

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed Apr 20 16:04:55 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        dct.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.40|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  895|  895|  896|  896|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_dct_2d_fu_196  |dct_2d  |  760|  760|  760|  760|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |   65|   65|         3|          1|          1|    64|    yes   |
        |- WR_Loop_Row_WR_Loop_Col  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    224|    144|
|FIFO             |        -|      -|      -|      -|
|Instance         |        3|      8|   1061|    876|
|Memory           |        2|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    244|
|Register         |        -|      -|     83|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        5|      8|   1368|   1264|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        4|     10|      3|      7|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+------+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF  | LUT |
    +-------------------+--------+---------+-------+------+-----+
    |grp_dct_2d_fu_196  |dct_2d  |        3|      8|  1061|  876|
    +-------------------+--------+---------+-------+------+-----+
    |Total              |        |        3|      8|  1061|  876|
    +-------------------+--------+---------+-------+------+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |buf_2d_in_U   |dct_2d_col_inbuf   |        1|  0|   0|    64|   16|     1|         1024|
    |buf_2d_out_U  |dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                   |        2|  0|   0|   128|   32|     2|         2048|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |c_1_fu_398_p2                   |     +    |      0|  17|   9|           1|           4|
    |c_fu_283_p2                     |     +    |      0|  17|   9|           1|           4|
    |indvar_flatten_next2_fu_319_p2  |     +    |      0|  26|  12|           7|           1|
    |indvar_flatten_next_fu_224_p2   |     +    |      0|  26|  12|           7|           1|
    |r_1_fu_325_p2                   |     +    |      0|  17|   9|           1|           4|
    |r_fu_230_p2                     |     +    |      0|  17|   9|           1|           4|
    |sum3_i_fu_392_p2                |     +    |      0|  23|  11|           6|           6|
    |sum_i_fu_272_p2                 |     +    |      0|  23|  11|           6|           6|
    |tmp_32_fu_381_p2                |     +    |      0|  29|  13|           8|           8|
    |tmp_s_fu_302_p2                 |     +    |      0|  29|  13|           8|           8|
    |exitcond_flatten2_fu_313_p2     |   icmp   |      0|   0|   4|           7|           8|
    |exitcond_flatten_fu_218_p2      |   icmp   |      0|   0|   4|           7|           8|
    |exitcond_i1_fu_331_p2           |   icmp   |      0|   0|   2|           4|           5|
    |exitcond_i_fu_236_p2            |   icmp   |      0|   0|   2|           4|           5|
    |c_i5_mid2_fu_337_p3             |  select  |      0|   0|   4|           1|           1|
    |c_i_mid2_fu_242_p3              |  select  |      0|   0|   4|           1|           1|
    |r_i2_cast4_mid2_v_fu_345_p3     |  select  |      0|   0|   4|           1|           4|
    |r_i_cast8_mid2_v_fu_250_p3      |  select  |      0|   0|   4|           1|           4|
    |ap_enable_pp0                   |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_pp1                   |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1         |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      0| 224| 144|          76|          90|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  40|          7|    1|          7|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2  |   9|          2|    1|          2|
    |buf_2d_in_address0       |  15|          3|    6|         18|
    |buf_2d_in_ce0            |  15|          3|    1|          3|
    |buf_2d_in_ce1            |   9|          2|    1|          2|
    |buf_2d_out_address0      |  15|          3|    6|         18|
    |buf_2d_out_ce0           |  15|          3|    1|          3|
    |buf_2d_out_we0           |   9|          2|    1|          2|
    |c_i5_phi_fu_189_p4       |   9|          2|    4|          8|
    |c_i5_reg_185             |   9|          2|    4|          8|
    |c_i_phi_fu_156_p4        |   9|          2|    4|          8|
    |c_i_reg_152              |   9|          2|    4|          8|
    |indvar_flatten2_reg_163  |   9|          2|    7|         14|
    |indvar_flatten_reg_130   |   9|          2|    7|         14|
    |r_i2_phi_fu_178_p4       |   9|          2|    4|          8|
    |r_i2_reg_174             |   9|          2|    4|          8|
    |r_i_phi_fu_145_p4        |   9|          2|    4|          8|
    |r_i_reg_141              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 244|         51|   67|        153|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                   |  6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                     |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                     |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                     |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                     |  1|   0|    1|          0|
    |ap_reg_grp_dct_2d_fu_196_ap_start           |  1|   0|    1|          0|
    |ap_reg_pp0_iter1_c_i_mid2_reg_416           |  4|   0|    4|          0|
    |ap_reg_pp0_iter1_exitcond_flatten_reg_407   |  1|   0|    1|          0|
    |ap_reg_pp0_iter1_r_i_cast8_mid2_v_reg_423   |  4|   0|    4|          0|
    |ap_reg_pp1_iter1_exitcond_flatten2_reg_444  |  1|   0|    1|          0|
    |c_i5_mid2_reg_453                           |  4|   0|    4|          0|
    |c_i5_reg_185                                |  4|   0|    4|          0|
    |c_i_mid2_reg_416                            |  4|   0|    4|          0|
    |c_i_reg_152                                 |  4|   0|    4|          0|
    |exitcond_flatten2_reg_444                   |  1|   0|    1|          0|
    |exitcond_flatten_reg_407                    |  1|   0|    1|          0|
    |indvar_flatten2_reg_163                     |  7|   0|    7|          0|
    |indvar_flatten_reg_130                      |  7|   0|    7|          0|
    |r_i2_cast4_mid2_v_reg_460                   |  4|   0|    4|          0|
    |r_i2_reg_174                                |  4|   0|    4|          0|
    |r_i_cast8_mid2_v_reg_423                    |  4|   0|    4|          0|
    |r_i_reg_141                                 |  4|   0|    4|          0|
    |sum3_i_reg_476                              |  6|   0|    6|          0|
    |tmp_1_reg_429                               |  3|   0|    3|          0|
    |tmp_2_reg_466                               |  3|   0|    3|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       | 83|   0|   83|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

