|ARM_System
CLOCK_27 => CLOCK_27.IN1
KEY[0] => reset_ff.DATAIN
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
SW[10] => SW[10].IN1
SW[11] => SW[11].IN1
SW[12] => SW[12].IN1
SW[13] => SW[13].IN1
SW[14] => SW[14].IN1
SW[15] => SW[15].IN1
SW[16] => SW[16].IN1
SW[17] => SW[17].IN1
UART_RXD => UART_RXD.IN1
UART_TXD <= miniUART:UART.TxD
HEX7[0] <= GPIO:uGPIO.HEX7
HEX7[1] <= GPIO:uGPIO.HEX7
HEX7[2] <= GPIO:uGPIO.HEX7
HEX7[3] <= GPIO:uGPIO.HEX7
HEX7[4] <= GPIO:uGPIO.HEX7
HEX7[5] <= GPIO:uGPIO.HEX7
HEX7[6] <= GPIO:uGPIO.HEX7
HEX6[0] <= GPIO:uGPIO.HEX6
HEX6[1] <= GPIO:uGPIO.HEX6
HEX6[2] <= GPIO:uGPIO.HEX6
HEX6[3] <= GPIO:uGPIO.HEX6
HEX6[4] <= GPIO:uGPIO.HEX6
HEX6[5] <= GPIO:uGPIO.HEX6
HEX6[6] <= GPIO:uGPIO.HEX6
HEX5[0] <= GPIO:uGPIO.HEX5
HEX5[1] <= GPIO:uGPIO.HEX5
HEX5[2] <= GPIO:uGPIO.HEX5
HEX5[3] <= GPIO:uGPIO.HEX5
HEX5[4] <= GPIO:uGPIO.HEX5
HEX5[5] <= GPIO:uGPIO.HEX5
HEX5[6] <= GPIO:uGPIO.HEX5
HEX4[0] <= GPIO:uGPIO.HEX4
HEX4[1] <= GPIO:uGPIO.HEX4
HEX4[2] <= GPIO:uGPIO.HEX4
HEX4[3] <= GPIO:uGPIO.HEX4
HEX4[4] <= GPIO:uGPIO.HEX4
HEX4[5] <= GPIO:uGPIO.HEX4
HEX4[6] <= GPIO:uGPIO.HEX4
HEX3[0] <= GPIO:uGPIO.HEX3
HEX3[1] <= GPIO:uGPIO.HEX3
HEX3[2] <= GPIO:uGPIO.HEX3
HEX3[3] <= GPIO:uGPIO.HEX3
HEX3[4] <= GPIO:uGPIO.HEX3
HEX3[5] <= GPIO:uGPIO.HEX3
HEX3[6] <= GPIO:uGPIO.HEX3
HEX2[0] <= GPIO:uGPIO.HEX2
HEX2[1] <= GPIO:uGPIO.HEX2
HEX2[2] <= GPIO:uGPIO.HEX2
HEX2[3] <= GPIO:uGPIO.HEX2
HEX2[4] <= GPIO:uGPIO.HEX2
HEX2[5] <= GPIO:uGPIO.HEX2
HEX2[6] <= GPIO:uGPIO.HEX2
HEX1[0] <= GPIO:uGPIO.HEX1
HEX1[1] <= GPIO:uGPIO.HEX1
HEX1[2] <= GPIO:uGPIO.HEX1
HEX1[3] <= GPIO:uGPIO.HEX1
HEX1[4] <= GPIO:uGPIO.HEX1
HEX1[5] <= GPIO:uGPIO.HEX1
HEX1[6] <= GPIO:uGPIO.HEX1
HEX0[0] <= GPIO:uGPIO.HEX0
HEX0[1] <= GPIO:uGPIO.HEX0
HEX0[2] <= GPIO:uGPIO.HEX0
HEX0[3] <= GPIO:uGPIO.HEX0
HEX0[4] <= GPIO:uGPIO.HEX0
HEX0[5] <= GPIO:uGPIO.HEX0
HEX0[6] <= GPIO:uGPIO.HEX0
LEDR[0] <= GPIO:uGPIO.LEDR
LEDR[1] <= GPIO:uGPIO.LEDR
LEDR[2] <= GPIO:uGPIO.LEDR
LEDR[3] <= GPIO:uGPIO.LEDR
LEDR[4] <= GPIO:uGPIO.LEDR
LEDR[5] <= GPIO:uGPIO.LEDR
LEDR[6] <= GPIO:uGPIO.LEDR
LEDR[7] <= GPIO:uGPIO.LEDR
LEDR[8] <= GPIO:uGPIO.LEDR
LEDR[9] <= GPIO:uGPIO.LEDR
LEDR[10] <= GPIO:uGPIO.LEDR
LEDR[11] <= GPIO:uGPIO.LEDR
LEDR[12] <= GPIO:uGPIO.LEDR
LEDR[13] <= GPIO:uGPIO.LEDR
LEDR[14] <= GPIO:uGPIO.LEDR
LEDR[15] <= GPIO:uGPIO.LEDR
LEDR[16] <= GPIO:uGPIO.LEDR
LEDR[17] <= GPIO:uGPIO.LEDR
LEDG[0] <= GPIO:uGPIO.LEDG
LEDG[1] <= GPIO:uGPIO.LEDG
LEDG[2] <= GPIO:uGPIO.LEDG
LEDG[3] <= GPIO:uGPIO.LEDG
LEDG[4] <= GPIO:uGPIO.LEDG
LEDG[5] <= GPIO:uGPIO.LEDG
LEDG[6] <= GPIO:uGPIO.LEDG
LEDG[7] <= GPIO:uGPIO.LEDG
LEDG[8] <= GPIO:uGPIO.LEDG


|ARM_System|ALTPLL_clkgen:pll0
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|ARM_System|ALTPLL_clkgen:pll0|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ARM_System|armreduced:arm_cpu
clk => clk.IN5
reset => reset.IN5
pc[0] <= pctmp[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pctmp[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pctmp[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pctmp[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pctmp[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pctmp[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pctmp[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pctmp[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pctmp[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pctmp[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pctmp[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pctmp[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pctmp[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pctmp[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pctmp[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pctmp[15].DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pctmp[16].DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pctmp[17].DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pctmp[18].DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pctmp[19].DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pctmp[20].DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pctmp[21].DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pctmp[22].DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pctmp[23].DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= pctmp[24].DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= pctmp[25].DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= pctmp[26].DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= pctmp[27].DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= pctmp[28].DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= pctmp[29].DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= pctmp[30].DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= pctmp[31].DB_MAX_OUTPUT_PORT_TYPE
inst[0] => inst[0].IN1
inst[1] => inst[1].IN1
inst[2] => inst[2].IN1
inst[3] => inst[3].IN1
inst[4] => inst[4].IN1
inst[5] => inst[5].IN1
inst[6] => inst[6].IN1
inst[7] => inst[7].IN1
inst[8] => inst[8].IN1
inst[9] => inst[9].IN1
inst[10] => inst[10].IN1
inst[11] => inst[11].IN1
inst[12] => inst[12].IN1
inst[13] => inst[13].IN1
inst[14] => inst[14].IN1
inst[15] => inst[15].IN1
inst[16] => inst[16].IN1
inst[17] => inst[17].IN1
inst[18] => inst[18].IN1
inst[19] => inst[19].IN1
inst[20] => inst[20].IN1
inst[21] => inst[21].IN1
inst[22] => inst[22].IN1
inst[23] => inst[23].IN1
inst[24] => inst[24].IN1
inst[25] => inst[25].IN1
inst[26] => inst[26].IN1
inst[27] => inst[27].IN1
inst[28] => inst[28].IN1
inst[29] => inst[29].IN1
inst[30] => inst[30].IN1
inst[31] => inst[31].IN1
nIRQ => ~NO_FANOUT~
be[0] <= <VCC>
be[1] <= <VCC>
be[2] <= <VCC>
be[3] <= <VCC>
memaddr[0] <= MEM:_MEM.memaddr
memaddr[1] <= MEM:_MEM.memaddr
memaddr[2] <= MEM:_MEM.memaddr
memaddr[3] <= MEM:_MEM.memaddr
memaddr[4] <= MEM:_MEM.memaddr
memaddr[5] <= MEM:_MEM.memaddr
memaddr[6] <= MEM:_MEM.memaddr
memaddr[7] <= MEM:_MEM.memaddr
memaddr[8] <= MEM:_MEM.memaddr
memaddr[9] <= MEM:_MEM.memaddr
memaddr[10] <= MEM:_MEM.memaddr
memaddr[11] <= MEM:_MEM.memaddr
memaddr[12] <= MEM:_MEM.memaddr
memaddr[13] <= MEM:_MEM.memaddr
memaddr[14] <= MEM:_MEM.memaddr
memaddr[15] <= MEM:_MEM.memaddr
memaddr[16] <= MEM:_MEM.memaddr
memaddr[17] <= MEM:_MEM.memaddr
memaddr[18] <= MEM:_MEM.memaddr
memaddr[19] <= MEM:_MEM.memaddr
memaddr[20] <= MEM:_MEM.memaddr
memaddr[21] <= MEM:_MEM.memaddr
memaddr[22] <= MEM:_MEM.memaddr
memaddr[23] <= MEM:_MEM.memaddr
memaddr[24] <= MEM:_MEM.memaddr
memaddr[25] <= MEM:_MEM.memaddr
memaddr[26] <= MEM:_MEM.memaddr
memaddr[27] <= MEM:_MEM.memaddr
memaddr[28] <= MEM:_MEM.memaddr
memaddr[29] <= MEM:_MEM.memaddr
memaddr[30] <= MEM:_MEM.memaddr
memaddr[31] <= MEM:_MEM.memaddr
memwrite <= MEM:_MEM.memwrite
memread <= MEM:_MEM.memread
writedata[0] <= MEM:_MEM.writedata
writedata[1] <= MEM:_MEM.writedata
writedata[2] <= MEM:_MEM.writedata
writedata[3] <= MEM:_MEM.writedata
writedata[4] <= MEM:_MEM.writedata
writedata[5] <= MEM:_MEM.writedata
writedata[6] <= MEM:_MEM.writedata
writedata[7] <= MEM:_MEM.writedata
writedata[8] <= MEM:_MEM.writedata
writedata[9] <= MEM:_MEM.writedata
writedata[10] <= MEM:_MEM.writedata
writedata[11] <= MEM:_MEM.writedata
writedata[12] <= MEM:_MEM.writedata
writedata[13] <= MEM:_MEM.writedata
writedata[14] <= MEM:_MEM.writedata
writedata[15] <= MEM:_MEM.writedata
writedata[16] <= MEM:_MEM.writedata
writedata[17] <= MEM:_MEM.writedata
writedata[18] <= MEM:_MEM.writedata
writedata[19] <= MEM:_MEM.writedata
writedata[20] <= MEM:_MEM.writedata
writedata[21] <= MEM:_MEM.writedata
writedata[22] <= MEM:_MEM.writedata
writedata[23] <= MEM:_MEM.writedata
writedata[24] <= MEM:_MEM.writedata
writedata[25] <= MEM:_MEM.writedata
writedata[26] <= MEM:_MEM.writedata
writedata[27] <= MEM:_MEM.writedata
writedata[28] <= MEM:_MEM.writedata
writedata[29] <= MEM:_MEM.writedata
writedata[30] <= MEM:_MEM.writedata
writedata[31] <= MEM:_MEM.writedata
readdata[0] => readdata[0].IN2
readdata[1] => readdata[1].IN2
readdata[2] => readdata[2].IN2
readdata[3] => readdata[3].IN2
readdata[4] => readdata[4].IN2
readdata[5] => readdata[5].IN2
readdata[6] => readdata[6].IN2
readdata[7] => readdata[7].IN2
readdata[8] => readdata[8].IN2
readdata[9] => readdata[9].IN2
readdata[10] => readdata[10].IN2
readdata[11] => readdata[11].IN2
readdata[12] => readdata[12].IN2
readdata[13] => readdata[13].IN2
readdata[14] => readdata[14].IN2
readdata[15] => readdata[15].IN2
readdata[16] => readdata[16].IN2
readdata[17] => readdata[17].IN2
readdata[18] => readdata[18].IN2
readdata[19] => readdata[19].IN2
readdata[20] => readdata[20].IN2
readdata[21] => readdata[21].IN2
readdata[22] => readdata[22].IN2
readdata[23] => readdata[23].IN2
readdata[24] => readdata[24].IN2
readdata[25] => readdata[25].IN2
readdata[26] => readdata[26].IN2
readdata[27] => readdata[27].IN2
readdata[28] => readdata[28].IN2
readdata[29] => readdata[29].IN2
readdata[30] => readdata[30].IN2
readdata[31] => readdata[31].IN2


|ARM_System|armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch
clk => pc_out[0]~reg0.CLK
clk => pc_out[1]~reg0.CLK
clk => pc_out[2]~reg0.CLK
clk => pc_out[3]~reg0.CLK
clk => pc_out[4]~reg0.CLK
clk => pc_out[5]~reg0.CLK
clk => pc_out[6]~reg0.CLK
clk => pc_out[7]~reg0.CLK
clk => pc_out[8]~reg0.CLK
clk => pc_out[9]~reg0.CLK
clk => pc_out[10]~reg0.CLK
clk => pc_out[11]~reg0.CLK
clk => pc_out[12]~reg0.CLK
clk => pc_out[13]~reg0.CLK
clk => pc_out[14]~reg0.CLK
clk => pc_out[15]~reg0.CLK
clk => pc_out[16]~reg0.CLK
clk => pc_out[17]~reg0.CLK
clk => pc_out[18]~reg0.CLK
clk => pc_out[19]~reg0.CLK
clk => pc_out[20]~reg0.CLK
clk => pc_out[21]~reg0.CLK
clk => pc_out[22]~reg0.CLK
clk => pc_out[23]~reg0.CLK
clk => pc_out[24]~reg0.CLK
clk => pc_out[25]~reg0.CLK
clk => pc_out[26]~reg0.CLK
clk => pc_out[27]~reg0.CLK
clk => pc_out[28]~reg0.CLK
clk => pc_out[29]~reg0.CLK
clk => pc_out[30]~reg0.CLK
clk => pc_out[31]~reg0.CLK
clk => instD[0]~reg0.CLK
clk => instD[1]~reg0.CLK
clk => instD[2]~reg0.CLK
clk => instD[3]~reg0.CLK
clk => instD[4]~reg0.CLK
clk => instD[5]~reg0.CLK
clk => instD[6]~reg0.CLK
clk => instD[7]~reg0.CLK
clk => instD[8]~reg0.CLK
clk => instD[9]~reg0.CLK
clk => instD[10]~reg0.CLK
clk => instD[11]~reg0.CLK
clk => instD[12]~reg0.CLK
clk => instD[13]~reg0.CLK
clk => instD[14]~reg0.CLK
clk => instD[15]~reg0.CLK
clk => instD[16]~reg0.CLK
clk => instD[17]~reg0.CLK
clk => instD[18]~reg0.CLK
clk => instD[19]~reg0.CLK
clk => instD[20]~reg0.CLK
clk => instD[21]~reg0.CLK
clk => instD[22]~reg0.CLK
clk => instD[23]~reg0.CLK
clk => instD[24]~reg0.CLK
clk => instD[25]~reg0.CLK
clk => instD[26]~reg0.CLK
clk => instD[27]~reg0.CLK
clk => instD[28]~reg0.CLK
clk => instD[29]~reg0.CLK
clk => instD[30]~reg0.CLK
clk => instD[31]~reg0.CLK
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => pc_out.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
reset => instD.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCWrite => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
PCSrc => pc_out.OUTPUTSELECT
pc[0] => Add0.IN32
pc[0] => pc_out.DATAA
pc[1] => Add0.IN31
pc[1] => pc_out.DATAA
pc[2] => Add1.IN60
pc[3] => Add1.IN59
pc[4] => Add1.IN58
pc[5] => Add1.IN57
pc[6] => Add1.IN56
pc[7] => Add1.IN55
pc[8] => Add1.IN54
pc[9] => Add1.IN53
pc[10] => Add1.IN52
pc[11] => Add1.IN51
pc[12] => Add1.IN50
pc[13] => Add1.IN49
pc[14] => Add1.IN48
pc[15] => Add1.IN47
pc[16] => Add1.IN46
pc[17] => Add1.IN45
pc[18] => Add1.IN44
pc[19] => Add1.IN43
pc[20] => Add1.IN42
pc[21] => Add1.IN41
pc[22] => Add1.IN40
pc[23] => Add1.IN39
pc[24] => Add1.IN38
pc[25] => Add1.IN37
pc[26] => Add1.IN36
pc[27] => Add1.IN35
pc[28] => Add1.IN34
pc[29] => Add1.IN33
pc[30] => Add1.IN32
pc[31] => Add1.IN31
pc_out[0] <= pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[0] => instD.DATAB
inst[1] => instD.DATAB
inst[2] => instD.DATAB
inst[3] => instD.DATAB
inst[4] => instD.DATAB
inst[5] => instD.DATAB
inst[6] => instD.DATAB
inst[7] => instD.DATAB
inst[8] => instD.DATAB
inst[9] => instD.DATAB
inst[10] => instD.DATAB
inst[11] => instD.DATAB
inst[12] => instD.DATAB
inst[13] => instD.DATAB
inst[14] => instD.DATAB
inst[15] => instD.DATAB
inst[16] => instD.DATAB
inst[17] => instD.DATAB
inst[18] => instD.DATAB
inst[19] => instD.DATAB
inst[20] => instD.DATAB
inst[21] => instD.DATAB
inst[22] => instD.DATAB
inst[23] => instD.DATAB
inst[24] => instD.DATAB
inst[25] => instD.DATAB
inst[26] => instD.DATAB
inst[27] => instD.DATAB
inst[28] => instD.DATAB
inst[29] => instD.DATAB
inst[30] => instD.DATAB
inst[31] => instD.DATAB
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
InstWrite => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
nop => instD.OUTPUTSELECT
ExtImm[0] => Add0.IN64
ExtImm[1] => Add0.IN63
ExtImm[2] => Add0.IN62
ExtImm[3] => Add0.IN61
ExtImm[4] => Add0.IN60
ExtImm[5] => Add0.IN59
ExtImm[6] => Add0.IN58
ExtImm[7] => Add0.IN57
ExtImm[8] => Add0.IN56
ExtImm[9] => Add0.IN55
ExtImm[10] => Add0.IN54
ExtImm[11] => Add0.IN53
ExtImm[12] => Add0.IN52
ExtImm[13] => Add0.IN51
ExtImm[14] => Add0.IN50
ExtImm[15] => Add0.IN49
ExtImm[16] => Add0.IN48
ExtImm[17] => Add0.IN47
ExtImm[18] => Add0.IN46
ExtImm[19] => Add0.IN45
ExtImm[20] => Add0.IN44
ExtImm[21] => Add0.IN43
ExtImm[22] => Add0.IN42
ExtImm[23] => Add0.IN41
ExtImm[24] => Add0.IN40
ExtImm[25] => Add0.IN39
ExtImm[26] => Add0.IN38
ExtImm[27] => Add0.IN37
ExtImm[28] => Add0.IN36
ExtImm[29] => Add0.IN35
ExtImm[30] => Add0.IN34
ExtImm[31] => Add0.IN33
WriteAddrE[0] => Equal0.IN3
WriteAddrE[1] => Equal0.IN2
WriteAddrE[2] => Equal0.IN1
WriteAddrE[3] => Equal0.IN0
RegWriteE => always0.IN1
ALUResultE[0] => pc_out.DATAB
ALUResultE[1] => pc_out.DATAB
ALUResultE[2] => pc_out.DATAB
ALUResultE[3] => pc_out.DATAB
ALUResultE[4] => pc_out.DATAB
ALUResultE[5] => pc_out.DATAB
ALUResultE[6] => pc_out.DATAB
ALUResultE[7] => pc_out.DATAB
ALUResultE[8] => pc_out.DATAB
ALUResultE[9] => pc_out.DATAB
ALUResultE[10] => pc_out.DATAB
ALUResultE[11] => pc_out.DATAB
ALUResultE[12] => pc_out.DATAB
ALUResultE[13] => pc_out.DATAB
ALUResultE[14] => pc_out.DATAB
ALUResultE[15] => pc_out.DATAB
ALUResultE[16] => pc_out.DATAB
ALUResultE[17] => pc_out.DATAB
ALUResultE[18] => pc_out.DATAB
ALUResultE[19] => pc_out.DATAB
ALUResultE[20] => pc_out.DATAB
ALUResultE[21] => pc_out.DATAB
ALUResultE[22] => pc_out.DATAB
ALUResultE[23] => pc_out.DATAB
ALUResultE[24] => pc_out.DATAB
ALUResultE[25] => pc_out.DATAB
ALUResultE[26] => pc_out.DATAB
ALUResultE[27] => pc_out.DATAB
ALUResultE[28] => pc_out.DATAB
ALUResultE[29] => pc_out.DATAB
ALUResultE[30] => pc_out.DATAB
ALUResultE[31] => pc_out.DATAB
instD[0] <= instD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[1] <= instD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[2] <= instD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[3] <= instD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[4] <= instD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[5] <= instD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[6] <= instD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[7] <= instD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[8] <= instD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[9] <= instD[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[10] <= instD[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[11] <= instD[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[12] <= instD[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[13] <= instD[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[14] <= instD[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[15] <= instD[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[16] <= instD[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[17] <= instD[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[18] <= instD[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[19] <= instD[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[20] <= instD[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[21] <= instD[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[22] <= instD[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[23] <= instD[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[24] <= instD[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[25] <= instD[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[26] <= instD[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[27] <= instD[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[28] <= instD[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[29] <= instD[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[30] <= instD[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instD[31] <= instD[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|ctrlSig:_ctrlSig
NZCV[0] => ~NO_FANOUT~
NZCV[1] => ~NO_FANOUT~
NZCV[2] => NZCV[2].IN1
NZCV[3] => ~NO_FANOUT~
cond[0] => cond[0].IN1
cond[1] => cond[1].IN1
cond[2] => cond[2].IN1
cond[3] => cond[3].IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
funct[0] => funct[0].IN2
funct[1] => funct[1].IN2
funct[2] => funct[2].IN2
funct[3] => funct[3].IN2
funct[4] => funct[4].IN2
funct[5] => funct[5].IN2
ALUOp[0] <= Decoder:_decoder.ALUOp
ALUOp[1] <= Decoder:_decoder.ALUOp
ALUOp[2] <= Decoder:_decoder.ALUOp
ALUOp[3] <= Decoder:_decoder.ALUOp
ImmSrc[0] <= Decoder:_decoder.ImmSrc
ImmSrc[1] <= Decoder:_decoder.ImmSrc
RegSrc[0] <= Decoder:_decoder.RegSrc
RegSrc[1] <= Decoder:_decoder.RegSrc
PCSrc <= ConditionalLogic:_conditional.PCSrc
RegWrite <= ConditionalLogic:_conditional.RegWrite
MemWrite <= ConditionalLogic:_conditional.MemWrite
MemtoReg <= Decoder:_decoder.MemtoReg
ALUSrc <= Decoder:_decoder.ALUSrc
Svalue <= Decoder:_decoder.Svalue
Branch <= Decoder:_decoder.Branch
Store <= Decoder:_decoder.Store
Load <= Decoder:_decoder.Load


|ARM_System|armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder
op[0] => Mux1.IN4
op[0] => Mux0.IN5
op[0] => Mux2.IN5
op[0] => Mux3.IN4
op[0] => Mux4.IN4
op[0] => Mux5.IN4
op[0] => Mux6.IN4
op[0] => Mux7.IN3
op[0] => Mux8.IN4
op[0] => Mux9.IN5
op[0] => Mux10.IN5
op[1] => Mux1.IN3
op[1] => Mux0.IN4
op[1] => Mux2.IN4
op[1] => Mux3.IN3
op[1] => Mux4.IN3
op[1] => Mux5.IN3
op[1] => Mux6.IN3
op[1] => Mux7.IN2
op[1] => Mux8.IN3
op[1] => Mux9.IN4
op[1] => Mux10.IN4
funct[0] => Mux4.IN5
funct[0] => Mux1.IN5
funct[0] => Mux0.IN2
funct[1] => Mux5.IN5
funct[2] => Mux6.IN5
funct[3] => Mux7.IN4
funct[3] => Mux7.IN5
funct[3] => Mux6.IN1
funct[4] => Mux8.IN5
funct[5] => Mux3.IN5
funct[5] => Mux3.IN1
MemtoReg <= MemtoReg$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc$latch.DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[0] <= ImmSrc[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[1] <= ImmSrc[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
RegSrc[0] <= RegSrc[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
RegSrc[1] <= <GND>
ALUOp[0] <= ALUOp[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= ALUOp[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[2] <= ALUOp[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[3] <= ALUOp[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Svalue <= Svalue$latch.DB_MAX_OUTPUT_PORT_TYPE
Branch <= Branch$latch.DB_MAX_OUTPUT_PORT_TYPE
Store <= Store$latch.DB_MAX_OUTPUT_PORT_TYPE
Load <= Load$latch.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional
op[0] => Mux0.IN5
op[0] => Mux1.IN4
op[0] => Mux2.IN5
op[0] => Mux3.IN5
op[1] => Mux0.IN4
op[1] => Mux1.IN3
op[1] => Mux2.IN4
op[1] => Mux3.IN4
funct[0] => RegWrite.DATAB
funct[0] => MemWrite.DATAB
funct[1] => Equal0.IN1
funct[2] => Equal0.IN3
funct[3] => Equal0.IN0
funct[4] => Equal0.IN2
funct[5] => ~NO_FANOUT~
cond[0] => Mux4.IN18
cond[0] => Mux5.IN19
cond[1] => Mux4.IN17
cond[1] => Mux5.IN18
cond[2] => Mux4.IN16
cond[2] => Mux5.IN17
cond[3] => Mux4.IN15
cond[3] => Mux5.IN16
Zero => Mux4.IN19
Zero => Mux4.IN1
PCSrc <= PCSrc$latch.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite$latch.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite$latch.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|Instruction_Decode:_Instruction_Decode
inst[0] => ReadAddr2[0].DATAIN
inst[1] => ReadAddr2[1].DATAIN
inst[2] => ReadAddr2[2].DATAIN
inst[3] => ReadAddr2[3].DATAIN
inst[4] => ~NO_FANOUT~
inst[5] => ~NO_FANOUT~
inst[6] => ~NO_FANOUT~
inst[7] => ~NO_FANOUT~
inst[8] => ~NO_FANOUT~
inst[9] => ~NO_FANOUT~
inst[10] => ~NO_FANOUT~
inst[11] => ~NO_FANOUT~
inst[12] => WriteAddr[0].DATAIN
inst[13] => WriteAddr[1].DATAIN
inst[14] => WriteAddr[2].DATAIN
inst[15] => WriteAddr[3].DATAIN
inst[16] => ReadAddr1[0].DATAIN
inst[17] => ReadAddr1[1].DATAIN
inst[18] => ReadAddr1[2].DATAIN
inst[19] => ReadAddr1[3].DATAIN
inst[20] => ~NO_FANOUT~
inst[21] => ~NO_FANOUT~
inst[22] => ~NO_FANOUT~
inst[23] => ~NO_FANOUT~
inst[24] => ~NO_FANOUT~
inst[25] => ~NO_FANOUT~
inst[26] => ~NO_FANOUT~
inst[27] => ~NO_FANOUT~
inst[28] => ~NO_FANOUT~
inst[29] => ~NO_FANOUT~
inst[30] => ~NO_FANOUT~
inst[31] => ~NO_FANOUT~
ReadAddr1[0] <= inst[16].DB_MAX_OUTPUT_PORT_TYPE
ReadAddr1[1] <= inst[17].DB_MAX_OUTPUT_PORT_TYPE
ReadAddr1[2] <= inst[18].DB_MAX_OUTPUT_PORT_TYPE
ReadAddr1[3] <= inst[19].DB_MAX_OUTPUT_PORT_TYPE
ReadAddr2[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
ReadAddr2[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
ReadAddr2[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
ReadAddr2[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
WriteAddr[0] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
WriteAddr[1] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
WriteAddr[2] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
WriteAddr[3] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit
WriteAddrD[0] => Equal8.IN3
WriteAddrD[0] => Equal9.IN3
WriteAddrD[1] => Equal8.IN2
WriteAddrD[1] => Equal9.IN2
WriteAddrD[2] => Equal8.IN1
WriteAddrD[2] => Equal9.IN1
WriteAddrD[3] => Equal8.IN0
WriteAddrD[3] => Equal9.IN0
WriteAddrE[0] => Equal4.IN3
WriteAddrE[0] => Equal5.IN3
WriteAddrE[0] => Equal6.IN3
WriteAddrE[0] => Equal7.IN3
WriteAddrE[0] => Equal8.IN7
WriteAddrE[0] => Equal10.IN3
WriteAddrE[1] => Equal4.IN2
WriteAddrE[1] => Equal5.IN2
WriteAddrE[1] => Equal6.IN2
WriteAddrE[1] => Equal7.IN2
WriteAddrE[1] => Equal8.IN6
WriteAddrE[1] => Equal10.IN2
WriteAddrE[2] => Equal4.IN1
WriteAddrE[2] => Equal5.IN1
WriteAddrE[2] => Equal6.IN1
WriteAddrE[2] => Equal7.IN1
WriteAddrE[2] => Equal8.IN5
WriteAddrE[2] => Equal10.IN1
WriteAddrE[3] => Equal4.IN0
WriteAddrE[3] => Equal5.IN0
WriteAddrE[3] => Equal6.IN0
WriteAddrE[3] => Equal7.IN0
WriteAddrE[3] => Equal8.IN4
WriteAddrE[3] => Equal10.IN0
WriteAddrM[0] => Equal1.IN3
WriteAddrM[0] => Equal3.IN3
WriteAddrM[0] => Equal5.IN7
WriteAddrM[1] => Equal1.IN2
WriteAddrM[1] => Equal3.IN2
WriteAddrM[1] => Equal5.IN6
WriteAddrM[2] => Equal1.IN1
WriteAddrM[2] => Equal3.IN1
WriteAddrM[2] => Equal5.IN5
WriteAddrM[3] => Equal1.IN0
WriteAddrM[3] => Equal3.IN0
WriteAddrM[3] => Equal5.IN4
WriteAddrW[0] => Equal0.IN3
WriteAddrW[0] => Equal2.IN3
WriteAddrW[0] => Equal4.IN7
WriteAddrW[1] => Equal0.IN2
WriteAddrW[1] => Equal2.IN2
WriteAddrW[1] => Equal4.IN6
WriteAddrW[2] => Equal0.IN1
WriteAddrW[2] => Equal2.IN1
WriteAddrW[2] => Equal4.IN5
WriteAddrW[3] => Equal0.IN0
WriteAddrW[3] => Equal2.IN0
WriteAddrW[3] => Equal4.IN4
StoreD => always1.IN1
StoreE => WriteDataE[16]$latch.LATCH_ENABLE
StoreE => WriteDataE[15]$latch.LATCH_ENABLE
StoreE => WriteDataE[14]$latch.LATCH_ENABLE
StoreE => WriteDataE[13]$latch.LATCH_ENABLE
StoreE => WriteDataE[12]$latch.LATCH_ENABLE
StoreE => WriteDataE[11]$latch.LATCH_ENABLE
StoreE => WriteDataE[10]$latch.LATCH_ENABLE
StoreE => WriteDataE[9]$latch.LATCH_ENABLE
StoreE => WriteDataE[8]$latch.LATCH_ENABLE
StoreE => WriteDataE[7]$latch.LATCH_ENABLE
StoreE => WriteDataE[6]$latch.LATCH_ENABLE
StoreE => WriteDataE[5]$latch.LATCH_ENABLE
StoreE => WriteDataE[4]$latch.LATCH_ENABLE
StoreE => WriteDataE[3]$latch.LATCH_ENABLE
StoreE => WriteDataE[2]$latch.LATCH_ENABLE
StoreE => WriteDataE[1]$latch.LATCH_ENABLE
StoreE => WriteDataE[0]$latch.LATCH_ENABLE
StoreE => WriteDataE[17]$latch.LATCH_ENABLE
StoreE => WriteDataE[18]$latch.LATCH_ENABLE
StoreE => WriteDataE[19]$latch.LATCH_ENABLE
StoreE => WriteDataE[20]$latch.LATCH_ENABLE
StoreE => WriteDataE[21]$latch.LATCH_ENABLE
StoreE => WriteDataE[22]$latch.LATCH_ENABLE
StoreE => WriteDataE[23]$latch.LATCH_ENABLE
StoreE => WriteDataE[24]$latch.LATCH_ENABLE
StoreE => WriteDataE[25]$latch.LATCH_ENABLE
StoreE => WriteDataE[26]$latch.LATCH_ENABLE
StoreE => WriteDataE[27]$latch.LATCH_ENABLE
StoreE => WriteDataE[28]$latch.LATCH_ENABLE
StoreE => WriteDataE[29]$latch.LATCH_ENABLE
StoreE => WriteDataE[30]$latch.LATCH_ENABLE
StoreE => WriteDataE[31]$latch.LATCH_ENABLE
ReadAddr1[0] => Equal6.IN7
ReadAddr1[1] => Equal6.IN6
ReadAddr1[2] => Equal6.IN5
ReadAddr1[3] => Equal6.IN4
ReadAddr2[0] => Equal7.IN7
ReadAddr2[1] => Equal7.IN6
ReadAddr2[2] => Equal7.IN5
ReadAddr2[3] => Equal7.IN4
ReadAddr1E[0] => Equal0.IN7
ReadAddr1E[0] => Equal1.IN7
ReadAddr1E[1] => Equal0.IN6
ReadAddr1E[1] => Equal1.IN6
ReadAddr1E[2] => Equal0.IN5
ReadAddr1E[2] => Equal1.IN5
ReadAddr1E[3] => Equal0.IN4
ReadAddr1E[3] => Equal1.IN4
ReadAddr2E[0] => Equal2.IN7
ReadAddr2E[0] => Equal3.IN7
ReadAddr2E[1] => Equal2.IN6
ReadAddr2E[1] => Equal3.IN6
ReadAddr2E[2] => Equal2.IN5
ReadAddr2E[2] => Equal3.IN5
ReadAddr2E[3] => Equal2.IN4
ReadAddr2E[3] => Equal3.IN4
ReadData3E[0] => WriteDataE.DATAA
ReadData3E[0] => WriteDataE.DATAA
ReadData3E[1] => WriteDataE.DATAA
ReadData3E[1] => WriteDataE.DATAA
ReadData3E[2] => WriteDataE.DATAA
ReadData3E[2] => WriteDataE.DATAA
ReadData3E[3] => WriteDataE.DATAA
ReadData3E[3] => WriteDataE.DATAA
ReadData3E[4] => WriteDataE.DATAA
ReadData3E[4] => WriteDataE.DATAA
ReadData3E[5] => WriteDataE.DATAA
ReadData3E[5] => WriteDataE.DATAA
ReadData3E[6] => WriteDataE.DATAA
ReadData3E[6] => WriteDataE.DATAA
ReadData3E[7] => WriteDataE.DATAA
ReadData3E[7] => WriteDataE.DATAA
ReadData3E[8] => WriteDataE.DATAA
ReadData3E[8] => WriteDataE.DATAA
ReadData3E[9] => WriteDataE.DATAA
ReadData3E[9] => WriteDataE.DATAA
ReadData3E[10] => WriteDataE.DATAA
ReadData3E[10] => WriteDataE.DATAA
ReadData3E[11] => WriteDataE.DATAA
ReadData3E[11] => WriteDataE.DATAA
ReadData3E[12] => WriteDataE.DATAA
ReadData3E[12] => WriteDataE.DATAA
ReadData3E[13] => WriteDataE.DATAA
ReadData3E[13] => WriteDataE.DATAA
ReadData3E[14] => WriteDataE.DATAA
ReadData3E[14] => WriteDataE.DATAA
ReadData3E[15] => WriteDataE.DATAA
ReadData3E[15] => WriteDataE.DATAA
ReadData3E[16] => WriteDataE.DATAA
ReadData3E[16] => WriteDataE.DATAA
ReadData3E[17] => WriteDataE.DATAA
ReadData3E[17] => WriteDataE.DATAA
ReadData3E[18] => WriteDataE.DATAA
ReadData3E[18] => WriteDataE.DATAA
ReadData3E[19] => WriteDataE.DATAA
ReadData3E[19] => WriteDataE.DATAA
ReadData3E[20] => WriteDataE.DATAA
ReadData3E[20] => WriteDataE.DATAA
ReadData3E[21] => WriteDataE.DATAA
ReadData3E[21] => WriteDataE.DATAA
ReadData3E[22] => WriteDataE.DATAA
ReadData3E[22] => WriteDataE.DATAA
ReadData3E[23] => WriteDataE.DATAA
ReadData3E[23] => WriteDataE.DATAA
ReadData3E[24] => WriteDataE.DATAA
ReadData3E[24] => WriteDataE.DATAA
ReadData3E[25] => WriteDataE.DATAA
ReadData3E[25] => WriteDataE.DATAA
ReadData3E[26] => WriteDataE.DATAA
ReadData3E[26] => WriteDataE.DATAA
ReadData3E[27] => WriteDataE.DATAA
ReadData3E[27] => WriteDataE.DATAA
ReadData3E[28] => WriteDataE.DATAA
ReadData3E[28] => WriteDataE.DATAA
ReadData3E[29] => WriteDataE.DATAA
ReadData3E[29] => WriteDataE.DATAA
ReadData3E[30] => WriteDataE.DATAA
ReadData3E[30] => WriteDataE.DATAA
ReadData3E[31] => WriteDataE.DATAA
ReadData3E[31] => WriteDataE.DATAA
ALUResultM[0] => WriteDataE.DATAB
ALUResultM[1] => WriteDataE.DATAB
ALUResultM[2] => WriteDataE.DATAB
ALUResultM[3] => WriteDataE.DATAB
ALUResultM[4] => WriteDataE.DATAB
ALUResultM[5] => WriteDataE.DATAB
ALUResultM[6] => WriteDataE.DATAB
ALUResultM[7] => WriteDataE.DATAB
ALUResultM[8] => WriteDataE.DATAB
ALUResultM[9] => WriteDataE.DATAB
ALUResultM[10] => WriteDataE.DATAB
ALUResultM[11] => WriteDataE.DATAB
ALUResultM[12] => WriteDataE.DATAB
ALUResultM[13] => WriteDataE.DATAB
ALUResultM[14] => WriteDataE.DATAB
ALUResultM[15] => WriteDataE.DATAB
ALUResultM[16] => WriteDataE.DATAB
ALUResultM[17] => WriteDataE.DATAB
ALUResultM[18] => WriteDataE.DATAB
ALUResultM[19] => WriteDataE.DATAB
ALUResultM[20] => WriteDataE.DATAB
ALUResultM[21] => WriteDataE.DATAB
ALUResultM[22] => WriteDataE.DATAB
ALUResultM[23] => WriteDataE.DATAB
ALUResultM[24] => WriteDataE.DATAB
ALUResultM[25] => WriteDataE.DATAB
ALUResultM[26] => WriteDataE.DATAB
ALUResultM[27] => WriteDataE.DATAB
ALUResultM[28] => WriteDataE.DATAB
ALUResultM[29] => WriteDataE.DATAB
ALUResultM[30] => WriteDataE.DATAB
ALUResultM[31] => WriteDataE.DATAB
ResultW[0] => WriteDataE.DATAB
ResultW[1] => WriteDataE.DATAB
ResultW[2] => WriteDataE.DATAB
ResultW[3] => WriteDataE.DATAB
ResultW[4] => WriteDataE.DATAB
ResultW[5] => WriteDataE.DATAB
ResultW[6] => WriteDataE.DATAB
ResultW[7] => WriteDataE.DATAB
ResultW[8] => WriteDataE.DATAB
ResultW[9] => WriteDataE.DATAB
ResultW[10] => WriteDataE.DATAB
ResultW[11] => WriteDataE.DATAB
ResultW[12] => WriteDataE.DATAB
ResultW[13] => WriteDataE.DATAB
ResultW[14] => WriteDataE.DATAB
ResultW[15] => WriteDataE.DATAB
ResultW[16] => WriteDataE.DATAB
ResultW[17] => WriteDataE.DATAB
ResultW[18] => WriteDataE.DATAB
ResultW[19] => WriteDataE.DATAB
ResultW[20] => WriteDataE.DATAB
ResultW[21] => WriteDataE.DATAB
ResultW[22] => WriteDataE.DATAB
ResultW[23] => WriteDataE.DATAB
ResultW[24] => WriteDataE.DATAB
ResultW[25] => WriteDataE.DATAB
ResultW[26] => WriteDataE.DATAB
ResultW[27] => WriteDataE.DATAB
ResultW[28] => WriteDataE.DATAB
ResultW[29] => WriteDataE.DATAB
ResultW[30] => WriteDataE.DATAB
ResultW[31] => WriteDataE.DATAB
readdata[0] => WriteDataE.DATAB
readdata[1] => WriteDataE.DATAB
readdata[2] => WriteDataE.DATAB
readdata[3] => WriteDataE.DATAB
readdata[4] => WriteDataE.DATAB
readdata[5] => WriteDataE.DATAB
readdata[6] => WriteDataE.DATAB
readdata[7] => WriteDataE.DATAB
readdata[8] => WriteDataE.DATAB
readdata[9] => WriteDataE.DATAB
readdata[10] => WriteDataE.DATAB
readdata[11] => WriteDataE.DATAB
readdata[12] => WriteDataE.DATAB
readdata[13] => WriteDataE.DATAB
readdata[14] => WriteDataE.DATAB
readdata[15] => WriteDataE.DATAB
readdata[16] => WriteDataE.DATAB
readdata[17] => WriteDataE.DATAB
readdata[18] => WriteDataE.DATAB
readdata[19] => WriteDataE.DATAB
readdata[20] => WriteDataE.DATAB
readdata[21] => WriteDataE.DATAB
readdata[22] => WriteDataE.DATAB
readdata[23] => WriteDataE.DATAB
readdata[24] => WriteDataE.DATAB
readdata[25] => WriteDataE.DATAB
readdata[26] => WriteDataE.DATAB
readdata[27] => WriteDataE.DATAB
readdata[28] => WriteDataE.DATAB
readdata[29] => WriteDataE.DATAB
readdata[30] => WriteDataE.DATAB
readdata[31] => WriteDataE.DATAB
LoadE => always1.IN0
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadM => WriteDataE.OUTPUTSELECT
LoadW => always0.IN1
LoadW => always0.IN1
BranchD => ~NO_FANOUT~
BranchE => ~NO_FANOUT~
BranchM => ~NO_FANOUT~
BranchW => ~NO_FANOUT~
opD[0] => ~NO_FANOUT~
opD[1] => ~NO_FANOUT~
opE[0] => ~NO_FANOUT~
opE[1] => ~NO_FANOUT~
PCSrcD => always1.IN1
PCSrcM => ~NO_FANOUT~
PCSrcW => ~NO_FANOUT~
RegWriteD => always1.IN1
RegWriteE => always1.IN1
RegWriteE => always1.IN1
RegWriteM => ForwardA.OUTPUTSELECT
RegWriteM => ForwardA.OUTPUTSELECT
RegWriteM => ForwardB.OUTPUTSELECT
RegWriteM => ForwardB.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteM => WriteDataE.OUTPUTSELECT
RegWriteW => ForwardA.OUTPUTSELECT
RegWriteW => ForwardB.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
RegWriteW => WriteDataE.OUTPUTSELECT
nop <= nop.DB_MAX_OUTPUT_PORT_TYPE
ForwardA[0] <= ForwardA.DB_MAX_OUTPUT_PORT_TYPE
ForwardA[1] <= ForwardA.DB_MAX_OUTPUT_PORT_TYPE
ForwardB[0] <= ForwardB.DB_MAX_OUTPUT_PORT_TYPE
ForwardB[1] <= ForwardB.DB_MAX_OUTPUT_PORT_TYPE
PCWrite <= PCWrite.DB_MAX_OUTPUT_PORT_TYPE
InstWrite <= InstWrite.DB_MAX_OUTPUT_PORT_TYPE
IDEXWrite <= IDEXWrite.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[0] <= WriteDataE[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[1] <= WriteDataE[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[2] <= WriteDataE[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[3] <= WriteDataE[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[4] <= WriteDataE[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[5] <= WriteDataE[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[6] <= WriteDataE[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[7] <= WriteDataE[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[8] <= WriteDataE[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[9] <= WriteDataE[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[10] <= WriteDataE[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[11] <= WriteDataE[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[12] <= WriteDataE[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[13] <= WriteDataE[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[14] <= WriteDataE[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[15] <= WriteDataE[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[16] <= WriteDataE[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[17] <= WriteDataE[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[18] <= WriteDataE[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[19] <= WriteDataE[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[20] <= WriteDataE[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[21] <= WriteDataE[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[22] <= WriteDataE[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[23] <= WriteDataE[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[24] <= WriteDataE[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[25] <= WriteDataE[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[26] <= WriteDataE[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[27] <= WriteDataE[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[28] <= WriteDataE[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[29] <= WriteDataE[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[30] <= WriteDataE[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[31] <= WriteDataE[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|ExtendMUX:_ExtendMUX
in[0] => Mux29.IN3
in[0] => ExtImm.DATAA
in[1] => Mux28.IN3
in[1] => ExtImm.DATAA
in[2] => Mux27.IN3
in[2] => Mux29.IN1
in[2] => Mux29.IN2
in[3] => Mux26.IN3
in[3] => Mux28.IN1
in[3] => Mux28.IN2
in[4] => Mux25.IN3
in[4] => Mux27.IN1
in[4] => Mux27.IN2
in[5] => Mux24.IN3
in[5] => Mux26.IN1
in[5] => Mux26.IN2
in[6] => Mux23.IN3
in[6] => Mux25.IN1
in[6] => Mux25.IN2
in[7] => Mux0.IN3
in[7] => Mux1.IN3
in[7] => Mux2.IN3
in[7] => Mux3.IN3
in[7] => Mux4.IN3
in[7] => Mux5.IN3
in[7] => Mux6.IN3
in[7] => Mux7.IN3
in[7] => Mux8.IN3
in[7] => Mux9.IN3
in[7] => Mux10.IN3
in[7] => Mux11.IN3
in[7] => Mux12.IN3
in[7] => Mux13.IN3
in[7] => Mux14.IN3
in[7] => Mux15.IN3
in[7] => Mux16.IN3
in[7] => Mux17.IN3
in[7] => Mux18.IN3
in[7] => Mux19.IN3
in[7] => Mux20.IN3
in[7] => Mux21.IN3
in[7] => Mux22.IN2
in[7] => Mux22.IN3
in[7] => Mux23.IN2
in[7] => Mux24.IN1
in[7] => Mux24.IN2
in[8] => Mux21.IN2
in[8] => Mux23.IN1
in[9] => Mux20.IN2
in[9] => Mux22.IN1
in[10] => Mux19.IN2
in[10] => Mux21.IN1
in[11] => Mux18.IN2
in[11] => Mux20.IN1
in[12] => Mux17.IN2
in[13] => Mux16.IN2
in[14] => Mux15.IN2
in[15] => Mux14.IN2
in[16] => Mux13.IN2
in[17] => Mux12.IN2
in[18] => Mux11.IN2
in[19] => Mux10.IN2
in[20] => Mux9.IN2
in[21] => Mux8.IN2
in[22] => Mux7.IN2
in[23] => Mux0.IN2
in[23] => Mux1.IN2
in[23] => Mux2.IN2
in[23] => Mux3.IN2
in[23] => Mux4.IN2
in[23] => Mux5.IN2
in[23] => Mux6.IN2
ImmSrc[0] => Mux0.IN5
ImmSrc[0] => Mux1.IN5
ImmSrc[0] => Mux2.IN5
ImmSrc[0] => Mux3.IN5
ImmSrc[0] => Mux4.IN5
ImmSrc[0] => Mux5.IN5
ImmSrc[0] => Mux6.IN5
ImmSrc[0] => Mux7.IN5
ImmSrc[0] => Mux8.IN5
ImmSrc[0] => Mux9.IN5
ImmSrc[0] => Mux10.IN5
ImmSrc[0] => Mux11.IN5
ImmSrc[0] => Mux12.IN5
ImmSrc[0] => Mux13.IN5
ImmSrc[0] => Mux14.IN5
ImmSrc[0] => Mux15.IN5
ImmSrc[0] => Mux16.IN5
ImmSrc[0] => Mux17.IN5
ImmSrc[0] => Mux18.IN5
ImmSrc[0] => Mux19.IN5
ImmSrc[0] => Mux20.IN5
ImmSrc[0] => Mux21.IN5
ImmSrc[0] => Mux22.IN5
ImmSrc[0] => Mux23.IN5
ImmSrc[0] => Mux24.IN5
ImmSrc[0] => Mux25.IN5
ImmSrc[0] => Mux26.IN5
ImmSrc[0] => Mux27.IN5
ImmSrc[0] => Mux28.IN5
ImmSrc[0] => Mux29.IN5
ImmSrc[1] => Mux0.IN4
ImmSrc[1] => Mux1.IN4
ImmSrc[1] => Mux2.IN4
ImmSrc[1] => Mux3.IN4
ImmSrc[1] => Mux4.IN4
ImmSrc[1] => Mux5.IN4
ImmSrc[1] => Mux6.IN4
ImmSrc[1] => Mux7.IN4
ImmSrc[1] => Mux8.IN4
ImmSrc[1] => Mux9.IN4
ImmSrc[1] => Mux10.IN4
ImmSrc[1] => Mux11.IN4
ImmSrc[1] => Mux12.IN4
ImmSrc[1] => Mux13.IN4
ImmSrc[1] => Mux14.IN4
ImmSrc[1] => Mux15.IN4
ImmSrc[1] => Mux16.IN4
ImmSrc[1] => Mux17.IN4
ImmSrc[1] => Mux18.IN4
ImmSrc[1] => Mux19.IN4
ImmSrc[1] => Mux20.IN4
ImmSrc[1] => Mux21.IN4
ImmSrc[1] => Mux22.IN4
ImmSrc[1] => Mux23.IN4
ImmSrc[1] => Mux24.IN4
ImmSrc[1] => Mux25.IN4
ImmSrc[1] => Mux26.IN4
ImmSrc[1] => Mux27.IN4
ImmSrc[1] => Mux28.IN4
ImmSrc[1] => Mux29.IN4
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ExtImm[0] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[1] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|RegisterFile:_RegisterFile
clk => data3[0]~reg0.CLK
clk => data3[1]~reg0.CLK
clk => data3[2]~reg0.CLK
clk => data3[3]~reg0.CLK
clk => data3[4]~reg0.CLK
clk => data3[5]~reg0.CLK
clk => data3[6]~reg0.CLK
clk => data3[7]~reg0.CLK
clk => data3[8]~reg0.CLK
clk => data3[9]~reg0.CLK
clk => data3[10]~reg0.CLK
clk => data3[11]~reg0.CLK
clk => data3[12]~reg0.CLK
clk => data3[13]~reg0.CLK
clk => data3[14]~reg0.CLK
clk => data3[15]~reg0.CLK
clk => data3[16]~reg0.CLK
clk => data3[17]~reg0.CLK
clk => data3[18]~reg0.CLK
clk => data3[19]~reg0.CLK
clk => data3[20]~reg0.CLK
clk => data3[21]~reg0.CLK
clk => data3[22]~reg0.CLK
clk => data3[23]~reg0.CLK
clk => data3[24]~reg0.CLK
clk => data3[25]~reg0.CLK
clk => data3[26]~reg0.CLK
clk => data3[27]~reg0.CLK
clk => data3[28]~reg0.CLK
clk => data3[29]~reg0.CLK
clk => data3[30]~reg0.CLK
clk => data3[31]~reg0.CLK
clk => data2[0]~reg0.CLK
clk => data2[1]~reg0.CLK
clk => data2[2]~reg0.CLK
clk => data2[3]~reg0.CLK
clk => data2[4]~reg0.CLK
clk => data2[5]~reg0.CLK
clk => data2[6]~reg0.CLK
clk => data2[7]~reg0.CLK
clk => data2[8]~reg0.CLK
clk => data2[9]~reg0.CLK
clk => data2[10]~reg0.CLK
clk => data2[11]~reg0.CLK
clk => data2[12]~reg0.CLK
clk => data2[13]~reg0.CLK
clk => data2[14]~reg0.CLK
clk => data2[15]~reg0.CLK
clk => data2[16]~reg0.CLK
clk => data2[17]~reg0.CLK
clk => data2[18]~reg0.CLK
clk => data2[19]~reg0.CLK
clk => data2[20]~reg0.CLK
clk => data2[21]~reg0.CLK
clk => data2[22]~reg0.CLK
clk => data2[23]~reg0.CLK
clk => data2[24]~reg0.CLK
clk => data2[25]~reg0.CLK
clk => data2[26]~reg0.CLK
clk => data2[27]~reg0.CLK
clk => data2[28]~reg0.CLK
clk => data2[29]~reg0.CLK
clk => data2[30]~reg0.CLK
clk => data2[31]~reg0.CLK
clk => data1[0]~reg0.CLK
clk => data1[1]~reg0.CLK
clk => data1[2]~reg0.CLK
clk => data1[3]~reg0.CLK
clk => data1[4]~reg0.CLK
clk => data1[5]~reg0.CLK
clk => data1[6]~reg0.CLK
clk => data1[7]~reg0.CLK
clk => data1[8]~reg0.CLK
clk => data1[9]~reg0.CLK
clk => data1[10]~reg0.CLK
clk => data1[11]~reg0.CLK
clk => data1[12]~reg0.CLK
clk => data1[13]~reg0.CLK
clk => data1[14]~reg0.CLK
clk => data1[15]~reg0.CLK
clk => data1[16]~reg0.CLK
clk => data1[17]~reg0.CLK
clk => data1[18]~reg0.CLK
clk => data1[19]~reg0.CLK
clk => data1[20]~reg0.CLK
clk => data1[21]~reg0.CLK
clk => data1[22]~reg0.CLK
clk => data1[23]~reg0.CLK
clk => data1[24]~reg0.CLK
clk => data1[25]~reg0.CLK
clk => data1[26]~reg0.CLK
clk => data1[27]~reg0.CLK
clk => data1[28]~reg0.CLK
clk => data1[29]~reg0.CLK
clk => data1[30]~reg0.CLK
clk => data1[31]~reg0.CLK
clk => tmpwaddr[0].CLK
clk => tmpwaddr[1].CLK
clk => tmpwaddr[2].CLK
clk => tmpwaddr[3].CLK
clk => tmpaddr3[0].CLK
clk => tmpaddr3[1].CLK
clk => tmpaddr3[2].CLK
clk => tmpaddr3[3].CLK
clk => tmpaddr2[0].CLK
clk => tmpaddr2[1].CLK
clk => tmpaddr2[2].CLK
clk => tmpaddr2[3].CLK
clk => tmpaddr1[0].CLK
clk => tmpaddr1[1].CLK
clk => tmpaddr1[2].CLK
clk => tmpaddr1[3].CLK
clk => tmpPC[0].CLK
clk => tmpPC[1].CLK
clk => tmpPC[2].CLK
clk => tmpPC[3].CLK
clk => tmpPC[4].CLK
clk => tmpPC[5].CLK
clk => tmpPC[6].CLK
clk => tmpPC[7].CLK
clk => tmpPC[8].CLK
clk => tmpPC[9].CLK
clk => tmpPC[10].CLK
clk => tmpPC[11].CLK
clk => tmpPC[12].CLK
clk => tmpPC[13].CLK
clk => tmpPC[14].CLK
clk => tmpPC[15].CLK
clk => tmpPC[16].CLK
clk => tmpPC[17].CLK
clk => tmpPC[18].CLK
clk => tmpPC[19].CLK
clk => tmpPC[20].CLK
clk => tmpPC[21].CLK
clk => tmpPC[22].CLK
clk => tmpPC[23].CLK
clk => tmpPC[24].CLK
clk => tmpPC[25].CLK
clk => tmpPC[26].CLK
clk => tmpPC[27].CLK
clk => tmpPC[28].CLK
clk => tmpPC[29].CLK
clk => tmpPC[30].CLK
clk => tmpPC[31].CLK
clk => registers[0][0].CLK
clk => registers[0][1].CLK
clk => registers[0][2].CLK
clk => registers[0][3].CLK
clk => registers[0][4].CLK
clk => registers[0][5].CLK
clk => registers[0][6].CLK
clk => registers[0][7].CLK
clk => registers[0][8].CLK
clk => registers[0][9].CLK
clk => registers[0][10].CLK
clk => registers[0][11].CLK
clk => registers[0][12].CLK
clk => registers[0][13].CLK
clk => registers[0][14].CLK
clk => registers[0][15].CLK
clk => registers[0][16].CLK
clk => registers[0][17].CLK
clk => registers[0][18].CLK
clk => registers[0][19].CLK
clk => registers[0][20].CLK
clk => registers[0][21].CLK
clk => registers[0][22].CLK
clk => registers[0][23].CLK
clk => registers[0][24].CLK
clk => registers[0][25].CLK
clk => registers[0][26].CLK
clk => registers[0][27].CLK
clk => registers[0][28].CLK
clk => registers[0][29].CLK
clk => registers[0][30].CLK
clk => registers[0][31].CLK
clk => registers[1][0].CLK
clk => registers[1][1].CLK
clk => registers[1][2].CLK
clk => registers[1][3].CLK
clk => registers[1][4].CLK
clk => registers[1][5].CLK
clk => registers[1][6].CLK
clk => registers[1][7].CLK
clk => registers[1][8].CLK
clk => registers[1][9].CLK
clk => registers[1][10].CLK
clk => registers[1][11].CLK
clk => registers[1][12].CLK
clk => registers[1][13].CLK
clk => registers[1][14].CLK
clk => registers[1][15].CLK
clk => registers[1][16].CLK
clk => registers[1][17].CLK
clk => registers[1][18].CLK
clk => registers[1][19].CLK
clk => registers[1][20].CLK
clk => registers[1][21].CLK
clk => registers[1][22].CLK
clk => registers[1][23].CLK
clk => registers[1][24].CLK
clk => registers[1][25].CLK
clk => registers[1][26].CLK
clk => registers[1][27].CLK
clk => registers[1][28].CLK
clk => registers[1][29].CLK
clk => registers[1][30].CLK
clk => registers[1][31].CLK
clk => registers[2][0].CLK
clk => registers[2][1].CLK
clk => registers[2][2].CLK
clk => registers[2][3].CLK
clk => registers[2][4].CLK
clk => registers[2][5].CLK
clk => registers[2][6].CLK
clk => registers[2][7].CLK
clk => registers[2][8].CLK
clk => registers[2][9].CLK
clk => registers[2][10].CLK
clk => registers[2][11].CLK
clk => registers[2][12].CLK
clk => registers[2][13].CLK
clk => registers[2][14].CLK
clk => registers[2][15].CLK
clk => registers[2][16].CLK
clk => registers[2][17].CLK
clk => registers[2][18].CLK
clk => registers[2][19].CLK
clk => registers[2][20].CLK
clk => registers[2][21].CLK
clk => registers[2][22].CLK
clk => registers[2][23].CLK
clk => registers[2][24].CLK
clk => registers[2][25].CLK
clk => registers[2][26].CLK
clk => registers[2][27].CLK
clk => registers[2][28].CLK
clk => registers[2][29].CLK
clk => registers[2][30].CLK
clk => registers[2][31].CLK
clk => registers[3][0].CLK
clk => registers[3][1].CLK
clk => registers[3][2].CLK
clk => registers[3][3].CLK
clk => registers[3][4].CLK
clk => registers[3][5].CLK
clk => registers[3][6].CLK
clk => registers[3][7].CLK
clk => registers[3][8].CLK
clk => registers[3][9].CLK
clk => registers[3][10].CLK
clk => registers[3][11].CLK
clk => registers[3][12].CLK
clk => registers[3][13].CLK
clk => registers[3][14].CLK
clk => registers[3][15].CLK
clk => registers[3][16].CLK
clk => registers[3][17].CLK
clk => registers[3][18].CLK
clk => registers[3][19].CLK
clk => registers[3][20].CLK
clk => registers[3][21].CLK
clk => registers[3][22].CLK
clk => registers[3][23].CLK
clk => registers[3][24].CLK
clk => registers[3][25].CLK
clk => registers[3][26].CLK
clk => registers[3][27].CLK
clk => registers[3][28].CLK
clk => registers[3][29].CLK
clk => registers[3][30].CLK
clk => registers[3][31].CLK
clk => registers[4][0].CLK
clk => registers[4][1].CLK
clk => registers[4][2].CLK
clk => registers[4][3].CLK
clk => registers[4][4].CLK
clk => registers[4][5].CLK
clk => registers[4][6].CLK
clk => registers[4][7].CLK
clk => registers[4][8].CLK
clk => registers[4][9].CLK
clk => registers[4][10].CLK
clk => registers[4][11].CLK
clk => registers[4][12].CLK
clk => registers[4][13].CLK
clk => registers[4][14].CLK
clk => registers[4][15].CLK
clk => registers[4][16].CLK
clk => registers[4][17].CLK
clk => registers[4][18].CLK
clk => registers[4][19].CLK
clk => registers[4][20].CLK
clk => registers[4][21].CLK
clk => registers[4][22].CLK
clk => registers[4][23].CLK
clk => registers[4][24].CLK
clk => registers[4][25].CLK
clk => registers[4][26].CLK
clk => registers[4][27].CLK
clk => registers[4][28].CLK
clk => registers[4][29].CLK
clk => registers[4][30].CLK
clk => registers[4][31].CLK
clk => registers[5][0].CLK
clk => registers[5][1].CLK
clk => registers[5][2].CLK
clk => registers[5][3].CLK
clk => registers[5][4].CLK
clk => registers[5][5].CLK
clk => registers[5][6].CLK
clk => registers[5][7].CLK
clk => registers[5][8].CLK
clk => registers[5][9].CLK
clk => registers[5][10].CLK
clk => registers[5][11].CLK
clk => registers[5][12].CLK
clk => registers[5][13].CLK
clk => registers[5][14].CLK
clk => registers[5][15].CLK
clk => registers[5][16].CLK
clk => registers[5][17].CLK
clk => registers[5][18].CLK
clk => registers[5][19].CLK
clk => registers[5][20].CLK
clk => registers[5][21].CLK
clk => registers[5][22].CLK
clk => registers[5][23].CLK
clk => registers[5][24].CLK
clk => registers[5][25].CLK
clk => registers[5][26].CLK
clk => registers[5][27].CLK
clk => registers[5][28].CLK
clk => registers[5][29].CLK
clk => registers[5][30].CLK
clk => registers[5][31].CLK
clk => registers[6][0].CLK
clk => registers[6][1].CLK
clk => registers[6][2].CLK
clk => registers[6][3].CLK
clk => registers[6][4].CLK
clk => registers[6][5].CLK
clk => registers[6][6].CLK
clk => registers[6][7].CLK
clk => registers[6][8].CLK
clk => registers[6][9].CLK
clk => registers[6][10].CLK
clk => registers[6][11].CLK
clk => registers[6][12].CLK
clk => registers[6][13].CLK
clk => registers[6][14].CLK
clk => registers[6][15].CLK
clk => registers[6][16].CLK
clk => registers[6][17].CLK
clk => registers[6][18].CLK
clk => registers[6][19].CLK
clk => registers[6][20].CLK
clk => registers[6][21].CLK
clk => registers[6][22].CLK
clk => registers[6][23].CLK
clk => registers[6][24].CLK
clk => registers[6][25].CLK
clk => registers[6][26].CLK
clk => registers[6][27].CLK
clk => registers[6][28].CLK
clk => registers[6][29].CLK
clk => registers[6][30].CLK
clk => registers[6][31].CLK
clk => registers[7][0].CLK
clk => registers[7][1].CLK
clk => registers[7][2].CLK
clk => registers[7][3].CLK
clk => registers[7][4].CLK
clk => registers[7][5].CLK
clk => registers[7][6].CLK
clk => registers[7][7].CLK
clk => registers[7][8].CLK
clk => registers[7][9].CLK
clk => registers[7][10].CLK
clk => registers[7][11].CLK
clk => registers[7][12].CLK
clk => registers[7][13].CLK
clk => registers[7][14].CLK
clk => registers[7][15].CLK
clk => registers[7][16].CLK
clk => registers[7][17].CLK
clk => registers[7][18].CLK
clk => registers[7][19].CLK
clk => registers[7][20].CLK
clk => registers[7][21].CLK
clk => registers[7][22].CLK
clk => registers[7][23].CLK
clk => registers[7][24].CLK
clk => registers[7][25].CLK
clk => registers[7][26].CLK
clk => registers[7][27].CLK
clk => registers[7][28].CLK
clk => registers[7][29].CLK
clk => registers[7][30].CLK
clk => registers[7][31].CLK
clk => registers[8][0].CLK
clk => registers[8][1].CLK
clk => registers[8][2].CLK
clk => registers[8][3].CLK
clk => registers[8][4].CLK
clk => registers[8][5].CLK
clk => registers[8][6].CLK
clk => registers[8][7].CLK
clk => registers[8][8].CLK
clk => registers[8][9].CLK
clk => registers[8][10].CLK
clk => registers[8][11].CLK
clk => registers[8][12].CLK
clk => registers[8][13].CLK
clk => registers[8][14].CLK
clk => registers[8][15].CLK
clk => registers[8][16].CLK
clk => registers[8][17].CLK
clk => registers[8][18].CLK
clk => registers[8][19].CLK
clk => registers[8][20].CLK
clk => registers[8][21].CLK
clk => registers[8][22].CLK
clk => registers[8][23].CLK
clk => registers[8][24].CLK
clk => registers[8][25].CLK
clk => registers[8][26].CLK
clk => registers[8][27].CLK
clk => registers[8][28].CLK
clk => registers[8][29].CLK
clk => registers[8][30].CLK
clk => registers[8][31].CLK
clk => registers[9][0].CLK
clk => registers[9][1].CLK
clk => registers[9][2].CLK
clk => registers[9][3].CLK
clk => registers[9][4].CLK
clk => registers[9][5].CLK
clk => registers[9][6].CLK
clk => registers[9][7].CLK
clk => registers[9][8].CLK
clk => registers[9][9].CLK
clk => registers[9][10].CLK
clk => registers[9][11].CLK
clk => registers[9][12].CLK
clk => registers[9][13].CLK
clk => registers[9][14].CLK
clk => registers[9][15].CLK
clk => registers[9][16].CLK
clk => registers[9][17].CLK
clk => registers[9][18].CLK
clk => registers[9][19].CLK
clk => registers[9][20].CLK
clk => registers[9][21].CLK
clk => registers[9][22].CLK
clk => registers[9][23].CLK
clk => registers[9][24].CLK
clk => registers[9][25].CLK
clk => registers[9][26].CLK
clk => registers[9][27].CLK
clk => registers[9][28].CLK
clk => registers[9][29].CLK
clk => registers[9][30].CLK
clk => registers[9][31].CLK
clk => registers[10][0].CLK
clk => registers[10][1].CLK
clk => registers[10][2].CLK
clk => registers[10][3].CLK
clk => registers[10][4].CLK
clk => registers[10][5].CLK
clk => registers[10][6].CLK
clk => registers[10][7].CLK
clk => registers[10][8].CLK
clk => registers[10][9].CLK
clk => registers[10][10].CLK
clk => registers[10][11].CLK
clk => registers[10][12].CLK
clk => registers[10][13].CLK
clk => registers[10][14].CLK
clk => registers[10][15].CLK
clk => registers[10][16].CLK
clk => registers[10][17].CLK
clk => registers[10][18].CLK
clk => registers[10][19].CLK
clk => registers[10][20].CLK
clk => registers[10][21].CLK
clk => registers[10][22].CLK
clk => registers[10][23].CLK
clk => registers[10][24].CLK
clk => registers[10][25].CLK
clk => registers[10][26].CLK
clk => registers[10][27].CLK
clk => registers[10][28].CLK
clk => registers[10][29].CLK
clk => registers[10][30].CLK
clk => registers[10][31].CLK
clk => registers[11][0].CLK
clk => registers[11][1].CLK
clk => registers[11][2].CLK
clk => registers[11][3].CLK
clk => registers[11][4].CLK
clk => registers[11][5].CLK
clk => registers[11][6].CLK
clk => registers[11][7].CLK
clk => registers[11][8].CLK
clk => registers[11][9].CLK
clk => registers[11][10].CLK
clk => registers[11][11].CLK
clk => registers[11][12].CLK
clk => registers[11][13].CLK
clk => registers[11][14].CLK
clk => registers[11][15].CLK
clk => registers[11][16].CLK
clk => registers[11][17].CLK
clk => registers[11][18].CLK
clk => registers[11][19].CLK
clk => registers[11][20].CLK
clk => registers[11][21].CLK
clk => registers[11][22].CLK
clk => registers[11][23].CLK
clk => registers[11][24].CLK
clk => registers[11][25].CLK
clk => registers[11][26].CLK
clk => registers[11][27].CLK
clk => registers[11][28].CLK
clk => registers[11][29].CLK
clk => registers[11][30].CLK
clk => registers[11][31].CLK
clk => registers[12][0].CLK
clk => registers[12][1].CLK
clk => registers[12][2].CLK
clk => registers[12][3].CLK
clk => registers[12][4].CLK
clk => registers[12][5].CLK
clk => registers[12][6].CLK
clk => registers[12][7].CLK
clk => registers[12][8].CLK
clk => registers[12][9].CLK
clk => registers[12][10].CLK
clk => registers[12][11].CLK
clk => registers[12][12].CLK
clk => registers[12][13].CLK
clk => registers[12][14].CLK
clk => registers[12][15].CLK
clk => registers[12][16].CLK
clk => registers[12][17].CLK
clk => registers[12][18].CLK
clk => registers[12][19].CLK
clk => registers[12][20].CLK
clk => registers[12][21].CLK
clk => registers[12][22].CLK
clk => registers[12][23].CLK
clk => registers[12][24].CLK
clk => registers[12][25].CLK
clk => registers[12][26].CLK
clk => registers[12][27].CLK
clk => registers[12][28].CLK
clk => registers[12][29].CLK
clk => registers[12][30].CLK
clk => registers[12][31].CLK
clk => registers[13][0].CLK
clk => registers[13][1].CLK
clk => registers[13][2].CLK
clk => registers[13][3].CLK
clk => registers[13][4].CLK
clk => registers[13][5].CLK
clk => registers[13][6].CLK
clk => registers[13][7].CLK
clk => registers[13][8].CLK
clk => registers[13][9].CLK
clk => registers[13][10].CLK
clk => registers[13][11].CLK
clk => registers[13][12].CLK
clk => registers[13][13].CLK
clk => registers[13][14].CLK
clk => registers[13][15].CLK
clk => registers[13][16].CLK
clk => registers[13][17].CLK
clk => registers[13][18].CLK
clk => registers[13][19].CLK
clk => registers[13][20].CLK
clk => registers[13][21].CLK
clk => registers[13][22].CLK
clk => registers[13][23].CLK
clk => registers[13][24].CLK
clk => registers[13][25].CLK
clk => registers[13][26].CLK
clk => registers[13][27].CLK
clk => registers[13][28].CLK
clk => registers[13][29].CLK
clk => registers[13][30].CLK
clk => registers[13][31].CLK
clk => registers[14][0].CLK
clk => registers[14][1].CLK
clk => registers[14][2].CLK
clk => registers[14][3].CLK
clk => registers[14][4].CLK
clk => registers[14][5].CLK
clk => registers[14][6].CLK
clk => registers[14][7].CLK
clk => registers[14][8].CLK
clk => registers[14][9].CLK
clk => registers[14][10].CLK
clk => registers[14][11].CLK
clk => registers[14][12].CLK
clk => registers[14][13].CLK
clk => registers[14][14].CLK
clk => registers[14][15].CLK
clk => registers[14][16].CLK
clk => registers[14][17].CLK
clk => registers[14][18].CLK
clk => registers[14][19].CLK
clk => registers[14][20].CLK
clk => registers[14][21].CLK
clk => registers[14][22].CLK
clk => registers[14][23].CLK
clk => registers[14][24].CLK
clk => registers[14][25].CLK
clk => registers[14][26].CLK
clk => registers[14][27].CLK
clk => registers[14][28].CLK
clk => registers[14][29].CLK
clk => registers[14][30].CLK
clk => registers[14][31].CLK
clk => registers[15][0].CLK
clk => registers[15][1].CLK
clk => registers[15][2].CLK
clk => registers[15][3].CLK
clk => registers[15][4].CLK
clk => registers[15][5].CLK
clk => registers[15][6].CLK
clk => registers[15][7].CLK
clk => registers[15][8].CLK
clk => registers[15][9].CLK
clk => registers[15][10].CLK
clk => registers[15][11].CLK
clk => registers[15][12].CLK
clk => registers[15][13].CLK
clk => registers[15][14].CLK
clk => registers[15][15].CLK
clk => registers[15][16].CLK
clk => registers[15][17].CLK
clk => registers[15][18].CLK
clk => registers[15][19].CLK
clk => registers[15][20].CLK
clk => registers[15][21].CLK
clk => registers[15][22].CLK
clk => registers[15][23].CLK
clk => registers[15][24].CLK
clk => registers[15][25].CLK
clk => registers[15][26].CLK
clk => registers[15][27].CLK
clk => registers[15][28].CLK
clk => registers[15][29].CLK
clk => registers[15][30].CLK
clk => registers[15][31].CLK
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => tmpPC[31].ENA
reset => tmpPC[30].ENA
reset => tmpPC[29].ENA
reset => tmpPC[28].ENA
reset => tmpPC[27].ENA
reset => tmpPC[26].ENA
reset => tmpPC[25].ENA
reset => tmpPC[24].ENA
reset => tmpPC[23].ENA
reset => tmpPC[22].ENA
reset => tmpPC[21].ENA
reset => tmpPC[20].ENA
reset => tmpPC[19].ENA
reset => tmpPC[18].ENA
reset => tmpPC[17].ENA
reset => tmpPC[16].ENA
reset => tmpPC[15].ENA
reset => tmpPC[14].ENA
reset => tmpPC[13].ENA
reset => tmpPC[12].ENA
reset => tmpPC[11].ENA
reset => tmpPC[10].ENA
reset => tmpPC[9].ENA
reset => tmpPC[8].ENA
reset => tmpPC[7].ENA
reset => tmpPC[6].ENA
reset => tmpPC[5].ENA
reset => tmpPC[4].ENA
reset => tmpPC[3].ENA
reset => tmpPC[2].ENA
reset => tmpPC[1].ENA
reset => tmpPC[0].ENA
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
addr1[0] => tmpaddr1[0].DATAIN
addr1[1] => tmpaddr1[1].DATAIN
addr1[2] => tmpaddr1[2].DATAIN
addr1[3] => tmpaddr1[3].DATAIN
addr2[0] => tmpaddr2[0].DATAIN
addr2[1] => tmpaddr2[1].DATAIN
addr2[2] => tmpaddr2[2].DATAIN
addr2[3] => tmpaddr2[3].DATAIN
addr3[0] => tmpaddr3[0].DATAIN
addr3[1] => tmpaddr3[1].DATAIN
addr3[2] => tmpaddr3[2].DATAIN
addr3[3] => tmpaddr3[3].DATAIN
waddr[0] => Decoder0.IN3
waddr[0] => tmpwaddr[0].DATAIN
waddr[1] => Decoder0.IN2
waddr[1] => tmpwaddr[1].DATAIN
waddr[2] => Decoder0.IN1
waddr[2] => tmpwaddr[2].DATAIN
waddr[3] => Decoder0.IN0
waddr[3] => tmpwaddr[3].DATAIN
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
pcin[0] => registers.DATAA
pcin[0] => pcout[0].DATAIN
pcin[1] => registers.DATAA
pcin[1] => pcout[1].DATAIN
pcin[2] => registers.DATAA
pcin[2] => pcout[2].DATAIN
pcin[3] => registers.DATAA
pcin[3] => pcout[3].DATAIN
pcin[4] => registers.DATAA
pcin[4] => pcout[4].DATAIN
pcin[5] => registers.DATAA
pcin[5] => pcout[5].DATAIN
pcin[6] => registers.DATAA
pcin[6] => pcout[6].DATAIN
pcin[7] => registers.DATAA
pcin[7] => pcout[7].DATAIN
pcin[8] => registers.DATAA
pcin[8] => pcout[8].DATAIN
pcin[9] => registers.DATAA
pcin[9] => pcout[9].DATAIN
pcin[10] => registers.DATAA
pcin[10] => pcout[10].DATAIN
pcin[11] => registers.DATAA
pcin[11] => pcout[11].DATAIN
pcin[12] => registers.DATAA
pcin[12] => pcout[12].DATAIN
pcin[13] => registers.DATAA
pcin[13] => pcout[13].DATAIN
pcin[14] => registers.DATAA
pcin[14] => pcout[14].DATAIN
pcin[15] => registers.DATAA
pcin[15] => pcout[15].DATAIN
pcin[16] => registers.DATAA
pcin[16] => pcout[16].DATAIN
pcin[17] => registers.DATAA
pcin[17] => pcout[17].DATAIN
pcin[18] => registers.DATAA
pcin[18] => pcout[18].DATAIN
pcin[19] => registers.DATAA
pcin[19] => pcout[19].DATAIN
pcin[20] => registers.DATAA
pcin[20] => pcout[20].DATAIN
pcin[21] => registers.DATAA
pcin[21] => pcout[21].DATAIN
pcin[22] => registers.DATAA
pcin[22] => pcout[22].DATAIN
pcin[23] => registers.DATAA
pcin[23] => pcout[23].DATAIN
pcin[24] => registers.DATAA
pcin[24] => pcout[24].DATAIN
pcin[25] => registers.DATAA
pcin[25] => pcout[25].DATAIN
pcin[26] => registers.DATAA
pcin[26] => pcout[26].DATAIN
pcin[27] => registers.DATAA
pcin[27] => pcout[27].DATAIN
pcin[28] => registers.DATAA
pcin[28] => pcout[28].DATAIN
pcin[29] => registers.DATAA
pcin[29] => pcout[29].DATAIN
pcin[30] => registers.DATAA
pcin[30] => pcout[30].DATAIN
pcin[31] => registers.DATAA
pcin[31] => pcout[31].DATAIN
data1[0] <= data1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[1] <= data1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[2] <= data1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[3] <= data1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[4] <= data1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[5] <= data1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[6] <= data1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[7] <= data1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[8] <= data1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[9] <= data1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[10] <= data1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[11] <= data1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[12] <= data1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[13] <= data1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[14] <= data1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[15] <= data1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[16] <= data1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[17] <= data1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[18] <= data1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[19] <= data1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[20] <= data1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[21] <= data1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[22] <= data1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[23] <= data1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[24] <= data1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[25] <= data1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[26] <= data1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[27] <= data1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[28] <= data1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[29] <= data1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[30] <= data1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[31] <= data1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[0] <= data2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[1] <= data2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[2] <= data2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[3] <= data2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[4] <= data2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[5] <= data2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[6] <= data2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[7] <= data2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[8] <= data2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[9] <= data2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[10] <= data2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[11] <= data2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[12] <= data2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[13] <= data2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[14] <= data2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[15] <= data2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[16] <= data2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[17] <= data2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[18] <= data2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[19] <= data2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[20] <= data2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[21] <= data2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[22] <= data2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[23] <= data2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[24] <= data2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[25] <= data2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[26] <= data2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[27] <= data2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[28] <= data2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[29] <= data2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[30] <= data2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[31] <= data2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[0] <= data3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[1] <= data3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[2] <= data3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[3] <= data3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[4] <= data3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[5] <= data3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[6] <= data3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[7] <= data3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[8] <= data3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[9] <= data3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[10] <= data3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[11] <= data3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[12] <= data3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[13] <= data3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[14] <= data3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[15] <= data3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[16] <= data3[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[17] <= data3[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[18] <= data3[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[19] <= data3[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[20] <= data3[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[21] <= data3[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[22] <= data3[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[23] <= data3[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[24] <= data3[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[25] <= data3[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[26] <= data3[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[27] <= data3[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[28] <= data3[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[29] <= data3[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[30] <= data3[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3[31] <= data3[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[0] <= pcin[0].DB_MAX_OUTPUT_PORT_TYPE
pcout[1] <= pcin[1].DB_MAX_OUTPUT_PORT_TYPE
pcout[2] <= pcin[2].DB_MAX_OUTPUT_PORT_TYPE
pcout[3] <= pcin[3].DB_MAX_OUTPUT_PORT_TYPE
pcout[4] <= pcin[4].DB_MAX_OUTPUT_PORT_TYPE
pcout[5] <= pcin[5].DB_MAX_OUTPUT_PORT_TYPE
pcout[6] <= pcin[6].DB_MAX_OUTPUT_PORT_TYPE
pcout[7] <= pcin[7].DB_MAX_OUTPUT_PORT_TYPE
pcout[8] <= pcin[8].DB_MAX_OUTPUT_PORT_TYPE
pcout[9] <= pcin[9].DB_MAX_OUTPUT_PORT_TYPE
pcout[10] <= pcin[10].DB_MAX_OUTPUT_PORT_TYPE
pcout[11] <= pcin[11].DB_MAX_OUTPUT_PORT_TYPE
pcout[12] <= pcin[12].DB_MAX_OUTPUT_PORT_TYPE
pcout[13] <= pcin[13].DB_MAX_OUTPUT_PORT_TYPE
pcout[14] <= pcin[14].DB_MAX_OUTPUT_PORT_TYPE
pcout[15] <= pcin[15].DB_MAX_OUTPUT_PORT_TYPE
pcout[16] <= pcin[16].DB_MAX_OUTPUT_PORT_TYPE
pcout[17] <= pcin[17].DB_MAX_OUTPUT_PORT_TYPE
pcout[18] <= pcin[18].DB_MAX_OUTPUT_PORT_TYPE
pcout[19] <= pcin[19].DB_MAX_OUTPUT_PORT_TYPE
pcout[20] <= pcin[20].DB_MAX_OUTPUT_PORT_TYPE
pcout[21] <= pcin[21].DB_MAX_OUTPUT_PORT_TYPE
pcout[22] <= pcin[22].DB_MAX_OUTPUT_PORT_TYPE
pcout[23] <= pcin[23].DB_MAX_OUTPUT_PORT_TYPE
pcout[24] <= pcin[24].DB_MAX_OUTPUT_PORT_TYPE
pcout[25] <= pcin[25].DB_MAX_OUTPUT_PORT_TYPE
pcout[26] <= pcin[26].DB_MAX_OUTPUT_PORT_TYPE
pcout[27] <= pcin[27].DB_MAX_OUTPUT_PORT_TYPE
pcout[28] <= pcin[28].DB_MAX_OUTPUT_PORT_TYPE
pcout[29] <= pcin[29].DB_MAX_OUTPUT_PORT_TYPE
pcout[30] <= pcin[30].DB_MAX_OUTPUT_PORT_TYPE
pcout[31] <= pcin[31].DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|IDEX_Register:comb_39
clk => CmpE~reg0.CLK
clk => opE[0]~reg0.CLK
clk => opE[1]~reg0.CLK
clk => LoadE~reg0.CLK
clk => ReadAddr2E[0]~reg0.CLK
clk => ReadAddr2E[1]~reg0.CLK
clk => ReadAddr2E[2]~reg0.CLK
clk => ReadAddr2E[3]~reg0.CLK
clk => ReadAddr1E[0]~reg0.CLK
clk => ReadAddr1E[1]~reg0.CLK
clk => ReadAddr1E[2]~reg0.CLK
clk => ReadAddr1E[3]~reg0.CLK
clk => StoreE~reg0.CLK
clk => NZCV_in[0]~reg0.CLK
clk => NZCV_in[1]~reg0.CLK
clk => NZCV_in[2]~reg0.CLK
clk => NZCV_in[3]~reg0.CLK
clk => ExtImmE[0]~reg0.CLK
clk => ExtImmE[1]~reg0.CLK
clk => ExtImmE[2]~reg0.CLK
clk => ExtImmE[3]~reg0.CLK
clk => ExtImmE[4]~reg0.CLK
clk => ExtImmE[5]~reg0.CLK
clk => ExtImmE[6]~reg0.CLK
clk => ExtImmE[7]~reg0.CLK
clk => ExtImmE[8]~reg0.CLK
clk => ExtImmE[9]~reg0.CLK
clk => ExtImmE[10]~reg0.CLK
clk => ExtImmE[11]~reg0.CLK
clk => ExtImmE[12]~reg0.CLK
clk => ExtImmE[13]~reg0.CLK
clk => ExtImmE[14]~reg0.CLK
clk => ExtImmE[15]~reg0.CLK
clk => ExtImmE[16]~reg0.CLK
clk => ExtImmE[17]~reg0.CLK
clk => ExtImmE[18]~reg0.CLK
clk => ExtImmE[19]~reg0.CLK
clk => ExtImmE[20]~reg0.CLK
clk => ExtImmE[21]~reg0.CLK
clk => ExtImmE[22]~reg0.CLK
clk => ExtImmE[23]~reg0.CLK
clk => ExtImmE[24]~reg0.CLK
clk => ExtImmE[25]~reg0.CLK
clk => ExtImmE[26]~reg0.CLK
clk => ExtImmE[27]~reg0.CLK
clk => ExtImmE[28]~reg0.CLK
clk => ExtImmE[29]~reg0.CLK
clk => ExtImmE[30]~reg0.CLK
clk => ExtImmE[31]~reg0.CLK
clk => WriteAddrE[0]~reg0.CLK
clk => WriteAddrE[1]~reg0.CLK
clk => WriteAddrE[2]~reg0.CLK
clk => WriteAddrE[3]~reg0.CLK
clk => BranchE~reg0.CLK
clk => SvalueE~reg0.CLK
clk => ALUSrcE~reg0.CLK
clk => MemtoRegE~reg0.CLK
clk => MemWriteE~reg0.CLK
clk => RegWriteE~reg0.CLK
clk => PCSrcE~reg0.CLK
clk => ALUOpE[0]~reg0.CLK
clk => ALUOpE[1]~reg0.CLK
clk => ALUOpE[2]~reg0.CLK
clk => ALUOpE[3]~reg0.CLK
reset => always0.IN0
IDEXWrite => always0.IN1
PCSrcD => PCSrcE.DATAA
RegWriteD => RegWriteE.DATAA
MemWriteD => MemWriteE.DATAA
MemtoRegD => MemtoRegE.DATAA
ALUSrcD => ALUSrcE.DATAA
SvalueD => SvalueE.DATAA
BranchD => BranchE.DATAA
ALUOpD[0] => ALUOpE.DATAA
ALUOpD[1] => ALUOpE.DATAA
ALUOpD[2] => ALUOpE.DATAA
ALUOpD[3] => ALUOpE.DATAA
ExtImmD[0] => ExtImmE.DATAA
ExtImmD[1] => ExtImmE.DATAA
ExtImmD[2] => ExtImmE.DATAA
ExtImmD[3] => ExtImmE.DATAA
ExtImmD[4] => ExtImmE.DATAA
ExtImmD[5] => ExtImmE.DATAA
ExtImmD[6] => ExtImmE.DATAA
ExtImmD[7] => ExtImmE.DATAA
ExtImmD[8] => ExtImmE.DATAA
ExtImmD[9] => ExtImmE.DATAA
ExtImmD[10] => ExtImmE.DATAA
ExtImmD[11] => ExtImmE.DATAA
ExtImmD[12] => ExtImmE.DATAA
ExtImmD[13] => ExtImmE.DATAA
ExtImmD[14] => ExtImmE.DATAA
ExtImmD[15] => ExtImmE.DATAA
ExtImmD[16] => ExtImmE.DATAA
ExtImmD[17] => ExtImmE.DATAA
ExtImmD[18] => ExtImmE.DATAA
ExtImmD[19] => ExtImmE.DATAA
ExtImmD[20] => ExtImmE.DATAA
ExtImmD[21] => ExtImmE.DATAA
ExtImmD[22] => ExtImmE.DATAA
ExtImmD[23] => ExtImmE.DATAA
ExtImmD[24] => ExtImmE.DATAA
ExtImmD[25] => ExtImmE.DATAA
ExtImmD[26] => ExtImmE.DATAA
ExtImmD[27] => ExtImmE.DATAA
ExtImmD[28] => ExtImmE.DATAA
ExtImmD[29] => ExtImmE.DATAA
ExtImmD[30] => ExtImmE.DATAA
ExtImmD[31] => ExtImmE.DATAA
WriteAddrD[0] => WriteAddrE.DATAA
WriteAddrD[1] => WriteAddrE.DATAA
WriteAddrD[2] => WriteAddrE.DATAA
WriteAddrD[3] => WriteAddrE.DATAA
NZCV_out[0] => NZCV_in.DATAA
NZCV_out[1] => NZCV_in.DATAA
NZCV_out[2] => NZCV_in.DATAA
NZCV_out[3] => NZCV_in.DATAA
StoreD => StoreE.DATAA
ReadAddr1[0] => ReadAddr1E.DATAA
ReadAddr1[1] => ReadAddr1E.DATAA
ReadAddr1[2] => ReadAddr1E.DATAA
ReadAddr1[3] => ReadAddr1E.DATAA
ReadAddr2[0] => ReadAddr2E.DATAA
ReadAddr2[1] => ReadAddr2E.DATAA
ReadAddr2[2] => ReadAddr2E.DATAA
ReadAddr2[3] => ReadAddr2E.DATAA
LoadD => LoadE.DATAA
opD[0] => opE.DATAA
opD[1] => opE.DATAA
CmpD => CmpE.DATAA
CmpE <= CmpE~reg0.DB_MAX_OUTPUT_PORT_TYPE
opE[0] <= opE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opE[1] <= opE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LoadE <= LoadE~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadAddr1E[0] <= ReadAddr1E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadAddr1E[1] <= ReadAddr1E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadAddr1E[2] <= ReadAddr1E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadAddr1E[3] <= ReadAddr1E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadAddr2E[0] <= ReadAddr2E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadAddr2E[1] <= ReadAddr2E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadAddr2E[2] <= ReadAddr2E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadAddr2E[3] <= ReadAddr2E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
StoreE <= StoreE~reg0.DB_MAX_OUTPUT_PORT_TYPE
NZCV_in[0] <= NZCV_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NZCV_in[1] <= NZCV_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NZCV_in[2] <= NZCV_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NZCV_in[3] <= NZCV_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteAddrE[0] <= WriteAddrE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteAddrE[1] <= WriteAddrE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteAddrE[2] <= WriteAddrE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteAddrE[3] <= WriteAddrE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[0] <= ExtImmE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[1] <= ExtImmE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[2] <= ExtImmE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[3] <= ExtImmE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[4] <= ExtImmE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[5] <= ExtImmE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[6] <= ExtImmE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[7] <= ExtImmE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[8] <= ExtImmE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[9] <= ExtImmE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[10] <= ExtImmE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[11] <= ExtImmE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[12] <= ExtImmE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[13] <= ExtImmE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[14] <= ExtImmE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[15] <= ExtImmE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[16] <= ExtImmE[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[17] <= ExtImmE[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[18] <= ExtImmE[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[19] <= ExtImmE[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[20] <= ExtImmE[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[21] <= ExtImmE[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[22] <= ExtImmE[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[23] <= ExtImmE[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[24] <= ExtImmE[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[25] <= ExtImmE[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[26] <= ExtImmE[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[27] <= ExtImmE[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[28] <= ExtImmE[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[29] <= ExtImmE[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[30] <= ExtImmE[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[31] <= ExtImmE[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOpE[0] <= ALUOpE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOpE[1] <= ALUOpE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOpE[2] <= ALUOpE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOpE[3] <= ALUOpE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCSrcE <= PCSrcE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteE <= RegWriteE~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWriteE <= MemWriteE~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoRegE <= MemtoRegE~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrcE <= ALUSrcE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SvalueE <= SvalueE~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchE <= BranchE~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|ALU_MUX:_ALU_MUX
ForwardA[0] => Mux0.IN2
ForwardA[0] => Mux1.IN2
ForwardA[0] => Mux2.IN2
ForwardA[0] => Mux3.IN2
ForwardA[0] => Mux4.IN2
ForwardA[0] => Mux5.IN2
ForwardA[0] => Mux6.IN2
ForwardA[0] => Mux7.IN2
ForwardA[0] => Mux8.IN2
ForwardA[0] => Mux9.IN2
ForwardA[0] => Mux10.IN2
ForwardA[0] => Mux11.IN2
ForwardA[0] => Mux12.IN2
ForwardA[0] => Mux13.IN2
ForwardA[0] => Mux14.IN2
ForwardA[0] => Mux15.IN2
ForwardA[0] => Mux16.IN2
ForwardA[0] => Mux17.IN2
ForwardA[0] => Mux18.IN2
ForwardA[0] => Mux19.IN2
ForwardA[0] => Mux20.IN2
ForwardA[0] => Mux21.IN2
ForwardA[0] => Mux22.IN2
ForwardA[0] => Mux23.IN2
ForwardA[0] => Mux24.IN2
ForwardA[0] => Mux25.IN2
ForwardA[0] => Mux26.IN2
ForwardA[0] => Mux27.IN2
ForwardA[0] => Mux28.IN2
ForwardA[0] => Mux29.IN2
ForwardA[0] => Mux30.IN2
ForwardA[0] => Mux31.IN2
ForwardA[1] => Mux0.IN1
ForwardA[1] => Mux1.IN1
ForwardA[1] => Mux2.IN1
ForwardA[1] => Mux3.IN1
ForwardA[1] => Mux4.IN1
ForwardA[1] => Mux5.IN1
ForwardA[1] => Mux6.IN1
ForwardA[1] => Mux7.IN1
ForwardA[1] => Mux8.IN1
ForwardA[1] => Mux9.IN1
ForwardA[1] => Mux10.IN1
ForwardA[1] => Mux11.IN1
ForwardA[1] => Mux12.IN1
ForwardA[1] => Mux13.IN1
ForwardA[1] => Mux14.IN1
ForwardA[1] => Mux15.IN1
ForwardA[1] => Mux16.IN1
ForwardA[1] => Mux17.IN1
ForwardA[1] => Mux18.IN1
ForwardA[1] => Mux19.IN1
ForwardA[1] => Mux20.IN1
ForwardA[1] => Mux21.IN1
ForwardA[1] => Mux22.IN1
ForwardA[1] => Mux23.IN1
ForwardA[1] => Mux24.IN1
ForwardA[1] => Mux25.IN1
ForwardA[1] => Mux26.IN1
ForwardA[1] => Mux27.IN1
ForwardA[1] => Mux28.IN1
ForwardA[1] => Mux29.IN1
ForwardA[1] => Mux30.IN1
ForwardA[1] => Mux31.IN1
ForwardB[0] => Mux32.IN2
ForwardB[0] => Mux33.IN2
ForwardB[0] => Mux34.IN2
ForwardB[0] => Mux35.IN2
ForwardB[0] => Mux36.IN2
ForwardB[0] => Mux37.IN2
ForwardB[0] => Mux38.IN2
ForwardB[0] => Mux39.IN2
ForwardB[0] => Mux40.IN2
ForwardB[0] => Mux41.IN2
ForwardB[0] => Mux42.IN2
ForwardB[0] => Mux43.IN2
ForwardB[0] => Mux44.IN2
ForwardB[0] => Mux45.IN2
ForwardB[0] => Mux46.IN2
ForwardB[0] => Mux47.IN2
ForwardB[0] => Mux48.IN2
ForwardB[0] => Mux49.IN2
ForwardB[0] => Mux50.IN2
ForwardB[0] => Mux51.IN2
ForwardB[0] => Mux52.IN2
ForwardB[0] => Mux53.IN2
ForwardB[0] => Mux54.IN2
ForwardB[0] => Mux55.IN2
ForwardB[0] => Mux56.IN2
ForwardB[0] => Mux57.IN2
ForwardB[0] => Mux58.IN2
ForwardB[0] => Mux59.IN2
ForwardB[0] => Mux60.IN2
ForwardB[0] => Mux61.IN2
ForwardB[0] => Mux62.IN2
ForwardB[0] => Mux63.IN2
ForwardB[1] => Mux32.IN1
ForwardB[1] => Mux33.IN1
ForwardB[1] => Mux34.IN1
ForwardB[1] => Mux35.IN1
ForwardB[1] => Mux36.IN1
ForwardB[1] => Mux37.IN1
ForwardB[1] => Mux38.IN1
ForwardB[1] => Mux39.IN1
ForwardB[1] => Mux40.IN1
ForwardB[1] => Mux41.IN1
ForwardB[1] => Mux42.IN1
ForwardB[1] => Mux43.IN1
ForwardB[1] => Mux44.IN1
ForwardB[1] => Mux45.IN1
ForwardB[1] => Mux46.IN1
ForwardB[1] => Mux47.IN1
ForwardB[1] => Mux48.IN1
ForwardB[1] => Mux49.IN1
ForwardB[1] => Mux50.IN1
ForwardB[1] => Mux51.IN1
ForwardB[1] => Mux52.IN1
ForwardB[1] => Mux53.IN1
ForwardB[1] => Mux54.IN1
ForwardB[1] => Mux55.IN1
ForwardB[1] => Mux56.IN1
ForwardB[1] => Mux57.IN1
ForwardB[1] => Mux58.IN1
ForwardB[1] => Mux59.IN1
ForwardB[1] => Mux60.IN1
ForwardB[1] => Mux61.IN1
ForwardB[1] => Mux62.IN1
ForwardB[1] => Mux63.IN1
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ALUSrcE => SrcB.OUTPUTSELECT
ExtImmE[0] => SrcB.DATAB
ExtImmE[1] => SrcB.DATAB
ExtImmE[2] => SrcB.DATAB
ExtImmE[3] => SrcB.DATAB
ExtImmE[4] => SrcB.DATAB
ExtImmE[5] => SrcB.DATAB
ExtImmE[6] => SrcB.DATAB
ExtImmE[7] => SrcB.DATAB
ExtImmE[8] => SrcB.DATAB
ExtImmE[9] => SrcB.DATAB
ExtImmE[10] => SrcB.DATAB
ExtImmE[11] => SrcB.DATAB
ExtImmE[12] => SrcB.DATAB
ExtImmE[13] => SrcB.DATAB
ExtImmE[14] => SrcB.DATAB
ExtImmE[15] => SrcB.DATAB
ExtImmE[16] => SrcB.DATAB
ExtImmE[17] => SrcB.DATAB
ExtImmE[18] => SrcB.DATAB
ExtImmE[19] => SrcB.DATAB
ExtImmE[20] => SrcB.DATAB
ExtImmE[21] => SrcB.DATAB
ExtImmE[22] => SrcB.DATAB
ExtImmE[23] => SrcB.DATAB
ExtImmE[24] => SrcB.DATAB
ExtImmE[25] => SrcB.DATAB
ExtImmE[26] => SrcB.DATAB
ExtImmE[27] => SrcB.DATAB
ExtImmE[28] => SrcB.DATAB
ExtImmE[29] => SrcB.DATAB
ExtImmE[30] => SrcB.DATAB
ExtImmE[31] => SrcB.DATAB
ReadData1E[0] => Mux31.IN3
ReadData1E[1] => Mux30.IN3
ReadData1E[2] => Mux29.IN3
ReadData1E[3] => Mux28.IN3
ReadData1E[4] => Mux27.IN3
ReadData1E[5] => Mux26.IN3
ReadData1E[6] => Mux25.IN3
ReadData1E[7] => Mux24.IN3
ReadData1E[8] => Mux23.IN3
ReadData1E[9] => Mux22.IN3
ReadData1E[10] => Mux21.IN3
ReadData1E[11] => Mux20.IN3
ReadData1E[12] => Mux19.IN3
ReadData1E[13] => Mux18.IN3
ReadData1E[14] => Mux17.IN3
ReadData1E[15] => Mux16.IN3
ReadData1E[16] => Mux15.IN3
ReadData1E[17] => Mux14.IN3
ReadData1E[18] => Mux13.IN3
ReadData1E[19] => Mux12.IN3
ReadData1E[20] => Mux11.IN3
ReadData1E[21] => Mux10.IN3
ReadData1E[22] => Mux9.IN3
ReadData1E[23] => Mux8.IN3
ReadData1E[24] => Mux7.IN3
ReadData1E[25] => Mux6.IN3
ReadData1E[26] => Mux5.IN3
ReadData1E[27] => Mux4.IN3
ReadData1E[28] => Mux3.IN3
ReadData1E[29] => Mux2.IN3
ReadData1E[30] => Mux1.IN3
ReadData1E[31] => Mux0.IN3
ReadData2E[0] => Mux63.IN3
ReadData2E[1] => Mux62.IN3
ReadData2E[2] => Mux61.IN3
ReadData2E[3] => Mux60.IN3
ReadData2E[4] => Mux59.IN3
ReadData2E[5] => Mux58.IN3
ReadData2E[6] => Mux57.IN3
ReadData2E[7] => Mux56.IN3
ReadData2E[8] => Mux55.IN3
ReadData2E[9] => Mux54.IN3
ReadData2E[10] => Mux53.IN3
ReadData2E[11] => Mux52.IN3
ReadData2E[12] => Mux51.IN3
ReadData2E[13] => Mux50.IN3
ReadData2E[14] => Mux49.IN3
ReadData2E[15] => Mux48.IN3
ReadData2E[16] => Mux47.IN3
ReadData2E[17] => Mux46.IN3
ReadData2E[18] => Mux45.IN3
ReadData2E[19] => Mux44.IN3
ReadData2E[20] => Mux43.IN3
ReadData2E[21] => Mux42.IN3
ReadData2E[22] => Mux41.IN3
ReadData2E[23] => Mux40.IN3
ReadData2E[24] => Mux39.IN3
ReadData2E[25] => Mux38.IN3
ReadData2E[26] => Mux37.IN3
ReadData2E[27] => Mux36.IN3
ReadData2E[28] => Mux35.IN3
ReadData2E[29] => Mux34.IN3
ReadData2E[30] => Mux33.IN3
ReadData2E[31] => Mux32.IN3
ALUResultM[0] => Mux31.IN4
ALUResultM[0] => Mux63.IN4
ALUResultM[1] => Mux30.IN4
ALUResultM[1] => Mux62.IN4
ALUResultM[2] => Mux29.IN4
ALUResultM[2] => Mux61.IN4
ALUResultM[3] => Mux28.IN4
ALUResultM[3] => Mux60.IN4
ALUResultM[4] => Mux27.IN4
ALUResultM[4] => Mux59.IN4
ALUResultM[5] => Mux26.IN4
ALUResultM[5] => Mux58.IN4
ALUResultM[6] => Mux25.IN4
ALUResultM[6] => Mux57.IN4
ALUResultM[7] => Mux24.IN4
ALUResultM[7] => Mux56.IN4
ALUResultM[8] => Mux23.IN4
ALUResultM[8] => Mux55.IN4
ALUResultM[9] => Mux22.IN4
ALUResultM[9] => Mux54.IN4
ALUResultM[10] => Mux21.IN4
ALUResultM[10] => Mux53.IN4
ALUResultM[11] => Mux20.IN4
ALUResultM[11] => Mux52.IN4
ALUResultM[12] => Mux19.IN4
ALUResultM[12] => Mux51.IN4
ALUResultM[13] => Mux18.IN4
ALUResultM[13] => Mux50.IN4
ALUResultM[14] => Mux17.IN4
ALUResultM[14] => Mux49.IN4
ALUResultM[15] => Mux16.IN4
ALUResultM[15] => Mux48.IN4
ALUResultM[16] => Mux15.IN4
ALUResultM[16] => Mux47.IN4
ALUResultM[17] => Mux14.IN4
ALUResultM[17] => Mux46.IN4
ALUResultM[18] => Mux13.IN4
ALUResultM[18] => Mux45.IN4
ALUResultM[19] => Mux12.IN4
ALUResultM[19] => Mux44.IN4
ALUResultM[20] => Mux11.IN4
ALUResultM[20] => Mux43.IN4
ALUResultM[21] => Mux10.IN4
ALUResultM[21] => Mux42.IN4
ALUResultM[22] => Mux9.IN4
ALUResultM[22] => Mux41.IN4
ALUResultM[23] => Mux8.IN4
ALUResultM[23] => Mux40.IN4
ALUResultM[24] => Mux7.IN4
ALUResultM[24] => Mux39.IN4
ALUResultM[25] => Mux6.IN4
ALUResultM[25] => Mux38.IN4
ALUResultM[26] => Mux5.IN4
ALUResultM[26] => Mux37.IN4
ALUResultM[27] => Mux4.IN4
ALUResultM[27] => Mux36.IN4
ALUResultM[28] => Mux3.IN4
ALUResultM[28] => Mux35.IN4
ALUResultM[29] => Mux2.IN4
ALUResultM[29] => Mux34.IN4
ALUResultM[30] => Mux1.IN4
ALUResultM[30] => Mux33.IN4
ALUResultM[31] => Mux0.IN4
ALUResultM[31] => Mux32.IN4
ResultW[0] => Mux31.IN5
ResultW[0] => Mux63.IN5
ResultW[1] => Mux30.IN5
ResultW[1] => Mux62.IN5
ResultW[2] => Mux29.IN5
ResultW[2] => Mux61.IN5
ResultW[3] => Mux28.IN5
ResultW[3] => Mux60.IN5
ResultW[4] => Mux27.IN5
ResultW[4] => Mux59.IN5
ResultW[5] => Mux26.IN5
ResultW[5] => Mux58.IN5
ResultW[6] => Mux25.IN5
ResultW[6] => Mux57.IN5
ResultW[7] => Mux24.IN5
ResultW[7] => Mux56.IN5
ResultW[8] => Mux23.IN5
ResultW[8] => Mux55.IN5
ResultW[9] => Mux22.IN5
ResultW[9] => Mux54.IN5
ResultW[10] => Mux21.IN5
ResultW[10] => Mux53.IN5
ResultW[11] => Mux20.IN5
ResultW[11] => Mux52.IN5
ResultW[12] => Mux19.IN5
ResultW[12] => Mux51.IN5
ResultW[13] => Mux18.IN5
ResultW[13] => Mux50.IN5
ResultW[14] => Mux17.IN5
ResultW[14] => Mux49.IN5
ResultW[15] => Mux16.IN5
ResultW[15] => Mux48.IN5
ResultW[16] => Mux15.IN5
ResultW[16] => Mux47.IN5
ResultW[17] => Mux14.IN5
ResultW[17] => Mux46.IN5
ResultW[18] => Mux13.IN5
ResultW[18] => Mux45.IN5
ResultW[19] => Mux12.IN5
ResultW[19] => Mux44.IN5
ResultW[20] => Mux11.IN5
ResultW[20] => Mux43.IN5
ResultW[21] => Mux10.IN5
ResultW[21] => Mux42.IN5
ResultW[22] => Mux9.IN5
ResultW[22] => Mux41.IN5
ResultW[23] => Mux8.IN5
ResultW[23] => Mux40.IN5
ResultW[24] => Mux7.IN5
ResultW[24] => Mux39.IN5
ResultW[25] => Mux6.IN5
ResultW[25] => Mux38.IN5
ResultW[26] => Mux5.IN5
ResultW[26] => Mux37.IN5
ResultW[27] => Mux4.IN5
ResultW[27] => Mux36.IN5
ResultW[28] => Mux3.IN5
ResultW[28] => Mux35.IN5
ResultW[29] => Mux2.IN5
ResultW[29] => Mux34.IN5
ResultW[30] => Mux1.IN5
ResultW[30] => Mux33.IN5
ResultW[31] => Mux0.IN5
ResultW[31] => Mux32.IN5
SrcA[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
SrcA[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
SrcA[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
SrcA[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
SrcA[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
SrcA[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
SrcA[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
SrcA[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
SrcA[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
SrcA[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
SrcA[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
SrcA[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
SrcA[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
SrcA[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
SrcA[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
SrcA[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
SrcA[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
SrcA[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
SrcA[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
SrcA[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
SrcA[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
SrcA[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
SrcA[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
SrcA[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
SrcA[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
SrcA[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
SrcA[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
SrcA[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
SrcA[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
SrcA[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
SrcA[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
SrcA[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
SrcB[0] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[1] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[2] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[3] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[4] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[5] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[6] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[7] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[8] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[9] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[10] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[11] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[12] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[13] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[14] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[15] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[16] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[17] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[18] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[19] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[20] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[21] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[22] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[23] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[24] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[25] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[26] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[27] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[28] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[29] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[30] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE
SrcB[31] <= SrcB.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|ALU32bit:_ALU32bit
SrcA[0] => Add0.IN32
SrcA[0] => Add1.IN64
SrcA[0] => Equal0.IN31
SrcA[1] => Add0.IN31
SrcA[1] => Add1.IN63
SrcA[1] => Equal0.IN30
SrcA[2] => Add0.IN30
SrcA[2] => Add1.IN62
SrcA[2] => Equal0.IN29
SrcA[3] => Add0.IN29
SrcA[3] => Add1.IN61
SrcA[3] => Equal0.IN28
SrcA[4] => Add0.IN28
SrcA[4] => Add1.IN60
SrcA[4] => Equal0.IN27
SrcA[5] => Add0.IN27
SrcA[5] => Add1.IN59
SrcA[5] => Equal0.IN26
SrcA[6] => Add0.IN26
SrcA[6] => Add1.IN58
SrcA[6] => Equal0.IN25
SrcA[7] => Add0.IN25
SrcA[7] => Add1.IN57
SrcA[7] => Equal0.IN24
SrcA[8] => Add0.IN24
SrcA[8] => Add1.IN56
SrcA[8] => Equal0.IN23
SrcA[9] => Add0.IN23
SrcA[9] => Add1.IN55
SrcA[9] => Equal0.IN22
SrcA[10] => Add0.IN22
SrcA[10] => Add1.IN54
SrcA[10] => Equal0.IN21
SrcA[11] => Add0.IN21
SrcA[11] => Add1.IN53
SrcA[11] => Equal0.IN20
SrcA[12] => Add0.IN20
SrcA[12] => Add1.IN52
SrcA[12] => Equal0.IN19
SrcA[13] => Add0.IN19
SrcA[13] => Add1.IN51
SrcA[13] => Equal0.IN18
SrcA[14] => Add0.IN18
SrcA[14] => Add1.IN50
SrcA[14] => Equal0.IN17
SrcA[15] => Add0.IN17
SrcA[15] => Add1.IN49
SrcA[15] => Equal0.IN16
SrcA[16] => Add0.IN16
SrcA[16] => Add1.IN48
SrcA[16] => Equal0.IN15
SrcA[17] => Add0.IN15
SrcA[17] => Add1.IN47
SrcA[17] => Equal0.IN14
SrcA[18] => Add0.IN14
SrcA[18] => Add1.IN46
SrcA[18] => Equal0.IN13
SrcA[19] => Add0.IN13
SrcA[19] => Add1.IN45
SrcA[19] => Equal0.IN12
SrcA[20] => Add0.IN12
SrcA[20] => Add1.IN44
SrcA[20] => Equal0.IN11
SrcA[21] => Add0.IN11
SrcA[21] => Add1.IN43
SrcA[21] => Equal0.IN10
SrcA[22] => Add0.IN10
SrcA[22] => Add1.IN42
SrcA[22] => Equal0.IN9
SrcA[23] => Add0.IN9
SrcA[23] => Add1.IN41
SrcA[23] => Equal0.IN8
SrcA[24] => Add0.IN8
SrcA[24] => Add1.IN40
SrcA[24] => Equal0.IN7
SrcA[25] => Add0.IN7
SrcA[25] => Add1.IN39
SrcA[25] => Equal0.IN6
SrcA[26] => Add0.IN6
SrcA[26] => Add1.IN38
SrcA[26] => Equal0.IN5
SrcA[27] => Add0.IN5
SrcA[27] => Add1.IN37
SrcA[27] => Equal0.IN4
SrcA[28] => Add0.IN4
SrcA[28] => Add1.IN36
SrcA[28] => Equal0.IN3
SrcA[29] => Add0.IN3
SrcA[29] => Add1.IN35
SrcA[29] => Equal0.IN2
SrcA[30] => Add0.IN2
SrcA[30] => Add1.IN34
SrcA[30] => Equal0.IN1
SrcA[31] => Add0.IN1
SrcA[31] => Add1.IN33
SrcA[31] => Equal0.IN0
SrcB[0] => Add0.IN64
SrcB[0] => Equal0.IN63
SrcB[0] => Mux5.IN15
SrcB[0] => Add1.IN32
SrcB[1] => Add0.IN63
SrcB[1] => Equal0.IN62
SrcB[1] => Mux4.IN15
SrcB[1] => Add1.IN31
SrcB[2] => Add0.IN62
SrcB[2] => Equal0.IN61
SrcB[2] => Mux3.IN15
SrcB[2] => Add1.IN30
SrcB[3] => Add0.IN61
SrcB[3] => Equal0.IN60
SrcB[3] => Mux2.IN15
SrcB[3] => Add1.IN29
SrcB[4] => Add0.IN60
SrcB[4] => Equal0.IN59
SrcB[4] => Mux1.IN15
SrcB[4] => Add1.IN28
SrcB[5] => Add0.IN59
SrcB[5] => Equal0.IN58
SrcB[5] => Mux0.IN15
SrcB[5] => Add1.IN27
SrcB[6] => Add0.IN58
SrcB[6] => Equal0.IN57
SrcB[6] => Mux6.IN15
SrcB[6] => Add1.IN26
SrcB[7] => Add0.IN57
SrcB[7] => Equal0.IN56
SrcB[7] => Mux7.IN15
SrcB[7] => Add1.IN25
SrcB[8] => Add0.IN56
SrcB[8] => Equal0.IN55
SrcB[8] => Mux8.IN15
SrcB[8] => Add1.IN24
SrcB[9] => Add0.IN55
SrcB[9] => Equal0.IN54
SrcB[9] => Mux9.IN15
SrcB[9] => Add1.IN23
SrcB[10] => Add0.IN54
SrcB[10] => Equal0.IN53
SrcB[10] => Mux10.IN15
SrcB[10] => Add1.IN22
SrcB[11] => Add0.IN53
SrcB[11] => Equal0.IN52
SrcB[11] => Mux11.IN15
SrcB[11] => Add1.IN21
SrcB[12] => Add0.IN52
SrcB[12] => Equal0.IN51
SrcB[12] => Mux12.IN15
SrcB[12] => Add1.IN20
SrcB[13] => Add0.IN51
SrcB[13] => Equal0.IN50
SrcB[13] => Mux13.IN15
SrcB[13] => Add1.IN19
SrcB[14] => Add0.IN50
SrcB[14] => Equal0.IN49
SrcB[14] => Mux14.IN15
SrcB[14] => Add1.IN18
SrcB[15] => Add0.IN49
SrcB[15] => Equal0.IN48
SrcB[15] => Mux15.IN15
SrcB[15] => Add1.IN17
SrcB[16] => Add0.IN48
SrcB[16] => Equal0.IN47
SrcB[16] => Mux16.IN15
SrcB[16] => Add1.IN16
SrcB[17] => Add0.IN47
SrcB[17] => Equal0.IN46
SrcB[17] => Mux17.IN15
SrcB[17] => Add1.IN15
SrcB[18] => Add0.IN46
SrcB[18] => Equal0.IN45
SrcB[18] => Mux18.IN15
SrcB[18] => Add1.IN14
SrcB[19] => Add0.IN45
SrcB[19] => Equal0.IN44
SrcB[19] => Mux19.IN15
SrcB[19] => Add1.IN13
SrcB[20] => Add0.IN44
SrcB[20] => Equal0.IN43
SrcB[20] => Mux20.IN15
SrcB[20] => Add1.IN12
SrcB[21] => Add0.IN43
SrcB[21] => Equal0.IN42
SrcB[21] => Mux21.IN15
SrcB[21] => Add1.IN11
SrcB[22] => Add0.IN42
SrcB[22] => Equal0.IN41
SrcB[22] => Mux22.IN15
SrcB[22] => Add1.IN10
SrcB[23] => Add0.IN41
SrcB[23] => Equal0.IN40
SrcB[23] => Mux23.IN15
SrcB[23] => Add1.IN9
SrcB[24] => Add0.IN40
SrcB[24] => Equal0.IN39
SrcB[24] => Mux24.IN15
SrcB[24] => Add1.IN8
SrcB[25] => Add0.IN39
SrcB[25] => Equal0.IN38
SrcB[25] => Mux25.IN15
SrcB[25] => Add1.IN7
SrcB[26] => Add0.IN38
SrcB[26] => Equal0.IN37
SrcB[26] => Mux26.IN15
SrcB[26] => Add1.IN6
SrcB[27] => Add0.IN37
SrcB[27] => Equal0.IN36
SrcB[27] => Mux27.IN15
SrcB[27] => Add1.IN5
SrcB[28] => Add0.IN36
SrcB[28] => Equal0.IN35
SrcB[28] => Mux28.IN15
SrcB[28] => Add1.IN4
SrcB[29] => Add0.IN35
SrcB[29] => Equal0.IN34
SrcB[29] => Mux29.IN15
SrcB[29] => Add1.IN3
SrcB[30] => Add0.IN34
SrcB[30] => Equal0.IN33
SrcB[30] => Mux30.IN15
SrcB[30] => Add1.IN2
SrcB[31] => Add0.IN33
SrcB[31] => Equal0.IN32
SrcB[31] => Mux31.IN15
SrcB[31] => Add1.IN1
ALUOp[0] => Decoder0.IN3
ALUOp[0] => Mux5.IN19
ALUOp[0] => Mux4.IN19
ALUOp[0] => Mux3.IN19
ALUOp[0] => Mux2.IN19
ALUOp[0] => Mux1.IN19
ALUOp[0] => Mux0.IN19
ALUOp[0] => Mux6.IN19
ALUOp[0] => Mux7.IN19
ALUOp[0] => Mux8.IN19
ALUOp[0] => Mux9.IN19
ALUOp[0] => Mux10.IN19
ALUOp[0] => Mux11.IN19
ALUOp[0] => Mux12.IN19
ALUOp[0] => Mux13.IN19
ALUOp[0] => Mux14.IN19
ALUOp[0] => Mux15.IN19
ALUOp[0] => Mux16.IN19
ALUOp[0] => Mux17.IN19
ALUOp[0] => Mux18.IN19
ALUOp[0] => Mux19.IN19
ALUOp[0] => Mux20.IN19
ALUOp[0] => Mux21.IN19
ALUOp[0] => Mux22.IN19
ALUOp[0] => Mux23.IN19
ALUOp[0] => Mux24.IN19
ALUOp[0] => Mux25.IN19
ALUOp[0] => Mux26.IN19
ALUOp[0] => Mux27.IN19
ALUOp[0] => Mux28.IN19
ALUOp[0] => Mux29.IN19
ALUOp[0] => Mux30.IN19
ALUOp[0] => Mux31.IN19
ALUOp[0] => Mux32.IN19
ALUOp[1] => Decoder0.IN2
ALUOp[1] => Mux5.IN18
ALUOp[1] => Mux4.IN18
ALUOp[1] => Mux3.IN18
ALUOp[1] => Mux2.IN18
ALUOp[1] => Mux1.IN18
ALUOp[1] => Mux0.IN18
ALUOp[1] => Mux6.IN18
ALUOp[1] => Mux7.IN18
ALUOp[1] => Mux8.IN18
ALUOp[1] => Mux9.IN18
ALUOp[1] => Mux10.IN18
ALUOp[1] => Mux11.IN18
ALUOp[1] => Mux12.IN18
ALUOp[1] => Mux13.IN18
ALUOp[1] => Mux14.IN18
ALUOp[1] => Mux15.IN18
ALUOp[1] => Mux16.IN18
ALUOp[1] => Mux17.IN18
ALUOp[1] => Mux18.IN18
ALUOp[1] => Mux19.IN18
ALUOp[1] => Mux20.IN18
ALUOp[1] => Mux21.IN18
ALUOp[1] => Mux22.IN18
ALUOp[1] => Mux23.IN18
ALUOp[1] => Mux24.IN18
ALUOp[1] => Mux25.IN18
ALUOp[1] => Mux26.IN18
ALUOp[1] => Mux27.IN18
ALUOp[1] => Mux28.IN18
ALUOp[1] => Mux29.IN18
ALUOp[1] => Mux30.IN18
ALUOp[1] => Mux31.IN18
ALUOp[1] => Mux32.IN18
ALUOp[2] => Decoder0.IN1
ALUOp[2] => Mux5.IN17
ALUOp[2] => Mux4.IN17
ALUOp[2] => Mux3.IN17
ALUOp[2] => Mux2.IN17
ALUOp[2] => Mux1.IN17
ALUOp[2] => Mux0.IN17
ALUOp[2] => Mux6.IN17
ALUOp[2] => Mux7.IN17
ALUOp[2] => Mux8.IN17
ALUOp[2] => Mux9.IN17
ALUOp[2] => Mux10.IN17
ALUOp[2] => Mux11.IN17
ALUOp[2] => Mux12.IN17
ALUOp[2] => Mux13.IN17
ALUOp[2] => Mux14.IN17
ALUOp[2] => Mux15.IN17
ALUOp[2] => Mux16.IN17
ALUOp[2] => Mux17.IN17
ALUOp[2] => Mux18.IN17
ALUOp[2] => Mux19.IN17
ALUOp[2] => Mux20.IN17
ALUOp[2] => Mux21.IN17
ALUOp[2] => Mux22.IN17
ALUOp[2] => Mux23.IN17
ALUOp[2] => Mux24.IN17
ALUOp[2] => Mux25.IN17
ALUOp[2] => Mux26.IN17
ALUOp[2] => Mux27.IN17
ALUOp[2] => Mux28.IN17
ALUOp[2] => Mux29.IN17
ALUOp[2] => Mux30.IN17
ALUOp[2] => Mux31.IN17
ALUOp[2] => Mux32.IN17
ALUOp[3] => Decoder0.IN0
ALUOp[3] => Mux5.IN16
ALUOp[3] => Mux4.IN16
ALUOp[3] => Mux3.IN16
ALUOp[3] => Mux2.IN16
ALUOp[3] => Mux1.IN16
ALUOp[3] => Mux0.IN16
ALUOp[3] => Mux6.IN16
ALUOp[3] => Mux7.IN16
ALUOp[3] => Mux8.IN16
ALUOp[3] => Mux9.IN16
ALUOp[3] => Mux10.IN16
ALUOp[3] => Mux11.IN16
ALUOp[3] => Mux12.IN16
ALUOp[3] => Mux13.IN16
ALUOp[3] => Mux14.IN16
ALUOp[3] => Mux15.IN16
ALUOp[3] => Mux16.IN16
ALUOp[3] => Mux17.IN16
ALUOp[3] => Mux18.IN16
ALUOp[3] => Mux19.IN16
ALUOp[3] => Mux20.IN16
ALUOp[3] => Mux21.IN16
ALUOp[3] => Mux22.IN16
ALUOp[3] => Mux23.IN16
ALUOp[3] => Mux24.IN16
ALUOp[3] => Mux25.IN16
ALUOp[3] => Mux26.IN16
ALUOp[3] => Mux27.IN16
ALUOp[3] => Mux28.IN16
ALUOp[3] => Mux29.IN16
ALUOp[3] => Mux30.IN16
ALUOp[3] => Mux31.IN16
ALUOp[3] => Mux32.IN16
ALUResult[0] <= ALUResult[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[1] <= ALUResult[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[2] <= ALUResult[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[3] <= ALUResult[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[4] <= ALUResult[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[5] <= ALUResult[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[6] <= ALUResult[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[7] <= ALUResult[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[8] <= ALUResult[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[9] <= ALUResult[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[10] <= ALUResult[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[11] <= ALUResult[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[12] <= ALUResult[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[13] <= ALUResult[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[14] <= ALUResult[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[15] <= ALUResult[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[16] <= ALUResult[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[17] <= ALUResult[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[18] <= ALUResult[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[19] <= ALUResult[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[20] <= ALUResult[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[21] <= ALUResult[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[22] <= ALUResult[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[23] <= ALUResult[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[24] <= ALUResult[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[25] <= ALUResult[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[26] <= ALUResult[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[27] <= ALUResult[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[28] <= ALUResult[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[29] <= ALUResult[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[30] <= ALUResult[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[31] <= ALUResult[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[0] <= <GND>
ALUFlags[1] <= <GND>
ALUFlags[2] <= ALUFlags[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[3] <= <GND>


|ARM_System|armreduced:arm_cpu|Cond_Unit:_Cond_Unit
NZCV_in[0] => NZCV_out.DATAA
NZCV_in[1] => NZCV_out.DATAA
NZCV_in[2] => NZCV_out.DATAA
NZCV_in[3] => NZCV_out.DATAA
ALUFlags[0] => NZCV_out.DATAB
ALUFlags[1] => NZCV_out.DATAB
ALUFlags[2] => NZCV_out.DATAB
ALUFlags[3] => NZCV_out.DATAB
SvalueE => NZCV_out.OUTPUTSELECT
SvalueE => NZCV_out.OUTPUTSELECT
SvalueE => NZCV_out.OUTPUTSELECT
SvalueE => NZCV_out.OUTPUTSELECT
NZCV_out[0] <= NZCV_out.DB_MAX_OUTPUT_PORT_TYPE
NZCV_out[1] <= NZCV_out.DB_MAX_OUTPUT_PORT_TYPE
NZCV_out[2] <= NZCV_out.DB_MAX_OUTPUT_PORT_TYPE
NZCV_out[3] <= NZCV_out.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|EXMEM_Register:comb_40
clk => LoadM~reg0.CLK
clk => BranchM~reg0.CLK
clk => PCSrcM~reg0.CLK
clk => CmpM~reg0.CLK
clk => StoreM~reg0.CLK
clk => ALUResultM[0]~reg0.CLK
clk => ALUResultM[1]~reg0.CLK
clk => ALUResultM[2]~reg0.CLK
clk => ALUResultM[3]~reg0.CLK
clk => ALUResultM[4]~reg0.CLK
clk => ALUResultM[5]~reg0.CLK
clk => ALUResultM[6]~reg0.CLK
clk => ALUResultM[7]~reg0.CLK
clk => ALUResultM[8]~reg0.CLK
clk => ALUResultM[9]~reg0.CLK
clk => ALUResultM[10]~reg0.CLK
clk => ALUResultM[11]~reg0.CLK
clk => ALUResultM[12]~reg0.CLK
clk => ALUResultM[13]~reg0.CLK
clk => ALUResultM[14]~reg0.CLK
clk => ALUResultM[15]~reg0.CLK
clk => ALUResultM[16]~reg0.CLK
clk => ALUResultM[17]~reg0.CLK
clk => ALUResultM[18]~reg0.CLK
clk => ALUResultM[19]~reg0.CLK
clk => ALUResultM[20]~reg0.CLK
clk => ALUResultM[21]~reg0.CLK
clk => ALUResultM[22]~reg0.CLK
clk => ALUResultM[23]~reg0.CLK
clk => ALUResultM[24]~reg0.CLK
clk => ALUResultM[25]~reg0.CLK
clk => ALUResultM[26]~reg0.CLK
clk => ALUResultM[27]~reg0.CLK
clk => ALUResultM[28]~reg0.CLK
clk => ALUResultM[29]~reg0.CLK
clk => ALUResultM[30]~reg0.CLK
clk => ALUResultM[31]~reg0.CLK
clk => WriteDataM[0]~reg0.CLK
clk => WriteDataM[1]~reg0.CLK
clk => WriteDataM[2]~reg0.CLK
clk => WriteDataM[3]~reg0.CLK
clk => WriteDataM[4]~reg0.CLK
clk => WriteDataM[5]~reg0.CLK
clk => WriteDataM[6]~reg0.CLK
clk => WriteDataM[7]~reg0.CLK
clk => WriteDataM[8]~reg0.CLK
clk => WriteDataM[9]~reg0.CLK
clk => WriteDataM[10]~reg0.CLK
clk => WriteDataM[11]~reg0.CLK
clk => WriteDataM[12]~reg0.CLK
clk => WriteDataM[13]~reg0.CLK
clk => WriteDataM[14]~reg0.CLK
clk => WriteDataM[15]~reg0.CLK
clk => WriteDataM[16]~reg0.CLK
clk => WriteDataM[17]~reg0.CLK
clk => WriteDataM[18]~reg0.CLK
clk => WriteDataM[19]~reg0.CLK
clk => WriteDataM[20]~reg0.CLK
clk => WriteDataM[21]~reg0.CLK
clk => WriteDataM[22]~reg0.CLK
clk => WriteDataM[23]~reg0.CLK
clk => WriteDataM[24]~reg0.CLK
clk => WriteDataM[25]~reg0.CLK
clk => WriteDataM[26]~reg0.CLK
clk => WriteDataM[27]~reg0.CLK
clk => WriteDataM[28]~reg0.CLK
clk => WriteDataM[29]~reg0.CLK
clk => WriteDataM[30]~reg0.CLK
clk => WriteDataM[31]~reg0.CLK
clk => WriteAddrM[0]~reg0.CLK
clk => WriteAddrM[1]~reg0.CLK
clk => WriteAddrM[2]~reg0.CLK
clk => WriteAddrM[3]~reg0.CLK
clk => MemWriteM~reg0.CLK
clk => MemtoRegM~reg0.CLK
clk => RegWriteM~reg0.CLK
reset => RegWriteM.OUTPUTSELECT
reset => MemtoRegM.OUTPUTSELECT
reset => MemWriteM.OUTPUTSELECT
reset => WriteAddrM.OUTPUTSELECT
reset => WriteAddrM.OUTPUTSELECT
reset => WriteAddrM.OUTPUTSELECT
reset => WriteAddrM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => WriteDataM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => ALUResultM.OUTPUTSELECT
reset => StoreM.OUTPUTSELECT
reset => CmpM.OUTPUTSELECT
reset => PCSrcM.OUTPUTSELECT
reset => BranchM.OUTPUTSELECT
reset => LoadM.OUTPUTSELECT
RegWriteE => RegWriteM.DATAA
MemtoRegE => MemtoRegM.DATAA
MemWriteE => MemWriteM.DATAA
WriteAddrE[0] => WriteAddrM.DATAA
WriteAddrE[1] => WriteAddrM.DATAA
WriteAddrE[2] => WriteAddrM.DATAA
WriteAddrE[3] => WriteAddrM.DATAA
WriteDataE[0] => WriteDataM.DATAA
WriteDataE[1] => WriteDataM.DATAA
WriteDataE[2] => WriteDataM.DATAA
WriteDataE[3] => WriteDataM.DATAA
WriteDataE[4] => WriteDataM.DATAA
WriteDataE[5] => WriteDataM.DATAA
WriteDataE[6] => WriteDataM.DATAA
WriteDataE[7] => WriteDataM.DATAA
WriteDataE[8] => WriteDataM.DATAA
WriteDataE[9] => WriteDataM.DATAA
WriteDataE[10] => WriteDataM.DATAA
WriteDataE[11] => WriteDataM.DATAA
WriteDataE[12] => WriteDataM.DATAA
WriteDataE[13] => WriteDataM.DATAA
WriteDataE[14] => WriteDataM.DATAA
WriteDataE[15] => WriteDataM.DATAA
WriteDataE[16] => WriteDataM.DATAA
WriteDataE[17] => WriteDataM.DATAA
WriteDataE[18] => WriteDataM.DATAA
WriteDataE[19] => WriteDataM.DATAA
WriteDataE[20] => WriteDataM.DATAA
WriteDataE[21] => WriteDataM.DATAA
WriteDataE[22] => WriteDataM.DATAA
WriteDataE[23] => WriteDataM.DATAA
WriteDataE[24] => WriteDataM.DATAA
WriteDataE[25] => WriteDataM.DATAA
WriteDataE[26] => WriteDataM.DATAA
WriteDataE[27] => WriteDataM.DATAA
WriteDataE[28] => WriteDataM.DATAA
WriteDataE[29] => WriteDataM.DATAA
WriteDataE[30] => WriteDataM.DATAA
WriteDataE[31] => WriteDataM.DATAA
ALUResultE[0] => ALUResultM.DATAA
ALUResultE[1] => ALUResultM.DATAA
ALUResultE[2] => ALUResultM.DATAA
ALUResultE[3] => ALUResultM.DATAA
ALUResultE[4] => ALUResultM.DATAA
ALUResultE[5] => ALUResultM.DATAA
ALUResultE[6] => ALUResultM.DATAA
ALUResultE[7] => ALUResultM.DATAA
ALUResultE[8] => ALUResultM.DATAA
ALUResultE[9] => ALUResultM.DATAA
ALUResultE[10] => ALUResultM.DATAA
ALUResultE[11] => ALUResultM.DATAA
ALUResultE[12] => ALUResultM.DATAA
ALUResultE[13] => ALUResultM.DATAA
ALUResultE[14] => ALUResultM.DATAA
ALUResultE[15] => ALUResultM.DATAA
ALUResultE[16] => ALUResultM.DATAA
ALUResultE[17] => ALUResultM.DATAA
ALUResultE[18] => ALUResultM.DATAA
ALUResultE[19] => ALUResultM.DATAA
ALUResultE[20] => ALUResultM.DATAA
ALUResultE[21] => ALUResultM.DATAA
ALUResultE[22] => ALUResultM.DATAA
ALUResultE[23] => ALUResultM.DATAA
ALUResultE[24] => ALUResultM.DATAA
ALUResultE[25] => ALUResultM.DATAA
ALUResultE[26] => ALUResultM.DATAA
ALUResultE[27] => ALUResultM.DATAA
ALUResultE[28] => ALUResultM.DATAA
ALUResultE[29] => ALUResultM.DATAA
ALUResultE[30] => ALUResultM.DATAA
ALUResultE[31] => ALUResultM.DATAA
StoreE => StoreM.DATAA
CmpE => CmpM.DATAA
PCSrcE => PCSrcM.DATAA
BranchE => BranchM.DATAA
LoadE => LoadM.DATAA
LoadM <= LoadM~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchM <= BranchM~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCSrcM <= PCSrcM~reg0.DB_MAX_OUTPUT_PORT_TYPE
CmpM <= CmpM~reg0.DB_MAX_OUTPUT_PORT_TYPE
StoreM <= StoreM~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteM <= RegWriteM~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoRegM <= MemtoRegM~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWriteM <= MemWriteM~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteAddrM[0] <= WriteAddrM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteAddrM[1] <= WriteAddrM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteAddrM[2] <= WriteAddrM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteAddrM[3] <= WriteAddrM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[0] <= WriteDataM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[1] <= WriteDataM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[2] <= WriteDataM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[3] <= WriteDataM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[4] <= WriteDataM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[5] <= WriteDataM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[6] <= WriteDataM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[7] <= WriteDataM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[8] <= WriteDataM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[9] <= WriteDataM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[10] <= WriteDataM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[11] <= WriteDataM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[12] <= WriteDataM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[13] <= WriteDataM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[14] <= WriteDataM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[15] <= WriteDataM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[16] <= WriteDataM[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[17] <= WriteDataM[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[18] <= WriteDataM[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[19] <= WriteDataM[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[20] <= WriteDataM[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[21] <= WriteDataM[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[22] <= WriteDataM[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[23] <= WriteDataM[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[24] <= WriteDataM[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[25] <= WriteDataM[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[26] <= WriteDataM[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[27] <= WriteDataM[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[28] <= WriteDataM[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[29] <= WriteDataM[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[30] <= WriteDataM[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[31] <= WriteDataM[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[0] <= ALUResultM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[1] <= ALUResultM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[2] <= ALUResultM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[3] <= ALUResultM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[4] <= ALUResultM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[5] <= ALUResultM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[6] <= ALUResultM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[7] <= ALUResultM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[8] <= ALUResultM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[9] <= ALUResultM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[10] <= ALUResultM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[11] <= ALUResultM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[12] <= ALUResultM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[13] <= ALUResultM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[14] <= ALUResultM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[15] <= ALUResultM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[16] <= ALUResultM[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[17] <= ALUResultM[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[18] <= ALUResultM[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[19] <= ALUResultM[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[20] <= ALUResultM[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[21] <= ALUResultM[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[22] <= ALUResultM[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[23] <= ALUResultM[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[24] <= ALUResultM[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[25] <= ALUResultM[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[26] <= ALUResultM[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[27] <= ALUResultM[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[28] <= ALUResultM[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[29] <= ALUResultM[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[30] <= ALUResultM[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultM[31] <= ALUResultM[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|MEM:_MEM
ALUResult[0] => memaddr[0].DATAIN
ALUResult[1] => memaddr[1].DATAIN
ALUResult[2] => memaddr[2].DATAIN
ALUResult[3] => memaddr[3].DATAIN
ALUResult[4] => memaddr[4].DATAIN
ALUResult[5] => memaddr[5].DATAIN
ALUResult[6] => memaddr[6].DATAIN
ALUResult[7] => memaddr[7].DATAIN
ALUResult[8] => memaddr[8].DATAIN
ALUResult[9] => memaddr[9].DATAIN
ALUResult[10] => memaddr[10].DATAIN
ALUResult[11] => memaddr[11].DATAIN
ALUResult[12] => memaddr[12].DATAIN
ALUResult[13] => memaddr[13].DATAIN
ALUResult[14] => memaddr[14].DATAIN
ALUResult[15] => memaddr[15].DATAIN
ALUResult[16] => memaddr[16].DATAIN
ALUResult[17] => memaddr[17].DATAIN
ALUResult[18] => memaddr[18].DATAIN
ALUResult[19] => memaddr[19].DATAIN
ALUResult[20] => memaddr[20].DATAIN
ALUResult[21] => memaddr[21].DATAIN
ALUResult[22] => memaddr[22].DATAIN
ALUResult[23] => memaddr[23].DATAIN
ALUResult[24] => memaddr[24].DATAIN
ALUResult[25] => memaddr[25].DATAIN
ALUResult[26] => memaddr[26].DATAIN
ALUResult[27] => memaddr[27].DATAIN
ALUResult[28] => memaddr[28].DATAIN
ALUResult[29] => memaddr[29].DATAIN
ALUResult[30] => memaddr[30].DATAIN
ALUResult[31] => memaddr[31].DATAIN
WriteDataM[0] => writedata[0].DATAIN
WriteDataM[1] => writedata[1].DATAIN
WriteDataM[2] => writedata[2].DATAIN
WriteDataM[3] => writedata[3].DATAIN
WriteDataM[4] => writedata[4].DATAIN
WriteDataM[5] => writedata[5].DATAIN
WriteDataM[6] => writedata[6].DATAIN
WriteDataM[7] => writedata[7].DATAIN
WriteDataM[8] => writedata[8].DATAIN
WriteDataM[9] => writedata[9].DATAIN
WriteDataM[10] => writedata[10].DATAIN
WriteDataM[11] => writedata[11].DATAIN
WriteDataM[12] => writedata[12].DATAIN
WriteDataM[13] => writedata[13].DATAIN
WriteDataM[14] => writedata[14].DATAIN
WriteDataM[15] => writedata[15].DATAIN
WriteDataM[16] => writedata[16].DATAIN
WriteDataM[17] => writedata[17].DATAIN
WriteDataM[18] => writedata[18].DATAIN
WriteDataM[19] => writedata[19].DATAIN
WriteDataM[20] => writedata[20].DATAIN
WriteDataM[21] => writedata[21].DATAIN
WriteDataM[22] => writedata[22].DATAIN
WriteDataM[23] => writedata[23].DATAIN
WriteDataM[24] => writedata[24].DATAIN
WriteDataM[25] => writedata[25].DATAIN
WriteDataM[26] => writedata[26].DATAIN
WriteDataM[27] => writedata[27].DATAIN
WriteDataM[28] => writedata[28].DATAIN
WriteDataM[29] => writedata[29].DATAIN
WriteDataM[30] => writedata[30].DATAIN
WriteDataM[31] => writedata[31].DATAIN
MemWriteM => memwrite.DATAIN
memaddr[0] <= ALUResult[0].DB_MAX_OUTPUT_PORT_TYPE
memaddr[1] <= ALUResult[1].DB_MAX_OUTPUT_PORT_TYPE
memaddr[2] <= ALUResult[2].DB_MAX_OUTPUT_PORT_TYPE
memaddr[3] <= ALUResult[3].DB_MAX_OUTPUT_PORT_TYPE
memaddr[4] <= ALUResult[4].DB_MAX_OUTPUT_PORT_TYPE
memaddr[5] <= ALUResult[5].DB_MAX_OUTPUT_PORT_TYPE
memaddr[6] <= ALUResult[6].DB_MAX_OUTPUT_PORT_TYPE
memaddr[7] <= ALUResult[7].DB_MAX_OUTPUT_PORT_TYPE
memaddr[8] <= ALUResult[8].DB_MAX_OUTPUT_PORT_TYPE
memaddr[9] <= ALUResult[9].DB_MAX_OUTPUT_PORT_TYPE
memaddr[10] <= ALUResult[10].DB_MAX_OUTPUT_PORT_TYPE
memaddr[11] <= ALUResult[11].DB_MAX_OUTPUT_PORT_TYPE
memaddr[12] <= ALUResult[12].DB_MAX_OUTPUT_PORT_TYPE
memaddr[13] <= ALUResult[13].DB_MAX_OUTPUT_PORT_TYPE
memaddr[14] <= ALUResult[14].DB_MAX_OUTPUT_PORT_TYPE
memaddr[15] <= ALUResult[15].DB_MAX_OUTPUT_PORT_TYPE
memaddr[16] <= ALUResult[16].DB_MAX_OUTPUT_PORT_TYPE
memaddr[17] <= ALUResult[17].DB_MAX_OUTPUT_PORT_TYPE
memaddr[18] <= ALUResult[18].DB_MAX_OUTPUT_PORT_TYPE
memaddr[19] <= ALUResult[19].DB_MAX_OUTPUT_PORT_TYPE
memaddr[20] <= ALUResult[20].DB_MAX_OUTPUT_PORT_TYPE
memaddr[21] <= ALUResult[21].DB_MAX_OUTPUT_PORT_TYPE
memaddr[22] <= ALUResult[22].DB_MAX_OUTPUT_PORT_TYPE
memaddr[23] <= ALUResult[23].DB_MAX_OUTPUT_PORT_TYPE
memaddr[24] <= ALUResult[24].DB_MAX_OUTPUT_PORT_TYPE
memaddr[25] <= ALUResult[25].DB_MAX_OUTPUT_PORT_TYPE
memaddr[26] <= ALUResult[26].DB_MAX_OUTPUT_PORT_TYPE
memaddr[27] <= ALUResult[27].DB_MAX_OUTPUT_PORT_TYPE
memaddr[28] <= ALUResult[28].DB_MAX_OUTPUT_PORT_TYPE
memaddr[29] <= ALUResult[29].DB_MAX_OUTPUT_PORT_TYPE
memaddr[30] <= ALUResult[30].DB_MAX_OUTPUT_PORT_TYPE
memaddr[31] <= ALUResult[31].DB_MAX_OUTPUT_PORT_TYPE
writedata[0] <= WriteDataM[0].DB_MAX_OUTPUT_PORT_TYPE
writedata[1] <= WriteDataM[1].DB_MAX_OUTPUT_PORT_TYPE
writedata[2] <= WriteDataM[2].DB_MAX_OUTPUT_PORT_TYPE
writedata[3] <= WriteDataM[3].DB_MAX_OUTPUT_PORT_TYPE
writedata[4] <= WriteDataM[4].DB_MAX_OUTPUT_PORT_TYPE
writedata[5] <= WriteDataM[5].DB_MAX_OUTPUT_PORT_TYPE
writedata[6] <= WriteDataM[6].DB_MAX_OUTPUT_PORT_TYPE
writedata[7] <= WriteDataM[7].DB_MAX_OUTPUT_PORT_TYPE
writedata[8] <= WriteDataM[8].DB_MAX_OUTPUT_PORT_TYPE
writedata[9] <= WriteDataM[9].DB_MAX_OUTPUT_PORT_TYPE
writedata[10] <= WriteDataM[10].DB_MAX_OUTPUT_PORT_TYPE
writedata[11] <= WriteDataM[11].DB_MAX_OUTPUT_PORT_TYPE
writedata[12] <= WriteDataM[12].DB_MAX_OUTPUT_PORT_TYPE
writedata[13] <= WriteDataM[13].DB_MAX_OUTPUT_PORT_TYPE
writedata[14] <= WriteDataM[14].DB_MAX_OUTPUT_PORT_TYPE
writedata[15] <= WriteDataM[15].DB_MAX_OUTPUT_PORT_TYPE
writedata[16] <= WriteDataM[16].DB_MAX_OUTPUT_PORT_TYPE
writedata[17] <= WriteDataM[17].DB_MAX_OUTPUT_PORT_TYPE
writedata[18] <= WriteDataM[18].DB_MAX_OUTPUT_PORT_TYPE
writedata[19] <= WriteDataM[19].DB_MAX_OUTPUT_PORT_TYPE
writedata[20] <= WriteDataM[20].DB_MAX_OUTPUT_PORT_TYPE
writedata[21] <= WriteDataM[21].DB_MAX_OUTPUT_PORT_TYPE
writedata[22] <= WriteDataM[22].DB_MAX_OUTPUT_PORT_TYPE
writedata[23] <= WriteDataM[23].DB_MAX_OUTPUT_PORT_TYPE
writedata[24] <= WriteDataM[24].DB_MAX_OUTPUT_PORT_TYPE
writedata[25] <= WriteDataM[25].DB_MAX_OUTPUT_PORT_TYPE
writedata[26] <= WriteDataM[26].DB_MAX_OUTPUT_PORT_TYPE
writedata[27] <= WriteDataM[27].DB_MAX_OUTPUT_PORT_TYPE
writedata[28] <= WriteDataM[28].DB_MAX_OUTPUT_PORT_TYPE
writedata[29] <= WriteDataM[29].DB_MAX_OUTPUT_PORT_TYPE
writedata[30] <= WriteDataM[30].DB_MAX_OUTPUT_PORT_TYPE
writedata[31] <= WriteDataM[31].DB_MAX_OUTPUT_PORT_TYPE
memwrite <= MemWriteM.DB_MAX_OUTPUT_PORT_TYPE
memread <= <VCC>


|ARM_System|armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register
clk => LoadW~reg0.CLK
clk => BranchW~reg0.CLK
clk => PCSrcW~reg0.CLK
clk => CmpW~reg0.CLK
clk => StoreW~reg0.CLK
clk => WriteAddrW[0]~reg0.CLK
clk => WriteAddrW[1]~reg0.CLK
clk => WriteAddrW[2]~reg0.CLK
clk => WriteAddrW[3]~reg0.CLK
clk => ALUOutW[0]~reg0.CLK
clk => ALUOutW[1]~reg0.CLK
clk => ALUOutW[2]~reg0.CLK
clk => ALUOutW[3]~reg0.CLK
clk => ALUOutW[4]~reg0.CLK
clk => ALUOutW[5]~reg0.CLK
clk => ALUOutW[6]~reg0.CLK
clk => ALUOutW[7]~reg0.CLK
clk => ALUOutW[8]~reg0.CLK
clk => ALUOutW[9]~reg0.CLK
clk => ALUOutW[10]~reg0.CLK
clk => ALUOutW[11]~reg0.CLK
clk => ALUOutW[12]~reg0.CLK
clk => ALUOutW[13]~reg0.CLK
clk => ALUOutW[14]~reg0.CLK
clk => ALUOutW[15]~reg0.CLK
clk => ALUOutW[16]~reg0.CLK
clk => ALUOutW[17]~reg0.CLK
clk => ALUOutW[18]~reg0.CLK
clk => ALUOutW[19]~reg0.CLK
clk => ALUOutW[20]~reg0.CLK
clk => ALUOutW[21]~reg0.CLK
clk => ALUOutW[22]~reg0.CLK
clk => ALUOutW[23]~reg0.CLK
clk => ALUOutW[24]~reg0.CLK
clk => ALUOutW[25]~reg0.CLK
clk => ALUOutW[26]~reg0.CLK
clk => ALUOutW[27]~reg0.CLK
clk => ALUOutW[28]~reg0.CLK
clk => ALUOutW[29]~reg0.CLK
clk => ALUOutW[30]~reg0.CLK
clk => ALUOutW[31]~reg0.CLK
clk => ReadDataW[0]~reg0.CLK
clk => ReadDataW[1]~reg0.CLK
clk => ReadDataW[2]~reg0.CLK
clk => ReadDataW[3]~reg0.CLK
clk => ReadDataW[4]~reg0.CLK
clk => ReadDataW[5]~reg0.CLK
clk => ReadDataW[6]~reg0.CLK
clk => ReadDataW[7]~reg0.CLK
clk => ReadDataW[8]~reg0.CLK
clk => ReadDataW[9]~reg0.CLK
clk => ReadDataW[10]~reg0.CLK
clk => ReadDataW[11]~reg0.CLK
clk => ReadDataW[12]~reg0.CLK
clk => ReadDataW[13]~reg0.CLK
clk => ReadDataW[14]~reg0.CLK
clk => ReadDataW[15]~reg0.CLK
clk => ReadDataW[16]~reg0.CLK
clk => ReadDataW[17]~reg0.CLK
clk => ReadDataW[18]~reg0.CLK
clk => ReadDataW[19]~reg0.CLK
clk => ReadDataW[20]~reg0.CLK
clk => ReadDataW[21]~reg0.CLK
clk => ReadDataW[22]~reg0.CLK
clk => ReadDataW[23]~reg0.CLK
clk => ReadDataW[24]~reg0.CLK
clk => ReadDataW[25]~reg0.CLK
clk => ReadDataW[26]~reg0.CLK
clk => ReadDataW[27]~reg0.CLK
clk => ReadDataW[28]~reg0.CLK
clk => ReadDataW[29]~reg0.CLK
clk => ReadDataW[30]~reg0.CLK
clk => ReadDataW[31]~reg0.CLK
clk => MemtoRegW~reg0.CLK
clk => RegWriteW~reg0.CLK
reset => RegWriteW.OUTPUTSELECT
reset => MemtoRegW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ReadDataW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => ALUOutW.OUTPUTSELECT
reset => WriteAddrW.OUTPUTSELECT
reset => WriteAddrW.OUTPUTSELECT
reset => WriteAddrW.OUTPUTSELECT
reset => WriteAddrW.OUTPUTSELECT
reset => StoreW.OUTPUTSELECT
reset => CmpW.OUTPUTSELECT
reset => PCSrcW.OUTPUTSELECT
reset => BranchW.OUTPUTSELECT
reset => LoadW.OUTPUTSELECT
RegWriteM => RegWriteW.DATAA
MemtoRegM => MemtoRegW.DATAA
readdata[0] => ReadDataW.DATAA
readdata[1] => ReadDataW.DATAA
readdata[2] => ReadDataW.DATAA
readdata[3] => ReadDataW.DATAA
readdata[4] => ReadDataW.DATAA
readdata[5] => ReadDataW.DATAA
readdata[6] => ReadDataW.DATAA
readdata[7] => ReadDataW.DATAA
readdata[8] => ReadDataW.DATAA
readdata[9] => ReadDataW.DATAA
readdata[10] => ReadDataW.DATAA
readdata[11] => ReadDataW.DATAA
readdata[12] => ReadDataW.DATAA
readdata[13] => ReadDataW.DATAA
readdata[14] => ReadDataW.DATAA
readdata[15] => ReadDataW.DATAA
readdata[16] => ReadDataW.DATAA
readdata[17] => ReadDataW.DATAA
readdata[18] => ReadDataW.DATAA
readdata[19] => ReadDataW.DATAA
readdata[20] => ReadDataW.DATAA
readdata[21] => ReadDataW.DATAA
readdata[22] => ReadDataW.DATAA
readdata[23] => ReadDataW.DATAA
readdata[24] => ReadDataW.DATAA
readdata[25] => ReadDataW.DATAA
readdata[26] => ReadDataW.DATAA
readdata[27] => ReadDataW.DATAA
readdata[28] => ReadDataW.DATAA
readdata[29] => ReadDataW.DATAA
readdata[30] => ReadDataW.DATAA
readdata[31] => ReadDataW.DATAA
ALUResultM[0] => ALUOutW.DATAA
ALUResultM[1] => ALUOutW.DATAA
ALUResultM[2] => ALUOutW.DATAA
ALUResultM[3] => ALUOutW.DATAA
ALUResultM[4] => ALUOutW.DATAA
ALUResultM[5] => ALUOutW.DATAA
ALUResultM[6] => ALUOutW.DATAA
ALUResultM[7] => ALUOutW.DATAA
ALUResultM[8] => ALUOutW.DATAA
ALUResultM[9] => ALUOutW.DATAA
ALUResultM[10] => ALUOutW.DATAA
ALUResultM[11] => ALUOutW.DATAA
ALUResultM[12] => ALUOutW.DATAA
ALUResultM[13] => ALUOutW.DATAA
ALUResultM[14] => ALUOutW.DATAA
ALUResultM[15] => ALUOutW.DATAA
ALUResultM[16] => ALUOutW.DATAA
ALUResultM[17] => ALUOutW.DATAA
ALUResultM[18] => ALUOutW.DATAA
ALUResultM[19] => ALUOutW.DATAA
ALUResultM[20] => ALUOutW.DATAA
ALUResultM[21] => ALUOutW.DATAA
ALUResultM[22] => ALUOutW.DATAA
ALUResultM[23] => ALUOutW.DATAA
ALUResultM[24] => ALUOutW.DATAA
ALUResultM[25] => ALUOutW.DATAA
ALUResultM[26] => ALUOutW.DATAA
ALUResultM[27] => ALUOutW.DATAA
ALUResultM[28] => ALUOutW.DATAA
ALUResultM[29] => ALUOutW.DATAA
ALUResultM[30] => ALUOutW.DATAA
ALUResultM[31] => ALUOutW.DATAA
WriteAddrM[0] => WriteAddrW.DATAA
WriteAddrM[1] => WriteAddrW.DATAA
WriteAddrM[2] => WriteAddrW.DATAA
WriteAddrM[3] => WriteAddrW.DATAA
StoreM => StoreW.DATAA
CmpM => CmpW.DATAA
PCSrcM => PCSrcW.DATAA
BranchM => BranchW.DATAA
LoadM => LoadW.DATAA
LoadW <= LoadW~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchW <= BranchW~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCSrcW <= PCSrcW~reg0.DB_MAX_OUTPUT_PORT_TYPE
CmpW <= CmpW~reg0.DB_MAX_OUTPUT_PORT_TYPE
StoreW <= StoreW~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteW <= RegWriteW~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoRegW <= MemtoRegW~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[0] <= ReadDataW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[1] <= ReadDataW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[2] <= ReadDataW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[3] <= ReadDataW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[4] <= ReadDataW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[5] <= ReadDataW[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[6] <= ReadDataW[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[7] <= ReadDataW[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[8] <= ReadDataW[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[9] <= ReadDataW[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[10] <= ReadDataW[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[11] <= ReadDataW[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[12] <= ReadDataW[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[13] <= ReadDataW[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[14] <= ReadDataW[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[15] <= ReadDataW[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[16] <= ReadDataW[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[17] <= ReadDataW[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[18] <= ReadDataW[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[19] <= ReadDataW[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[20] <= ReadDataW[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[21] <= ReadDataW[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[22] <= ReadDataW[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[23] <= ReadDataW[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[24] <= ReadDataW[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[25] <= ReadDataW[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[26] <= ReadDataW[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[27] <= ReadDataW[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[28] <= ReadDataW[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[29] <= ReadDataW[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[30] <= ReadDataW[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[31] <= ReadDataW[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[0] <= ALUOutW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[1] <= ALUOutW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[2] <= ALUOutW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[3] <= ALUOutW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[4] <= ALUOutW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[5] <= ALUOutW[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[6] <= ALUOutW[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[7] <= ALUOutW[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[8] <= ALUOutW[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[9] <= ALUOutW[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[10] <= ALUOutW[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[11] <= ALUOutW[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[12] <= ALUOutW[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[13] <= ALUOutW[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[14] <= ALUOutW[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[15] <= ALUOutW[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[16] <= ALUOutW[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[17] <= ALUOutW[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[18] <= ALUOutW[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[19] <= ALUOutW[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[20] <= ALUOutW[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[21] <= ALUOutW[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[22] <= ALUOutW[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[23] <= ALUOutW[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[24] <= ALUOutW[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[25] <= ALUOutW[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[26] <= ALUOutW[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[27] <= ALUOutW[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[28] <= ALUOutW[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[29] <= ALUOutW[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[30] <= ALUOutW[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[31] <= ALUOutW[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteAddrW[0] <= WriteAddrW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteAddrW[1] <= WriteAddrW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteAddrW[2] <= WriteAddrW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteAddrW[3] <= WriteAddrW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|WriteBack:_WriteBack
ReadDataW[0] => ResultW.DATAB
ReadDataW[1] => ResultW.DATAB
ReadDataW[2] => ResultW.DATAB
ReadDataW[3] => ResultW.DATAB
ReadDataW[4] => ResultW.DATAB
ReadDataW[5] => ResultW.DATAB
ReadDataW[6] => ResultW.DATAB
ReadDataW[7] => ResultW.DATAB
ReadDataW[8] => ResultW.DATAB
ReadDataW[9] => ResultW.DATAB
ReadDataW[10] => ResultW.DATAB
ReadDataW[11] => ResultW.DATAB
ReadDataW[12] => ResultW.DATAB
ReadDataW[13] => ResultW.DATAB
ReadDataW[14] => ResultW.DATAB
ReadDataW[15] => ResultW.DATAB
ReadDataW[16] => ResultW.DATAB
ReadDataW[17] => ResultW.DATAB
ReadDataW[18] => ResultW.DATAB
ReadDataW[19] => ResultW.DATAB
ReadDataW[20] => ResultW.DATAB
ReadDataW[21] => ResultW.DATAB
ReadDataW[22] => ResultW.DATAB
ReadDataW[23] => ResultW.DATAB
ReadDataW[24] => ResultW.DATAB
ReadDataW[25] => ResultW.DATAB
ReadDataW[26] => ResultW.DATAB
ReadDataW[27] => ResultW.DATAB
ReadDataW[28] => ResultW.DATAB
ReadDataW[29] => ResultW.DATAB
ReadDataW[30] => ResultW.DATAB
ReadDataW[31] => ResultW.DATAB
ALUOutW[0] => ResultW.DATAA
ALUOutW[1] => ResultW.DATAA
ALUOutW[2] => ResultW.DATAA
ALUOutW[3] => ResultW.DATAA
ALUOutW[4] => ResultW.DATAA
ALUOutW[5] => ResultW.DATAA
ALUOutW[6] => ResultW.DATAA
ALUOutW[7] => ResultW.DATAA
ALUOutW[8] => ResultW.DATAA
ALUOutW[9] => ResultW.DATAA
ALUOutW[10] => ResultW.DATAA
ALUOutW[11] => ResultW.DATAA
ALUOutW[12] => ResultW.DATAA
ALUOutW[13] => ResultW.DATAA
ALUOutW[14] => ResultW.DATAA
ALUOutW[15] => ResultW.DATAA
ALUOutW[16] => ResultW.DATAA
ALUOutW[17] => ResultW.DATAA
ALUOutW[18] => ResultW.DATAA
ALUOutW[19] => ResultW.DATAA
ALUOutW[20] => ResultW.DATAA
ALUOutW[21] => ResultW.DATAA
ALUOutW[22] => ResultW.DATAA
ALUOutW[23] => ResultW.DATAA
ALUOutW[24] => ResultW.DATAA
ALUOutW[25] => ResultW.DATAA
ALUOutW[26] => ResultW.DATAA
ALUOutW[27] => ResultW.DATAA
ALUOutW[28] => ResultW.DATAA
ALUOutW[29] => ResultW.DATAA
ALUOutW[30] => ResultW.DATAA
ALUOutW[31] => ResultW.DATAA
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
MemtoRegW => ResultW.OUTPUTSELECT
ResultW[0] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[1] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[2] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[3] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[4] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[5] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[6] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[7] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[8] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[9] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[10] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[11] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[12] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[13] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[14] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[15] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[16] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[17] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[18] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[19] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[20] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[21] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[22] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[23] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[24] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[25] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[26] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[27] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[28] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[29] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[30] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE
ResultW[31] <= ResultW.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|ram2port_inst_data:Inst_Data_Mem
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
byteena_b[0] => byteena_b[0].IN1
byteena_b[1] => byteena_b[1].IN1
byteena_b[2] => byteena_b[2].IN1
byteena_b[3] => byteena_b[3].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
enable_a => enable_a.IN1
enable_b => enable_b.IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component
wren_a => altsyncram_i9b2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_i9b2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i9b2:auto_generated.data_a[0]
data_a[1] => altsyncram_i9b2:auto_generated.data_a[1]
data_a[2] => altsyncram_i9b2:auto_generated.data_a[2]
data_a[3] => altsyncram_i9b2:auto_generated.data_a[3]
data_a[4] => altsyncram_i9b2:auto_generated.data_a[4]
data_a[5] => altsyncram_i9b2:auto_generated.data_a[5]
data_a[6] => altsyncram_i9b2:auto_generated.data_a[6]
data_a[7] => altsyncram_i9b2:auto_generated.data_a[7]
data_a[8] => altsyncram_i9b2:auto_generated.data_a[8]
data_a[9] => altsyncram_i9b2:auto_generated.data_a[9]
data_a[10] => altsyncram_i9b2:auto_generated.data_a[10]
data_a[11] => altsyncram_i9b2:auto_generated.data_a[11]
data_a[12] => altsyncram_i9b2:auto_generated.data_a[12]
data_a[13] => altsyncram_i9b2:auto_generated.data_a[13]
data_a[14] => altsyncram_i9b2:auto_generated.data_a[14]
data_a[15] => altsyncram_i9b2:auto_generated.data_a[15]
data_a[16] => altsyncram_i9b2:auto_generated.data_a[16]
data_a[17] => altsyncram_i9b2:auto_generated.data_a[17]
data_a[18] => altsyncram_i9b2:auto_generated.data_a[18]
data_a[19] => altsyncram_i9b2:auto_generated.data_a[19]
data_a[20] => altsyncram_i9b2:auto_generated.data_a[20]
data_a[21] => altsyncram_i9b2:auto_generated.data_a[21]
data_a[22] => altsyncram_i9b2:auto_generated.data_a[22]
data_a[23] => altsyncram_i9b2:auto_generated.data_a[23]
data_a[24] => altsyncram_i9b2:auto_generated.data_a[24]
data_a[25] => altsyncram_i9b2:auto_generated.data_a[25]
data_a[26] => altsyncram_i9b2:auto_generated.data_a[26]
data_a[27] => altsyncram_i9b2:auto_generated.data_a[27]
data_a[28] => altsyncram_i9b2:auto_generated.data_a[28]
data_a[29] => altsyncram_i9b2:auto_generated.data_a[29]
data_a[30] => altsyncram_i9b2:auto_generated.data_a[30]
data_a[31] => altsyncram_i9b2:auto_generated.data_a[31]
data_b[0] => altsyncram_i9b2:auto_generated.data_b[0]
data_b[1] => altsyncram_i9b2:auto_generated.data_b[1]
data_b[2] => altsyncram_i9b2:auto_generated.data_b[2]
data_b[3] => altsyncram_i9b2:auto_generated.data_b[3]
data_b[4] => altsyncram_i9b2:auto_generated.data_b[4]
data_b[5] => altsyncram_i9b2:auto_generated.data_b[5]
data_b[6] => altsyncram_i9b2:auto_generated.data_b[6]
data_b[7] => altsyncram_i9b2:auto_generated.data_b[7]
data_b[8] => altsyncram_i9b2:auto_generated.data_b[8]
data_b[9] => altsyncram_i9b2:auto_generated.data_b[9]
data_b[10] => altsyncram_i9b2:auto_generated.data_b[10]
data_b[11] => altsyncram_i9b2:auto_generated.data_b[11]
data_b[12] => altsyncram_i9b2:auto_generated.data_b[12]
data_b[13] => altsyncram_i9b2:auto_generated.data_b[13]
data_b[14] => altsyncram_i9b2:auto_generated.data_b[14]
data_b[15] => altsyncram_i9b2:auto_generated.data_b[15]
data_b[16] => altsyncram_i9b2:auto_generated.data_b[16]
data_b[17] => altsyncram_i9b2:auto_generated.data_b[17]
data_b[18] => altsyncram_i9b2:auto_generated.data_b[18]
data_b[19] => altsyncram_i9b2:auto_generated.data_b[19]
data_b[20] => altsyncram_i9b2:auto_generated.data_b[20]
data_b[21] => altsyncram_i9b2:auto_generated.data_b[21]
data_b[22] => altsyncram_i9b2:auto_generated.data_b[22]
data_b[23] => altsyncram_i9b2:auto_generated.data_b[23]
data_b[24] => altsyncram_i9b2:auto_generated.data_b[24]
data_b[25] => altsyncram_i9b2:auto_generated.data_b[25]
data_b[26] => altsyncram_i9b2:auto_generated.data_b[26]
data_b[27] => altsyncram_i9b2:auto_generated.data_b[27]
data_b[28] => altsyncram_i9b2:auto_generated.data_b[28]
data_b[29] => altsyncram_i9b2:auto_generated.data_b[29]
data_b[30] => altsyncram_i9b2:auto_generated.data_b[30]
data_b[31] => altsyncram_i9b2:auto_generated.data_b[31]
address_a[0] => altsyncram_i9b2:auto_generated.address_a[0]
address_a[1] => altsyncram_i9b2:auto_generated.address_a[1]
address_a[2] => altsyncram_i9b2:auto_generated.address_a[2]
address_a[3] => altsyncram_i9b2:auto_generated.address_a[3]
address_a[4] => altsyncram_i9b2:auto_generated.address_a[4]
address_a[5] => altsyncram_i9b2:auto_generated.address_a[5]
address_a[6] => altsyncram_i9b2:auto_generated.address_a[6]
address_a[7] => altsyncram_i9b2:auto_generated.address_a[7]
address_a[8] => altsyncram_i9b2:auto_generated.address_a[8]
address_a[9] => altsyncram_i9b2:auto_generated.address_a[9]
address_a[10] => altsyncram_i9b2:auto_generated.address_a[10]
address_b[0] => altsyncram_i9b2:auto_generated.address_b[0]
address_b[1] => altsyncram_i9b2:auto_generated.address_b[1]
address_b[2] => altsyncram_i9b2:auto_generated.address_b[2]
address_b[3] => altsyncram_i9b2:auto_generated.address_b[3]
address_b[4] => altsyncram_i9b2:auto_generated.address_b[4]
address_b[5] => altsyncram_i9b2:auto_generated.address_b[5]
address_b[6] => altsyncram_i9b2:auto_generated.address_b[6]
address_b[7] => altsyncram_i9b2:auto_generated.address_b[7]
address_b[8] => altsyncram_i9b2:auto_generated.address_b[8]
address_b[9] => altsyncram_i9b2:auto_generated.address_b[9]
address_b[10] => altsyncram_i9b2:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i9b2:auto_generated.clock0
clock1 => altsyncram_i9b2:auto_generated.clock1
clocken0 => altsyncram_i9b2:auto_generated.clocken0
clocken1 => altsyncram_i9b2:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => altsyncram_i9b2:auto_generated.byteena_b[0]
byteena_b[1] => altsyncram_i9b2:auto_generated.byteena_b[1]
byteena_b[2] => altsyncram_i9b2:auto_generated.byteena_b[2]
byteena_b[3] => altsyncram_i9b2:auto_generated.byteena_b[3]
q_a[0] <= altsyncram_i9b2:auto_generated.q_a[0]
q_a[1] <= altsyncram_i9b2:auto_generated.q_a[1]
q_a[2] <= altsyncram_i9b2:auto_generated.q_a[2]
q_a[3] <= altsyncram_i9b2:auto_generated.q_a[3]
q_a[4] <= altsyncram_i9b2:auto_generated.q_a[4]
q_a[5] <= altsyncram_i9b2:auto_generated.q_a[5]
q_a[6] <= altsyncram_i9b2:auto_generated.q_a[6]
q_a[7] <= altsyncram_i9b2:auto_generated.q_a[7]
q_a[8] <= altsyncram_i9b2:auto_generated.q_a[8]
q_a[9] <= altsyncram_i9b2:auto_generated.q_a[9]
q_a[10] <= altsyncram_i9b2:auto_generated.q_a[10]
q_a[11] <= altsyncram_i9b2:auto_generated.q_a[11]
q_a[12] <= altsyncram_i9b2:auto_generated.q_a[12]
q_a[13] <= altsyncram_i9b2:auto_generated.q_a[13]
q_a[14] <= altsyncram_i9b2:auto_generated.q_a[14]
q_a[15] <= altsyncram_i9b2:auto_generated.q_a[15]
q_a[16] <= altsyncram_i9b2:auto_generated.q_a[16]
q_a[17] <= altsyncram_i9b2:auto_generated.q_a[17]
q_a[18] <= altsyncram_i9b2:auto_generated.q_a[18]
q_a[19] <= altsyncram_i9b2:auto_generated.q_a[19]
q_a[20] <= altsyncram_i9b2:auto_generated.q_a[20]
q_a[21] <= altsyncram_i9b2:auto_generated.q_a[21]
q_a[22] <= altsyncram_i9b2:auto_generated.q_a[22]
q_a[23] <= altsyncram_i9b2:auto_generated.q_a[23]
q_a[24] <= altsyncram_i9b2:auto_generated.q_a[24]
q_a[25] <= altsyncram_i9b2:auto_generated.q_a[25]
q_a[26] <= altsyncram_i9b2:auto_generated.q_a[26]
q_a[27] <= altsyncram_i9b2:auto_generated.q_a[27]
q_a[28] <= altsyncram_i9b2:auto_generated.q_a[28]
q_a[29] <= altsyncram_i9b2:auto_generated.q_a[29]
q_a[30] <= altsyncram_i9b2:auto_generated.q_a[30]
q_a[31] <= altsyncram_i9b2:auto_generated.q_a[31]
q_b[0] <= altsyncram_i9b2:auto_generated.q_b[0]
q_b[1] <= altsyncram_i9b2:auto_generated.q_b[1]
q_b[2] <= altsyncram_i9b2:auto_generated.q_b[2]
q_b[3] <= altsyncram_i9b2:auto_generated.q_b[3]
q_b[4] <= altsyncram_i9b2:auto_generated.q_b[4]
q_b[5] <= altsyncram_i9b2:auto_generated.q_b[5]
q_b[6] <= altsyncram_i9b2:auto_generated.q_b[6]
q_b[7] <= altsyncram_i9b2:auto_generated.q_b[7]
q_b[8] <= altsyncram_i9b2:auto_generated.q_b[8]
q_b[9] <= altsyncram_i9b2:auto_generated.q_b[9]
q_b[10] <= altsyncram_i9b2:auto_generated.q_b[10]
q_b[11] <= altsyncram_i9b2:auto_generated.q_b[11]
q_b[12] <= altsyncram_i9b2:auto_generated.q_b[12]
q_b[13] <= altsyncram_i9b2:auto_generated.q_b[13]
q_b[14] <= altsyncram_i9b2:auto_generated.q_b[14]
q_b[15] <= altsyncram_i9b2:auto_generated.q_b[15]
q_b[16] <= altsyncram_i9b2:auto_generated.q_b[16]
q_b[17] <= altsyncram_i9b2:auto_generated.q_b[17]
q_b[18] <= altsyncram_i9b2:auto_generated.q_b[18]
q_b[19] <= altsyncram_i9b2:auto_generated.q_b[19]
q_b[20] <= altsyncram_i9b2:auto_generated.q_b[20]
q_b[21] <= altsyncram_i9b2:auto_generated.q_b[21]
q_b[22] <= altsyncram_i9b2:auto_generated.q_b[22]
q_b[23] <= altsyncram_i9b2:auto_generated.q_b[23]
q_b[24] <= altsyncram_i9b2:auto_generated.q_b[24]
q_b[25] <= altsyncram_i9b2:auto_generated.q_b[25]
q_b[26] <= altsyncram_i9b2:auto_generated.q_b[26]
q_b[27] <= altsyncram_i9b2:auto_generated.q_b[27]
q_b[28] <= altsyncram_i9b2:auto_generated.q_b[28]
q_b[29] <= altsyncram_i9b2:auto_generated.q_b[29]
q_b[30] <= altsyncram_i9b2:auto_generated.q_b[30]
q_b[31] <= altsyncram_i9b2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
byteena_b[0] => ram_block1a0.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a1.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a2.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a3.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a4.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a5.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a6.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a7.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a8.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a9.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a10.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a11.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a12.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a13.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a14.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a15.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a16.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a17.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a18.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a19.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a20.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a21.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a22.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a23.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a24.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a25.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a26.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a27.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a28.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a29.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a30.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a31.PORTBBYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|ARM_System|Addr_Decoder:Decoder
Addr[0] => ~NO_FANOUT~
Addr[1] => ~NO_FANOUT~
Addr[2] => ~NO_FANOUT~
Addr[3] => ~NO_FANOUT~
Addr[4] => ~NO_FANOUT~
Addr[5] => ~NO_FANOUT~
Addr[6] => ~NO_FANOUT~
Addr[7] => ~NO_FANOUT~
Addr[8] => ~NO_FANOUT~
Addr[9] => ~NO_FANOUT~
Addr[10] => ~NO_FANOUT~
Addr[11] => ~NO_FANOUT~
Addr[12] => Equal1.IN19
Addr[12] => Equal2.IN16
Addr[12] => Equal3.IN19
Addr[13] => Equal0.IN18
Addr[13] => Equal1.IN18
Addr[13] => Equal2.IN19
Addr[13] => Equal3.IN16
Addr[14] => Equal0.IN17
Addr[14] => Equal1.IN17
Addr[14] => Equal2.IN18
Addr[14] => Equal3.IN18
Addr[15] => Equal0.IN16
Addr[15] => Equal1.IN16
Addr[15] => Equal2.IN17
Addr[15] => Equal3.IN17
Addr[16] => Equal0.IN15
Addr[16] => Equal1.IN15
Addr[16] => Equal2.IN15
Addr[16] => Equal3.IN15
Addr[17] => Equal0.IN14
Addr[17] => Equal1.IN14
Addr[17] => Equal2.IN14
Addr[17] => Equal3.IN14
Addr[18] => Equal0.IN13
Addr[18] => Equal1.IN13
Addr[18] => Equal2.IN13
Addr[18] => Equal3.IN13
Addr[19] => Equal0.IN12
Addr[19] => Equal1.IN12
Addr[19] => Equal2.IN12
Addr[19] => Equal3.IN12
Addr[20] => Equal0.IN11
Addr[20] => Equal1.IN11
Addr[20] => Equal2.IN11
Addr[20] => Equal3.IN11
Addr[21] => Equal0.IN10
Addr[21] => Equal1.IN10
Addr[21] => Equal2.IN10
Addr[21] => Equal3.IN10
Addr[22] => Equal0.IN9
Addr[22] => Equal1.IN9
Addr[22] => Equal2.IN9
Addr[22] => Equal3.IN9
Addr[23] => Equal0.IN8
Addr[23] => Equal1.IN8
Addr[23] => Equal2.IN8
Addr[23] => Equal3.IN8
Addr[24] => Equal0.IN7
Addr[24] => Equal1.IN7
Addr[24] => Equal2.IN7
Addr[24] => Equal3.IN7
Addr[25] => Equal0.IN6
Addr[25] => Equal1.IN6
Addr[25] => Equal2.IN6
Addr[25] => Equal3.IN6
Addr[26] => Equal0.IN5
Addr[26] => Equal1.IN5
Addr[26] => Equal2.IN5
Addr[26] => Equal3.IN5
Addr[27] => Equal0.IN4
Addr[27] => Equal1.IN4
Addr[27] => Equal2.IN4
Addr[27] => Equal3.IN4
Addr[28] => Equal0.IN3
Addr[28] => Equal1.IN3
Addr[28] => Equal2.IN3
Addr[28] => Equal3.IN3
Addr[29] => Equal0.IN2
Addr[29] => Equal1.IN2
Addr[29] => Equal2.IN2
Addr[29] => Equal3.IN2
Addr[30] => Equal0.IN1
Addr[30] => Equal1.IN1
Addr[30] => Equal2.IN1
Addr[30] => Equal3.IN1
Addr[31] => Equal0.IN0
Addr[31] => Equal1.IN0
Addr[31] => Equal2.IN0
Addr[31] => Equal3.IN0
CS_MEM_N <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
CS_TC_N <= CS_TC_N.DB_MAX_OUTPUT_PORT_TYPE
CS_UART_N <= CS_UART_N.DB_MAX_OUTPUT_PORT_TYPE
CS_GPIO_N <= CS_GPIO_N.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|TimerCounter:Timer
clk => CounterR[0].CLK
clk => CounterR[1].CLK
clk => CounterR[2].CLK
clk => CounterR[3].CLK
clk => CounterR[4].CLK
clk => CounterR[5].CLK
clk => CounterR[6].CLK
clk => CounterR[7].CLK
clk => CounterR[8].CLK
clk => CounterR[9].CLK
clk => CounterR[10].CLK
clk => CounterR[11].CLK
clk => CounterR[12].CLK
clk => CounterR[13].CLK
clk => CounterR[14].CLK
clk => CounterR[15].CLK
clk => CounterR[16].CLK
clk => CounterR[17].CLK
clk => CounterR[18].CLK
clk => CounterR[19].CLK
clk => CounterR[20].CLK
clk => CounterR[21].CLK
clk => CounterR[22].CLK
clk => CounterR[23].CLK
clk => CounterR[24].CLK
clk => CounterR[25].CLK
clk => CounterR[26].CLK
clk => CounterR[27].CLK
clk => CounterR[28].CLK
clk => CounterR[29].CLK
clk => CounterR[30].CLK
clk => CounterR[31].CLK
clk => StatusR[0].CLK
clk => StatusR[1].CLK
clk => StatusR[2].CLK
clk => StatusR[3].CLK
clk => StatusR[4].CLK
clk => StatusR[5].CLK
clk => StatusR[6].CLK
clk => StatusR[7].CLK
clk => StatusR[8].CLK
clk => StatusR[9].CLK
clk => StatusR[10].CLK
clk => StatusR[11].CLK
clk => StatusR[12].CLK
clk => StatusR[13].CLK
clk => StatusR[14].CLK
clk => StatusR[15].CLK
clk => StatusR[16].CLK
clk => StatusR[17].CLK
clk => StatusR[18].CLK
clk => StatusR[19].CLK
clk => StatusR[20].CLK
clk => StatusR[21].CLK
clk => StatusR[22].CLK
clk => StatusR[23].CLK
clk => StatusR[24].CLK
clk => StatusR[25].CLK
clk => StatusR[26].CLK
clk => StatusR[27].CLK
clk => StatusR[28].CLK
clk => StatusR[29].CLK
clk => StatusR[30].CLK
clk => StatusR[31].CLK
clk => CompareR[0].CLK
clk => CompareR[1].CLK
clk => CompareR[2].CLK
clk => CompareR[3].CLK
clk => CompareR[4].CLK
clk => CompareR[5].CLK
clk => CompareR[6].CLK
clk => CompareR[7].CLK
clk => CompareR[8].CLK
clk => CompareR[9].CLK
clk => CompareR[10].CLK
clk => CompareR[11].CLK
clk => CompareR[12].CLK
clk => CompareR[13].CLK
clk => CompareR[14].CLK
clk => CompareR[15].CLK
clk => CompareR[16].CLK
clk => CompareR[17].CLK
clk => CompareR[18].CLK
clk => CompareR[19].CLK
clk => CompareR[20].CLK
clk => CompareR[21].CLK
clk => CompareR[22].CLK
clk => CompareR[23].CLK
clk => CompareR[24].CLK
clk => CompareR[25].CLK
clk => CompareR[26].CLK
clk => CompareR[27].CLK
clk => CompareR[28].CLK
clk => CompareR[29].CLK
clk => CompareR[30].CLK
clk => CompareR[31].CLK
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => always2.IN1
reset => StatusR.OUTPUTSELECT
reset => StatusR[1].ENA
reset => StatusR[2].ENA
reset => StatusR[3].ENA
reset => StatusR[4].ENA
reset => StatusR[5].ENA
reset => StatusR[6].ENA
reset => StatusR[7].ENA
reset => StatusR[8].ENA
reset => StatusR[9].ENA
reset => StatusR[10].ENA
reset => StatusR[11].ENA
reset => StatusR[12].ENA
reset => StatusR[13].ENA
reset => StatusR[14].ENA
reset => StatusR[15].ENA
reset => StatusR[16].ENA
reset => StatusR[17].ENA
reset => StatusR[18].ENA
reset => StatusR[19].ENA
reset => StatusR[20].ENA
reset => StatusR[21].ENA
reset => StatusR[22].ENA
reset => StatusR[23].ENA
reset => StatusR[24].ENA
reset => StatusR[25].ENA
reset => StatusR[26].ENA
reset => StatusR[27].ENA
reset => StatusR[28].ENA
reset => StatusR[29].ENA
reset => StatusR[30].ENA
reset => StatusR[31].ENA
CS_N => always3.IN0
CS_N => always0.IN0
RD_N => always3.IN1
WR_N => always0.IN1
Addr[0] => Equal1.IN11
Addr[0] => Equal2.IN11
Addr[0] => Equal3.IN11
Addr[1] => Equal1.IN10
Addr[1] => Equal2.IN10
Addr[1] => Equal3.IN10
Addr[2] => Equal1.IN9
Addr[2] => Equal2.IN9
Addr[2] => Equal3.IN9
Addr[3] => Equal1.IN8
Addr[3] => Equal2.IN8
Addr[3] => Equal3.IN8
Addr[4] => Equal1.IN7
Addr[4] => Equal2.IN7
Addr[4] => Equal3.IN7
Addr[5] => Equal1.IN6
Addr[5] => Equal2.IN6
Addr[5] => Equal3.IN6
Addr[6] => Equal1.IN5
Addr[6] => Equal2.IN5
Addr[6] => Equal3.IN5
Addr[7] => Equal1.IN4
Addr[7] => Equal2.IN4
Addr[7] => Equal3.IN4
Addr[8] => Equal1.IN3
Addr[8] => Equal2.IN0
Addr[8] => Equal3.IN3
Addr[9] => Equal1.IN2
Addr[9] => Equal2.IN3
Addr[9] => Equal3.IN0
Addr[10] => Equal1.IN1
Addr[10] => Equal2.IN2
Addr[10] => Equal3.IN2
Addr[11] => Equal1.IN0
Addr[11] => Equal2.IN1
Addr[11] => Equal3.IN1
DataIn[0] => CompareR.DATAB
DataIn[1] => CompareR.DATAB
DataIn[2] => CompareR.DATAB
DataIn[3] => CompareR.DATAB
DataIn[4] => CompareR.DATAB
DataIn[5] => CompareR.DATAB
DataIn[6] => CompareR.DATAB
DataIn[7] => CompareR.DATAB
DataIn[8] => CompareR.DATAB
DataIn[9] => CompareR.DATAB
DataIn[10] => CompareR.DATAB
DataIn[11] => CompareR.DATAB
DataIn[12] => CompareR.DATAB
DataIn[13] => CompareR.DATAB
DataIn[14] => CompareR.DATAB
DataIn[15] => CompareR.DATAB
DataIn[16] => CompareR.DATAB
DataIn[17] => CompareR.DATAB
DataIn[18] => CompareR.DATAB
DataIn[19] => CompareR.DATAB
DataIn[20] => CompareR.DATAB
DataIn[21] => CompareR.DATAB
DataIn[22] => CompareR.DATAB
DataIn[23] => CompareR.DATAB
DataIn[24] => CompareR.DATAB
DataIn[25] => CompareR.DATAB
DataIn[26] => CompareR.DATAB
DataIn[27] => CompareR.DATAB
DataIn[28] => CompareR.DATAB
DataIn[29] => CompareR.DATAB
DataIn[30] => CompareR.DATAB
DataIn[31] => CompareR.DATAB
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
Intr <= StatusR[0].DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|miniUART:UART
SysClk => SysClk.IN3
Reset => Reset.IN3
CS_N => always1.IN0
CS_N => always1.IN0
RD_N => always1.IN1
WR_N => always1.IN1
RxD => RxD.IN1
TxD <= TxUnit:TxDev.TxD
IntRx_N <= IntRx_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
IntTx_N <= IntTx_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
Addr[0] => Equal0.IN1
Addr[0] => Equal1.IN1
Addr[0] => Equal2.IN0
Addr[1] => Equal0.IN0
Addr[1] => Equal1.IN0
Addr[1] => Equal2.IN1
DataIn[0] => TxData.DATAB
DataIn[1] => TxData.DATAB
DataIn[2] => TxData.DATAB
DataIn[3] => TxData.DATAB
DataIn[4] => TxData.DATAB
DataIn[5] => TxData.DATAB
DataIn[6] => TxData.DATAB
DataIn[7] => TxData.DATAB
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|miniUART:UART|ClkUnit:ClkDiv
SysClk => tmpEnTX.CLK
SysClk => Cnt16[0].CLK
SysClk => Cnt16[1].CLK
SysClk => Cnt16[2].CLK
SysClk => Cnt16[3].CLK
SysClk => Cnt16[4].CLK
SysClk => tmpEnRX.CLK
SysClk => Cnt10[0].CLK
SysClk => Cnt10[1].CLK
SysClk => Cnt10[2].CLK
SysClk => Cnt10[3].CLK
SysClk => ClkDiv33.CLK
SysClk => Cnt33[0].CLK
SysClk => Cnt33[1].CLK
SysClk => Cnt33[2].CLK
SysClk => Cnt33[3].CLK
SysClk => Cnt33[4].CLK
SysClk => Cnt33[5].CLK
EnableRx <= tmpEnRX.DB_MAX_OUTPUT_PORT_TYPE
EnableTx <= tmpEnTX.DB_MAX_OUTPUT_PORT_TYPE
Reset => Cnt10.OUTPUTSELECT
Reset => Cnt10.OUTPUTSELECT
Reset => Cnt10.OUTPUTSELECT
Reset => Cnt10.OUTPUTSELECT
Reset => Cnt16.OUTPUTSELECT
Reset => Cnt16.OUTPUTSELECT
Reset => Cnt16.OUTPUTSELECT
Reset => Cnt16.OUTPUTSELECT
Reset => Cnt16.OUTPUTSELECT
Reset => Cnt33.OUTPUTSELECT
Reset => Cnt33.OUTPUTSELECT
Reset => Cnt33.OUTPUTSELECT
Reset => Cnt33.OUTPUTSELECT
Reset => Cnt33.OUTPUTSELECT
Reset => Cnt33.OUTPUTSELECT
Reset => ClkDiv33.OUTPUTSELECT


|ARM_System|miniUART:UART|TxUnit:TxDev
Clk => TReg[0].CLK
Clk => TReg[1].CLK
Clk => TReg[2].CLK
Clk => TReg[3].CLK
Clk => TReg[4].CLK
Clk => TReg[5].CLK
Clk => TReg[6].CLK
Clk => TReg[7].CLK
Clk => TBuff[0].CLK
Clk => TBuff[1].CLK
Clk => TBuff[2].CLK
Clk => TBuff[3].CLK
Clk => TBuff[4].CLK
Clk => TBuff[5].CLK
Clk => TBuff[6].CLK
Clk => TBuff[7].CLK
Clk => BitCnt[0].CLK
Clk => BitCnt[1].CLK
Clk => BitCnt[2].CLK
Clk => BitCnt[3].CLK
Clk => TxD~reg0.CLK
Clk => tmpTBufE.CLK
Clk => tmpTRegE.CLK
Reset => tmpTRegE.OUTPUTSELECT
Reset => tmpTBufE.OUTPUTSELECT
Reset => TxD.OUTPUTSELECT
Reset => BitCnt.OUTPUTSELECT
Reset => BitCnt.OUTPUTSELECT
Reset => BitCnt.OUTPUTSELECT
Reset => BitCnt.OUTPUTSELECT
Reset => TReg[0].ENA
Reset => TReg[1].ENA
Reset => TReg[2].ENA
Reset => TReg[3].ENA
Reset => TReg[4].ENA
Reset => TReg[5].ENA
Reset => TReg[6].ENA
Reset => TReg[7].ENA
Reset => TBuff[0].ENA
Reset => TBuff[1].ENA
Reset => TBuff[2].ENA
Reset => TBuff[3].ENA
Reset => TBuff[4].ENA
Reset => TBuff[5].ENA
Reset => TBuff[6].ENA
Reset => TBuff[7].ENA
Enable => TReg.OUTPUTSELECT
Enable => TReg.OUTPUTSELECT
Enable => TReg.OUTPUTSELECT
Enable => TReg.OUTPUTSELECT
Enable => TReg.OUTPUTSELECT
Enable => TReg.OUTPUTSELECT
Enable => TReg.OUTPUTSELECT
Enable => TReg.OUTPUTSELECT
Enable => tmpTRegE.OUTPUTSELECT
Enable => tmpTBufE.OUTPUTSELECT
Enable => TxD.OUTPUTSELECT
Enable => BitCnt.OUTPUTSELECT
Enable => BitCnt.OUTPUTSELECT
Enable => BitCnt.OUTPUTSELECT
Enable => BitCnt.OUTPUTSELECT
Load => TBuff.OUTPUTSELECT
Load => TBuff.OUTPUTSELECT
Load => TBuff.OUTPUTSELECT
Load => TBuff.OUTPUTSELECT
Load => TBuff.OUTPUTSELECT
Load => TBuff.OUTPUTSELECT
Load => TBuff.OUTPUTSELECT
Load => TBuff.OUTPUTSELECT
Load => tmpTBufE.OUTPUTSELECT
Load => TReg.OUTPUTSELECT
Load => TReg.OUTPUTSELECT
Load => TReg.OUTPUTSELECT
Load => TReg.OUTPUTSELECT
Load => TReg.OUTPUTSELECT
Load => TReg.OUTPUTSELECT
Load => TReg.OUTPUTSELECT
Load => TReg.OUTPUTSELECT
Load => tmpTRegE.OUTPUTSELECT
Load => TxD.OUTPUTSELECT
Load => BitCnt.OUTPUTSELECT
Load => BitCnt.OUTPUTSELECT
Load => BitCnt.OUTPUTSELECT
Load => BitCnt.OUTPUTSELECT
TxD <= TxD~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRegE <= tmpTRegE.DB_MAX_OUTPUT_PORT_TYPE
TBufE <= tmpTBufE.DB_MAX_OUTPUT_PORT_TYPE
DataO[0] => TBuff.DATAB
DataO[1] => TBuff.DATAB
DataO[2] => TBuff.DATAB
DataO[3] => TBuff.DATAB
DataO[4] => TBuff.DATAB
DataO[5] => TBuff.DATAB
DataO[6] => TBuff.DATAB
DataO[7] => TBuff.DATAB


|ARM_System|miniUART:UART|RxUnit:RxDev
Clk => tmpRxD.CLK
Clk => DOut[0].CLK
Clk => DOut[1].CLK
Clk => DOut[2].CLK
Clk => DOut[3].CLK
Clk => DOut[4].CLK
Clk => DOut[5].CLK
Clk => DOut[6].CLK
Clk => DOut[7].CLK
Clk => ShtReg[0].CLK
Clk => ShtReg[1].CLK
Clk => ShtReg[2].CLK
Clk => ShtReg[3].CLK
Clk => ShtReg[4].CLK
Clk => ShtReg[5].CLK
Clk => ShtReg[6].CLK
Clk => ShtReg[7].CLK
Clk => outErr.CLK
Clk => frameErr.CLK
Clk => tmpDRdy.CLK
Clk => Start.CLK
Clk => SampleCnt[0].CLK
Clk => SampleCnt[1].CLK
Clk => SampleCnt[2].CLK
Clk => SampleCnt[3].CLK
Clk => BitCnt[0].CLK
Clk => BitCnt[1].CLK
Clk => BitCnt[2].CLK
Clk => BitCnt[3].CLK
Reset => BitCnt.OUTPUTSELECT
Reset => BitCnt.OUTPUTSELECT
Reset => BitCnt.OUTPUTSELECT
Reset => BitCnt.OUTPUTSELECT
Reset => SampleCnt.OUTPUTSELECT
Reset => SampleCnt.OUTPUTSELECT
Reset => SampleCnt.OUTPUTSELECT
Reset => SampleCnt.OUTPUTSELECT
Reset => Start.OUTPUTSELECT
Reset => tmpDRdy.OUTPUTSELECT
Reset => frameErr.OUTPUTSELECT
Reset => outErr.OUTPUTSELECT
Reset => ShtReg.OUTPUTSELECT
Reset => ShtReg.OUTPUTSELECT
Reset => ShtReg.OUTPUTSELECT
Reset => ShtReg.OUTPUTSELECT
Reset => ShtReg.OUTPUTSELECT
Reset => ShtReg.OUTPUTSELECT
Reset => ShtReg.OUTPUTSELECT
Reset => ShtReg.OUTPUTSELECT
Reset => DOut.OUTPUTSELECT
Reset => DOut.OUTPUTSELECT
Reset => DOut.OUTPUTSELECT
Reset => DOut.OUTPUTSELECT
Reset => DOut.OUTPUTSELECT
Reset => DOut.OUTPUTSELECT
Reset => DOut.OUTPUTSELECT
Reset => DOut.OUTPUTSELECT
Reset => tmpRxD.ENA
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => Start.OUTPUTSELECT
Enable => tmpRxD.OUTPUTSELECT
Enable => frameErr.OUTPUTSELECT
Enable => outErr.OUTPUTSELECT
Enable => tmpDRdy.OUTPUTSELECT
Enable => DOut.OUTPUTSELECT
Enable => DOut.OUTPUTSELECT
Enable => DOut.OUTPUTSELECT
Enable => DOut.OUTPUTSELECT
Enable => DOut.OUTPUTSELECT
Enable => DOut.OUTPUTSELECT
Enable => DOut.OUTPUTSELECT
Enable => DOut.OUTPUTSELECT
Enable => BitCnt.OUTPUTSELECT
Enable => BitCnt.OUTPUTSELECT
Enable => BitCnt.OUTPUTSELECT
Enable => BitCnt.OUTPUTSELECT
Enable => ShtReg.OUTPUTSELECT
Enable => ShtReg.OUTPUTSELECT
Enable => ShtReg.OUTPUTSELECT
Enable => ShtReg.OUTPUTSELECT
Enable => ShtReg.OUTPUTSELECT
Enable => ShtReg.OUTPUTSELECT
Enable => ShtReg.OUTPUTSELECT
Enable => ShtReg.OUTPUTSELECT
RxD => tmpRxD.DATAB
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => Start.OUTPUTSELECT
RD => tmpDRdy.OUTPUTSELECT
FErr <= frameErr.DB_MAX_OUTPUT_PORT_TYPE
OErr <= outErr.DB_MAX_OUTPUT_PORT_TYPE
DRdy <= tmpDRdy.DB_MAX_OUTPUT_PORT_TYPE
DataIn[0] <= DOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataIn[1] <= DOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataIn[2] <= DOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataIn[3] <= DOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataIn[4] <= DOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataIn[5] <= DOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataIn[6] <= DOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataIn[7] <= DOut[7].DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO
CLOCK_50 => CLOCK_50.IN21
reset => reset.IN21
CS_N => always2.IN0
CS_N => always3.IN0
RD_N => always2.IN1
WR_N => always3.IN1
Addr[0] => Equal0.IN11
Addr[0] => Equal1.IN11
Addr[0] => Equal2.IN11
Addr[0] => Equal3.IN11
Addr[0] => Equal4.IN11
Addr[0] => Equal5.IN11
Addr[0] => Equal6.IN11
Addr[0] => Equal7.IN11
Addr[0] => Equal8.IN11
Addr[0] => Equal9.IN11
Addr[0] => Equal11.IN11
Addr[0] => Equal12.IN11
Addr[1] => Equal0.IN10
Addr[1] => Equal1.IN10
Addr[1] => Equal2.IN10
Addr[1] => Equal3.IN10
Addr[1] => Equal4.IN10
Addr[1] => Equal5.IN10
Addr[1] => Equal6.IN10
Addr[1] => Equal7.IN10
Addr[1] => Equal8.IN10
Addr[1] => Equal9.IN10
Addr[1] => Equal11.IN10
Addr[1] => Equal12.IN10
Addr[2] => Equal0.IN9
Addr[2] => Equal1.IN0
Addr[2] => Equal2.IN9
Addr[2] => Equal3.IN1
Addr[2] => Equal4.IN9
Addr[2] => Equal5.IN1
Addr[2] => Equal6.IN9
Addr[2] => Equal7.IN2
Addr[2] => Equal8.IN9
Addr[2] => Equal9.IN1
Addr[2] => Equal11.IN9
Addr[2] => Equal12.IN2
Addr[3] => Equal0.IN8
Addr[3] => Equal1.IN9
Addr[3] => Equal2.IN0
Addr[3] => Equal3.IN0
Addr[3] => Equal4.IN8
Addr[3] => Equal5.IN9
Addr[3] => Equal6.IN1
Addr[3] => Equal7.IN1
Addr[3] => Equal8.IN8
Addr[3] => Equal9.IN9
Addr[3] => Equal11.IN1
Addr[3] => Equal12.IN1
Addr[4] => Equal0.IN7
Addr[4] => Equal1.IN8
Addr[4] => Equal2.IN8
Addr[4] => Equal3.IN9
Addr[4] => Equal4.IN0
Addr[4] => Equal5.IN0
Addr[4] => Equal6.IN0
Addr[4] => Equal7.IN0
Addr[4] => Equal8.IN7
Addr[4] => Equal9.IN8
Addr[4] => Equal11.IN8
Addr[4] => Equal12.IN9
Addr[5] => Equal0.IN6
Addr[5] => Equal1.IN7
Addr[5] => Equal2.IN7
Addr[5] => Equal3.IN8
Addr[5] => Equal4.IN7
Addr[5] => Equal5.IN8
Addr[5] => Equal6.IN8
Addr[5] => Equal7.IN9
Addr[5] => Equal8.IN0
Addr[5] => Equal9.IN0
Addr[5] => Equal11.IN0
Addr[5] => Equal12.IN0
Addr[6] => Equal0.IN5
Addr[6] => Equal1.IN6
Addr[6] => Equal2.IN6
Addr[6] => Equal3.IN7
Addr[6] => Equal4.IN6
Addr[6] => Equal5.IN7
Addr[6] => Equal6.IN7
Addr[6] => Equal7.IN8
Addr[6] => Equal8.IN6
Addr[6] => Equal9.IN7
Addr[6] => Equal11.IN7
Addr[6] => Equal12.IN8
Addr[7] => Equal0.IN4
Addr[7] => Equal1.IN5
Addr[7] => Equal2.IN5
Addr[7] => Equal3.IN6
Addr[7] => Equal4.IN5
Addr[7] => Equal5.IN6
Addr[7] => Equal6.IN6
Addr[7] => Equal7.IN7
Addr[7] => Equal8.IN5
Addr[7] => Equal9.IN6
Addr[7] => Equal11.IN6
Addr[7] => Equal12.IN7
Addr[8] => Equal0.IN3
Addr[8] => Equal1.IN4
Addr[8] => Equal2.IN4
Addr[8] => Equal3.IN5
Addr[8] => Equal4.IN4
Addr[8] => Equal5.IN5
Addr[8] => Equal6.IN5
Addr[8] => Equal7.IN6
Addr[8] => Equal8.IN4
Addr[8] => Equal9.IN5
Addr[8] => Equal11.IN5
Addr[8] => Equal12.IN6
Addr[9] => Equal0.IN2
Addr[9] => Equal1.IN3
Addr[9] => Equal2.IN3
Addr[9] => Equal3.IN4
Addr[9] => Equal4.IN3
Addr[9] => Equal5.IN4
Addr[9] => Equal6.IN4
Addr[9] => Equal7.IN5
Addr[9] => Equal8.IN3
Addr[9] => Equal9.IN4
Addr[9] => Equal11.IN4
Addr[9] => Equal12.IN5
Addr[10] => Equal0.IN1
Addr[10] => Equal1.IN2
Addr[10] => Equal2.IN2
Addr[10] => Equal3.IN3
Addr[10] => Equal4.IN2
Addr[10] => Equal5.IN3
Addr[10] => Equal6.IN3
Addr[10] => Equal7.IN4
Addr[10] => Equal8.IN2
Addr[10] => Equal9.IN3
Addr[10] => Equal11.IN3
Addr[10] => Equal12.IN4
Addr[11] => Equal0.IN0
Addr[11] => Equal1.IN1
Addr[11] => Equal2.IN1
Addr[11] => Equal3.IN2
Addr[11] => Equal4.IN1
Addr[11] => Equal5.IN2
Addr[11] => Equal6.IN2
Addr[11] => Equal7.IN3
Addr[11] => Equal8.IN1
Addr[11] => Equal9.IN2
Addr[11] => Equal11.IN2
Addr[11] => Equal12.IN3
DataIn[0] => HEX5_R.DATAA
DataIn[0] => HEX7_R.DATAB
DataIn[0] => HEX6_R.DATAB
DataIn[0] => HEX4_R.DATAB
DataIn[0] => HEX3_R.DATAB
DataIn[0] => HEX2_R.DATAB
DataIn[0] => HEX1_R.DATAB
DataIn[0] => HEX0_R.DATAB
DataIn[0] => LEDG_R.DATAB
DataIn[0] => LEDR_R.DATAB
DataIn[0] => Equal10.IN0
DataIn[1] => HEX5_R.DATAA
DataIn[1] => HEX7_R.DATAB
DataIn[1] => HEX6_R.DATAB
DataIn[1] => HEX4_R.DATAB
DataIn[1] => HEX3_R.DATAB
DataIn[1] => HEX2_R.DATAB
DataIn[1] => HEX1_R.DATAB
DataIn[1] => HEX0_R.DATAB
DataIn[1] => LEDG_R.DATAB
DataIn[1] => LEDR_R.DATAB
DataIn[1] => Equal10.IN31
DataIn[2] => HEX5_R.DATAA
DataIn[2] => HEX7_R.DATAB
DataIn[2] => HEX6_R.DATAB
DataIn[2] => HEX4_R.DATAB
DataIn[2] => HEX3_R.DATAB
DataIn[2] => HEX2_R.DATAB
DataIn[2] => HEX1_R.DATAB
DataIn[2] => HEX0_R.DATAB
DataIn[2] => LEDG_R.DATAB
DataIn[2] => LEDR_R.DATAB
DataIn[2] => Equal10.IN30
DataIn[3] => HEX5_R.DATAA
DataIn[3] => HEX7_R.DATAB
DataIn[3] => HEX6_R.DATAB
DataIn[3] => HEX4_R.DATAB
DataIn[3] => HEX3_R.DATAB
DataIn[3] => HEX2_R.DATAB
DataIn[3] => HEX1_R.DATAB
DataIn[3] => HEX0_R.DATAB
DataIn[3] => LEDG_R.DATAB
DataIn[3] => LEDR_R.DATAB
DataIn[3] => Equal10.IN29
DataIn[4] => HEX5_R.DATAA
DataIn[4] => HEX7_R.DATAB
DataIn[4] => HEX6_R.DATAB
DataIn[4] => HEX4_R.DATAB
DataIn[4] => HEX3_R.DATAB
DataIn[4] => HEX2_R.DATAB
DataIn[4] => HEX1_R.DATAB
DataIn[4] => HEX0_R.DATAB
DataIn[4] => LEDG_R.DATAB
DataIn[4] => LEDR_R.DATAB
DataIn[4] => Equal10.IN28
DataIn[5] => HEX5_R.DATAA
DataIn[5] => HEX7_R.DATAB
DataIn[5] => HEX6_R.DATAB
DataIn[5] => HEX4_R.DATAB
DataIn[5] => HEX3_R.DATAB
DataIn[5] => HEX2_R.DATAB
DataIn[5] => HEX1_R.DATAB
DataIn[5] => HEX0_R.DATAB
DataIn[5] => LEDG_R.DATAB
DataIn[5] => LEDR_R.DATAB
DataIn[5] => Equal10.IN27
DataIn[6] => HEX5_R.DATAA
DataIn[6] => HEX7_R.DATAB
DataIn[6] => HEX6_R.DATAB
DataIn[6] => HEX4_R.DATAB
DataIn[6] => HEX3_R.DATAB
DataIn[6] => HEX2_R.DATAB
DataIn[6] => HEX1_R.DATAB
DataIn[6] => HEX0_R.DATAB
DataIn[6] => LEDG_R.DATAB
DataIn[6] => LEDR_R.DATAB
DataIn[6] => Equal10.IN26
DataIn[7] => LEDG_R.DATAB
DataIn[7] => LEDR_R.DATAB
DataIn[7] => Equal10.IN25
DataIn[8] => LEDG_R.DATAB
DataIn[8] => LEDR_R.DATAB
DataIn[8] => Equal10.IN24
DataIn[9] => LEDR_R.DATAB
DataIn[9] => Equal10.IN23
DataIn[10] => LEDR_R.DATAB
DataIn[10] => Equal10.IN22
DataIn[11] => LEDR_R.DATAB
DataIn[11] => Equal10.IN21
DataIn[12] => LEDR_R.DATAB
DataIn[12] => Equal10.IN20
DataIn[13] => LEDR_R.DATAB
DataIn[13] => Equal10.IN19
DataIn[14] => LEDR_R.DATAB
DataIn[14] => Equal10.IN18
DataIn[15] => LEDR_R.DATAB
DataIn[15] => Equal10.IN17
DataIn[16] => LEDR_R.DATAB
DataIn[16] => Equal10.IN16
DataIn[17] => LEDR_R.DATAB
DataIn[17] => Equal10.IN15
DataIn[18] => Equal10.IN14
DataIn[19] => Equal10.IN13
DataIn[20] => Equal10.IN12
DataIn[21] => Equal10.IN11
DataIn[22] => Equal10.IN10
DataIn[23] => Equal10.IN9
DataIn[24] => Equal10.IN8
DataIn[25] => Equal10.IN7
DataIn[26] => Equal10.IN6
DataIn[27] => Equal10.IN5
DataIn[28] => Equal10.IN4
DataIn[29] => Equal10.IN3
DataIn[30] => Equal10.IN2
DataIn[31] => Equal10.IN1
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
SW[0] => _.IN1
SW[1] => _.IN1
SW[2] => _.IN1
SW[3] => _.IN1
SW[4] => _.IN1
SW[5] => _.IN1
SW[6] => _.IN1
SW[7] => _.IN1
SW[8] => _.IN1
SW[9] => _.IN1
SW[10] => _.IN1
SW[11] => _.IN1
SW[12] => _.IN1
SW[13] => _.IN1
SW[14] => _.IN1
SW[15] => _.IN1
SW[16] => _.IN1
SW[17] => _.IN1
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
Intr <= Intr.DB_MAX_OUTPUT_PORT_TYPE
HEX7[0] <= HEX7_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX7[1] <= HEX7_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX7[2] <= HEX7_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX7[3] <= HEX7_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX7[4] <= HEX7_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX7[5] <= HEX7_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX7[6] <= HEX7_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX6[0] <= HEX6_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX6[1] <= HEX6_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX6[2] <= HEX6_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX6[3] <= HEX6_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX6[4] <= HEX6_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX6[5] <= HEX6_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX6[6] <= HEX6_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] <= HEX5_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] <= HEX5_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] <= HEX5_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] <= HEX5_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] <= HEX5_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] <= HEX5_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] <= HEX5_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] <= HEX4_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] <= HEX4_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] <= HEX4_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] <= HEX4_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] <= HEX4_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] <= HEX4_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] <= HEX4_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= HEX3_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= HEX3_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= HEX3_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= HEX3_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= HEX3_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= HEX3_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= HEX3_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= HEX2_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= HEX2_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= HEX2_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= HEX2_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= HEX2_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= HEX2_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= HEX2_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= HEX1_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= HEX1_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= HEX1_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= HEX1_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= HEX1_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= HEX1_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= HEX1_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= HEX0_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0_R[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= LEDR_R[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR_R[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR_R[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR_R[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDR_R[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDR_R[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDR_R[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDR_R[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LEDR_R[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LEDR_R[9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= LEDR_R[10].DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= LEDR_R[11].DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= LEDR_R[12].DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= LEDR_R[13].DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= LEDR_R[14].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= LEDR_R[15].DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= LEDR_R[16].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= LEDR_R[17].DB_MAX_OUTPUT_PORT_TYPE
LEDG[0] <= LEDG_R[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= LEDG_R[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= LEDG_R[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= LEDG_R[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= LEDG_R[4].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= LEDG_R[5].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= LEDG_R[6].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= LEDG_R[7].DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] <= LEDG_R[8].DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:key1
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:key2
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:key3
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw0
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw1
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw2
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw3
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw4
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw5
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw6
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw7
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw8
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw9
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw10
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw11
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw12
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw13
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw14
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw15
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw16
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw17
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


