// Seed: 965020676
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output supply1 id_2,
    input uwire id_3,
    input tri0 id_4
);
  wor id_6;
  assign id_6 = id_3 == -1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd86
) (
    input uwire _id_0
    , id_2
);
  logic [1  *  ~  id_0 : id_0] id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
endmodule
