var pipelineJSON={"2498720400":{"nodes":[{"name":"*", "id":2499546304, "subtype":"default", "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Constant Operand":"169 (0xA9)", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_NDRange.cl", "line":9}]], "type":"inst"}, {"name":"input_im", "id":2500096224, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Entry", "id":2500232064, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2505169808, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_NDRange.cl", "line":9}]], "type":"inst"}, {"name":"Exit", "id":2506167472, "subtype":"exit", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}], "links":[{"from":2499546304, "to":2505169808, "details":[{"type":"table", "Width":"32"}]}, {"from":2500096224, "to":2505169808, "details":[{"type":"table", "Width":"64"}]}, {"from":2500232064, "to":2499546304, "details":[{"type":"table", "Width":"128"}]}, {"from":2500232064, "to":2506167472, "details":[{"type":"table", "Width":"128"}]}, {"from":2505169808, "to":2506167472, "details":[{"type":"table", "Width":"64"}]}]}, "2498864288":{"nodes":[{"name":"f32 /", "id":2498951344, "subtype":"default", "start":"10.00", "end":"15.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Divide", "Constant Operand":"169", "Start Cycle":"10", "Latency":"5", "Rounding Scheme":"Faithful Rounding"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_NDRange.cl", "line":18}]], "type":"inst"}, {"name":"Entry", "id":2500146064, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":2500272320, "subtype":"exit", "start":"15.00", "end":"18.00", "details":[{"type":"table", "Start Cycle":"15", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}], "links":[{"from":2498951344, "to":2500272320, "details":[{"type":"table", "Width":"32"}]}, {"from":2500146064, "to":2498951344, "details":[{"type":"table", "Width":"64"}]}]}, "2499446160":{"nodes":[{"name":"Exit", "id":2500067872, "subtype":"exit", "start":"148.00", "end":"151.00", "details":[{"type":"table", "Start Cycle":"148", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":2505371792, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"145", "Latency":"0"}], "type":"inst"}, {"name":"f32 +", "id":2507207312, "subtype":"default", "start":"145.00", "end":"148.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Add", "Start Cycle":"145", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_NDRange.cl", "line":15}]], "type":"inst"}], "links":[{"from":2505371792, "to":2507207312, "details":[{"type":"table", "Width":"96"}]}, {"from":2507207312, "to":2500067872, "details":[{"type":"table", "Width":"32"}]}]}};
var treeJSON={"nodes":[{"name":"avgpool2d", "id":2496968984, "type":"kernel", "children":[{"name":"avgpool2d.B2", "id":2497013824, "type":"bb", "children":[{"name":"Cluster 2", "id":2499446160, "type":"cluster"}]}, {"name":"avgpool2d.B1", "id":2496507328, "type":"bb", "children":[{"name":"Cluster 1", "id":2498864288, "type":"cluster"}]}, {"name":"avgpool2d.B0", "id":2496991456, "type":"bb", "children":[{"name":"Cluster 0", "id":2498720400, "type":"cluster"}]}]}], "links":[]};
var new_lmvJSON={"nodes":[], "links":[]};
var systemJSON={};
var blockJSON={"2496507328":{"nodes":[{"name":"Cluster 1", "id":2498864288, "start":"0.00", "end":"18.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup_avgpool2ds_c0_enter6_avgpool2d3", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"18"}], "type":"cluster", "children":[{"name":"Logic", "id":2498871200, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"15"}], "type":"inst"}, {"name":"Exit", "id":2498878656, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"15", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":2499622352, "start":"18.00", "end":"20.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"18", "Latency":"2"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_NDRange.cl", "line":18}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2499862176, "start":"18.00", "end":"18.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_NDRange.cl", "line":18}]], "type":"inst"}, {"name":"output_im", "id":2499972192, "start":"18.00", "end":"18.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_im\'", "Start Cycle":"18", "Latency":"0"}], "type":"inst"}, {"name":"Input", "id":2506035088, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"avgpool2d.B2"}], "type":"inst"}], "links":[{"from":2498871200, "to":2498878656}, {"from":2498878656, "to":2499622352, "details":[{"type":"table", "Width":"64"}]}, {"from":2499862176, "to":2499622352, "details":[{"type":"table", "Width":"64"}]}, {"from":2499972192, "to":2499862176, "details":[{"type":"table", "Width":"64"}]}, {"from":2506035088, "to":2498871200, "details":[{"type":"table", "Width":"32"}]}, {"from":2506035088, "to":2499862176, "details":[{"type":"table", "Width":"32"}]}]}, "2496991456":{"nodes":[{"name":"Cluster 0", "id":2498720400, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_avgpool2ds_c0_enter_avgpool2d1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":2498727056, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":2498802256, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}], "links":[{"from":2498727056, "to":2498802256}]}, "2497013824":{"nodes":[{"name":"Cluster 2", "id":2499446160, "start":"145.00", "end":"151.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_avgpool2ds_c0_enter125_avgpool2d6", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"145", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Logic", "id":2499452128, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"145", "Cluster Logic Latency":"3"}], "type":"inst"}, {"name":"Exit", "id":2499459680, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"148", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"+", "id":2498941184, "start":"1.00", "end":"151.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"150"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_NDRange.cl", "line":13}]], "type":"inst"}, {"name":"Loop Input", "id":2498968736, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"avgpool2d.B0, avgpool2d.B2"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_NDRange.cl", "line":13}]], "type":"inst"}, {"name":"Compare", "id":2499081520, "start":"151.00", "end":"151.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"151", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_NDRange.cl", "line":13}]], "type":"inst"}, {"name":"LD", "id":2500194432, "start":"1.00", "end":"145.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"144"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_NDRange.cl", "line":15}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2506927808, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_NDRange.cl", "line":15}]], "type":"inst"}], "links":[{"from":2499452128, "to":2499459680}, {"from":2498941184, "to":2498968736, "details":[{"type":"table", "Width":"32"}]}, {"from":2498941184, "to":2499081520, "details":[{"type":"table", "Width":"32"}]}, {"from":2498968736, "to":2498941184, "details":[{"type":"table", "Width":"32"}]}, {"from":2498968736, "to":2506927808, "details":[{"type":"table", "Width":"32"}]}, {"from":2498968736, "to":2498968736, "details":[{"type":"table", "Width":"32"}]}, {"from":2498968736, "to":2498968736, "details":[{"type":"table", "Width":"64"}]}, {"from":2498968736, "to":2506927808, "details":[{"type":"table", "Width":"64"}]}, {"from":2500194432, "to":2499452128, "details":[{"type":"table", "Width":"32"}]}, {"from":2498968736, "to":2499452128, "details":[{"type":"table", "Width":"32"}]}, {"from":2499459680, "to":2498968736, "details":[{"type":"table", "Width":"64"}]}, {"from":2506927808, "to":2500194432, "details":[{"type":"table", "Width":"64"}]}]}};
var scheduleJSON={"2496968984":{"nodes":[{"name":"avgpool2d.B0", "id":2496991456, "start":"0", "end":"5", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":2498720400, "start":"1", "end":"5", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_avgpool2ds_c0_enter_avgpool2d1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"*", "id":2499546304, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Constant Operand":"169 (0xA9)", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_NDRange.cl", "line":9}]], "type":"inst"}, {"name":"input_im", "id":2500096224, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2505169808, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_NDRange.cl", "line":9}]], "type":"inst"}, {"name":"Exit", "id":2506167472, "start":"2", "end":"5", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"avgpool2d.B2", "id":2497013824, "start":"5", "end":"156", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Ptr. Comp.", "id":2506927808, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_NDRange.cl", "line":15}]], "type":"inst"}, {"name":"LD", "id":2500194432, "start":"6", "end":"150", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"144"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_NDRange.cl", "line":15}]], "type":"inst"}, {"name":"Cluster 2", "id":2499446160, "start":"150", "end":"156", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_avgpool2ds_c0_enter125_avgpool2d6", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"145", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"f32 +", "id":2507207312, "start":"150", "end":"153", "details":[{"type":"table", "Instruction":"32-bit Floating-point Add", "Start Cycle":"145", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_NDRange.cl", "line":15}]], "type":"inst"}, {"name":"Exit", "id":2500067872, "start":"153", "end":"156", "details":[{"type":"table", "Start Cycle":"148", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"+", "id":2498941184, "start":"6", "end":"156", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"150"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_NDRange.cl", "line":13}]], "type":"inst"}, {"name":"Compare", "id":2499081520, "start":"156", "end":"156", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"151", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_NDRange.cl", "line":13}]], "type":"inst"}]}, {"name":"avgpool2d.B1", "id":2496507328, "start":"156", "end":"176", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 1", "id":2498864288, "start":"156", "end":"174", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup_avgpool2ds_c0_enter6_avgpool2d3", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"18"}], "type":"cluster", "children":[{"name":"f32 /", "id":2498951344, "start":"166", "end":"171", "details":[{"type":"table", "Instruction":"32-bit Floating-point Divide", "Constant Operand":"169", "Start Cycle":"10", "Latency":"5", "Rounding Scheme":"Faithful Rounding"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_NDRange.cl", "line":18}]], "type":"inst"}, {"name":"Exit", "id":2500272320, "start":"171", "end":"174", "details":[{"type":"table", "Start Cycle":"15", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"output_im", "id":2499972192, "start":"174", "end":"174", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_im\'", "Start Cycle":"18", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2499862176, "start":"174", "end":"174", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_NDRange.cl", "line":18}]], "type":"inst"}, {"name":"ST", "id":2499622352, "start":"174", "end":"176", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"18", "Latency":"2"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_NDRange.cl", "line":18}]], "type":"inst"}]}], "links":[{"from":2499862176, "to":2499622352}, {"from":2505169808, "to":2506167472}, {"from":2500096224, "to":2505169808}, {"from":2498951344, "to":2500272320}, {"from":2499546304, "to":2505169808}, {"from":2496991456, "to":2497013824}, {"from":2499972192, "to":2499862176}, {"from":2498864288, "to":2499622352}, {"from":2506927808, "to":2500194432}, {"from":2500194432, "to":2499446160}, {"from":2497013824, "to":2496507328}, {"from":2498941184, "to":2499081520}, {"from":2507207312, "to":2500067872}]}};
var bottleneckJSON={"bottlenecks":[]};
var gmvJSON={"nodes":[{"name":"DDR", "id":1, "details":[{"type":"table", "Interleaving":"Yes", "Interleave Size":"2048 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"19200.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel DDR_Width (bits)":"512"}], "type":"memsys", "children":[{"name":"channel 0", "id":3, "type":"bb"}]}, {"name":"Memory Controller", "id":2, "parent":"1", "bw":"19200.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"19200.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":4, "parent":"1", "type":"bb", "children":[{"name":"SHARE", "id":5, "type":"arb"}, {"name":"Write Interconnect", "id":8, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"tree", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}, {"name":"Read Interconnect", "id":6, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"tree", "Reads":"1"}], "type":"bb"}, {"name":"Read Interconnect Router", "id":7, "details":[{"type":"table", "User specified num-reorder flag":"1"}], "type":"memsys", "children":[{"name":"Bus 0", "id":13, "type":"memsys"}]}]}, {"name":"Global Memory Loads", "id":11, "parent":"1", "type":"bb", "children":[{"name":"LD", "id":12, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"1", "Latency":"143 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Caching":"No", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_NDRange.cl", "line":15}]], "type":"inst"}]}, {"name":"Global Memory Stores", "id":9, "parent":"1", "type":"bb", "children":[{"name":"ST", "id":10, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"18", "Latency":"2 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_NDRange.cl", "line":18}]], "type":"inst"}]}], "links":[{"from":3, "to":2}, {"from":2, "to":3}, {"from":6, "to":5}, {"from":8, "to":5}, {"from":5, "to":2}, {"from":10, "to":8}, {"from":12, "to":6}, {"from":2, "to":13}, {"from":13, "to":12, "reverse":1}]};
