<profile>

<section name = "Vitis HLS Report for 'PE_wrapper_0_0_x1'" level="0">
<item name = "Date">Fri Sep 16 06:04:46 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">75502537, 75502537, 0.252 sec, 0.252 sec, 75502537, 75502537, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- PE_wrapper_0_0_x1_loop_1_PE_wrapper_0_0_x1_loop_2">75502536, 75502536, 3145939, -, -, 24, no</column>
<column name=" + PE_wrapper_0_0_x1_loop_3">144, 144, 18, -, -, 8, no</column>
<column name="  ++ PE_wrapper_0_0_x1_loop_4">16, 16, 1, -, -, 16, no</column>
<column name=" + PE_wrapper_0_0_x1_loop_5_PE_wrapper_0_0_x1_loop_7_PE_wrapper_0_0_x1_loop_8_PE_wrapper_0_0_x1_loop_9">3145791, 3145791, 67, 3, 3, 1048576, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 495, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 24, 1812, 1062, -</column>
<column name="Memory">1, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 680, -</column>
<column name="Register">-, -, 2593, 384, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U1182">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U1183">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U1184">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U1185">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U1186">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U1187">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U1188">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U1189">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U1190">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="local_D_U">PE_wrapper_0_0_x0_local_D, 1, 0, 0, 0, 128, 32, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln19116_fu_462_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln19119_fu_632_p2">+, 0, 0, 28, 21, 1</column>
<column name="add_ln691_376_fu_885_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln691_377_fu_956_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_378_fu_428_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_379_fu_444_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_380_fu_1018_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_fu_816_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln890_187_fu_1024_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln890_188_fu_697_p2">+, 0, 0, 21, 14, 1</column>
<column name="add_ln890_189_fu_703_p2">+, 0, 0, 22, 15, 1</column>
<column name="add_ln890_fu_416_p2">+, 0, 0, 12, 5, 1</column>
<column name="c2_V_65_fu_747_p2">+, 0, 0, 15, 8, 1</column>
<column name="empty_2433_fu_1055_p2">+, 0, 0, 14, 7, 7</column>
<column name="and_ln19119_1_fu_800_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln19119_2_fu_805_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln19119_fu_789_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln19122_1_fu_871_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln19122_fu_865_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln19123_fu_942_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state71_pp0_stage0_iter22">and, 0, 0, 2, 1, 1</column>
<column name="cmp_i_i273_not_fu_723_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="cmp_i_i273_not_mid1_fu_835_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="cmp_i_i279_not_fu_717_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="cmp_i_i279_not_mid1_fu_760_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="cmp_i_i_not_fu_729_p2">icmp, 0, 0, 10, 6, 5</column>
<column name="cmp_i_i_not_mid1_fu_910_p2">icmp, 0, 0, 10, 6, 5</column>
<column name="icmp_ln19119_fu_478_p2">icmp, 0, 0, 15, 21, 22</column>
<column name="icmp_ln890_424_fu_438_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_425_fu_472_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_426_fu_679_p2">icmp, 0, 0, 12, 15, 14</column>
<column name="icmp_ln890_427_fu_783_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_428_fu_794_p2">icmp, 0, 0, 11, 9, 8</column>
<column name="icmp_ln890_429_fu_691_p2">icmp, 0, 0, 12, 14, 13</column>
<column name="icmp_ln890_fu_422_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="brmerge906_fu_741_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge906_mid1_fu_922_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19119_1_fu_778_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19119_fu_773_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19122_1_fu_849_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19122_2_fu_860_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19122_fu_822_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19123_1_fu_897_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19123_fu_891_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln890_63_fu_968_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln890_fu_962_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp1_fu_735_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp1_mid1_fu_916_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln19119_1_fu_766_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln19119_2_fu_809_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln19119_fu_753_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln19122_1_fu_841_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln19122_fu_827_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln19123_1_fu_928_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln19123_fu_902_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln890_373_fu_948_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln890_374_fu_974_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln890_375_fu_982_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln890_376_fu_1030_p3">select, 0, 0, 9, 1, 1</column>
<column name="select_ln890_377_fu_1038_p3">select, 0, 0, 14, 1, 1</column>
<column name="select_ln890_378_fu_709_p3">select, 0, 0, 15, 1, 1</column>
<column name="select_ln890_fu_877_p3">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln19119_fu_685_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln19122_fu_855_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln19123_fu_936_p2">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">49, 9, 1, 9</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter22">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_c2_V_phi_fu_318_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_c5_V_phi_fu_329_p4">9, 2, 2, 4</column>
<column name="ap_phi_mux_c6_V_63_phi_fu_340_p4">9, 2, 6, 12</column>
<column name="ap_phi_mux_c7_V_63_phi_fu_362_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_c8_V_phi_fu_373_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_indvar_flatten13_phi_fu_307_p4">9, 2, 14, 28</column>
<column name="ap_phi_mux_indvar_flatten41_phi_fu_296_p4">9, 2, 15, 30</column>
<column name="ap_phi_mux_indvar_flatten79_phi_fu_284_p4">9, 2, 21, 42</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_351_p4">9, 2, 9, 18</column>
<column name="c2_V_reg_314">9, 2, 8, 16</column>
<column name="c5_V_reg_325">9, 2, 2, 4</column>
<column name="c6_V_63_reg_336">9, 2, 6, 12</column>
<column name="c6_V_reg_258">9, 2, 4, 8</column>
<column name="c7_V_63_reg_358">9, 2, 4, 8</column>
<column name="c7_V_reg_269">9, 2, 5, 10</column>
<column name="c8_V_reg_369">9, 2, 5, 10</column>
<column name="fifo_A_PE_0_0_x125_blk_n">9, 2, 1, 2</column>
<column name="fifo_A_PE_0_1_x126_blk_n">9, 2, 1, 2</column>
<column name="fifo_B_PE_0_0_x161_blk_n">9, 2, 1, 2</column>
<column name="fifo_B_PE_1_0_x162_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_PE_0_0_x1101_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_PE_1_0_x1102_blk_n">9, 2, 1, 2</column>
<column name="fifo_D_drain_PE_0_0_x1141_blk_n">9, 2, 1, 2</column>
<column name="grp_fu_380_p0">20, 4, 32, 128</column>
<column name="grp_fu_380_p1">20, 4, 32, 128</column>
<column name="grp_fu_384_p0">20, 4, 32, 128</column>
<column name="grp_fu_384_p1">20, 4, 32, 128</column>
<column name="grp_fu_388_p0">14, 3, 32, 96</column>
<column name="grp_fu_388_p1">14, 3, 32, 96</column>
<column name="grp_fu_392_p0">20, 4, 32, 128</column>
<column name="grp_fu_392_p1">20, 4, 32, 128</column>
<column name="grp_fu_396_p0">20, 4, 32, 128</column>
<column name="grp_fu_396_p1">20, 4, 32, 128</column>
<column name="grp_fu_400_p0">20, 4, 32, 128</column>
<column name="grp_fu_400_p1">20, 4, 32, 128</column>
<column name="grp_fu_404_p0">20, 4, 32, 128</column>
<column name="grp_fu_404_p1">20, 4, 32, 128</column>
<column name="grp_fu_408_p0">14, 3, 32, 96</column>
<column name="grp_fu_408_p1">14, 3, 32, 96</column>
<column name="grp_fu_412_p0">14, 3, 32, 96</column>
<column name="grp_fu_412_p1">14, 3, 32, 96</column>
<column name="indvar_flatten13_reg_303">9, 2, 14, 28</column>
<column name="indvar_flatten41_reg_292">9, 2, 15, 30</column>
<column name="indvar_flatten79_reg_280">9, 2, 21, 42</column>
<column name="indvar_flatten87_reg_247">9, 2, 5, 10</column>
<column name="indvar_flatten_reg_347">9, 2, 9, 18</column>
<column name="local_D_address1">14, 3, 7, 21</column>
<column name="local_D_d1">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_1_reg_1468">32, 0, 32, 0</column>
<column name="add_2_reg_1473">32, 0, 32, 0</column>
<column name="add_3_reg_1478">32, 0, 32, 0</column>
<column name="add_4_reg_1483">32, 0, 32, 0</column>
<column name="add_5_reg_1488">32, 0, 32, 0</column>
<column name="add_6_reg_1493">32, 0, 32, 0</column>
<column name="add_7_reg_1498">32, 0, 32, 0</column>
<column name="add_ln19119_reg_1197">21, 0, 21, 0</column>
<column name="add_ln691_378_reg_1086">4, 0, 4, 0</column>
<column name="add_ln691_380_reg_1377">5, 0, 5, 0</column>
<column name="add_ln890_188_reg_1307">14, 0, 14, 0</column>
<column name="add_ln890_reg_1078">5, 0, 5, 0</column>
<column name="add_reg_1463">32, 0, 32, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="c2_V_reg_314">8, 0, 8, 0</column>
<column name="c5_V_reg_325">2, 0, 2, 0</column>
<column name="c6_V_63_reg_336">6, 0, 6, 0</column>
<column name="c6_V_reg_258">4, 0, 4, 0</column>
<column name="c7_V_63_reg_358">4, 0, 4, 0</column>
<column name="c7_V_reg_269">5, 0, 5, 0</column>
<column name="c8_V_reg_369">5, 0, 5, 0</column>
<column name="empty_reg_1342">4, 0, 4, 0</column>
<column name="fifo_B_PE_0_0_x161_read_reg_1152">32, 0, 32, 0</column>
<column name="icmp_ln19119_reg_1108">1, 0, 1, 0</column>
<column name="icmp_ln890_426_reg_1252">1, 0, 1, 0</column>
<column name="icmp_ln890_429_reg_1271">1, 0, 1, 0</column>
<column name="indvar_flatten13_reg_303">14, 0, 14, 0</column>
<column name="indvar_flatten41_reg_292">15, 0, 15, 0</column>
<column name="indvar_flatten79_reg_280">21, 0, 21, 0</column>
<column name="indvar_flatten87_reg_247">5, 0, 5, 0</column>
<column name="indvar_flatten_reg_347">9, 0, 9, 0</column>
<column name="local_D_addr_63_reg_1392">7, 0, 7, 0</column>
<column name="local_D_load_reg_1408">32, 0, 32, 0</column>
<column name="mul18_reg_1413">32, 0, 32, 0</column>
<column name="mul54_1_reg_1418">32, 0, 32, 0</column>
<column name="mul54_2_reg_1423">32, 0, 32, 0</column>
<column name="mul54_3_reg_1428">32, 0, 32, 0</column>
<column name="mul54_4_reg_1433">32, 0, 32, 0</column>
<column name="mul54_5_reg_1438">32, 0, 32, 0</column>
<column name="mul54_6_reg_1453">32, 0, 32, 0</column>
<column name="mul54_7_reg_1458">32, 0, 32, 0</column>
<column name="mul_1_reg_1282">32, 0, 32, 0</column>
<column name="mul_2_reg_1287">32, 0, 32, 0</column>
<column name="mul_3_reg_1292">32, 0, 32, 0</column>
<column name="mul_4_reg_1297">32, 0, 32, 0</column>
<column name="mul_5_reg_1302">32, 0, 32, 0</column>
<column name="mul_6_reg_1398">32, 0, 32, 0</column>
<column name="mul_7_reg_1403">32, 0, 32, 0</column>
<column name="mul_reg_1277">32, 0, 32, 0</column>
<column name="select_ln19119_2_reg_1317">8, 0, 8, 0</column>
<column name="select_ln19123_1_reg_1327">1, 0, 1, 0</column>
<column name="select_ln890_373_reg_1331">6, 0, 6, 0</column>
<column name="select_ln890_375_reg_1336">4, 0, 4, 0</column>
<column name="select_ln890_376_reg_1382">9, 0, 9, 0</column>
<column name="select_ln890_377_reg_1387">14, 0, 14, 0</column>
<column name="select_ln890_378_reg_1312">15, 0, 15, 0</column>
<column name="select_ln890_reg_1322">2, 0, 2, 0</column>
<column name="tmp_reg_1232">32, 0, 32, 0</column>
<column name="v1_V_63_reg_1147">32, 0, 32, 0</column>
<column name="v1_V_reg_1192">32, 0, 32, 0</column>
<column name="v2_V_881_reg_1162">32, 0, 32, 0</column>
<column name="v2_V_881_reg_1162_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="v2_V_882_reg_1167">32, 0, 32, 0</column>
<column name="v2_V_882_reg_1167_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="v2_V_883_reg_1172">32, 0, 32, 0</column>
<column name="v2_V_883_reg_1172_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="v2_V_884_reg_1177">32, 0, 32, 0</column>
<column name="v2_V_884_reg_1177_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="v2_V_885_reg_1182">32, 0, 32, 0</column>
<column name="v2_V_885_reg_1182_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="v2_V_886_reg_1187">32, 0, 32, 0</column>
<column name="v2_V_887_reg_1112">32, 0, 32, 0</column>
<column name="v2_V_888_reg_1117">32, 0, 32, 0</column>
<column name="v2_V_889_reg_1122">32, 0, 32, 0</column>
<column name="v2_V_890_reg_1127">32, 0, 32, 0</column>
<column name="v2_V_891_reg_1132">32, 0, 32, 0</column>
<column name="v2_V_892_reg_1137">32, 0, 32, 0</column>
<column name="v2_V_893_reg_1142">32, 0, 32, 0</column>
<column name="v2_V_reg_1157">32, 0, 32, 0</column>
<column name="v2_V_reg_1157_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="xor_ln19119_reg_1264">1, 0, 1, 0</column>
<column name="zext_ln890_reg_1091">4, 0, 7, 3</column>
<column name="icmp_ln19119_reg_1108">64, 32, 1, 0</column>
<column name="local_D_addr_63_reg_1392">64, 32, 7, 0</column>
<column name="mul54_1_reg_1418">64, 32, 32, 0</column>
<column name="mul54_2_reg_1423">64, 32, 32, 0</column>
<column name="mul54_3_reg_1428">64, 32, 32, 0</column>
<column name="mul54_4_reg_1433">64, 32, 32, 0</column>
<column name="mul54_5_reg_1438">64, 32, 32, 0</column>
<column name="mul54_6_reg_1453">64, 32, 32, 0</column>
<column name="mul54_7_reg_1458">64, 32, 32, 0</column>
<column name="select_ln19123_1_reg_1327">64, 32, 1, 0</column>
<column name="v1_V_reg_1192">64, 32, 32, 0</column>
<column name="v2_V_886_reg_1187">64, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, PE_wrapper_0_0_x1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, PE_wrapper_0_0_x1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, PE_wrapper_0_0_x1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, PE_wrapper_0_0_x1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, PE_wrapper_0_0_x1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, PE_wrapper_0_0_x1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, PE_wrapper_0_0_x1, return value</column>
<column name="fifo_A_PE_0_0_x125_dout">in, 256, ap_fifo, fifo_A_PE_0_0_x125, pointer</column>
<column name="fifo_A_PE_0_0_x125_empty_n">in, 1, ap_fifo, fifo_A_PE_0_0_x125, pointer</column>
<column name="fifo_A_PE_0_0_x125_read">out, 1, ap_fifo, fifo_A_PE_0_0_x125, pointer</column>
<column name="fifo_A_PE_0_1_x126_din">out, 256, ap_fifo, fifo_A_PE_0_1_x126, pointer</column>
<column name="fifo_A_PE_0_1_x126_full_n">in, 1, ap_fifo, fifo_A_PE_0_1_x126, pointer</column>
<column name="fifo_A_PE_0_1_x126_write">out, 1, ap_fifo, fifo_A_PE_0_1_x126, pointer</column>
<column name="fifo_B_PE_0_0_x161_dout">in, 32, ap_fifo, fifo_B_PE_0_0_x161, pointer</column>
<column name="fifo_B_PE_0_0_x161_empty_n">in, 1, ap_fifo, fifo_B_PE_0_0_x161, pointer</column>
<column name="fifo_B_PE_0_0_x161_read">out, 1, ap_fifo, fifo_B_PE_0_0_x161, pointer</column>
<column name="fifo_B_PE_1_0_x162_din">out, 32, ap_fifo, fifo_B_PE_1_0_x162, pointer</column>
<column name="fifo_B_PE_1_0_x162_full_n">in, 1, ap_fifo, fifo_B_PE_1_0_x162, pointer</column>
<column name="fifo_B_PE_1_0_x162_write">out, 1, ap_fifo, fifo_B_PE_1_0_x162, pointer</column>
<column name="fifo_C_PE_0_0_x1101_dout">in, 256, ap_fifo, fifo_C_PE_0_0_x1101, pointer</column>
<column name="fifo_C_PE_0_0_x1101_empty_n">in, 1, ap_fifo, fifo_C_PE_0_0_x1101, pointer</column>
<column name="fifo_C_PE_0_0_x1101_read">out, 1, ap_fifo, fifo_C_PE_0_0_x1101, pointer</column>
<column name="fifo_C_PE_1_0_x1102_din">out, 256, ap_fifo, fifo_C_PE_1_0_x1102, pointer</column>
<column name="fifo_C_PE_1_0_x1102_full_n">in, 1, ap_fifo, fifo_C_PE_1_0_x1102, pointer</column>
<column name="fifo_C_PE_1_0_x1102_write">out, 1, ap_fifo, fifo_C_PE_1_0_x1102, pointer</column>
<column name="fifo_D_drain_PE_0_0_x1141_din">out, 32, ap_fifo, fifo_D_drain_PE_0_0_x1141, pointer</column>
<column name="fifo_D_drain_PE_0_0_x1141_full_n">in, 1, ap_fifo, fifo_D_drain_PE_0_0_x1141, pointer</column>
<column name="fifo_D_drain_PE_0_0_x1141_write">out, 1, ap_fifo, fifo_D_drain_PE_0_0_x1141, pointer</column>
</table>
</item>
</section>
</profile>
