// Seed: 1120554938
module module_0 (
    output wand id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    output wand id_4,
    output wire id_5,
    output wand id_6,
    input tri id_7
);
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wand id_3,
    input uwire id_4,
    input tri0 id_5,
    output wor id_6,
    input supply1 id_7,
    input wire id_8,
    input wire id_9,
    output wire id_10,
    input wire id_11,
    input tri0 id_12,
    input wor id_13,
    output tri0 id_14
    , id_20,
    output supply1 id_15,
    output wor id_16,
    input wire id_17,
    output wor id_18
);
  supply0 id_21;
  module_0(
      id_0, id_13, id_7, id_8, id_0, id_18, id_14, id_12
  );
  assign id_0 = 1'h0;
  id_22 :
  assert property (@(posedge id_21) (1'b0))
  else;
  wire id_23;
endmodule
