Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct 12 17:37:24 2023
| Host         : DESKTOP-GDBJFI1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sevensegment_timing_summary_routed.rpt -pb sevensegment_timing_summary_routed.pb -rpx sevensegment_timing_summary_routed.rpx -warn_on_violation
| Design       : sevensegment
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (47)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (94)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (47)
-------------------------
 There are 47 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (94)
-------------------------------------------------
 There are 94 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  109          inf        0.000                      0                  109           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           109 Endpoints
Min Delay           109 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u4/oS_COM_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG_COM[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.593ns  (logic 4.069ns (53.586%)  route 3.524ns (46.414%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDRE                         0.000     0.000 r  u4/oS_COM_reg[1]/C
    SLICE_X84Y103        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u4/oS_COM_reg[1]/Q
                         net (fo=1, routed)           3.524     4.042    SEG_COM_OBUF[1]
    T1                   OBUF (Prop_obuf_I_O)         3.551     7.593 r  SEG_COM_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.593    SEG_COM[1]
    T1                                                                r  SEG_COM[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/oS_ENS_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.399ns  (logic 2.177ns (29.422%)  route 5.222ns (70.578%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[0]/C
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u4/CNT_SCAN_reg[0]/Q
                         net (fo=13, routed)          1.052     1.508    u4/CNT_SCAN_reg[0]
    SLICE_X84Y101        LUT2 (Prop_lut2_I0_O)        0.124     1.632 r  u4/CNT_SCAN1_carry_i_1/O
                         net (fo=1, routed)           0.547     2.179    u4/CNT_SCAN1_carry_i_1_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.759 r  u4/CNT_SCAN1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.759    u4/CNT_SCAN1_carry_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.873 r  u4/CNT_SCAN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.873    u4/CNT_SCAN1_carry__0_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.987 r  u4/CNT_SCAN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.987    u4/CNT_SCAN1_carry__1_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.215 f  u4/CNT_SCAN1_carry__2/CO[2]
                         net (fo=56, routed)          1.416     4.630    u4/CNT_SCAN1
    SLICE_X82Y100        LUT6 (Prop_lut6_I4_O)        0.313     4.943 r  u4/oS_COM[7]_i_6/O
                         net (fo=1, routed)           0.444     5.387    u4/oS_COM[7]_i_6_n_0
    SLICE_X82Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.511 r  u4/oS_COM[7]_i_2/O
                         net (fo=15, routed)          1.764     7.275    u4/oS_COM[7]_i_2_n_0
    SLICE_X82Y106        LUT6 (Prop_lut6_I2_O)        0.124     7.399 r  u4/oS_ENS[3]_i_1/O
                         net (fo=1, routed)           0.000     7.399    u4/oS_ENS[3]_i_1_n_0
    SLICE_X82Y106        FDRE                                         r  u4/oS_ENS_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/oS_COM_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.317ns  (logic 2.177ns (29.752%)  route 5.140ns (70.248%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[0]/C
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u4/CNT_SCAN_reg[0]/Q
                         net (fo=13, routed)          1.052     1.508    u4/CNT_SCAN_reg[0]
    SLICE_X84Y101        LUT2 (Prop_lut2_I0_O)        0.124     1.632 r  u4/CNT_SCAN1_carry_i_1/O
                         net (fo=1, routed)           0.547     2.179    u4/CNT_SCAN1_carry_i_1_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.759 r  u4/CNT_SCAN1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.759    u4/CNT_SCAN1_carry_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.873 r  u4/CNT_SCAN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.873    u4/CNT_SCAN1_carry__0_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.987 r  u4/CNT_SCAN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.987    u4/CNT_SCAN1_carry__1_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.215 f  u4/CNT_SCAN1_carry__2/CO[2]
                         net (fo=56, routed)          1.359     4.574    u4/CNT_SCAN1
    SLICE_X84Y104        LUT5 (Prop_lut5_I3_O)        0.313     4.887 r  u4/oS_COM[7]_i_9/O
                         net (fo=2, routed)           1.020     5.907    u4/oS_COM[7]_i_9_n_0
    SLICE_X84Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.031 r  u4/oS_COM[7]_i_3/O
                         net (fo=14, routed)          1.163     7.193    u4/oS_COM[7]_i_3_n_0
    SLICE_X85Y101        LUT6 (Prop_lut6_I4_O)        0.124     7.317 r  u4/oS_COM[5]_i_1/O
                         net (fo=1, routed)           0.000     7.317    u4/oS_COM[5]_i_1_n_0
    SLICE_X85Y101        FDRE                                         r  u4/oS_COM_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/oS_COM_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.315ns  (logic 2.177ns (29.760%)  route 5.138ns (70.240%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[0]/C
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u4/CNT_SCAN_reg[0]/Q
                         net (fo=13, routed)          1.052     1.508    u4/CNT_SCAN_reg[0]
    SLICE_X84Y101        LUT2 (Prop_lut2_I0_O)        0.124     1.632 r  u4/CNT_SCAN1_carry_i_1/O
                         net (fo=1, routed)           0.547     2.179    u4/CNT_SCAN1_carry_i_1_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.759 r  u4/CNT_SCAN1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.759    u4/CNT_SCAN1_carry_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.873 r  u4/CNT_SCAN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.873    u4/CNT_SCAN1_carry__0_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.987 r  u4/CNT_SCAN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.987    u4/CNT_SCAN1_carry__1_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.215 f  u4/CNT_SCAN1_carry__2/CO[2]
                         net (fo=56, routed)          1.359     4.574    u4/CNT_SCAN1
    SLICE_X84Y104        LUT5 (Prop_lut5_I3_O)        0.313     4.887 r  u4/oS_COM[7]_i_9/O
                         net (fo=2, routed)           1.020     5.907    u4/oS_COM[7]_i_9_n_0
    SLICE_X84Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.031 r  u4/oS_COM[7]_i_3/O
                         net (fo=14, routed)          1.161     7.191    u4/oS_COM[7]_i_3_n_0
    SLICE_X85Y101        LUT6 (Prop_lut6_I4_O)        0.124     7.315 r  u4/oS_COM[2]_i_1/O
                         net (fo=1, routed)           0.000     7.315    u4/oS_COM[2]_i_1_n_0
    SLICE_X85Y101        FDRE                                         r  u4/oS_COM_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/oS_COM_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.315ns  (logic 2.177ns (29.760%)  route 5.138ns (70.240%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[0]/C
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u4/CNT_SCAN_reg[0]/Q
                         net (fo=13, routed)          1.052     1.508    u4/CNT_SCAN_reg[0]
    SLICE_X84Y101        LUT2 (Prop_lut2_I0_O)        0.124     1.632 r  u4/CNT_SCAN1_carry_i_1/O
                         net (fo=1, routed)           0.547     2.179    u4/CNT_SCAN1_carry_i_1_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.759 r  u4/CNT_SCAN1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.759    u4/CNT_SCAN1_carry_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.873 r  u4/CNT_SCAN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.873    u4/CNT_SCAN1_carry__0_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.987 r  u4/CNT_SCAN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.987    u4/CNT_SCAN1_carry__1_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.215 f  u4/CNT_SCAN1_carry__2/CO[2]
                         net (fo=56, routed)          1.359     4.574    u4/CNT_SCAN1
    SLICE_X84Y104        LUT5 (Prop_lut5_I3_O)        0.313     4.887 r  u4/oS_COM[7]_i_9/O
                         net (fo=2, routed)           1.020     5.907    u4/oS_COM[7]_i_9_n_0
    SLICE_X84Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.031 r  u4/oS_COM[7]_i_3/O
                         net (fo=14, routed)          1.161     7.191    u4/oS_COM[7]_i_3_n_0
    SLICE_X85Y101        LUT6 (Prop_lut6_I4_O)        0.124     7.315 r  u4/oS_COM[4]_i_1/O
                         net (fo=1, routed)           0.000     7.315    u4/oS_COM[4]_i_1_n_0
    SLICE_X85Y101        FDRE                                         r  u4/oS_COM_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/oS_COM_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.284ns  (logic 2.177ns (29.886%)  route 5.107ns (70.114%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[0]/C
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u4/CNT_SCAN_reg[0]/Q
                         net (fo=13, routed)          1.052     1.508    u4/CNT_SCAN_reg[0]
    SLICE_X84Y101        LUT2 (Prop_lut2_I0_O)        0.124     1.632 r  u4/CNT_SCAN1_carry_i_1/O
                         net (fo=1, routed)           0.547     2.179    u4/CNT_SCAN1_carry_i_1_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.759 r  u4/CNT_SCAN1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.759    u4/CNT_SCAN1_carry_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.873 r  u4/CNT_SCAN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.873    u4/CNT_SCAN1_carry__0_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.987 r  u4/CNT_SCAN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.987    u4/CNT_SCAN1_carry__1_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.215 f  u4/CNT_SCAN1_carry__2/CO[2]
                         net (fo=56, routed)          1.416     4.630    u4/CNT_SCAN1
    SLICE_X82Y100        LUT6 (Prop_lut6_I4_O)        0.313     4.943 r  u4/oS_COM[7]_i_6/O
                         net (fo=1, routed)           0.444     5.387    u4/oS_COM[7]_i_6_n_0
    SLICE_X82Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.511 r  u4/oS_COM[7]_i_2/O
                         net (fo=15, routed)          1.649     7.160    u4/oS_COM[7]_i_2_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I2_O)        0.124     7.284 r  u4/oS_COM[7]_i_1/O
                         net (fo=1, routed)           0.000     7.284    u4/oS_COM[7]_i_1_n_0
    SLICE_X85Y107        FDRE                                         r  u4/oS_COM_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/oS_COM_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.282ns  (logic 2.177ns (29.894%)  route 5.105ns (70.106%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[0]/C
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u4/CNT_SCAN_reg[0]/Q
                         net (fo=13, routed)          1.052     1.508    u4/CNT_SCAN_reg[0]
    SLICE_X84Y101        LUT2 (Prop_lut2_I0_O)        0.124     1.632 r  u4/CNT_SCAN1_carry_i_1/O
                         net (fo=1, routed)           0.547     2.179    u4/CNT_SCAN1_carry_i_1_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.759 r  u4/CNT_SCAN1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.759    u4/CNT_SCAN1_carry_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.873 r  u4/CNT_SCAN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.873    u4/CNT_SCAN1_carry__0_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.987 r  u4/CNT_SCAN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.987    u4/CNT_SCAN1_carry__1_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.215 f  u4/CNT_SCAN1_carry__2/CO[2]
                         net (fo=56, routed)          1.416     4.630    u4/CNT_SCAN1
    SLICE_X82Y100        LUT6 (Prop_lut6_I4_O)        0.313     4.943 r  u4/oS_COM[7]_i_6/O
                         net (fo=1, routed)           0.444     5.387    u4/oS_COM[7]_i_6_n_0
    SLICE_X82Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.511 r  u4/oS_COM[7]_i_2/O
                         net (fo=15, routed)          1.647     7.158    u4/oS_COM[7]_i_2_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I3_O)        0.124     7.282 r  u4/oS_COM[6]_i_1/O
                         net (fo=1, routed)           0.000     7.282    u4/oS_COM[6]_i_1_n_0
    SLICE_X85Y107        FDRE                                         r  u4/oS_COM_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/oS_ENS_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.148ns  (logic 2.177ns (30.455%)  route 4.971ns (69.545%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[0]/C
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u4/CNT_SCAN_reg[0]/Q
                         net (fo=13, routed)          1.052     1.508    u4/CNT_SCAN_reg[0]
    SLICE_X84Y101        LUT2 (Prop_lut2_I0_O)        0.124     1.632 r  u4/CNT_SCAN1_carry_i_1/O
                         net (fo=1, routed)           0.547     2.179    u4/CNT_SCAN1_carry_i_1_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.759 r  u4/CNT_SCAN1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.759    u4/CNT_SCAN1_carry_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.873 r  u4/CNT_SCAN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.873    u4/CNT_SCAN1_carry__0_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.987 r  u4/CNT_SCAN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.987    u4/CNT_SCAN1_carry__1_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.215 f  u4/CNT_SCAN1_carry__2/CO[2]
                         net (fo=56, routed)          1.416     4.630    u4/CNT_SCAN1
    SLICE_X82Y100        LUT6 (Prop_lut6_I4_O)        0.313     4.943 r  u4/oS_COM[7]_i_6/O
                         net (fo=1, routed)           0.444     5.387    u4/oS_COM[7]_i_6_n_0
    SLICE_X82Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.511 r  u4/oS_COM[7]_i_2/O
                         net (fo=15, routed)          1.513     7.024    u4/oS_COM[7]_i_2_n_0
    SLICE_X84Y106        LUT6 (Prop_lut6_I0_O)        0.124     7.148 r  u4/oS_ENS[0]_i_1/O
                         net (fo=1, routed)           0.000     7.148    u4/oS_ENS[0]_i_1_n_0
    SLICE_X84Y106        FDRE                                         r  u4/oS_ENS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/oS_COM_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.138ns  (logic 2.177ns (30.499%)  route 4.961ns (69.501%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[0]/C
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u4/CNT_SCAN_reg[0]/Q
                         net (fo=13, routed)          1.052     1.508    u4/CNT_SCAN_reg[0]
    SLICE_X84Y101        LUT2 (Prop_lut2_I0_O)        0.124     1.632 r  u4/CNT_SCAN1_carry_i_1/O
                         net (fo=1, routed)           0.547     2.179    u4/CNT_SCAN1_carry_i_1_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.759 r  u4/CNT_SCAN1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.759    u4/CNT_SCAN1_carry_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.873 r  u4/CNT_SCAN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.873    u4/CNT_SCAN1_carry__0_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.987 r  u4/CNT_SCAN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.987    u4/CNT_SCAN1_carry__1_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.215 f  u4/CNT_SCAN1_carry__2/CO[2]
                         net (fo=56, routed)          1.359     4.574    u4/CNT_SCAN1
    SLICE_X84Y104        LUT5 (Prop_lut5_I3_O)        0.313     4.887 r  u4/oS_COM[7]_i_9/O
                         net (fo=2, routed)           1.020     5.907    u4/oS_COM[7]_i_9_n_0
    SLICE_X84Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.031 r  u4/oS_COM[7]_i_3/O
                         net (fo=14, routed)          0.983     7.014    u4/oS_COM[7]_i_3_n_0
    SLICE_X85Y101        LUT6 (Prop_lut6_I4_O)        0.124     7.138 r  u4/oS_COM[3]_i_1/O
                         net (fo=1, routed)           0.000     7.138    u4/oS_COM[3]_i_1_n_0
    SLICE_X85Y101        FDRE                                         r  u4/oS_COM_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/oS_ENS_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.133ns  (logic 2.177ns (30.519%)  route 4.956ns (69.481%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[0]/C
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u4/CNT_SCAN_reg[0]/Q
                         net (fo=13, routed)          1.052     1.508    u4/CNT_SCAN_reg[0]
    SLICE_X84Y101        LUT2 (Prop_lut2_I0_O)        0.124     1.632 r  u4/CNT_SCAN1_carry_i_1/O
                         net (fo=1, routed)           0.547     2.179    u4/CNT_SCAN1_carry_i_1_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.759 r  u4/CNT_SCAN1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.759    u4/CNT_SCAN1_carry_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.873 r  u4/CNT_SCAN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.873    u4/CNT_SCAN1_carry__0_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.987 r  u4/CNT_SCAN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.987    u4/CNT_SCAN1_carry__1_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.215 f  u4/CNT_SCAN1_carry__2/CO[2]
                         net (fo=56, routed)          1.416     4.630    u4/CNT_SCAN1
    SLICE_X82Y100        LUT6 (Prop_lut6_I4_O)        0.313     4.943 r  u4/oS_COM[7]_i_6/O
                         net (fo=1, routed)           0.444     5.387    u4/oS_COM[7]_i_6_n_0
    SLICE_X82Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.511 r  u4/oS_COM[7]_i_2/O
                         net (fo=15, routed)          1.498     7.009    u4/oS_COM[7]_i_2_n_0
    SLICE_X85Y106        LUT6 (Prop_lut6_I2_O)        0.124     7.133 r  u4/oS_ENS[1]_i_1/O
                         net (fo=1, routed)           0.000     7.133    u4/oS_ENS[1]_i_1_n_0
    SLICE_X85Y106        FDRE                                         r  u4/oS_ENS_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/CNT_SCAN_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y102        FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[15]/C
    SLICE_X81Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/CNT_SCAN_reg[15]/Q
                         net (fo=4, routed)           0.170     0.311    u4/CNT_SCAN_reg[15]
    SLICE_X81Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  u4/CNT_SCAN[12]_i_2/O
                         net (fo=1, routed)           0.000     0.356    u4/CNT_SCAN[12]_i_2_n_0
    SLICE_X81Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  u4/CNT_SCAN_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    u4/CNT_SCAN_reg[12]_i_1_n_4
    SLICE_X81Y102        FDRE                                         r  u4/CNT_SCAN_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/CNT_SCAN_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y105        FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[27]/C
    SLICE_X81Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/CNT_SCAN_reg[27]/Q
                         net (fo=4, routed)           0.170     0.311    u4/CNT_SCAN_reg[27]
    SLICE_X81Y105        LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  u4/CNT_SCAN[24]_i_2/O
                         net (fo=1, routed)           0.000     0.356    u4/CNT_SCAN[24]_i_2_n_0
    SLICE_X81Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  u4/CNT_SCAN_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    u4/CNT_SCAN_reg[24]_i_1_n_4
    SLICE_X81Y105        FDRE                                         r  u4/CNT_SCAN_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/CNT_SCAN_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[31]/C
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/CNT_SCAN_reg[31]/Q
                         net (fo=4, routed)           0.170     0.311    u4/CNT_SCAN_reg[31]
    SLICE_X81Y106        LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  u4/CNT_SCAN[28]_i_2/O
                         net (fo=1, routed)           0.000     0.356    u4/CNT_SCAN[28]_i_2_n_0
    SLICE_X81Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  u4/CNT_SCAN_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    u4/CNT_SCAN_reg[28]_i_1_n_4
    SLICE_X81Y106        FDRE                                         r  u4/CNT_SCAN_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/CNT_SCAN_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y102        FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[12]/C
    SLICE_X81Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/CNT_SCAN_reg[12]/Q
                         net (fo=4, routed)           0.168     0.309    u4/CNT_SCAN_reg[12]
    SLICE_X81Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  u4/CNT_SCAN[12]_i_5/O
                         net (fo=1, routed)           0.000     0.354    u4/CNT_SCAN[12]_i_5_n_0
    SLICE_X81Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.424 r  u4/CNT_SCAN_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.424    u4/CNT_SCAN_reg[12]_i_1_n_7
    SLICE_X81Y102        FDRE                                         r  u4/CNT_SCAN_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/CNT_SCAN_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y103        FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[16]/C
    SLICE_X81Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/CNT_SCAN_reg[16]/Q
                         net (fo=4, routed)           0.168     0.309    u4/CNT_SCAN_reg[16]
    SLICE_X81Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  u4/CNT_SCAN[16]_i_5/O
                         net (fo=1, routed)           0.000     0.354    u4/CNT_SCAN[16]_i_5_n_0
    SLICE_X81Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.424 r  u4/CNT_SCAN_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.424    u4/CNT_SCAN_reg[16]_i_1_n_7
    SLICE_X81Y103        FDRE                                         r  u4/CNT_SCAN_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/CNT_SCAN_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y104        FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[20]/C
    SLICE_X81Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/CNT_SCAN_reg[20]/Q
                         net (fo=4, routed)           0.168     0.309    u4/CNT_SCAN_reg[20]
    SLICE_X81Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  u4/CNT_SCAN[20]_i_5/O
                         net (fo=1, routed)           0.000     0.354    u4/CNT_SCAN[20]_i_5_n_0
    SLICE_X81Y104        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.424 r  u4/CNT_SCAN_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.424    u4/CNT_SCAN_reg[20]_i_1_n_7
    SLICE_X81Y104        FDRE                                         r  u4/CNT_SCAN_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/CNT_SCAN_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y105        FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[24]/C
    SLICE_X81Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/CNT_SCAN_reg[24]/Q
                         net (fo=4, routed)           0.168     0.309    u4/CNT_SCAN_reg[24]
    SLICE_X81Y105        LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  u4/CNT_SCAN[24]_i_5/O
                         net (fo=1, routed)           0.000     0.354    u4/CNT_SCAN[24]_i_5_n_0
    SLICE_X81Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.424 r  u4/CNT_SCAN_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.424    u4/CNT_SCAN_reg[24]_i_1_n_7
    SLICE_X81Y105        FDRE                                         r  u4/CNT_SCAN_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/CNT_SCAN_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[28]/C
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/CNT_SCAN_reg[28]/Q
                         net (fo=4, routed)           0.168     0.309    u4/CNT_SCAN_reg[28]
    SLICE_X81Y106        LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  u4/CNT_SCAN[28]_i_5/O
                         net (fo=1, routed)           0.000     0.354    u4/CNT_SCAN[28]_i_5_n_0
    SLICE_X81Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.424 r  u4/CNT_SCAN_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.424    u4/CNT_SCAN_reg[28]_i_1_n_7
    SLICE_X81Y106        FDRE                                         r  u4/CNT_SCAN_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/CNT_SCAN_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[8]/C
    SLICE_X81Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/CNT_SCAN_reg[8]/Q
                         net (fo=4, routed)           0.168     0.309    u4/CNT_SCAN_reg[8]
    SLICE_X81Y101        LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  u4/CNT_SCAN[8]_i_5/O
                         net (fo=1, routed)           0.000     0.354    u4/CNT_SCAN[8]_i_5_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.424 r  u4/CNT_SCAN_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.424    u4/CNT_SCAN_reg[8]_i_1_n_7
    SLICE_X81Y101        FDRE                                         r  u4/CNT_SCAN_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/CNT_SCAN_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.249ns (57.723%)  route 0.182ns (42.277%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[11]/C
    SLICE_X81Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/CNT_SCAN_reg[11]/Q
                         net (fo=4, routed)           0.182     0.323    u4/CNT_SCAN_reg[11]
    SLICE_X81Y101        LUT2 (Prop_lut2_I0_O)        0.045     0.368 r  u4/CNT_SCAN[8]_i_2/O
                         net (fo=1, routed)           0.000     0.368    u4/CNT_SCAN[8]_i_2_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.431 r  u4/CNT_SCAN_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.431    u4/CNT_SCAN_reg[8]_i_1_n_4
    SLICE_X81Y101        FDRE                                         r  u4/CNT_SCAN_reg[11]/D
  -------------------------------------------------------------------    -------------------





