

================================================================
== Vitis HLS Report for 'gauss'
================================================================
* Date:           Wed Nov  8 11:16:39 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        gauss.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.35 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max  |   Type  |
    +---------+---------+----------+----------+------+-------+---------+
    |     1178|    53198|  3.946 us|  0.178 ms|  1179|  53199|     none|
    +---------+---------+----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |                      |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency  |  achieved |   target  |  Count | Pipelined|
        +----------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_13_1     |      840|    49980|  56 ~ 3332|          -|          -|      15|        no|
        | + VITIS_LOOP_15_2    |       54|     3330|   54 ~ 222|          -|          -|  1 ~ 15|        no|
        |  ++ VITIS_LOOP_18_3  |       25|      193|         14|         12|          1|  2 ~ 16|       yes|
        |- VITIS_LOOP_30_4     |      336|     3216|   21 ~ 201|          -|          -|      16|        no|
        | + VITIS_LOOP_33_5    |        3|      183|         14|         12|          1|  0 ~ 15|       yes|
        +----------------------+---------+---------+-----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 14
  * Pipeline-1: initiation interval (II) = 12, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 75
* Pipeline : 2
  Pipeline-0 : II = 12, D = 14, States = { 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
  Pipeline-1 : II = 12, D = 14, States = { 47 48 49 50 51 52 53 54 55 56 57 58 59 60 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 45 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 31 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 17 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 3 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 61 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 47 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 45 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%reuse_addr_reg14 = alloca i32 1"   --->   Operation 76 'alloca' 'reuse_addr_reg14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%reuse_reg13 = alloca i32 1"   --->   Operation 77 'alloca' 'reuse_reg13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 78 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 79 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 80 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.38ns)   --->   "%br_ln13 = br void %.lr.ph13" [gauss.cpp:13]   --->   Operation 87 'br' 'br_ln13' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%indvars_iv28 = phi i5 %add_ln13, void %._crit_edge14, i5 1, void" [gauss.cpp:13]   --->   Operation 88 'phi' 'indvars_iv28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%norm = phi i4 %add_ln15, void %._crit_edge14, i4 0, void" [gauss.cpp:15]   --->   Operation 89 'phi' 'norm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.65ns)   --->   "%icmp_ln13 = icmp_eq  i4 %norm, i4 15" [gauss.cpp:13]   --->   Operation 90 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15"   --->   Operation 91 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.70ns)   --->   "%add_ln15 = add i4 %norm, i4 1" [gauss.cpp:15]   --->   Operation 92 'add' 'add_ln15' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %.lr.ph13.split, void %.preheader.preheader" [gauss.cpp:13]   --->   Operation 93 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i4 %norm" [gauss.cpp:13]   --->   Operation 94 'zext' 'zext_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [gauss.cpp:8]   --->   Operation 95 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %norm, i4 0" [gauss.cpp:15]   --->   Operation 96 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %norm, i4 %norm" [gauss.cpp:15]   --->   Operation 97 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i8 %tmp" [gauss.cpp:22]   --->   Operation 98 'zext' 'zext_ln22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln13" [gauss.cpp:22]   --->   Operation 99 'getelementptr' 'B_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln22" [gauss.cpp:17]   --->   Operation 100 'getelementptr' 'A_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.38ns)   --->   "%br_ln15 = br void %.lr.ph8" [gauss.cpp:15]   --->   Operation 101 'br' 'br_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.38>
ST_2 : Operation 102 [1/1] (0.38ns)   --->   "%br_ln30 = br void %.preheader" [gauss.cpp:30]   --->   Operation 102 'br' 'br_ln30' <Predicate = (icmp_ln13)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.19>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%row_1 = phi i5 %add_ln15_1, void %._crit_edge9, i5 %indvars_iv28, void %.lr.ph13.split" [gauss.cpp:15]   --->   Operation 103 'phi' 'row_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.63ns)   --->   "%icmp_ln15 = icmp_eq  i5 %row_1, i5 16" [gauss.cpp:15]   --->   Operation 104 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%empty_9 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 15, i64 0"   --->   Operation 105 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %.lr.ph8.split, void %._crit_edge14" [gauss.cpp:15]   --->   Operation 106 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i5 %row_1" [gauss.cpp:17]   --->   Operation 107 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln17, i4 %norm" [gauss.cpp:17]   --->   Operation 108 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i8 %add_ln" [gauss.cpp:17]   --->   Operation 109 'zext' 'zext_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln17" [gauss.cpp:17]   --->   Operation 110 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (1.19ns)   --->   "%A_load = load i8 %A_addr_1" [gauss.cpp:17]   --->   Operation 111 'load' 'A_load' <Predicate = (!icmp_ln15)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 112 [2/2] (1.19ns)   --->   "%A_load_1 = load i8 %A_addr" [gauss.cpp:17]   --->   Operation 112 'load' 'A_load_1' <Predicate = (!icmp_ln15)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 113 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 113 'store' 'store_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.38>
ST_3 : Operation 114 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 114 'store' 'store_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.38>
ST_3 : Operation 115 [1/1] (0.70ns)   --->   "%add_ln13 = add i5 %indvars_iv28, i5 1" [gauss.cpp:13]   --->   Operation 115 'add' 'add_ln13' <Predicate = (icmp_ln15)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph13"   --->   Operation 116 'br' 'br_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.19>
ST_4 : Operation 117 [1/2] (1.19ns)   --->   "%A_load = load i8 %A_addr_1" [gauss.cpp:17]   --->   Operation 117 'load' 'A_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 118 [1/2] (1.19ns)   --->   "%A_load_1 = load i8 %A_addr" [gauss.cpp:17]   --->   Operation 118 'load' 'A_load_1' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %A_load" [gauss.cpp:17]   --->   Operation 119 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln17_1 = bitcast i32 %A_load_1" [gauss.cpp:17]   --->   Operation 120 'bitcast' 'bitcast_ln17_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [12/12] (2.32ns)   --->   "%multiplier = fdiv i32 %bitcast_ln17, i32 %bitcast_ln17_1" [gauss.cpp:17]   --->   Operation 121 'fdiv' 'multiplier' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 122 [11/12] (2.32ns)   --->   "%multiplier = fdiv i32 %bitcast_ln17, i32 %bitcast_ln17_1" [gauss.cpp:17]   --->   Operation 122 'fdiv' 'multiplier' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 123 [10/12] (2.32ns)   --->   "%multiplier = fdiv i32 %bitcast_ln17, i32 %bitcast_ln17_1" [gauss.cpp:17]   --->   Operation 123 'fdiv' 'multiplier' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 124 [9/12] (2.32ns)   --->   "%multiplier = fdiv i32 %bitcast_ln17, i32 %bitcast_ln17_1" [gauss.cpp:17]   --->   Operation 124 'fdiv' 'multiplier' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 125 [8/12] (2.32ns)   --->   "%multiplier = fdiv i32 %bitcast_ln17, i32 %bitcast_ln17_1" [gauss.cpp:17]   --->   Operation 125 'fdiv' 'multiplier' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 126 [7/12] (2.32ns)   --->   "%multiplier = fdiv i32 %bitcast_ln17, i32 %bitcast_ln17_1" [gauss.cpp:17]   --->   Operation 126 'fdiv' 'multiplier' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 127 [6/12] (2.32ns)   --->   "%multiplier = fdiv i32 %bitcast_ln17, i32 %bitcast_ln17_1" [gauss.cpp:17]   --->   Operation 127 'fdiv' 'multiplier' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 128 [5/12] (2.32ns)   --->   "%multiplier = fdiv i32 %bitcast_ln17, i32 %bitcast_ln17_1" [gauss.cpp:17]   --->   Operation 128 'fdiv' 'multiplier' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 129 [4/12] (2.32ns)   --->   "%multiplier = fdiv i32 %bitcast_ln17, i32 %bitcast_ln17_1" [gauss.cpp:17]   --->   Operation 129 'fdiv' 'multiplier' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 130 [3/12] (2.32ns)   --->   "%multiplier = fdiv i32 %bitcast_ln17, i32 %bitcast_ln17_1" [gauss.cpp:17]   --->   Operation 130 'fdiv' 'multiplier' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 131 [2/12] (2.32ns)   --->   "%multiplier = fdiv i32 %bitcast_ln17, i32 %bitcast_ln17_1" [gauss.cpp:17]   --->   Operation 131 'fdiv' 'multiplier' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i5 %row_1" [gauss.cpp:15]   --->   Operation 132 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [gauss.cpp:8]   --->   Operation 133 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln17, i4 0" [gauss.cpp:17]   --->   Operation 134 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 135 [1/12] (2.32ns)   --->   "%multiplier = fdiv i32 %bitcast_ln17, i32 %bitcast_ln17_1" [gauss.cpp:17]   --->   Operation 135 'fdiv' 'multiplier' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 136 [1/1] (0.38ns)   --->   "%br_ln18 = br void" [gauss.cpp:18]   --->   Operation 136 'br' 'br_ln18' <Predicate = true> <Delay = 0.38>

State 17 <SV = 16> <Delay = 1.90>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%col_2 = phi i64 %add_ln18, void %.split5, i64 %zext_ln13, void %.lr.ph8.split" [gauss.cpp:18]   --->   Operation 137 'phi' 'col_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 138 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (1.06ns)   --->   "%icmp_ln18 = icmp_eq  i64 %col_2, i64 16" [gauss.cpp:18]   --->   Operation 139 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 16, i64 0"   --->   Operation 140 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %.split5, void %._crit_edge9" [gauss.cpp:18]   --->   Operation 141 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%empty_11 = trunc i64 %col_2" [gauss.cpp:18]   --->   Operation 142 'trunc' 'empty_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (0.70ns)   --->   "%add_ln20 = add i8 %empty_11, i8 %tmp_2" [gauss.cpp:20]   --->   Operation 143 'add' 'add_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i8 %add_ln20" [gauss.cpp:20]   --->   Operation 144 'zext' 'zext_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln20" [gauss.cpp:20]   --->   Operation 145 'getelementptr' 'A_addr_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 146 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 147 [2/2] (1.19ns)   --->   "%A_load_4 = load i8 %A_addr_4" [gauss.cpp:20]   --->   Operation 147 'load' 'A_load_4' <Predicate = (!icmp_ln18)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 148 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln20" [gauss.cpp:20]   --->   Operation 148 'icmp' 'addr_cmp' <Predicate = (!icmp_ln18)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 149 [1/1] (0.70ns)   --->   "%add_ln20_1 = add i8 %empty_11, i8 %shl_ln" [gauss.cpp:20]   --->   Operation 149 'add' 'add_ln20_1' <Predicate = (!icmp_ln18)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i8 %add_ln20_1" [gauss.cpp:20]   --->   Operation 150 'zext' 'zext_ln20_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 %zext_ln20_1" [gauss.cpp:20]   --->   Operation 151 'getelementptr' 'A_addr_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 152 [2/2] (1.19ns)   --->   "%A_load_5 = load i8 %A_addr_5" [gauss.cpp:20]   --->   Operation 152 'load' 'A_load_5' <Predicate = (!icmp_ln18)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 153 [1/1] (0.38ns)   --->   "%store_ln20 = store i64 %zext_ln20_1, i64 %reuse_addr_reg" [gauss.cpp:20]   --->   Operation 153 'store' 'store_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.38>

State 18 <SV = 17> <Delay = 1.42>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 154 'load' 'reuse_reg_load' <Predicate = (!icmp_ln18 & addr_cmp)> <Delay = 0.00>
ST_18 : Operation 155 [1/2] (1.19ns)   --->   "%A_load_4 = load i8 %A_addr_4" [gauss.cpp:20]   --->   Operation 155 'load' 'A_load_4' <Predicate = (!icmp_ln18)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 156 [1/1] (0.22ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %A_load_4" [gauss.cpp:20]   --->   Operation 156 'select' 'reuse_select' <Predicate = (!icmp_ln18)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 157 [1/2] (1.19ns)   --->   "%A_load_5 = load i8 %A_addr_5" [gauss.cpp:20]   --->   Operation 157 'load' 'A_load_5' <Predicate = (!icmp_ln18)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %reuse_select" [gauss.cpp:20]   --->   Operation 158 'bitcast' 'bitcast_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_19 : Operation 159 [4/4] (2.32ns)   --->   "%mul2 = fmul i32 %bitcast_ln20, i32 %multiplier" [gauss.cpp:20]   --->   Operation 159 'fmul' 'mul2' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 160 [3/4] (2.32ns)   --->   "%mul2 = fmul i32 %bitcast_ln20, i32 %multiplier" [gauss.cpp:20]   --->   Operation 160 'fmul' 'mul2' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 161 [2/4] (2.32ns)   --->   "%mul2 = fmul i32 %bitcast_ln20, i32 %multiplier" [gauss.cpp:20]   --->   Operation 161 'fmul' 'mul2' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.32>
ST_22 : Operation 162 [1/4] (2.32ns)   --->   "%mul2 = fmul i32 %bitcast_ln20, i32 %multiplier" [gauss.cpp:20]   --->   Operation 162 'fmul' 'mul2' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.34>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln20_1 = bitcast i32 %A_load_5" [gauss.cpp:20]   --->   Operation 163 'bitcast' 'bitcast_ln20_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 164 [7/7] (2.34ns)   --->   "%sub = fsub i32 %bitcast_ln20_1, i32 %mul2" [gauss.cpp:20]   --->   Operation 164 'fsub' 'sub' <Predicate = (!icmp_ln18)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 165 [6/7] (2.34ns)   --->   "%sub = fsub i32 %bitcast_ln20_1, i32 %mul2" [gauss.cpp:20]   --->   Operation 165 'fsub' 'sub' <Predicate = (!icmp_ln18)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.34>
ST_25 : Operation 166 [5/7] (2.34ns)   --->   "%sub = fsub i32 %bitcast_ln20_1, i32 %mul2" [gauss.cpp:20]   --->   Operation 166 'fsub' 'sub' <Predicate = (!icmp_ln18)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 167 [4/7] (2.34ns)   --->   "%sub = fsub i32 %bitcast_ln20_1, i32 %mul2" [gauss.cpp:20]   --->   Operation 167 'fsub' 'sub' <Predicate = (!icmp_ln18)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.34>
ST_27 : Operation 168 [3/7] (2.34ns)   --->   "%sub = fsub i32 %bitcast_ln20_1, i32 %mul2" [gauss.cpp:20]   --->   Operation 168 'fsub' 'sub' <Predicate = (!icmp_ln18)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.34>
ST_28 : Operation 169 [2/7] (2.34ns)   --->   "%sub = fsub i32 %bitcast_ln20_1, i32 %mul2" [gauss.cpp:20]   --->   Operation 169 'fsub' 'sub' <Predicate = (!icmp_ln18)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 170 [1/1] (1.14ns)   --->   "%add_ln18 = add i64 %col_2, i64 1" [gauss.cpp:18]   --->   Operation 170 'add' 'add_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.34>
ST_29 : Operation 171 [1/7] (2.34ns)   --->   "%sub = fsub i32 %bitcast_ln20_1, i32 %mul2" [gauss.cpp:20]   --->   Operation 171 'fsub' 'sub' <Predicate = (!icmp_ln18)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.19>
ST_30 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [gauss.cpp:8]   --->   Operation 172 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_30 : Operation 173 [1/1] (0.00ns)   --->   "%bitcast_ln20_2 = bitcast i32 %sub" [gauss.cpp:20]   --->   Operation 173 'bitcast' 'bitcast_ln20_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_30 : Operation 174 [1/1] (1.19ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_2, i8 %A_addr_5" [gauss.cpp:20]   --->   Operation 174 'store' 'store_ln20' <Predicate = (!icmp_ln18)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_30 : Operation 175 [1/1] (0.38ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_2, i32 %reuse_reg" [gauss.cpp:20]   --->   Operation 175 'store' 'store_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.38>
ST_30 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 176 'br' 'br_ln0' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 31 <SV = 17> <Delay = 0.70>
ST_31 : Operation 177 [2/2] (0.69ns)   --->   "%B_load_1 = load i4 %B_addr" [gauss.cpp:22]   --->   Operation 177 'load' 'B_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 178 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr i32 %B, i64 0, i64 %zext_ln15" [gauss.cpp:22]   --->   Operation 178 'getelementptr' 'B_addr_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 179 [1/1] (0.70ns)   --->   "%add_ln15_1 = add i5 %row_1, i5 1" [gauss.cpp:15]   --->   Operation 179 'add' 'add_ln15_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 18> <Delay = 0.69>
ST_32 : Operation 180 [1/2] (0.69ns)   --->   "%B_load_1 = load i4 %B_addr" [gauss.cpp:22]   --->   Operation 180 'load' 'B_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 33 <SV = 19> <Delay = 2.32>
ST_33 : Operation 181 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i32 %B_load_1" [gauss.cpp:22]   --->   Operation 181 'bitcast' 'bitcast_ln22' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 182 [4/4] (2.32ns)   --->   "%mul1 = fmul i32 %bitcast_ln22, i32 %multiplier" [gauss.cpp:22]   --->   Operation 182 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 20> <Delay = 2.32>
ST_34 : Operation 183 [3/4] (2.32ns)   --->   "%mul1 = fmul i32 %bitcast_ln22, i32 %multiplier" [gauss.cpp:22]   --->   Operation 183 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 21> <Delay = 2.32>
ST_35 : Operation 184 [2/4] (2.32ns)   --->   "%mul1 = fmul i32 %bitcast_ln22, i32 %multiplier" [gauss.cpp:22]   --->   Operation 184 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 185 [2/2] (0.69ns)   --->   "%B_load_2 = load i4 %B_addr_2" [gauss.cpp:22]   --->   Operation 185 'load' 'B_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 36 <SV = 22> <Delay = 2.32>
ST_36 : Operation 186 [1/4] (2.32ns)   --->   "%mul1 = fmul i32 %bitcast_ln22, i32 %multiplier" [gauss.cpp:22]   --->   Operation 186 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 187 [1/2] (0.69ns)   --->   "%B_load_2 = load i4 %B_addr_2" [gauss.cpp:22]   --->   Operation 187 'load' 'B_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 37 <SV = 23> <Delay = 2.34>
ST_37 : Operation 188 [1/1] (0.00ns)   --->   "%bitcast_ln22_1 = bitcast i32 %B_load_2" [gauss.cpp:22]   --->   Operation 188 'bitcast' 'bitcast_ln22_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 189 [7/7] (2.34ns)   --->   "%sub2 = fsub i32 %bitcast_ln22_1, i32 %mul1" [gauss.cpp:22]   --->   Operation 189 'fsub' 'sub2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 24> <Delay = 2.34>
ST_38 : Operation 190 [6/7] (2.34ns)   --->   "%sub2 = fsub i32 %bitcast_ln22_1, i32 %mul1" [gauss.cpp:22]   --->   Operation 190 'fsub' 'sub2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 25> <Delay = 2.34>
ST_39 : Operation 191 [5/7] (2.34ns)   --->   "%sub2 = fsub i32 %bitcast_ln22_1, i32 %mul1" [gauss.cpp:22]   --->   Operation 191 'fsub' 'sub2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 26> <Delay = 2.34>
ST_40 : Operation 192 [4/7] (2.34ns)   --->   "%sub2 = fsub i32 %bitcast_ln22_1, i32 %mul1" [gauss.cpp:22]   --->   Operation 192 'fsub' 'sub2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 27> <Delay = 2.34>
ST_41 : Operation 193 [3/7] (2.34ns)   --->   "%sub2 = fsub i32 %bitcast_ln22_1, i32 %mul1" [gauss.cpp:22]   --->   Operation 193 'fsub' 'sub2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 28> <Delay = 2.34>
ST_42 : Operation 194 [2/7] (2.34ns)   --->   "%sub2 = fsub i32 %bitcast_ln22_1, i32 %mul1" [gauss.cpp:22]   --->   Operation 194 'fsub' 'sub2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 29> <Delay = 2.34>
ST_43 : Operation 195 [1/7] (2.34ns)   --->   "%sub2 = fsub i32 %bitcast_ln22_1, i32 %mul1" [gauss.cpp:22]   --->   Operation 195 'fsub' 'sub2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 30> <Delay = 0.69>
ST_44 : Operation 196 [1/1] (0.00ns)   --->   "%bitcast_ln22_2 = bitcast i32 %sub2" [gauss.cpp:22]   --->   Operation 196 'bitcast' 'bitcast_ln22_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 197 [1/1] (0.69ns)   --->   "%store_ln22 = store i32 %bitcast_ln22_2, i4 %B_addr_2" [gauss.cpp:22]   --->   Operation 197 'store' 'store_ln22' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_44 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph8"   --->   Operation 198 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 45 <SV = 2> <Delay = 0.69>
ST_45 : Operation 199 [1/1] (0.00ns)   --->   "%row = phi i5 %add_ln30, void %._crit_edge.loopexit, i5 15, void %.preheader.preheader" [gauss.cpp:30]   --->   Operation 199 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %row, i32 4" [gauss.cpp:30]   --->   Operation 200 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 201 [1/1] (0.00ns)   --->   "%empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 201 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %tmp_1, void %.split3, void" [gauss.cpp:30]   --->   Operation 202 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i5 %row" [gauss.cpp:30]   --->   Operation 203 'zext' 'zext_ln30' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 204 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B, i64 0, i64 %zext_ln30" [gauss.cpp:32]   --->   Operation 204 'getelementptr' 'B_addr_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 205 [2/2] (0.69ns)   --->   "%B_load = load i4 %B_addr_1" [gauss.cpp:32]   --->   Operation 205 'load' 'B_load' <Predicate = (!tmp_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_45 : Operation 206 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg13"   --->   Operation 206 'store' 'store_ln0' <Predicate = (!tmp_1)> <Delay = 0.38>
ST_45 : Operation 207 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg14"   --->   Operation 207 'store' 'store_ln0' <Predicate = (!tmp_1)> <Delay = 0.38>
ST_45 : Operation 208 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [gauss.cpp:39]   --->   Operation 208 'ret' 'ret_ln39' <Predicate = (tmp_1)> <Delay = 0.00>

State 46 <SV = 3> <Delay = 1.39>
ST_46 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i5 %row" [gauss.cpp:30]   --->   Operation 209 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i5 %row" [gauss.cpp:30]   --->   Operation 210 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 211 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [gauss.cpp:8]   --->   Operation 211 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 212 [1/2] (0.69ns)   --->   "%B_load = load i4 %B_addr_1" [gauss.cpp:32]   --->   Operation 212 'load' 'B_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_46 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %B_load" [gauss.cpp:32]   --->   Operation 213 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 214 [1/1] (0.00ns)   --->   "%X_addr = getelementptr i32 %X, i64 0, i64 %zext_ln30" [gauss.cpp:32]   --->   Operation 214 'getelementptr' 'X_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 215 [1/1] (0.69ns)   --->   "%store_ln32 = store i32 %B_load, i4 %X_addr" [gauss.cpp:32]   --->   Operation 215 'store' 'store_ln32' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_46 : Operation 216 [1/1] (0.00ns)   --->   "%empty_13 = trunc i5 %row" [gauss.cpp:30]   --->   Operation 216 'trunc' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_13, i4 0" [gauss.cpp:30]   --->   Operation 217 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 218 [1/1] (0.38ns)   --->   "%br_ln33 = br void" [gauss.cpp:33]   --->   Operation 218 'br' 'br_ln33' <Predicate = true> <Delay = 0.38>

State 47 <SV = 4> <Delay = 1.90>
ST_47 : Operation 219 [1/1] (0.00ns)   --->   "%col_1 = phi i63 %add_ln33, void %.split, i63 15, void %.split3" [gauss.cpp:33]   --->   Operation 219 'phi' 'col_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 220 [1/1] (0.00ns)   --->   "%col_1_cast4 = zext i63 %col_1" [gauss.cpp:33]   --->   Operation 220 'zext' 'col_1_cast4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 221 [1/1] (1.05ns)   --->   "%icmp_ln33 = icmp_ugt  i63 %col_1, i63 %zext_ln30_2" [gauss.cpp:33]   --->   Operation 221 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %._crit_edge.loopexit, void %.split" [gauss.cpp:33]   --->   Operation 222 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 223 [1/1] (0.00ns)   --->   "%empty_16 = trunc i63 %col_1" [gauss.cpp:33]   --->   Operation 223 'trunc' 'empty_16' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_47 : Operation 224 [1/1] (0.70ns)   --->   "%add_ln35 = add i8 %empty_16, i8 %tmp_4" [gauss.cpp:35]   --->   Operation 224 'add' 'add_ln35' <Predicate = (icmp_ln33)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i8 %add_ln35" [gauss.cpp:35]   --->   Operation 225 'zext' 'zext_ln35' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_47 : Operation 226 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln35" [gauss.cpp:35]   --->   Operation 226 'getelementptr' 'A_addr_2' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_47 : Operation 227 [2/2] (1.19ns)   --->   "%A_load_2 = load i8 %A_addr_2" [gauss.cpp:35]   --->   Operation 227 'load' 'A_load_2' <Predicate = (icmp_ln33)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_47 : Operation 228 [1/1] (0.00ns)   --->   "%X_addr_1 = getelementptr i32 %X, i64 0, i64 %col_1_cast4" [gauss.cpp:35]   --->   Operation 228 'getelementptr' 'X_addr_1' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_47 : Operation 229 [1/1] (0.00ns)   --->   "%reuse_addr_reg14_load = load i64 %reuse_addr_reg14"   --->   Operation 229 'load' 'reuse_addr_reg14_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_47 : Operation 230 [2/2] (0.69ns)   --->   "%X_load = load i4 %X_addr_1" [gauss.cpp:35]   --->   Operation 230 'load' 'X_load' <Predicate = (icmp_ln33)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_47 : Operation 231 [1/1] (1.06ns)   --->   "%addr_cmp17 = icmp_eq  i64 %reuse_addr_reg14_load, i64 %col_1_cast4" [gauss.cpp:33]   --->   Operation 231 'icmp' 'addr_cmp17' <Predicate = (icmp_ln33)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 232 [1/1] (0.38ns)   --->   "%store_ln30 = store i64 %zext_ln30, i64 %reuse_addr_reg14" [gauss.cpp:30]   --->   Operation 232 'store' 'store_ln30' <Predicate = (icmp_ln33)> <Delay = 0.38>

State 48 <SV = 5> <Delay = 1.19>
ST_48 : Operation 233 [1/2] (1.19ns)   --->   "%A_load_2 = load i8 %A_addr_2" [gauss.cpp:35]   --->   Operation 233 'load' 'A_load_2' <Predicate = (icmp_ln33)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_48 : Operation 234 [1/1] (0.00ns)   --->   "%reuse_reg13_load = load i32 %reuse_reg13"   --->   Operation 234 'load' 'reuse_reg13_load' <Predicate = (icmp_ln33 & addr_cmp17)> <Delay = 0.00>
ST_48 : Operation 235 [1/2] (0.69ns)   --->   "%X_load = load i4 %X_addr_1" [gauss.cpp:35]   --->   Operation 235 'load' 'X_load' <Predicate = (icmp_ln33)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_48 : Operation 236 [1/1] (0.22ns)   --->   "%reuse_select18 = select i1 %addr_cmp17, i32 %reuse_reg13_load, i32 %X_load" [gauss.cpp:33]   --->   Operation 236 'select' 'reuse_select18' <Predicate = (icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 49 <SV = 6> <Delay = 2.32>
ST_49 : Operation 237 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %A_load_2" [gauss.cpp:35]   --->   Operation 237 'bitcast' 'bitcast_ln35' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_49 : Operation 238 [1/1] (0.00ns)   --->   "%bitcast_ln35_1 = bitcast i32 %reuse_select18" [gauss.cpp:35]   --->   Operation 238 'bitcast' 'bitcast_ln35_1' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_49 : Operation 239 [4/4] (2.32ns)   --->   "%mul = fmul i32 %bitcast_ln35, i32 %bitcast_ln35_1" [gauss.cpp:35]   --->   Operation 239 'fmul' 'mul' <Predicate = (icmp_ln33)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 7> <Delay = 2.32>
ST_50 : Operation 240 [1/1] (0.00ns)   --->   "%empty_14 = phi i32 %sub1, void %.split, i32 %bitcast_ln32, void %.split3" [gauss.cpp:35]   --->   Operation 240 'phi' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 241 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 241 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 242 [1/1] (0.00ns)   --->   "%empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 15, i64 0"   --->   Operation 242 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 243 [3/4] (2.32ns)   --->   "%mul = fmul i32 %bitcast_ln35, i32 %bitcast_ln35_1" [gauss.cpp:35]   --->   Operation 243 'fmul' 'mul' <Predicate = (icmp_ln33)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 8> <Delay = 2.32>
ST_51 : Operation 244 [2/4] (2.32ns)   --->   "%mul = fmul i32 %bitcast_ln35, i32 %bitcast_ln35_1" [gauss.cpp:35]   --->   Operation 244 'fmul' 'mul' <Predicate = (icmp_ln33)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 9> <Delay = 2.32>
ST_52 : Operation 245 [1/4] (2.32ns)   --->   "%mul = fmul i32 %bitcast_ln35, i32 %bitcast_ln35_1" [gauss.cpp:35]   --->   Operation 245 'fmul' 'mul' <Predicate = (icmp_ln33)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 10> <Delay = 2.34>
ST_53 : Operation 246 [7/7] (2.34ns)   --->   "%sub1 = fsub i32 %empty_14, i32 %mul" [gauss.cpp:35]   --->   Operation 246 'fsub' 'sub1' <Predicate = (icmp_ln33)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 11> <Delay = 2.34>
ST_54 : Operation 247 [6/7] (2.34ns)   --->   "%sub1 = fsub i32 %empty_14, i32 %mul" [gauss.cpp:35]   --->   Operation 247 'fsub' 'sub1' <Predicate = (icmp_ln33)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 12> <Delay = 2.34>
ST_55 : Operation 248 [5/7] (2.34ns)   --->   "%sub1 = fsub i32 %empty_14, i32 %mul" [gauss.cpp:35]   --->   Operation 248 'fsub' 'sub1' <Predicate = (icmp_ln33)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 13> <Delay = 2.34>
ST_56 : Operation 249 [4/7] (2.34ns)   --->   "%sub1 = fsub i32 %empty_14, i32 %mul" [gauss.cpp:35]   --->   Operation 249 'fsub' 'sub1' <Predicate = (icmp_ln33)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 14> <Delay = 2.34>
ST_57 : Operation 250 [3/7] (2.34ns)   --->   "%sub1 = fsub i32 %empty_14, i32 %mul" [gauss.cpp:35]   --->   Operation 250 'fsub' 'sub1' <Predicate = (icmp_ln33)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 15> <Delay = 2.34>
ST_58 : Operation 251 [1/1] (1.13ns)   --->   "%add_ln33 = add i63 %col_1, i63 9223372036854775807" [gauss.cpp:33]   --->   Operation 251 'add' 'add_ln33' <Predicate = (icmp_ln33)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 252 [2/7] (2.34ns)   --->   "%sub1 = fsub i32 %empty_14, i32 %mul" [gauss.cpp:35]   --->   Operation 252 'fsub' 'sub1' <Predicate = (icmp_ln33)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 16> <Delay = 2.34>
ST_59 : Operation 253 [1/7] (2.34ns)   --->   "%sub1 = fsub i32 %empty_14, i32 %mul" [gauss.cpp:35]   --->   Operation 253 'fsub' 'sub1' <Predicate = (icmp_ln33)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 17> <Delay = 0.69>
ST_60 : Operation 254 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [gauss.cpp:8]   --->   Operation 254 'specloopname' 'specloopname_ln8' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_60 : Operation 255 [1/1] (0.00ns)   --->   "%bitcast_ln35_2 = bitcast i32 %sub1" [gauss.cpp:35]   --->   Operation 255 'bitcast' 'bitcast_ln35_2' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_60 : Operation 256 [1/1] (0.69ns)   --->   "%store_ln35 = store i32 %bitcast_ln35_2, i4 %X_addr" [gauss.cpp:35]   --->   Operation 256 'store' 'store_ln35' <Predicate = (icmp_ln33)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_60 : Operation 257 [1/1] (0.38ns)   --->   "%store_ln35 = store i32 %bitcast_ln35_2, i32 %reuse_reg13" [gauss.cpp:35]   --->   Operation 257 'store' 'store_ln35' <Predicate = (icmp_ln33)> <Delay = 0.38>
ST_60 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 258 'br' 'br_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 61 <SV = 8> <Delay = 1.90>
ST_61 : Operation 259 [1/1] (0.70ns)   --->   "%add_ln30 = add i5 %row, i5 31" [gauss.cpp:30]   --->   Operation 259 'add' 'add_ln30' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 260 [1/1] (0.70ns)   --->   "%add_ln37 = add i8 %tmp_4, i8 %zext_ln30_1" [gauss.cpp:37]   --->   Operation 260 'add' 'add_ln37' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i8 %add_ln37" [gauss.cpp:37]   --->   Operation 261 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 262 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln37" [gauss.cpp:37]   --->   Operation 262 'getelementptr' 'A_addr_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 263 [2/2] (1.19ns)   --->   "%A_load_3 = load i8 %A_addr_3" [gauss.cpp:37]   --->   Operation 263 'load' 'A_load_3' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 62 <SV = 9> <Delay = 1.19>
ST_62 : Operation 264 [1/2] (1.19ns)   --->   "%A_load_3 = load i8 %A_addr_3" [gauss.cpp:37]   --->   Operation 264 'load' 'A_load_3' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 63 <SV = 10> <Delay = 2.32>
ST_63 : Operation 265 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i32 %A_load_3" [gauss.cpp:37]   --->   Operation 265 'bitcast' 'bitcast_ln37' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 266 [12/12] (2.32ns)   --->   "%div = fdiv i32 %empty_14, i32 %bitcast_ln37" [gauss.cpp:37]   --->   Operation 266 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 11> <Delay = 2.32>
ST_64 : Operation 267 [11/12] (2.32ns)   --->   "%div = fdiv i32 %empty_14, i32 %bitcast_ln37" [gauss.cpp:37]   --->   Operation 267 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 12> <Delay = 2.32>
ST_65 : Operation 268 [10/12] (2.32ns)   --->   "%div = fdiv i32 %empty_14, i32 %bitcast_ln37" [gauss.cpp:37]   --->   Operation 268 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 13> <Delay = 2.32>
ST_66 : Operation 269 [9/12] (2.32ns)   --->   "%div = fdiv i32 %empty_14, i32 %bitcast_ln37" [gauss.cpp:37]   --->   Operation 269 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 14> <Delay = 2.32>
ST_67 : Operation 270 [8/12] (2.32ns)   --->   "%div = fdiv i32 %empty_14, i32 %bitcast_ln37" [gauss.cpp:37]   --->   Operation 270 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 15> <Delay = 2.32>
ST_68 : Operation 271 [7/12] (2.32ns)   --->   "%div = fdiv i32 %empty_14, i32 %bitcast_ln37" [gauss.cpp:37]   --->   Operation 271 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 16> <Delay = 2.32>
ST_69 : Operation 272 [6/12] (2.32ns)   --->   "%div = fdiv i32 %empty_14, i32 %bitcast_ln37" [gauss.cpp:37]   --->   Operation 272 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 17> <Delay = 2.32>
ST_70 : Operation 273 [5/12] (2.32ns)   --->   "%div = fdiv i32 %empty_14, i32 %bitcast_ln37" [gauss.cpp:37]   --->   Operation 273 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 18> <Delay = 2.32>
ST_71 : Operation 274 [4/12] (2.32ns)   --->   "%div = fdiv i32 %empty_14, i32 %bitcast_ln37" [gauss.cpp:37]   --->   Operation 274 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 19> <Delay = 2.32>
ST_72 : Operation 275 [3/12] (2.32ns)   --->   "%div = fdiv i32 %empty_14, i32 %bitcast_ln37" [gauss.cpp:37]   --->   Operation 275 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 20> <Delay = 2.32>
ST_73 : Operation 276 [2/12] (2.32ns)   --->   "%div = fdiv i32 %empty_14, i32 %bitcast_ln37" [gauss.cpp:37]   --->   Operation 276 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 21> <Delay = 2.32>
ST_74 : Operation 277 [1/12] (2.32ns)   --->   "%div = fdiv i32 %empty_14, i32 %bitcast_ln37" [gauss.cpp:37]   --->   Operation 277 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 22> <Delay = 0.69>
ST_75 : Operation 278 [1/1] (0.00ns)   --->   "%bitcast_ln37_1 = bitcast i32 %div" [gauss.cpp:37]   --->   Operation 278 'bitcast' 'bitcast_ln37_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 279 [1/1] (0.69ns)   --->   "%store_ln37 = store i32 %bitcast_ln37_1, i4 %X_addr" [gauss.cpp:37]   --->   Operation 279 'store' 'store_ln37' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_75 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 280 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.35ns, clock uncertainty: 0.904ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvars_iv28', gauss.cpp:13) with incoming values : ('add_ln13', gauss.cpp:13) [17]  (0.387 ns)

 <State 2>: 0.708ns
The critical path consists of the following:
	'phi' operation ('norm', gauss.cpp:15) with incoming values : ('add_ln15', gauss.cpp:15) [18]  (0 ns)
	'add' operation ('add_ln15', gauss.cpp:15) [21]  (0.708 ns)

 <State 3>: 1.2ns
The critical path consists of the following:
	'phi' operation ('row', gauss.cpp:15) with incoming values : ('add_ln15_1', gauss.cpp:15) ('add_ln13', gauss.cpp:13) [33]  (0 ns)
	'getelementptr' operation ('A_addr_1', gauss.cpp:17) [44]  (0 ns)
	'load' operation ('A_load', gauss.cpp:17) on array 'A' [45]  (1.2 ns)

 <State 4>: 1.2ns
The critical path consists of the following:
	'load' operation ('A_load', gauss.cpp:17) on array 'A' [45]  (1.2 ns)

 <State 5>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('multiplier', gauss.cpp:17) [49]  (2.33 ns)

 <State 6>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('multiplier', gauss.cpp:17) [49]  (2.33 ns)

 <State 7>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('multiplier', gauss.cpp:17) [49]  (2.33 ns)

 <State 8>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('multiplier', gauss.cpp:17) [49]  (2.33 ns)

 <State 9>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('multiplier', gauss.cpp:17) [49]  (2.33 ns)

 <State 10>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('multiplier', gauss.cpp:17) [49]  (2.33 ns)

 <State 11>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('multiplier', gauss.cpp:17) [49]  (2.33 ns)

 <State 12>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('multiplier', gauss.cpp:17) [49]  (2.33 ns)

 <State 13>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('multiplier', gauss.cpp:17) [49]  (2.33 ns)

 <State 14>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('multiplier', gauss.cpp:17) [49]  (2.33 ns)

 <State 15>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('multiplier', gauss.cpp:17) [49]  (2.33 ns)

 <State 16>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('multiplier', gauss.cpp:17) [49]  (2.33 ns)

 <State 17>: 1.9ns
The critical path consists of the following:
	'phi' operation ('col', gauss.cpp:18) with incoming values : ('zext_ln13', gauss.cpp:13) ('add_ln18', gauss.cpp:18) [54]  (0 ns)
	'add' operation ('add_ln20', gauss.cpp:20) [62]  (0.705 ns)
	'getelementptr' operation ('A_addr_4', gauss.cpp:20) [64]  (0 ns)
	'load' operation ('A_load_4', gauss.cpp:20) on array 'A' [67]  (1.2 ns)

 <State 18>: 1.42ns
The critical path consists of the following:
	'load' operation ('A_load_4', gauss.cpp:20) on array 'A' [67]  (1.2 ns)
	'select' operation ('reuse_select', gauss.cpp:20) [69]  (0.227 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul2', gauss.cpp:20) [71]  (2.32 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul2', gauss.cpp:20) [71]  (2.32 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul2', gauss.cpp:20) [71]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul2', gauss.cpp:20) [71]  (2.32 ns)

 <State 23>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub', gauss.cpp:20) [77]  (2.34 ns)

 <State 24>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub', gauss.cpp:20) [77]  (2.34 ns)

 <State 25>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub', gauss.cpp:20) [77]  (2.34 ns)

 <State 26>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub', gauss.cpp:20) [77]  (2.34 ns)

 <State 27>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub', gauss.cpp:20) [77]  (2.34 ns)

 <State 28>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub', gauss.cpp:20) [77]  (2.34 ns)

 <State 29>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub', gauss.cpp:20) [77]  (2.34 ns)

 <State 30>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln20', gauss.cpp:20) of variable 'bitcast_ln20_2', gauss.cpp:20 on array 'A' [79]  (1.2 ns)

 <State 31>: 0.707ns
The critical path consists of the following:
	'add' operation ('add_ln15_1', gauss.cpp:15) [94]  (0.707 ns)

 <State 32>: 0.699ns
The critical path consists of the following:
	'load' operation ('B_load_1', gauss.cpp:22) on array 'B' [85]  (0.699 ns)

 <State 33>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1', gauss.cpp:22) [87]  (2.32 ns)

 <State 34>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1', gauss.cpp:22) [87]  (2.32 ns)

 <State 35>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1', gauss.cpp:22) [87]  (2.32 ns)

 <State 36>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1', gauss.cpp:22) [87]  (2.32 ns)

 <State 37>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub2', gauss.cpp:22) [91]  (2.34 ns)

 <State 38>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub2', gauss.cpp:22) [91]  (2.34 ns)

 <State 39>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub2', gauss.cpp:22) [91]  (2.34 ns)

 <State 40>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub2', gauss.cpp:22) [91]  (2.34 ns)

 <State 41>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub2', gauss.cpp:22) [91]  (2.34 ns)

 <State 42>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub2', gauss.cpp:22) [91]  (2.34 ns)

 <State 43>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub2', gauss.cpp:22) [91]  (2.34 ns)

 <State 44>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln22', gauss.cpp:22) of variable 'bitcast_ln22_2', gauss.cpp:22 on array 'B' [93]  (0.699 ns)

 <State 45>: 0.699ns
The critical path consists of the following:
	'phi' operation ('row', gauss.cpp:30) with incoming values : ('add_ln30', gauss.cpp:30) [102]  (0 ns)
	'getelementptr' operation ('B_addr_1', gauss.cpp:32) [111]  (0 ns)
	'load' operation ('B_load', gauss.cpp:32) on array 'B' [112]  (0.699 ns)

 <State 46>: 1.4ns
The critical path consists of the following:
	'load' operation ('B_load', gauss.cpp:32) on array 'B' [112]  (0.699 ns)
	'store' operation ('store_ln32', gauss.cpp:32) of variable 'B_load', gauss.cpp:32 on array 'X' [115]  (0.699 ns)

 <State 47>: 1.9ns
The critical path consists of the following:
	'phi' operation ('col', gauss.cpp:33) with incoming values : ('add_ln33', gauss.cpp:33) [122]  (0 ns)
	'add' operation ('add_ln35', gauss.cpp:35) [133]  (0.705 ns)
	'getelementptr' operation ('A_addr_2', gauss.cpp:35) [135]  (0 ns)
	'load' operation ('A_load_2', gauss.cpp:35) on array 'A' [136]  (1.2 ns)

 <State 48>: 1.2ns
The critical path consists of the following:
	'load' operation ('A_load_2', gauss.cpp:35) on array 'A' [136]  (1.2 ns)

 <State 49>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', gauss.cpp:35) [145]  (2.32 ns)

 <State 50>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', gauss.cpp:35) [145]  (2.32 ns)

 <State 51>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', gauss.cpp:35) [145]  (2.32 ns)

 <State 52>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', gauss.cpp:35) [145]  (2.32 ns)

 <State 53>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub1', gauss.cpp:35) [146]  (2.34 ns)

 <State 54>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub1', gauss.cpp:35) [146]  (2.34 ns)

 <State 55>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub1', gauss.cpp:35) [146]  (2.34 ns)

 <State 56>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub1', gauss.cpp:35) [146]  (2.34 ns)

 <State 57>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub1', gauss.cpp:35) [146]  (2.34 ns)

 <State 58>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub1', gauss.cpp:35) [146]  (2.34 ns)

 <State 59>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub1', gauss.cpp:35) [146]  (2.34 ns)

 <State 60>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln35', gauss.cpp:35) of variable 'bitcast_ln35_2', gauss.cpp:35 on array 'X' [148]  (0.699 ns)

 <State 61>: 1.9ns
The critical path consists of the following:
	'add' operation ('add_ln37', gauss.cpp:37) [154]  (0.705 ns)
	'getelementptr' operation ('A_addr_3', gauss.cpp:37) [156]  (0 ns)
	'load' operation ('A_load_3', gauss.cpp:37) on array 'A' [157]  (1.2 ns)

 <State 62>: 1.2ns
The critical path consists of the following:
	'load' operation ('A_load_3', gauss.cpp:37) on array 'A' [157]  (1.2 ns)

 <State 63>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div', gauss.cpp:37) [159]  (2.33 ns)

 <State 64>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div', gauss.cpp:37) [159]  (2.33 ns)

 <State 65>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div', gauss.cpp:37) [159]  (2.33 ns)

 <State 66>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div', gauss.cpp:37) [159]  (2.33 ns)

 <State 67>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div', gauss.cpp:37) [159]  (2.33 ns)

 <State 68>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div', gauss.cpp:37) [159]  (2.33 ns)

 <State 69>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div', gauss.cpp:37) [159]  (2.33 ns)

 <State 70>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div', gauss.cpp:37) [159]  (2.33 ns)

 <State 71>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div', gauss.cpp:37) [159]  (2.33 ns)

 <State 72>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div', gauss.cpp:37) [159]  (2.33 ns)

 <State 73>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div', gauss.cpp:37) [159]  (2.33 ns)

 <State 74>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div', gauss.cpp:37) [159]  (2.33 ns)

 <State 75>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln37', gauss.cpp:37) of variable 'bitcast_ln37_1', gauss.cpp:37 on array 'X' [161]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
