#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x15af558a0 .scope module, "TB_Pipeline" "TB_Pipeline" 2 9;
 .timescale -9 -9;
v0x15af9c410_0 .var "clk", 0 0;
v0x15af9c4a0_0 .var "debug", 0 0;
v0x15af9c530_0 .var "rst", 0 0;
S_0x15af4e160 .scope module, "riscv_top" "RISCVTop" 2 49, 3 5 0, S_0x15af558a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
v0x15af9bcf0_0 .net "clk", 0 0, v0x15af9c410_0;  1 drivers
v0x15af9bd80_0 .net "debug", 0 0, v0x15af9c4a0_0;  1 drivers
v0x15af9be10_0 .net "instr", 31 0, L_0x15afa4400;  1 drivers
v0x15af9bf20_0 .net "instr_addr", 31 0, L_0x15af9c790;  1 drivers
v0x15af9bfb0_0 .net "mem_addr", 31 0, L_0x15afa0ea0;  1 drivers
v0x15af9c040_0 .net "mem_read_data", 31 0, L_0x15afa4c10;  1 drivers
v0x15af9c0d0_0 .net "mem_write_data", 31 0, L_0x15af9c800;  1 drivers
v0x15af9c160_0 .net "ram_write", 0 0, L_0x15afa1da0;  1 drivers
v0x15af9c1f0_0 .net "rst", 0 0, v0x15af9c530_0;  1 drivers
v0x15af9c380_0 .net "write_type", 2 0, L_0x15afa1e90;  1 drivers
S_0x15af4e2d0 .scope module, "instr_mem" "INSTMEM" 3 22, 4 3 0, S_0x15af4e160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data_out";
P_0x15af1f2a0 .param/l "LEN" 0 4 8, +C4<00000000000000010000000000000000>;
L_0x15afa4400 .functor BUFZ 32, L_0x15afa4560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15af22b80_0 .net *"_ivl_0", 31 0, L_0x15afa4560;  1 drivers
v0x15af68920_0 .net *"_ivl_2", 31 0, L_0x15afa4720;  1 drivers
v0x15af689c0_0 .net *"_ivl_4", 29 0, L_0x15afa4600;  1 drivers
L_0x1500790a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15af68a50_0 .net *"_ivl_6", 1 0, L_0x1500790a8;  1 drivers
v0x15af68ae0_0 .net "addr", 31 0, L_0x15af9c790;  alias, 1 drivers
v0x15af68bb0_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af68c50_0 .net "data_out", 31 0, L_0x15afa4400;  alias, 1 drivers
v0x15af68d00_0 .var/i "i", 31 0;
v0x15af68db0 .array "mem_core", 65535 0, 31 0;
L_0x15afa4560 .array/port v0x15af68db0, L_0x15afa4720;
L_0x15afa4600 .part L_0x15af9c790, 2, 30;
L_0x15afa4720 .concat [ 30 2 0 0], L_0x15afa4600, L_0x1500790a8;
S_0x15af68f00 .scope module, "mem" "MEM" 3 28, 5 3 0, S_0x15af4e160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "debug";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 3 "write_type";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x15af690c0 .param/l "LEN" 0 5 13, +C4<00000000000000010000000000000000>;
L_0x15afa4c10 .functor BUFZ 32, L_0x15afa4b00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15af692c0_0 .net *"_ivl_10", 31 0, L_0x15afa4b00;  1 drivers
v0x15af69380_0 .net *"_ivl_2", 29 0, L_0x15afa4800;  1 drivers
L_0x1500790f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15af69420_0 .net *"_ivl_4", 1 0, L_0x1500790f0;  1 drivers
v0x15af694b0_0 .net "addr", 31 0, L_0x15afa0ea0;  alias, 1 drivers
v0x15af69540_0 .net "base_index", 31 0, L_0x15afa48a0;  1 drivers
v0x15af69610_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af696a0_0 .net "data_in", 31 0, L_0x15af9c800;  alias, 1 drivers
v0x15af69740_0 .net "data_out", 31 0, L_0x15afa4c10;  alias, 1 drivers
v0x15af697f0_0 .net "debug", 0 0, v0x15af9c4a0_0;  alias, 1 drivers
v0x15af69910_0 .var/i "i", 31 0;
v0x15af699c0 .array "mem_core", 65535 0, 31 0;
v0x15af69a60_0 .var/i "out_file", 31 0;
v0x15af69b10_0 .var/i "ram_index", 31 0;
v0x15af69bc0_0 .net "sb_offset", 1 0, L_0x15afa49c0;  1 drivers
v0x15af69c70_0 .net "sh_offset", 0 0, L_0x15afa4a60;  1 drivers
v0x15af69d10_0 .net "write_enable", 0 0, L_0x15afa1da0;  alias, 1 drivers
v0x15af69db0_0 .net "write_type", 2 0, L_0x15afa1e90;  alias, 1 drivers
E_0x15af68b80 .event posedge, v0x15af68bb0_0;
L_0x15afa4800 .part L_0x15afa0ea0, 2, 30;
L_0x15afa48a0 .concat [ 30 2 0 0], L_0x15afa4800, L_0x1500790f0;
L_0x15afa49c0 .part L_0x15afa0ea0, 0, 2;
L_0x15afa4a60 .part L_0x15afa0ea0, 1, 1;
L_0x15afa4b00 .array/port v0x15af699c0, L_0x15afa48a0;
S_0x15af69fd0 .scope module, "riscv" "RISCVPipeline" 3 14, 6 16 0, S_0x15af4e160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "mem_read_data";
    .port_info 4 /OUTPUT 1 "ram_write";
    .port_info 5 /OUTPUT 3 "write_type";
    .port_info 6 /OUTPUT 32 "instr_addr";
    .port_info 7 /OUTPUT 32 "mem_addr";
    .port_info 8 /OUTPUT 32 "mem_write_data";
L_0x15af9c790 .functor BUFZ 32, v0x15af90b70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15af9c800 .functor BUFZ 32, L_0x15afa13e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15afa0ea0 .functor BUFZ 32, L_0x15afa1000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15afa1da0 .functor BUFZ 1, L_0x15afa1580, C4<0>, C4<0>, C4<0>;
L_0x15afa1e90 .functor BUFZ 3, L_0x15afa19a0, C4<000>, C4<000>, C4<000>;
L_0x15afa2000 .functor BUFZ 3, L_0x15afa19a0, C4<000>, C4<000>, C4<000>;
L_0x150078058 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x15af97930_0 .net/2u *"_ivl_0", 31 0, L_0x150078058;  1 drivers
L_0x150078d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15af979d0_0 .net/2u *"_ivl_16", 1 0, L_0x150078d00;  1 drivers
v0x15af97a70_0 .net *"_ivl_18", 0 0, L_0x15afa2070;  1 drivers
L_0x150078d48 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x15af97b00_0 .net/2u *"_ivl_20", 1 0, L_0x150078d48;  1 drivers
v0x15af97ba0_0 .net *"_ivl_22", 0 0, L_0x15afa2110;  1 drivers
L_0x150078d90 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x15af97c80_0 .net/2u *"_ivl_24", 1 0, L_0x150078d90;  1 drivers
v0x15af97d30_0 .net *"_ivl_26", 0 0, L_0x15afa2210;  1 drivers
v0x15af97dd0_0 .net *"_ivl_28", 31 0, L_0x15afa2410;  1 drivers
v0x15af97e80_0 .net *"_ivl_30", 31 0, L_0x15afa24b0;  1 drivers
v0x15af97f90_0 .net "alu_result_ex", 31 0, v0x15af71fc0_0;  1 drivers
v0x15af980b0_0 .net "alu_result_mem", 31 0, L_0x15afa1000;  1 drivers
v0x15af981c0_0 .net "alu_result_wb", 31 0, L_0x15afa2aa0;  1 drivers
v0x15af98250_0 .net "alu_src1_ex", 0 0, L_0x15afa0010;  1 drivers
v0x15af98360_0 .net "alu_src1_id", 0 0, v0x15af86320_0;  1 drivers
v0x15af98470_0 .net "alu_src2_ex", 0 0, L_0x15afa0450;  1 drivers
v0x15af98580_0 .net "alu_src2_id", 0 0, v0x15af86410_0;  1 drivers
v0x15af98690_0 .net "alu_type_ex", 3 0, L_0x15af9f7b0;  1 drivers
v0x15af98820_0 .net "alu_type_id", 3 0, v0x15af864e0_0;  1 drivers
v0x15af98930_0 .net "branch_id", 0 0, L_0x15af9e8d0;  1 drivers
v0x15af989c0_0 .net "bubble_ex", 0 0, L_0x15afa4290;  1 drivers
v0x15af98a50_0 .net "bubble_id", 0 0, L_0x15afa4220;  1 drivers
v0x15af98ae0_0 .net "bubble_if", 0 0, L_0x15afa40d0;  1 drivers
v0x15af98b70_0 .net "bubble_mem", 0 0, L_0x15af9c300;  1 drivers
v0x15af98c00_0 .net "bubble_wb", 0 0, L_0x15afa4470;  1 drivers
v0x15af98c90_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af98d20_0 .net "imm_ex", 31 0, L_0x15af9d5b0;  1 drivers
v0x15af98db0_0 .net "imm_id", 31 0, v0x15af89110_0;  1 drivers
v0x15af98e40_0 .net "imm_mem", 31 0, L_0x15afa1280;  1 drivers
v0x15af98f50_0 .net "imm_wb", 31 0, L_0x15afa2c40;  1 drivers
v0x15af98fe0_0 .net "instr", 31 0, L_0x15afa4400;  alias, 1 drivers
v0x15af99070_0 .net "instr_addr", 31 0, L_0x15af9c790;  alias, 1 drivers
v0x15af99100_0 .net "instr_funct3_ex", 2 0, L_0x15af9f910;  1 drivers
v0x15af99210_0 .net "instr_funct3_id", 2 0, L_0x15af9ea20;  1 drivers
v0x15af98720_0 .net "instr_funct3_mem", 2 0, L_0x15afa19a0;  1 drivers
v0x15af994a0_0 .net "instr_id", 31 0, L_0x15af9c960;  1 drivers
v0x15af99530_0 .net "instr_if", 31 0, L_0x15af9c6b0;  1 drivers
v0x15af995c0_0 .net "jal_id", 0 0, L_0x15af9e940;  1 drivers
v0x15af99650_0 .net "jalr_id", 0 0, L_0x15af9e9b0;  1 drivers
v0x15af996e0_0 .net "load_type_mem", 2 0, L_0x15afa2000;  1 drivers
v0x15af99770_0 .net "mem2reg_data", 31 0, v0x15af91ab0_0;  1 drivers
v0x15af99800_0 .net "mem2reg_data_wb", 31 0, L_0x15afa2940;  1 drivers
v0x15af99890_0 .net "mem_addr", 31 0, L_0x15afa0ea0;  alias, 1 drivers
v0x15af99920_0 .net "mem_read_data", 31 0, L_0x15afa4c10;  alias, 1 drivers
v0x15af999b0_0 .net "mem_read_ex", 0 0, L_0x15afa02f0;  1 drivers
v0x15af99a40_0 .net "mem_read_id", 0 0, v0x15af87360_0;  1 drivers
v0x15af99b50_0 .net "mem_read_mem", 0 0, L_0x15afa1840;  1 drivers
v0x15af99c60_0 .net "mem_write_data", 31 0, L_0x15af9c800;  alias, 1 drivers
v0x15af99cf0_0 .net "mem_write_ex", 0 0, L_0x15af9fbd0;  1 drivers
v0x15af99e00_0 .net "mem_write_id", 0 0, v0x15af87470_0;  1 drivers
v0x15af99f10_0 .net "mem_write_mem", 0 0, L_0x15afa1580;  1 drivers
v0x15af99fa0_0 .net "new_pc", 31 0, v0x15af89e10_0;  1 drivers
o0x1500497f0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15af9a0b0_0 .net "nxpc_wb", 31 0, o0x1500497f0;  0 drivers
v0x15af9a140_0 .net "pc_ex", 31 0, L_0x15af9ecc0;  1 drivers
v0x15af9a250_0 .net "pc_id", 31 0, L_0x15af9cac0;  1 drivers
v0x15af9a2e0_0 .net "pc_if", 31 0, v0x15af90b70_0;  1 drivers
v0x15af9a370_0 .net "pc_plus4_ex", 31 0, L_0x15af9eda0;  1 drivers
v0x15af9a480_0 .net "pc_plus4_id", 31 0, L_0x15af9cc20;  1 drivers
v0x15af9a510_0 .net "pc_plus4_if", 31 0, L_0x15af9c5c0;  1 drivers
v0x15af9a5a0_0 .net "pc_plus4_mem", 31 0, L_0x15afa1120;  1 drivers
v0x15af9a6b0_0 .net "pc_plus4_wb", 31 0, L_0x15afa2de0;  1 drivers
v0x15af9a740_0 .net "pc_src", 0 0, v0x15af8a080_0;  1 drivers
v0x15af9a7d0_0 .net "ram_write", 0 0, L_0x15afa1da0;  alias, 1 drivers
v0x15af9a860_0 .net "rd_ex", 4 0, L_0x15af9f310;  1 drivers
v0x15af9a8f0_0 .net "rd_id", 4 0, L_0x15af9cd10;  1 drivers
v0x15af9a980_0 .net "rd_mem", 4 0, L_0x15afa1b00;  1 drivers
v0x15af992a0_0 .net "rd_wb", 4 0, L_0x15afa2f80;  1 drivers
v0x15af99330_0 .net "reg_src_ex", 1 0, L_0x15af9fa70;  1 drivers
v0x15af9aa10_0 .net "reg_src_id", 1 0, v0x15af875d0_0;  1 drivers
v0x15af9ab20_0 .net "reg_src_mem", 1 0, L_0x15afa1cf0;  1 drivers
v0x15af9ac30_0 .net "reg_src_wb", 1 0, L_0x15afa27e0;  1 drivers
v0x15af9acc0_0 .net "reg_write_data_mem", 31 0, L_0x15afa2650;  1 drivers
v0x15af9ad50_0 .net "reg_write_data_wb", 31 0, v0x15af97820_0;  1 drivers
v0x15af9ade0_0 .net "reg_write_ex", 0 0, L_0x15af9fd30;  1 drivers
v0x15af9ae70_0 .net "reg_write_id", 0 0, L_0x15af9eb60;  1 drivers
v0x15af9af00_0 .net "reg_write_mem", 0 0, L_0x15afa16e0;  1 drivers
v0x15af9af90_0 .net "reg_write_wb", 0 0, L_0x15afa3120;  1 drivers
v0x15af9b020_0 .net "rs1_data_ex", 31 0, L_0x15af9f050;  1 drivers
v0x15af9b0b0_0 .net "rs1_data_id", 31 0, L_0x15af9e6f0;  1 drivers
v0x15af9b140_0 .net "rs1_ex", 4 0, L_0x15af9f470;  1 drivers
v0x15af9b1d0_0 .net "rs1_fwd_ex", 1 0, v0x15af75b10_0;  1 drivers
v0x15af9b2e0_0 .net "rs1_fwd_id", 1 0, v0x15af76430_0;  1 drivers
v0x15af9b370_0 .net "rs1_id", 4 0, L_0x15af9ce00;  1 drivers
v0x15af9b400_0 .net "rs2_data_ex", 31 0, L_0x15af9f1b0;  1 drivers
v0x15af9b490_0 .net "rs2_data_ex_new", 31 0, L_0x15af7b860;  1 drivers
v0x15af9b520_0 .net "rs2_data_id", 31 0, L_0x15af9e7e0;  1 drivers
v0x15af9b5b0_0 .net "rs2_data_mem", 31 0, L_0x15afa13e0;  1 drivers
v0x15af9b640_0 .net "rs2_ex", 4 0, L_0x15af9f610;  1 drivers
v0x15af9b6d0_0 .net "rs2_fwd_ex", 1 0, v0x15af75c50_0;  1 drivers
v0x15af9b7e0_0 .net "rs2_fwd_id", 1 0, v0x15af76580_0;  1 drivers
v0x15af9b870_0 .net "rs2_id", 4 0, L_0x15af9ce70;  1 drivers
v0x15af9b900_0 .net "rst", 0 0, v0x15af9c530_0;  alias, 1 drivers
L_0x150078fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15af9b990_0 .net "stall_ex", 0 0, L_0x150078fd0;  1 drivers
v0x15af9ba20_0 .net "stall_id", 0 0, L_0x15afa3fe0;  1 drivers
v0x15af9bab0_0 .net "stall_if", 0 0, L_0x15afa3ea0;  1 drivers
L_0x150079018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15af9bb40_0 .net "stall_mem", 0 0, L_0x150079018;  1 drivers
L_0x150079060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15af9bbd0_0 .net "stall_wb", 0 0, L_0x150079060;  1 drivers
v0x15af9bc60_0 .net "write_type", 2 0, L_0x15afa1e90;  alias, 1 drivers
L_0x15af9c6b0 .functor MUXZ 32, L_0x15afa4400, L_0x150078058, L_0x15afa40d0, C4<>;
L_0x15afa2070 .cmp/eq 2, L_0x15afa1cf0, L_0x150078d00;
L_0x15afa2110 .cmp/eq 2, L_0x15afa1cf0, L_0x150078d48;
L_0x15afa2210 .cmp/eq 2, L_0x15afa1cf0, L_0x150078d90;
L_0x15afa2410 .functor MUXZ 32, L_0x15afa1120, L_0x15afa1280, L_0x15afa2210, C4<>;
L_0x15afa24b0 .functor MUXZ 32, L_0x15afa2410, v0x15af91ab0_0, L_0x15afa2110, C4<>;
L_0x15afa2650 .functor MUXZ 32, L_0x15afa24b0, L_0x15afa1000, L_0x15afa2070, C4<>;
S_0x15af6a270 .scope module, "ex_mem" "EX_MEM" 6 147, 7 2 0, S_0x15af69fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_ex";
    .port_info 2 /INPUT 32 "imm_ex";
    .port_info 3 /INPUT 32 "rs2_data_ex";
    .port_info 4 /INPUT 32 "alu_result_ex";
    .port_info 5 /INPUT 1 "mem_read_ex";
    .port_info 6 /INPUT 1 "mem_write_ex";
    .port_info 7 /INPUT 1 "reg_write_ex";
    .port_info 8 /INPUT 2 "reg_src_ex";
    .port_info 9 /INPUT 3 "instr_funct3_ex";
    .port_info 10 /INPUT 5 "rd_ex";
    .port_info 11 /INPUT 1 "stall_mem";
    .port_info 12 /INPUT 1 "bubble_mem";
    .port_info 13 /OUTPUT 1 "mem_read_mem";
    .port_info 14 /OUTPUT 1 "mem_write_mem";
    .port_info 15 /OUTPUT 1 "reg_write_mem";
    .port_info 16 /OUTPUT 32 "pc_plus4_mem";
    .port_info 17 /OUTPUT 32 "imm_mem";
    .port_info 18 /OUTPUT 32 "rs2_data_mem";
    .port_info 19 /OUTPUT 32 "alu_result_mem";
    .port_info 20 /OUTPUT 2 "reg_src_mem";
    .port_info 21 /OUTPUT 3 "instr_funct3_mem";
    .port_info 22 /OUTPUT 5 "rd_mem";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 3 "write_type";
    .port_info 25 /OUTPUT 32 "write_data";
    .port_info 26 /OUTPUT 32 "mem_addr";
v0x15af703c0_0 .net "alu_result_ex", 31 0, v0x15af71fc0_0;  alias, 1 drivers
v0x15af70470_0 .net "alu_result_mem", 31 0, L_0x15afa1000;  alias, 1 drivers
v0x15af70500_0 .net "bubble_mem", 0 0, L_0x15af9c300;  alias, 1 drivers
v0x15af705b0_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af70640_0 .net "imm_ex", 31 0, L_0x15af9d5b0;  alias, 1 drivers
v0x15af70710_0 .net "imm_mem", 31 0, L_0x15afa1280;  alias, 1 drivers
v0x15af707c0_0 .net "instr_funct3_ex", 2 0, L_0x15af9f910;  alias, 1 drivers
v0x15af70870_0 .net "instr_funct3_mem", 2 0, L_0x15afa19a0;  alias, 1 drivers
v0x15af70920_0 .net "mem_addr", 31 0, L_0x15afa0ea0;  alias, 1 drivers
v0x15af70a50_0 .net "mem_read_ex", 0 0, L_0x15afa02f0;  alias, 1 drivers
v0x15af70ae0_0 .net "mem_read_mem", 0 0, L_0x15afa1840;  alias, 1 drivers
o0x150041b40 .functor BUFZ 1, C4<z>; HiZ drive
v0x15af70b70_0 .net "mem_write", 0 0, o0x150041b40;  0 drivers
v0x15af70c00_0 .net "mem_write_ex", 0 0, L_0x15af9fbd0;  alias, 1 drivers
v0x15af70cb0_0 .net "mem_write_mem", 0 0, L_0x15afa1580;  alias, 1 drivers
v0x15af70d60_0 .net "pc_plus4_ex", 31 0, L_0x15af9eda0;  alias, 1 drivers
v0x15af70e10_0 .net "pc_plus4_mem", 31 0, L_0x15afa1120;  alias, 1 drivers
v0x15af70ec0_0 .net "rd_ex", 4 0, L_0x15af9f310;  alias, 1 drivers
v0x15af71070_0 .net "rd_mem", 4 0, L_0x15afa1b00;  alias, 1 drivers
v0x15af71100_0 .net "reg_src_ex", 1 0, L_0x15af9fa70;  alias, 1 drivers
v0x15af71190_0 .net "reg_src_mem", 1 0, L_0x15afa1cf0;  alias, 1 drivers
v0x15af71220_0 .net "reg_write_ex", 0 0, L_0x15af9fd30;  alias, 1 drivers
v0x15af712b0_0 .net "reg_write_mem", 0 0, L_0x15afa16e0;  alias, 1 drivers
v0x15af71360_0 .net "rs2_data_ex", 31 0, L_0x15af7b860;  alias, 1 drivers
v0x15af71410_0 .net "rs2_data_mem", 31 0, L_0x15afa13e0;  alias, 1 drivers
v0x15af714c0_0 .net "stall_mem", 0 0, L_0x150079018;  alias, 1 drivers
v0x15af71550_0 .net "write_data", 31 0, L_0x15af9c800;  alias, 1 drivers
v0x15af71600_0 .net "write_type", 2 0, L_0x15afa1e90;  alias, 1 drivers
S_0x15af6a7a0 .scope module, "EX_MEM_alu_result" "PipeDff" 7 23, 8 1 0, S_0x15af6a270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15af691c0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x15afa1000 .functor BUFZ 32, v0x15af6ae40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15af6ab00_0 .net "bubble", 0 0, L_0x15af9c300;  alias, 1 drivers
v0x15af6abb0_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af6ac50_0 .net "data_in", 31 0, v0x15af71fc0_0;  alias, 1 drivers
v0x15af6ace0_0 .net "data_out", 31 0, L_0x15afa1000;  alias, 1 drivers
v0x15af6ad70_0 .net "data_out_wire", 31 0, v0x15af6ae40_0;  1 drivers
v0x15af6ae40_0 .var "data_reg", 31 0;
L_0x150078a30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15af6aef0_0 .net "default_val", 31 0, L_0x150078a30;  1 drivers
v0x15af6afa0_0 .net "stall", 0 0, L_0x150079018;  alias, 1 drivers
S_0x15af6b0d0 .scope module, "EX_MEM_imm" "PipeDff" 7 25, 8 1 0, S_0x15af6a270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15af6b290 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x15afa1280 .functor BUFZ 32, v0x15af6b740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15af6b450_0 .net "bubble", 0 0, L_0x15af9c300;  alias, 1 drivers
v0x15af6b500_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af6b590_0 .net "data_in", 31 0, L_0x15af9d5b0;  alias, 1 drivers
v0x15af6b620_0 .net "data_out", 31 0, L_0x15afa1280;  alias, 1 drivers
v0x15af6b6b0_0 .net "data_out_wire", 31 0, v0x15af6b740_0;  1 drivers
v0x15af6b740_0 .var "data_reg", 31 0;
L_0x150078ac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15af6b7f0_0 .net "default_val", 31 0, L_0x150078ac0;  1 drivers
v0x15af6b8a0_0 .net "stall", 0 0, L_0x150079018;  alias, 1 drivers
S_0x15af6b9b0 .scope module, "EX_MEM_instr_funct3" "PipeDff" 7 32, 8 1 0, S_0x15af6a270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x15af6bb90 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x15afa19a0 .functor BUFZ 3, v0x15af6c0a0_0, C4<000>, C4<000>, C4<000>;
v0x15af6bd50_0 .net "bubble", 0 0, L_0x15af9c300;  alias, 1 drivers
v0x15af6be20_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af6beb0_0 .net "data_in", 2 0, L_0x15af9f910;  alias, 1 drivers
v0x15af6bf40_0 .net "data_out", 2 0, L_0x15afa19a0;  alias, 1 drivers
v0x15af6bfd0_0 .net "data_out_wire", 2 0, v0x15af6c0a0_0;  1 drivers
v0x15af6c0a0_0 .var "data_reg", 2 0;
L_0x150078c28 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x15af6c150_0 .net "default_val", 2 0, L_0x150078c28;  1 drivers
v0x15af6c200_0 .net "stall", 0 0, L_0x150079018;  alias, 1 drivers
S_0x15af6c340 .scope module, "EX_MEM_mem_read" "PipeDff" 7 30, 8 1 0, S_0x15af6a270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x15af6c500 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x15afa1840 .functor BUFZ 1, v0x15af6c9a0_0, C4<0>, C4<0>, C4<0>;
v0x15af6c690_0 .net "bubble", 0 0, L_0x15af9c300;  alias, 1 drivers
v0x15af6c730_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af6c7d0_0 .net "data_in", 0 0, L_0x15afa02f0;  alias, 1 drivers
v0x15af6c860_0 .net "data_out", 0 0, L_0x15afa1840;  alias, 1 drivers
v0x15af6c8f0_0 .net "data_out_wire", 0 0, v0x15af6c9a0_0;  1 drivers
v0x15af6c9a0_0 .var "data_reg", 0 0;
L_0x150078be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15af6ca50_0 .net "default_val", 0 0, L_0x150078be0;  1 drivers
v0x15af6cb00_0 .net "stall", 0 0, L_0x150079018;  alias, 1 drivers
S_0x15af6cc20 .scope module, "EX_MEM_mem_write" "PipeDff" 7 28, 8 1 0, S_0x15af6a270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x15af6ce20 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x15afa1580 .functor BUFZ 1, v0x15af6d2e0_0, C4<0>, C4<0>, C4<0>;
v0x15af6cfb0_0 .net "bubble", 0 0, L_0x15af9c300;  alias, 1 drivers
v0x15af6d040_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af6d0d0_0 .net "data_in", 0 0, L_0x15af9fbd0;  alias, 1 drivers
v0x15af6d160_0 .net "data_out", 0 0, L_0x15afa1580;  alias, 1 drivers
v0x15af6d1f0_0 .net "data_out_wire", 0 0, v0x15af6d2e0_0;  1 drivers
v0x15af6d2e0_0 .var "data_reg", 0 0;
L_0x150078b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15af6d390_0 .net "default_val", 0 0, L_0x150078b50;  1 drivers
v0x15af6d440_0 .net "stall", 0 0, L_0x150079018;  alias, 1 drivers
S_0x15af6d5c0 .scope module, "EX_MEM_pc_plus4" "PipeDff" 7 24, 8 1 0, S_0x15af6a270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15af6c290 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x15afa1120 .functor BUFZ 32, v0x15af6dc00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15af6d8f0_0 .net "bubble", 0 0, L_0x15af9c300;  alias, 1 drivers
v0x15af6d990_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af6da30_0 .net "data_in", 31 0, L_0x15af9eda0;  alias, 1 drivers
v0x15af6dac0_0 .net "data_out", 31 0, L_0x15afa1120;  alias, 1 drivers
v0x15af6db50_0 .net "data_out_wire", 31 0, v0x15af6dc00_0;  1 drivers
v0x15af6dc00_0 .var "data_reg", 31 0;
L_0x150078a78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15af6dcb0_0 .net "default_val", 31 0, L_0x150078a78;  1 drivers
v0x15af6dd60_0 .net "stall", 0 0, L_0x150079018;  alias, 1 drivers
S_0x15af6de80 .scope module, "EX_MEM_rd" "PipeDff" 7 33, 8 1 0, S_0x15af6a270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x15af6e040 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x15afa1b00 .functor BUFZ 5, v0x15af6e5c0_0, C4<00000>, C4<00000>, C4<00000>;
v0x15af6e1d0_0 .net "bubble", 0 0, L_0x15af9c300;  alias, 1 drivers
v0x15af6e270_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af6e410_0 .net "data_in", 4 0, L_0x15af9f310;  alias, 1 drivers
v0x15af6e4a0_0 .net "data_out", 4 0, L_0x15afa1b00;  alias, 1 drivers
v0x15af6e530_0 .net "data_out_wire", 4 0, v0x15af6e5c0_0;  1 drivers
v0x15af6e5c0_0 .var "data_reg", 4 0;
L_0x150078c70 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x15af6e650_0 .net "default_val", 4 0, L_0x150078c70;  1 drivers
v0x15af6e6e0_0 .net "stall", 0 0, L_0x150079018;  alias, 1 drivers
S_0x15af6e7e0 .scope module, "EX_MEM_reg_src" "PipeDff" 7 34, 8 1 0, S_0x15af6a270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x15af6e9a0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x15afa1cf0 .functor BUFZ 2, v0x15af6ee40_0, C4<00>, C4<00>, C4<00>;
v0x15af6eb30_0 .net "bubble", 0 0, L_0x15af9c300;  alias, 1 drivers
v0x15af6ebd0_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af6ec70_0 .net "data_in", 1 0, L_0x15af9fa70;  alias, 1 drivers
v0x15af6ed00_0 .net "data_out", 1 0, L_0x15afa1cf0;  alias, 1 drivers
v0x15af6ed90_0 .net "data_out_wire", 1 0, v0x15af6ee40_0;  1 drivers
v0x15af6ee40_0 .var "data_reg", 1 0;
L_0x150078cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15af6eef0_0 .net "default_val", 1 0, L_0x150078cb8;  1 drivers
v0x15af6efa0_0 .net "stall", 0 0, L_0x150079018;  alias, 1 drivers
S_0x15af6f0c0 .scope module, "EX_MEM_reg_write" "PipeDff" 7 29, 8 1 0, S_0x15af6a270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x15af6cde0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x15afa16e0 .functor BUFZ 1, v0x15af6f830_0, C4<0>, C4<0>, C4<0>;
v0x15af6f450_0 .net "bubble", 0 0, L_0x15af9c300;  alias, 1 drivers
v0x15af6f5f0_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af6f680_0 .net "data_in", 0 0, L_0x15af9fd30;  alias, 1 drivers
v0x15af6f710_0 .net "data_out", 0 0, L_0x15afa16e0;  alias, 1 drivers
v0x15af6f7a0_0 .net "data_out_wire", 0 0, v0x15af6f830_0;  1 drivers
v0x15af6f830_0 .var "data_reg", 0 0;
L_0x150078b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15af6f8c0_0 .net "default_val", 0 0, L_0x150078b98;  1 drivers
v0x15af6f950_0 .net "stall", 0 0, L_0x150079018;  alias, 1 drivers
S_0x15af6fb40 .scope module, "EX_MEM_rs2_data" "PipeDff" 7 26, 8 1 0, S_0x15af6a270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15af6fcb0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x15afa13e0 .functor BUFZ 32, v0x15af70140_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15af6fe40_0 .net "bubble", 0 0, L_0x15af9c300;  alias, 1 drivers
v0x15af6fed0_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af6ff70_0 .net "data_in", 31 0, L_0x15af7b860;  alias, 1 drivers
v0x15af70000_0 .net "data_out", 31 0, L_0x15afa13e0;  alias, 1 drivers
v0x15af70090_0 .net "data_out_wire", 31 0, v0x15af70140_0;  1 drivers
v0x15af70140_0 .var "data_reg", 31 0;
L_0x150078b08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15af701f0_0 .net "default_val", 31 0, L_0x150078b08;  1 drivers
v0x15af702a0_0 .net "stall", 0 0, L_0x150079018;  alias, 1 drivers
S_0x15af718c0 .scope module, "ex_module" "EX_MODULE" 6 120, 9 3 0, S_0x15af69fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "alu_type";
    .port_info 1 /INPUT 1 "alu_src1";
    .port_info 2 /INPUT 1 "alu_src2";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 32 "reg_write_data_mem";
    .port_info 8 /INPUT 32 "reg_write_data_wb";
    .port_info 9 /INPUT 2 "rs1_fwd_ex";
    .port_info 10 /INPUT 2 "rs2_fwd_ex";
    .port_info 11 /OUTPUT 32 "alu_result";
    .port_info 12 /OUTPUT 32 "rs2_data_ex_new";
    .port_info 13 /OUTPUT 1 "pc_src";
L_0x15afa0db0 .functor BUFZ 32, v0x15af71fc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15af7b860 .functor BUFZ 32, L_0x15afa08a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15af74430_0 .net "alu_result", 31 0, v0x15af71fc0_0;  alias, 1 drivers
v0x15af744e0_0 .net "alu_result_wire", 31 0, L_0x15afa0db0;  1 drivers
v0x15af74580_0 .net "alu_src1", 0 0, L_0x15afa0010;  alias, 1 drivers
v0x15af74610_0 .net "alu_src2", 0 0, L_0x15afa0450;  alias, 1 drivers
v0x15af746a0_0 .net "alu_type", 3 0, L_0x15af9f7b0;  alias, 1 drivers
v0x15af74770_0 .net "imm", 31 0, L_0x15af9d5b0;  alias, 1 drivers
v0x15af74800_0 .net "less_than", 0 0, v0x15af72160_0;  1 drivers
v0x15af748b0_0 .net "op1", 31 0, L_0x15afa0a40;  1 drivers
v0x15af74980_0 .net "op2", 31 0, L_0x15afa0bd0;  1 drivers
v0x15af74a90_0 .net "pc", 31 0, L_0x15af9ecc0;  alias, 1 drivers
o0x150042a70 .functor BUFZ 1, C4<z>; HiZ drive
v0x15af74b20_0 .net "pc_src", 0 0, o0x150042a70;  0 drivers
v0x15af74bb0_0 .net "reg_write_data_mem", 31 0, L_0x15afa2650;  alias, 1 drivers
v0x15af74c40_0 .net "reg_write_data_wb", 31 0, v0x15af97820_0;  alias, 1 drivers
v0x15af74cd0_0 .net "rs1_data", 31 0, L_0x15af9f050;  alias, 1 drivers
v0x15af74db0_0 .net "rs1_data_new", 31 0, L_0x15afa07b0;  1 drivers
v0x15af74e50_0 .net "rs1_fwd_ex", 1 0, v0x15af75b10_0;  alias, 1 drivers
v0x15af74f20_0 .net "rs2_data", 31 0, L_0x15af9f1b0;  alias, 1 drivers
v0x15af750f0_0 .net "rs2_data_ex_new", 31 0, L_0x15af7b860;  alias, 1 drivers
v0x15af75180_0 .net "rs2_data_new", 31 0, L_0x15afa08a0;  1 drivers
v0x15af75210_0 .net "rs2_fwd_ex", 1 0, v0x15af75c50_0;  alias, 1 drivers
v0x15af752a0_0 .net "zero", 0 0, v0x15af72230_0;  1 drivers
S_0x15af71be0 .scope module, "EX_ALU" "ALU" 9 40, 10 2 0, S_0x15af718c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 4 "alu_type";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
v0x15af71e60_0 .net "alu_in1", 31 0, L_0x15afa0a40;  alias, 1 drivers
v0x15af71f10_0 .net "alu_in2", 31 0, L_0x15afa0bd0;  alias, 1 drivers
v0x15af71fc0_0 .var "alu_result", 31 0;
v0x15af720b0_0 .net "alu_type", 3 0, L_0x15af9f7b0;  alias, 1 drivers
v0x15af72160_0 .var "less_than", 0 0;
v0x15af72230_0 .var "zero", 0 0;
E_0x15af71e10 .event edge, v0x15af720b0_0, v0x15af71e60_0, v0x15af71f10_0, v0x15af6ac50_0;
S_0x15af72350 .scope module, "EX_OP_SELECTOR" "OpSelector" 9 24, 11 3 0, S_0x15af718c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "alu_src1";
    .port_info 1 /INPUT 1 "alu_src2";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "fwd_ex1";
    .port_info 7 /INPUT 2 "fwd_ex2";
    .port_info 8 /INPUT 32 "pc";
    .port_info 9 /INPUT 32 "imm";
    .port_info 10 /OUTPUT 32 "op1";
    .port_info 11 /OUTPUT 32 "op2";
    .port_info 12 /OUTPUT 32 "rs1_data_new";
    .port_info 13 /OUTPUT 32 "rs2_data_new";
L_0x15afa07b0 .functor BUFZ 32, v0x15af72b90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15afa08a0 .functor BUFZ 32, v0x15af73280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1500789a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x15afa0990 .functor XNOR 1, L_0x15afa0010, L_0x1500789a0, C4<0>, C4<0>;
L_0x1500789e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x15afa0b20 .functor XNOR 1, L_0x15afa0450, L_0x1500789e8, C4<0>, C4<0>;
v0x15af73480_0 .net/2u *"_ivl_10", 0 0, L_0x1500789e8;  1 drivers
v0x15af73520_0 .net *"_ivl_12", 0 0, L_0x15afa0b20;  1 drivers
v0x15af735c0_0 .net/2u *"_ivl_4", 0 0, L_0x1500789a0;  1 drivers
v0x15af73650_0 .net *"_ivl_6", 0 0, L_0x15afa0990;  1 drivers
v0x15af736f0_0 .net "alu_src1", 0 0, L_0x15afa0010;  alias, 1 drivers
v0x15af737d0_0 .net "alu_src2", 0 0, L_0x15afa0450;  alias, 1 drivers
v0x15af73870_0 .net "data_op1", 31 0, v0x15af72b90_0;  1 drivers
v0x15af73910_0 .net "data_op2", 31 0, v0x15af73280_0;  1 drivers
v0x15af739c0_0 .net "fwd_ex1", 1 0, v0x15af75b10_0;  alias, 1 drivers
v0x15af73af0_0 .net "fwd_ex2", 1 0, v0x15af75c50_0;  alias, 1 drivers
v0x15af73b80_0 .net "imm", 31 0, L_0x15af9d5b0;  alias, 1 drivers
v0x15af73c50_0 .net "op1", 31 0, L_0x15afa0a40;  alias, 1 drivers
v0x15af73ce0_0 .net "op2", 31 0, L_0x15afa0bd0;  alias, 1 drivers
v0x15af73d90_0 .net "pc", 31 0, L_0x15af9ecc0;  alias, 1 drivers
v0x15af73e20_0 .net "reg_write_data_mem", 31 0, L_0x15afa2650;  alias, 1 drivers
v0x15af73f00_0 .net "reg_write_data_wb", 31 0, v0x15af97820_0;  alias, 1 drivers
v0x15af73fe0_0 .net "rs1_data", 31 0, L_0x15af9f050;  alias, 1 drivers
v0x15af74170_0 .net "rs1_data_new", 31 0, L_0x15afa07b0;  alias, 1 drivers
v0x15af74200_0 .net "rs2_data", 31 0, L_0x15af9f1b0;  alias, 1 drivers
v0x15af74290_0 .net "rs2_data_new", 31 0, L_0x15afa08a0;  alias, 1 drivers
L_0x15afa0a40 .functor MUXZ 32, L_0x15af9ecc0, v0x15af72b90_0, L_0x15afa0990, C4<>;
L_0x15afa0bd0 .functor MUXZ 32, L_0x15af9d5b0, v0x15af73280_0, L_0x15afa0b20, C4<>;
S_0x15af726d0 .scope module, "FWD_MUX_1" "FWD_MUX" 11 13, 12 2 0, S_0x15af72350;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x15af72960_0 .net "Data_EX", 31 0, L_0x15af9f050;  alias, 1 drivers
v0x15af72a20_0 .net "Data_MEM", 31 0, L_0x15afa2650;  alias, 1 drivers
v0x15af72ad0_0 .net "Data_WB", 31 0, v0x15af97820_0;  alias, 1 drivers
v0x15af72b90_0 .var "Data_out", 31 0;
v0x15af72c40_0 .net "fwd_ex", 1 0, v0x15af75b10_0;  alias, 1 drivers
E_0x15af72910 .event edge, v0x15af72c40_0, v0x15af72960_0, v0x15af72a20_0, v0x15af72ad0_0;
S_0x15af72db0 .scope module, "FWD_MUX_2" "FWD_MUX" 11 14, 12 2 0, S_0x15af72350;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x15af73040_0 .net "Data_EX", 31 0, L_0x15af9f1b0;  alias, 1 drivers
v0x15af730f0_0 .net "Data_MEM", 31 0, L_0x15afa2650;  alias, 1 drivers
v0x15af731b0_0 .net "Data_WB", 31 0, v0x15af97820_0;  alias, 1 drivers
v0x15af73280_0 .var "Data_out", 31 0;
v0x15af73310_0 .net "fwd_ex", 1 0, v0x15af75c50_0;  alias, 1 drivers
E_0x15af72ff0 .event edge, v0x15af73310_0, v0x15af73040_0, v0x15af72a20_0, v0x15af72ad0_0;
S_0x15af75460 .scope module, "forward_unit_ex" "Forward_Unit_Ex" 6 249, 13 2 0, S_0x15af69fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_ex";
    .port_info 2 /INPUT 5 "rs2_ex";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "reg_write_wb";
    .port_info 6 /OUTPUT 2 "rs1_fwd_ex";
    .port_info 7 /OUTPUT 2 "rs2_fwd_ex";
v0x15af75730_0 .net "rd_mem", 4 0, L_0x15afa1b00;  alias, 1 drivers
v0x15af75820_0 .net "rd_wb", 4 0, L_0x15afa2f80;  alias, 1 drivers
v0x15af758c0_0 .net "reg_write_mem", 0 0, L_0x15afa16e0;  alias, 1 drivers
v0x15af759b0_0 .net "reg_write_wb", 0 0, L_0x15afa3120;  alias, 1 drivers
v0x15af75a40_0 .net "rs1_ex", 4 0, L_0x15af9f470;  alias, 1 drivers
v0x15af75b10_0 .var "rs1_fwd_ex", 1 0;
v0x15af75ba0_0 .net "rs2_ex", 4 0, L_0x15af9f610;  alias, 1 drivers
v0x15af75c50_0 .var "rs2_fwd_ex", 1 0;
E_0x15af6a470/0 .event edge, v0x15af6f710_0, v0x15af6e4a0_0, v0x15af75a40_0, v0x15af759b0_0;
E_0x15af6a470/1 .event edge, v0x15af75820_0, v0x15af75ba0_0;
E_0x15af6a470 .event/or E_0x15af6a470/0, E_0x15af6a470/1;
S_0x15af75db0 .scope module, "forward_unit_id" "Forward_Unit_Id" 6 240, 14 2 0, S_0x15af69fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_id";
    .port_info 2 /INPUT 5 "rs2_id";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 1 "jal_id";
    .port_info 6 /INPUT 1 "jalr_id";
    .port_info 7 /OUTPUT 2 "rs1_fwd_id";
    .port_info 8 /OUTPUT 2 "rs2_fwd_id";
v0x15af76100_0 .net "branch_id", 0 0, L_0x15af9e8d0;  alias, 1 drivers
v0x15af761a0_0 .net "jal_id", 0 0, L_0x15af9e940;  alias, 1 drivers
v0x15af76240_0 .net "jalr_id", 0 0, L_0x15af9e9b0;  alias, 1 drivers
v0x15af762d0_0 .net "rd_mem", 4 0, L_0x15afa1b00;  alias, 1 drivers
v0x15af76360_0 .net "reg_write_mem", 0 0, L_0x15afa16e0;  alias, 1 drivers
v0x15af76430_0 .var "rs1_fwd_id", 1 0;
v0x15af764d0_0 .net "rs1_id", 4 0, L_0x15af9ce00;  alias, 1 drivers
v0x15af76580_0 .var "rs2_fwd_id", 1 0;
v0x15af76630_0 .net "rs2_id", 4 0, L_0x15af9ce70;  alias, 1 drivers
E_0x15af760a0/0 .event edge, v0x15af76100_0, v0x15af6e4a0_0, v0x15af764d0_0, v0x15af76240_0;
E_0x15af760a0/1 .event edge, v0x15af76630_0;
E_0x15af760a0 .event/or E_0x15af760a0/0, E_0x15af760a0/1;
S_0x15af76820 .scope module, "hazard_detect_unit" "Hazard_Detect_Unit" 6 225, 15 2 0, S_0x15af69fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "pc_src_id";
    .port_info 2 /INPUT 1 "jal_id";
    .port_info 3 /INPUT 1 "jalr_id";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 5 "rs1_id";
    .port_info 6 /INPUT 5 "rs2_id";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 5 "rd_ex";
    .port_info 9 /INPUT 1 "mem_read_ex";
    .port_info 10 /INPUT 1 "mem_read_mem";
    .port_info 11 /INPUT 1 "reg_write_ex";
    .port_info 12 /OUTPUT 1 "stall_if";
    .port_info 13 /OUTPUT 1 "bubble_if";
    .port_info 14 /OUTPUT 1 "stall_id";
    .port_info 15 /OUTPUT 1 "bubble_id";
    .port_info 16 /OUTPUT 1 "stall_ex";
    .port_info 17 /OUTPUT 1 "bubble_ex";
    .port_info 18 /OUTPUT 1 "stall_mem";
    .port_info 19 /OUTPUT 1 "bubble_mem";
    .port_info 20 /OUTPUT 1 "stall_wb";
    .port_info 21 /OUTPUT 1 "bubble_wb";
L_0x15afa3210 .functor OR 1, L_0x15af9e8d0, L_0x15af9e9b0, C4<0>, C4<0>;
L_0x15afa3540 .functor OR 1, L_0x15afa32c0, L_0x15afa3380, C4<0>, C4<0>;
L_0x15afa35f0 .functor AND 1, L_0x15af9fd30, L_0x15afa3540, C4<1>, C4<1>;
L_0x15afa39e0 .functor OR 1, L_0x15afa36a0, L_0x15afa3840, C4<0>, C4<0>;
L_0x15afa3a50 .functor AND 1, L_0x15afa1840, L_0x15afa39e0, C4<1>, C4<1>;
L_0x15afa3b30 .functor OR 1, L_0x15afa35f0, L_0x15afa3a50, C4<0>, C4<0>;
L_0x15afa3c20 .functor AND 1, L_0x15afa3210, L_0x15afa3b30, C4<1>, C4<1>;
L_0x15afa3df0 .functor AND 1, L_0x15afa3d50, v0x15af8a080_0, C4<1>, C4<1>;
L_0x15afa3ea0 .functor BUFZ 1, L_0x15afa3c20, C4<0>, C4<0>, C4<0>;
L_0x15afa3fe0 .functor BUFZ 1, L_0x15afa3c20, C4<0>, C4<0>, C4<0>;
L_0x15afa40d0 .functor BUFZ 1, v0x15af9c530_0, C4<0>, C4<0>, C4<0>;
L_0x15afa4220 .functor OR 1, v0x15af9c530_0, L_0x15afa3df0, C4<0>, C4<0>;
L_0x15afa4290 .functor OR 1, v0x15af9c530_0, L_0x15afa3c20, C4<0>, C4<0>;
L_0x15af9c300 .functor BUFZ 1, v0x15af9c530_0, C4<0>, C4<0>, C4<0>;
L_0x15afa4470 .functor BUFZ 1, v0x15af9c530_0, C4<0>, C4<0>, C4<0>;
v0x15af76c50_0 .net *"_ivl_1", 0 0, L_0x15afa3210;  1 drivers
v0x15af76d00_0 .net *"_ivl_10", 0 0, L_0x15afa36a0;  1 drivers
v0x15af76da0_0 .net *"_ivl_12", 0 0, L_0x15afa3840;  1 drivers
v0x15af76e30_0 .net *"_ivl_15", 0 0, L_0x15afa39e0;  1 drivers
v0x15af76ed0_0 .net *"_ivl_17", 0 0, L_0x15afa3a50;  1 drivers
v0x15af76fb0_0 .net *"_ivl_19", 0 0, L_0x15afa3b30;  1 drivers
v0x15af77050_0 .net *"_ivl_2", 0 0, L_0x15afa32c0;  1 drivers
v0x15af770f0_0 .net *"_ivl_23", 0 0, L_0x15afa3d50;  1 drivers
v0x15af77190_0 .net *"_ivl_4", 0 0, L_0x15afa3380;  1 drivers
v0x15af772a0_0 .net *"_ivl_7", 0 0, L_0x15afa3540;  1 drivers
v0x15af77330_0 .net *"_ivl_9", 0 0, L_0x15afa35f0;  1 drivers
v0x15af773d0_0 .net "branch_id", 0 0, L_0x15af9e8d0;  alias, 1 drivers
v0x15af77480_0 .net "bubble", 0 0, L_0x15afa3df0;  1 drivers
v0x15af77510_0 .net "bubble_ex", 0 0, L_0x15afa4290;  alias, 1 drivers
v0x15af775a0_0 .net "bubble_id", 0 0, L_0x15afa4220;  alias, 1 drivers
v0x15af77630_0 .net "bubble_if", 0 0, L_0x15afa40d0;  alias, 1 drivers
v0x15af776c0_0 .net "bubble_mem", 0 0, L_0x15af9c300;  alias, 1 drivers
v0x15af77850_0 .net "bubble_wb", 0 0, L_0x15afa4470;  alias, 1 drivers
v0x15af778e0_0 .net "jal_id", 0 0, L_0x15af9e940;  alias, 1 drivers
v0x15af77990_0 .net "jalr_id", 0 0, L_0x15af9e9b0;  alias, 1 drivers
v0x15af77a20_0 .net "mem_read_ex", 0 0, L_0x15afa02f0;  alias, 1 drivers
v0x15af77ab0_0 .net "mem_read_mem", 0 0, L_0x15afa1840;  alias, 1 drivers
v0x15af77b80_0 .net "pc_src_id", 0 0, v0x15af8a080_0;  alias, 1 drivers
v0x15af77c10_0 .net "rd_ex", 4 0, L_0x15af9f310;  alias, 1 drivers
v0x15af77ce0_0 .net "rd_mem", 4 0, L_0x15afa1b00;  alias, 1 drivers
v0x15af77df0_0 .net "reg_write_ex", 0 0, L_0x15af9fd30;  alias, 1 drivers
v0x15af77e80_0 .net "rs1_id", 4 0, L_0x15af9ce00;  alias, 1 drivers
v0x15af77f10_0 .net "rs2_id", 4 0, L_0x15af9ce70;  alias, 1 drivers
v0x15af77fa0_0 .net "rst", 0 0, v0x15af9c530_0;  alias, 1 drivers
v0x15af78030_0 .net "stall", 0 0, L_0x15afa3c20;  1 drivers
v0x15af780c0_0 .net "stall_ex", 0 0, L_0x150078fd0;  alias, 1 drivers
v0x15af78150_0 .net "stall_id", 0 0, L_0x15afa3fe0;  alias, 1 drivers
v0x15af781e0_0 .net "stall_if", 0 0, L_0x15afa3ea0;  alias, 1 drivers
v0x15af77750_0 .net "stall_mem", 0 0, L_0x150079018;  alias, 1 drivers
v0x15af78470_0 .net "stall_wb", 0 0, L_0x150079060;  alias, 1 drivers
L_0x15afa32c0 .cmp/eq 5, L_0x15af9f310, L_0x15af9ce00;
L_0x15afa3380 .cmp/eq 5, L_0x15af9f310, L_0x15af9ce70;
L_0x15afa36a0 .cmp/eq 5, L_0x15afa1b00, L_0x15af9ce00;
L_0x15afa3840 .cmp/eq 5, L_0x15afa1b00, L_0x15af9ce70;
L_0x15afa3d50 .reduce/nor L_0x15afa3c20;
S_0x15af786b0 .scope module, "id_ex" "ID_EX" 6 95, 16 2 0, S_0x15af69fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_id";
    .port_info 2 /INPUT 32 "pc_plus4_id";
    .port_info 3 /INPUT 32 "imm_id";
    .port_info 4 /INPUT 32 "rs1_data_id";
    .port_info 5 /INPUT 32 "rs2_data_id";
    .port_info 6 /INPUT 1 "branch_id";
    .port_info 7 /INPUT 1 "jal_id";
    .port_info 8 /INPUT 1 "jalr_id";
    .port_info 9 /INPUT 1 "mem_read_id";
    .port_info 10 /INPUT 1 "mem_write_id";
    .port_info 11 /INPUT 1 "reg_write_id";
    .port_info 12 /INPUT 2 "reg_src_id";
    .port_info 13 /INPUT 1 "alu_src1_id";
    .port_info 14 /INPUT 1 "alu_src2_id";
    .port_info 15 /INPUT 3 "instr_funct3_id";
    .port_info 16 /INPUT 4 "alu_type_id";
    .port_info 17 /INPUT 5 "rd_id";
    .port_info 18 /INPUT 5 "rs1_id";
    .port_info 19 /INPUT 5 "rs2_id";
    .port_info 20 /INPUT 1 "stall_ex";
    .port_info 21 /INPUT 1 "bubble_ex";
    .port_info 22 /OUTPUT 1 "mem_read_ex";
    .port_info 23 /OUTPUT 1 "mem_write_ex";
    .port_info 24 /OUTPUT 1 "reg_write_ex";
    .port_info 25 /OUTPUT 1 "alu_src1_ex";
    .port_info 26 /OUTPUT 1 "alu_src2_ex";
    .port_info 27 /OUTPUT 32 "pc_plus4_ex";
    .port_info 28 /OUTPUT 32 "pc_ex";
    .port_info 29 /OUTPUT 32 "imm_ex";
    .port_info 30 /OUTPUT 32 "rs1_data_ex";
    .port_info 31 /OUTPUT 32 "rs2_data_ex";
    .port_info 32 /OUTPUT 2 "reg_src_ex";
    .port_info 33 /OUTPUT 3 "instr_funct3_ex";
    .port_info 34 /OUTPUT 4 "alu_type_ex";
    .port_info 35 /OUTPUT 5 "rd_ex";
    .port_info 36 /OUTPUT 5 "rs1_ex";
    .port_info 37 /OUTPUT 5 "rs2_ex";
v0x15af83c00_0 .net "alu_src1_ex", 0 0, L_0x15afa0010;  alias, 1 drivers
v0x15af83c90_0 .net "alu_src1_id", 0 0, v0x15af86320_0;  alias, 1 drivers
v0x15af83d20_0 .net "alu_src2_ex", 0 0, L_0x15afa0450;  alias, 1 drivers
v0x15af83dd0_0 .net "alu_src2_id", 0 0, v0x15af86410_0;  alias, 1 drivers
v0x15af83e80_0 .net "alu_type_ex", 3 0, L_0x15af9f7b0;  alias, 1 drivers
v0x15af83f50_0 .net "alu_type_id", 3 0, v0x15af864e0_0;  alias, 1 drivers
v0x15af83fe0_0 .net "branch_ex", 0 0, L_0x15afa0170;  1 drivers
v0x15af84070_0 .net "branch_id", 0 0, L_0x15af9e8d0;  alias, 1 drivers
v0x15af84100_0 .net "bubble_ex", 0 0, L_0x15afa4290;  alias, 1 drivers
v0x15af84210_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af7acb0_0 .net "imm_ex", 31 0, L_0x15af9d5b0;  alias, 1 drivers
v0x15af7ad40_0 .net "imm_id", 31 0, v0x15af89110_0;  alias, 1 drivers
v0x15af7adf0_0 .net "instr_funct3_ex", 2 0, L_0x15af9f910;  alias, 1 drivers
v0x15af842a0_0 .net "instr_funct3_id", 2 0, L_0x15af9ea20;  alias, 1 drivers
v0x15af84330_0 .net "jal_ex", 0 0, L_0x15afa0700;  1 drivers
v0x15af843c0_0 .net "jal_id", 0 0, L_0x15af9e940;  alias, 1 drivers
v0x15af84450_0 .net "jalr_ex", 0 0, L_0x15af9fe90;  1 drivers
v0x15af845e0_0 .net "jalr_id", 0 0, L_0x15af9e9b0;  alias, 1 drivers
v0x15af84670_0 .net "mem_read_ex", 0 0, L_0x15afa02f0;  alias, 1 drivers
v0x15af84700_0 .net "mem_read_id", 0 0, v0x15af87360_0;  alias, 1 drivers
v0x15af847b0_0 .net "mem_write_ex", 0 0, L_0x15af9fbd0;  alias, 1 drivers
v0x15af84840_0 .net "mem_write_id", 0 0, v0x15af87470_0;  alias, 1 drivers
v0x15af848d0_0 .net "pc_ex", 31 0, L_0x15af9ecc0;  alias, 1 drivers
v0x15af84960_0 .net "pc_id", 31 0, L_0x15af9cac0;  alias, 1 drivers
v0x15af849f0_0 .net "pc_plus4_ex", 31 0, L_0x15af9eda0;  alias, 1 drivers
v0x15af84a80_0 .net "pc_plus4_id", 31 0, L_0x15af9cc20;  alias, 1 drivers
v0x15af84b30_0 .net "rd_ex", 4 0, L_0x15af9f310;  alias, 1 drivers
v0x15af84c40_0 .net "rd_id", 4 0, L_0x15af9cd10;  alias, 1 drivers
v0x15af84cf0_0 .net "reg_src_ex", 1 0, L_0x15af9fa70;  alias, 1 drivers
v0x15af84d80_0 .net "reg_src_id", 1 0, v0x15af875d0_0;  alias, 1 drivers
v0x15af84e10_0 .net "reg_write_ex", 0 0, L_0x15af9fd30;  alias, 1 drivers
v0x15af84f20_0 .net "reg_write_id", 0 0, L_0x15af9eb60;  alias, 1 drivers
v0x15af84fb0_0 .net "rs1_data_ex", 31 0, L_0x15af9f050;  alias, 1 drivers
v0x15af85240_0 .net "rs1_data_id", 31 0, L_0x15af9e6f0;  alias, 1 drivers
v0x15af852d0_0 .net "rs1_ex", 4 0, L_0x15af9f470;  alias, 1 drivers
v0x15af85360_0 .net "rs1_id", 4 0, L_0x15af9ce00;  alias, 1 drivers
v0x15af853f0_0 .net "rs2_data_ex", 31 0, L_0x15af9f1b0;  alias, 1 drivers
v0x15af85480_0 .net "rs2_data_id", 31 0, L_0x15af9e7e0;  alias, 1 drivers
v0x15af85510_0 .net "rs2_ex", 4 0, L_0x15af9f610;  alias, 1 drivers
v0x15af855a0_0 .net "rs2_id", 4 0, L_0x15af9ce70;  alias, 1 drivers
v0x15af85640_0 .net "stall_ex", 0 0, L_0x150078fd0;  alias, 1 drivers
S_0x15af78d30 .scope module, "ID_EX_alu_src1" "PipeDff" 16 40, 8 1 0, S_0x15af786b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x15af78f00 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x15afa0010 .functor BUFZ 1, v0x15af79380_0, C4<0>, C4<0>, C4<0>;
v0x15af790b0_0 .net "bubble", 0 0, L_0x15afa4290;  alias, 1 drivers
v0x15af79140_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af791d0_0 .net "data_in", 0 0, v0x15af86320_0;  alias, 1 drivers
v0x15af79260_0 .net "data_out", 0 0, L_0x15afa0010;  alias, 1 drivers
v0x15af792f0_0 .net "data_out_wire", 0 0, v0x15af79380_0;  1 drivers
v0x15af79380_0 .var "data_reg", 0 0;
L_0x150078838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15af79410_0 .net "default_val", 0 0, L_0x150078838;  1 drivers
v0x15af794c0_0 .net "stall", 0 0, L_0x150078fd0;  alias, 1 drivers
S_0x15af795d0 .scope module, "ID_EX_alu_src2" "PipeDff" 16 43, 8 1 0, S_0x15af786b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x15af797a0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x15afa0450 .functor BUFZ 1, v0x15af79cb0_0, C4<0>, C4<0>, C4<0>;
v0x15af79960_0 .net "bubble", 0 0, L_0x15afa4290;  alias, 1 drivers
v0x15af79a30_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af79ac0_0 .net "data_in", 0 0, v0x15af86410_0;  alias, 1 drivers
v0x15af79b50_0 .net "data_out", 0 0, L_0x15afa0450;  alias, 1 drivers
v0x15af79be0_0 .net "data_out_wire", 0 0, v0x15af79cb0_0;  1 drivers
v0x15af79cb0_0 .var "data_reg", 0 0;
L_0x150078910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15af79d40_0 .net "default_val", 0 0, L_0x150078910;  1 drivers
v0x15af79de0_0 .net "stall", 0 0, L_0x150078fd0;  alias, 1 drivers
S_0x15af79f20 .scope module, "ID_EX_alu_type" "PipeDff" 16 33, 8 1 0, S_0x15af786b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 4 "default_val";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x15af7a0e0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000100>;
L_0x15af9f7b0 .functor BUFZ 4, v0x15af7a5b0_0, C4<0000>, C4<0000>, C4<0000>;
v0x15af7a2a0_0 .net "bubble", 0 0, L_0x15afa4290;  alias, 1 drivers
v0x15af7a330_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af7a3c0_0 .net "data_in", 3 0, v0x15af864e0_0;  alias, 1 drivers
v0x15af7a450_0 .net "data_out", 3 0, L_0x15af9f7b0;  alias, 1 drivers
v0x15af7a4e0_0 .net "data_out_wire", 3 0, v0x15af7a5b0_0;  1 drivers
v0x15af7a5b0_0 .var "data_reg", 3 0;
L_0x150078688 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15af7a650_0 .net "default_val", 3 0, L_0x150078688;  1 drivers
v0x15af7a700_0 .net "stall", 0 0, L_0x150078fd0;  alias, 1 drivers
S_0x15af7a820 .scope module, "ID_EX_branch" "PipeDff" 16 41, 8 1 0, S_0x15af786b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x15af7a9e0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x15afa0170 .functor BUFZ 1, v0x15af7b010_0, C4<0>, C4<0>, C4<0>;
v0x15af7ab70_0 .net "bubble", 0 0, L_0x15afa4290;  alias, 1 drivers
v0x15af7ac10_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af6e310_0 .net "data_in", 0 0, L_0x15af9e8d0;  alias, 1 drivers
v0x15af7aeb0_0 .net "data_out", 0 0, L_0x15afa0170;  alias, 1 drivers
v0x15af7af40_0 .net "data_out_wire", 0 0, v0x15af7b010_0;  1 drivers
v0x15af7b010_0 .var "data_reg", 0 0;
L_0x150078880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15af7b0a0_0 .net "default_val", 0 0, L_0x150078880;  1 drivers
v0x15af7b130_0 .net "stall", 0 0, L_0x150078fd0;  alias, 1 drivers
S_0x15af7b2b0 .scope module, "ID_EX_imm" "PipeDff" 16 25, 8 1 0, S_0x15af786b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15af7b470 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x15af9d5b0 .functor BUFZ 32, v0x15af7b970_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15af7b600_0 .net "bubble", 0 0, L_0x15afa4290;  alias, 1 drivers
v0x15af7b6a0_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af7b740_0 .net "data_in", 31 0, v0x15af89110_0;  alias, 1 drivers
v0x15af7b7d0_0 .net "data_out", 31 0, L_0x15af9d5b0;  alias, 1 drivers
v0x15af7b8e0_0 .net "data_out_wire", 31 0, v0x15af7b970_0;  1 drivers
v0x15af7b970_0 .var "data_reg", 31 0;
L_0x1500784d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15af7ba00_0 .net "default_val", 31 0, L_0x1500784d8;  1 drivers
v0x15af7baa0_0 .net "stall", 0 0, L_0x150078fd0;  alias, 1 drivers
S_0x15af7bbc0 .scope module, "ID_EX_instr_funct3" "PipeDff" 16 34, 8 1 0, S_0x15af786b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x15af7bd80 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x15af9f910 .functor BUFZ 3, v0x15af7c240_0, C4<000>, C4<000>, C4<000>;
v0x15af7bf10_0 .net "bubble", 0 0, L_0x15afa4290;  alias, 1 drivers
v0x15af7bfb0_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af7c050_0 .net "data_in", 2 0, L_0x15af9ea20;  alias, 1 drivers
v0x15af7c0e0_0 .net "data_out", 2 0, L_0x15af9f910;  alias, 1 drivers
v0x15af7c170_0 .net "data_out_wire", 2 0, v0x15af7c240_0;  1 drivers
v0x15af7c240_0 .var "data_reg", 2 0;
L_0x1500786d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x15af7c2e0_0 .net "default_val", 2 0, L_0x1500786d0;  1 drivers
v0x15af7c390_0 .net "stall", 0 0, L_0x150078fd0;  alias, 1 drivers
S_0x15af7c4b0 .scope module, "ID_EX_jal" "PipeDff" 16 44, 8 1 0, S_0x15af786b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x15af7c670 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x15afa0700 .functor BUFZ 1, v0x15af7cb30_0, C4<0>, C4<0>, C4<0>;
v0x15af7c800_0 .net "bubble", 0 0, L_0x15afa4290;  alias, 1 drivers
v0x15af7c8a0_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af7c940_0 .net "data_in", 0 0, L_0x15af9e940;  alias, 1 drivers
v0x15af7c9d0_0 .net "data_out", 0 0, L_0x15afa0700;  alias, 1 drivers
v0x15af7ca60_0 .net "data_out_wire", 0 0, v0x15af7cb30_0;  1 drivers
v0x15af7cb30_0 .var "data_reg", 0 0;
L_0x150078958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15af7cbd0_0 .net "default_val", 0 0, L_0x150078958;  1 drivers
v0x15af7cc80_0 .net "stall", 0 0, L_0x150078fd0;  alias, 1 drivers
S_0x15af7cda0 .scope module, "ID_EX_jalr" "PipeDff" 16 39, 8 1 0, S_0x15af786b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x15af7cf60 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x15af9fe90 .functor BUFZ 1, v0x15af7d4d0_0, C4<0>, C4<0>, C4<0>;
v0x15af7d0f0_0 .net "bubble", 0 0, L_0x15afa4290;  alias, 1 drivers
v0x15af7d290_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af7d320_0 .net "data_in", 0 0, L_0x15af9e9b0;  alias, 1 drivers
v0x15af7d3b0_0 .net "data_out", 0 0, L_0x15af9fe90;  alias, 1 drivers
v0x15af7d440_0 .net "data_out_wire", 0 0, v0x15af7d4d0_0;  1 drivers
v0x15af7d4d0_0 .var "data_reg", 0 0;
L_0x1500787f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15af7d560_0 .net "default_val", 0 0, L_0x1500787f0;  1 drivers
v0x15af7d5f0_0 .net "stall", 0 0, L_0x150078fd0;  alias, 1 drivers
S_0x15af7d7f0 .scope module, "ID_EX_mem_read" "PipeDff" 16 42, 8 1 0, S_0x15af786b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x15af79e70 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x15afa02f0 .functor BUFZ 1, v0x15af7de20_0, C4<0>, C4<0>, C4<0>;
v0x15af7db30_0 .net "bubble", 0 0, L_0x15afa4290;  alias, 1 drivers
v0x15af7dbc0_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af7dc60_0 .net "data_in", 0 0, v0x15af87360_0;  alias, 1 drivers
v0x15af7dcf0_0 .net "data_out", 0 0, L_0x15afa02f0;  alias, 1 drivers
v0x15af7dd80_0 .net "data_out_wire", 0 0, v0x15af7de20_0;  1 drivers
v0x15af7de20_0 .var "data_reg", 0 0;
L_0x1500788c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15af7ded0_0 .net "default_val", 0 0, L_0x1500788c8;  1 drivers
v0x15af7df80_0 .net "stall", 0 0, L_0x150078fd0;  alias, 1 drivers
S_0x15af7e0a0 .scope module, "ID_EX_mem_write" "PipeDff" 16 37, 8 1 0, S_0x15af786b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x15af7e260 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x15af9fbd0 .functor BUFZ 1, v0x15af7e720_0, C4<0>, C4<0>, C4<0>;
v0x15af7e3f0_0 .net "bubble", 0 0, L_0x15afa4290;  alias, 1 drivers
v0x15af7e490_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af7e530_0 .net "data_in", 0 0, v0x15af87470_0;  alias, 1 drivers
v0x15af7e5c0_0 .net "data_out", 0 0, L_0x15af9fbd0;  alias, 1 drivers
v0x15af7e650_0 .net "data_out_wire", 0 0, v0x15af7e720_0;  1 drivers
v0x15af7e720_0 .var "data_reg", 0 0;
L_0x150078760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15af7e7c0_0 .net "default_val", 0 0, L_0x150078760;  1 drivers
v0x15af7e870_0 .net "stall", 0 0, L_0x150078fd0;  alias, 1 drivers
S_0x15af7e990 .scope module, "ID_EX_pc" "PipeDff" 16 23, 8 1 0, S_0x15af786b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15af7eb50 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x15af9ecc0 .functor BUFZ 32, v0x15af7f010_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15af7ece0_0 .net "bubble", 0 0, L_0x15afa4290;  alias, 1 drivers
v0x15af7ed80_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af7ee20_0 .net "data_in", 31 0, L_0x15af9cac0;  alias, 1 drivers
v0x15af7eeb0_0 .net "data_out", 31 0, L_0x15af9ecc0;  alias, 1 drivers
v0x15af7ef40_0 .net "data_out_wire", 31 0, v0x15af7f010_0;  1 drivers
v0x15af7f010_0 .var "data_reg", 31 0;
L_0x150078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15af7f0b0_0 .net "default_val", 31 0, L_0x150078448;  1 drivers
v0x15af7f160_0 .net "stall", 0 0, L_0x150078fd0;  alias, 1 drivers
S_0x15af7f280 .scope module, "ID_EX_pc_plus4" "PipeDff" 16 24, 8 1 0, S_0x15af786b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15af7f440 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x15af9eda0 .functor BUFZ 32, v0x15af7f900_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15af7f5d0_0 .net "bubble", 0 0, L_0x15afa4290;  alias, 1 drivers
v0x15af7f670_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af7f710_0 .net "data_in", 31 0, L_0x15af9cc20;  alias, 1 drivers
v0x15af7f7a0_0 .net "data_out", 31 0, L_0x15af9eda0;  alias, 1 drivers
v0x15af7f830_0 .net "data_out_wire", 31 0, v0x15af7f900_0;  1 drivers
v0x15af7f900_0 .var "data_reg", 31 0;
L_0x150078490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15af7f9a0_0 .net "default_val", 31 0, L_0x150078490;  1 drivers
v0x15af7fa50_0 .net "stall", 0 0, L_0x150078fd0;  alias, 1 drivers
S_0x15af7fb70 .scope module, "ID_EX_rd" "PipeDff" 16 29, 8 1 0, S_0x15af786b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x15af7fd30 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x15af9f310 .functor BUFZ 5, v0x15af801c0_0, C4<00000>, C4<00000>, C4<00000>;
v0x15af7fec0_0 .net "bubble", 0 0, L_0x15afa4290;  alias, 1 drivers
v0x15af7ff60_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af80000_0 .net "data_in", 4 0, L_0x15af9cd10;  alias, 1 drivers
v0x15af80090_0 .net "data_out", 4 0, L_0x15af9f310;  alias, 1 drivers
v0x15af80120_0 .net "data_out_wire", 4 0, v0x15af801c0_0;  1 drivers
v0x15af801c0_0 .var "data_reg", 4 0;
L_0x1500785b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x15af80270_0 .net "default_val", 4 0, L_0x1500785b0;  1 drivers
v0x15af80320_0 .net "stall", 0 0, L_0x150078fd0;  alias, 1 drivers
S_0x15af80440 .scope module, "ID_EX_reg_src" "PipeDff" 16 35, 8 1 0, S_0x15af786b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x15af80600 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x15af9fa70 .functor BUFZ 2, v0x15af80ac0_0, C4<00>, C4<00>, C4<00>;
v0x15af80790_0 .net "bubble", 0 0, L_0x15afa4290;  alias, 1 drivers
v0x15af80830_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af808d0_0 .net "data_in", 1 0, v0x15af875d0_0;  alias, 1 drivers
v0x15af80960_0 .net "data_out", 1 0, L_0x15af9fa70;  alias, 1 drivers
v0x15af809f0_0 .net "data_out_wire", 1 0, v0x15af80ac0_0;  1 drivers
v0x15af80ac0_0 .var "data_reg", 1 0;
L_0x150078718 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15af80b60_0 .net "default_val", 1 0, L_0x150078718;  1 drivers
v0x15af80c10_0 .net "stall", 0 0, L_0x150078fd0;  alias, 1 drivers
S_0x15af80d30 .scope module, "ID_EX_reg_write" "PipeDff" 16 38, 8 1 0, S_0x15af786b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x15af80ef0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x15af9fd30 .functor BUFZ 1, v0x15af81380_0, C4<0>, C4<0>, C4<0>;
v0x15af81080_0 .net "bubble", 0 0, L_0x15afa4290;  alias, 1 drivers
v0x15af81120_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af811c0_0 .net "data_in", 0 0, L_0x15af9eb60;  alias, 1 drivers
v0x15af81250_0 .net "data_out", 0 0, L_0x15af9fd30;  alias, 1 drivers
v0x15af812e0_0 .net "data_out_wire", 0 0, v0x15af81380_0;  1 drivers
v0x15af81380_0 .var "data_reg", 0 0;
L_0x1500787a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15af81430_0 .net "default_val", 0 0, L_0x1500787a8;  1 drivers
v0x15af814e0_0 .net "stall", 0 0, L_0x150078fd0;  alias, 1 drivers
S_0x15af81600 .scope module, "ID_EX_rs1" "PipeDff" 16 30, 8 1 0, S_0x15af786b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x15af817c0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x15af9f470 .functor BUFZ 5, v0x15af81da0_0, C4<00000>, C4<00000>, C4<00000>;
v0x15af81950_0 .net "bubble", 0 0, L_0x15afa4290;  alias, 1 drivers
v0x15af7d190_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af81bf0_0 .net "data_in", 4 0, L_0x15af9ce00;  alias, 1 drivers
v0x15af81c80_0 .net "data_out", 4 0, L_0x15af9f470;  alias, 1 drivers
v0x15af81d10_0 .net "data_out_wire", 4 0, v0x15af81da0_0;  1 drivers
v0x15af81da0_0 .var "data_reg", 4 0;
L_0x1500785f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x15af81e30_0 .net "default_val", 4 0, L_0x1500785f8;  1 drivers
v0x15af81ed0_0 .net "stall", 0 0, L_0x150078fd0;  alias, 1 drivers
S_0x15af82160 .scope module, "ID_EX_rs1_data" "PipeDff" 16 26, 8 1 0, S_0x15af786b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15af823d0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x15af9f050 .functor BUFZ 32, v0x15af827c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15af824e0_0 .net "bubble", 0 0, L_0x15afa4290;  alias, 1 drivers
v0x15af82570_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af82600_0 .net "data_in", 31 0, L_0x15af9e6f0;  alias, 1 drivers
v0x15af82690_0 .net "data_out", 31 0, L_0x15af9f050;  alias, 1 drivers
v0x15af82720_0 .net "data_out_wire", 31 0, v0x15af827c0_0;  1 drivers
v0x15af827c0_0 .var "data_reg", 31 0;
L_0x150078520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15af82870_0 .net "default_val", 31 0, L_0x150078520;  1 drivers
v0x15af82920_0 .net "stall", 0 0, L_0x150078fd0;  alias, 1 drivers
S_0x15af82a40 .scope module, "ID_EX_rs2" "PipeDff" 16 31, 8 1 0, S_0x15af786b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x15af82c00 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x15af9f610 .functor BUFZ 5, v0x15af830c0_0, C4<00000>, C4<00000>, C4<00000>;
v0x15af82d90_0 .net "bubble", 0 0, L_0x15afa4290;  alias, 1 drivers
v0x15af82e30_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af82ed0_0 .net "data_in", 4 0, L_0x15af9ce70;  alias, 1 drivers
v0x15af82f60_0 .net "data_out", 4 0, L_0x15af9f610;  alias, 1 drivers
v0x15af82ff0_0 .net "data_out_wire", 4 0, v0x15af830c0_0;  1 drivers
v0x15af830c0_0 .var "data_reg", 4 0;
L_0x150078640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x15af83160_0 .net "default_val", 4 0, L_0x150078640;  1 drivers
v0x15af83210_0 .net "stall", 0 0, L_0x150078fd0;  alias, 1 drivers
S_0x15af83330 .scope module, "ID_EX_rs2_data" "PipeDff" 16 27, 8 1 0, S_0x15af786b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15af834f0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x15af9f1b0 .functor BUFZ 32, v0x15af83980_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15af83680_0 .net "bubble", 0 0, L_0x15afa4290;  alias, 1 drivers
v0x15af83720_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af837c0_0 .net "data_in", 31 0, L_0x15af9e7e0;  alias, 1 drivers
v0x15af83850_0 .net "data_out", 31 0, L_0x15af9f1b0;  alias, 1 drivers
v0x15af838e0_0 .net "data_out_wire", 31 0, v0x15af83980_0;  1 drivers
v0x15af83980_0 .var "data_reg", 31 0;
L_0x150078568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15af83a30_0 .net "default_val", 31 0, L_0x150078568;  1 drivers
v0x15af83ae0_0 .net "stall", 0 0, L_0x150078fd0;  alias, 1 drivers
S_0x15af85a60 .scope module, "id_module" "ID_MODULE" 6 59, 17 7 0, S_0x15af69fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "rs1_fwd_id";
    .port_info 7 /INPUT 2 "rs2_fwd_id";
    .port_info 8 /OUTPUT 1 "pc_src";
    .port_info 9 /OUTPUT 2 "reg_src";
    .port_info 10 /OUTPUT 1 "alu_src1";
    .port_info 11 /OUTPUT 1 "alu_src2";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write";
    .port_info 15 /OUTPUT 32 "rs1_data";
    .port_info 16 /OUTPUT 32 "rs2_data";
    .port_info 17 /OUTPUT 32 "imm";
    .port_info 18 /OUTPUT 32 "new_pc";
    .port_info 19 /OUTPUT 3 "branch_type";
    .port_info 20 /OUTPUT 3 "load_type";
    .port_info 21 /OUTPUT 3 "store_type";
    .port_info 22 /OUTPUT 3 "instr_funct3";
    .port_info 23 /OUTPUT 4 "alu_type";
    .port_info 24 /OUTPUT 5 "rd";
    .port_info 25 /OUTPUT 5 "rs1";
    .port_info 26 /OUTPUT 5 "rs2";
    .port_info 27 /OUTPUT 1 "branch";
    .port_info 28 /OUTPUT 1 "jal";
    .port_info 29 /OUTPUT 1 "jalr";
L_0x15af9cd10 .functor BUFZ 5, v0x15af876a0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x15af9ce00 .functor BUFZ 5, v0x15af877c0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x15af9ce70 .functor BUFZ 5, v0x15af87870_0, C4<00000>, C4<00000>, C4<00000>;
L_0x15af9e6f0 .functor BUFZ 32, L_0x15af9db90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15af9e7e0 .functor BUFZ 32, L_0x15af9de50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15af9e8d0 .functor BUFZ 1, v0x15af86dc0_0, C4<0>, C4<0>, C4<0>;
L_0x15af9e940 .functor BUFZ 1, v0x15af87170_0, C4<0>, C4<0>, C4<0>;
L_0x15af9e9b0 .functor BUFZ 1, v0x15af87210_0, C4<0>, C4<0>, C4<0>;
L_0x15af9ea20 .functor BUFZ 3, v0x15af87090_0, C4<000>, C4<000>, C4<000>;
L_0x15af9eb60 .functor BUFZ 1, v0x15af87730_0, C4<0>, C4<0>, C4<0>;
v0x15af8b660_0 .net "R_Addr1", 4 0, v0x15af877c0_0;  1 drivers
v0x15af8b710_0 .net "R_Addr2", 4 0, v0x15af87870_0;  1 drivers
v0x15af8b7f0_0 .net "W_Addr", 4 0, v0x15af876a0_0;  1 drivers
v0x15af8b8c0_0 .net "alu_src1", 0 0, v0x15af86320_0;  alias, 1 drivers
v0x15af8b950_0 .net "alu_src2", 0 0, v0x15af86410_0;  alias, 1 drivers
v0x15af8ba20_0 .net "alu_type", 3 0, v0x15af864e0_0;  alias, 1 drivers
v0x15af8bab0_0 .net "branch", 0 0, L_0x15af9e8d0;  alias, 1 drivers
v0x15af8bbc0_0 .net "branch_inn", 0 0, v0x15af86dc0_0;  1 drivers
v0x15af8bc50_0 .net "branch_type", 2 0, L_0x15af9cf00;  1 drivers
v0x15af8bd60_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af8bdf0_0 .net "funct3_inn", 2 0, v0x15af87090_0;  1 drivers
v0x15af8bec0_0 .net "imm", 31 0, v0x15af89110_0;  alias, 1 drivers
v0x15af8bf50_0 .net "instr", 31 0, L_0x15af9c960;  alias, 1 drivers
v0x15af8bfe0_0 .net "instr_funct3", 2 0, L_0x15af9ea20;  alias, 1 drivers
v0x15af8c0b0_0 .net "jal", 0 0, L_0x15af9e940;  alias, 1 drivers
v0x15af8c1c0_0 .net "jal_inn", 0 0, v0x15af87170_0;  1 drivers
v0x15af8c250_0 .net "jalr", 0 0, L_0x15af9e9b0;  alias, 1 drivers
v0x15af8c3e0_0 .net "jalr_inn", 0 0, v0x15af87210_0;  1 drivers
v0x15af8c470_0 .net "less_than", 0 0, L_0x15af9e650;  1 drivers
v0x15af8c540_0 .net "load_type", 2 0, L_0x15af9cf70;  1 drivers
v0x15af8c5d0_0 .net "mem_read", 0 0, v0x15af87360_0;  alias, 1 drivers
v0x15af8c660_0 .net "mem_write", 0 0, v0x15af87470_0;  alias, 1 drivers
v0x15af8c6f0_0 .net "new_pc", 31 0, v0x15af89e10_0;  alias, 1 drivers
v0x15af8c780_0 .net "pc", 31 0, L_0x15af9cac0;  alias, 1 drivers
v0x15af8c810_0 .net "pc_plus4", 31 0, L_0x15af9cc20;  alias, 1 drivers
v0x15af8c8a0_0 .net "pc_src", 0 0, v0x15af8a080_0;  alias, 1 drivers
v0x15af8c970_0 .net "rd", 4 0, L_0x15af9cd10;  alias, 1 drivers
v0x15af8ca40_0 .net "reg_src", 1 0, v0x15af875d0_0;  alias, 1 drivers
v0x15af8cad0_0 .net "reg_write", 0 0, L_0x15af9eb60;  alias, 1 drivers
v0x15af8cba0_0 .net "reg_write_data_mem", 31 0, L_0x15afa2650;  alias, 1 drivers
v0x15af8cc30_0 .net "reg_write_data_wb", 31 0, v0x15af97820_0;  alias, 1 drivers
v0x15af8ccc0_0 .net "reg_write_enable", 0 0, v0x15af87730_0;  1 drivers
v0x15af8cd90_0 .net "rs1", 4 0, L_0x15af9ce00;  alias, 1 drivers
v0x15af8d020_0 .net "rs1_data", 31 0, L_0x15af9e6f0;  alias, 1 drivers
v0x15af8d0b0_0 .net "rs1_data_new", 31 0, L_0x15af9db90;  1 drivers
v0x15af8d140_0 .net "rs1_data_old", 31 0, L_0x15af9d450;  1 drivers
v0x15af8d1d0_0 .net "rs1_fwd_id", 1 0, v0x15af76430_0;  alias, 1 drivers
v0x15af8d260_0 .net "rs2", 4 0, L_0x15af9ce70;  alias, 1 drivers
v0x15af8d370_0 .net "rs2_data", 31 0, L_0x15af9e7e0;  alias, 1 drivers
v0x15af8d400_0 .net "rs2_data_new", 31 0, L_0x15af9de50;  1 drivers
v0x15af8d490_0 .net "rs2_data_old", 31 0, L_0x15af9d910;  1 drivers
v0x15af8d560_0 .net "rs2_fwd_id", 1 0, v0x15af76580_0;  alias, 1 drivers
v0x15af8d630_0 .net "store_type", 2 0, L_0x15af9d060;  1 drivers
v0x15af8d6c0_0 .net "zero", 0 0, L_0x15af9e070;  1 drivers
S_0x15af85f90 .scope module, "ID_ALU_Control" "ALUControl" 17 59, 18 3 0, S_0x15af85a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "R_Data1";
    .port_info 2 /INPUT 32 "R_Data2";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /OUTPUT 1 "alu_src1";
    .port_info 5 /OUTPUT 1 "alu_src2";
    .port_info 6 /OUTPUT 4 "alu_type";
v0x15af861b0_0 .net "R_Data1", 31 0, L_0x15af9db90;  alias, 1 drivers
v0x15af86270_0 .net "R_Data2", 31 0, L_0x15af9de50;  alias, 1 drivers
v0x15af86320_0 .var "alu_src1", 0 0;
v0x15af86410_0 .var "alu_src2", 0 0;
v0x15af864e0_0 .var "alu_type", 3 0;
v0x15af865f0_0 .var "funct3", 2 0;
v0x15af86680_0 .var "funct7", 6 0;
v0x15af86710_0 .net "imm", 31 0, v0x15af89110_0;  alias, 1 drivers
v0x15af867e0_0 .net "instr", 31 0, L_0x15af9c960;  alias, 1 drivers
v0x15af868f0_0 .var "opcode", 6 0;
E_0x15af78960 .event edge, v0x15af867e0_0, v0x15af868f0_0, v0x15af865f0_0, v0x15af86680_0;
S_0x15af869e0 .scope module, "ID_Control_Unit" "ControlUnit" 17 41, 19 3 0, S_0x15af85a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_read_addr";
    .port_info 2 /OUTPUT 5 "rs2_read_addr";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
    .port_info 4 /OUTPUT 3 "instr_funct3";
    .port_info 5 /OUTPUT 3 "store_type";
    .port_info 6 /OUTPUT 2 "reg_src";
    .port_info 7 /OUTPUT 3 "branch_type";
    .port_info 8 /OUTPUT 3 "load_type";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 1 "jalr";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write_enable";
L_0x15af9cf00 .functor BUFZ 3, v0x15af86f10_0, C4<000>, C4<000>, C4<000>;
L_0x15af9cf70 .functor BUFZ 3, v0x15af86f10_0, C4<000>, C4<000>, C4<000>;
L_0x15af9d060 .functor BUFZ 3, v0x15af86f10_0, C4<000>, C4<000>, C4<000>;
v0x15af86dc0_0 .var "branch", 0 0;
v0x15af86e60_0 .net "branch_type", 2 0, L_0x15af9cf00;  alias, 1 drivers
v0x15af86f10_0 .var "funct3", 2 0;
v0x15af86fd0_0 .net "instr", 31 0, L_0x15af9c960;  alias, 1 drivers
v0x15af87090_0 .var "instr_funct3", 2 0;
v0x15af87170_0 .var "jal", 0 0;
v0x15af87210_0 .var "jalr", 0 0;
v0x15af872b0_0 .net "load_type", 2 0, L_0x15af9cf70;  alias, 1 drivers
v0x15af87360_0 .var "mem_read", 0 0;
v0x15af87470_0 .var "mem_write", 0 0;
v0x15af87540_0 .var "opcode", 6 0;
v0x15af875d0_0 .var "reg_src", 1 0;
v0x15af876a0_0 .var "reg_write_addr", 4 0;
v0x15af87730_0 .var "reg_write_enable", 0 0;
v0x15af877c0_0 .var "rs1_read_addr", 4 0;
v0x15af87870_0 .var "rs2_read_addr", 4 0;
v0x15af87920_0 .net "store_type", 2 0, L_0x15af9d060;  alias, 1 drivers
E_0x15af78920 .event edge, v0x15af867e0_0, v0x15af86f10_0, v0x15af87540_0;
S_0x15af87ba0 .scope module, "ID_ID_Control" "ID_Control" 17 79, 20 2 0, S_0x15af85a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "reg_write_data_mem";
    .port_info 3 /INPUT 2 "rs1_fwd_id";
    .port_info 4 /INPUT 2 "rs2_fwd_id";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /OUTPUT 32 "rs1_data_update";
    .port_info 7 /OUTPUT 32 "rs2_data_update";
    .port_info 8 /OUTPUT 1 "zero";
    .port_info 9 /OUTPUT 1 "less_than";
L_0x15af9e2d0 .functor OR 1, L_0x15af9e110, L_0x15af9e1b0, C4<0>, C4<0>;
L_0x150078328 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x15af87e70_0 .net/2u *"_ivl_0", 1 0, L_0x150078328;  1 drivers
L_0x1500783b8 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x15af87f00_0 .net/2u *"_ivl_14", 2 0, L_0x1500783b8;  1 drivers
v0x15af87fa0_0 .net *"_ivl_16", 0 0, L_0x15af9e110;  1 drivers
L_0x150078400 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x15af88050_0 .net/2u *"_ivl_18", 2 0, L_0x150078400;  1 drivers
v0x15af88100_0 .net *"_ivl_2", 0 0, L_0x15af9da70;  1 drivers
v0x15af881e0_0 .net *"_ivl_20", 0 0, L_0x15af9e1b0;  1 drivers
v0x15af88280_0 .net *"_ivl_23", 0 0, L_0x15af9e2d0;  1 drivers
v0x15af88320_0 .net *"_ivl_24", 0 0, L_0x15af9e3c0;  1 drivers
v0x15af883c0_0 .net *"_ivl_26", 0 0, L_0x15af9e460;  1 drivers
L_0x150078370 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x15af884d0_0 .net/2u *"_ivl_6", 1 0, L_0x150078370;  1 drivers
v0x15af88570_0 .net *"_ivl_8", 0 0, L_0x15af9dd30;  1 drivers
v0x15af88610_0 .net "funct3", 2 0, v0x15af87090_0;  alias, 1 drivers
v0x15af886d0_0 .net "less_than", 0 0, L_0x15af9e650;  alias, 1 drivers
v0x15af88760_0 .net "reg_write_data_mem", 31 0, L_0x15afa2650;  alias, 1 drivers
v0x15af88870_0 .net "rs1_data", 31 0, L_0x15af9d450;  alias, 1 drivers
v0x15af88900_0 .net "rs1_data_update", 31 0, L_0x15af9db90;  alias, 1 drivers
v0x15af889b0_0 .net "rs1_fwd_id", 1 0, v0x15af76430_0;  alias, 1 drivers
v0x15af88b40_0 .net "rs2_data", 31 0, L_0x15af9d910;  alias, 1 drivers
v0x15af88bd0_0 .net "rs2_data_update", 31 0, L_0x15af9de50;  alias, 1 drivers
v0x15af88c60_0 .net "rs2_fwd_id", 1 0, v0x15af76580_0;  alias, 1 drivers
v0x15af88cf0_0 .net "zero", 0 0, L_0x15af9e070;  alias, 1 drivers
L_0x15af9da70 .cmp/eq 2, v0x15af76430_0, L_0x150078328;
L_0x15af9db90 .functor MUXZ 32, L_0x15af9d450, L_0x15afa2650, L_0x15af9da70, C4<>;
L_0x15af9dd30 .cmp/eq 2, v0x15af76580_0, L_0x150078370;
L_0x15af9de50 .functor MUXZ 32, L_0x15af9d910, L_0x15afa2650, L_0x15af9dd30, C4<>;
L_0x15af9e070 .cmp/eq 32, L_0x15af9db90, L_0x15af9de50;
L_0x15af9e110 .cmp/eq 3, v0x15af87090_0, L_0x1500783b8;
L_0x15af9e1b0 .cmp/eq 3, v0x15af87090_0, L_0x150078400;
L_0x15af9e3c0 .cmp/gt 32, L_0x15af9de50, L_0x15af9db90;
L_0x15af9e460 .cmp/gt.s 32, L_0x15af9db90, L_0x15af9db90;
L_0x15af9e650 .functor MUXZ 1, L_0x15af9e460, L_0x15af9e3c0, L_0x15af9e2d0, C4<>;
S_0x15af88e30 .scope module, "ID_Imm_Gen" "ImmGen" 17 37, 21 3 0, S_0x15af85a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x15af89050_0 .var "funct3", 2 0;
v0x15af89110_0 .var "imm", 31 0;
v0x15af891b0_0 .var "imm12", 11 0;
v0x15af89270_0 .var "imm20", 20 0;
v0x15af89320_0 .var "immtemp", 31 0;
v0x15af89410_0 .net "instr", 31 0, L_0x15af9c960;  alias, 1 drivers
v0x15af894f0_0 .var "opcode", 6 0;
E_0x15af88fe0/0 .event edge, v0x15af867e0_0, v0x15af894f0_0, v0x15af89050_0, v0x15af89320_0;
E_0x15af88fe0/1 .event edge, v0x15af891b0_0, v0x15af89270_0;
E_0x15af88fe0 .event/or E_0x15af88fe0/0, E_0x15af88fe0/1;
S_0x15af895b0 .scope module, "ID_PC_EX" "PC_EX" 17 87, 22 2 0, S_0x15af85a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "jal";
    .port_info 2 /INPUT 1 "jalr";
    .port_info 3 /INPUT 3 "branch_type";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "pc_plus4";
    .port_info 6 /INPUT 32 "rs1_data";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 1 "zero";
    .port_info 9 /INPUT 1 "less_than";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 32 "new_pc";
v0x15af899b0_0 .net "branch", 0 0, v0x15af86dc0_0;  alias, 1 drivers
v0x15af89a40_0 .net "branch_type", 2 0, L_0x15af9cf00;  alias, 1 drivers
v0x15af89af0_0 .net "imm", 31 0, v0x15af89110_0;  alias, 1 drivers
v0x15af89c20_0 .net "jal", 0 0, v0x15af87170_0;  alias, 1 drivers
v0x15af89cd0_0 .net "jalr", 0 0, v0x15af87210_0;  alias, 1 drivers
v0x15af89d60_0 .net "less_than", 0 0, L_0x15af9e650;  alias, 1 drivers
v0x15af89e10_0 .var "new_pc", 31 0;
v0x15af89ea0_0 .net "pc", 31 0, L_0x15af9cac0;  alias, 1 drivers
v0x15af89f70_0 .net "pc_plus4", 31 0, L_0x15af9cc20;  alias, 1 drivers
v0x15af8a080_0 .var "pc_src", 0 0;
v0x15af8a110_0 .net "rs1_data", 31 0, L_0x15af9db90;  alias, 1 drivers
v0x15af8a1e0_0 .net "zero", 0 0, L_0x15af9e070;  alias, 1 drivers
E_0x15af89930/0 .event edge, v0x15af87170_0, v0x15af7ee20_0, v0x15af7b740_0, v0x15af87210_0;
E_0x15af89930/1 .event edge, v0x15af861b0_0, v0x15af86dc0_0, v0x15af86e60_0, v0x15af88cf0_0;
E_0x15af89930/2 .event edge, v0x15af886d0_0, v0x15af7f710_0;
E_0x15af89930 .event/or E_0x15af89930/0, E_0x15af89930/1, E_0x15af89930/2;
S_0x15af8a350 .scope module, "ID_RegFile" "RegFile" 17 69, 23 2 0, S_0x15af85a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_enable";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "reg_write_addr";
    .port_info 5 /INPUT 32 "reg_write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0x150078178 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x15af8a610_0 .net/2u *"_ivl_0", 4 0, L_0x150078178;  1 drivers
L_0x150078208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15af8a6d0_0 .net/2u *"_ivl_10", 31 0, L_0x150078208;  1 drivers
L_0x150078250 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x15af8a770_0 .net/2u *"_ivl_14", 4 0, L_0x150078250;  1 drivers
v0x15af8a800_0 .net *"_ivl_16", 0 0, L_0x15af9d630;  1 drivers
v0x15af8a890_0 .net *"_ivl_18", 31 0, L_0x15af9d750;  1 drivers
v0x15af8a970_0 .net *"_ivl_2", 0 0, L_0x15af9d110;  1 drivers
v0x15af8aa10_0 .net *"_ivl_20", 6 0, L_0x15af9d7f0;  1 drivers
L_0x150078298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15af8aac0_0 .net *"_ivl_23", 1 0, L_0x150078298;  1 drivers
L_0x1500782e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15af8ab70_0 .net/2u *"_ivl_24", 31 0, L_0x1500782e0;  1 drivers
v0x15af8ac80_0 .net *"_ivl_4", 31 0, L_0x15af9d230;  1 drivers
v0x15af8ad30_0 .net *"_ivl_6", 6 0, L_0x15af9d2f0;  1 drivers
L_0x1500781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15af8ade0_0 .net *"_ivl_9", 1 0, L_0x1500781c0;  1 drivers
v0x15af8ae90_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af8af20_0 .var/i "i", 31 0;
v0x15af8afd0_0 .net "read_addr1", 4 0, v0x15af877c0_0;  alias, 1 drivers
v0x15af8b090_0 .net "read_addr2", 4 0, v0x15af87870_0;  alias, 1 drivers
v0x15af8b120_0 .net "read_data1", 31 0, L_0x15af9d450;  alias, 1 drivers
v0x15af8b2b0_0 .net "read_data2", 31 0, L_0x15af9d910;  alias, 1 drivers
v0x15af8b340_0 .net "reg_write_addr", 4 0, v0x15af876a0_0;  alias, 1 drivers
v0x15af8b3d0_0 .net "reg_write_data", 31 0, v0x15af97820_0;  alias, 1 drivers
v0x15af8b4e0_0 .net "reg_write_enable", 0 0, v0x15af87730_0;  alias, 1 drivers
v0x15af8b570 .array "register_file", 31 0, 31 0;
L_0x15af9d110 .cmp/ne 5, v0x15af877c0_0, L_0x150078178;
L_0x15af9d230 .array/port v0x15af8b570, L_0x15af9d2f0;
L_0x15af9d2f0 .concat [ 5 2 0 0], v0x15af877c0_0, L_0x1500781c0;
L_0x15af9d450 .functor MUXZ 32, L_0x150078208, L_0x15af9d230, L_0x15af9d110, C4<>;
L_0x15af9d630 .cmp/ne 5, v0x15af87870_0, L_0x150078250;
L_0x15af9d750 .array/port v0x15af8b570, L_0x15af9d7f0;
L_0x15af9d7f0 .concat [ 5 2 0 0], v0x15af87870_0, L_0x150078298;
L_0x15af9d910 .functor MUXZ 32, L_0x1500782e0, L_0x15af9d750, L_0x15af9d630, C4<>;
S_0x15af8d9c0 .scope module, "if_id" "IF_ID" 6 50, 24 2 0, S_0x15af69fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_if";
    .port_info 2 /INPUT 32 "pc_if";
    .port_info 3 /INPUT 32 "pc_plus4_if";
    .port_info 4 /INPUT 1 "stall_id";
    .port_info 5 /INPUT 1 "bubble_id";
    .port_info 6 /OUTPUT 32 "instr_id";
    .port_info 7 /OUTPUT 32 "pc_id";
    .port_info 8 /OUTPUT 32 "pc_plus4_id";
v0x15af8f7a0_0 .net "bubble_id", 0 0, L_0x15afa4220;  alias, 1 drivers
v0x15af8f8b0_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af8f940_0 .net "instr_id", 31 0, L_0x15af9c960;  alias, 1 drivers
v0x15af8f9d0_0 .net "instr_if", 31 0, L_0x15afa4400;  alias, 1 drivers
v0x15af8fa60_0 .net "pc_id", 31 0, L_0x15af9cac0;  alias, 1 drivers
v0x15af8fb30_0 .net "pc_if", 31 0, v0x15af90b70_0;  alias, 1 drivers
v0x15af8fbc0_0 .net "pc_plus4_id", 31 0, L_0x15af9cc20;  alias, 1 drivers
v0x15af8fc50_0 .net "pc_plus4_if", 31 0, L_0x15af9c5c0;  alias, 1 drivers
v0x15af8fd00_0 .net "stall_id", 0 0, L_0x15afa3fe0;  alias, 1 drivers
S_0x15af8dcb0 .scope module, "IF_ID_instr" "PipeDff" 24 8, 8 1 0, S_0x15af8d9c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15af8de70 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x15af9c960 .functor BUFZ 32, v0x15af8e2e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15af8df90_0 .net "bubble", 0 0, L_0x15afa4220;  alias, 1 drivers
v0x15af8e020_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af8e0b0_0 .net "data_in", 31 0, L_0x15afa4400;  alias, 1 drivers
v0x15af8e140_0 .net "data_out", 31 0, L_0x15af9c960;  alias, 1 drivers
v0x15af8e250_0 .net "data_out_wire", 31 0, v0x15af8e2e0_0;  1 drivers
v0x15af8e2e0_0 .var "data_reg", 31 0;
L_0x1500780a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15af8e370_0 .net "default_val", 31 0, L_0x1500780a0;  1 drivers
v0x15af8e400_0 .net "stall", 0 0, L_0x15afa3fe0;  alias, 1 drivers
S_0x15af8e510 .scope module, "IF_ID_pc" "PipeDff" 24 9, 8 1 0, S_0x15af8d9c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15af8e6e0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x15af9cac0 .functor BUFZ 32, v0x15af8ec30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15af8e8a0_0 .net "bubble", 0 0, L_0x15afa4220;  alias, 1 drivers
v0x15af8e970_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af8ea00_0 .net "data_in", 31 0, v0x15af90b70_0;  alias, 1 drivers
v0x15af8ea90_0 .net "data_out", 31 0, L_0x15af9cac0;  alias, 1 drivers
v0x15af8eba0_0 .net "data_out_wire", 31 0, v0x15af8ec30_0;  1 drivers
v0x15af8ec30_0 .var "data_reg", 31 0;
L_0x1500780e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15af8ecc0_0 .net "default_val", 31 0, L_0x1500780e8;  1 drivers
v0x15af8ed50_0 .net "stall", 0 0, L_0x15afa3fe0;  alias, 1 drivers
S_0x15af8ee80 .scope module, "IF_ID_pc_plus4" "PipeDff" 24 10, 8 1 0, S_0x15af8d9c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15af8f040 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x15af9cc20 .functor BUFZ 32, v0x15af8f550_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15af8f200_0 .net "bubble", 0 0, L_0x15afa4220;  alias, 1 drivers
v0x15af8f290_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af8f320_0 .net "data_in", 31 0, L_0x15af9c5c0;  alias, 1 drivers
v0x15af8f3b0_0 .net "data_out", 31 0, L_0x15af9cc20;  alias, 1 drivers
v0x15af8f4c0_0 .net "data_out_wire", 31 0, v0x15af8f550_0;  1 drivers
v0x15af8f550_0 .var "data_reg", 31 0;
L_0x150078130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15af8f5e0_0 .net "default_val", 31 0, L_0x150078130;  1 drivers
v0x15af8f680_0 .net "stall", 0 0, L_0x15afa3fe0;  alias, 1 drivers
S_0x15af8ff20 .scope module, "if_module" "IF_MODULE" 6 28, 25 5 0, S_0x15af69fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pc_src";
    .port_info 3 /INPUT 32 "new_pc";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /OUTPUT 32 "pc_plus4";
    .port_info 7 /OUTPUT 32 "pc";
L_0x15af9c5c0 .functor BUFZ 32, v0x15af906c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15af90f40_0 .net "bubble_if", 0 0, L_0x15afa40d0;  alias, 1 drivers
v0x15af91000_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af91090_0 .net "new_pc", 31 0, v0x15af89e10_0;  alias, 1 drivers
v0x15af91120_0 .net "pc", 31 0, v0x15af90b70_0;  alias, 1 drivers
L_0x150078010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x15af91230_0 .net "pc_incre", 31 0, L_0x150078010;  1 drivers
v0x15af912c0_0 .net "pc_plus4", 31 0, L_0x15af9c5c0;  alias, 1 drivers
v0x15af91390_0 .net "pc_plus4_inn", 31 0, v0x15af906c0_0;  1 drivers
v0x15af91460_0 .net "pc_src", 0 0, v0x15af8a080_0;  alias, 1 drivers
v0x15af91570_0 .net "rst", 0 0, v0x15af9c530_0;  alias, 1 drivers
v0x15af91680_0 .net "stall_if", 0 0, L_0x15afa3ea0;  alias, 1 drivers
S_0x15af901d0 .scope module, "IF_ADD" "Adder" 25 31, 26 1 0, S_0x15af8ff20;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "op_num1";
    .port_info 1 /INPUT 32 "op_num2";
    .port_info 2 /OUTPUT 32 "res";
P_0x15af90390 .param/l "WIDTH" 0 26 1, +C4<00000000000000000000000000100000>;
v0x15af90540_0 .net "op_num1", 31 0, v0x15af90b70_0;  alias, 1 drivers
v0x15af90630_0 .net "op_num2", 31 0, L_0x150078010;  alias, 1 drivers
v0x15af906c0_0 .var "res", 31 0;
E_0x15af90500 .event edge, v0x15af8ea00_0, v0x15af90630_0;
S_0x15af90750 .scope module, "IF_PC" "PC" 25 17, 27 1 0, S_0x15af8ff20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 32 "new_pc";
    .port_info 6 /OUTPUT 32 "pc";
v0x15af90a10_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af90aa0_0 .net "new_pc", 31 0, v0x15af89e10_0;  alias, 1 drivers
v0x15af90b70_0 .var "pc", 31 0;
v0x15af90c00_0 .net "pc_plus4", 31 0, v0x15af906c0_0;  alias, 1 drivers
v0x15af90cb0_0 .net "pc_src", 0 0, v0x15af8a080_0;  alias, 1 drivers
v0x15af90d80_0 .net "rst", 0 0, v0x15af9c530_0;  alias, 1 drivers
v0x15af90e10_0 .net "stall_if", 0 0, L_0x15afa3ea0;  alias, 1 drivers
S_0x15af91770 .scope module, "mem_module" "MEM_MODULE" 6 182, 28 2 0, S_0x15af69fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_read";
    .port_info 1 /INPUT 3 "load_type";
    .port_info 2 /INPUT 32 "mem_read_data";
    .port_info 3 /OUTPUT 32 "mem2reg_data";
v0x15af919f0_0 .net "load_type", 2 0, L_0x15afa2000;  alias, 1 drivers
v0x15af91ab0_0 .var "mem2reg_data", 31 0;
v0x15af91b50_0 .net "mem_read", 0 0, L_0x15afa1840;  alias, 1 drivers
v0x15af91be0_0 .net "mem_read_data", 31 0, L_0x15afa4c10;  alias, 1 drivers
v0x15af91c90_0 .var "temp", 31 0;
E_0x15af91990 .event edge, v0x15af6c860_0, v0x15af919f0_0, v0x15af69740_0, v0x15af91c90_0;
S_0x15af91da0 .scope module, "mem_wb" "MEM_WB" 6 198, 29 2 0, S_0x15af69fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_mem";
    .port_info 2 /INPUT 32 "imm_mem";
    .port_info 3 /INPUT 32 "alu_result_mem";
    .port_info 4 /INPUT 32 "mem2reg_data_mem";
    .port_info 5 /INPUT 1 "reg_write_mem";
    .port_info 6 /INPUT 2 "reg_src_mem";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 1 "stall_wb";
    .port_info 9 /INPUT 1 "bubble_wb";
    .port_info 10 /OUTPUT 1 "reg_write_wb";
    .port_info 11 /OUTPUT 32 "nxpc_wb";
    .port_info 12 /OUTPUT 32 "pc_plus4_wb";
    .port_info 13 /OUTPUT 32 "imm_wb";
    .port_info 14 /OUTPUT 32 "alu_result_wb";
    .port_info 15 /OUTPUT 32 "mem2reg_data_wb";
    .port_info 16 /OUTPUT 5 "rd_wb";
    .port_info 17 /OUTPUT 2 "reg_src_wb";
v0x15af96170_0 .net "alu_result_mem", 31 0, L_0x15afa1000;  alias, 1 drivers
v0x15af96200_0 .net "alu_result_wb", 31 0, L_0x15afa2aa0;  alias, 1 drivers
v0x15af962a0_0 .net "bubble_wb", 0 0, L_0x15afa4470;  alias, 1 drivers
v0x15af96450_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af964e0_0 .net "imm_mem", 31 0, L_0x15afa1280;  alias, 1 drivers
v0x15af965b0_0 .net "imm_wb", 31 0, L_0x15afa2c40;  alias, 1 drivers
v0x15af96640_0 .net "mem2reg_data_mem", 31 0, v0x15af91ab0_0;  alias, 1 drivers
v0x15af966d0_0 .net "mem2reg_data_wb", 31 0, L_0x15afa2940;  alias, 1 drivers
v0x15af96760_0 .net "nxpc_wb", 31 0, o0x1500497f0;  alias, 0 drivers
v0x15af96870_0 .net "pc_plus4_mem", 31 0, L_0x15afa1120;  alias, 1 drivers
v0x15af96900_0 .net "pc_plus4_wb", 31 0, L_0x15afa2de0;  alias, 1 drivers
v0x15af969b0_0 .net "rd_mem", 4 0, L_0x15afa1b00;  alias, 1 drivers
v0x15af96a40_0 .net "rd_wb", 4 0, L_0x15afa2f80;  alias, 1 drivers
v0x15af96ad0_0 .net "reg_src_mem", 1 0, L_0x15afa1cf0;  alias, 1 drivers
v0x15af96b70_0 .net "reg_src_wb", 1 0, L_0x15afa27e0;  alias, 1 drivers
v0x15af96c10_0 .net "reg_write_mem", 0 0, L_0x15afa16e0;  alias, 1 drivers
v0x15af96ca0_0 .net "reg_write_wb", 0 0, L_0x15afa3120;  alias, 1 drivers
v0x15af96e70_0 .net "stall_wb", 0 0, L_0x150079060;  alias, 1 drivers
S_0x15af921a0 .scope module, "MEM_WB_alu_result" "PipeDff" 29 20, 8 1 0, S_0x15af91da0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15af92370 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x15afa2aa0 .functor BUFZ 32, v0x15af92870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15af92530_0 .net "bubble", 0 0, L_0x15afa4470;  alias, 1 drivers
v0x15af925f0_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af92680_0 .net "data_in", 31 0, L_0x15afa1000;  alias, 1 drivers
v0x15af92710_0 .net "data_out", 31 0, L_0x15afa2aa0;  alias, 1 drivers
v0x15af927a0_0 .net "data_out_wire", 31 0, v0x15af92870_0;  1 drivers
v0x15af92870_0 .var "data_reg", 31 0;
L_0x150078e68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15af92910_0 .net "default_val", 31 0, L_0x150078e68;  1 drivers
v0x15af929c0_0 .net "stall", 0 0, L_0x150079060;  alias, 1 drivers
S_0x15af92ad0 .scope module, "MEM_WB_imm" "PipeDff" 29 21, 8 1 0, S_0x15af91da0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15af92ca0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x15afa2c40 .functor BUFZ 32, v0x15af931b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15af92e60_0 .net "bubble", 0 0, L_0x15afa4470;  alias, 1 drivers
v0x15af92f30_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af92fc0_0 .net "data_in", 31 0, L_0x15afa1280;  alias, 1 drivers
v0x15af93050_0 .net "data_out", 31 0, L_0x15afa2c40;  alias, 1 drivers
v0x15af930e0_0 .net "data_out_wire", 31 0, v0x15af931b0_0;  1 drivers
v0x15af931b0_0 .var "data_reg", 31 0;
L_0x150078eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15af93240_0 .net "default_val", 31 0, L_0x150078eb0;  1 drivers
v0x15af932e0_0 .net "stall", 0 0, L_0x150079060;  alias, 1 drivers
S_0x15af93420 .scope module, "MEM_WB_mem2reg_data" "PipeDff" 29 19, 8 1 0, S_0x15af91da0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15af935e0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x15afa2940 .functor BUFZ 32, v0x15af93a90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15af937a0_0 .net "bubble", 0 0, L_0x15afa4470;  alias, 1 drivers
v0x15af93830_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af938c0_0 .net "data_in", 31 0, v0x15af91ab0_0;  alias, 1 drivers
v0x15af93950_0 .net "data_out", 31 0, L_0x15afa2940;  alias, 1 drivers
v0x15af939e0_0 .net "data_out_wire", 31 0, v0x15af93a90_0;  1 drivers
v0x15af93a90_0 .var "data_reg", 31 0;
L_0x150078e20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15af93b40_0 .net "default_val", 31 0, L_0x150078e20;  1 drivers
v0x15af93bf0_0 .net "stall", 0 0, L_0x150079060;  alias, 1 drivers
S_0x15af93d10 .scope module, "MEM_WB_pc_plus4" "PipeDff" 29 22, 8 1 0, S_0x15af91da0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15af93ed0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x15afa2de0 .functor BUFZ 32, v0x15af943d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15af94060_0 .net "bubble", 0 0, L_0x15afa4470;  alias, 1 drivers
v0x15af94100_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af941a0_0 .net "data_in", 31 0, L_0x15afa1120;  alias, 1 drivers
v0x15af94270_0 .net "data_out", 31 0, L_0x15afa2de0;  alias, 1 drivers
v0x15af94300_0 .net "data_out_wire", 31 0, v0x15af943d0_0;  1 drivers
v0x15af943d0_0 .var "data_reg", 31 0;
L_0x150078ef8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15af94470_0 .net "default_val", 31 0, L_0x150078ef8;  1 drivers
v0x15af94520_0 .net "stall", 0 0, L_0x150079060;  alias, 1 drivers
S_0x15af946a0 .scope module, "MEM_WB_rd" "PipeDff" 29 24, 8 1 0, S_0x15af91da0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x15af94860 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x15afa2f80 .functor BUFZ 5, v0x15af94cf0_0, C4<00000>, C4<00000>, C4<00000>;
v0x15af949f0_0 .net "bubble", 0 0, L_0x15afa4470;  alias, 1 drivers
v0x15af94a90_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af94b30_0 .net "data_in", 4 0, L_0x15afa1b00;  alias, 1 drivers
v0x15af94bc0_0 .net "data_out", 4 0, L_0x15afa2f80;  alias, 1 drivers
v0x15af94c50_0 .net "data_out_wire", 4 0, v0x15af94cf0_0;  1 drivers
v0x15af94cf0_0 .var "data_reg", 4 0;
L_0x150078f40 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x15af94da0_0 .net "default_val", 4 0, L_0x150078f40;  1 drivers
v0x15af94e50_0 .net "stall", 0 0, L_0x150079060;  alias, 1 drivers
S_0x15af94f70 .scope module, "MEM_WB_reg_src" "PipeDff" 29 17, 8 1 0, S_0x15af91da0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x15af95130 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x15afa27e0 .functor BUFZ 2, v0x15af955f0_0, C4<00>, C4<00>, C4<00>;
v0x15af952c0_0 .net "bubble", 0 0, L_0x15afa4470;  alias, 1 drivers
v0x15af95360_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af95400_0 .net "data_in", 1 0, L_0x15afa1cf0;  alias, 1 drivers
v0x15af95490_0 .net "data_out", 1 0, L_0x15afa27e0;  alias, 1 drivers
v0x15af95520_0 .net "data_out_wire", 1 0, v0x15af955f0_0;  1 drivers
v0x15af955f0_0 .var "data_reg", 1 0;
L_0x150078dd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15af95690_0 .net "default_val", 1 0, L_0x150078dd8;  1 drivers
v0x15af95740_0 .net "stall", 0 0, L_0x150079060;  alias, 1 drivers
S_0x15af95860 .scope module, "MEM_WB_reg_write_mem" "PipeDff" 29 25, 8 1 0, S_0x15af91da0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x15af95a20 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x15afa3120 .functor BUFZ 1, v0x15af95f20_0, C4<0>, C4<0>, C4<0>;
v0x15af95bb0_0 .net "bubble", 0 0, L_0x15afa4470;  alias, 1 drivers
v0x15af95c50_0 .net "clk", 0 0, v0x15af9c410_0;  alias, 1 drivers
v0x15af95cf0_0 .net "data_in", 0 0, L_0x15afa16e0;  alias, 1 drivers
v0x15af95e00_0 .net "data_out", 0 0, L_0x15afa3120;  alias, 1 drivers
v0x15af95e90_0 .net "data_out_wire", 0 0, v0x15af95f20_0;  1 drivers
v0x15af95f20_0 .var "data_reg", 0 0;
L_0x150078f88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15af95fb0_0 .net "default_val", 0 0, L_0x150078f88;  1 drivers
v0x15af96050_0 .net "stall", 0 0, L_0x150079060;  alias, 1 drivers
S_0x15af97100 .scope module, "wb_module" "WB_MODULE" 6 216, 30 2 0, S_0x15af69fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "reg_src";
    .port_info 1 /INPUT 32 "pc_plus4";
    .port_info 2 /INPUT 32 "nxpc";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 32 "alu_result";
    .port_info 5 /INPUT 32 "mem2reg_data";
    .port_info 6 /OUTPUT 32 "reg_write_data";
v0x15af91f60_0 .net "alu_result", 31 0, L_0x15afa2aa0;  alias, 1 drivers
v0x15af97400_0 .net "imm", 31 0, L_0x15afa2c40;  alias, 1 drivers
v0x15af974e0_0 .net "mem2reg_data", 31 0, L_0x15afa2940;  alias, 1 drivers
v0x15af975b0_0 .net "nxpc", 31 0, o0x1500497f0;  alias, 0 drivers
v0x15af97640_0 .net "pc_plus4", 31 0, L_0x15afa2de0;  alias, 1 drivers
v0x15af97750_0 .net "reg_src", 1 0, L_0x15afa27e0;  alias, 1 drivers
v0x15af97820_0 .var "reg_write_data", 31 0;
E_0x15af94600/0 .event edge, v0x15af95490_0, v0x15af92710_0, v0x15af93950_0, v0x15af93050_0;
E_0x15af94600/1 .event edge, v0x15af94270_0;
E_0x15af94600 .event/or E_0x15af94600/0, E_0x15af94600/1;
    .scope S_0x15af90750;
T_0 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af90d80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15af90b70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x15af90e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x15af90b70_0;
    %assign/vec4 v0x15af90b70_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x15af90cb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x15af90aa0_0;
    %assign/vec4 v0x15af90b70_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x15af90c00_0;
    %assign/vec4 v0x15af90b70_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x15af901d0;
T_1 ;
    %wait E_0x15af90500;
    %load/vec4 v0x15af90540_0;
    %load/vec4 v0x15af90630_0;
    %add;
    %store/vec4 v0x15af906c0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x15af8dcb0;
T_2 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af8e400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x15af8e250_0;
    %assign/vec4 v0x15af8e2e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x15af8df90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x15af8e370_0;
    %assign/vec4 v0x15af8e2e0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x15af8e0b0_0;
    %assign/vec4 v0x15af8e2e0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x15af8e510;
T_3 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af8ed50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x15af8eba0_0;
    %assign/vec4 v0x15af8ec30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x15af8e8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x15af8ecc0_0;
    %assign/vec4 v0x15af8ec30_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x15af8ea00_0;
    %assign/vec4 v0x15af8ec30_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x15af8ee80;
T_4 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af8f680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x15af8f4c0_0;
    %assign/vec4 v0x15af8f550_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x15af8f200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x15af8f5e0_0;
    %assign/vec4 v0x15af8f550_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x15af8f320_0;
    %assign/vec4 v0x15af8f550_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15af88e30;
T_5 ;
    %wait E_0x15af88fe0;
    %load/vec4 v0x15af89410_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x15af89050_0, 0, 3;
    %load/vec4 v0x15af89410_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x15af894f0_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15af89320_0, 0, 32;
    %load/vec4 v0x15af894f0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15af89110_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15af89110_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0x15af89050_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x15af89050_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x15af89410_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15af89320_0, 4, 12;
    %load/vec4 v0x15af89320_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x15af89110_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x15af89410_0;
    %parti/s 5, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15af89320_0, 4, 5;
    %load/vec4 v0x15af89320_0;
    %store/vec4 v0x15af89110_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x15af89410_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15af89320_0, 4, 7;
    %load/vec4 v0x15af89410_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15af89320_0, 4, 5;
    %load/vec4 v0x15af89320_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x15af89110_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x15af89410_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15af89320_0, 4, 12;
    %load/vec4 v0x15af89320_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x15af89110_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0x15af89410_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15af891b0_0, 4, 1;
    %load/vec4 v0x15af89410_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15af891b0_0, 4, 6;
    %load/vec4 v0x15af89410_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15af891b0_0, 4, 1;
    %load/vec4 v0x15af89410_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15af891b0_0, 4, 4;
    %load/vec4 v0x15af891b0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15af89320_0, 4, 12;
    %load/vec4 v0x15af89320_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x15af89110_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x15af89410_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15af89320_0, 4, 20;
    %load/vec4 v0x15af89320_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x15af89110_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x15af89410_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15af89320_0, 4, 20;
    %load/vec4 v0x15af89320_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x15af89110_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x15af89410_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15af89270_0, 4, 1;
    %load/vec4 v0x15af89410_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15af89270_0, 4, 8;
    %load/vec4 v0x15af89410_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15af89270_0, 4, 1;
    %load/vec4 v0x15af89410_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15af89270_0, 4, 10;
    %load/vec4 v0x15af89270_0;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15af89320_0, 4, 20;
    %load/vec4 v0x15af89320_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x15af89110_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x15af89410_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15af89320_0, 4, 12;
    %load/vec4 v0x15af89320_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x15af89110_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x15af869e0;
T_6 ;
    %wait E_0x15af78920;
    %load/vec4 v0x15af86fd0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x15af87540_0, 0, 7;
    %load/vec4 v0x15af86fd0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x15af86f10_0, 0, 3;
    %load/vec4 v0x15af86fd0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x15af877c0_0, 0, 5;
    %load/vec4 v0x15af86fd0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x15af87870_0, 0, 5;
    %load/vec4 v0x15af86f10_0;
    %store/vec4 v0x15af87090_0, 0, 3;
    %load/vec4 v0x15af87540_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %load/vec4 v0x15af86fd0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x15af876a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af86dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87730_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x15af875d0_0, 0, 2;
    %jmp T_6.10;
T_6.0 ;
    %load/vec4 v0x15af86fd0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x15af876a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af86dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af87730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15af875d0_0, 0, 2;
    %jmp T_6.10;
T_6.1 ;
    %load/vec4 v0x15af86fd0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x15af876a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af86dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af87730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15af875d0_0, 0, 2;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af86dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af87470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15af875d0_0, 0, 2;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af87360_0, 0, 1;
    %load/vec4 v0x15af86fd0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x15af876a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af86dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af87360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af87730_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15af875d0_0, 0, 2;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af86dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15af875d0_0, 0, 2;
    %jmp T_6.10;
T_6.5 ;
    %load/vec4 v0x15af86fd0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x15af876a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af86dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af87730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15af875d0_0, 0, 2;
    %jmp T_6.10;
T_6.6 ;
    %load/vec4 v0x15af86fd0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x15af876a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af86dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af87730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15af875d0_0, 0, 2;
    %jmp T_6.10;
T_6.7 ;
    %load/vec4 v0x15af86fd0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x15af876a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af86dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af87170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af87730_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x15af875d0_0, 0, 2;
    %jmp T_6.10;
T_6.8 ;
    %load/vec4 v0x15af86fd0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x15af876a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af86dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af87210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af87470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af87730_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x15af875d0_0, 0, 2;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x15af85f90;
T_7 ;
    %wait E_0x15af78960;
    %load/vec4 v0x15af867e0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x15af868f0_0, 0, 7;
    %load/vec4 v0x15af867e0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x15af865f0_0, 0, 3;
    %load/vec4 v0x15af867e0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x15af86680_0, 0, 7;
    %load/vec4 v0x15af868f0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0x15af867e0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x15af86680_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af86320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af86410_0, 0, 1;
    %load/vec4 v0x15af865f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15af864e0_0, 0, 4;
    %jmp T_7.19;
T_7.10 ;
    %load/vec4 v0x15af86680_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x15af864e0_0, 0, 4;
    %jmp T_7.19;
T_7.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15af864e0_0, 0, 4;
    %jmp T_7.19;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15af864e0_0, 0, 4;
    %jmp T_7.19;
T_7.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x15af864e0_0, 0, 4;
    %jmp T_7.19;
T_7.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x15af864e0_0, 0, 4;
    %jmp T_7.19;
T_7.15 ;
    %load/vec4 v0x15af86680_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x15af864e0_0, 0, 4;
    %jmp T_7.19;
T_7.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x15af864e0_0, 0, 4;
    %jmp T_7.19;
T_7.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x15af864e0_0, 0, 4;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af86320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af86410_0, 0, 1;
    %load/vec4 v0x15af865f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15af864e0_0, 0, 4;
    %jmp T_7.33;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15af864e0_0, 0, 4;
    %jmp T_7.33;
T_7.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15af864e0_0, 0, 4;
    %jmp T_7.33;
T_7.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x15af864e0_0, 0, 4;
    %jmp T_7.33;
T_7.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x15af864e0_0, 0, 4;
    %jmp T_7.33;
T_7.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x15af864e0_0, 0, 4;
    %jmp T_7.33;
T_7.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x15af864e0_0, 0, 4;
    %jmp T_7.33;
T_7.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15af864e0_0, 0, 4;
    %jmp T_7.33;
T_7.31 ;
    %load/vec4 v0x15af86680_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x15af864e0_0, 0, 4;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af86320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af86410_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15af864e0_0, 0, 4;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af86320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af86410_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15af864e0_0, 0, 4;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af86320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af86410_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15af864e0_0, 0, 4;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af86320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af86410_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15af864e0_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af86320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af86410_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15af864e0_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af86320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af86410_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15af864e0_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af86320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af86410_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15af864e0_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x15af8a350;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x15af8af20_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x15af8af20_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x15af8af20_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x15af8b570, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15af8af20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x15af8af20_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x15af8a350;
T_9 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af8b4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x15af8b3d0_0;
    %load/vec4 v0x15af8b340_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15af8b570, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x15af895b0;
T_10 ;
    %wait E_0x15af89930;
    %load/vec4 v0x15af89c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x15af89ea0_0;
    %load/vec4 v0x15af89af0_0;
    %add;
    %store/vec4 v0x15af89e10_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af8a080_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x15af89cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x15af8a110_0;
    %load/vec4 v0x15af89af0_0;
    %add;
    %store/vec4 v0x15af89e10_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af8a080_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x15af899b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x15af89ea0_0;
    %load/vec4 v0x15af89af0_0;
    %add;
    %store/vec4 v0x15af89e10_0, 0, 32;
    %load/vec4 v0x15af89a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %jmp T_10.12;
T_10.6 ;
    %load/vec4 v0x15af8a1e0_0;
    %store/vec4 v0x15af8a080_0, 0, 1;
    %jmp T_10.12;
T_10.7 ;
    %load/vec4 v0x15af8a1e0_0;
    %inv;
    %store/vec4 v0x15af8a080_0, 0, 1;
    %jmp T_10.12;
T_10.8 ;
    %load/vec4 v0x15af89d60_0;
    %store/vec4 v0x15af8a080_0, 0, 1;
    %jmp T_10.12;
T_10.9 ;
    %load/vec4 v0x15af89d60_0;
    %store/vec4 v0x15af8a080_0, 0, 1;
    %jmp T_10.12;
T_10.10 ;
    %load/vec4 v0x15af89d60_0;
    %inv;
    %store/vec4 v0x15af8a080_0, 0, 1;
    %jmp T_10.12;
T_10.11 ;
    %load/vec4 v0x15af89d60_0;
    %inv;
    %store/vec4 v0x15af8a080_0, 0, 1;
    %jmp T_10.12;
T_10.12 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af8a080_0, 0, 1;
    %load/vec4 v0x15af89f70_0;
    %store/vec4 v0x15af89e10_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x15af7e990;
T_11 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af7f160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x15af7ef40_0;
    %assign/vec4 v0x15af7f010_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x15af7ece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x15af7f0b0_0;
    %assign/vec4 v0x15af7f010_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x15af7ee20_0;
    %assign/vec4 v0x15af7f010_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x15af7f280;
T_12 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af7fa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x15af7f830_0;
    %assign/vec4 v0x15af7f900_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x15af7f5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x15af7f9a0_0;
    %assign/vec4 v0x15af7f900_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x15af7f710_0;
    %assign/vec4 v0x15af7f900_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x15af7b2b0;
T_13 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af7baa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x15af7b8e0_0;
    %assign/vec4 v0x15af7b970_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x15af7b600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x15af7ba00_0;
    %assign/vec4 v0x15af7b970_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x15af7b740_0;
    %assign/vec4 v0x15af7b970_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x15af82160;
T_14 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af82920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x15af82720_0;
    %assign/vec4 v0x15af827c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x15af824e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x15af82870_0;
    %assign/vec4 v0x15af827c0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x15af82600_0;
    %assign/vec4 v0x15af827c0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x15af83330;
T_15 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af83ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x15af838e0_0;
    %assign/vec4 v0x15af83980_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x15af83680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x15af83a30_0;
    %assign/vec4 v0x15af83980_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x15af837c0_0;
    %assign/vec4 v0x15af83980_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x15af7fb70;
T_16 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af80320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x15af80120_0;
    %assign/vec4 v0x15af801c0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x15af7fec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x15af80270_0;
    %assign/vec4 v0x15af801c0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x15af80000_0;
    %assign/vec4 v0x15af801c0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x15af81600;
T_17 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af81ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x15af81d10_0;
    %assign/vec4 v0x15af81da0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x15af81950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x15af81e30_0;
    %assign/vec4 v0x15af81da0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x15af81bf0_0;
    %assign/vec4 v0x15af81da0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x15af82a40;
T_18 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af83210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x15af82ff0_0;
    %assign/vec4 v0x15af830c0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x15af82d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x15af83160_0;
    %assign/vec4 v0x15af830c0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x15af82ed0_0;
    %assign/vec4 v0x15af830c0_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x15af79f20;
T_19 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af7a700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x15af7a4e0_0;
    %assign/vec4 v0x15af7a5b0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x15af7a2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x15af7a650_0;
    %assign/vec4 v0x15af7a5b0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x15af7a3c0_0;
    %assign/vec4 v0x15af7a5b0_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x15af7bbc0;
T_20 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af7c390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x15af7c170_0;
    %assign/vec4 v0x15af7c240_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x15af7bf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x15af7c2e0_0;
    %assign/vec4 v0x15af7c240_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x15af7c050_0;
    %assign/vec4 v0x15af7c240_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x15af80440;
T_21 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af80c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x15af809f0_0;
    %assign/vec4 v0x15af80ac0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x15af80790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x15af80b60_0;
    %assign/vec4 v0x15af80ac0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x15af808d0_0;
    %assign/vec4 v0x15af80ac0_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x15af7e0a0;
T_22 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af7e870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x15af7e650_0;
    %assign/vec4 v0x15af7e720_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x15af7e3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x15af7e7c0_0;
    %assign/vec4 v0x15af7e720_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x15af7e530_0;
    %assign/vec4 v0x15af7e720_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x15af80d30;
T_23 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af814e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x15af812e0_0;
    %assign/vec4 v0x15af81380_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x15af81080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x15af81430_0;
    %assign/vec4 v0x15af81380_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x15af811c0_0;
    %assign/vec4 v0x15af81380_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x15af7cda0;
T_24 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af7d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x15af7d440_0;
    %assign/vec4 v0x15af7d4d0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x15af7d0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x15af7d560_0;
    %assign/vec4 v0x15af7d4d0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x15af7d320_0;
    %assign/vec4 v0x15af7d4d0_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x15af78d30;
T_25 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af794c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x15af792f0_0;
    %assign/vec4 v0x15af79380_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x15af790b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x15af79410_0;
    %assign/vec4 v0x15af79380_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x15af791d0_0;
    %assign/vec4 v0x15af79380_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x15af7a820;
T_26 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af7b130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x15af7af40_0;
    %assign/vec4 v0x15af7b010_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x15af7ab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x15af7b0a0_0;
    %assign/vec4 v0x15af7b010_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x15af6e310_0;
    %assign/vec4 v0x15af7b010_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x15af7d7f0;
T_27 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af7df80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x15af7dd80_0;
    %assign/vec4 v0x15af7de20_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x15af7db30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x15af7ded0_0;
    %assign/vec4 v0x15af7de20_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x15af7dc60_0;
    %assign/vec4 v0x15af7de20_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x15af795d0;
T_28 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af79de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x15af79be0_0;
    %assign/vec4 v0x15af79cb0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x15af79960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x15af79d40_0;
    %assign/vec4 v0x15af79cb0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x15af79ac0_0;
    %assign/vec4 v0x15af79cb0_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x15af7c4b0;
T_29 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af7cc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x15af7ca60_0;
    %assign/vec4 v0x15af7cb30_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x15af7c800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x15af7cbd0_0;
    %assign/vec4 v0x15af7cb30_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x15af7c940_0;
    %assign/vec4 v0x15af7cb30_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x15af726d0;
T_30 ;
    %wait E_0x15af72910;
    %load/vec4 v0x15af72c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %load/vec4 v0x15af72960_0;
    %store/vec4 v0x15af72b90_0, 0, 32;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x15af72960_0;
    %store/vec4 v0x15af72b90_0, 0, 32;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x15af72a20_0;
    %store/vec4 v0x15af72b90_0, 0, 32;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x15af72ad0_0;
    %store/vec4 v0x15af72b90_0, 0, 32;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x15af72db0;
T_31 ;
    %wait E_0x15af72ff0;
    %load/vec4 v0x15af73310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %load/vec4 v0x15af73040_0;
    %store/vec4 v0x15af73280_0, 0, 32;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x15af73040_0;
    %store/vec4 v0x15af73280_0, 0, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x15af730f0_0;
    %store/vec4 v0x15af73280_0, 0, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x15af731b0_0;
    %store/vec4 v0x15af73280_0, 0, 32;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x15af71be0;
T_32 ;
    %wait E_0x15af71e10;
    %load/vec4 v0x15af720b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15af71fc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af72230_0, 0, 1;
    %jmp T_32.11;
T_32.0 ;
    %load/vec4 v0x15af71e60_0;
    %load/vec4 v0x15af71f10_0;
    %add;
    %store/vec4 v0x15af71fc0_0, 0, 32;
    %load/vec4 v0x15af71fc0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x15af72230_0, 0, 1;
    %jmp T_32.11;
T_32.1 ;
    %load/vec4 v0x15af71e60_0;
    %ix/getv 4, v0x15af71f10_0;
    %shiftl 4;
    %store/vec4 v0x15af71fc0_0, 0, 32;
    %load/vec4 v0x15af71fc0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x15af72230_0, 0, 1;
    %jmp T_32.11;
T_32.2 ;
    %load/vec4 v0x15af71e60_0;
    %load/vec4 v0x15af71f10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x15af71fc0_0, 0, 32;
    %load/vec4 v0x15af71fc0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x15af72230_0, 0, 1;
    %jmp T_32.11;
T_32.3 ;
    %load/vec4 v0x15af71e60_0;
    %load/vec4 v0x15af71f10_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x15af71fc0_0, 0, 32;
    %load/vec4 v0x15af71fc0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x15af72230_0, 0, 1;
    %jmp T_32.11;
T_32.4 ;
    %load/vec4 v0x15af71e60_0;
    %load/vec4 v0x15af71f10_0;
    %xor;
    %store/vec4 v0x15af71fc0_0, 0, 32;
    %load/vec4 v0x15af71fc0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x15af72230_0, 0, 1;
    %jmp T_32.11;
T_32.5 ;
    %load/vec4 v0x15af71e60_0;
    %ix/getv 4, v0x15af71f10_0;
    %shiftr 4;
    %store/vec4 v0x15af71fc0_0, 0, 32;
    %load/vec4 v0x15af71fc0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x15af72230_0, 0, 1;
    %jmp T_32.11;
T_32.6 ;
    %load/vec4 v0x15af71e60_0;
    %load/vec4 v0x15af71f10_0;
    %or;
    %store/vec4 v0x15af71fc0_0, 0, 32;
    %load/vec4 v0x15af71fc0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x15af72230_0, 0, 1;
    %jmp T_32.11;
T_32.7 ;
    %load/vec4 v0x15af71e60_0;
    %load/vec4 v0x15af71f10_0;
    %and;
    %store/vec4 v0x15af71fc0_0, 0, 32;
    %load/vec4 v0x15af71fc0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x15af72230_0, 0, 1;
    %jmp T_32.11;
T_32.8 ;
    %load/vec4 v0x15af71e60_0;
    %load/vec4 v0x15af71f10_0;
    %sub;
    %store/vec4 v0x15af71fc0_0, 0, 32;
    %load/vec4 v0x15af71fc0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x15af72230_0, 0, 1;
    %jmp T_32.11;
T_32.9 ;
    %load/vec4 v0x15af71e60_0;
    %ix/getv 4, v0x15af71f10_0;
    %shiftr/s 4;
    %store/vec4 v0x15af71fc0_0, 0, 32;
    %load/vec4 v0x15af71fc0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x15af72230_0, 0, 1;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
    %load/vec4 v0x15af71e60_0;
    %load/vec4 v0x15af71f10_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x15af72160_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x15af6a7a0;
T_33 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af6afa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x15af6ad70_0;
    %assign/vec4 v0x15af6ae40_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x15af6ab00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x15af6aef0_0;
    %assign/vec4 v0x15af6ae40_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x15af6ac50_0;
    %assign/vec4 v0x15af6ae40_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x15af6d5c0;
T_34 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af6dd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x15af6db50_0;
    %assign/vec4 v0x15af6dc00_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x15af6d8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x15af6dcb0_0;
    %assign/vec4 v0x15af6dc00_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x15af6da30_0;
    %assign/vec4 v0x15af6dc00_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x15af6b0d0;
T_35 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af6b8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x15af6b6b0_0;
    %assign/vec4 v0x15af6b740_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x15af6b450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x15af6b7f0_0;
    %assign/vec4 v0x15af6b740_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x15af6b590_0;
    %assign/vec4 v0x15af6b740_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x15af6fb40;
T_36 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af702a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x15af70090_0;
    %assign/vec4 v0x15af70140_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x15af6fe40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x15af701f0_0;
    %assign/vec4 v0x15af70140_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x15af6ff70_0;
    %assign/vec4 v0x15af70140_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x15af6cc20;
T_37 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af6d440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x15af6d1f0_0;
    %assign/vec4 v0x15af6d2e0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x15af6cfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x15af6d390_0;
    %assign/vec4 v0x15af6d2e0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x15af6d0d0_0;
    %assign/vec4 v0x15af6d2e0_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x15af6f0c0;
T_38 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af6f950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x15af6f7a0_0;
    %assign/vec4 v0x15af6f830_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x15af6f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x15af6f8c0_0;
    %assign/vec4 v0x15af6f830_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x15af6f680_0;
    %assign/vec4 v0x15af6f830_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x15af6c340;
T_39 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af6cb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x15af6c8f0_0;
    %assign/vec4 v0x15af6c9a0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x15af6c690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x15af6ca50_0;
    %assign/vec4 v0x15af6c9a0_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x15af6c7d0_0;
    %assign/vec4 v0x15af6c9a0_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x15af6b9b0;
T_40 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af6c200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x15af6bfd0_0;
    %assign/vec4 v0x15af6c0a0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x15af6bd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x15af6c150_0;
    %assign/vec4 v0x15af6c0a0_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x15af6beb0_0;
    %assign/vec4 v0x15af6c0a0_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x15af6de80;
T_41 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af6e6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x15af6e530_0;
    %assign/vec4 v0x15af6e5c0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x15af6e1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x15af6e650_0;
    %assign/vec4 v0x15af6e5c0_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x15af6e410_0;
    %assign/vec4 v0x15af6e5c0_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x15af6e7e0;
T_42 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af6efa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x15af6ed90_0;
    %assign/vec4 v0x15af6ee40_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x15af6eb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x15af6eef0_0;
    %assign/vec4 v0x15af6ee40_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x15af6ec70_0;
    %assign/vec4 v0x15af6ee40_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x15af91770;
T_43 ;
    %wait E_0x15af91990;
    %load/vec4 v0x15af91b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15af91ab0_0, 0, 32;
    %load/vec4 v0x15af919f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15af91ab0_0, 0, 32;
    %jmp T_43.8;
T_43.2 ;
    %load/vec4 v0x15af91be0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15af91c90_0, 4, 8;
    %load/vec4 v0x15af91c90_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x15af91ab0_0, 0, 32;
    %jmp T_43.8;
T_43.3 ;
    %load/vec4 v0x15af91be0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15af91c90_0, 4, 8;
    %load/vec4 v0x15af91c90_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15af91ab0_0, 0, 32;
    %jmp T_43.8;
T_43.4 ;
    %load/vec4 v0x15af91be0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15af91c90_0, 4, 16;
    %load/vec4 v0x15af91c90_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x15af91ab0_0, 0, 32;
    %jmp T_43.8;
T_43.5 ;
    %load/vec4 v0x15af91be0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15af91c90_0, 4, 16;
    %load/vec4 v0x15af91c90_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15af91ab0_0, 0, 32;
    %jmp T_43.8;
T_43.6 ;
    %load/vec4 v0x15af91be0_0;
    %store/vec4 v0x15af91ab0_0, 0, 32;
    %jmp T_43.8;
T_43.8 ;
    %pop/vec4 1;
T_43.0 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x15af94f70;
T_44 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af95740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x15af95520_0;
    %assign/vec4 v0x15af955f0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x15af952c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x15af95690_0;
    %assign/vec4 v0x15af955f0_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x15af95400_0;
    %assign/vec4 v0x15af955f0_0, 0;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x15af93420;
T_45 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af93bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x15af939e0_0;
    %assign/vec4 v0x15af93a90_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x15af937a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x15af93b40_0;
    %assign/vec4 v0x15af93a90_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x15af938c0_0;
    %assign/vec4 v0x15af93a90_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x15af921a0;
T_46 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af929c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x15af927a0_0;
    %assign/vec4 v0x15af92870_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x15af92530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x15af92910_0;
    %assign/vec4 v0x15af92870_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x15af92680_0;
    %assign/vec4 v0x15af92870_0, 0;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x15af92ad0;
T_47 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af932e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x15af930e0_0;
    %assign/vec4 v0x15af931b0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x15af92e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x15af93240_0;
    %assign/vec4 v0x15af931b0_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0x15af92fc0_0;
    %assign/vec4 v0x15af931b0_0, 0;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x15af93d10;
T_48 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af94520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x15af94300_0;
    %assign/vec4 v0x15af943d0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x15af94060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x15af94470_0;
    %assign/vec4 v0x15af943d0_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x15af941a0_0;
    %assign/vec4 v0x15af943d0_0, 0;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x15af946a0;
T_49 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af94e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x15af94c50_0;
    %assign/vec4 v0x15af94cf0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x15af949f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x15af94da0_0;
    %assign/vec4 v0x15af94cf0_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x15af94b30_0;
    %assign/vec4 v0x15af94cf0_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x15af95860;
T_50 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af96050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x15af95e90_0;
    %assign/vec4 v0x15af95f20_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x15af95bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x15af95fb0_0;
    %assign/vec4 v0x15af95f20_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x15af95cf0_0;
    %assign/vec4 v0x15af95f20_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x15af97100;
T_51 ;
    %wait E_0x15af94600;
    %load/vec4 v0x15af97750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15af97820_0, 0, 32;
    %jmp T_51.5;
T_51.0 ;
    %load/vec4 v0x15af91f60_0;
    %store/vec4 v0x15af97820_0, 0, 32;
    %jmp T_51.5;
T_51.1 ;
    %load/vec4 v0x15af974e0_0;
    %store/vec4 v0x15af97820_0, 0, 32;
    %jmp T_51.5;
T_51.2 ;
    %load/vec4 v0x15af97400_0;
    %store/vec4 v0x15af97820_0, 0, 32;
    %jmp T_51.5;
T_51.3 ;
    %load/vec4 v0x15af97640_0;
    %store/vec4 v0x15af97820_0, 0, 32;
    %jmp T_51.5;
T_51.5 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x15af75db0;
T_52 ;
    %wait E_0x15af760a0;
    %load/vec4 v0x15af76100_0;
    %load/vec4 v0x15af762d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x15af762d0_0;
    %load/vec4 v0x15af764d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15af76430_0, 0, 2;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x15af76240_0;
    %load/vec4 v0x15af762d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x15af762d0_0;
    %load/vec4 v0x15af764d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15af76430_0, 0, 2;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15af76430_0, 0, 2;
T_52.3 ;
T_52.1 ;
    %load/vec4 v0x15af76100_0;
    %load/vec4 v0x15af762d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x15af762d0_0;
    %load/vec4 v0x15af76630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15af76580_0, 0, 2;
    %jmp T_52.5;
T_52.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15af76580_0, 0, 2;
T_52.5 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x15af75460;
T_53 ;
    %wait E_0x15af6a470;
    %load/vec4 v0x15af758c0_0;
    %load/vec4 v0x15af75730_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x15af75730_0;
    %load/vec4 v0x15af75a40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15af75b10_0, 0, 2;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x15af759b0_0;
    %load/vec4 v0x15af75730_0;
    %load/vec4 v0x15af75a40_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x15af75820_0;
    %load/vec4 v0x15af75a40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x15af75b10_0, 0, 2;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15af75b10_0, 0, 2;
T_53.3 ;
T_53.1 ;
    %load/vec4 v0x15af758c0_0;
    %load/vec4 v0x15af75730_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x15af75730_0;
    %load/vec4 v0x15af75ba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15af75c50_0, 0, 2;
    %jmp T_53.5;
T_53.4 ;
    %load/vec4 v0x15af759b0_0;
    %load/vec4 v0x15af75730_0;
    %load/vec4 v0x15af75ba0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x15af75820_0;
    %load/vec4 v0x15af75ba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x15af75c50_0, 0, 2;
    %jmp T_53.7;
T_53.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15af75c50_0, 0, 2;
T_53.7 ;
T_53.5 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x15af4e2d0;
T_54 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x15af68d00_0, 0, 32;
T_54.0 ;
    %load/vec4 v0x15af68d00_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_54.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x15af68d00_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x15af68db0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15af68d00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x15af68d00_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %vpi_call 4 25 "$readmemh", "./test_codes/1_test_rtype/rom_data.hex", v0x15af68db0 {0 0 0};
    %end;
    .thread T_54;
    .scope S_0x15af68f00;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15af69b10_0, 0, 32;
    %end;
    .thread T_55;
    .scope S_0x15af68f00;
T_56 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x15af69910_0, 0, 32;
T_56.0 ;
    %load/vec4 v0x15af69910_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_56.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x15af69910_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x15af699c0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15af69910_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x15af69910_0, 0, 32;
    %jmp T_56.0;
T_56.1 ;
    %vpi_call 5 31 "$readmemh", "./test_codes/1_test_rtype/ram_data.hex", v0x15af699c0 {0 0 0};
    %vpi_func 5 32 "$fopen" 32, "ram1.txt", "w" {0 0 0};
    %store/vec4 v0x15af69a60_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0x15af68f00;
T_57 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af69d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v0x15af69db0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_57.2, 4;
    %load/vec4 v0x15af69bc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.4, 4;
    %load/vec4 v0x15af696a0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x15af69540_0;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x15af699c0, 4, 5;
    %jmp T_57.5;
T_57.4 ;
    %load/vec4 v0x15af69bc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_57.6, 4;
    %load/vec4 v0x15af696a0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x15af69540_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x15af699c0, 4, 5;
    %jmp T_57.7;
T_57.6 ;
    %load/vec4 v0x15af69bc0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_57.8, 4;
    %load/vec4 v0x15af696a0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x15af69540_0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x15af699c0, 4, 5;
    %jmp T_57.9;
T_57.8 ;
    %load/vec4 v0x15af69bc0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_57.10, 4;
    %load/vec4 v0x15af696a0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x15af69540_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x15af699c0, 4, 5;
T_57.10 ;
T_57.9 ;
T_57.7 ;
T_57.5 ;
    %jmp T_57.3;
T_57.2 ;
    %load/vec4 v0x15af69db0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_57.12, 4;
    %load/vec4 v0x15af69c70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.14, 4;
    %load/vec4 v0x15af696a0_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x15af69540_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x15af699c0, 4, 5;
    %jmp T_57.15;
T_57.14 ;
    %load/vec4 v0x15af69c70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_57.16, 4;
    %load/vec4 v0x15af696a0_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x15af69540_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x15af699c0, 4, 5;
T_57.16 ;
T_57.15 ;
    %jmp T_57.13;
T_57.12 ;
    %load/vec4 v0x15af69db0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_57.18, 4;
    %load/vec4 v0x15af696a0_0;
    %ix/getv 3, v0x15af69540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15af699c0, 0, 4;
T_57.18 ;
T_57.13 ;
T_57.3 ;
T_57.0 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x15af68f00;
T_58 ;
    %wait E_0x15af68b80;
    %load/vec4 v0x15af697f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15af69910_0, 0, 32;
T_58.2 ;
    %load/vec4 v0x15af69910_0;
    %cmpi/s 14, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_58.3, 5;
    %vpi_call 5 138 "$fwrite", v0x15af69a60_0, "%8h\012", &A<v0x15af699c0, v0x15af69910_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15af69910_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x15af69910_0, 0, 32;
    %jmp T_58.2;
T_58.3 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x15af558a0;
T_59 ;
    %vpi_call 2 11 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x15af558a0 {0 0 0};
    %end;
    .thread T_59;
    .scope S_0x15af558a0;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af9c410_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0x15af558a0;
T_61 ;
    %delay 1, 0;
    %load/vec4 v0x15af9c410_0;
    %inv;
    %store/vec4 v0x15af9c410_0, 0, 1;
    %jmp T_61;
    .thread T_61;
    .scope S_0x15af558a0;
T_62 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af9c530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af9c4a0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af9c530_0, 0, 1;
    %delay 1024, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15af9c4a0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15af9c4a0_0, 0, 1;
    %vpi_call 2 45 "$stop" {0 0 0};
    %end;
    .thread T_62;
# The file index is used to find the file name in the following table.
:file_names 31;
    "N/A";
    "<interactive>";
    "tb/tb_pipeline.v";
    "./src/riscv_top.v";
    "./src/inst_mem.v";
    "./src/mem.v";
    "./src/riscv.v";
    "./src/pipe_regs/ex_mem.v";
    "./src/templates/pipe_dff.v";
    "./src/five_stages/ex.v";
    "./src/dp_components/alu.v";
    "./src/dp_components/op_selector.v";
    "./src/dp_components/forward_mux.v";
    "./src/hazard_unit/forward_unit_ex.v";
    "./src/hazard_unit/forward_unit_id.v";
    "./src/hazard_unit/hazard_detect_unit.v";
    "./src/pipe_regs/id_ex.v";
    "./src/five_stages/id.v";
    "./src/cp_components/alu_control.v";
    "./src/cp_components/control_unit.v";
    "./src/dp_components/id_control.v";
    "./src/dp_components/imm_gen.v";
    "./src/dp_components/pc_ex.v";
    "./src/dp_components/regfile.v";
    "./src/pipe_regs/if_id.v";
    "./src/five_stages/if.v";
    "./src/templates/adder.v";
    "./src/dp_components/pc.v";
    "./src/five_stages/mem.v";
    "./src/pipe_regs/mem_wb.v";
    "./src/five_stages/wb.v";
