vme-tm.circuit.v:
// Verilog netlist generated by Workcraft 3
module vme (dsr, dsw, ldtack, d, lds, dtack);
    input dsr, dsw, ldtack;
    output d, lds, dtack;

vme-tm.circuit.svg:
<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE svg PUBLIC '-//W3C//DTD SVG 1.0//EN'
          'http://www.w3.org/TR/2001/REC-SVG-20010904/DTD/svg10.dtd'>

vme-tm.circuit.png:
‰PNG


vme-tm.circuit.pdf:
%PDF-1.4

vme-tm.circuit.eps:
%!PS-Adobe-3.0 EPSF-3.0

vme-tm.circuit.ps:
%!PS-Adobe-3.0

