
---------- Begin Simulation Statistics ----------
simSeconds                                   0.044800                       # Number of seconds simulated (Second)
simTicks                                  44800411152                       # Number of ticks simulated (Tick)
finalTick                                 44800411152                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     55.32                       # Real time elapsed on the host (Second)
hostTickRate                                809853439                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     857740                       # Number of bytes of host memory used (Byte)
simInsts                                     67513200                       # Number of instructions simulated (Count)
simOps                                      122432471                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1220427                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2213196                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          2500                       # Clock period in ticks (Tick)
system.cpu.numCycles                        143132683                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.120043                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.471689                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts             67514054                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              122433382                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.120043                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.471689                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           11485661                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         116058175                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         22556196                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        12351594                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         3967      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     79662195     65.07%     65.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       603814      0.49%     65.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         3677      0.00%     65.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd      2720095      2.22%     67.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          416      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           16      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      1208334      0.99%     68.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     68.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          324      0.00%     68.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       906626      0.74%     69.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     69.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     69.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     69.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd       603648      0.49%     70.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     70.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     70.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt      1208448      0.99%     70.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv       301824      0.25%     71.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult       302208      0.25%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     19532965     15.95%     87.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     11141156      9.10%     96.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      3023231      2.47%     99.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      1210438      0.99%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    122433382                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     10589662                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      7517819                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      3071843                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      4771762                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      5817900                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      2691834                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      2691830                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       33869250                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          33869250                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      33869250                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         33869250                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       123981                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          123981                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       123981                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         123981                       # number of overall misses (Count)
system.cpu.dcache.demandAccesses::cpu.data     33993231                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      33993231                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     33993231                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     33993231                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.003647                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.003647                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.003647                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.003647                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        80292                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             80292                       # number of writebacks (Count)
system.cpu.dcache.replacements                 123471                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          171                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          171                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          173                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          173                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.011561                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.011561                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          173                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          173                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          173                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          173                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     21907451                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        21907451                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        45201                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         45201                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.accesses::cpu.data     21952652                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     21952652                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.002059                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.002059                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.WriteReq.hits::cpu.data     11961799                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       11961799                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        78780                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        78780                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data     12040579                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     12040579                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.006543                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.006543                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  44800411152                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.830536                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             33993577                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             123983                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             274.179339                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                 939                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.830536                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999669                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999669                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          170                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          285                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           47                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           68111137                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          68111137                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44800411152                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  44800411152                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44800411152                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      5383664                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.003195                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 143132682.996805                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       34907790                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses     11485661                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads       10575298                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       9367873                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses    116058175                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads     138457503                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     85392863                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          34907790                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     56785849                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          234                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts              67514054                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps               122433382                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.471689                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           10589662                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.073985                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       88211051                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          88211051                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      88211051                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         88211051                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2287                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2287                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2287                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2287                       # number of overall misses (Count)
system.cpu.icache.demandAccesses::cpu.inst     88213338                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      88213338                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     88213338                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     88213338                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000026                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000026                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000026                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000026                       # miss rate for overall accesses (Ratio)
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1775                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1775                       # number of writebacks (Count)
system.cpu.icache.replacements                   1775                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     88211051                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        88211051                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2287                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2287                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.accesses::cpu.inst     88213338                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     88213338                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000026                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000026                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  44800411152                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.571497                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             88213338                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2287                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           38571.638828                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.571497                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999163                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999163                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          101                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           90                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          308                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          176428963                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         176428963                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44800411152                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5008                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  44800411152                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44800411152                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                22556206                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                12351606                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      1739                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      2046                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  44800411152                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                88213412                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       394                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  44800411152                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  44800411152                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   127                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       313                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    333                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   3159                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      3492                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   333                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  3159                       # number of overall hits (Count)
system.l2.overallHits::total                     3492                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1954                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               120824                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  122778                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1954                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              120824                       # number of overall misses (Count)
system.l2.overallMisses::total                 122778                       # number of overall misses (Count)
system.l2.demandAccesses::cpu.inst               2287                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             123983                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                126270                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2287                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            123983                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               126270                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.854394                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.974521                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.972345                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.854394                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.974521                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.972345                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                78581                       # number of writebacks (Count)
system.l2.writebacks::total                     78581                       # number of writebacks (Count)
system.l2.replacements                          90297                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst             333                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                333                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1954                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1954                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu.inst         2287                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2287                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.854394                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.854394                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu.data                263                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   263                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            78519                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               78519                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu.data          78782                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             78782                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.996662                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.996662                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu.data           2896                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              2896                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        42305                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           42305                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu.data        45201                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         45201                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.935931                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.935931                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.WritebackClean.hits::writebacks         1775                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1775                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1775                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1775                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        80292                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            80292                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        80292                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        80292                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  44800411152                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 30225.065913                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       251513                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     123065                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.043741                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      30.183273                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       183.687303                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     30011.195337                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000921                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.005606                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.915869                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.922396                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  271                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  482                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                17886                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                14128                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2135193                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   2135193                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44800411152                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           125056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data         10449109                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total            10574165                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       125056                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          125056                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks      5029184                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::cpu.data        313296                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total          5342480                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              1954                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data            724135                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total               726089                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks          78581                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::cpu.data           310140                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total              388721                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst             2791403                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data           233236900                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total              236028303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst         2791403                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total            2791403                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks        112257541                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::cpu.data            6993150                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total             119250691                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks        112257541                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst            2791403                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data          240230050                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             355278994                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  44800411152                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq               603311                       # Transaction distribution (Count)
system.membus.transDist::ReadResp              647570                       # Transaction distribution (Count)
system.membus.transDist::WriteReq              310140                       # Transaction distribution (Count)
system.membus.transDist::WriteResp             310140                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         78581                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             11121                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              78519                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             78519                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          44259                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      2162160                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      2162160                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2162160                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     15916645                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     15916645                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 15916645                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1036229                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1036229    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1036229                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  44800411152                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests         212480                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        89702                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadReq              603311                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp             650799                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq             310140                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp            310140                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        80292                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1775                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            43179                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             78782                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            78782                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2287                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         45201                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6349                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2198339                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2204688                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       259968                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     16103269                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                16363237                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           90297                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   5029184                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1130018                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000529                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.022998                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1129420     99.95%     99.95% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     598      0.05%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1130018                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  44800411152                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests        251516                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       125246                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             598                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          598                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
