sim_seconds                                  0.063805                       # Number of seconds simulated
sim_ticks                                 63804776000                       # Number of ticks simulated
final_tick                               118943218495500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              601691267                       # Simulator instruction rate (inst/s)
host_op_rate                                619652519                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              977169713                       # Simulator tick rate (ticks/s)
host_mem_usage                                2644628                       # Number of bytes of host memory used
host_seconds                                    65.30                       # Real time elapsed on the host
sim_insts                                 39287716141                       # Number of instructions simulated
sim_ops                                   40460510202                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst        21760                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data      3010048                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data      2980096                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst        12288                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data      3002880                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data      2979072                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total         12017920                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst        21760                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        45312                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       125696                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        125696                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           85                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data        11758                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data        11641                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data        11730                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data        11637                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             46945                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          491                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              491                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       341040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     47175904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        96294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     46706472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst       192587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data     47063562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        48147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data     46690423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        32098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data         8024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total           188354552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       341040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        96294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst       192587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        48147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        32098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         710166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       1970009                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            1970009                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       1970009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       341040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     47175904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        96294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     46706472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst       192587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data     47063562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        48147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data     46690423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        32098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data         8024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total          190324561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     46945                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      491                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  375560                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   3928                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM             12017408                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                   512                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                126208                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys              12017920                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             125696                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                   16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0           48272                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1           44872                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2           46448                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3           47744                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4           47616                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5           45472                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6           48272                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7           46848                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             432                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             456                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             472                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             544                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             408                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             437                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             555                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             640                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 63985936000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              375560                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               3928                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 45414                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 45513                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 45587                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 45684                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 45767                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 45833                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 45921                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 46006                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                  1518                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                  1421                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                 1348                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                 1252                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                 1171                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                 1106                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                 1018                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                  934                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                   11                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    8                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    7                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    4                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    4                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  155                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  156                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  158                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  158                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  160                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  161                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  163                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  165                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  167                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  167                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  167                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  167                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  167                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  167                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  167                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  167                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  168                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  168                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  166                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  166                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  164                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  163                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  161                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  159                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        48056                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   252.697187                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   249.792166                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    23.854448                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          315      0.66%      0.66% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95          181      0.38%      1.03% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127          114      0.24%      1.27% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159           20      0.04%      1.31% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191          120      0.25%      1.56% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223          178      0.37%      1.93% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          303      0.63%      2.56% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        46825     97.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        48056                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          168                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean  2225.291667                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean  1369.146725                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev  1860.912211                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-255           17     10.12%     10.12% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-511           20     11.90%     22.02% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-767           10      5.95%     27.98% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-1023           12      7.14%     35.12% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1279            8      4.76%     39.88% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1535           11      6.55%     46.43% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1536-1791            8      4.76%     51.19% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-2047            5      2.98%     54.17% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2048-2303            8      4.76%     58.93% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2304-2559            8      4.76%     63.69% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2560-2815            6      3.57%     67.26% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2816-3071            5      2.98%     70.24% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3072-3327            8      4.76%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3328-3583            4      2.38%     77.38% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3584-3839            1      0.60%     77.98% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3840-4095            9      5.36%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::4096-4351            6      3.57%     86.90% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::4352-4607            3      1.79%     88.69% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::4608-4863            3      1.79%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::4864-5119            3      1.79%     92.26% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::5120-5375            3      1.79%     94.05% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::5376-5631            1      0.60%     94.64% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::5632-5887            2      1.19%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::6144-6399            1      0.60%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::6912-7167            2      1.19%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::7168-7423            2      1.19%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::7424-7679            1      0.60%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::8192-8447            1      0.60%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          168                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          168                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.476190                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.401608                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.712764                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              3      1.79%      1.79% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::17              2      1.19%      2.98% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18              5      2.98%      5.95% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::19              1      0.60%      6.55% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::20              1      0.60%      7.14% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::21              1      0.60%      7.74% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::22              3      1.79%      9.52% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              3      1.79%     11.31% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            148     88.10%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::25              1      0.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          168                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                11202213668                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat           17567684468                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat               1201740800                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   29829.30                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              46779.30                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                     188.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       1.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                  188.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    1.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       1.90                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   1.88                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.21                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.20                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 328160                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  3272                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.30                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  1348889.79                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  54606521532                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    5606357400                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    3591775765                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          2906474054.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          2831369990.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          2845627545.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          2952371116.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0            1960716624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1            1910051184                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2            1919669376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3            1991678928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         17831353612.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1          17324254272                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         17369800780.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         17974957977.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        747109785.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        737169776.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        743634846.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        780743577.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      601826053475.520020                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      601460141546.880005                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      601760459900.159912                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      602756565105.599976                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0      6429769065456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1      6430090040832.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2      6429826603680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3      6428952827184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        9052768846449.599609                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        9052081101043.201172                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        9052193869570.560547                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        9053137217330.878906                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          78.067058                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          78.061128                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          78.062100                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          78.070235                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker       657152                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst        14080                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data      3295488                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker       694016                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data      3307520                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker       667904                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst        13312                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data      3241472                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker       674560                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data      3277824                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total         15862272                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst        14080                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst        13312                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        45312                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       136704                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        136704                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker         2567                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           55                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data        12873                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker         2711                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data        12920                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker         2609                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           52                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data        12662                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker         2635                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data        12804                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             61962                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          534                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              534                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker     10299417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst       220673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     51649550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker     10877179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst       152465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     51838126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker     10467931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst       208636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data     50802968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker     10572249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst       100306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data     51372706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst        28086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data        16049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total           248606343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       220673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst       152465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst       208636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst       100306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst        28086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         710166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       2142536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            2142536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       2142536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker     10299417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       220673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     51649550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker     10877179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst       152465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     51838126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker     10467931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst       208636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data     50802968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker     10572249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst       100306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data     51372706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst        28086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data        16049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total          250748878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     61962                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      534                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  495696                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   4272                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM             15861280                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                   992                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                136448                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys              15862272                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             136704                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                   31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                  16                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0           59176                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1           59641                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2           61984                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3           59648                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4           67608                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5           63752                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6           63960                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7           59896                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             512                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             416                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             656                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             432                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             439                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             449                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             688                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             672                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 63977939000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              495696                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               4272                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 59200                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 59392                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 59539                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 59710                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 59805                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 59962                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 60134                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 60289                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                  2703                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                  2513                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                 2370                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                 2200                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                 2111                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                 1961                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                 1791                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                 1640                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                   51                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                   48                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                   44                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                   43                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                   37                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                   31                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                   30                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                   26                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  166                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  168                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  168                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  169                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  169                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  169                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  169                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  171                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  182                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  182                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  182                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  182                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  182                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  182                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  182                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  182                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  182                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  182                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  182                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  181                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  181                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  181                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  181                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  179                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        63252                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   252.920508                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   250.189552                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    23.071565                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          395      0.62%      0.62% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95          212      0.34%      0.96% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127          151      0.24%      1.20% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159            6      0.01%      1.21% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191          152      0.24%      1.45% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223          212      0.34%      1.78% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          391      0.62%      2.40% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        61733     97.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        63252                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          182                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean  2734.598901                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean  1500.333198                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev  2686.949047                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-255           22     12.09%     12.09% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-511           17      9.34%     21.43% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-767           10      5.49%     26.92% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-1023            9      4.95%     31.87% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1279           11      6.04%     37.91% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1535            5      2.75%     40.66% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1536-1791            8      4.40%     45.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1792-2047           11      6.04%     51.10% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-2303            8      4.40%     55.49% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2304-2559            4      2.20%     57.69% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2560-2815            6      3.30%     60.99% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2816-3071           10      5.49%     66.48% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3072-3327            3      1.65%     68.13% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3328-3583            2      1.10%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3584-3839            6      3.30%     72.53% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3840-4095           10      5.49%     78.02% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::4096-4351            2      1.10%     79.12% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::4352-4607            3      1.65%     80.77% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::4608-4863            4      2.20%     82.97% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::4864-5119            6      3.30%     86.26% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::5120-5375            2      1.10%     87.36% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::5376-5631            1      0.55%     87.91% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::5632-5887            3      1.65%     89.56% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::5888-6143            1      0.55%     90.11% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::6144-6399            2      1.10%     91.21% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::6400-6655            1      0.55%     91.76% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::6656-6911            2      1.10%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::6912-7167            1      0.55%     93.41% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::7424-7679            2      1.10%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::7680-7935            1      0.55%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::7936-8191            1      0.55%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8192-8447            1      0.55%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8448-8703            1      0.55%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::9472-9727            1      0.55%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::10496-10751            1      0.55%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::11776-12031            1      0.55%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::12288-12543            1      0.55%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::13312-13567            1      0.55%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::14080-14335            1      0.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          182                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          182                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.428571                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.323980                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.992488                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16             10      5.49%      5.49% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              2      1.10%      6.59% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19              1      0.55%      7.14% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21              1      0.55%      7.69% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              4      2.20%      9.89% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            162     89.01%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::25              2      1.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          182                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                14892032962                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat           23293554712                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat               1586128000                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   30044.55                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              46994.55                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                     248.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       2.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                  248.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    2.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       2.51                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   2.49                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.28                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.34                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 433130                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  3547                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.34                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  1023712.54                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  53518595262                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    5606357400                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    4679702035                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          3291532070.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1            3401443584                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          3548870236.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          3531364905.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0            2220477984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1            2294624640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2            2394079128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3            2382269976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         20361571276.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         20987235609.599998                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         21972651916.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         21667472985.599998                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        738740321.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        777458165.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        743522042.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        834765004.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      604500785516.159912                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      605510995348.799927                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      606626906382.719971                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      606926865444.479980                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      6427422809280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1      6426536660304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2      6425557790976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3      6425294668992.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        9056263989889.919922                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        9057236491093.439453                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        9058571894124.480469                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        9058365480749.759766                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          78.097199                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          78.105585                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          78.117101                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          78.115321                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst        15360                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data      3000576                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data      2987776                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst        16384                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data      2924800                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data      2967808                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total         11930624                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst        16384                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        49408                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       134144                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        134144                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           60                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data        11721                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data        11671                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           64                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data        11425                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data        11593                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             46604                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          524                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              524                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       240734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     47027451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst       152465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     46826839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst       256783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data     45839829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst       112343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data     46513885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        12037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data         4012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total           186986379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       240734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst       152465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst       256783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst       112343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        12037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         774362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       2102413                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            2102413                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       2102413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       240734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     47027451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst       152465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     46826839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst       256783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data     45839829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst       112343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data     46513885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        12037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data         4012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total          189088792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     46604                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      524                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  372832                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   4192                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM             11929888                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                   736                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                134144                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys              11930624                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             134144                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                   23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0           44584                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1           44464                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2           45960                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3           45008                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4           51024                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5           47928                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6           46785                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7           47056                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             576                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             432                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             488                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             536                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             368                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             448                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             712                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             632                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 63958601000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              372832                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               4192                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 45078                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 45180                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 45266                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 45363                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 45429                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 45491                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 45577                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 45653                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                  1507                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                  1405                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                 1319                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                 1225                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                 1159                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                 1099                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                 1015                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                  942                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                   17                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                   16                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                   16                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                   13                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                   13                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  169                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  170                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  170                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  170                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  170                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  170                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  170                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  172                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  177                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  177                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  177                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  177                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  177                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  177                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  177                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  177                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  177                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  177                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  177                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  177                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  177                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  177                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  177                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  175                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        47764                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   252.575831                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   249.574817                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    24.254761                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          327      0.68%      0.68% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95          171      0.36%      1.04% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127          133      0.28%      1.32% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159           19      0.04%      1.36% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191          130      0.27%      1.63% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223          172      0.36%      1.99% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          321      0.67%      2.67% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        46491     97.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        47764                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          177                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean  2118.022599                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean  1262.009359                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev  1799.350612                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-255           24     13.56%     13.56% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-511            8      4.52%     18.08% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-767           13      7.34%     25.42% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-1023           15      8.47%     33.90% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1279            5      2.82%     36.72% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1535           17      9.60%     46.33% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1791           13      7.34%     53.67% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1792-2047           11      6.21%     59.89% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2048-2303            5      2.82%     62.71% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2304-2559           10      5.65%     68.36% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2560-2815            7      3.95%     72.32% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2816-3071            8      4.52%     76.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3072-3327            3      1.69%     78.53% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3328-3583            2      1.13%     79.66% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3584-3839            6      3.39%     83.05% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3840-4095            3      1.69%     84.75% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4096-4351            4      2.26%     87.01% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4352-4607            2      1.13%     88.14% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4608-4863            7      3.95%     92.09% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4864-5119            4      2.26%     94.35% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::5376-5631            1      0.56%     94.92% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::5632-5887            3      1.69%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::5888-6143            2      1.13%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::6144-6399            1      0.56%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::7680-7935            1      0.56%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8704-8959            1      0.56%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8960-9215            1      0.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          177                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          177                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.683616                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.622811                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.515605                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              5      2.82%      2.82% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17              2      1.13%      3.95% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23              3      1.69%      5.65% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            166     93.79%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::25              1      0.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          177                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                11097757130                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat           17416869680                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat               1192988800                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   29767.94                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              46717.94                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                     186.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       2.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                  186.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    2.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       1.89                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   1.87                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.22                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.43                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 325752                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  3485                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.13                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  1357125.30                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  54635237211                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    5606357400                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    3563060086                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          2815307107.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          2767503110.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          2952853747.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          2873659420.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0          1899215112.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1            1866966384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2          1992004512.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3            1938579768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         17194428825.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         16906832217.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         18076209715.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         17398584652.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0           774116352                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        736439869.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        739628236.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        813057315.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      601246085935.680054                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      601011019376.640015                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      602498034336.959961                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      602290478695.680054                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      6430277808912.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      6430484007648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2      6429179608560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      6429361674912.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        9051935035685.761719                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        9051500842047.359375                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        9053166412549.439453                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        9052404108206.400391                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          78.059868                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          78.056124                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          78.070487                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          78.063913                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.dtb.walker       628992                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.inst        18944                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data      3216384                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.dtb.walker       620288                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data      3177472                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.dtb.walker       652288                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data      3155456                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.dtb.walker       625664                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data      3196672                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.data          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total         15319552                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst        18944                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        45568                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       140032                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        140032                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.dtb.walker         2457                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           74                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data        12564                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.dtb.walker         2423                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data        12412                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.dtb.walker         2548                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data        12326                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.dtb.walker         2444                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data        12487                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             59842                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          547                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              547                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.dtb.walker      9858071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.inst       296906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     50409769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.dtb.walker      9721655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst       128392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     49799908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.dtb.walker     10223185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst       168514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data     49454856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.dtb.walker      9805912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst       108330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data     50100826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data         4012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.data         4012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        12037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data         4012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total           240100396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       296906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst       128392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst       168514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst       108330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        12037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         714179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       2194695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            2194695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       2194695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.dtb.walker      9858071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       296906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     50409769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.dtb.walker      9721655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst       128392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     49799908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.dtb.walker     10223185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst       168514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data     49454856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.dtb.walker      9805912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst       108330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data     50100826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data         4012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.data         4012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        12037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data         4012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total          242295091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     59842                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      547                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  478736                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   4376                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM             15317536                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                  2016                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                139552                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys              15319552                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             140032                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                   63                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                  23                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0           55976                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1           58008                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2           58472                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3           59136                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4           61440                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5           65856                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6           62392                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7           57393                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             384                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             472                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             569                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             448                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             400                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             688                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             496                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             904                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 63964474000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              478736                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               4376                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 57296                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 57514                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 57636                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 57770                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 57874                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 58004                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 58170                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 58317                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                  2491                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                  2278                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                 2161                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                 2031                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                 1929                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                 1803                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                 1639                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                 1495                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                   41                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                   35                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                   31                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                   27                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                   25                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                   21                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                   19                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                   16                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  172                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  174                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  175                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  175                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  175                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  176                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  177                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  177                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  184                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  185                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  185                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  185                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  185                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  185                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  185                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  185                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  185                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  185                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  184                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  184                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  184                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  183                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  182                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  182                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        61158                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   252.740247                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   249.850774                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    23.732194                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          405      0.66%      0.66% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95          218      0.36%      1.02% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127          149      0.24%      1.26% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159           15      0.02%      1.29% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191          149      0.24%      1.53% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223          219      0.36%      1.89% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          397      0.65%      2.54% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        59606     97.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        61158                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          185                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean  2590.529730                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean  1544.906212                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev  2232.534434                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-255           22     11.89%     11.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-511           12      6.49%     18.38% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-767           11      5.95%     24.32% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-1023            8      4.32%     28.65% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1279           11      5.95%     34.59% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1535            5      2.70%     37.30% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1536-1791           12      6.49%     43.78% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1792-2047            9      4.86%     48.65% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2048-2303           15      8.11%     56.76% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2304-2559            7      3.78%     60.54% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2560-2815            8      4.32%     64.86% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2816-3071            8      4.32%     69.19% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::3072-3327            6      3.24%     72.43% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::3328-3583            3      1.62%     74.05% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::3584-3839            3      1.62%     75.68% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::3840-4095            1      0.54%     76.22% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::4096-4351            6      3.24%     79.46% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::4352-4607            6      3.24%     82.70% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::4608-4863            2      1.08%     83.78% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::4864-5119            3      1.62%     85.41% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::5120-5375            1      0.54%     85.95% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::5376-5631            3      1.62%     87.57% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::5632-5887            5      2.70%     90.27% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::5888-6143            1      0.54%     90.81% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::6144-6399            2      1.08%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::6400-6655            3      1.62%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::6656-6911            3      1.62%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::6912-7167            2      1.08%     96.22% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::7936-8191            1      0.54%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8192-8447            1      0.54%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8448-8703            1      0.54%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8704-8959            1      0.54%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8960-9215            1      0.54%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::9216-9471            1      0.54%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::10240-10495            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          185                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          185                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.572973                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.497134                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.702404                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              7      3.78%      3.78% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18              2      1.08%      4.86% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19              1      0.54%      5.41% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21              1      0.54%      5.95% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22              2      1.08%      7.03% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              2      1.08%      8.11% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            167     90.27%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25              3      1.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          185                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                14342990826                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat           22456498176                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat               1531753600                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   29964.07                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              46914.07                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                     240.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       2.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                  240.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    2.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       2.42                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   2.40                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.27                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.20                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 418248                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  3628                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.34                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  1059207.37                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  53663391905                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    5606357400                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    4534905392                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          3160750723.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          3282045782.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          3460243449.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3            3375673056                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0          2132252472.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1            2214078504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2            2334291216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3            2277239760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         19515263539.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         20268505420.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         21324044851.200005                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3          20755772544                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        736161592.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        736258636.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        781109775.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        776378234.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      603576116887.680054                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      604589352462.719971                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      606119511735.359985                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      605688758303.040039                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0      6428233922112.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      6427345118976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2      6426002874000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3      6426380727888                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        9055082540767.679688                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        9056163433224                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        9057750148468.800781                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        9056982623227.199219                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          78.087011                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          78.096332                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          78.110015                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          78.103396                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst        14336                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data      2951168                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data      2962944                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst        13568                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data      3014656                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data      2955520                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total         11923968                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        37888                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       134144                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        134144                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data        11528                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data        11574                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data        11776                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data        11545                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             46578                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          524                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              524                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst       224685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     46253089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.dtb.walker         8024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst       100306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     46437652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.dtb.walker        12037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst       212649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data     47248124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker         8024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        28086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data     46321297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        28086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total           186882060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       224685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst       100306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst       212649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        28086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        28086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         593811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       2102413                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            2102413                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       2102413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       224685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     46253089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.dtb.walker         8024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst       100306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     46437652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.dtb.walker        12037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst       212649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data     47248124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker         8024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        28086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data     46321297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        28086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total          188984474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     46578                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      524                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  372624                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   4192                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM             11922016                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  1952                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                134176                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys              11923968                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             134144                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                   61                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0           45241                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1           43392                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2           45968                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3           46809                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4           48617                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5           48192                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6           45632                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7           48712                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             448                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             408                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             561                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             640                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             488                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             505                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             703                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             440                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 63970707000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              372624                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               4192                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 45006                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 45136                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 45227                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 45326                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 45406                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 45483                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 45578                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 45668                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                  1540                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                  1412                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                 1321                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                 1222                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                 1143                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                 1069                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                  977                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                  889                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                   24                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                   20                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                   20                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                   20                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                   20                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                   17                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                   15                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                   13                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  171                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  171                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  171                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  171                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  171                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  172                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  172                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  172                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  175                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  176                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  176                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  176                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  176                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  176                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  176                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  176                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  177                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  176                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  176                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  176                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  176                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  175                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  175                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  175                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        47718                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   252.655015                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   249.713925                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    23.995434                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          321      0.67%      0.67% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95          166      0.35%      1.02% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127          130      0.27%      1.29% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159           17      0.04%      1.33% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191          128      0.27%      1.60% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223          165      0.35%      1.94% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          313      0.66%      2.60% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        46478     97.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        47718                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          176                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean  2134.159091                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean  1359.895920                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev  1696.038759                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-127            6      3.41%      3.41% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-255           13      7.39%     10.80% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-383           10      5.68%     16.48% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-511            9      5.11%     21.59% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-639            4      2.27%     23.86% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-767            3      1.70%     25.57% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-895            4      2.27%     27.84% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-1023            6      3.41%     31.25% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1151            3      1.70%     32.95% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1279            6      3.41%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1407            4      2.27%     38.64% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1535           11      6.25%     44.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1663            2      1.14%     46.02% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1664-1791            3      1.70%     47.73% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1792-1919            5      2.84%     50.57% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1920-2047            4      2.27%     52.84% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2048-2175            9      5.11%     57.95% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2176-2303            4      2.27%     60.23% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2304-2431            4      2.27%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2432-2559            2      1.14%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2560-2687            6      3.41%     67.05% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2688-2815            6      3.41%     70.45% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2816-2943            2      1.14%     71.59% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2944-3071            5      2.84%     74.43% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3072-3199            5      2.84%     77.27% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3200-3327            3      1.70%     78.98% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3328-3455            1      0.57%     79.55% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3456-3583            4      2.27%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3584-3711            4      2.27%     84.09% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3712-3839            2      1.14%     85.23% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3840-3967            3      1.70%     86.93% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3968-4095            2      1.14%     88.07% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::4096-4223            3      1.70%     89.77% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::4224-4351            1      0.57%     90.34% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::4352-4479            2      1.14%     91.48% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::4480-4607            1      0.57%     92.05% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::4736-4863            1      0.57%     92.61% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::4864-4991            2      1.14%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::5248-5375            2      1.14%     94.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::5504-5631            1      0.57%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::5632-5759            1      0.57%     96.02% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::5888-6015            1      0.57%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::6144-6271            1      0.57%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::6784-6911            1      0.57%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::6912-7039            1      0.57%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::7040-7167            2      1.14%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8064-8191            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          176                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          176                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.823864                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.774633                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.413283                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              4      2.27%      2.27% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::19              1      0.57%      2.84% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::21              1      0.57%      3.41% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            168     95.45%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::25              1      0.57%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32              1      0.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          176                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                11132289698                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat           17447232548                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat               1192201600                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29880.29                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              46830.29                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                     186.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       2.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                  186.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    2.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       1.89                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   1.87                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.21                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    30.40                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 325544                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  3494                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.49                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  1358131.44                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  54634244557                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    5606357400                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    3564052740                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          2759072198.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          2821558924.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          2964092745.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          2881099670.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0            1861278864                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1            1903432608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2            1999586376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3            1943598984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0          16884588864                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         17252518233.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         18152191948.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         17471769868.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        737010524.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        739996922.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        742176691.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        803853849.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      600778807614.719971                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      601397156802.239990                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      602558609650.559937                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      602314606385.280029                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0      6430687702176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      6430145290608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2      6429126472320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3      6429340510272.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        9051436533682.560547                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        9051988027540.800781                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        9053271203173.439453                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        9052483512471.361328                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          78.055569                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          78.060325                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          78.071391                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          78.064598                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker       656128                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst        14080                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data      3198464                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker       659968                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data      3252224                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker       636160                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst        12544                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data      3207168                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker       643584                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data      3216384                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total         15509504                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst        14080                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        39168                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       131072                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        131072                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker         2563                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           55                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data        12494                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker         2578                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data        12704                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker         2485                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data        12528                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker         2514                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data        12564                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             60584                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          512                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              512                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker     10283368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst       220673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     50128912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker     10343552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        92281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     50971482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker      9970414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst       196600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data     50265328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker     10086768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst        92281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data     50409769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker         4012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        12037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total           243077477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst       220673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        92281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst       196600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst        92281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        12037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         613873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       2054266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            2054266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       2054266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker     10283368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst       220673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     50128912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker     10343552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        92281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     50971482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker      9970414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst       196600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data     50265328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker     10086768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst        92281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data     50409769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker         4012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        12037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total          245131744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     60584                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      512                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  484672                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   4096                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM             15507360                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  2144                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                131328                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys              15509504                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             131072                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                   67                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0           58385                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1           58168                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2           58681                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3           62121                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4           64592                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5           64481                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6           57712                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7           60465                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             352                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             584                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             496                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             616                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             424                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             545                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             527                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             560                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 63965340000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              484672                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               4096                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 57992                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 58197                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 58324                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 58470                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 58592                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 58707                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 58871                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 59010                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                  2550                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                  2345                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                 2220                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                 2079                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                 1959                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                 1846                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                 1683                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                 1547                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                   38                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                   33                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                   31                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                   26                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                   24                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                   22                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                   21                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                   18                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  164                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  164                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  164                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  164                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  165                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  166                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  168                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  169                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  173                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  172                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  170                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  169                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        61873                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   252.754643                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   249.950473                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    23.554386                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          381      0.62%      0.62% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95          231      0.37%      0.99% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127          163      0.26%      1.25% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159           21      0.03%      1.29% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191          163      0.26%      1.55% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223          231      0.37%      1.92% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          372      0.60%      2.52% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        60311     97.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        61873                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          174                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean  2786.051724                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean  1626.102877                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev  2519.186024                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-255           20     11.49%     11.49% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-511           14      8.05%     19.54% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-767            9      5.17%     24.71% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-1023            5      2.87%     27.59% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1279            6      3.45%     31.03% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1535           14      8.05%     39.08% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1536-1791           10      5.75%     44.83% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1792-2047            6      3.45%     48.28% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2048-2303            7      4.02%     52.30% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2304-2559            7      4.02%     56.32% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2560-2815            6      3.45%     59.77% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2816-3071            7      4.02%     63.79% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3072-3327            8      4.60%     68.39% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3328-3583            5      2.87%     71.26% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3584-3839            3      1.72%     72.99% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3840-4095            7      4.02%     77.01% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::4096-4351            4      2.30%     79.31% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::4352-4607            2      1.15%     80.46% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::4608-4863            8      4.60%     85.06% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::5376-5631            2      1.15%     86.21% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::5632-5887            4      2.30%     88.51% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::5888-6143            1      0.57%     89.08% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::6144-6399            1      0.57%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::6400-6655            1      0.57%     90.23% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::6656-6911            2      1.15%     91.38% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::6912-7167            1      0.57%     91.95% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::7168-7423            1      0.57%     92.53% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::7424-7679            2      1.15%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::7680-7935            4      2.30%     95.98% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8192-8447            2      1.15%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8704-8959            1      0.57%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::9472-9727            1      0.57%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::10496-10751            1      0.57%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::12032-12287            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::12800-13055            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          174                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          174                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.586207                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.523357                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.562211                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              4      2.30%      2.30% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::17              1      0.57%      2.87% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18              2      1.15%      4.02% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::19              1      0.57%      4.60% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::20              2      1.15%      5.75% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::21              1      0.57%      6.32% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::22              2      1.15%      7.47% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              1      0.57%      8.05% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            160     91.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          174                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                14544116850                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat           22758171600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat               1550736000                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   30012.31                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              46962.31                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                     243.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       2.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                  243.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    2.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       2.45                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   2.43                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.28                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    31.47                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 423420                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  3416                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.40                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  1046964.45                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  53614216986                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    5606357400                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    4584080311                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          3193496409.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          3289372934.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          3408527001.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          3258125942.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0            2154342816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1            2219021424                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2            2299403136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3            2197942104                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         19720685836.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1          20305162176                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         21027336345.599998                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         20031647500.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        739778780.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        741903805.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        757129006.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        745465835.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      603804829633.920044                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      604678594982.400024                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      605693729505.599976                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      604797611256                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0      6428033296896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1      6427266836064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      6426376367184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3      6427162435824                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        9055374503813.759766                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        9056228964827.519531                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        9057290565620.160156                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        9055921301904                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          78.089528                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          78.096897                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          78.106052                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          78.094244                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker       716544                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst        17920                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data      3320320                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker       705024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst        12288                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data      3303936                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker       696320                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst        15616                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data      3280896                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker       694784                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data      3355392                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total         16127232                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst        17920                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst        15616                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        53504                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       132608                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        132608                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker         2799                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           70                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data        12970                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker         2754                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data        12906                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker         2720                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data        12816                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker         2714                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data        13107                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             62997                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          518                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              518                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker     11230256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst       280857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     52038738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker     11049706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst       192587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     51781954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker     10913290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst       244747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data     51420853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker     10889216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        96294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data     52588414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker         8024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        24073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total           252759010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst       280857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst       192587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst       244747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        96294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        24073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         838558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       2078340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            2078340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       2078340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker     11230256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst       280857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     52038738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker     11049706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst       192587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     51781954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker     10913290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst       244747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data     51420853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker     10889216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        96294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data     52588414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker         8024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        24073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total          254837349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     62997                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      518                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  503976                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   4144                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM             16125952                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  1280                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                132864                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys              16127232                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             132608                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                   40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0           67640                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1           66704                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2           56952                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3           60408                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4           66640                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5           59976                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6           63904                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7           61712                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             481                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             488                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             536                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             640                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             440                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             432                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             759                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             376                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 63990117000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              503976                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               4144                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 60162                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 60358                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 60512                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 60690                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 60820                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 60966                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 61116                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 61242                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                  2780                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                  2588                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                 2438                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                 2261                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                 2133                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                 1995                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                 1849                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                 1729                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                   47                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                   44                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                   40                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                   39                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                   38                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                   30                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                   26                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                   20                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  164                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  169                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  169                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  169                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  169                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  169                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  170                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  173                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  174                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  174                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  174                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  174                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  174                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  174                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  174                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  174                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  175                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  175                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  175                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  175                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  175                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  175                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  174                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  171                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    5                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        64329                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   252.744734                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   249.967162                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    23.516854                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          388      0.60%      0.60% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95          234      0.36%      0.97% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127          186      0.29%      1.26% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159           20      0.03%      1.29% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191          187      0.29%      1.58% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223          233      0.36%      1.94% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          387      0.60%      2.54% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        62694     97.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        64329                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          175                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean  2881.742857                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean  1673.004719                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev  2503.931673                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-255           18     10.29%     10.29% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-511           18     10.29%     20.57% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-767            8      4.57%     25.14% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-1023            3      1.71%     26.86% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1279           10      5.71%     32.57% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1535           11      6.29%     38.86% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1536-1791            2      1.14%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1792-2047            7      4.00%     44.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2048-2303            9      5.14%     49.14% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2304-2559            6      3.43%     52.57% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2560-2815            5      2.86%     55.43% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2816-3071            8      4.57%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3072-3327            8      4.57%     64.57% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3328-3583            6      3.43%     68.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3584-3839            4      2.29%     70.29% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3840-4095            6      3.43%     73.71% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::4096-4351            4      2.29%     76.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::4352-4607            6      3.43%     79.43% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::4608-4863            4      2.29%     81.71% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::4864-5119            1      0.57%     82.29% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::5120-5375            5      2.86%     85.14% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::5376-5631            1      0.57%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::5632-5887            3      1.71%     87.43% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::5888-6143            2      1.14%     88.57% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::6144-6399            1      0.57%     89.14% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::6400-6655            3      1.71%     90.86% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::6656-6911            2      1.14%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::6912-7167            1      0.57%     92.57% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::7168-7423            3      1.71%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::7680-7935            1      0.57%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::7936-8191            1      0.57%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8192-8447            2      1.14%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8704-8959            3      1.71%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8960-9215            1      0.57%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::9216-9471            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::14080-14335            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          175                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          175                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.725714                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.678987                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.345137                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              2      1.14%      1.14% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::17              3      1.71%      2.86% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18              1      0.57%      3.43% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::22              1      0.57%      4.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              8      4.57%      8.57% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            155     88.57%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::25              5      2.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          175                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                15171317312                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat           23713032512                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat               1612595200                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   30105.64                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              47055.64                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                     252.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       2.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                  252.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    2.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       2.55                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   2.53                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.29                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    30.62                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 440303                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  3456                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.40                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  1007480.39                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  53435194801                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    5606357400                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    4763351368                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          3485008195.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1            3221276688                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          3450105187.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          3447014659.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0            2350997592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1            2173083480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2            2327451912                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3            2325367032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         21621367372.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         19868777011.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         21333210163.200005                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         21195681062.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        742425523.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        736847953.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        739278627.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        786935347.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      605833566575.040039                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      604183494660.479980                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      605946629859.839966                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      606223762528.320068                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      6426253703088                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1      6427701134592.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2      6426154524768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3      6425911425936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        9058015141787.519531                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        9055612687826.880859                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        9057679273959.359375                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        9057618260006.400391                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          78.112300                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          78.091582                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          78.109404                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          78.108878                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker       720128                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst        19712                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data      3302912                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker       687616                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data      3282688                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker       701952                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst        13056                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data      3288320                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker       704000                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data      3274240                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total         16008960                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst        19712                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst        13056                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        46848                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       123392                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        123392                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker         2813                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           77                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data        12902                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker         2686                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data        12823                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker         2742                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data        12845                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker         2750                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data        12790                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             62535                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          482                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              482                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker     11286428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst       308942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     51765905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker     10776874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst       120367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     51448939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker     11001559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst       204624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data     51537208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker     11033657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst        80245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data     51316535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        20061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data         4012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total           250905355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst       308942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst       120367                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst       204624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst        80245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        20061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         734240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       1933899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            1933899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       1933899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker     11286428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst       308942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     51765905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker     10776874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst       120367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     51448939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker     11001559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst       204624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data     51537208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker     11033657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst        80245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data     51316535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        20061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data         4012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total          252839255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     62535                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      482                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  500280                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   3856                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM             16007456                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  1504                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                123168                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys              16008960                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             123392                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                   47                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0           56824                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1           62912                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2           60848                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3           62392                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4           65464                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5           60377                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6           66008                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7           65408                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             697                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             436                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             480                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             544                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             352                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             368                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             376                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             596                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 63955880000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              500280                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               3856                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 59781                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 59983                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 60121                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 60294                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 60404                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 60557                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 60717                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 60861                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                  2698                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                  2501                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                 2372                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                 2203                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                 2094                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                 1945                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                 1786                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                 1649                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                   51                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                   45                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                   36                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                   32                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                   31                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                   27                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                   26                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                   19                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  157                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  157                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  158                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  158                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  158                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  158                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  158                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  161                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  162                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  162                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  162                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  162                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  162                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  162                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  162                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  162                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  162                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  162                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  161                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  161                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  161                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  161                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  161                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  158                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        63771                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   252.946073                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   250.327529                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    22.812653                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          360      0.56%      0.56% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95          231      0.36%      0.93% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127          159      0.25%      1.18% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159           21      0.03%      1.21% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191          160      0.25%      1.46% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223          231      0.36%      1.82% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          359      0.56%      2.39% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        62250     97.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        63771                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          162                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean  3097.092593                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean  1741.174459                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev  2690.058402                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-255           20     12.35%     12.35% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-511           13      8.02%     20.37% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-767            4      2.47%     22.84% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-1023            9      5.56%     28.40% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1279            8      4.94%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1535           10      6.17%     39.51% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1791            4      2.47%     41.98% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1792-2047            7      4.32%     46.30% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2048-2303            5      3.09%     49.38% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2304-2559            3      1.85%     51.23% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2560-2815            6      3.70%     54.94% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2816-3071            5      3.09%     58.02% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3072-3327            5      3.09%     61.11% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3328-3583            5      3.09%     64.20% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3584-3839            2      1.23%     65.43% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3840-4095            3      1.85%     67.28% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::4096-4351            2      1.23%     68.52% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::4352-4607            3      1.85%     70.37% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::4608-4863            6      3.70%     74.07% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::4864-5119            4      2.47%     76.54% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::5120-5375            2      1.23%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::5376-5631            1      0.62%     78.40% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::5632-5887            6      3.70%     82.10% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::5888-6143            6      3.70%     85.80% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::6144-6399            3      1.85%     87.65% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::6400-6655            4      2.47%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::6656-6911            2      1.23%     91.36% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::6912-7167            2      1.23%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::7168-7423            1      0.62%     93.21% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::7424-7679            1      0.62%     93.83% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::7936-8191            2      1.23%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8192-8447            2      1.23%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::9472-9727            1      0.62%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::9728-9983            2      1.23%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::9984-10239            1      0.62%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::10752-11007            1      0.62%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::11520-11775            1      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          162                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          162                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.759259                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.719938                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.235125                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              1      0.62%      0.62% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::17              3      1.85%      2.47% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::18              1      0.62%      3.09% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::22              1      0.62%      3.70% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::23              3      1.85%      5.56% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            152     93.83%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::25              1      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          162                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                15063182906                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat           23542132256                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat               1600745600                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   30112.33                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              47062.33                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                     250.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       1.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                  250.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    1.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       2.53                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   2.51                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.28                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.34                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 437105                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  3206                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.29                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  1014898.84                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  53476461068                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    5606357400                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    4721836229                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0            3277541232                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          3269054073.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          3374054611.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          3564869011.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0            2211039720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1            2205314256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2            2276147952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3            2404871952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         20214576345.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         20176973606.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         20792819673.599998                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3          22035232128                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        773817338.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        739672611.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        762488432.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        748267683.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      604471091927.040039                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      604522514828.159912                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      605488179133.439941                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      606931174261.439941                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0      6427448856288                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1      6427403748480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      6426556674528                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3      6425290889328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        9056124996292.800781                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        9056045351297.281250                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        9056978437772.160156                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        9058703377805.759766                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          78.096000                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          78.095314                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          78.103360                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          78.118235                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data      2912000                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data      2974208                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data      2952448                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data      2939392                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total         11815936                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        37888                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       126976                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        126976                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data        11375                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data        11618                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data        11533                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data        11482                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             46156                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          496                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              496                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       180551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     45639217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst       144441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     46614191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst       168514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data     46273150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        84257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data     46068526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        16049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total           185188896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       180551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst       144441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst       168514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        84257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        16049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         593811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       1990070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            1990070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       1990070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       180551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     45639217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst       144441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     46614191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst       168514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data     46273150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        84257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data     46068526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        16049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total          187178966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     46156                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      496                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  369248                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   3968                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM             11813664                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  2272                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                127008                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys              11815936                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             126976                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                   71                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0           46936                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1           47160                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2           45856                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3           46088                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4           44736                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5           46048                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6           44624                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7           47729                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             472                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             496                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             488                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             489                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             488                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             511                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             513                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 63983477000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              369248                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               3968                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 44615                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 44717                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 44816                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 44895                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 44962                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 45031                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 45118                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 45206                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                  1518                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                  1417                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                 1319                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                 1242                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                 1177                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                 1109                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                 1023                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                  935                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                   15                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                   13                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                   12                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                   10                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    8                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    7                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  160                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  160                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  161                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  161                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  161                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  164                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  164                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  166                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  167                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  167                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  166                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  166                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  166                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  166                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  167                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  167                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  168                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  168                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  168                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  168                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  168                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  165                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  164                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  162                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        47291                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   252.493540                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   249.389548                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    24.596871                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          339      0.72%      0.72% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95          176      0.37%      1.09% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127          125      0.26%      1.35% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159           18      0.04%      1.39% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191          123      0.26%      1.65% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223          177      0.37%      2.03% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          333      0.70%      2.73% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        46000     97.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        47291                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          167                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean  2197.083832                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean  1389.515708                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev  1937.594318                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-255           17     10.18%     10.18% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-511           16      9.58%     19.76% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-767            6      3.59%     23.35% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-1023           12      7.19%     30.54% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1279           11      6.59%     37.13% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1535           13      7.78%     44.91% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1791           11      6.59%     51.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1792-2047            8      4.79%     56.29% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2048-2303           10      5.99%     62.28% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2304-2559            9      5.39%     67.66% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2560-2815           12      7.19%     74.85% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2816-3071            7      4.19%     79.04% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3072-3327            3      1.80%     80.84% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3328-3583            3      1.80%     82.63% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3584-3839            2      1.20%     83.83% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3840-4095            3      1.80%     85.63% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::4096-4351            1      0.60%     86.23% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::4352-4607            1      0.60%     86.83% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::4608-4863            2      1.20%     88.02% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::4864-5119            5      2.99%     91.02% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::5120-5375            5      2.99%     94.01% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::5376-5631            2      1.20%     95.21% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::6144-6399            1      0.60%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::6400-6655            1      0.60%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::6656-6911            1      0.60%     97.01% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::7168-7423            2      1.20%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::7936-8191            1      0.60%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::9472-9727            1      0.60%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::11264-11519            1      0.60%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          167                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          167                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.766467                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.704212                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.646267                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              2      1.20%      1.20% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::17              2      1.20%      2.40% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19              3      1.80%      4.19% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::21              3      1.80%      5.99% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::23              2      1.20%      7.19% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            152     91.02%     98.20% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::25              1      0.60%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32              2      1.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          167                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                11005156154                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat           17262706304                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat               1181366400                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29809.97                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              46759.97                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                     185.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       1.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                  185.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    1.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       1.87                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   1.85                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.22                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    30.87                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 322554                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3301                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.34                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  1371505.55                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  54667681231                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    5606357400                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    3530691566                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          2818584518.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          2847098419.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          2796956870.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          2908593878.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0            1901426064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1          1920661632.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2            1886835984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3            1962146664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         17249299891.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         17422249228.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         17059003852.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         17694501427.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        750095769.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        738255098.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        742740295.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        778207564.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      601226182028.159912                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      601566598486.079956                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      601406639121.599976                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      602453031405.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0      6430295268480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1      6429996657552.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2      6430136972784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      6429219084816                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        9051968930192.640625                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        9052219593858.242188                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        9051757222349.759766                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        9052743639196.800781                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          78.060160                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          78.062322                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          78.058335                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          78.066841                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker       684032                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst        18944                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data      3324672                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker       663040                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data      3303168                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker       668672                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data      3289856                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker       656896                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data      3258880                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total         15884800                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst        18944                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        35328                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       125952                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        125952                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker         2672                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           74                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data        12987                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker         2590                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data        12903                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker         2612                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data        12851                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker         2566                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data        12730                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             62050                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          492                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              492                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker     10720702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst       296906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     52106946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker     10391699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        40122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     51769918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker     10479968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst       152465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data     51561281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker     10295405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        36110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data     51075800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        28086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data         4012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total           248959420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst       296906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        40122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst       152465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        36110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        28086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         553689                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       1974022                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            1974022                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       1974022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker     10720702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst       296906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     52106946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker     10391699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        40122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     51769918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker     10479968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst       152465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data     51561281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker     10295405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        36110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data     51075800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        28086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data         4012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total          250933441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     62050                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      492                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  496400                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   3936                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM             15883552                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                  1248                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                126208                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys              15884800                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             125952                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                   39                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0           61328                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1           60440                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2           61128                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3           65144                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4           62760                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5           62792                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6           60664                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7           62105                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             360                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             464                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             464                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             472                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             416                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             632                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             400                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             736                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 63965801000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              496400                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               3936                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 59411                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 59616                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 59769                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 59894                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 60012                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 60170                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 60359                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 60498                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                  2585                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                  2382                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                 2234                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                 2111                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                 1993                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                 1839                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                 1653                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                 1516                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                   43                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                   41                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                   36                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                   34                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                   34                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                   31                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                   28                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                   26                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  151                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  154                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  156                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  156                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  158                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  159                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  160                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  160                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  170                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  169                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  169                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  169                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  169                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  169                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  169                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  169                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  169                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  169                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  167                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  167                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  165                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  164                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  163                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  163                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        63278                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   253.006732                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   250.405556                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    22.655592                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          362      0.57%      0.57% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95          221      0.35%      0.92% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127          145      0.23%      1.15% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159           26      0.04%      1.19% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191          144      0.23%      1.42% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223          221      0.35%      1.77% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          356      0.56%      2.33% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        61803     97.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        63278                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          169                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean  2943.390533                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean  1640.544209                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev  2836.220072                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-255           22     13.02%     13.02% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-511           13      7.69%     20.71% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-767            5      2.96%     23.67% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-1023            6      3.55%     27.22% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1279           11      6.51%     33.73% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1535            8      4.73%     38.46% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-1791            7      4.14%     42.60% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1792-2047            7      4.14%     46.75% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2048-2303           11      6.51%     53.25% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2304-2559            6      3.55%     56.80% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2560-2815            9      5.33%     62.13% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2816-3071            2      1.18%     63.31% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3072-3327            5      2.96%     66.27% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3328-3583            5      2.96%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3584-3839            7      4.14%     73.37% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3840-4095            5      2.96%     76.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::4096-4351            4      2.37%     78.70% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::4352-4607            1      0.59%     79.29% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::4864-5119            3      1.78%     81.07% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::5120-5375            3      1.78%     82.84% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::5376-5631            1      0.59%     83.43% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::5632-5887            3      1.78%     85.21% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::5888-6143            5      2.96%     88.17% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::6144-6399            1      0.59%     88.76% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::6656-6911            2      1.18%     89.94% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::6912-7167            1      0.59%     90.53% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::7168-7423            1      0.59%     91.12% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::7680-7935            1      0.59%     91.72% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::7936-8191            2      1.18%     92.90% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8192-8447            2      1.18%     94.08% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8448-8703            1      0.59%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8704-8959            1      0.59%     95.27% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8960-9215            2      1.18%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::9728-9983            1      0.59%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::9984-10239            1      0.59%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::10240-10495            1      0.59%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::12032-12287            2      1.18%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::15616-15871            1      0.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          169                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          169                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.337278                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.215531                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     2.198180                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16             10      5.92%      5.92% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::18              2      1.18%      7.10% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::19              1      0.59%      7.69% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::20              4      2.37%     10.06% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::21              1      0.59%     10.65% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::22              2      1.18%     11.83% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::23              2      1.18%     13.02% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            144     85.21%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::25              2      1.18%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32              1      0.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          169                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                14871890526                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat           23285209476                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat               1588355200                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   29961.84                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              46911.84                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                     248.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       1.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                  248.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    1.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       2.51                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   2.49                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.29                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    30.88                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 433741                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  3286                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.49                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  1022765.52                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  53514688351                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    5606357400                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    4683608946                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0            3262218624                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          3381679929.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          3352110652.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          3311613849.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0            2200703040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1            2281292016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2            2261344488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3            2234025216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0          20181096000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         20925701222.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         20644993574.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         20409188966.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        739619112.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        739718231.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        769913994.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        738715438.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      604293314472                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      605298328585.920044                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      605342659884.479980                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      605131810044.479980                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0      6427604801424                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1      6426723210096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2      6426684322992.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3      6426869278992.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        9056009826114.240234                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        9057078003522.240234                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        9056783419027.201172                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        9056422705947.839844                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          78.095007                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          78.104219                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          78.101678                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          78.098568                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.dtb.walker       664576                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.inst        16384                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data      3288832                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.dtb.walker       640000                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data      3297280                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.dtb.walker       684544                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data      3307776                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.dtb.walker       686336                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data      3312128                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total         15921408                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst        16384                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        39680                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       131072                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        131072                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.dtb.walker         2596                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           64                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data        12847                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.dtb.walker         2500                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data        12880                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.dtb.walker         2674                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data        12921                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.dtb.walker         2681                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data        12938                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             62193                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          512                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              512                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.dtb.walker     10415772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.inst       256783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data     51545232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.dtb.walker     10030597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst       112343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     51677636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.dtb.walker     10728727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst       152465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data     51842138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.dtb.walker     10756812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        88269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data     51910346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        12037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data         4012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total           249533170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst       256783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst       112343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst       152465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        88269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        12037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         621897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       2054266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            2054266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       2054266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.dtb.walker     10415772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst       256783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data     51545232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.dtb.walker     10030597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst       112343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     51677636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.dtb.walker     10728727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst       152465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data     51842138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.dtb.walker     10756812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        88269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data     51910346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        12037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data         4012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total          251587436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     62193                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      512                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  497544                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   4096                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM             15920416                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                   992                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                130848                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys              15921408                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             131072                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                   31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0           58696                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1           58168                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2           61408                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3           60272                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4           63841                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5           68120                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6           61504                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7           65504                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             440                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             440                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             697                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             456                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             417                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             608                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             375                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             656                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 63969350000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              497544                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               4096                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 59418                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 59634                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 59761                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 59919                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 60043                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 60201                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 60343                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 60486                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                  2715                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                  2499                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                 2380                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                 2226                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                 2106                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                 1949                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                 1811                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                 1673                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                   51                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                   50                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                   42                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                   40                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                   36                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                   35                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                   32                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                   27                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  161                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  161                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  161                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  163                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  165                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  165                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  168                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  170                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  175                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  175                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  175                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  175                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  175                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  175                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  175                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  175                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  175                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  175                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  175                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  173                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  171                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  171                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  168                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  166                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        63445                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   252.994940                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   250.359737                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    22.741435                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          374      0.59%      0.59% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95          217      0.34%      0.93% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127          143      0.23%      1.16% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159           22      0.03%      1.19% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191          144      0.23%      1.42% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223          219      0.35%      1.76% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          365      0.58%      2.34% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        61961     97.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        63445                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          175                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean  2873.468571                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean  1543.645315                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev  2689.639885                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-255           23     13.14%     13.14% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-511           18     10.29%     23.43% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-767            3      1.71%     25.14% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-1023           11      6.29%     31.43% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1279            6      3.43%     34.86% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1535            7      4.00%     38.86% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1791            8      4.57%     43.43% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1792-2047            6      3.43%     46.86% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2048-2303            8      4.57%     51.43% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2304-2559            7      4.00%     55.43% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2560-2815            5      2.86%     58.29% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2816-3071            7      4.00%     62.29% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3072-3327            7      4.00%     66.29% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3328-3583            6      3.43%     69.71% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3584-3839            4      2.29%     72.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3840-4095            4      2.29%     74.29% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::4096-4351            3      1.71%     76.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::4352-4607            5      2.86%     78.86% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::4608-4863            3      1.71%     80.57% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::4864-5119            3      1.71%     82.29% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::5120-5375            2      1.14%     83.43% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::5376-5631            2      1.14%     84.57% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::5632-5887            2      1.14%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::5888-6143            4      2.29%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::6144-6399            2      1.14%     89.14% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::6400-6655            2      1.14%     90.29% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::6656-6911            1      0.57%     90.86% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::6912-7167            1      0.57%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::7168-7423            3      1.71%     93.14% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::7936-8191            1      0.57%     93.71% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8192-8447            4      2.29%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8704-8959            1      0.57%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8960-9215            1      0.57%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::9472-9727            1      0.57%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::9728-9983            1      0.57%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::10240-10495            1      0.57%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::12032-12287            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::14080-14335            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          175                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          175                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.365714                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.275787                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.879402                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              5      2.86%      2.86% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17              2      1.14%      4.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18              3      1.71%      5.71% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19              3      1.71%      7.43% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::20              4      2.29%      9.71% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21              1      0.57%     10.29% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::22              2      1.14%     11.43% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              2      1.14%     12.57% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            152     86.86%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::25              1      0.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          175                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                14949305446                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat           23382150796                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat               1592041600                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   30048.07                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              46998.07                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                     249.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       2.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                  249.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    2.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       2.52                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   2.50                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.29                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    30.38                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 434758                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  3399                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.13                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  1020163.46                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  53498841546                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    5606357400                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    4699455751                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          3127911292.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          3285721756.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          3565339545.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3            3388815360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0          2110098888.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1            2216558328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2            2405189376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3            2286105600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         19294258214.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         20230165862.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         22012183564.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         20895482150.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        738544158.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        775544232.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        782377989.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        741333150.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      603359539943.040039                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      604720042810.559937                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      606871721692.799927                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      605679846603.839966                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0      6428423901888                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1      6427230478320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2      6425343040704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3      6426388545168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        9054782327826.240234                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        9056186584752                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        9058707926313.599609                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        9057108201474.240234                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          78.084422                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          78.096531                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          78.118274                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          78.104479                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           16                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           16                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           16                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           16                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data      2957312                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data      2948096                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data      2934784                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data      2994688                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total         11875328                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        34048                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       161792                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        161792                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data        11552                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data        11516                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data        11464                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data        11698                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             46388                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          632                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              632                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker        24073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst       168514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     46349383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker        24073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        60184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     46204942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker        20061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst       172526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data     45996306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker        24073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst       116355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data     46935170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        16049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data         8024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total           186119735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst       168514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        60184                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst       172526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst       116355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        16049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         533628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       2535735                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            2535735                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       2535735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker        24073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst       168514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     46349383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker        24073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        60184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     46204942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker        20061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst       172526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data     45996306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker        24073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst       116355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data     46935170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        16049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data         8024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total          188655470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     46388                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      632                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  371104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   5056                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM             11867776                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                  7552                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                161312                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys              11875328                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             161792                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  236                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                  15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0           44473                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1           44869                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2           49552                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3           47737                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4           45659                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5           47832                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6           45442                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7           45304                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             688                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             567                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             536                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             808                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             842                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             376                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             712                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             512                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 63990425000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              371104                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               5056                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 44873                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 44983                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 45062                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 45149                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 45203                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 45274                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 45367                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 45450                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                  1465                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                  1350                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                 1272                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                 1187                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                 1134                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                 1063                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                  974                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                  891                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   27                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   22                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   20                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   19                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   19                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   18                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  203                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  204                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  204                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  206                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  209                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  209                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  210                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  211                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  213                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  213                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  213                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  213                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  213                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  213                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  213                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  213                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  213                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  213                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  213                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  211                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  208                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  208                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  207                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  206                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        47650                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   252.446758                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   249.227811                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    24.890957                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          367      0.77%      0.77% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95          169      0.35%      1.12% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127          124      0.26%      1.39% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159            7      0.01%      1.40% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191          123      0.26%      1.66% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223          170      0.36%      2.01% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          351      0.74%      2.75% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        46339     97.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        47650                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          213                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean  1723.741784                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean  1073.952564                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev  1562.857185                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-255           31     14.55%     14.55% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-511           20      9.39%     23.94% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-767           11      5.16%     29.11% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-1023           27     12.68%     41.78% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1279           15      7.04%     48.83% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1280-1535           15      7.04%     55.87% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-1791           17      7.98%     63.85% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1792-2047           10      4.69%     68.54% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2048-2303            6      2.82%     71.36% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2304-2559            9      4.23%     75.59% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2560-2815           13      6.10%     81.69% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2816-3071            3      1.41%     83.10% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3072-3327            6      2.82%     85.92% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3328-3583            6      2.82%     88.73% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3584-3839            7      3.29%     92.02% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3840-4095            5      2.35%     94.37% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::4096-4351            1      0.47%     94.84% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::4352-4607            1      0.47%     95.31% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::4608-4863            1      0.47%     95.77% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::4864-5119            3      1.41%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::5888-6143            1      0.47%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::6912-7167            1      0.47%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::7680-7935            2      0.94%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::7936-8191            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8448-8703            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          213                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          213                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.666667                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.615363                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     1.413101                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              4      1.88%      1.88% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              1      0.47%      2.35% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18              1      0.47%      2.82% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              1      0.47%      3.29% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::20              4      1.88%      5.16% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              1      0.47%      5.63% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22              1      0.47%      6.10% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              2      0.94%      7.04% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            196     92.02%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::25              2      0.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          213                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                11077062548                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat           17363275148                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat               1186777600                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29867.94                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46817.94                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                     186.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       2.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                  186.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    2.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       1.89                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   1.86                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.20                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    30.71                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 324069                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  4190                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.12                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  1360919.29                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  54635488474                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    5606357400                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    3562808823                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          2788296134.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          2923054041.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          2851615065.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3            2870247744                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0            1880993424                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1            1971901536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2            1923708576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3            1936278240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         17068438732.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         17869648742.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         17387896281.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         17307896486.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        742703800.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        768904151.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        761264179.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        855865958.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      601004212153.920044                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      602171501273.280029                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      601814364243.839966                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      602403669040.320068                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0      6430489978896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1      6429466041072.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2      6429779319168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3      6429262385136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        9051702696582.720703                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        9052899124257.601562                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        9052246240955.519531                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        9052364416046.400391                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          78.057864                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          78.068182                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          78.062552                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          78.063571                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker       662784                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst        13056                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data      3260928                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.dtb.walker       664576                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data      3262976                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.dtb.walker       667904                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data      3212288                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.dtb.walker       668160                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data      3209472                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total         15649024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst        13056                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        38656                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       161024                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        161024                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker         2589                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data        12738                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.dtb.walker         2596                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data        12746                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.dtb.walker         2609                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data        12548                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.dtb.walker         2610                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data        12537                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             61129                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          629                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              629                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker     10387686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst       204624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     51107898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.dtb.walker     10415772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst       128392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     51139996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.dtb.walker     10467931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.itb.walker         4012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst       172526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data     50345573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.dtb.walker     10471943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        84257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data     50301438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        16049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data        16049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total           245264148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       204624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst       128392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst       172526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        84257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        16049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         605848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       2523698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            2523698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       2523698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker     10387686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       204624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     51107898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.dtb.walker     10415772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst       128392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     51139996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.dtb.walker     10467931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.itb.walker         4012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst       172526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data     50345573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.dtb.walker     10471943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        84257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data     50301438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        16049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data        16049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total          247787846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     61129                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      629                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  489032                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   5032                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM             15637184                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                 11840                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                161056                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys              15649024                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             161024                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  370                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0           60553                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1           58091                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2           56704                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3           64784                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4           65344                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5           58595                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6           61112                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7           63479                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             704                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             615                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             560                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             504                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             416                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             656                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             368                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            1210                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 63963672000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              489032                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               5032                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 58468                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 58660                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 58802                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 58949                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 59061                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 59183                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 59350                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 59500                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                  2587                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                  2391                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                 2251                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                 2107                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                 1997                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                 1877                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                 1713                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                 1564                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                   39                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                   29                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                   27                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                   24                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                   22                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                   20                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                   17                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                   17                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  200                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  201                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  202                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  203                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  203                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  204                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  204                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  206                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  213                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  213                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  213                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  213                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  213                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  213                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  213                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  213                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  214                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  214                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  213                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  212                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  212                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  211                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  211                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  209                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        62507                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   252.743533                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   249.816815                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    23.799175                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          427      0.68%      0.68% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95          219      0.35%      1.03% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127          145      0.23%      1.27% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           12      0.02%      1.28% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191          145      0.23%      1.52% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223          221      0.35%      1.87% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          408      0.65%      2.52% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        60930     97.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        62507                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          214                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean  2282.981308                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean  1479.279277                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev  1813.893071                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-255           22     10.28%     10.28% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-511           14      6.54%     16.82% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-767            7      3.27%     20.09% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-1023           24     11.21%     31.31% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1279           13      6.07%     37.38% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1535            8      3.74%     41.12% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1791           11      5.14%     46.26% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1792-2047            9      4.21%     50.47% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2048-2303           13      6.07%     56.54% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2304-2559           14      6.54%     63.08% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2560-2815           15      7.01%     70.09% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2816-3071            6      2.80%     72.90% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3072-3327            7      3.27%     76.17% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3328-3583            9      4.21%     80.37% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3584-3839            5      2.34%     82.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3840-4095            6      2.80%     85.51% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::4096-4351            2      0.93%     86.45% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::4352-4607            7      3.27%     89.72% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::4608-4863            1      0.47%     90.19% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::4864-5119            1      0.47%     90.65% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::5120-5375            4      1.87%     92.52% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::5376-5631            3      1.40%     93.93% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::5632-5887            1      0.47%     94.39% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::5888-6143            1      0.47%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::6144-6399            3      1.40%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::6400-6655            2      0.93%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::6656-6911            1      0.47%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::6912-7167            2      0.93%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::7680-7935            1      0.47%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::7936-8191            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8960-9215            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          214                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          214                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.518692                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.436067                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.778095                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              8      3.74%      3.74% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::17              2      0.93%      4.67% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18              1      0.47%      5.14% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              2      0.93%      6.07% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              2      0.93%      7.01% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::22              1      0.47%      7.48% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::23              3      1.40%      8.88% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            193     90.19%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::25              2      0.93%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          214                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                14646550361                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat           22929371261                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat               1563718400                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   29972.76                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              46922.76                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                     245.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       2.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                  245.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    2.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       2.48                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   2.45                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.26                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    30.79                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 426997                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  4191                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.40                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  1035714.76                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  53563114294                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    5606357400                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    4635183003                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          3207969878.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          3350472854.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2            3345662880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          3371480582.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0            2164106664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1            2260239624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2            2256994800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3            2274411504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         19753712908.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         20712583756.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         20641354406.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3          20782205184                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        779398225.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        738785940.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        741182607.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        743693322.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      603991575751.680054                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      605096410308.479980                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      605241148265.280029                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      605573158089.599976                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      6427869484512.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1      6426900331392.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      6426773368272.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      6426482131584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        9055494321382.080078                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        9056786897317.441406                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        9056727784672.320312                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        9056955153707.519531                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          78.090562                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          78.101708                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          78.101199                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          78.103159                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst        13568                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data      2982400                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data      3023616                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst        13312                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data      3004416                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data      2978816                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total         12033280                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst        13312                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        43776                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       132608                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        132608                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data        11650                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data        11811                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           52                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data        11736                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data        11636                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             47005                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          518                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              518                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       212649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     46742582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst       156477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     47388553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst       208636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data     47087635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        84257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data     46686411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        24073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data         4012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total           188595286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       212649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst       156477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst       208636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        84257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        24073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         686093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       2078340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            2078340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       2078340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       212649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     46742582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst       156477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     47388553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst       208636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data     47087635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        84257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data     46686411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        24073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data         4012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total          190673626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     47005                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      518                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  376040                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   4144                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM             12031520                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  1760                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                132128                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys              12033280                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             132608                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                   55                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                  15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0           46816                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1           46440                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2           48760                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3           45464                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4           47552                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5           47280                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6           48088                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7           45585                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             578                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             320                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             608                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             536                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             504                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             384                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             703                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             496                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 63961243000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              376040                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               4144                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 45417                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 45539                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 45625                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 45716                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 45795                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 45868                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 45954                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 46034                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                  1552                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                  1431                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                 1346                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                 1257                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                 1180                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                 1109                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                 1025                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                  947                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   29                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   27                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   26                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   24                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                   22                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                   20                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  163                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  164                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  164                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  165                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  166                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  168                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  169                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  169                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  176                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  176                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  176                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  176                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  176                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  176                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  176                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  176                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  176                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  176                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  176                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  175                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  174                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  172                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  171                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  171                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        48101                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   252.877237                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   250.123193                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    23.195121                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          306      0.64%      0.64% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95          147      0.31%      0.94% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127          128      0.27%      1.21% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159           12      0.02%      1.23% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191          129      0.27%      1.50% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223          148      0.31%      1.81% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          299      0.62%      2.43% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        46932     97.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        48101                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          176                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean  2135.687500                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean  1251.660415                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev  1963.954820                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-255           23     13.07%     13.07% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-511           17      9.66%     22.73% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-767           14      7.95%     30.68% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-1023           10      5.68%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1279            9      5.11%     41.48% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1535           10      5.68%     47.16% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1536-1791            8      4.55%     51.70% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1792-2047           10      5.68%     57.39% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2048-2303            7      3.98%     61.36% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2304-2559            8      4.55%     65.91% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2560-2815            6      3.41%     69.32% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2816-3071           11      6.25%     75.57% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3072-3327            7      3.98%     79.55% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3328-3583            4      2.27%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3584-3839            3      1.70%     83.52% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3840-4095            2      1.14%     84.66% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::4096-4351            4      2.27%     86.93% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::4352-4607            4      2.27%     89.20% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::4608-4863            5      2.84%     92.05% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::4864-5119            2      1.14%     93.18% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::5120-5375            2      1.14%     94.32% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::5632-5887            1      0.57%     94.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::5888-6143            1      0.57%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::6144-6399            1      0.57%     96.02% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::6400-6655            2      1.14%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::6656-6911            2      1.14%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::7168-7423            1      0.57%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::10240-10495            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::11776-12031            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          176                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          176                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.460227                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.375547                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.810638                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              7      3.98%      3.98% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18              1      0.57%      4.55% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19              3      1.70%      6.25% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::20              2      1.14%      7.39% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::21              3      1.70%      9.09% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22              1      0.57%      9.66% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              1      0.57%     10.23% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            156     88.64%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::25              2      1.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          176                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                11249149718                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat           17622095468                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat               1203152000                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   29919.14                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              46869.14                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                     188.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       2.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                  188.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    2.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       1.91                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   1.89                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.21                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    30.89                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 328579                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  3434                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  1345900.78                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  54603000103                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    5606357400                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    3595297194                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          2858268470.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1            2874435984                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2            2908368288                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          2945117145.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0            1928196984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1            1939103640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2            1961994480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3            1986785376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         17480016153.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         17608772313.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         17790892454.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3          17860959168                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        769104046.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        734475755.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        738692628.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        819739284.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      601543440982.079956                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      601765993350.719971                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      602158456627.199951                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      602808653620.799927                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0      6430016971152.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1      6429821749776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      6429477483744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3      6428907135504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        9052324071229.441406                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        9052472604261.119141                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        9052763961663.359375                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        9053056463540.160156                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          78.063223                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          78.064504                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          78.067016                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          78.069539                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst        15616                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data      3002112                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data      3003904                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data      2984704                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data      3022080                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total         12046080                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst        15616                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        32512                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       119040                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        119040                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data        11727                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data        11734                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data        11659                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data        11805                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             47055                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          465                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              465                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst       244747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     47051525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        32098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     47079610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst       156477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data     46778693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        56171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data     47364479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        20061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data        12037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total           188795898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst       244747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        32098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst       156477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        56171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        20061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         509554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       1865691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            1865691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       1865691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst       244747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     47051525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        32098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     47079610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst       156477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data     46778693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        56171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data     47364479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        20061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data        12037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total          190661589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     47055                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      465                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  376440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   3720                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM             12045088                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                   992                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                118528                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys              12046080                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             119040                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                   31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0           45920                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1           48056                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2           50456                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3           47600                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4           47328                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5           44104                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6           45841                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7           47104                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             432                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             472                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             472                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             376                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             456                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             416                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             624                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             456                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 63986601000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              376440                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               3720                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 45496                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 45616                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 45692                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 45785                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 45854                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 45942                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 46042                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 46121                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                  1535                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                  1417                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                 1343                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                 1250                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                 1182                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                 1096                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                  998                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                  920                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                   21                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                   18                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                   16                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                   16                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                   15                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                   13                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                   11                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                   10                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  154                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  154                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  154                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  154                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  154                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  154                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  154                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  154                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  156                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  156                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  156                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  156                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  156                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  156                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  156                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  156                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  155                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  155                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  155                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  155                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  155                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  155                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  155                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  155                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        48086                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   252.955455                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   250.211955                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    23.004138                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          316      0.66%      0.66% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95          131      0.27%      0.93% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127          123      0.26%      1.19% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            4      0.01%      1.19% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191          123      0.26%      1.45% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223          131      0.27%      1.72% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          315      0.66%      2.38% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        46943     97.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        48086                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          155                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean  2416.677419                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean  1480.349400                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev  1922.975741                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-255           18     11.61%     11.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-511           14      9.03%     20.65% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-767            3      1.94%     22.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-1023           12      7.74%     30.32% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1279            5      3.23%     33.55% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1535            7      4.52%     38.06% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1791            8      5.16%     43.23% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1792-2047           10      6.45%     49.68% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2048-2303            5      3.23%     52.90% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2304-2559            3      1.94%     54.84% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2560-2815           11      7.10%     61.94% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2816-3071            8      5.16%     67.10% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3072-3327            7      4.52%     71.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3328-3583            7      4.52%     76.13% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3584-3839            3      1.94%     78.06% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3840-4095            8      5.16%     83.23% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::4096-4351            4      2.58%     85.81% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::4352-4607            3      1.94%     87.74% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::4608-4863            1      0.65%     88.39% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::4864-5119            4      2.58%     90.97% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::5120-5375            1      0.65%     91.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::5376-5631            1      0.65%     92.26% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::5888-6143            4      2.58%     94.84% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::6144-6399            1      0.65%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::6400-6655            1      0.65%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::6656-6911            1      0.65%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::6912-7167            2      1.29%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::7168-7423            1      0.65%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8192-8447            1      0.65%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8448-8703            1      0.65%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          155                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          155                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.896774                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.874765                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     0.905784                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              2      1.29%      1.29% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            153     98.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          155                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                11160570690                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat           17540703240                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat               1204508800                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29650.12                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46600.12                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                     188.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       1.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                  188.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    1.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       1.91                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   1.89                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.21                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.23                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 328941                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  3086                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              82.96                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  1346519.38                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  54610016222                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    5606357400                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    3588281075                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          2815073049.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          2904258067.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          2816975145.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          2916225244.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0            1899057216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1          1959221712.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2            1900340376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3            1967294808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         17246485900.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1          17804240064                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         17186305843.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         17739484838.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0           738367488                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        734183792.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        741612257.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        779892986.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      601184692941.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      601954616638.079956                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      601534069799.040039                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      602497907331.839966                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0      6430331662416                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1      6429656290752.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2      6430025191488                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3      6429179719968                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        9051943412452.800781                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        9052740884467.201172                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        9051932568350.400391                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        9052808598619.199219                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          78.059940                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          78.066817                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          78.059847                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          78.067401                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst        16128                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data      2918400                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data      3008256                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data      3008512                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data      2972928                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total         11947264                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst        16128                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        38656                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       114176                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        114176                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           63                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data        11400                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data        11751                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data        11752                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data        11613                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             46669                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          446                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              446                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst       252771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     45739523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst        72220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     47147819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst       188575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data     47151831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst        76233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data     46594130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        16049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data         8024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total           187247174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst       252771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst        72220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst       188575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst        76233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        16049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         605848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       1789459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            1789459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       1789459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst       252771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     45739523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst        72220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     47147819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst       188575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data     47151831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst        76233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data     46594130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        16049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data         8024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total          189036633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     46669                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      446                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  373352                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   3568                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM             11945728                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  1536                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                113664                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys              11947264                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             114176                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                   48                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0           46232                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1           46896                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2           49744                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3           46128                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4           48016                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5           47408                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6           44336                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7           44544                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             456                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             375                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             472                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             400                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             552                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             440                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             305                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             552                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 63968853000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              373352                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               3568                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 45181                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 45297                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 45387                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 45483                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 45534                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 45609                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 45695                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 45786                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                  1461                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                  1348                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                 1263                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                 1168                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                 1117                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                 1042                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                  956                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                  867                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                   21                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                   18                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                   13                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                   12                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                   12                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                   12                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                   12                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                   10                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  146                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  147                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  147                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  147                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  147                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  147                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  147                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  148                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  150                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  150                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  150                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  150                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  150                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  150                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  150                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  150                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  149                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  149                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  149                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  149                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  149                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  149                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  149                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  148                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        47697                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   252.833344                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   250.055674                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    23.337803                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          299      0.63%      0.63% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95          165      0.35%      0.97% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127          123      0.26%      1.23% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159            6      0.01%      1.24% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191          124      0.26%      1.50% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223          166      0.35%      1.85% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          294      0.62%      2.47% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        46520     97.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        47697                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          149                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean  2489.718121                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean  1507.876030                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev  2272.546863                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-255           16     10.74%     10.74% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-511           13      8.72%     19.46% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-767            7      4.70%     24.16% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-1023            9      6.04%     30.20% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1279            9      6.04%     36.24% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1535            4      2.68%     38.93% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1791           10      6.71%     45.64% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1792-2047            7      4.70%     50.34% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2048-2303           11      7.38%     57.72% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2304-2559            8      5.37%     63.09% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2560-2815            6      4.03%     67.11% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2816-3071            8      5.37%     72.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3072-3327            3      2.01%     74.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3328-3583            5      3.36%     77.85% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3584-3839            7      4.70%     82.55% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3840-4095            2      1.34%     83.89% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::4096-4351            1      0.67%     84.56% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::4352-4607            1      0.67%     85.23% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::4608-4863            2      1.34%     86.58% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::4864-5119            3      2.01%     88.59% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::5120-5375            4      2.68%     91.28% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::5376-5631            1      0.67%     91.95% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::6144-6399            1      0.67%     92.62% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::6400-6655            1      0.67%     93.29% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::6656-6911            1      0.67%     93.96% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::7168-7423            1      0.67%     94.63% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::7680-7935            2      1.34%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8448-8703            1      0.67%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8960-9215            1      0.67%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::9472-9727            1      0.67%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::9728-9983            1      0.67%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::9984-10239            1      0.67%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::10752-11007            1      0.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          149                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          149                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.838926                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.807477                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.090915                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              2      1.34%      1.34% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::17              1      0.67%      2.01% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              2      1.34%      3.36% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            143     95.97%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::25              1      0.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          149                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                11120924280                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat           17448427080                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat               1194572800                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   29790.53                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              46740.53                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                     187.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       1.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                  187.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    1.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       1.89                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   1.87                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.21                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.47                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 326204                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  2955                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              82.82                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  1357717.35                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  54635328934                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    5606357400                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    3562968363                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          2849051923.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          2906936726.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          2857913452.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          2803250419.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0          1921979472.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1            1961028744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2            1927957488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3          1891081632.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         17469664243.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1          17753800896                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         17452832716.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         16996577395.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        737375477.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        775211212.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        742564454.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        780337566.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      1997728073441.280029                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      601411311334.079956                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      602069500785.599976                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      601832697742.079956                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      601731862571.520020                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0      6430132874352.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1      6429555515184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2      6429763237152.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3      6429851689056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        9052250330243.521484                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        9052750066990.080078                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        9052305276447.361328                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        9051782872081.919922                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          78.062587                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          78.066896                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          78.063061                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          78.058556                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              866087                       # Transaction distribution
system.membus.trans_dist::ReadResp             866087                       # Transaction distribution
system.membus.trans_dist::WriteReq                 66                       # Transaction distribution
system.membus.trans_dist::WriteResp                66                       # Transaction distribution
system.membus.trans_dist::Writeback              8322                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              252                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            202                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              39                       # Transaction distribution
system.membus.trans_dist::ReadExReq               732                       # Transaction distribution
system.membus.trans_dist::ReadExResp              725                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      1742208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1742578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1742578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          740                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave    224003585                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    224004325                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               224004325                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    433043500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp  14288575500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        66000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        33000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    137313000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq       126000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq       101000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp        19500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq       366000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     11962500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         8202                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp       164092                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           12                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            3                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback           98                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp            1                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           25                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp          127                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq     11138369                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp   1428703488                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        15499                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback        20967                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp         6500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq         2000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp      1131500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          8337                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                       164223                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime            11161336                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime         1429856987                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                              422                       # Total snoops (count)
system.membus.snoop_fanout::samples            875475                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  875475    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              875475                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              125000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 185                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           570679500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              875054                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy        14300590500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             22.4                       # Layer utilization (%)
system.membus.respLayer3.succeeded             866917                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             865967                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            865967                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback             8322                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq              36                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp             39                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq              725                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp             725                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port        23389                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port        23277                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port        23073                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port        23316                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port        23621                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port        23568                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port        23317                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port        23674                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port        31720                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port        31653                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port        31001                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port        31090                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port        30502                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port        30062                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port        31087                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port        31070                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       435420                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port        23496                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port        23283                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port        23792                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port        23777                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port        22902                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port        23585                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port        23645                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port        23428                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port        31385                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port        31111                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port        30519                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port        31701                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port        30218                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port        30053                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port        31483                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port        31046                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       435425                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port        23541                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port        22927                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port        23402                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port        23500                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port        23474                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port        23604                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port        23751                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port        23972                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port        31568                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port        30331                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port        30890                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port        31316                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port        30543                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port        30066                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port        31314                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port        31239                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       435438                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port        22988                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port        23321                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port        23413                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port        23986                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port        23795                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port        23636                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port        23021                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port        23464                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port        31851                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port        31375                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port        30479                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port        31449                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port        30421                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port        30052                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port        31014                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port        31237                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       435503                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total               1741786                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      3013888                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      2994944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      2973184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      2998272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      3037952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      3030784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      3000320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      3046912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      4077312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      4067072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      3990784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      3995648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      3921664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      3864320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      3995392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      3992064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     56000512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      3027968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      2998528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      3062016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      3058688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      2944512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      3032832                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      3044608                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      3015424                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      4035072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      3999488                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      3926784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      4073216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      3883520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      3862016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      4047104                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      3988992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     56000768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      3034880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      2948352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      3009024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      3023616                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      3018496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      3038208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      3055616                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      3083776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      4055296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      3901952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      3972352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      4023552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      3927040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      3866624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      4025344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      4017152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     56001280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      2960384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      3001088                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      3013888                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      3084544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      3060480                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      3041792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      2964224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      3019776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      4092160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      4030464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      3920128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      4039936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      3908352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      3866624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      3984640                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      4012544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     56001025                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total              224003585                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq   1212029400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   8533153609                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback     78225200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq        50400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq         4200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp        54561                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq       994600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp      7090623                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          811                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp           13                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            4                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           51                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       551400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp        83448                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         1600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        32400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          866                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                          13                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             585400                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime             83448                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           70868200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              47023                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           69266400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              46652                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           70116400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              47102                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           70238000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              47522                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           69522600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              47119                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           70331200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              47442                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           70163400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              47129                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           70663200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              47528                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           93041800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              63521                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy           91744800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded              62502                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          91464200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded             61759                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          92057000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             63019                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          89618000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             61098                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          88890800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             60390                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          91846600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             62705                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          91471200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             62542                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy        2134748951                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             3.3                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            216657                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy        2134918911                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             3.3                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            216662                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy        2135041170                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             3.3                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            216674                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy        2135591261                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             3.3                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            216739                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.iocache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       865967                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       865967                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback         8322                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq           36                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq            3                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp           39                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq          725                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp          725                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       435420                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       435425                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       435438                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       435503                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total      1741786                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     56000512                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     56000768                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     56001280                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     56001025                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total    224003585                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    692773600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   3463868000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     33288000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq        28800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq         2400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp        31200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq       580000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      2900000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp        49125                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           30                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp    175052200                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp       107300                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                 49155                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime    175159500                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    181749600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.3                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       218763                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    181736800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.3                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       218763                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    181699200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.3                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       218764                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    181488100                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.3                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       218764                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   3466800000                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          5.4                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       866732                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            3685944                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3685944                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                66                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               66                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            15249                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             291                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           231                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            522                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2469                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2469                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         5084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       597318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1249238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       594397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side      1249518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         3332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       592230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side           36                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side      1243470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       593184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side      1247544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side           43                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side           37                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side           51                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7382416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       650752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     76626836                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side           40                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side      2498468                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       353024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     76202892                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side      2499032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       426496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     75929744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side           72                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side      2486928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       342784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     76040068                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side           68                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side      2495040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side          804                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side         1536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side          292                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side         1572                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       115456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        47685                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           20                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              316720633                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1846938942                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  40876121287                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        66998                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        33000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback    495592999                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq       145999                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq       115500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp        53500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq          500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq      1245478                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp     75665987                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq        63107                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp        35142                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq            7                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback          458                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq           12                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq           11                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           13                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq           85                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp           10                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    307307708                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp    165191731                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq        29499                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback      1703498                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq       125000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq       278500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp       202500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq       468997                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp        81000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                        63685                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                       35165                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          309913202                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime         165475231                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                           10837                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3704065                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               3704065    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3704065                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2344107416                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            3704251                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          82732605                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              2542                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        9676978719                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            15.2                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            297932                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.occupancy             10000                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.succeeded                10                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy         626615390                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded            624621                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          44878789                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              1379                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        9637244259                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            15.1                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            296667                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         626796821                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            624760                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         54269642                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             1666                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       9602919282                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           15.1                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           295576                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.occupancy            18000                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.succeeded               18                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy        623713430                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded           621738                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         43641146                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             1339                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy       9620328744                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           15.1                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           296107                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.occupancy            17000                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.succeeded               17                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        625762947                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           623784                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy            65000                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded                2                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy           561500                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded               30                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy           195998                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded                6                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy           464499                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded               27                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy            65000                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded                2                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy           692999                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded               36                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         14661991                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              451                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy          7028999                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              287                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             5000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                5                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         6380                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         6380    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         6380                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         6380                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         6380    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         6380                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         6380                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         6380    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         6380                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         6380                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         6380    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         6380                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         6380                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             6380    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         6380                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         6380                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            6380    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         6380                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    866706                       # number of replacements
system.l2.tags.tagsinuse                 16380.648993                       # Cycle average of tags in use
system.l2.tags.total_refs                     5720526                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    866706                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.600307                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      113.730353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker   848.277259                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    20.977339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  3268.967262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker   833.845922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst     8.366673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  3297.378522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker   740.957868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.itb.walker     0.006226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    11.436504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data  3171.028775                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker   733.653251                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst     4.894069                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  3172.038706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data     0.000107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data     0.000106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker    79.703830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst     7.215822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data    68.170399                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.006942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.051775                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.001280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.199522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.050894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.000511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.201256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.045224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.000698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.193544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.044779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.000299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.193606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.004865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.000440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.004161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999795                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023          3183                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         13168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2          861                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3         1862                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          439                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8459                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3958                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          303                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.194275                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.803711                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  30415277                       # Number of tag accesses
system.l2.tags.data_accesses                 30415277                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker       603516                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.itb.walker           10                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         1330                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        99294                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       603877                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst          817                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        98035                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker       600684                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.itb.walker           17                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst          664                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        97913                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       602825                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.itb.walker           17                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst          778                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        97925                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst            5                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data            4                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          371                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data           79                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2808170                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            15249                       # number of Writeback hits
system.l2.Writeback_hits::total                 15249                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data           14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   40                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 29                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          640                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          338                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          268                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          345                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu6.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1602                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker       603516                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.itb.walker           10                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          1330                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         99934                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       603877                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst           817                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         98373                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker       600684                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.itb.walker           17                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst           664                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         98181                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       602825                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.itb.walker           17                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst           778                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         98270                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst             2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data             2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst             5                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data             1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst             2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data             5                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           371                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data            89                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2809772                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker       603516                       # number of overall hits
system.l2.overall_hits::system.cpu0.itb.walker           10                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         1330                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        99934                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       603877                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst          817                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        98373                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker       600684                       # number of overall hits
system.l2.overall_hits::system.cpu2.itb.walker           17                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst          664                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        98181                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       602825                       # number of overall hits
system.l2.overall_hits::system.cpu3.itb.walker           17                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst          778                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        98270                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst            2                       # number of overall hits
system.l2.overall_hits::system.cpu4.data            2                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst            5                       # number of overall hits
system.l2.overall_hits::system.cpu5.data            1                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst            2                       # number of overall hits
system.l2.overall_hits::system.cpu6.data            5                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            2                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          371                       # number of overall hits
system.l2.overall_hits::system.cpu7.data           89                       # number of overall hits
system.l2.overall_hits::total                 2809772                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker        21101                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst         1212                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data       195002                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker        20881                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          562                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data       195536                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker        21048                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst         1002                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data       194513                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker        20935                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          561                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data       194914                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.data            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst           80                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           20                       # number of ReadReq misses
system.l2.ReadReq_misses::total                867374                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 35                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          208                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          157                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          194                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          163                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 726                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker        21101                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst         1212                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data       195210                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker        20881                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          562                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data       195693                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker        21048                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst         1002                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data       194707                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker        20935                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          561                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data       195077                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst           80                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           24                       # number of demand (read+write) misses
system.l2.demand_misses::total                 868100                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker        21101                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst         1212                       # number of overall misses
system.l2.overall_misses::system.cpu0.data       195210                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker        20881                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          562                       # number of overall misses
system.l2.overall_misses::system.cpu1.data       195693                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker        21048                       # number of overall misses
system.l2.overall_misses::system.cpu2.itb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst         1002                       # number of overall misses
system.l2.overall_misses::system.cpu2.data       194707                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker        20935                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          561                       # number of overall misses
system.l2.overall_misses::system.cpu3.data       195077                       # number of overall misses
system.l2.overall_misses::system.cpu4.data            1                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst            1                       # number of overall misses
system.l2.overall_misses::system.cpu6.data            1                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            3                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst           80                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           24                       # number of overall misses
system.l2.overall_misses::total                868100                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker   2798203381                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst    155849000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data  25781977484                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker   2772629872                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     70898000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data  25832333979                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker   2792579869                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.itb.walker       124500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst    127264500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data  25700926987                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker   2776739897                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     70489500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data  25754083488                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data       124500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.data       158000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       373000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     10284500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      2664500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    114647828957                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data        65000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data       130500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       392000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data        65500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        65500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     28434500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     20872999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     26723000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     22427500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       460500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      98918499                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker   2798203381                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst    155849000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data  25810411984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker   2772629872                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     70898000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data  25853206978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker   2792579869                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.itb.walker       124500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst    127264500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data  25727649987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker   2776739897                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     70489500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data  25776510988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data       124500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data       158000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       373000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     10284500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      3125000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     114746747456                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker   2798203381                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst    155849000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data  25810411984                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker   2772629872                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     70898000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data  25853206978                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker   2792579869                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.itb.walker       124500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst    127264500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data  25727649987                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker   2776739897                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     70489500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data  25776510988                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data       124500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data       158000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       373000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     10284500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      3125000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    114746747456                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker       624617                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.itb.walker           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         2542                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data       294296                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       624758                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         1379                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data       293571                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker       621732                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.itb.walker           18                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         1666                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data       292426                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       623760                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.itb.walker           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         1339                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data       292839                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data            3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data            5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          451                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data           99                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3675544                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        15249                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             15249                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               75                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          848                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          495                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          462                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          508                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2328                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker       624617                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.itb.walker           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         2542                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data       295144                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       624758                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         1379                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data       294066                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker       621732                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.itb.walker           18                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         1666                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data       292888                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       623760                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.itb.walker           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         1339                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data       293347                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          451                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          113                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3677872                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker       624617                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.itb.walker           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         2542                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data       295144                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       624758                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         1379                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data       294066                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker       621732                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.itb.walker           18                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         1666                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data       292888                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       623760                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.itb.walker           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         1339                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data       293347                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          451                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          113                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3677872                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.033782                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.476790                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.662605                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.033423                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.407542                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.666060                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.033854                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.itb.walker     0.055556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.601441                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.665170                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.033563                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.418969                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.665601                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.333333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.data     0.200000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.600000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.177384                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.202020                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.235985                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.277778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.222222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.454545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.444444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.888889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.466667                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.142857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.093750                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.245283                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.317172                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.419913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.320866                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.285714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.311856                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.033782                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.476790                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.661406                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.033423                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.407542                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.665473                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.033854                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.itb.walker     0.055556                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.601441                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.664783                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.033563                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.418969                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.665004                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.600000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.177384                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.212389                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.236033                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.033782                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.476790                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.661406                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.033423                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.407542                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.665473                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.033854                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.itb.walker     0.055556                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.601441                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.664783                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.033563                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.418969                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.665004                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.600000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.177384                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.212389                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.236033                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 132609.989147                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 128588.283828                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 132213.913109                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 132782.427662                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 126153.024911                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 132110.373430                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 132676.732659                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.itb.walker       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 127010.479042                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 132129.610808                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 132636.250155                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 125649.732620                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 132130.495952                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.data       158000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker 124333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 128556.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data       133225                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 132178.078841                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data        13100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data        16250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data        26100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data        65500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data  4093.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        11200                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data        32750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 21833.333333                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 136704.326923                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 132949.038217                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 137747.422680                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 137592.024540                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data       115125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 136251.376033                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 132609.989147                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 128588.283828                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 132218.697731                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 132782.427662                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 126153.024911                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 132111.046271                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 132676.732659                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.itb.walker       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 127010.479042                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 132135.208221                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 132636.250155                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 125649.732620                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 132135.059428                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data       158000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker 124333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 128556.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 130208.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 132181.485377                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 132609.989147                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 128588.283828                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 132218.697731                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 132782.427662                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 126153.024911                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 132111.046271                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 132676.732659                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.itb.walker       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 127010.479042                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 132135.208221                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 132636.250155                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 125649.732620                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 132135.059428                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data       158000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker 124333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 128556.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 130208.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 132181.485377                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8322                       # number of writebacks
system.l2.writebacks::total                      8322                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker           39                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          227                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data          124                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker           35                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          118                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data           83                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker           41                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          240                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data          135                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker           13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          239                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data          111                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               1407                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker           39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          227                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data          124                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker           35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          118                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data           83                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker           41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          240                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data          135                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          239                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data          111                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1407                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker           39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          227                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data          124                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker           35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          118                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data           83                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker           41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          240                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data          135                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          239                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data          111                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1407                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker        21062                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          985                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data       194878                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker        20846                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          444                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data       195453                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker        21007                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.itb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          762                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data       194378                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker        20922                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          322                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data       194803                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst           79                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           865967                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            35                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          208                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          157                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          194                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          163                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            726                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker        21062                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          985                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data       195086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker        20846                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          444                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data       195610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker        21007                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          762                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data       194572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker        20922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data       194966                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst           79                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            866693                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker        21062                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          985                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data       195086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker        20846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          444                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data       195610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker        21007                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          762                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data       194572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker        20922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data       194966                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst           79                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           866693                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker   2562108881                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst    120201500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data  23625250984                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker   2539016872                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     54145500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data  23673565479                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker   2556659369                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.itb.walker       113500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     92492000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data  23547582487                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker   2545399897                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     39314000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data  23598312488                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data       113500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.data       147000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       340000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst      9319500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      2444500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 104966527457                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data       272500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data       217500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data       271500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data       217000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data        54500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       876499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1909499                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data        54000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       108500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       162500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     26146500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     19145999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     24589000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     20634500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       416500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     90932499                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker   2562108881                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst    120201500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data  23651397484                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker   2539016872                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     54145500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data  23692711478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker   2556659369                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.itb.walker       113500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     92492000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data  23572171487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker   2545399897                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     39314000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data  23618946988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data       113500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data       147000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       340000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst      9319500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      2861000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 105057459956                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker   2562108881                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst    120201500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data  23651397484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker   2539016872                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     54145500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data  23692711478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker   2556659369                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.itb.walker       113500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     92492000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data  23572171487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker   2545399897                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     39314000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data  23618946988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data       113500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data       147000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       340000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst      9319500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      2861000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 105057459956                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       518000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       504500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       533500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       442500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data       100000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       100000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data       101497                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       202000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      2501997                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       240000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       220000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       232000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       251500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data        80000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data        80499                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data        80000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       173999                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      1357998                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       758000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       724500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       765500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data       694000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data       180000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data       180499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data       181497                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       375999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      3859995                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.033720                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.387490                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.662184                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.033367                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.321972                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.665778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.033788                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.itb.walker     0.055556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.457383                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.664708                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.033542                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.240478                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.665222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.333333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.data     0.200000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.600000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.175166                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.202020                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.235602                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.277778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.222222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.454545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.444444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.888889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.466667                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.142857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.093750                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.245283                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.317172                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.419913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.320866                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.285714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.311856                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.033720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.387490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.660986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.033367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.321972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.665191                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.033788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.itb.walker     0.055556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.457383                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.664322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.033542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.240478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.664626                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.166667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.600000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.175166                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.212389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.235651                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.033720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.387490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.660986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.033367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.321972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.665191                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.033788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.itb.walker     0.055556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.457383                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.664322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.033542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.240478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.664626                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.166667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.600000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.175166                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.212389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.235651                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 121646.039360                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 122031.979695                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 121230.980326                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 121798.756212                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 121949.324324                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 121121.525272                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 121705.115866                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.itb.walker       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 121380.577428                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 121143.249169                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 121661.404120                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 122093.167702                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 121139.368942                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.data       147000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker 113333.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 117968.354430                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data       122225                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 121213.080241                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data        54500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data        54375                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data        54300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data        54250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data        54500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54781.187500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54557.114286                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data        54000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 125704.326923                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 121949.038217                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 126747.422680                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 126592.024540                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data       104125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 125251.376033                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 121646.039360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 122031.979695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 121235.749792                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 121798.756212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 121949.324324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 121122.189448                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 121705.115866                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.itb.walker       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 121380.577428                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 121148.836868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 121661.404120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 122093.167702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 121143.927598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data       147000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker 113333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 117968.354430                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 119208.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 121216.462987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 121646.039360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 122031.979695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 121235.749792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 121798.756212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 121949.324324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 121122.189448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 121705.115866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.itb.walker       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 121380.577428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 121148.836868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 121661.404120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 122093.167702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 121143.927598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data       147000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker 113333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 117968.354430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 119208.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 121216.462987                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       8337                       # Number of times sendTimingReq failed
system.l2.unaccounted_oskernel_rwmiss              12                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.Lmon0.readBurstLengthHist::samples       216646                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271       216646    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total        216646                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2106                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2106    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2106                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          6380                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     869296551.724138                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean    864842179.525332                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    79852323.374006                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07            1      0.02%      0.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08            0      0.00%      0.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08            1      0.02%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08            1      0.02%      0.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08            1      0.02%      0.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08            4      0.06%      0.13% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08           20      0.31%      0.44% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08            9      0.14%      0.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08           10      0.16%      0.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08           57      0.89%      1.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08          122      1.91%      3.54% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08          901     14.12%     17.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08         2360     36.99%     54.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08         1712     26.83%     81.49% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09         1084     16.99%     98.48% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09           82      1.29%     99.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09           15      0.24%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            6380                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        869235494.220683      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  55461376                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         6380                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    8450407.523511                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   17940375.149414                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-1.67772e+07         4786     75.02%     75.02% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-3.35544e+07         1271     19.92%     94.94% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     94.94% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-6.71089e+07          223      3.50%     98.43% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-8.38861e+07           51      0.80%     99.23% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.23% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.17441e+08           30      0.47%     99.70% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.34218e+08            6      0.09%     99.80% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.80% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.67772e+08            7      0.11%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-1.84549e+08            4      0.06%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.18104e+08            2      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           6380                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       8449774.982362      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 539136                       # Number of bytes written
system.Lmon0.readLatencyHist::samples          216646                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       100873.241602                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      99428.774605                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      20933.967638                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535           28      0.01%      0.01% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303       189997     87.70%     87.71% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071        11521      5.32%     93.03% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839         8221      3.79%     96.82% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607         4397      2.03%     98.85% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375         1968      0.91%     99.76% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143          442      0.20%     99.97% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911           44      0.02%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679           22      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            2      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            2      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            2      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total            216646                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples              216646                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           295233.897695                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          360967.549716                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               3      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               3      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               4      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               3      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               2      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               3      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               8      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000             19      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows            216597     99.98%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value             47000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value         157286000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                216646                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2106                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         30364365.622032                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        39300248.344561                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2105     99.95%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           98000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       384918000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2106                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                218752                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             292391.580420                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            358550.257421                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 4      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 5      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 6      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 3      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                14      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 9      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                14      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                25      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000               35      0.02%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows              218632     99.95%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value               37000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value           157286000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                  218752                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         6380                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.346238                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.475808                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             4171     65.38%     65.38% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1             2209     34.62%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         6380                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         6380                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            6380    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         6380                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              6380                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            33.956897                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean           33.782665                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            3.122547                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-3                     1      0.02%      0.02% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-7                     1      0.02%      0.03% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-11                    2      0.03%      0.06% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-15                   4      0.06%      0.13% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-19                  26      0.41%      0.53% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-23                  13      0.20%      0.74% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-27                 106      1.66%      2.40% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-31                 952     14.92%     17.32% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-35                3305     51.80%     69.12% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-39                1867     29.26%     98.39% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::40-43                 102      1.60%     99.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::44-47                   1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                6380                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             6380                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.330094                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.700796                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   4786     75.02%     75.02% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   1271     19.92%     94.94% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    223      3.50%     98.43% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     51      0.80%     99.23% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     30      0.47%     99.70% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                      6      0.09%     99.80% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                      7      0.11%     99.91% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      4      0.06%     99.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      2      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               6380                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples       216651                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271       216651    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total        216651                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2102                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2102    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2102                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          6380                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     869316614.420063                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean    864789568.210832                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    80387952.533358                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07            1      0.02%      0.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08            0      0.00%      0.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08            1      0.02%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08            1      0.02%      0.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08            1      0.02%      0.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08            4      0.06%      0.13% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08           20      0.31%      0.44% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08            8      0.13%      0.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08           13      0.20%      0.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08           54      0.85%      1.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08          116      1.82%      3.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08          947     14.84%     18.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08         2304     36.11%     54.39% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08         1723     27.01%     81.39% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09         1081     16.94%     98.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09           90      1.41%     99.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09           16      0.25%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            6380                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        869255555.414849      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  55462656                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         6380                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    8434357.366771                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   17838836.735489                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-1.67772e+07         4770     74.76%     74.76% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-3.35544e+07         1305     20.45%     95.22% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     95.22% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-6.71089e+07          210      3.29%     98.51% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-8.38861e+07           47      0.74%     99.25% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.25% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.17441e+08           25      0.39%     99.64% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.34218e+08            9      0.14%     99.78% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.78% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.67772e+08            8      0.13%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-1.84549e+08            5      0.08%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.18104e+08            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           6380                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       8433726.027030      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 538112                       # Number of bytes written
system.Lmon1.readLatencyHist::samples          216651                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       100788.397930                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      99368.131728                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      20758.661067                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535           35      0.02%      0.02% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303       190105     87.75%     87.76% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071        11618      5.36%     93.13% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839         8199      3.78%     96.91% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607         4298      1.98%     98.89% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375         1901      0.88%     99.77% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143          412      0.19%     99.96% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911           47      0.02%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679           23      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447            7      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            3      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            2      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total            216651                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon1.ittReadRead::samples              216651                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           295300.912528                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          393072.935893                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               3      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               3      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               3      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               2      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               5      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               4      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               4      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000              16      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000             21      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows            216585     99.97%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value             23000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value         173109000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                216651                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2102                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         30314468.601332                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        38507497.110400                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2102    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value          111000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       320959000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2102                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                218753                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             291673.247910                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            126457.417148                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 3      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 4      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 5      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 4      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 9      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                11      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 4      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                14      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                35      0.02%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000               27      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows              218631     99.94%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value               22000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            12093000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                  218753                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         6380                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.339812                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.473682                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             4212     66.02%     66.02% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1             2168     33.98%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         6380                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         6380                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            6380    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         6380                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              6380                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            33.957680                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean           33.781512                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            3.130655                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-3                     1      0.02%      0.02% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-7                     1      0.02%      0.03% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-11                    2      0.03%      0.06% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-15                   4      0.06%      0.13% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-19                  27      0.42%      0.55% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-23                  14      0.22%      0.77% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-27                  89      1.39%      2.16% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-31                 996     15.61%     17.77% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-35                3251     50.96%     68.73% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-39                1884     29.53%     98.26% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::40-43                 108      1.69%     99.95% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::44-47                   3      0.05%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                6380                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             6380                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.329467                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.696830                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   4770     74.76%     74.76% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   1305     20.45%     95.22% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    210      3.29%     98.51% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     47      0.74%     99.25% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     25      0.39%     99.64% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                      9      0.14%     99.78% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                      8      0.13%     99.91% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      5      0.08%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               6380                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples       216665                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271       216665    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total        216665                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2090                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2090    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2090                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          6380                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     869372789.968652                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean    864989357.907751                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    80288943.861542                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07            0      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08            2      0.03%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08            0      0.00%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08            1      0.02%      0.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08            1      0.02%      0.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08            5      0.08%      0.14% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08           20      0.31%      0.45% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08            7      0.11%      0.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08           13      0.20%      0.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08           54      0.85%      1.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08          126      1.97%      3.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08          913     14.31%     17.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08         2331     36.54%     54.44% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08         1710     26.80%     81.24% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09         1089     17.07%     98.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09           98      1.54%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09           10      0.16%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            6380                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        869311726.758511      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  55466240                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         6380                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    8386206.896552                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   18488963.699492                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-1.67772e+07         4803     75.28%     75.28% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-3.35544e+07         1274     19.97%     95.25% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     95.25% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-6.71089e+07          211      3.31%     98.56% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-8.38861e+07           41      0.64%     99.20% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.20% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.17441e+08           18      0.28%     99.48% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.34218e+08           14      0.22%     99.70% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.70% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.67772e+08            8      0.13%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-1.84549e+08            7      0.11%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.18104e+08            4      0.06%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           6380                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       8385579.161033      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 535040                       # Number of bytes written
system.Lmon2.readLatencyHist::samples          216665                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       100823.579258                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      99396.182122                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      20819.980173                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535           23      0.01%      0.01% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303       190033     87.71%     87.72% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071        11535      5.32%     93.04% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839         8365      3.86%     96.90% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607         4296      1.98%     98.89% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375         1893      0.87%     99.76% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143          431      0.20%     99.96% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911           60      0.03%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679           19      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447            2      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            2      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            3      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            2      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total            216665                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples              216665                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           295218.812452                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          365371.844098                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               3      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               3      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               2      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               2      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               7      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               3      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               6      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000              11      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000             11      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows            216612     99.98%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value             39000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value         159478000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                216665                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2090                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         31934048.803828                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        78961915.173994                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             1      0.05%      0.10% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            1      0.05%      0.14% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2087     99.86%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           88000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value      3155475000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2090                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                218755                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             292398.272039                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            362882.673659                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 3      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 3      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 5      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 5      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 5      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                14      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 8      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                18      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                28      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000               23      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows              218639     99.95%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value               38000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value           159478000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                  218755                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         6380                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.342476                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.474905                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             4196     65.77%     65.77% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1             2183     34.22%     99.98% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                1      0.02%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         6380                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         6380                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            6380    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         6380                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              6380                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            33.959875                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean           33.788277                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            3.137836                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-3                     1      0.02%      0.02% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-7                     1      0.02%      0.03% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-11                    1      0.02%      0.05% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-15                   6      0.09%      0.14% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-19                  24      0.38%      0.52% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-23                  16      0.25%      0.77% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-27                 102      1.60%      2.37% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-31                 983     15.41%     17.77% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-35                3262     51.13%     68.90% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-39                1876     29.40%     98.31% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::40-43                 106      1.66%     99.97% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::44-47                   2      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                6380                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             6380                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.327586                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.722225                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   4803     75.28%     75.28% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1274     19.97%     95.25% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    211      3.31%     98.56% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     41      0.64%     99.20% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     18      0.28%     99.48% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     14      0.22%     99.70% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                      8      0.13%     99.83% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                      7      0.11%     99.94% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      4      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               6380                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples       216730                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271       216730    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total        216730                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2025                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean    255.874074                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   255.299939                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev     5.666667                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             1      0.05%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2024     99.95%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2025                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          6380                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     869637617.554859                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean    865120539.735053                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    80373744.865711                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07            1      0.02%      0.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08            1      0.02%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08            0      0.00%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08            1      0.02%      0.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08            1      0.02%      0.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08            2      0.03%      0.09% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08           22      0.34%      0.44% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08            9      0.14%      0.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08           10      0.16%      0.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08           60      0.94%      1.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08          121      1.90%      3.57% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08          887     13.90%     17.48% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08         2387     37.41%     54.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08         1654     25.92%     80.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09         1110     17.40%     98.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09          100      1.57%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09           13      0.20%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            6380                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        869572522.282658      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  55482880                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         6380                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    8121379.310345                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   17200957.711947                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-1.67772e+07         4837     75.82%     75.82% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-3.35544e+07         1221     19.14%     94.95% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     94.95% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-6.71089e+07          234      3.67%     98.62% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-8.38861e+07           46      0.72%     99.34% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.34% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.17441e+08           21      0.33%     99.67% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.34218e+08           14      0.22%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.67772e+08            6      0.09%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-1.84549e+08            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.18104e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           6380                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       8120787.070861      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 518145                       # Number of bytes written
system.Lmon3.readLatencyHist::samples          216730                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       100870.415725                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      99430.668885                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      20892.203527                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535           31      0.01%      0.01% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303       189918     87.63%     87.64% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071        11677      5.39%     93.03% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839         8409      3.88%     96.91% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607         4197      1.94%     98.85% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375         2004      0.92%     99.77% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143          409      0.19%     99.96% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911           58      0.03%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679           23      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            2      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total            216730                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples              216730                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           295096.317999                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          363029.604537                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               3      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               7      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               2      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               9      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               4      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000              19      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000             13      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows            216667     99.97%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value             14000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value         158472000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                216730                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2025                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         34000538.765432                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        121106288.088464                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2025    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value          129000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value      5185162000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2025                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                218755                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             292396.018377                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            360969.820628                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 4      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 3      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 2      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 8      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 2      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                14      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                12      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 9      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                37      0.02%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000               25      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows              218635     99.95%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value               14000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value           158472000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                  218755                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         6380                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.350470                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.477155                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             4144     64.95%     64.95% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1             2236     35.05%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         6380                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         6380                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            6380    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         6380                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              6380                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            33.970063                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean           33.793132                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            3.145410                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-3                     1      0.02%      0.02% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-7                     1      0.02%      0.03% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-11                    1      0.02%      0.05% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-15                   4      0.06%      0.11% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-19                  26      0.41%      0.52% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-23                  16      0.25%      0.77% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-27                  94      1.47%      2.24% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-31                 989     15.50%     17.74% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-35                3257     51.05%     68.79% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-39                1877     29.42%     98.21% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::40-43                 113      1.77%     99.98% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::44-47                   1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                6380                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             6380                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.317241                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.671912                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   4837     75.82%     75.82% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   1221     19.14%     94.95% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    234      3.67%     98.62% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     46      0.72%     99.34% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     21      0.33%     99.67% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     14      0.22%     99.89% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                      6      0.09%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               6380                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       866699                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       866699    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         866699                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples         8323                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.969362                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.829497                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.795119                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271         8322     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total          8323                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           6380                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      3477623573.667712                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     3460429470.198790                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     314289896.137310                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08            1      0.02%      0.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08            0      0.00%      0.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08            1      0.02%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09            1      0.02%      0.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09            1      0.02%      0.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09            5      0.08%      0.14% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09           19      0.30%      0.44% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09           10      0.16%      0.60% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09           11      0.17%      0.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09           41      0.64%      1.41% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09          168      2.63%      4.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09          778     12.19%     16.24% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09         2070     32.45%     48.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09         2197     34.44%     83.12% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09          972     15.24%     98.35% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09           98      1.54%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            7      0.11%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             6380                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         3477375298.676701      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                  221873152                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          6380                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     33392351.097179                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    50187578.206453                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-3.35544e+07         4453     69.80%     69.80% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+07-6.71089e+07         1145     17.95%     87.74% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.00663e+08          412      6.46%     94.20% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+08-1.34218e+08          226      3.54%     97.74% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-1.67772e+08           20      0.31%     98.06% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.67772e+08-2.01327e+08           18      0.28%     98.34% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.34881e+08           18      0.28%     98.62% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.34881e+08-2.68435e+08            7      0.11%     98.73% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.0199e+08           15      0.24%     98.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.0199e+08-3.35544e+08           17      0.27%     99.23% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-3.69099e+08           12      0.19%     99.42% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.69099e+08-4.02653e+08           10      0.16%     99.58% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.36208e+08           19      0.30%     99.87% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.36208e+08-4.69762e+08            4      0.06%     99.94% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.03316e+08            1      0.02%     99.95% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.03316e+08-5.36871e+08            1      0.02%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-5.70425e+08            2      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            6380                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        33389867.241286      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2130433                       # Number of bytes written
system.Hmon.readLatencyHist::samples           866692                       # Read request-response latency
system.Hmon.readLatencyHist::mean        111202.760612                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       109678.841876                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       22126.812733                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535          116      0.01%      0.01% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303           38      0.00%      0.02% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071       790827     91.25%     91.26% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839        35149      4.06%     95.32% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607        26864      3.10%     98.42% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375         4789      0.55%     98.97% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143         7844      0.91%     99.88% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911          861      0.10%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679          153      0.02%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447           29      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215           10      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            6      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            6      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             866692                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               866699                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            73799.116533                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           179749.161767                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                 38184      4.41%      4.41% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000             39992      4.61%      9.02% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000            35362      4.08%     13.10% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000            57071      6.58%     19.68% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000            35020      4.04%     23.73% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000            47302      5.46%     29.18% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000            34140      3.94%     33.12% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000            32636      3.77%     36.89% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000            30976      3.57%     40.46% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000            28711      3.31%     43.77% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000            29540      3.41%     47.18% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000            24631      2.84%     50.02% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000            31961      3.69%     53.71% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000            23213      2.68%     56.39% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000            24103      2.78%     59.17% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000            22399      2.58%     61.76% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000            22502      2.60%     64.35% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000            19935      2.30%     66.65% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000            21423      2.47%     69.12% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000           20950      2.42%     71.54% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             246648     28.46%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value          157178500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 866699                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples               8323                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          7666079.058032                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         9690800.384952                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000             43      0.52%      0.52% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000              9      0.11%      0.62% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             15      0.18%      0.80% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             20      0.24%      1.05% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             10      0.12%      1.17% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             13      0.16%      1.32% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000              9      0.11%      1.43% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000              8      0.10%      1.53% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             10      0.12%      1.65% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             14      0.17%      1.81% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000              9      0.11%      1.92% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             12      0.14%      2.07% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000              5      0.06%      2.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000              7      0.08%      2.21% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             11      0.13%      2.34% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             10      0.12%      2.46% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            16      0.19%      2.66% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows             8102     97.34%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value        130167000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                 8323                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 875022                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              72917.910635                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             61517.707839                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                   38759      4.43%      4.43% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000               40379      4.61%      9.04% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000              35707      4.08%     13.12% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000              59406      6.79%     19.91% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000              35557      4.06%     23.98% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000              48270      5.52%     29.49% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000              34575      3.95%     33.45% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000              33084      3.78%     37.23% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000              31438      3.59%     40.82% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000              29242      3.34%     44.16% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000              29995      3.43%     47.59% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000              25133      2.87%     50.46% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000              32370      3.70%     54.16% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000              23495      2.69%     56.85% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000              24464      2.80%     59.64% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000              23054      2.63%     62.28% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000              22598      2.58%     64.86% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000              20109      2.30%     67.16% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000              22137      2.53%     69.69% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000             20956      2.39%     72.08% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               244294     27.92%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              9797000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   875022                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         6380                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       1.513480                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.982512                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0               980     15.36%     15.36% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              2301     36.07%     51.43% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2              2087     32.71%     84.14% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3               867     13.59%     97.73% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4               145      2.27%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          6380                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         6380                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             6380    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         6380                       # Outstanding write transactions
system.Hmon.readTransHist::samples               6380                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean            135.845611                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean           135.177174                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            12.273104                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-15                     1      0.02%      0.02% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-31                    1      0.02%      0.03% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-47                    2      0.03%      0.06% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-63                    5      0.08%      0.14% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-79                   26      0.41%      0.55% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-95                   15      0.24%      0.78% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-111                 113      1.77%      2.55% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-127               1138     17.84%     20.39% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-143               3451     54.09%     74.48% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-159               1571     24.62%     99.11% # Histogram of read transactions per sample period
system.Hmon.readTransHist::160-175                 56      0.88%     99.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::176-191                  1      0.02%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-207                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::208-223                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::224-239                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::240-255                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-271                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::272-287                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::288-303                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::304-319                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 6380                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              6380                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             1.304389                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            1.960452                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-1                  4453     69.80%     69.80% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2-3                  1557     24.40%     94.20% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-5                   226      3.54%     97.74% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6-7                    38      0.60%     98.34% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-9                    18      0.28%     98.62% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10-11                  22      0.34%     98.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-13                  17      0.27%     99.23% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14-15                  22      0.34%     99.58% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-17                  19      0.30%     99.87% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18-19                   5      0.08%     99.95% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-21                   2      0.03%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::22-23                   1      0.02%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                6380                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     5942931                       # DTB read hits
system.cpu0.dtb.read_misses                    312350                       # DTB read misses
system.cpu0.dtb.write_hits                    2310279                       # DTB write hits
system.cpu0.dtb.write_misses                       36                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                    13                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 6255281                       # DTB read accesses
system.cpu0.dtb.write_accesses                2310315                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                          8253210                       # DTB hits
system.cpu0.dtb.misses                         312386                       # DTB misses
system.cpu0.dtb.accesses                      8565596                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    16324184                       # ITB inst hits
system.cpu0.itb.inst_misses                         5                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                16324189                       # ITB inst accesses
system.cpu0.itb.hits                         16324184                       # DTB hits
system.cpu0.itb.misses                              5                       # DTB misses
system.cpu0.itb.accesses                     16324189                       # DTB accesses
system.cpu0.numCycles                       127599076                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   16290248                       # Number of instructions committed
system.cpu0.committedOps                     16353005                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             13419509                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                      30274                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      1367939                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    13419509                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads           24117400                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           8708522                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads            66142209                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes            8375027                       # number of times the CC registers were written
system.cpu0.num_mem_refs                      8254764                       # number of memory refs
system.cpu0.num_load_insts                    5943693                       # Number of load instructions
system.cpu0.num_store_insts                   2311071                       # Number of store instructions
system.cpu0.num_idle_cycles              36659.998180                       # Number of idle cycles
system.cpu0.num_busy_cycles              127562416.001820                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.999713                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000287                       # Percentage of idle cycles
system.cpu0.Branches                          2191755                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                  8099798     49.53%     49.53% # Class of executed instruction
system.cpu0.op_class::IntMult                     343      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                28      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     49.53% # Class of executed instruction
system.cpu0.op_class::MemRead                 5943693     36.34%     85.87% # Class of executed instruction
system.cpu0.op_class::MemWrite                2311071     14.13%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  16354933                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             2542                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16604881                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2542                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6532.211251                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         32650910                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        32650910                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     16321642                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16321642                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     16321642                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16321642                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     16321642                       # number of overall hits
system.cpu0.icache.overall_hits::total       16321642                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         2542                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2542                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         2542                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2542                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         2542                       # number of overall misses
system.cpu0.icache.overall_misses::total         2542                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    179210605                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    179210605                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    179210605                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    179210605                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    179210605                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    179210605                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     16324184                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16324184                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     16324184                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16324184                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     16324184                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16324184                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000156                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000156                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 70499.844611                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70499.844611                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 70499.844611                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70499.844611                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 70499.844611                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70499.844611                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         2542                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2542                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         2542                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2542                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         2542                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2542                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    173891395                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    173891395                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    173891395                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    173891395                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    173891395                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    173891395                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000156                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000156                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000156                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000156                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000156                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000156                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 68407.315106                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68407.315106                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 68407.315106                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68407.315106                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 68407.315106                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68407.315106                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               158                       # Number of times sendTimingReq failed
system.cpu0.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu0.dcache.tags.replacements           297554                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.915951                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            7532026                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           297554                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            25.313140                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   511.915951                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.999836                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999836                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          235                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         16804078                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        16804078                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      5643234                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5643234                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      2306570                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2306570                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          251                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          251                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data         2545                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2545                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data         2642                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2642                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data      7949804                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7949804                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data      7950055                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7950055                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       296633                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       296633                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data          972                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          972                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           49                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           49                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data          194                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          194                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data           83                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           83                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       297605                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        297605                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       297654                       # number of overall misses
system.cpu0.dcache.overall_misses::total       297654                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data  27731379500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  27731379500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data     40242984                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     40242984                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data      8010998                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8010998                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data      1755500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1755500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data  27771622484                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  27771622484                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data  27771622484                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  27771622484                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      5939867                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      5939867                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      2307542                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2307542                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          300                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          300                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data         2739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data         2725                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2725                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data      8247409                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8247409                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data      8247709                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8247709                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.049939                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.049939                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.000421                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000421                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.163333                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.163333                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.070829                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.070829                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.030459                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.030459                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.036085                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.036085                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.036089                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.036089                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 93487.169330                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 93487.169330                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 41402.246914                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41402.246914                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 41293.804124                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41293.804124                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 21150.602410                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 21150.602410                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 93317.056111                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 93317.056111                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 93301.694195                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 93301.694195                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4179                       # number of writebacks
system.cpu0.dcache.writebacks::total             4179                       # number of writebacks
system.cpu0.dcache.WriteReq_mshr_hits::system.cpu0.data            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           35                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::system.cpu0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::system.cpu0.data            1                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       296633                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       296633                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data          971                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          971                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           49                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           49                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data          159                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          159                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data           83                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           83                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       297604                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       297604                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       297653                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       297653                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data  27136969044                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  27136969044                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data     38078498                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     38078498                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      4414500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      4414500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data      5003002                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      5003002                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data      1589500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1589500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data  27175047542                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  27175047542                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data  27179462042                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  27179462042                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data       847482                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       847482                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       381000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       381000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      1228482                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      1228482                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.049939                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049939                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.000421                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000421                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.163333                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.163333                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.058050                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.058050                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.030459                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.030459                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.036085                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.036085                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.036089                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036089                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 91483.311176                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91483.311176                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 39215.754892                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39215.754892                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 90091.836735                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 90091.836735                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 31465.421384                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31465.421384                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 19150.602410                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 19150.602410                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 91312.776515                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91312.776515                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 91312.575523                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91312.575523                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry              6237                       # Number of times sendTimingReq failed
system.cpu0.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     5931831                       # DTB read hits
system.cpu1.dtb.read_misses                    312411                       # DTB read misses
system.cpu1.dtb.write_hits                    2298483                       # DTB write hits
system.cpu1.dtb.write_misses                       27                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 6244242                       # DTB read accesses
system.cpu1.dtb.write_accesses                2298510                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          8230314                       # DTB hits
system.cpu1.dtb.misses                         312438                       # DTB misses
system.cpu1.dtb.accesses                      8542752                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    16275235                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                16275235                       # ITB inst accesses
system.cpu1.itb.hits                         16275235                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     16275235                       # DTB accesses
system.cpu1.numCycles                       127599054                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   16242438                       # Number of instructions committed
system.cpu1.committedOps                     16295806                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             13372278                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                      27799                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      1362912                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    13372278                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads           24030560                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           8680717                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads            65935138                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes            8359627                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      8231179                       # number of memory refs
system.cpu1.num_load_insts                    5932195                       # Number of load instructions
system.cpu1.num_store_insts                   2298984                       # Number of store instructions
system.cpu1.num_idle_cycles              461459.044217                       # Number of idle cycles
system.cpu1.num_busy_cycles              127137594.955783                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.996384                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.003616                       # Percentage of idle cycles
system.cpu1.Branches                          2181396                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                  8065404     49.49%     49.49% # Class of executed instruction
system.cpu1.op_class::IntMult                     262      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 2      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     49.49% # Class of executed instruction
system.cpu1.op_class::MemRead                 5932195     36.40%     85.89% # Class of executed instruction
system.cpu1.op_class::MemWrite                2298984     14.11%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  16296847                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             1379                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16496857                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1379                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         11962.912980                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         32551849                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        32551849                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     16273856                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16273856                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     16273856                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16273856                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     16273856                       # number of overall hits
system.cpu1.icache.overall_hits::total       16273856                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         1379                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1379                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         1379                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1379                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         1379                       # number of overall misses
system.cpu1.icache.overall_misses::total         1379                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst     84189789                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     84189789                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst     84189789                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     84189789                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst     84189789                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     84189789                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     16275235                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16275235                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     16275235                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16275235                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     16275235                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16275235                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000085                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000085                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000085                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000085                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000085                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000085                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 61051.333575                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61051.333575                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 61051.333575                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61051.333575                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 61051.333575                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61051.333575                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         1379                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1379                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         1379                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1379                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         1379                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1379                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst     81309211                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     81309211                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst     81309211                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     81309211                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst     81309211                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     81309211                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 58962.444525                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58962.444525                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 58962.444525                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58962.444525                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 58962.444525                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58962.444525                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry                52                       # Number of times sendTimingReq failed
system.cpu1.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dcache.tags.replacements           296329                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.848073                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8617497                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           296329                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            29.080843                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   511.848073                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.999703                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999703                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          461                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         16757064                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        16757064                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      5633468                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5633468                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      2295510                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2295510                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          117                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          117                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data         2216                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2216                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         2309                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2309                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data      7928978                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7928978                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data      7929095                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7929095                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       295827                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       295827                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data          596                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          596                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           27                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data          152                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          152                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data           55                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           55                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       296423                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        296423                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       296450                       # number of overall misses
system.cpu1.dcache.overall_misses::total       296450                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data  27771051523                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  27771051523                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data     28312490                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     28312490                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data      6582498                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6582498                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data      1172000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1172000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  27799364013                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  27799364013                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  27799364013                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  27799364013                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      5929295                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5929295                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      2296106                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2296106                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          144                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          144                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data         2368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data         2364                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2364                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data      8225401                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8225401                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data      8225545                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8225545                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.049892                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.049892                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.000260                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000260                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.187500                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.187500                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.064189                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.064189                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.023266                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.023266                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.036038                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.036038                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.036040                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.036040                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 93875.986719                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93875.986719                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 47504.177852                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 47504.177852                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 43305.907895                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43305.907895                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 21309.090909                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 21309.090909                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 93782.749696                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93782.749696                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 93774.208173                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93774.208173                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3601                       # number of writebacks
system.cpu1.dcache.writebacks::total             3601                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           25                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           25                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       295827                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       295827                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data          596                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          596                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           27                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data          127                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          127                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data           55                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           55                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       296423                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       296423                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       296450                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       296450                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data  27178243997                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  27178243997                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data     27117496                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     27117496                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      2036500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      2036500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data      4295000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4295000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data      1062000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1062000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data  27205361493                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  27205361493                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data  27207397993                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  27207397993                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data       799493                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       799493                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data       348500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       348500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      1147993                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      1147993                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.049892                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.049892                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.000260                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000260                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.187500                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.053632                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.053632                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.023266                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.023266                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.036038                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.036038                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.036040                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036040                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 91872.087392                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91872.087392                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 45499.154362                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45499.154362                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 75425.925926                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 75425.925926                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 33818.897638                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33818.897638                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 19309.090909                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 19309.090909                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 91778.848109                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91778.848109                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 91777.358722                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91777.358722                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry              6059                       # Number of times sendTimingReq failed
system.cpu1.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     5917587                       # DTB read hits
system.cpu2.dtb.read_misses                    310903                       # DTB read misses
system.cpu2.dtb.write_hits                    2307852                       # DTB write hits
system.cpu2.dtb.write_misses                       33                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 6228490                       # DTB read accesses
system.cpu2.dtb.write_accesses                2307885                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          8225439                       # DTB hits
system.cpu2.dtb.misses                         310936                       # DTB misses
system.cpu2.dtb.accesses                      8536375                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    16276519                       # ITB inst hits
system.cpu2.itb.inst_misses                         9                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                16276528                       # ITB inst accesses
system.cpu2.itb.hits                         16276519                       # DTB hits
system.cpu2.itb.misses                              9                       # DTB misses
system.cpu2.itb.accesses                     16276528                       # DTB accesses
system.cpu2.numCycles                       127599053                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   16243266                       # Number of instructions committed
system.cpu2.committedOps                     16299832                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             13375303                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu2.num_func_calls                      28470                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      1366874                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    13375303                       # number of integer instructions
system.cpu2.num_fp_insts                           64                       # number of float instructions
system.cpu2.num_int_register_reads           24044052                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           8674201                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads            65905630                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes            8347315                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      8226692                       # number of memory refs
system.cpu2.num_load_insts                    5918013                       # Number of load instructions
system.cpu2.num_store_insts                   2308679                       # Number of store instructions
system.cpu2.num_idle_cycles              643319.092939                       # Number of idle cycles
system.cpu2.num_busy_cycles              126955733.907061                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.994958                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.005042                       # Percentage of idle cycles
system.cpu2.Branches                          2183773                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                  8074302     49.53%     49.53% # Class of executed instruction
system.cpu2.op_class::IntMult                     285      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 8      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     49.53% # Class of executed instruction
system.cpu2.op_class::MemRead                 5918013     36.30%     85.84% # Class of executed instruction
system.cpu2.op_class::MemWrite                2308679     14.16%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  16301288                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      21                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             1666                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           16523739                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1666                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          9918.210684                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         32554704                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        32554704                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     16274853                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16274853                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     16274853                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16274853                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     16274853                       # number of overall hits
system.cpu2.icache.overall_hits::total       16274853                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         1666                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1666                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         1666                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1666                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         1666                       # number of overall misses
system.cpu2.icache.overall_misses::total         1666                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    140000642                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    140000642                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    140000642                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    140000642                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    140000642                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    140000642                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     16276519                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16276519                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     16276519                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16276519                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     16276519                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16276519                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000102                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000102                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000102                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000102                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000102                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000102                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 84033.998800                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 84033.998800                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 84033.998800                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 84033.998800                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 84033.998800                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 84033.998800                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         1666                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1666                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         1666                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1666                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         1666                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1666                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    136419358                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    136419358                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    136419358                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    136419358                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    136419358                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    136419358                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000102                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000102                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000102                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000102                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000102                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000102                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 81884.368547                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 81884.368547                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 81884.368547                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 81884.368547                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 81884.368547                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 81884.368547                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry                99                       # Number of times sendTimingReq failed
system.cpu2.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dcache.tags.replacements           295208                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.691423                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            8156444                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           295208                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.629482                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   511.691423                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.999397                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999397                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          448                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         16746251                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        16746251                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      5620115                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5620115                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      2304776                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2304776                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data          122                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          122                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data         2346                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2346                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data         2471                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2471                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data      7924891                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7924891                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data      7925013                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7925013                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       294775                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       294775                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data          554                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          554                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           33                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           33                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data          171                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          171                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data           35                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           35                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       295329                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        295329                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       295362                       # number of overall misses
system.cpu2.dcache.overall_misses::total       295362                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data  27633675589                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  27633675589                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data     33616484                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     33616484                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data      6743994                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6743994                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data       796500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       796500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data        30500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        30500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data  27667292073                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  27667292073                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data  27667292073                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  27667292073                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      5914890                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5914890                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      2305330                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2305330                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          155                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          155                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data         2517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data         2506                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2506                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data      8220220                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8220220                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data      8220375                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8220375                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.049836                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.049836                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.000240                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000240                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.212903                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.212903                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.067938                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.067938                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.013966                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.013966                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.035927                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.035927                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.035930                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.035930                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 93744.976979                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 93744.976979                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 60679.574007                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 60679.574007                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 39438.561404                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 39438.561404                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 22757.142857                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 22757.142857                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 93682.950448                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 93682.950448                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 93672.483505                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 93672.483505                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         3712                       # number of writebacks
system.cpu2.dcache.writebacks::total             3712                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           28                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           28                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       294775                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       294775                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data          554                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          554                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           33                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           33                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data          143                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          143                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data           35                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           35                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       295329                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       295329                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       295362                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       295362                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data  27043014013                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  27043014013                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data     32506488                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     32506488                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      2596001                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      2596001                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data      4315501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      4315501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data       728500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       728500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data  27075520501                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  27075520501                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data  27078116502                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  27078116502                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       839492                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       839492                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       359500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       359500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      1198992                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      1198992                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.049836                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.049836                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.000240                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000240                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.212903                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.212903                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.056814                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.056814                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.013966                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.013966                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.035927                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035927                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.035930                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035930                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 91741.206049                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91741.206049                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 58675.971119                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 58675.971119                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 78666.696970                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 78666.696970                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 30178.328671                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30178.328671                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 20814.285714                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 20814.285714                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 91679.179833                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91679.179833                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 91677.725984                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91677.725984                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry              6223                       # Number of times sendTimingReq failed
system.cpu2.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     5969514                       # DTB read hits
system.cpu3.dtb.read_misses                    311921                       # DTB read misses
system.cpu3.dtb.write_hits                    2368024                       # DTB write hits
system.cpu3.dtb.write_misses                       28                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 6281435                       # DTB read accesses
system.cpu3.dtb.write_accesses                2368052                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          8337538                       # DTB hits
system.cpu3.dtb.misses                         311949                       # DTB misses
system.cpu3.dtb.accesses                      8649487                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    16497432                       # ITB inst hits
system.cpu3.itb.inst_misses                         9                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                16497441                       # ITB inst accesses
system.cpu3.itb.hits                         16497432                       # DTB hits
system.cpu3.itb.misses                              9                       # DTB misses
system.cpu3.itb.accesses                     16497441                       # DTB accesses
system.cpu3.numCycles                       127609552                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   16464806                       # Number of instructions committed
system.cpu3.committedOps                     16517373                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             13569297                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu3.num_func_calls                      27799                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      1391646                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    13569297                       # number of integer instructions
system.cpu3.num_fp_insts                           64                       # number of float instructions
system.cpu3.num_int_register_reads           24434289                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           8793272                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads            66713852                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes            8412132                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      8338394                       # number of memory refs
system.cpu3.num_load_insts                    5969853                       # Number of load instructions
system.cpu3.num_store_insts                   2368541                       # Number of store instructions
system.cpu3.num_idle_cycles                  0.004000                       # Number of idle cycles
system.cpu3.num_busy_cycles              127609551.996000                       # Number of busy cycles
system.cpu3.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu3.Branches                          2207464                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                  8179704     49.52%     49.52% # Class of executed instruction
system.cpu3.op_class::IntMult                     284      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 6      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::MemRead                 5969853     36.14%     85.66% # Class of executed instruction
system.cpu3.op_class::MemWrite                2368541     14.34%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  16518388                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             1339                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9911080                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1339                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          7401.852128                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         32996203                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        32996203                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     16496093                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16496093                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     16496093                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16496093                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     16496093                       # number of overall hits
system.cpu3.icache.overall_hits::total       16496093                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         1339                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1339                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         1339                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1339                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         1339                       # number of overall misses
system.cpu3.icache.overall_misses::total         1339                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst     83502646                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     83502646                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst     83502646                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     83502646                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst     83502646                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     83502646                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     16497432                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16497432                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     16497432                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16497432                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     16497432                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16497432                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000081                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000081                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000081                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000081                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000081                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000081                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 62361.946229                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 62361.946229                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 62361.946229                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 62361.946229                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 62361.946229                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 62361.946229                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         1339                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1339                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         1339                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1339                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         1339                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1339                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst     80577354                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     80577354                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst     80577354                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     80577354                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst     80577354                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     80577354                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000081                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000081                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000081                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000081                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000081                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000081                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 60177.262136                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 60177.262136                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 60177.262136                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 60177.262136                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 60177.262136                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 60177.262136                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry                95                       # Number of times sendTimingReq failed
system.cpu3.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dcache.tags.replacements           295674                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          511.694108                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            7809546                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           295674                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.412691                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   511.694108                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.999403                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999403                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         16970998                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        16970998                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      5671660                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5671660                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      2365054                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2365054                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data          100                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          100                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data         2235                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2235                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         2354                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2354                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data      8036714                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8036714                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data      8036814                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8036814                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       295304                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       295304                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data          561                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          561                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           28                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data          166                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          166                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data           42                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           42                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       295865                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        295865                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       295893                       # number of overall misses
system.cpu3.dcache.overall_misses::total       295893                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data  27690253029                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  27690253029                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data     28700984                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     28700984                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data      5063499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5063499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data       920500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       920500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  27718954013                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  27718954013                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  27718954013                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  27718954013                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      5966964                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      5966964                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      2365615                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2365615                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          128                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          128                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data         2401                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2401                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data         2396                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2396                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data      8332579                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8332579                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data      8332707                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8332707                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.049490                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.049490                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.000237                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000237                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.218750                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.218750                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.069138                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.069138                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.017529                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.017529                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.035507                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.035507                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.035510                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.035510                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 93768.635132                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 93768.635132                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 51160.399287                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 51160.399287                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 30503.006024                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30503.006024                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 21916.666667                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 21916.666667                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 93687.844162                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 93687.844162                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 93678.978594                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 93678.978594                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         3684                       # number of writebacks
system.cpu3.dcache.writebacks::total             3684                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           27                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           27                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       295304                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       295304                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data          561                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          561                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           28                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           28                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data          139                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          139                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data           42                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           42                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       295865                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       295865                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       295893                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       295893                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data  27098477537                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  27098477537                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data     27576988                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     27576988                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      1481000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      1481000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data      3310499                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3310499                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data       836500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       836500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  27126054525                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  27126054525                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  27127535525                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  27127535525                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data       705497                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       705497                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data       390000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       390000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      1095497                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1095497                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.049490                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.049490                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.000237                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.218750                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.218750                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.057893                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.057893                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.017529                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.017529                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.035507                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.035507                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.035510                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.035510                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 91764.681606                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 91764.681606                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 49156.841355                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 49156.841355                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 52892.857143                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 52892.857143                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 23816.539568                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23816.539568                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 19916.666667                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 19916.666667                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 91683.891386                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91683.891386                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 91680.220637                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91680.220637                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry              6029                       # Number of times sendTimingReq failed
system.cpu3.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                         284                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                        288                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                     284                       # DTB read accesses
system.cpu4.dtb.write_accesses                    288                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                              572                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                          572                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                        1187                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                    1187                       # ITB inst accesses
system.cpu4.itb.hits                             1187                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                         1187                       # DTB accesses
system.cpu4.numCycles                    231578516043                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                       1161                       # Number of instructions committed
system.cpu4.committedOps                         1564                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                 1473                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                        118                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts          102                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                        1473                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads               2549                       # number of times the integer registers were read
system.cpu4.num_int_register_writes              1052                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads                5710                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes                357                       # number of times the CC registers were written
system.cpu4.num_mem_refs                          610                       # number of memory refs
system.cpu4.num_load_insts                        309                       # Number of load instructions
system.cpu4.num_store_insts                       301                       # Number of store instructions
system.cpu4.num_idle_cycles              231568917868.316864                       # Number of idle cycles
system.cpu4.num_busy_cycles              9598174.683132                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.000041                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.999959                       # Percentage of idle cycles
system.cpu4.Branches                              226                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                      998     62.06%     62.06% # Class of executed instruction
system.cpu4.op_class::IntMult                       0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::MemRead                     309     19.22%     81.28% # Class of executed instruction
system.cpu4.op_class::MemWrite                    301     18.72%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                      1608                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements                2                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                 67                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            33.500000                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          126                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             2376                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            2376                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst         1185                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total           1185                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst         1185                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total            1185                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst         1185                       # number of overall hits
system.cpu4.icache.overall_hits::total           1185                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst            2                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst            2                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total             2                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst            2                       # number of overall misses
system.cpu4.icache.overall_misses::total            2                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst        27000                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total        27000                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst        27000                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total        27000                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst        27000                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total        27000                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst         1187                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total         1187                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst         1187                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total         1187                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst         1187                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total         1187                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.001685                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.001685                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.001685                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.001685                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.001685                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.001685                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst        13500                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total        13500                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst        13500                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total        13500                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst        13500                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total        13500                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst            2                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst            2                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst            2                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst        23000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total        23000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst        23000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total        23000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst        23000                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total        23000                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.001685                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.001685                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.001685                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.001685                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.001685                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.001685                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst        11500                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total        11500                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst        11500                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total        11500                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst        11500                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total        11500                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry                 2                       # Number of times sendTimingReq failed
system.cpu4.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          361.573023                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   361.573023                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.706197                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.706197                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          361                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses             1143                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses            1143                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data          255                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total            255                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data          269                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           269                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data            6                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            6                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data            6                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data            6                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data          524                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total             524                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data          530                       # number of overall hits
system.cpu4.dcache.overall_hits::total            530                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data           12                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data            9                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data           21                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data           21                       # number of overall misses
system.cpu4.dcache.overall_misses::total           21                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data       225500                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total       225500                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data       246000                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       246000                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data       471500                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total       471500                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data       471500                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total       471500                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data          267                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total          267                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data          278                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          278                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data          545                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total          545                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data          551                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total          551                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.044944                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.044944                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.032374                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.032374                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.038532                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.038532                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.038113                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.038113                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 18791.666667                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 18791.666667                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 27333.333333                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 27333.333333                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 22452.380952                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 22452.380952                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 22452.380952                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 22452.380952                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data           12                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data           21                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data           21                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data       201500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total       201500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data       228000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       228000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data       429500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total       429500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data       429500                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total       429500                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data       160000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       160000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data       148500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total       148500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data       308500                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total       308500                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.044944                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.044944                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.032374                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.032374                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.038532                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.038532                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.038113                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.038113                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 16791.666667                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 16791.666667                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 25333.333333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 25333.333333                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 20452.380952                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 20452.380952                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 20452.380952                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 20452.380952                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry                 5                       # Number of times sendTimingReq failed
system.cpu4.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                         284                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                        288                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                     284                       # DTB read accesses
system.cpu5.dtb.write_accesses                    288                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                              572                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                          572                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                        1187                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                    1187                       # ITB inst accesses
system.cpu5.itb.hits                             1187                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                         1187                       # DTB accesses
system.cpu5.numCycles                      1960882628                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                       1161                       # Number of instructions committed
system.cpu5.committedOps                         1564                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                 1473                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                        118                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts          102                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                        1473                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads               2549                       # number of times the integer registers were read
system.cpu5.num_int_register_writes              1052                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads                5710                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes                357                       # number of times the CC registers were written
system.cpu5.num_mem_refs                          610                       # number of memory refs
system.cpu5.num_load_insts                        309                       # Number of load instructions
system.cpu5.num_store_insts                       301                       # Number of store instructions
system.cpu5.num_idle_cycles              1960799404.290280                       # Number of idle cycles
system.cpu5.num_busy_cycles              83223.709719                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.000042                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.999958                       # Percentage of idle cycles
system.cpu5.Branches                              226                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                      998     62.06%     62.06% # Class of executed instruction
system.cpu5.op_class::IntMult                       0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     62.06% # Class of executed instruction
system.cpu5.op_class::MemRead                     309     19.22%     81.28% # Class of executed instruction
system.cpu5.op_class::MemWrite                    301     18.72%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                      1608                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements                6                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs               1107                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs                6                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           184.500000                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          123                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             2380                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            2380                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst         1181                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           1181                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst         1181                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            1181                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst         1181                       # number of overall hits
system.cpu5.icache.overall_hits::total           1181                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst            6                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total            6                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst            6                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst            6                       # number of overall misses
system.cpu5.icache.overall_misses::total            6                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst       222998                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total       222998                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst       222998                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total       222998                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst       222998                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total       222998                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst         1187                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         1187                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst         1187                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         1187                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst         1187                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         1187                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.005055                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.005055                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.005055                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.005055                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.005055                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.005055                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 37166.333333                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 37166.333333                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 37166.333333                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 37166.333333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 37166.333333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 37166.333333                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst            6                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst            6                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst            6                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst       209002                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total       209002                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst       209002                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total       209002                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst       209002                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total       209002                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.005055                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.005055                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.005055                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.005055                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.005055                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.005055                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 34833.666667                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 34833.666667                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 34833.666667                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 34833.666667                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 34833.666667                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 34833.666667                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry                 1                       # Number of times sendTimingReq failed
system.cpu5.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          354.678236                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   354.678236                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.692731                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.692731                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             1140                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            1140                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data          256                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total            256                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data          271                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           271                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data            6                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            6                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data            6                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data            6                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data          527                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total             527                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data          533                       # number of overall hits
system.cpu5.dcache.overall_hits::total            533                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data           11                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data            7                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data           18                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data           18                       # number of overall misses
system.cpu5.dcache.overall_misses::total           18                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data       113999                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total       113999                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data       157500                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total       157500                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data       271499                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total       271499                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data       271499                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total       271499                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data          267                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total          267                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data          278                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          278                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data          545                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total          545                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data          551                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total          551                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.041199                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.041199                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.025180                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.025180                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.033028                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.033028                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.032668                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.032668                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 10363.545455                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 10363.545455                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data        22500                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        22500                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 15083.277778                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 15083.277778                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 15083.277778                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 15083.277778                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data           11                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data            7                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data           18                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data           18                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data        91001                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total        91001                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data       143500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       143500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data       234501                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total       234501                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data       234501                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total       234501                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data       160000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       160000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data       157500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       157500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data       317500                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total       317500                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.041199                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.041199                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.025180                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.025180                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.033028                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.033028                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.032668                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.032668                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data  8272.818182                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  8272.818182                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data        20500                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        20500                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 13027.833333                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 13027.833333                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 13027.833333                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 13027.833333                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry                 4                       # Number of times sendTimingReq failed
system.cpu5.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                         284                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                        288                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                     284                       # DTB read accesses
system.cpu6.dtb.write_accesses                    288                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              572                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          572                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                        1187                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                    1187                       # ITB inst accesses
system.cpu6.itb.hits                             1187                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                         1187                       # DTB accesses
system.cpu6.numCycles                    231578515640                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                       1161                       # Number of instructions committed
system.cpu6.committedOps                         1564                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                 1473                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                        118                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts          102                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                        1473                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads               2549                       # number of times the integer registers were read
system.cpu6.num_int_register_writes              1052                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                5710                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                357                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          610                       # number of memory refs
system.cpu6.num_load_insts                        309                       # Number of load instructions
system.cpu6.num_store_insts                       301                       # Number of store instructions
system.cpu6.num_idle_cycles              231568643439.170837                       # Number of idle cycles
system.cpu6.num_busy_cycles              9872200.829150                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000043                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.999957                       # Percentage of idle cycles
system.cpu6.Branches                              226                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      998     62.06%     62.06% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::MemRead                     309     19.22%     81.28% # Class of executed instruction
system.cpu6.op_class::MemWrite                    301     18.72%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                      1608                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                2                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                 55                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            27.500000                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          126                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             2376                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            2376                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst         1185                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           1185                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst         1185                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            1185                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst         1185                       # number of overall hits
system.cpu6.icache.overall_hits::total           1185                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst            2                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst            2                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total             2                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst            2                       # number of overall misses
system.cpu6.icache.overall_misses::total            2                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst        26000                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total        26000                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst        26000                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total        26000                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst        26000                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total        26000                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst         1187                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         1187                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst         1187                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         1187                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst         1187                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         1187                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.001685                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.001685                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.001685                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.001685                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.001685                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.001685                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst        13000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total        13000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst        13000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total        13000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst        13000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total        13000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst            2                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst            2                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst            2                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst        22000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total        22000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst        22000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total        22000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst        22000                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total        22000                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.001685                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.001685                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.001685                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.001685                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.001685                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.001685                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst        11000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total        11000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst        11000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total        11000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst        11000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total        11000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dcache.tags.replacements                2                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          255.588020                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                 15                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             7.500000                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   255.588020                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.499195                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.499195                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          259                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          253                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.505859                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             1147                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            1147                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data          249                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            249                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data          269                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           269                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            6                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            6                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            6                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            6                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          518                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             518                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          524                       # number of overall hits
system.cpu6.dcache.overall_hits::total            524                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data           18                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            9                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data           27                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            27                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data           27                       # number of overall misses
system.cpu6.dcache.overall_misses::total           27                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data       301499                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total       301499                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data       241500                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       241500                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data       542999                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total       542999                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data       542999                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total       542999                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data          267                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          267                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data          278                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          278                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          545                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          545                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          551                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          551                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.067416                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.067416                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.032374                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.032374                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.049541                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.049541                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.049002                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.049002                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 16749.944444                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 16749.944444                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 26833.333333                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 26833.333333                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 20111.074074                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 20111.074074                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 20111.074074                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 20111.074074                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data           18                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data           27                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data           27                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data       264501                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total       264501                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data       223500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       223500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data       488001                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total       488001                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data       488001                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total       488001                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data       203500                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total       203500                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data       126000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total       126000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data       329500                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total       329500                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.067416                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.067416                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.032374                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.032374                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.049541                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.049541                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.049002                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.049002                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data 14694.500000                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 14694.500000                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 24833.333333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 24833.333333                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 18074.111111                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 18074.111111                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 18074.111111                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 18074.111111                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 3                       # Number of times sendTimingReq failed
system.cpu6.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        4509                       # DTB read hits
system.cpu7.dtb.read_misses                         3                       # DTB read misses
system.cpu7.dtb.write_hits                       3981                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    4512                       # DTB read accesses
system.cpu7.dtb.write_accesses                   3981                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                             8490                       # DTB hits
system.cpu7.dtb.misses                              3                       # DTB misses
system.cpu7.dtb.accesses                         8493                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       20085                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   20085                       # ITB inst accesses
system.cpu7.itb.hits                            20085                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        20085                       # DTB accesses
system.cpu7.numCycles                       127609645                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      19712                       # Number of instructions committed
system.cpu7.committedOps                        23818                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                22060                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       1437                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         2194                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       22060                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              39629                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             15229                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads               87649                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes               8068                       # number of times the CC registers were written
system.cpu7.num_mem_refs                         9208                       # number of memory refs
system.cpu7.num_load_insts                       4677                       # Number of load instructions
system.cpu7.num_store_insts                      4531                       # Number of store instructions
system.cpu7.num_idle_cycles              127477326.045570                       # Number of idle cycles
system.cpu7.num_busy_cycles              132318.954430                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.001037                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.998963                       # Percentage of idle cycles
system.cpu7.Branches                             3702                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    15326     62.26%     62.26% # Class of executed instruction
system.cpu7.op_class::IntMult                      74      0.30%     62.56% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     62.56% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     62.56% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     62.56% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     62.56% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     62.56% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     62.56% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     62.56% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     62.56% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     62.56% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     62.56% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     62.56% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     62.56% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     62.56% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     62.56% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     62.56% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     62.56% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     62.56% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     62.56% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     62.56% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     62.56% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     62.56% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     62.56% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     62.56% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                10      0.04%     62.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     62.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     62.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     62.60% # Class of executed instruction
system.cpu7.op_class::MemRead                    4677     19.00%     81.59% # Class of executed instruction
system.cpu7.op_class::MemWrite                   4531     18.41%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     24618                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              451                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs             149626                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              451                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           331.764967                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            40621                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           40621                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        19634                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          19634                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        19634                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           19634                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        19634                       # number of overall hits
system.cpu7.icache.overall_hits::total          19634                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          451                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          451                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          451                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           451                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          451                       # number of overall misses
system.cpu7.icache.overall_misses::total          451                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     16364991                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     16364991                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     16364991                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     16364991                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     16364991                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     16364991                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        20085                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        20085                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        20085                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        20085                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        20085                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        20085                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.022455                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.022455                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.022455                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.022455                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.022455                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.022455                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 36286.011086                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 36286.011086                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 36286.011086                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 36286.011086                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 36286.011086                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 36286.011086                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          451                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          451                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          451                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          451                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          451                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          451                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     15454009                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     15454009                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     15454009                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     15454009                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     15454009                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     15454009                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.022455                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.022455                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.022455                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.022455                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.022455                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.022455                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 34266.095344                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 34266.095344                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 34266.095344                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 34266.095344                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 34266.095344                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 34266.095344                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                35                       # Number of times sendTimingReq failed
system.cpu7.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dcache.tags.replacements              138                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          455.662896                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              35536                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              138                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           257.507246                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   455.662896                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.889967                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.889967                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            17159                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           17159                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         4141                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           4141                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         3822                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          3822                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           63                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           63                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data           89                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           89                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data           81                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           81                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data         7963                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            7963                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data         8026                       # number of overall hits
system.cpu7.dcache.overall_hits::total           8026                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          187                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          187                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           53                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           53                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data            8                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            8                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           11                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           17                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          240                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           240                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          248                       # number of overall misses
system.cpu7.dcache.overall_misses::total          248                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      4881999                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      4881999                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      2097500                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2097500                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       185500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       185500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       449500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       449500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data      6979499                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      6979499                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data      6979499                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      6979499                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         4328                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         4328                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         3875                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         3875                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data         8203                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         8203                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data         8274                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         8274                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.043207                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.043207                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.013677                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.013677                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.112676                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.112676                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.110000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.110000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.173469                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.173469                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.029258                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.029258                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.029973                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.029973                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 26106.946524                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 26106.946524                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 39575.471698                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 39575.471698                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 16863.636364                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 16863.636364                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 26441.176471                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 26441.176471                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 29081.245833                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 29081.245833                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 28143.141129                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 28143.141129                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           73                       # number of writebacks
system.cpu7.dcache.writebacks::total               73                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data            7                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          187                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          187                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           53                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data            8                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            4                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           17                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           17                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          240                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          240                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          248                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          248                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      4507001                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      4507001                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      1991500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1991500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       171500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       171500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data         8000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total         8000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       415500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       415500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data      6498501                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      6498501                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data      6670001                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      6670001                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       349500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       349500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       287000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       287000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       636500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       636500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.043207                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.043207                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.013677                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.013677                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.112676                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.112676                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.040000                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.173469                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.173469                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.029258                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.029258                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.029973                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.029973                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 24101.609626                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 24101.609626                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 37575.471698                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 37575.471698                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 21437.500000                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 21437.500000                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data         2000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 24441.176471                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 24441.176471                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 27077.087500                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 27077.087500                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 26895.165323                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 26895.165323                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                43                       # Number of times sendTimingReq failed
system.cpu7.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.mem_ctrls.total_actEnergy                       -198336840105.599976
system.mem_ctrls.total_actEnergy                       198872677180.800018
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -133798661976.000000
system.mem_ctrls.total_preEnergy                       134160139368.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -1217484771110.400146
system.mem_ctrls.total_readEnergy                       1220945370777.600098
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -48464175467.520004
system.mem_ctrls.total_writeEnergy                       48491762641.920013
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -127784248159395.937500
system.mem_ctrls.total_refreshEnergy                       127854596700241.984375
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -38600926848555.851562
system.mem_ctrls.total_actBackEnergy                       38625151447987.210938
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -411186473977584.000000
system.mem_ctrls.total_preBackEnergy                       411410234201856.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.063805
system.cpu.totalNumCycles                       465755930691.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       465226979475.962952
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       53762866.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       256.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       8768768.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       23769358.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       9292709.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       65263953.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       96673577.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       34875097.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       256.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       116133.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       53762866.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       256.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       65397039.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       23.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       65397016.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       7387.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       23756145.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       9279302.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       34304419.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       1247712.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       1182767.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       2761.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       6329598
system.mem_ctrls.total_reads                       866692.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       8322.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       885976.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       6057505.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       55346.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       865967.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
