// Seed: 1295048918
module module_0 (
    input supply1 id_0,
    input wire id_1,
    output wor id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    input wire id_6,
    output tri id_7
);
  assign id_7 = id_0;
  wire id_9;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    output tri1 id_4,
    input supply1 id_5,
    output logic id_6,
    input wor id_7
);
  logic id_9;
  always_latch @(-1 & -1 or(-1)) begin : LABEL_0
    id_6 = id_2;
    if (1) id_9 <= "";
  end
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_0,
      id_5,
      id_3,
      id_5,
      id_4
  );
  assign modCall_1.id_5 = 0;
endmodule
