{"vcs1":{"timestamp_begin":1750961794.253445755, "rt":0.31, "ut":0.19, "st":0.07}}
{"vcselab":{"timestamp_begin":1750961794.639289054, "rt":0.20, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1750961794.896801067, "rt":0.09, "ut":0.05, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750961793.927136108}
{"VCS_COMP_START_TIME": 1750961793.927136108}
{"VCS_COMP_END_TIME": 1750961795.224448128}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2632627}}
{"stitch_vcselab": {"peak_mem": 2632667}}
