<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 0 (means success: 1)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/bitsel10.v.html" target="file-frame">third_party/tests/ivtest/ivltests/bitsel10.v</a>
time_elapsed: 5.688s
ram usage: 186592 KB
</pre>
<pre class="log">

sh scr.sh --cc -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp <a href="../../../../third_party/tests/ivtest/ivltests/bitsel10.v.html" target="file-frame">third_party/tests/ivtest/ivltests/bitsel10.v</a>
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/bitsel10.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/bitsel10.v:19</a>:7: Unsupported: Ignoring delay on this delayed statement.
                  ... Use &#34;/* verilator lint_off STMTDLY */&#34; and lint_on around source to disable this message.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/bitsel10.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/bitsel10.v:20</a>:7: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/bitsel10.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/bitsel10.v:31</a>:7: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/bitsel10.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/bitsel10.v:38</a>:7: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/bitsel10.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/bitsel10.v:45</a>:7: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/bitsel10.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/bitsel10.v:46</a>:7: Unsupported: Ignoring delay on this delayed statement.
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/bitsel10.v.html#l-64" target="file-frame">third_party/tests/ivtest/ivltests/bitsel10.v:64</a>:17: Operator COND expects 2 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;save&#39; generates 1 bits.
                                                                                             : ... In instance main.drv
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/bitsel10.v.html#l-64" target="file-frame">third_party/tests/ivtest/ivltests/bitsel10.v:64</a>:14: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS&#39;s COND generates 2 bits.
                                                                                             : ... In instance main.drv
FAILED
- <a href="../../../../third_party/tests/ivtest/ivltests/bitsel10.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/bitsel10.v:22</a>: Verilog $finish
FAILED
- <a href="../../../../third_party/tests/ivtest/ivltests/bitsel10.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/bitsel10.v:33</a>: Verilog $finish
- <a href="../../../../third_party/tests/ivtest/ivltests/bitsel10.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/bitsel10.v:33</a>: Second verilog $finish, exiting

</pre>
</body>