#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Nov 27 18:06:20 2023
# Process ID: 19364
# Current directory: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_53f9_bs_switch_1_0_synth_1
# Command line: vivado -log bd_53f9_bs_switch_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_53f9_bs_switch_1_0.tcl
# Log file: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_53f9_bs_switch_1_0_synth_1/bd_53f9_bs_switch_1_0.vds
# Journal file: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_53f9_bs_switch_1_0_synth_1/vivado.jou
# Running On: wolverine.cs.ucr.edu, OS: Linux, CPU Frequency: 2599.811 MHz, CPU Physical cores: 16, Host memory: 134923 MB
#-----------------------------------------------------------
source bd_53f9_bs_switch_1_0.tcl -notrace
INFO: Dispatch client connection id - 32860
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1844.895 ; gain = 37.016 ; free physical = 98554 ; free virtual = 121959
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/ip_repo/xilinx_com_hls_topKQueryScores_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/clk_metadata_adapter_v1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_53f9_bs_switch_1_0
Command: synth_design -top bd_53f9_bs_switch_1_0 -part xcu250-figd2104-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19983
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3a3b/hdl/bs_switch_v1_0_vl_rfs.v:362]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3a3b/hdl/bs_switch_v1_0_vl_rfs.v:397]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3a3b/hdl/verilog/bs_switch_v1_0_1_bs_ext.vh:31]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3a3b/hdl/verilog/bs_switch_v1_0_1_bs_ext.vh:68]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3a3b/hdl/verilog/bs_switch_v1_0_1_bs_ext.vh:106]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3a3b/hdl/verilog/bs_switch_v1_0_1_bs_ext.vh:145]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3a3b/hdl/verilog/bs_switch_v1_0_1_bs_ext.vh:185]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3a3b/hdl/verilog/bs_switch_v1_0_1_bs_ext.vh:226]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3a3b/hdl/verilog/bs_switch_v1_0_1_bs_ext.vh:268]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3a3b/hdl/verilog/bs_switch_v1_0_1_bs_ext.vh:311]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3a3b/hdl/verilog/bs_switch_v1_0_1_bs_ext.vh:355]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3a3b/hdl/verilog/bs_switch_v1_0_1_bs_ext.vh:400]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3a3b/hdl/verilog/bs_switch_v1_0_1_bs_ext.vh:446]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3a3b/hdl/verilog/bs_switch_v1_0_1_bs_ext.vh:493]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3a3b/hdl/verilog/bs_switch_v1_0_1_bs_ext.vh:541]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3a3b/hdl/verilog/bs_switch_v1_0_1_bs_ext.vh:590]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3a3b/hdl/verilog/bs_switch_v1_0_1_bs_ext.vh:640]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3428.656 ; gain = 356.730 ; free physical = 85162 ; free virtual = 108574
Synthesis current peak Physical Memory [PSS] (MB): peak = 2492.261; parent = 2369.123; children = 123.138
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4739.973; parent = 3434.594; children = 1305.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_53f9_bs_switch_1_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_1/ip/ip_2/synth/bd_53f9_bs_switch_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_53f9_bs_switch_1_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_1/ip/ip_2/synth/bd_53f9_bs_switch_1_0.v:53]
WARNING: [Synth 8-7129] Port drck_1 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_1 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_1 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_1 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_1 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_1 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_1 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_1 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_1 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_1 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_1 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_2 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_2 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_2 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_2 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_2 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_2 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_2 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_2 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_2 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_2 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_2 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_3 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_3 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_3 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_3 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_3 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_3 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_3 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_3 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_3 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_3 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_3 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_4 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_4 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_4 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_4 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_4 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_4 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_4 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_4 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_4 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_4 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_4 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_5 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_5 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_5 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_5 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_5 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_5 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_5 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_5 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_5 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_5 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_5 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_6 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_6 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_6 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_6 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_6 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_6 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_6 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_6 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_6 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_6 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_6 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_7 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_7 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_7 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_7 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_7 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_7 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_7 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_7 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_7 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_7 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_7 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_8 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_8 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_8 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_8 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_8 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_8 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_8 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_8 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_8 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_8 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_8 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_9 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_9 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_9 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_9 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_9 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_9 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_9 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_9 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_9 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_9 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_9 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_10 in module bs_switch_v1_0_1_bs_switch is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3502.566 ; gain = 430.641 ; free physical = 85535 ; free virtual = 108964
Synthesis current peak Physical Memory [PSS] (MB): peak = 2492.261; parent = 2369.123; children = 123.138
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4807.941; parent = 3502.562; children = 1305.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3520.375 ; gain = 448.449 ; free physical = 85544 ; free virtual = 108972
Synthesis current peak Physical Memory [PSS] (MB): peak = 2492.261; parent = 2369.123; children = 123.138
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4825.754; parent = 3520.375; children = 1305.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3520.375 ; gain = 448.449 ; free physical = 85531 ; free virtual = 108959
Synthesis current peak Physical Memory [PSS] (MB): peak = 2492.261; parent = 2369.123; children = 123.138
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4825.754; parent = 3520.375; children = 1305.379
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3520.375 ; gain = 0.000 ; free physical = 85493 ; free virtual = 108921
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_1/ip/ip_2/bd_53f9_bs_switch_1_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_1/ip/ip_2/bd_53f9_bs_switch_1_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_1/ip/ip_2/constraints/bs_switch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_53f9_bs_switch_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_53f9_bs_switch_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_53f9_bs_switch_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_53f9_bs_switch_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3639.965 ; gain = 0.000 ; free physical = 84711 ; free virtual = 108146
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3639.965 ; gain = 0.000 ; free physical = 84693 ; free virtual = 108128
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3639.965 ; gain = 568.039 ; free physical = 85314 ; free virtual = 108750
Synthesis current peak Physical Memory [PSS] (MB): peak = 2492.261; parent = 2369.123; children = 123.138
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4945.344; parent = 3639.965; children = 1305.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3639.965 ; gain = 568.039 ; free physical = 85311 ; free virtual = 108747
Synthesis current peak Physical Memory [PSS] (MB): peak = 2492.261; parent = 2369.123; children = 123.138
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4945.344; parent = 3639.965; children = 1305.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_53f9_bs_switch_1_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3639.965 ; gain = 568.039 ; free physical = 85293 ; free virtual = 108729
Synthesis current peak Physical Memory [PSS] (MB): peak = 2492.261; parent = 2369.123; children = 123.138
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4945.344; parent = 3639.965; children = 1305.379
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'id_state_reg' in module 'bs_switch_v1_0_1_core'
INFO: [Synth 8-6159] Found Keep on FSM register 'id_state_reg' in module 'bs_switch_v1_0_1_core', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3639.969 ; gain = 568.043 ; free physical = 85244 ; free virtual = 108682
Synthesis current peak Physical Memory [PSS] (MB): peak = 2492.261; parent = 2369.123; children = 123.138
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4945.344; parent = 3639.965; children = 1305.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 4     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 15    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3639.969 ; gain = 568.043 ; free physical = 85527 ; free virtual = 108974
Synthesis current peak Physical Memory [PSS] (MB): peak = 2492.261; parent = 2369.123; children = 123.138
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4945.344; parent = 3639.965; children = 1305.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3894.387 ; gain = 822.461 ; free physical = 82659 ; free virtual = 106158
Synthesis current peak Physical Memory [PSS] (MB): peak = 2932.864; parent = 2809.727; children = 123.138
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5199.766; parent = 3894.387; children = 1305.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3895.383 ; gain = 823.457 ; free physical = 82648 ; free virtual = 106147
Synthesis current peak Physical Memory [PSS] (MB): peak = 2933.044; parent = 2809.906; children = 123.138
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5200.766; parent = 3895.387; children = 1305.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3914.414 ; gain = 842.488 ; free physical = 82596 ; free virtual = 106095
Synthesis current peak Physical Memory [PSS] (MB): peak = 2933.899; parent = 2810.762; children = 123.138
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5219.797; parent = 3914.418; children = 1305.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 3920.355 ; gain = 848.430 ; free physical = 82037 ; free virtual = 105536
Synthesis current peak Physical Memory [PSS] (MB): peak = 2934.701; parent = 2810.901; children = 123.800
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5225.734; parent = 3920.355; children = 1305.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 3920.355 ; gain = 848.430 ; free physical = 82027 ; free virtual = 105526
Synthesis current peak Physical Memory [PSS] (MB): peak = 2934.704; parent = 2810.904; children = 123.800
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5225.734; parent = 3920.355; children = 1305.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 3920.355 ; gain = 848.430 ; free physical = 82013 ; free virtual = 105513
Synthesis current peak Physical Memory [PSS] (MB): peak = 2934.741; parent = 2810.941; children = 123.800
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5225.734; parent = 3920.355; children = 1305.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 3920.355 ; gain = 848.430 ; free physical = 82004 ; free virtual = 105503
Synthesis current peak Physical Memory [PSS] (MB): peak = 2934.762; parent = 2810.962; children = 123.800
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5225.734; parent = 3920.355; children = 1305.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 3920.355 ; gain = 848.430 ; free physical = 81996 ; free virtual = 105496
Synthesis current peak Physical Memory [PSS] (MB): peak = 2934.770; parent = 2810.970; children = 123.800
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5225.734; parent = 3920.355; children = 1305.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 3920.355 ; gain = 848.430 ; free physical = 81988 ; free virtual = 105487
Synthesis current peak Physical Memory [PSS] (MB): peak = 2934.780; parent = 2810.980; children = 123.800
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5225.734; parent = 3920.355; children = 1305.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     1|
|2     |LUT1   |     1|
|3     |LUT2   |    34|
|4     |LUT3   |    12|
|5     |LUT4   |    36|
|6     |LUT5   |    43|
|7     |LUT6   |    21|
|8     |FDRE   |   120|
|9     |FDSE   |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 3920.355 ; gain = 848.430 ; free physical = 81982 ; free virtual = 105481
Synthesis current peak Physical Memory [PSS] (MB): peak = 2934.818; parent = 2811.019; children = 123.800
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5225.734; parent = 3920.355; children = 1305.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 193 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 3920.355 ; gain = 728.840 ; free physical = 81954 ; free virtual = 105453
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 3920.359 ; gain = 848.430 ; free physical = 81949 ; free virtual = 105449
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3926.293 ; gain = 0.000 ; free physical = 82082 ; free virtual = 105581
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4004.863 ; gain = 0.000 ; free physical = 82291 ; free virtual = 105790
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c9d9d968
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 4004.863 ; gain = 2053.371 ; free physical = 82450 ; free virtual = 105950
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_53f9_bs_switch_1_0_synth_1/bd_53f9_bs_switch_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_53f9_bs_switch_1_0, cache-ID = f01bda99b38ee5a8
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_53f9_bs_switch_1_0_synth_1/bd_53f9_bs_switch_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_53f9_bs_switch_1_0_utilization_synth.rpt -pb bd_53f9_bs_switch_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 18:07:44 2023...
