#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x560253f87660 .scope module, "SOC_tb" "SOC_tb" 2 5;
 .timescale -9 -10;
v0x560253fc6df0_0 .var "CLK", 0 0;
v0x560253fc6f00_0 .net "LED", 7 0, L_0x560253fdec40;  1 drivers
v0x560253fc6fc0_0 .var "RST", 0 0;
v0x560253fc70b0_0 .var "RXD", 0 0;
L_0x7f9b3f2d0570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560253fc7150_0 .net "TXD", 0 0, L_0x7f9b3f2d0570;  1 drivers
S_0x560253f7f2e0 .scope module, "uut" "SOC" 2 12, 3 5 0, S_0x560253f87660;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /OUTPUT 8 "LED";
    .port_info 3 /INPUT 1 "RXD";
    .port_info 4 /OUTPUT 1 "TXD";
v0x560253fc6450_0 .net "CLK", 0 0, v0x560253fc6df0_0;  1 drivers
v0x560253fc6510_0 .net "LED", 7 0, L_0x560253fdec40;  alias, 1 drivers
v0x560253fc65d0_0 .net "RST", 0 0, v0x560253fc6fc0_0;  1 drivers
v0x560253fc66d0_0 .net "RXD", 0 0, v0x560253fc70b0_0;  1 drivers
v0x560253fc6770_0 .net "TXD", 0 0, L_0x7f9b3f2d0570;  alias, 1 drivers
v0x560253fc6860_0 .net "clk", 0 0, L_0x560253fded80;  1 drivers
v0x560253fc6900_0 .net "mem_addr", 31 0, L_0x560253fdd980;  1 drivers
v0x560253fc6a10_0 .net "mem_rdata", 31 0, v0x560253fc6270_0;  1 drivers
v0x560253fc6b20_0 .net "mem_rstrb", 0 0, L_0x560253fdeb00;  1 drivers
v0x560253fc6bc0_0 .net "resetn", 0 0, v0x560253fa9780_0;  1 drivers
v0x560253fc6cb0_0 .net "x1", 31 0, v0x560253fafd50_0;  1 drivers
L_0x560253fdec40 .part v0x560253fafd50_0, 0, 8;
S_0x560253f77f10 .scope module, "CK" "Clock" 3 44, 4 1 0, S_0x560253f7f2e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /OUTPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "resetn";
P_0x560253f27bc0 .param/l "DIV" 0 4 7, +C4<00000000000000000000000000000001>;
v0x560253f6e410_0 .net "CLK", 0 0, v0x560253fc6df0_0;  alias, 1 drivers
v0x560253f8ea20_0 .net "RST", 0 0, v0x560253fc6fc0_0;  alias, 1 drivers
v0x560253fa9600_0 .net "clk", 0 0, L_0x560253fded80;  alias, 1 drivers
v0x560253fa96a0_0 .var "counter", 1 0;
v0x560253fa9780_0 .var "resetn", 0 0;
E_0x560253ea3b60 .event posedge, v0x560253f6e410_0;
L_0x560253fded80 .part v0x560253fa96a0_0, 1, 1;
S_0x560253fa9910 .scope module, "CPU" "Processor" 3 26, 5 1 0, S_0x560253f7f2e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /OUTPUT 32 "mem_addr";
    .port_info 3 /INPUT 32 "mem_rdata";
    .port_info 4 /OUTPUT 1 "mem_rstrb";
    .port_info 5 /OUTPUT 32 "x1";
P_0x560253f93420 .param/l "EXECUTE" 1 5 111, +C4<00000000000000000000000000000011>;
P_0x560253f93460 .param/l "FETCH_INSTR" 1 5 108, +C4<00000000000000000000000000000000>;
P_0x560253f934a0 .param/l "FETCH_REGS" 1 5 110, +C4<00000000000000000000000000000010>;
P_0x560253f934e0 .param/l "WAIT_INSTR" 1 5 109, +C4<00000000000000000000000000000001>;
L_0x560253fdb940 .functor BUFZ 32, v0x560253faf5d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560253fdc1d0 .functor OR 1, L_0x560253fc7c00, L_0x560253fc79d0, C4<0>, C4<0>;
L_0x560253fdc3b0 .functor OR 1, L_0x560253fc72e0, L_0x560253fc7540, C4<0>, C4<0>;
L_0x560253fdd350 .functor OR 1, L_0x560253fdc3b0, L_0x560253fc7c00, C4<0>, C4<0>;
L_0x560253fdd440 .functor OR 1, L_0x560253fdd350, L_0x560253fc79d0, C4<0>, C4<0>;
L_0x560253fdd500 .functor OR 1, L_0x560253fdd440, L_0x560253fc8070, C4<0>, C4<0>;
L_0x560253fdd600 .functor OR 1, L_0x560253fdd500, L_0x560253fc7e40, C4<0>, C4<0>;
L_0x560253fdd6c0 .functor AND 1, L_0x560253fdd020, L_0x560253fdd600, C4<1>, C4<1>;
L_0x560253fdd820 .functor AND 1, L_0x560253fc7780, v0x560253fafaf0_0, C4<1>, C4<1>;
L_0x560253fdd980 .functor BUFZ 32, v0x560253faa0a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560253fa9dd0_0 .net "Bimm", 31 0, L_0x560253fda620;  1 drivers
v0x560253fa9ed0_0 .net "Iimm", 31 0, L_0x560253fd9240;  1 drivers
v0x560253fa9fb0_0 .net "Jimm", 31 0, L_0x560253fdaf90;  1 drivers
v0x560253faa0a0_0 .var "PC", 31 0;
v0x560253faa180 .array "RegisterBank", 31 0, 31 0;
v0x560253faa290_0 .net "Simm", 31 0, L_0x560253fd9c40;  1 drivers
v0x560253faa370_0 .net "Uimm", 31 0, L_0x560253fd8b90;  1 drivers
v0x560253faa450_0 .net *"_ivl_1", 6 0, L_0x560253fc7240;  1 drivers
v0x560253faa530_0 .net *"_ivl_101", 0 0, L_0x560253fda970;  1 drivers
v0x560253faa610_0 .net *"_ivl_102", 11 0, L_0x560253fdaa10;  1 drivers
v0x560253faa6f0_0 .net *"_ivl_105", 7 0, L_0x560253fdac50;  1 drivers
v0x560253faa7d0_0 .net *"_ivl_107", 0 0, L_0x560253fdacf0;  1 drivers
v0x560253faa8b0_0 .net *"_ivl_109", 9 0, L_0x560253fdaef0;  1 drivers
L_0x7f9b3f2d0378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560253faa990_0 .net/2u *"_ivl_110", 0 0, L_0x7f9b3f2d0378;  1 drivers
v0x560253faaa70_0 .net *"_ivl_129", 4 0, L_0x560253fdbd20;  1 drivers
v0x560253faab50_0 .net *"_ivl_13", 6 0, L_0x560253fc76b0;  1 drivers
v0x560253faac30_0 .net *"_ivl_131", 4 0, L_0x560253fdbe10;  1 drivers
v0x560253faad10_0 .net *"_ivl_135", 0 0, L_0x560253fdc1d0;  1 drivers
L_0x7f9b3f2d03c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560253faadd0_0 .net/2u *"_ivl_136", 31 0, L_0x7f9b3f2d03c0;  1 drivers
v0x560253faaeb0_0 .net *"_ivl_138", 31 0, L_0x560253fdc310;  1 drivers
L_0x7f9b3f2d00a8 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x560253faaf90_0 .net/2u *"_ivl_14", 6 0, L_0x7f9b3f2d00a8;  1 drivers
v0x560253fab070_0 .net *"_ivl_140", 31 0, L_0x560253fdc630;  1 drivers
v0x560253fab150_0 .net *"_ivl_142", 31 0, L_0x560253fdc770;  1 drivers
v0x560253fab230_0 .net *"_ivl_144", 31 0, L_0x560253fdca80;  1 drivers
v0x560253fab310_0 .net *"_ivl_148", 31 0, L_0x560253fdcf30;  1 drivers
L_0x7f9b3f2d0408 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560253fab3f0_0 .net *"_ivl_151", 29 0, L_0x7f9b3f2d0408;  1 drivers
L_0x7f9b3f2d0450 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560253fab4d0_0 .net/2u *"_ivl_152", 31 0, L_0x7f9b3f2d0450;  1 drivers
v0x560253fab5b0_0 .net *"_ivl_154", 0 0, L_0x560253fdd020;  1 drivers
v0x560253fab670_0 .net *"_ivl_157", 0 0, L_0x560253fdc3b0;  1 drivers
v0x560253fab730_0 .net *"_ivl_159", 0 0, L_0x560253fdd350;  1 drivers
v0x560253fab7f0_0 .net *"_ivl_161", 0 0, L_0x560253fdd440;  1 drivers
v0x560253fab8b0_0 .net *"_ivl_163", 0 0, L_0x560253fdd500;  1 drivers
v0x560253fab970_0 .net *"_ivl_165", 0 0, L_0x560253fdd600;  1 drivers
v0x560253fabc40_0 .net *"_ivl_169", 0 0, L_0x560253fdd820;  1 drivers
v0x560253fabd00_0 .net *"_ivl_170", 31 0, L_0x560253fdd8e0;  1 drivers
v0x560253fabde0_0 .net *"_ivl_172", 31 0, L_0x560253fdda40;  1 drivers
v0x560253fabec0_0 .net *"_ivl_174", 31 0, L_0x560253fddd70;  1 drivers
L_0x7f9b3f2d0498 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560253fabfa0_0 .net/2u *"_ivl_176", 31 0, L_0x7f9b3f2d0498;  1 drivers
v0x560253fac080_0 .net *"_ivl_178", 31 0, L_0x560253fdde60;  1 drivers
v0x560253fac160_0 .net *"_ivl_180", 31 0, L_0x560253fde160;  1 drivers
v0x560253fac240_0 .net *"_ivl_182", 31 0, L_0x560253fde250;  1 drivers
v0x560253fac320_0 .net *"_ivl_188", 31 0, L_0x560253fde7e0;  1 drivers
v0x560253fac400_0 .net *"_ivl_19", 6 0, L_0x560253fc7930;  1 drivers
L_0x7f9b3f2d04e0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560253fac4e0_0 .net *"_ivl_191", 29 0, L_0x7f9b3f2d04e0;  1 drivers
L_0x7f9b3f2d0528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560253fac5c0_0 .net/2u *"_ivl_192", 31 0, L_0x7f9b3f2d0528;  1 drivers
L_0x7f9b3f2d0018 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x560253fac6a0_0 .net/2u *"_ivl_2", 6 0, L_0x7f9b3f2d0018;  1 drivers
L_0x7f9b3f2d00f0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x560253fac780_0 .net/2u *"_ivl_20", 6 0, L_0x7f9b3f2d00f0;  1 drivers
v0x560253fac860_0 .net *"_ivl_25", 6 0, L_0x560253fc7b10;  1 drivers
L_0x7f9b3f2d0138 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x560253fac940_0 .net/2u *"_ivl_26", 6 0, L_0x7f9b3f2d0138;  1 drivers
v0x560253faca20_0 .net *"_ivl_31", 6 0, L_0x560253fc7da0;  1 drivers
L_0x7f9b3f2d0180 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x560253facb00_0 .net/2u *"_ivl_32", 6 0, L_0x7f9b3f2d0180;  1 drivers
v0x560253facbe0_0 .net *"_ivl_37", 6 0, L_0x560253fc7fd0;  1 drivers
L_0x7f9b3f2d01c8 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x560253faccc0_0 .net/2u *"_ivl_38", 6 0, L_0x7f9b3f2d01c8;  1 drivers
v0x560253facda0_0 .net *"_ivl_43", 6 0, L_0x560253fc8260;  1 drivers
L_0x7f9b3f2d0210 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x560253face80_0 .net/2u *"_ivl_44", 6 0, L_0x7f9b3f2d0210;  1 drivers
v0x560253facf60_0 .net *"_ivl_49", 6 0, L_0x560253fc8500;  1 drivers
L_0x7f9b3f2d0258 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x560253fad040_0 .net/2u *"_ivl_50", 6 0, L_0x7f9b3f2d0258;  1 drivers
v0x560253fad120_0 .net *"_ivl_55", 6 0, L_0x560253fc8760;  1 drivers
L_0x7f9b3f2d02a0 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0x560253fad200_0 .net/2u *"_ivl_56", 6 0, L_0x7f9b3f2d02a0;  1 drivers
v0x560253fad2e0_0 .net *"_ivl_61", 0 0, L_0x560253fc86c0;  1 drivers
v0x560253fad3c0_0 .net *"_ivl_63", 18 0, L_0x560253fc8a20;  1 drivers
L_0x7f9b3f2d02e8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x560253fad4a0_0 .net/2u *"_ivl_64", 11 0, L_0x7f9b3f2d02e8;  1 drivers
v0x560253fad580_0 .net *"_ivl_69", 0 0, L_0x560253fd8d50;  1 drivers
v0x560253fad660_0 .net *"_ivl_7", 6 0, L_0x560253fc7450;  1 drivers
v0x560253fad740_0 .net *"_ivl_70", 20 0, L_0x560253fd8ec0;  1 drivers
v0x560253fad820_0 .net *"_ivl_73", 10 0, L_0x560253fd90c0;  1 drivers
v0x560253fad900_0 .net *"_ivl_77", 0 0, L_0x560253fd9330;  1 drivers
v0x560253fad9e0_0 .net *"_ivl_78", 20 0, L_0x560253fd94c0;  1 drivers
L_0x7f9b3f2d0060 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x560253fadac0_0 .net/2u *"_ivl_8", 6 0, L_0x7f9b3f2d0060;  1 drivers
v0x560253fadba0_0 .net *"_ivl_81", 5 0, L_0x560253fd97c0;  1 drivers
v0x560253fadc80_0 .net *"_ivl_83", 4 0, L_0x560253fd9b70;  1 drivers
v0x560253fadd60_0 .net *"_ivl_87", 0 0, L_0x560253fd9ef0;  1 drivers
v0x560253fade40_0 .net *"_ivl_88", 19 0, L_0x560253fd9f90;  1 drivers
v0x560253fadf20_0 .net *"_ivl_91", 0 0, L_0x560253fda3b0;  1 drivers
v0x560253fae000_0 .net *"_ivl_93", 5 0, L_0x560253fda450;  1 drivers
v0x560253fae0e0_0 .net *"_ivl_95", 3 0, L_0x560253fda290;  1 drivers
L_0x7f9b3f2d0330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560253fae1c0_0 .net/2u *"_ivl_96", 0 0, L_0x7f9b3f2d0330;  1 drivers
v0x560253fae2a0_0 .net "aluIn1", 31 0, L_0x560253fdb940;  1 drivers
v0x560253fae380_0 .net "aluIn2", 31 0, L_0x560253fdba10;  1 drivers
v0x560253fae460_0 .var "aluOut", 31 0;
v0x560253fae540_0 .net "clk", 0 0, L_0x560253fded80;  alias, 1 drivers
v0x560253fae5e0_0 .net "funct3", 2 0, L_0x560253fdb670;  1 drivers
v0x560253fae6a0_0 .net "funct7", 6 0, L_0x560253fdb8a0;  1 drivers
v0x560253fae780_0 .var/i "i", 31 0;
v0x560253fae860_0 .var "instr", 31 0;
v0x560253fae940_0 .net "isALUimm", 0 0, L_0x560253fc7540;  1 drivers
v0x560253faea00_0 .net "isALUreg", 0 0, L_0x560253fc72e0;  1 drivers
v0x560253faeac0_0 .net "isAUIPC", 0 0, L_0x560253fc7e40;  1 drivers
v0x560253faeb80_0 .net "isBranch", 0 0, L_0x560253fc7780;  1 drivers
v0x560253faec40_0 .net "isJAL", 0 0, L_0x560253fc7c00;  1 drivers
v0x560253faed00_0 .net "isJALR", 0 0, L_0x560253fc79d0;  1 drivers
v0x560253faedc0_0 .net "isLUI", 0 0, L_0x560253fc8070;  1 drivers
v0x560253faee80_0 .net "isLoad", 0 0, L_0x560253fc8300;  1 drivers
v0x560253faef40_0 .net "isSYSTEM", 0 0, L_0x560253fc8800;  1 drivers
v0x560253faf000_0 .net "isStore", 0 0, L_0x560253fc85a0;  1 drivers
v0x560253faf0c0_0 .net "mem_addr", 31 0, L_0x560253fdd980;  alias, 1 drivers
v0x560253faf1a0_0 .net "mem_rdata", 31 0, v0x560253fc6270_0;  alias, 1 drivers
v0x560253faf280_0 .net "mem_rstrb", 0 0, L_0x560253fdeb00;  alias, 1 drivers
v0x560253faf340_0 .net "nextPC", 31 0, L_0x560253fde5f0;  1 drivers
v0x560253faf420_0 .net "rdId", 4 0, L_0x560253fdb5d0;  1 drivers
v0x560253faf500_0 .net "resetn", 0 0, v0x560253fa9780_0;  alias, 1 drivers
v0x560253faf5d0_0 .var "rs1", 31 0;
v0x560253faf690_0 .net "rs1Id", 4 0, L_0x560253fdb310;  1 drivers
v0x560253faf770_0 .var "rs2", 31 0;
v0x560253faf850_0 .net "rs2Id", 4 0, L_0x560253fdb3b0;  1 drivers
v0x560253faf930_0 .net "shamt", 4 0, L_0x560253fdc060;  1 drivers
v0x560253fafa10_0 .var "state", 1 0;
v0x560253fafaf0_0 .var "takeBranch", 0 0;
v0x560253fafbb0_0 .net "writeBackData", 31 0, L_0x560253fdcbc0;  1 drivers
v0x560253fafc90_0 .net "writeBackEn", 0 0, L_0x560253fdd6c0;  1 drivers
v0x560253fafd50_0 .var "x1", 31 0;
E_0x560253ea3e30 .event posedge, v0x560253fa9600_0;
E_0x560253e8ed10 .event edge, v0x560253fae5e0_0, v0x560253faf5d0_0, v0x560253faf770_0;
E_0x560253f932b0/0 .event edge, v0x560253fae5e0_0, v0x560253fae6a0_0, v0x560253fae860_0, v0x560253fae2a0_0;
E_0x560253f932b0/1 .event edge, v0x560253fae380_0, v0x560253faf930_0;
E_0x560253f932b0 .event/or E_0x560253f932b0/0, E_0x560253f932b0/1;
L_0x560253fc7240 .part v0x560253fae860_0, 0, 7;
L_0x560253fc72e0 .cmp/eq 7, L_0x560253fc7240, L_0x7f9b3f2d0018;
L_0x560253fc7450 .part v0x560253fae860_0, 0, 7;
L_0x560253fc7540 .cmp/eq 7, L_0x560253fc7450, L_0x7f9b3f2d0060;
L_0x560253fc76b0 .part v0x560253fae860_0, 0, 7;
L_0x560253fc7780 .cmp/eq 7, L_0x560253fc76b0, L_0x7f9b3f2d00a8;
L_0x560253fc7930 .part v0x560253fae860_0, 0, 7;
L_0x560253fc79d0 .cmp/eq 7, L_0x560253fc7930, L_0x7f9b3f2d00f0;
L_0x560253fc7b10 .part v0x560253fae860_0, 0, 7;
L_0x560253fc7c00 .cmp/eq 7, L_0x560253fc7b10, L_0x7f9b3f2d0138;
L_0x560253fc7da0 .part v0x560253fae860_0, 0, 7;
L_0x560253fc7e40 .cmp/eq 7, L_0x560253fc7da0, L_0x7f9b3f2d0180;
L_0x560253fc7fd0 .part v0x560253fae860_0, 0, 7;
L_0x560253fc8070 .cmp/eq 7, L_0x560253fc7fd0, L_0x7f9b3f2d01c8;
L_0x560253fc8260 .part v0x560253fae860_0, 0, 7;
L_0x560253fc8300 .cmp/eq 7, L_0x560253fc8260, L_0x7f9b3f2d0210;
L_0x560253fc8500 .part v0x560253fae860_0, 0, 7;
L_0x560253fc85a0 .cmp/eq 7, L_0x560253fc8500, L_0x7f9b3f2d0258;
L_0x560253fc8760 .part v0x560253fae860_0, 0, 7;
L_0x560253fc8800 .cmp/eq 7, L_0x560253fc8760, L_0x7f9b3f2d02a0;
L_0x560253fc86c0 .part v0x560253fae860_0, 31, 1;
L_0x560253fc8a20 .part v0x560253fae860_0, 12, 19;
L_0x560253fd8b90 .concat [ 12 19 1 0], L_0x7f9b3f2d02e8, L_0x560253fc8a20, L_0x560253fc86c0;
L_0x560253fd8d50 .part v0x560253fae860_0, 31, 1;
LS_0x560253fd8ec0_0_0 .concat [ 1 1 1 1], L_0x560253fd8d50, L_0x560253fd8d50, L_0x560253fd8d50, L_0x560253fd8d50;
LS_0x560253fd8ec0_0_4 .concat [ 1 1 1 1], L_0x560253fd8d50, L_0x560253fd8d50, L_0x560253fd8d50, L_0x560253fd8d50;
LS_0x560253fd8ec0_0_8 .concat [ 1 1 1 1], L_0x560253fd8d50, L_0x560253fd8d50, L_0x560253fd8d50, L_0x560253fd8d50;
LS_0x560253fd8ec0_0_12 .concat [ 1 1 1 1], L_0x560253fd8d50, L_0x560253fd8d50, L_0x560253fd8d50, L_0x560253fd8d50;
LS_0x560253fd8ec0_0_16 .concat [ 1 1 1 1], L_0x560253fd8d50, L_0x560253fd8d50, L_0x560253fd8d50, L_0x560253fd8d50;
LS_0x560253fd8ec0_0_20 .concat [ 1 0 0 0], L_0x560253fd8d50;
LS_0x560253fd8ec0_1_0 .concat [ 4 4 4 4], LS_0x560253fd8ec0_0_0, LS_0x560253fd8ec0_0_4, LS_0x560253fd8ec0_0_8, LS_0x560253fd8ec0_0_12;
LS_0x560253fd8ec0_1_4 .concat [ 4 1 0 0], LS_0x560253fd8ec0_0_16, LS_0x560253fd8ec0_0_20;
L_0x560253fd8ec0 .concat [ 16 5 0 0], LS_0x560253fd8ec0_1_0, LS_0x560253fd8ec0_1_4;
L_0x560253fd90c0 .part v0x560253fae860_0, 20, 11;
L_0x560253fd9240 .concat [ 11 21 0 0], L_0x560253fd90c0, L_0x560253fd8ec0;
L_0x560253fd9330 .part v0x560253fae860_0, 31, 1;
LS_0x560253fd94c0_0_0 .concat [ 1 1 1 1], L_0x560253fd9330, L_0x560253fd9330, L_0x560253fd9330, L_0x560253fd9330;
LS_0x560253fd94c0_0_4 .concat [ 1 1 1 1], L_0x560253fd9330, L_0x560253fd9330, L_0x560253fd9330, L_0x560253fd9330;
LS_0x560253fd94c0_0_8 .concat [ 1 1 1 1], L_0x560253fd9330, L_0x560253fd9330, L_0x560253fd9330, L_0x560253fd9330;
LS_0x560253fd94c0_0_12 .concat [ 1 1 1 1], L_0x560253fd9330, L_0x560253fd9330, L_0x560253fd9330, L_0x560253fd9330;
LS_0x560253fd94c0_0_16 .concat [ 1 1 1 1], L_0x560253fd9330, L_0x560253fd9330, L_0x560253fd9330, L_0x560253fd9330;
LS_0x560253fd94c0_0_20 .concat [ 1 0 0 0], L_0x560253fd9330;
LS_0x560253fd94c0_1_0 .concat [ 4 4 4 4], LS_0x560253fd94c0_0_0, LS_0x560253fd94c0_0_4, LS_0x560253fd94c0_0_8, LS_0x560253fd94c0_0_12;
LS_0x560253fd94c0_1_4 .concat [ 4 1 0 0], LS_0x560253fd94c0_0_16, LS_0x560253fd94c0_0_20;
L_0x560253fd94c0 .concat [ 16 5 0 0], LS_0x560253fd94c0_1_0, LS_0x560253fd94c0_1_4;
L_0x560253fd97c0 .part v0x560253fae860_0, 25, 6;
L_0x560253fd9b70 .part v0x560253fae860_0, 7, 5;
L_0x560253fd9c40 .concat [ 5 6 21 0], L_0x560253fd9b70, L_0x560253fd97c0, L_0x560253fd94c0;
L_0x560253fd9ef0 .part v0x560253fae860_0, 31, 1;
LS_0x560253fd9f90_0_0 .concat [ 1 1 1 1], L_0x560253fd9ef0, L_0x560253fd9ef0, L_0x560253fd9ef0, L_0x560253fd9ef0;
LS_0x560253fd9f90_0_4 .concat [ 1 1 1 1], L_0x560253fd9ef0, L_0x560253fd9ef0, L_0x560253fd9ef0, L_0x560253fd9ef0;
LS_0x560253fd9f90_0_8 .concat [ 1 1 1 1], L_0x560253fd9ef0, L_0x560253fd9ef0, L_0x560253fd9ef0, L_0x560253fd9ef0;
LS_0x560253fd9f90_0_12 .concat [ 1 1 1 1], L_0x560253fd9ef0, L_0x560253fd9ef0, L_0x560253fd9ef0, L_0x560253fd9ef0;
LS_0x560253fd9f90_0_16 .concat [ 1 1 1 1], L_0x560253fd9ef0, L_0x560253fd9ef0, L_0x560253fd9ef0, L_0x560253fd9ef0;
LS_0x560253fd9f90_1_0 .concat [ 4 4 4 4], LS_0x560253fd9f90_0_0, LS_0x560253fd9f90_0_4, LS_0x560253fd9f90_0_8, LS_0x560253fd9f90_0_12;
LS_0x560253fd9f90_1_4 .concat [ 4 0 0 0], LS_0x560253fd9f90_0_16;
L_0x560253fd9f90 .concat [ 16 4 0 0], LS_0x560253fd9f90_1_0, LS_0x560253fd9f90_1_4;
L_0x560253fda3b0 .part v0x560253fae860_0, 7, 1;
L_0x560253fda450 .part v0x560253fae860_0, 25, 6;
L_0x560253fda290 .part v0x560253fae860_0, 8, 4;
LS_0x560253fda620_0_0 .concat [ 1 4 6 1], L_0x7f9b3f2d0330, L_0x560253fda290, L_0x560253fda450, L_0x560253fda3b0;
LS_0x560253fda620_0_4 .concat [ 20 0 0 0], L_0x560253fd9f90;
L_0x560253fda620 .concat [ 12 20 0 0], LS_0x560253fda620_0_0, LS_0x560253fda620_0_4;
L_0x560253fda970 .part v0x560253fae860_0, 31, 1;
LS_0x560253fdaa10_0_0 .concat [ 1 1 1 1], L_0x560253fda970, L_0x560253fda970, L_0x560253fda970, L_0x560253fda970;
LS_0x560253fdaa10_0_4 .concat [ 1 1 1 1], L_0x560253fda970, L_0x560253fda970, L_0x560253fda970, L_0x560253fda970;
LS_0x560253fdaa10_0_8 .concat [ 1 1 1 1], L_0x560253fda970, L_0x560253fda970, L_0x560253fda970, L_0x560253fda970;
L_0x560253fdaa10 .concat [ 4 4 4 0], LS_0x560253fdaa10_0_0, LS_0x560253fdaa10_0_4, LS_0x560253fdaa10_0_8;
L_0x560253fdac50 .part v0x560253fae860_0, 12, 8;
L_0x560253fdacf0 .part v0x560253fae860_0, 20, 1;
L_0x560253fdaef0 .part v0x560253fae860_0, 21, 10;
LS_0x560253fdaf90_0_0 .concat [ 1 10 1 8], L_0x7f9b3f2d0378, L_0x560253fdaef0, L_0x560253fdacf0, L_0x560253fdac50;
LS_0x560253fdaf90_0_4 .concat [ 12 0 0 0], L_0x560253fdaa10;
L_0x560253fdaf90 .concat [ 20 12 0 0], LS_0x560253fdaf90_0_0, LS_0x560253fdaf90_0_4;
L_0x560253fdb310 .part v0x560253fae860_0, 15, 5;
L_0x560253fdb3b0 .part v0x560253fae860_0, 20, 5;
L_0x560253fdb5d0 .part v0x560253fae860_0, 7, 5;
L_0x560253fdb670 .part v0x560253fae860_0, 12, 3;
L_0x560253fdb8a0 .part v0x560253fae860_0, 25, 7;
L_0x560253fdba10 .functor MUXZ 32, L_0x560253fd9240, v0x560253faf770_0, L_0x560253fc72e0, C4<>;
L_0x560253fdbd20 .part v0x560253faf770_0, 0, 5;
L_0x560253fdbe10 .part v0x560253fae860_0, 20, 5;
L_0x560253fdc060 .functor MUXZ 5, L_0x560253fdbe10, L_0x560253fdbd20, L_0x560253fc72e0, C4<>;
L_0x560253fdc310 .arith/sum 32, v0x560253faa0a0_0, L_0x7f9b3f2d03c0;
L_0x560253fdc630 .arith/sum 32, v0x560253faa0a0_0, L_0x560253fd8b90;
L_0x560253fdc770 .functor MUXZ 32, v0x560253fae460_0, L_0x560253fdc630, L_0x560253fc7e40, C4<>;
L_0x560253fdca80 .functor MUXZ 32, L_0x560253fdc770, L_0x560253fd8b90, L_0x560253fc8070, C4<>;
L_0x560253fdcbc0 .functor MUXZ 32, L_0x560253fdca80, L_0x560253fdc310, L_0x560253fdc1d0, C4<>;
L_0x560253fdcf30 .concat [ 2 30 0 0], v0x560253fafa10_0, L_0x7f9b3f2d0408;
L_0x560253fdd020 .cmp/eq 32, L_0x560253fdcf30, L_0x7f9b3f2d0450;
L_0x560253fdd8e0 .arith/sum 32, v0x560253faa0a0_0, L_0x560253fda620;
L_0x560253fdda40 .arith/sum 32, v0x560253faa0a0_0, L_0x560253fdaf90;
L_0x560253fddd70 .arith/sum 32, v0x560253faf5d0_0, L_0x560253fd9240;
L_0x560253fdde60 .arith/sum 32, v0x560253faa0a0_0, L_0x7f9b3f2d0498;
L_0x560253fde160 .functor MUXZ 32, L_0x560253fdde60, L_0x560253fddd70, L_0x560253fc79d0, C4<>;
L_0x560253fde250 .functor MUXZ 32, L_0x560253fde160, L_0x560253fdda40, L_0x560253fc7c00, C4<>;
L_0x560253fde5f0 .functor MUXZ 32, L_0x560253fde250, L_0x560253fdd8e0, L_0x560253fdd820, C4<>;
L_0x560253fde7e0 .concat [ 2 30 0 0], v0x560253fafa10_0, L_0x7f9b3f2d04e0;
L_0x560253fdeb00 .cmp/eq 32, L_0x560253fde7e0, L_0x7f9b3f2d0528;
S_0x560253fafef0 .scope module, "RAM" "Memory" 3 18, 6 1 0, S_0x560253f7f2e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "mem_addr";
    .port_info 2 /OUTPUT 32 "mem_rdata";
    .port_info 3 /INPUT 1 "mem_rstrb";
P_0x560253fb00b0 .param/l "NOP_CODEOP" 1 7 61, C4<00000000000000000000000000110011>;
P_0x560253fb00f0 .param/l "a0" 1 7 665, +C4<00000000000000000000000000001010>;
P_0x560253fb0130 .param/l "a1" 1 7 666, +C4<00000000000000000000000000001011>;
P_0x560253fb0170 .param/l "a2" 1 7 667, +C4<00000000000000000000000000001100>;
P_0x560253fb01b0 .param/l "a3" 1 7 668, +C4<00000000000000000000000000001101>;
P_0x560253fb01f0 .param/l "a4" 1 7 669, +C4<00000000000000000000000000001110>;
P_0x560253fb0230 .param/l "a5" 1 7 670, +C4<00000000000000000000000000001111>;
P_0x560253fb0270 .param/l "a6" 1 7 671, +C4<00000000000000000000000000010000>;
P_0x560253fb02b0 .param/l "a7" 1 7 672, +C4<00000000000000000000000000010001>;
P_0x560253fb02f0 .param/l "fp" 1 7 662, +C4<00000000000000000000000000001000>;
P_0x560253fb0330 .param/l "gp" 1 7 657, +C4<00000000000000000000000000000011>;
P_0x560253fb0370 .param/l "ra" 1 7 655, +C4<00000000000000000000000000000001>;
P_0x560253fb03b0 .param/l "s0" 1 7 663, +C4<00000000000000000000000000001000>;
P_0x560253fb03f0 .param/l "s1" 1 7 664, +C4<00000000000000000000000000001001>;
P_0x560253fb0430 .param/l "s10" 1 7 681, +C4<00000000000000000000000000011010>;
P_0x560253fb0470 .param/l "s11" 1 7 682, +C4<00000000000000000000000000011011>;
P_0x560253fb04b0 .param/l "s2" 1 7 673, +C4<00000000000000000000000000010010>;
P_0x560253fb04f0 .param/l "s3" 1 7 674, +C4<00000000000000000000000000010011>;
P_0x560253fb0530 .param/l "s4" 1 7 675, +C4<00000000000000000000000000010100>;
P_0x560253fb0570 .param/l "s5" 1 7 676, +C4<00000000000000000000000000010101>;
P_0x560253fb05b0 .param/l "s6" 1 7 677, +C4<00000000000000000000000000010110>;
P_0x560253fb05f0 .param/l "s7" 1 7 678, +C4<00000000000000000000000000010111>;
P_0x560253fb0630 .param/l "s8" 1 7 679, +C4<00000000000000000000000000011000>;
P_0x560253fb0670 .param/l "s9" 1 7 680, +C4<00000000000000000000000000011001>;
P_0x560253fb06b0 .param/l "sp" 1 7 656, +C4<00000000000000000000000000000010>;
P_0x560253fb06f0 .param/l "t0" 1 7 659, +C4<00000000000000000000000000000101>;
P_0x560253fb0730 .param/l "t1" 1 7 660, +C4<00000000000000000000000000000110>;
P_0x560253fb0770 .param/l "t2" 1 7 661, +C4<00000000000000000000000000000111>;
P_0x560253fb07b0 .param/l "t3" 1 7 683, +C4<00000000000000000000000000011100>;
P_0x560253fb07f0 .param/l "t4" 1 7 684, +C4<00000000000000000000000000011101>;
P_0x560253fb0830 .param/l "t5" 1 7 685, +C4<00000000000000000000000000011110>;
P_0x560253fb0870 .param/l "t6" 1 7 686, +C4<00000000000000000000000000011111>;
P_0x560253fb08b0 .param/l "tp" 1 7 658, +C4<00000000000000000000000000000100>;
P_0x560253fb08f0 .param/l "x0" 1 7 54, +C4<00000000000000000000000000000000>;
P_0x560253fb0930 .param/l "x1" 1 7 54, +C4<00000000000000000000000000000001>;
P_0x560253fb0970 .param/l "x10" 1 7 55, +C4<00000000000000000000000000001010>;
P_0x560253fb09b0 .param/l "x11" 1 7 55, +C4<00000000000000000000000000001011>;
P_0x560253fb09f0 .param/l "x12" 1 7 55, +C4<00000000000000000000000000001100>;
P_0x560253fb0a30 .param/l "x13" 1 7 55, +C4<00000000000000000000000000001101>;
P_0x560253fb0a70 .param/l "x14" 1 7 55, +C4<00000000000000000000000000001110>;
P_0x560253fb0ab0 .param/l "x15" 1 7 55, +C4<00000000000000000000000000001111>;
P_0x560253fb0af0 .param/l "x16" 1 7 56, +C4<00000000000000000000000000010000>;
P_0x560253fb0b30 .param/l "x17" 1 7 56, +C4<00000000000000000000000000010001>;
P_0x560253fb0b70 .param/l "x18" 1 7 56, +C4<00000000000000000000000000010010>;
P_0x560253fb0bb0 .param/l "x19" 1 7 56, +C4<00000000000000000000000000010011>;
P_0x560253fb0bf0 .param/l "x2" 1 7 54, +C4<00000000000000000000000000000010>;
P_0x560253fb0c30 .param/l "x20" 1 7 56, +C4<00000000000000000000000000010100>;
P_0x560253fb0c70 .param/l "x21" 1 7 56, +C4<00000000000000000000000000010101>;
P_0x560253fb0cb0 .param/l "x22" 1 7 56, +C4<00000000000000000000000000010110>;
P_0x560253fb0cf0 .param/l "x23" 1 7 56, +C4<00000000000000000000000000010111>;
P_0x560253fb0d30 .param/l "x24" 1 7 57, +C4<00000000000000000000000000011000>;
P_0x560253fb0d70 .param/l "x25" 1 7 57, +C4<00000000000000000000000000011001>;
P_0x560253fb0db0 .param/l "x26" 1 7 57, +C4<00000000000000000000000000011010>;
P_0x560253fb0df0 .param/l "x27" 1 7 57, +C4<00000000000000000000000000011011>;
P_0x560253fb0e30 .param/l "x28" 1 7 57, +C4<00000000000000000000000000011100>;
P_0x560253fb0e70 .param/l "x29" 1 7 57, +C4<00000000000000000000000000011101>;
P_0x560253fb0eb0 .param/l "x3" 1 7 54, +C4<00000000000000000000000000000011>;
P_0x560253fb0ef0 .param/l "x30" 1 7 57, +C4<00000000000000000000000000011110>;
P_0x560253fb0f30 .param/l "x31" 1 7 57, +C4<00000000000000000000000000011111>;
P_0x560253fb0f70 .param/l "x4" 1 7 54, +C4<00000000000000000000000000000100>;
P_0x560253fb0fb0 .param/l "x5" 1 7 54, +C4<00000000000000000000000000000101>;
P_0x560253fb0ff0 .param/l "x6" 1 7 54, +C4<00000000000000000000000000000110>;
P_0x560253fb1030 .param/l "x7" 1 7 54, +C4<00000000000000000000000000000111>;
P_0x560253fb1070 .param/l "x8" 1 7 55, +C4<00000000000000000000000000001000>;
P_0x560253fb10b0 .param/l "x9" 1 7 55, +C4<00000000000000000000000000001001>;
P_0x560253fb10f0 .param/l "zero" 1 7 654, +C4<00000000000000000000000000000000>;
v0x560253fc5ce0_0 .var/i "ASMerror", 31 0;
v0x560253fc5de0_0 .var/i "L0_", 31 0;
v0x560253fc5ec0 .array "MEM", 255 0, 31 0;
v0x560253fc5f90_0 .net "clk", 0 0, L_0x560253fded80;  alias, 1 drivers
v0x560253fc6080_0 .var/i "memPC", 31 0;
v0x560253fc61b0_0 .net "mem_addr", 31 0, L_0x560253fdd980;  alias, 1 drivers
v0x560253fc6270_0 .var "mem_rdata", 31 0;
v0x560253fc6310_0 .net "mem_rstrb", 0 0, L_0x560253fdeb00;  alias, 1 drivers
S_0x560253fb3270 .scope task, "ADD" "ADD" 7 83, 7 83 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fb3450_0 .var "rd", 4 0;
v0x560253fb3550_0 .var "rs1", 4 0;
v0x560253fb3630_0 .var "rs2", 4 0;
TD_SOC_tb.uut.RAM.ADD ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x560253fbfd00_0, 0, 7;
    %load/vec4 v0x560253fb3450_0;
    %store/vec4 v0x560253fbfdf0_0, 0, 5;
    %load/vec4 v0x560253fb3550_0;
    %store/vec4 v0x560253fbfed0_0, 0, 5;
    %load/vec4 v0x560253fb3630_0;
    %store/vec4 v0x560253fc0000_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560253fbfb20_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x560253fbfc20_0, 0, 7;
    %fork TD_SOC_tb.uut.RAM.RType, S_0x560253fbf940;
    %join;
    %end;
S_0x560253fb3720 .scope task, "ADDI" "ADDI" 7 172, 7 172 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fb3920_0 .var "imm", 31 0;
v0x560253fb3a00_0 .var "rd", 4 0;
v0x560253fb3ae0_0 .var "rs1", 4 0;
TD_SOC_tb.uut.RAM.ADDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x560253fbac40_0, 0, 7;
    %load/vec4 v0x560253fb3a00_0;
    %store/vec4 v0x560253fbad30_0, 0, 5;
    %load/vec4 v0x560253fb3ae0_0;
    %store/vec4 v0x560253fbae10_0, 0, 5;
    %load/vec4 v0x560253fb3920_0;
    %store/vec4 v0x560253fbab60_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560253fbaa60_0, 0, 3;
    %fork TD_SOC_tb.uut.RAM.IType, S_0x560253fba880;
    %join;
    %end;
S_0x560253fb3bd0 .scope task, "AND" "AND" 7 146, 7 146 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fb3de0_0 .var "rd", 4 0;
v0x560253fb3ec0_0 .var "rs1", 4 0;
v0x560253fb3fa0_0 .var "rs2", 4 0;
TD_SOC_tb.uut.RAM.AND ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x560253fbfd00_0, 0, 7;
    %load/vec4 v0x560253fb3de0_0;
    %store/vec4 v0x560253fbfdf0_0, 0, 5;
    %load/vec4 v0x560253fb3ec0_0;
    %store/vec4 v0x560253fbfed0_0, 0, 5;
    %load/vec4 v0x560253fb3fa0_0;
    %store/vec4 v0x560253fc0000_0, 0, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x560253fbfb20_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x560253fbfc20_0, 0, 7;
    %fork TD_SOC_tb.uut.RAM.RType, S_0x560253fbf940;
    %join;
    %end;
S_0x560253fb4090 .scope task, "ANDI" "ANDI" 7 217, 7 217 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fb4270_0 .var "imm", 31 0;
v0x560253fb4370_0 .var "rd", 4 0;
v0x560253fb4450_0 .var "rs1", 4 0;
TD_SOC_tb.uut.RAM.ANDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x560253fbac40_0, 0, 7;
    %load/vec4 v0x560253fb4370_0;
    %store/vec4 v0x560253fbad30_0, 0, 5;
    %load/vec4 v0x560253fb4450_0;
    %store/vec4 v0x560253fbae10_0, 0, 5;
    %load/vec4 v0x560253fb4270_0;
    %store/vec4 v0x560253fbab60_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x560253fbaa60_0, 0, 3;
    %fork TD_SOC_tb.uut.RAM.IType, S_0x560253fba880;
    %join;
    %end;
S_0x560253fb4540 .scope task, "AUIPC" "AUIPC" 7 387, 7 387 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fb4770_0 .var "imm", 31 0;
v0x560253fb4870_0 .var "rd", 4 0;
TD_SOC_tb.uut.RAM.AUIPC ;
    %pushi/vec4 23, 0, 7;
    %store/vec4 v0x560253fc4fd0_0, 0, 7;
    %load/vec4 v0x560253fb4870_0;
    %store/vec4 v0x560253fc50b0_0, 0, 5;
    %load/vec4 v0x560253fb4770_0;
    %store/vec4 v0x560253fc4ed0_0, 0, 32;
    %fork TD_SOC_tb.uut.RAM.UType, S_0x560253fc48e0;
    %join;
    %end;
S_0x560253fb4950 .scope task, "BEQ" "BEQ" 7 309, 7 309 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fb4b30_0 .var "imm", 31 0;
v0x560253fb4c30_0 .var "rs1", 4 0;
v0x560253fb4d10_0 .var "rs2", 4 0;
TD_SOC_tb.uut.RAM.BEQ ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x560253fb74e0_0, 0, 7;
    %load/vec4 v0x560253fb4c30_0;
    %store/vec4 v0x560253fb75d0_0, 0, 5;
    %load/vec4 v0x560253fb4d10_0;
    %store/vec4 v0x560253fb76b0_0, 0, 5;
    %load/vec4 v0x560253fb4b30_0;
    %store/vec4 v0x560253fb7400_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560253fb7300_0, 0, 3;
    %fork TD_SOC_tb.uut.RAM.BType, S_0x560253fb7120;
    %join;
    %end;
S_0x560253fb4dd0 .scope task, "BEQZ" "BEQZ" 7 758, 7 758 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fb4fb0_0 .var "imm", 31 0;
v0x560253fb50b0_0 .var "rs1", 4 0;
TD_SOC_tb.uut.RAM.BEQZ ;
    %load/vec4 v0x560253fb50b0_0;
    %store/vec4 v0x560253fb4c30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560253fb4d10_0, 0, 5;
    %load/vec4 v0x560253fb4fb0_0;
    %store/vec4 v0x560253fb4b30_0, 0, 32;
    %fork TD_SOC_tb.uut.RAM.BEQ, S_0x560253fb4950;
    %join;
    %end;
S_0x560253fb5190 .scope task, "BGE" "BGE" 7 336, 7 336 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fb5370_0 .var "imm", 31 0;
v0x560253fb5470_0 .var "rs1", 4 0;
v0x560253fb5550_0 .var "rs2", 4 0;
TD_SOC_tb.uut.RAM.BGE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x560253fb74e0_0, 0, 7;
    %load/vec4 v0x560253fb5470_0;
    %store/vec4 v0x560253fb75d0_0, 0, 5;
    %load/vec4 v0x560253fb5550_0;
    %store/vec4 v0x560253fb76b0_0, 0, 5;
    %load/vec4 v0x560253fb5370_0;
    %store/vec4 v0x560253fb7400_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x560253fb7300_0, 0, 3;
    %fork TD_SOC_tb.uut.RAM.BType, S_0x560253fb7120;
    %join;
    %end;
S_0x560253fb5640 .scope task, "BGEU" "BGEU" 7 354, 7 354 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fb5820_0 .var "imm", 31 0;
v0x560253fb5920_0 .var "rs1", 4 0;
v0x560253fb5a00_0 .var "rs2", 4 0;
TD_SOC_tb.uut.RAM.BGEU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x560253fb74e0_0, 0, 7;
    %load/vec4 v0x560253fb5920_0;
    %store/vec4 v0x560253fb75d0_0, 0, 5;
    %load/vec4 v0x560253fb5a00_0;
    %store/vec4 v0x560253fb76b0_0, 0, 5;
    %load/vec4 v0x560253fb5820_0;
    %store/vec4 v0x560253fb7400_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x560253fb7300_0, 0, 3;
    %fork TD_SOC_tb.uut.RAM.BType, S_0x560253fb7120;
    %join;
    %end;
S_0x560253fb5af0 .scope task, "BGT" "BGT" 7 774, 7 774 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fb5c80_0 .var "imm", 31 0;
v0x560253fb5d80_0 .var "rs1", 4 0;
v0x560253fb5e60_0 .var "rs2", 4 0;
TD_SOC_tb.uut.RAM.BGT ;
    %load/vec4 v0x560253fb5e60_0;
    %store/vec4 v0x560253fb6230_0, 0, 5;
    %load/vec4 v0x560253fb5d80_0;
    %store/vec4 v0x560253fb6310_0, 0, 5;
    %load/vec4 v0x560253fb5c80_0;
    %store/vec4 v0x560253fb6130_0, 0, 32;
    %fork TD_SOC_tb.uut.RAM.BLT, S_0x560253fb5f50;
    %join;
    %end;
S_0x560253fb5f50 .scope task, "BLT" "BLT" 7 327, 7 327 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fb6130_0 .var "imm", 31 0;
v0x560253fb6230_0 .var "rs1", 4 0;
v0x560253fb6310_0 .var "rs2", 4 0;
TD_SOC_tb.uut.RAM.BLT ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x560253fb74e0_0, 0, 7;
    %load/vec4 v0x560253fb6230_0;
    %store/vec4 v0x560253fb75d0_0, 0, 5;
    %load/vec4 v0x560253fb6310_0;
    %store/vec4 v0x560253fb76b0_0, 0, 5;
    %load/vec4 v0x560253fb6130_0;
    %store/vec4 v0x560253fb7400_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x560253fb7300_0, 0, 3;
    %fork TD_SOC_tb.uut.RAM.BType, S_0x560253fb7120;
    %join;
    %end;
S_0x560253fb6400 .scope task, "BLTU" "BLTU" 7 345, 7 345 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fb65e0_0 .var "imm", 31 0;
v0x560253fb66e0_0 .var "rs1", 4 0;
v0x560253fb67c0_0 .var "rs2", 4 0;
TD_SOC_tb.uut.RAM.BLTU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x560253fb74e0_0, 0, 7;
    %load/vec4 v0x560253fb66e0_0;
    %store/vec4 v0x560253fb75d0_0, 0, 5;
    %load/vec4 v0x560253fb67c0_0;
    %store/vec4 v0x560253fb76b0_0, 0, 5;
    %load/vec4 v0x560253fb65e0_0;
    %store/vec4 v0x560253fb7400_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x560253fb7300_0, 0, 3;
    %fork TD_SOC_tb.uut.RAM.BType, S_0x560253fb7120;
    %join;
    %end;
S_0x560253fb68b0 .scope task, "BNE" "BNE" 7 318, 7 318 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fb6a90_0 .var "imm", 31 0;
v0x560253fb6b90_0 .var "rs1", 4 0;
v0x560253fb6c70_0 .var "rs2", 4 0;
TD_SOC_tb.uut.RAM.BNE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x560253fb74e0_0, 0, 7;
    %load/vec4 v0x560253fb6b90_0;
    %store/vec4 v0x560253fb75d0_0, 0, 5;
    %load/vec4 v0x560253fb6c70_0;
    %store/vec4 v0x560253fb76b0_0, 0, 5;
    %load/vec4 v0x560253fb6a90_0;
    %store/vec4 v0x560253fb7400_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560253fb7300_0, 0, 3;
    %fork TD_SOC_tb.uut.RAM.BType, S_0x560253fb7120;
    %join;
    %end;
S_0x560253fb6d60 .scope task, "BNEZ" "BNEZ" 7 766, 7 766 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fb6f40_0 .var "imm", 31 0;
v0x560253fb7040_0 .var "rs1", 4 0;
TD_SOC_tb.uut.RAM.BNEZ ;
    %load/vec4 v0x560253fb7040_0;
    %store/vec4 v0x560253fb6b90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560253fb6c70_0, 0, 5;
    %load/vec4 v0x560253fb6f40_0;
    %store/vec4 v0x560253fb6a90_0, 0, 32;
    %fork TD_SOC_tb.uut.RAM.BNE, S_0x560253fb68b0;
    %join;
    %end;
S_0x560253fb7120 .scope task, "BType" "BType" 7 297, 7 297 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fb7300_0 .var "funct3", 2 0;
v0x560253fb7400_0 .var "imm", 31 0;
v0x560253fb74e0_0 .var "opcode", 6 0;
v0x560253fb75d0_0 .var "rs1", 4 0;
v0x560253fb76b0_0 .var "rs2", 4 0;
TD_SOC_tb.uut.RAM.BType ;
    %load/vec4 v0x560253fb7400_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x560253fb7400_0;
    %parti/s 6, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fb76b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fb75d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fb7300_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fb7400_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fb7400_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fb74e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fc6080_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x560253fc5ec0, 4, 0;
    %load/vec4 v0x560253fc6080_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560253fc6080_0, 0, 32;
    %end;
S_0x560253fb77e0 .scope task, "CALL" "CALL" 7 720, 7 720 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fb79c0_0 .var "offset", 31 0;
TD_SOC_tb.uut.RAM.CALL ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x560253fb4870_0, 0, 5;
    %load/vec4 v0x560253fb79c0_0;
    %store/vec4 v0x560253fb4770_0, 0, 32;
    %fork TD_SOC_tb.uut.RAM.AUIPC, S_0x560253fb4540;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x560253fbb8c0_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x560253fbb9a0_0, 0, 5;
    %load/vec4 v0x560253fb79c0_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v0x560253fbb7c0_0, 0, 32;
    %fork TD_SOC_tb.uut.RAM.JALR, S_0x560253fbb5e0;
    %join;
    %end;
S_0x560253fb7ac0 .scope task, "CSRRC" "CSRRC" 7 553, 7 553 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fb7ca0_0 .var "csr", 11 0;
v0x560253fb7da0_0 .var "rd", 4 0;
v0x560253fb7e80_0 .var "rs1", 4 0;
TD_SOC_tb.uut.RAM.CSRRC ;
    %load/vec4 v0x560253fb7ca0_0;
    %load/vec4 v0x560253fb7e80_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 3;
    %load/vec4 v0x560253fb7da0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x560253fc6080_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x560253fc5ec0, 4, 0;
    %load/vec4 v0x560253fc6080_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560253fc6080_0, 0, 32;
    %end;
S_0x560253fb7f40 .scope task, "CSRRCI" "CSRRCI" 7 583, 7 583 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fb8120_0 .var "csr", 11 0;
v0x560253fb8220_0 .var "imm", 31 0;
v0x560253fb8300_0 .var "rd", 4 0;
TD_SOC_tb.uut.RAM.CSRRCI ;
    %load/vec4 v0x560253fb8120_0;
    %load/vec4 v0x560253fb8220_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 7, 0, 3;
    %load/vec4 v0x560253fb8300_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x560253fc6080_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x560253fc5ec0, 4, 0;
    %load/vec4 v0x560253fc6080_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560253fc6080_0, 0, 32;
    %end;
S_0x560253fb83f0 .scope task, "CSRRS" "CSRRS" 7 543, 7 543 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fb85d0_0 .var "csr", 11 0;
v0x560253fb86d0_0 .var "rd", 4 0;
v0x560253fb87b0_0 .var "rs1", 4 0;
TD_SOC_tb.uut.RAM.CSRRS ;
    %load/vec4 v0x560253fb85d0_0;
    %load/vec4 v0x560253fb87b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 2, 0, 3;
    %load/vec4 v0x560253fb86d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x560253fc6080_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x560253fc5ec0, 4, 0;
    %load/vec4 v0x560253fc6080_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560253fc6080_0, 0, 32;
    %end;
S_0x560253fb88a0 .scope task, "CSRRSI" "CSRRSI" 7 573, 7 573 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fb8a80_0 .var "csr", 11 0;
v0x560253fb8b80_0 .var "imm", 31 0;
v0x560253fb8c60_0 .var "rd", 4 0;
TD_SOC_tb.uut.RAM.CSRRSI ;
    %load/vec4 v0x560253fb8a80_0;
    %load/vec4 v0x560253fb8b80_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 6, 0, 3;
    %load/vec4 v0x560253fb8c60_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x560253fc6080_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x560253fc5ec0, 4, 0;
    %load/vec4 v0x560253fc6080_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560253fc6080_0, 0, 32;
    %end;
S_0x560253fb8d50 .scope task, "CSRRW" "CSRRW" 7 533, 7 533 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fb8f30_0 .var "csr", 11 0;
v0x560253fb9030_0 .var "rd", 4 0;
v0x560253fb9110_0 .var "rs1", 4 0;
TD_SOC_tb.uut.RAM.CSRRW ;
    %load/vec4 v0x560253fb8f30_0;
    %load/vec4 v0x560253fb9110_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 3;
    %load/vec4 v0x560253fb9030_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x560253fc6080_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x560253fc5ec0, 4, 0;
    %load/vec4 v0x560253fc6080_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560253fc6080_0, 0, 32;
    %end;
S_0x560253fb9200 .scope task, "CSRRWI" "CSRRWI" 7 563, 7 563 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fb93e0_0 .var "csr", 11 0;
v0x560253fb94e0_0 .var "imm", 31 0;
v0x560253fb95c0_0 .var "rd", 4 0;
TD_SOC_tb.uut.RAM.CSRRWI ;
    %load/vec4 v0x560253fb93e0_0;
    %load/vec4 v0x560253fb94e0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 5, 0, 3;
    %load/vec4 v0x560253fb95c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x560253fc6080_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x560253fc5ec0, 4, 0;
    %load/vec4 v0x560253fc6080_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560253fc6080_0, 0, 32;
    %end;
S_0x560253fb96b0 .scope task, "DATAB" "DATAB" 7 791, 7 791 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fb9890_0 .var "b1", 7 0;
v0x560253fb9990_0 .var "b2", 7 0;
v0x560253fb9a70_0 .var "b3", 7 0;
v0x560253fb9b60_0 .var "b4", 7 0;
TD_SOC_tb.uut.RAM.DATAB ;
    %load/vec4 v0x560253fb9890_0;
    %load/vec4 v0x560253fc6080_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x560253fc5ec0, 4, 5;
    %load/vec4 v0x560253fb9990_0;
    %load/vec4 v0x560253fc6080_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x560253fc5ec0, 4, 5;
    %load/vec4 v0x560253fb9a70_0;
    %load/vec4 v0x560253fc6080_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x560253fc5ec0, 4, 5;
    %load/vec4 v0x560253fb9b60_0;
    %load/vec4 v0x560253fc6080_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x560253fc5ec0, 4, 5;
    %load/vec4 v0x560253fc6080_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560253fc6080_0, 0, 32;
    %end;
S_0x560253fb9c40 .scope task, "DATAW" "DATAW" 7 783, 7 783 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fb9e20_0 .var "w", 31 0;
TD_SOC_tb.uut.RAM.DATAW ;
    %load/vec4 v0x560253fb9e20_0;
    %load/vec4 v0x560253fc6080_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x560253fc5ec0, 4, 0;
    %load/vec4 v0x560253fc6080_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560253fc6080_0, 0, 32;
    %end;
S_0x560253fb9f20 .scope task, "EBREAK" "EBREAK" 7 526, 7 526 0, S_0x560253fafef0;
 .timescale -9 -10;
TD_SOC_tb.uut.RAM.EBREAK ;
    %pushi/vec4 1048691, 0, 32;
    %load/vec4 v0x560253fc6080_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x560253fc5ec0, 4, 0;
    %load/vec4 v0x560253fc6080_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560253fc6080_0, 0, 32;
    %end;
S_0x560253fba100 .scope task, "ECALL" "ECALL" 7 519, 7 519 0, S_0x560253fafef0;
 .timescale -9 -10;
TD_SOC_tb.uut.RAM.ECALL ;
    %pushi/vec4 115, 0, 32;
    %load/vec4 v0x560253fc6080_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x560253fc5ec0, 4, 0;
    %load/vec4 v0x560253fc6080_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560253fc6080_0, 0, 32;
    %end;
S_0x560253fba2e0 .scope task, "FENCE" "FENCE" 7 503, 7 503 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fba4c0_0 .var "pred", 3 0;
v0x560253fba5c0_0 .var "succ", 3 0;
TD_SOC_tb.uut.RAM.FENCE ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x560253fba4c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fba5c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 3;
    %concati/vec4 0, 0, 5;
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x560253fc6080_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x560253fc5ec0, 4, 0;
    %load/vec4 v0x560253fc6080_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560253fc6080_0, 0, 32;
    %end;
S_0x560253fba6a0 .scope task, "FENCE_I" "FENCE_I" 7 512, 7 512 0, S_0x560253fafef0;
 .timescale -9 -10;
TD_SOC_tb.uut.RAM.FENCE_I ;
    %pushi/vec4 4211, 0, 32;
    %load/vec4 v0x560253fc6080_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x560253fc5ec0, 4, 0;
    %load/vec4 v0x560253fc6080_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560253fc6080_0, 0, 32;
    %end;
S_0x560253fba880 .scope task, "IType" "IType" 7 160, 7 160 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fbaa60_0 .var "funct3", 2 0;
v0x560253fbab60_0 .var "imm", 31 0;
v0x560253fbac40_0 .var "opcode", 6 0;
v0x560253fbad30_0 .var "rd", 4 0;
v0x560253fbae10_0 .var "rs1", 4 0;
TD_SOC_tb.uut.RAM.IType ;
    %load/vec4 v0x560253fbab60_0;
    %parti/s 12, 0, 2;
    %load/vec4 v0x560253fbae10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fbaa60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fbad30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fbac40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fc6080_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x560253fc5ec0, 4, 0;
    %load/vec4 v0x560253fc6080_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560253fc6080_0, 0, 32;
    %end;
S_0x560253fbaf40 .scope task, "J" "J" 7 742, 7 742 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fbb120_0 .var "imm", 31 0;
TD_SOC_tb.uut.RAM.J ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560253fbb500_0, 0, 5;
    %load/vec4 v0x560253fbb120_0;
    %store/vec4 v0x560253fbb400_0, 0, 32;
    %fork TD_SOC_tb.uut.RAM.JAL, S_0x560253fbb220;
    %join;
    %end;
S_0x560253fbb220 .scope task, "JAL" "JAL" 7 272, 7 272 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fbb400_0 .var "imm", 31 0;
v0x560253fbb500_0 .var "rd", 4 0;
TD_SOC_tb.uut.RAM.JAL ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0x560253fbc100_0, 0, 7;
    %load/vec4 v0x560253fbb500_0;
    %store/vec4 v0x560253fbc1e0_0, 0, 5;
    %load/vec4 v0x560253fbb400_0;
    %store/vec4 v0x560253fbc000_0, 0, 32;
    %fork TD_SOC_tb.uut.RAM.JType, S_0x560253fbbe20;
    %join;
    %end;
S_0x560253fbb5e0 .scope task, "JALR" "JALR" 7 282, 7 282 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fbb7c0_0 .var "imm", 31 0;
v0x560253fbb8c0_0 .var "rd", 4 0;
v0x560253fbb9a0_0 .var "rs1", 4 0;
TD_SOC_tb.uut.RAM.JALR ;
    %pushi/vec4 103, 0, 7;
    %store/vec4 v0x560253fbac40_0, 0, 7;
    %load/vec4 v0x560253fbb8c0_0;
    %store/vec4 v0x560253fbad30_0, 0, 5;
    %load/vec4 v0x560253fbb9a0_0;
    %store/vec4 v0x560253fbae10_0, 0, 5;
    %load/vec4 v0x560253fbb7c0_0;
    %store/vec4 v0x560253fbab60_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560253fbaa60_0, 0, 3;
    %fork TD_SOC_tb.uut.RAM.IType, S_0x560253fba880;
    %join;
    %end;
S_0x560253fbba60 .scope task, "JR" "JR" 7 750, 7 750 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fbbc40_0 .var "imm", 31 0;
v0x560253fbbd40_0 .var "rs1", 4 0;
TD_SOC_tb.uut.RAM.JR ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560253fbb8c0_0, 0, 5;
    %load/vec4 v0x560253fbbd40_0;
    %store/vec4 v0x560253fbb9a0_0, 0, 5;
    %load/vec4 v0x560253fbbc40_0;
    %store/vec4 v0x560253fbb7c0_0, 0, 32;
    %fork TD_SOC_tb.uut.RAM.JALR, S_0x560253fbb5e0;
    %join;
    %end;
S_0x560253fbbe20 .scope task, "JType" "JType" 7 262, 7 262 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fbc000_0 .var "imm", 31 0;
v0x560253fbc100_0 .var "opcode", 6 0;
v0x560253fbc1e0_0 .var "rd", 4 0;
TD_SOC_tb.uut.RAM.JType ;
    %load/vec4 v0x560253fbc000_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x560253fbc000_0;
    %parti/s 10, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fbc000_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fbc000_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fbc1e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fbc100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fc6080_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x560253fc5ec0, 4, 0;
    %load/vec4 v0x560253fc6080_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560253fc6080_0, 0, 32;
    %end;
S_0x560253fbc2d0 .scope task, "LB" "LB" 7 401, 7 401 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fbc4b0_0 .var "imm", 31 0;
v0x560253fbc5b0_0 .var "rd", 4 0;
v0x560253fbc690_0 .var "rs1", 4 0;
TD_SOC_tb.uut.RAM.LB ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x560253fbac40_0, 0, 7;
    %load/vec4 v0x560253fbc5b0_0;
    %store/vec4 v0x560253fbad30_0, 0, 5;
    %load/vec4 v0x560253fbc690_0;
    %store/vec4 v0x560253fbae10_0, 0, 5;
    %load/vec4 v0x560253fbc4b0_0;
    %store/vec4 v0x560253fbab60_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560253fbaa60_0, 0, 3;
    %fork TD_SOC_tb.uut.RAM.IType, S_0x560253fba880;
    %join;
    %end;
S_0x560253fbc780 .scope task, "LBU" "LBU" 7 428, 7 428 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fbc960_0 .var "imm", 31 0;
v0x560253fbca60_0 .var "rd", 4 0;
v0x560253fbcb40_0 .var "rs1", 4 0;
TD_SOC_tb.uut.RAM.LBU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x560253fbac40_0, 0, 7;
    %load/vec4 v0x560253fbca60_0;
    %store/vec4 v0x560253fbad30_0, 0, 5;
    %load/vec4 v0x560253fbcb40_0;
    %store/vec4 v0x560253fbae10_0, 0, 5;
    %load/vec4 v0x560253fbc960_0;
    %store/vec4 v0x560253fbab60_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x560253fbaa60_0, 0, 3;
    %fork TD_SOC_tb.uut.RAM.IType, S_0x560253fba880;
    %join;
    %end;
S_0x560253fbcc30 .scope task, "LH" "LH" 7 410, 7 410 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fbce10_0 .var "imm", 31 0;
v0x560253fbcf10_0 .var "rd", 4 0;
v0x560253fbcff0_0 .var "rs1", 4 0;
TD_SOC_tb.uut.RAM.LH ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x560253fbac40_0, 0, 7;
    %load/vec4 v0x560253fbcf10_0;
    %store/vec4 v0x560253fbad30_0, 0, 5;
    %load/vec4 v0x560253fbcff0_0;
    %store/vec4 v0x560253fbae10_0, 0, 5;
    %load/vec4 v0x560253fbce10_0;
    %store/vec4 v0x560253fbab60_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560253fbaa60_0, 0, 3;
    %fork TD_SOC_tb.uut.RAM.IType, S_0x560253fba880;
    %join;
    %end;
S_0x560253fbd0e0 .scope task, "LHU" "LHU" 7 437, 7 437 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fbd2c0_0 .var "imm", 31 0;
v0x560253fbd3c0_0 .var "rd", 4 0;
v0x560253fbd4a0_0 .var "rs1", 4 0;
TD_SOC_tb.uut.RAM.LHU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x560253fbac40_0, 0, 7;
    %load/vec4 v0x560253fbd3c0_0;
    %store/vec4 v0x560253fbad30_0, 0, 5;
    %load/vec4 v0x560253fbd4a0_0;
    %store/vec4 v0x560253fbae10_0, 0, 5;
    %load/vec4 v0x560253fbd2c0_0;
    %store/vec4 v0x560253fbab60_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x560253fbaa60_0, 0, 3;
    %fork TD_SOC_tb.uut.RAM.IType, S_0x560253fba880;
    %join;
    %end;
S_0x560253fbd590 .scope task, "LI" "LI" 7 703, 7 703 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fbd770_0 .var "imm", 31 0;
v0x560253fbd870_0 .var "rd", 4 0;
TD_SOC_tb.uut.RAM.LI ;
    %load/vec4 v0x560253fbd770_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.0, 4;
    %load/vec4 v0x560253fbd870_0;
    %store/vec4 v0x560253fb3450_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560253fb3550_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560253fb3630_0, 0, 5;
    %fork TD_SOC_tb.uut.RAM.ADD, S_0x560253fb3270;
    %join;
    %jmp T_38.1;
T_38.0 ;
    %pushi/vec4 4294965248, 0, 32;
    %load/vec4 v0x560253fbd770_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x560253fbd770_0;
    %cmpi/s 2048, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x560253fbd870_0;
    %store/vec4 v0x560253fb3a00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560253fb3ae0_0, 0, 5;
    %load/vec4 v0x560253fbd770_0;
    %store/vec4 v0x560253fb3920_0, 0, 32;
    %fork TD_SOC_tb.uut.RAM.ADDI, S_0x560253fb3720;
    %join;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x560253fbd870_0;
    %store/vec4 v0x560253fbdc30_0, 0, 5;
    %load/vec4 v0x560253fbd770_0;
    %load/vec4 v0x560253fbd770_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x560253fbdb30_0, 0, 32;
    %fork TD_SOC_tb.uut.RAM.LUI, S_0x560253fbd950;
    %join;
    %load/vec4 v0x560253fbd770_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_38.4, 4;
    %load/vec4 v0x560253fbd870_0;
    %store/vec4 v0x560253fb3a00_0, 0, 5;
    %load/vec4 v0x560253fbd870_0;
    %store/vec4 v0x560253fb3ae0_0, 0, 5;
    %load/vec4 v0x560253fbd770_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v0x560253fb3920_0, 0, 32;
    %fork TD_SOC_tb.uut.RAM.ADDI, S_0x560253fb3720;
    %join;
T_38.4 ;
T_38.3 ;
T_38.1 ;
    %end;
S_0x560253fbd950 .scope task, "LUI" "LUI" 7 379, 7 379 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fbdb30_0 .var "imm", 31 0;
v0x560253fbdc30_0 .var "rd", 4 0;
TD_SOC_tb.uut.RAM.LUI ;
    %pushi/vec4 55, 0, 7;
    %store/vec4 v0x560253fc4fd0_0, 0, 7;
    %load/vec4 v0x560253fbdc30_0;
    %store/vec4 v0x560253fc50b0_0, 0, 5;
    %load/vec4 v0x560253fbdb30_0;
    %store/vec4 v0x560253fc4ed0_0, 0, 32;
    %fork TD_SOC_tb.uut.RAM.UType, S_0x560253fc48e0;
    %join;
    %end;
S_0x560253fbdd10 .scope task, "LW" "LW" 7 419, 7 419 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fbdef0_0 .var "imm", 31 0;
v0x560253fbdff0_0 .var "rd", 4 0;
v0x560253fbe0d0_0 .var "rs1", 4 0;
TD_SOC_tb.uut.RAM.LW ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x560253fbac40_0, 0, 7;
    %load/vec4 v0x560253fbdff0_0;
    %store/vec4 v0x560253fbad30_0, 0, 5;
    %load/vec4 v0x560253fbe0d0_0;
    %store/vec4 v0x560253fbae10_0, 0, 5;
    %load/vec4 v0x560253fbdef0_0;
    %store/vec4 v0x560253fbab60_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x560253fbaa60_0, 0, 3;
    %fork TD_SOC_tb.uut.RAM.IType, S_0x560253fba880;
    %join;
    %end;
S_0x560253fbe1c0 .scope task, "Label" "Label" 7 606, 7 606 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fbe3a0_0 .var/i "L", 31 0;
TD_SOC_tb.uut.RAM.Label ;
    %load/vec4 v0x560253fbe3a0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_41.6, 6;
    %vpi_call 7 611 "$display", "Missing label initialization" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x560253fc5ce0_0, 0, 32;
    %jmp T_41.7;
T_41.6 ;
    %load/vec4 v0x560253fbe3a0_0;
    %load/vec4 v0x560253fc6080_0;
    %cmp/ne;
    %jmp/0xz  T_41.8, 4;
    %vpi_call 7 614 "$display", "Incorrect label initialization" {0 0 0};
    %vpi_call 7 615 "$display", "Expected: %0d    Got: %0d", v0x560253fc6080_0, v0x560253fbe3a0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x560253fc5ce0_0, 0, 32;
T_41.8 ;
T_41.7 ;
    %vpi_call 7 618 "$display", "Label:", v0x560253fc6080_0 {0 0 0};
    %end;
S_0x560253fbe4a0 .scope function.vec4.s32, "LabelRef" "LabelRef" 7 623, 7 623 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fbe680_0 .var/i "L", 31 0;
; Variable LabelRef is vec4 return value of scope S_0x560253fbe4a0
TD_SOC_tb.uut.RAM.LabelRef ;
    %load/vec4 v0x560253fbe680_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_42.10, 6;
    %vpi_call 7 628 "$display", "Reference to uninitialized label" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x560253fc5ce0_0, 0, 32;
T_42.10 ;
    %load/vec4 v0x560253fbe680_0;
    %load/vec4 v0x560253fc6080_0;
    %sub;
    %ret/vec4 0, 0, 32;  Assign to LabelRef (store_vec4_to_lval)
    %end;
S_0x560253fbe860 .scope task, "MV" "MV" 7 734, 7 734 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fbea40_0 .var "rd", 4 0;
v0x560253fbeb40_0 .var "rs1", 4 0;
TD_SOC_tb.uut.RAM.MV ;
    %load/vec4 v0x560253fbea40_0;
    %store/vec4 v0x560253fb3450_0, 0, 5;
    %load/vec4 v0x560253fbeb40_0;
    %store/vec4 v0x560253fb3550_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560253fb3630_0, 0, 5;
    %fork TD_SOC_tb.uut.RAM.ADD, S_0x560253fb3270;
    %join;
    %end;
S_0x560253fbec20 .scope task, "NOP" "NOP" 7 692, 7 692 0, S_0x560253fafef0;
 .timescale -9 -10;
TD_SOC_tb.uut.RAM.NOP ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560253fb3450_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560253fb3550_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560253fb3630_0, 0, 5;
    %fork TD_SOC_tb.uut.RAM.ADD, S_0x560253fb3270;
    %join;
    %end;
S_0x560253fbee00 .scope task, "OR" "OR" 7 139, 7 139 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fbefe0_0 .var "rd", 4 0;
v0x560253fbf0e0_0 .var "rs1", 4 0;
v0x560253fbf1c0_0 .var "rs2", 4 0;
TD_SOC_tb.uut.RAM.OR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x560253fbfd00_0, 0, 7;
    %load/vec4 v0x560253fbefe0_0;
    %store/vec4 v0x560253fbfdf0_0, 0, 5;
    %load/vec4 v0x560253fbf0e0_0;
    %store/vec4 v0x560253fbfed0_0, 0, 5;
    %load/vec4 v0x560253fbf1c0_0;
    %store/vec4 v0x560253fc0000_0, 0, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x560253fbfb20_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x560253fbfc20_0, 0, 7;
    %fork TD_SOC_tb.uut.RAM.RType, S_0x560253fbf940;
    %join;
    %end;
S_0x560253fbf2b0 .scope task, "ORI" "ORI" 7 208, 7 208 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fbf490_0 .var "imm", 31 0;
v0x560253fbf590_0 .var "rd", 4 0;
v0x560253fbf670_0 .var "rs1", 4 0;
TD_SOC_tb.uut.RAM.ORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x560253fbac40_0, 0, 7;
    %load/vec4 v0x560253fbf590_0;
    %store/vec4 v0x560253fbad30_0, 0, 5;
    %load/vec4 v0x560253fbf670_0;
    %store/vec4 v0x560253fbae10_0, 0, 5;
    %load/vec4 v0x560253fbf490_0;
    %store/vec4 v0x560253fbab60_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x560253fbaa60_0, 0, 3;
    %fork TD_SOC_tb.uut.RAM.IType, S_0x560253fba880;
    %join;
    %end;
S_0x560253fbf760 .scope task, "RET" "RET" 7 728, 7 728 0, S_0x560253fafef0;
 .timescale -9 -10;
TD_SOC_tb.uut.RAM.RET ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560253fbb8c0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x560253fbb9a0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560253fbb7c0_0, 0, 32;
    %fork TD_SOC_tb.uut.RAM.JALR, S_0x560253fbb5e0;
    %join;
    %end;
S_0x560253fbf940 .scope task, "RType" "RType" 7 70, 7 70 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fbfb20_0 .var "funct3", 2 0;
v0x560253fbfc20_0 .var "funct7", 6 0;
v0x560253fbfd00_0 .var "opcode", 6 0;
v0x560253fbfdf0_0 .var "rd", 4 0;
v0x560253fbfed0_0 .var "rs1", 4 0;
v0x560253fc0000_0 .var "rs2", 4 0;
TD_SOC_tb.uut.RAM.RType ;
    %load/vec4 v0x560253fbfc20_0;
    %load/vec4 v0x560253fc0000_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fbfed0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fbfb20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fbfdf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fbfd00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fc6080_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x560253fc5ec0, 4, 0;
    %load/vec4 v0x560253fc6080_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560253fc6080_0, 0, 32;
    %end;
S_0x560253fc00e0 .scope task, "SB" "SB" 7 470, 7 470 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fc02c0_0 .var "imm", 31 0;
v0x560253fc03c0_0 .var "rs1", 4 0;
v0x560253fc04a0_0 .var "rs2", 4 0;
TD_SOC_tb.uut.RAM.SB ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x560253fc3cb0_0, 0, 7;
    %load/vec4 v0x560253fc04a0_0;
    %store/vec4 v0x560253fc3da0_0, 0, 5;
    %load/vec4 v0x560253fc03c0_0;
    %store/vec4 v0x560253fc3e80_0, 0, 5;
    %load/vec4 v0x560253fc02c0_0;
    %store/vec4 v0x560253fc3bd0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560253fc3ad0_0, 0, 3;
    %fork TD_SOC_tb.uut.RAM.SType, S_0x560253fc38f0;
    %join;
    %end;
S_0x560253fc0560 .scope task, "SH" "SH" 7 479, 7 479 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fc0740_0 .var "imm", 31 0;
v0x560253fc0840_0 .var "rs1", 4 0;
v0x560253fc0920_0 .var "rs2", 4 0;
TD_SOC_tb.uut.RAM.SH ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x560253fc3cb0_0, 0, 7;
    %load/vec4 v0x560253fc0920_0;
    %store/vec4 v0x560253fc3da0_0, 0, 5;
    %load/vec4 v0x560253fc0840_0;
    %store/vec4 v0x560253fc3e80_0, 0, 5;
    %load/vec4 v0x560253fc0740_0;
    %store/vec4 v0x560253fc3bd0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560253fc3ad0_0, 0, 3;
    %fork TD_SOC_tb.uut.RAM.SType, S_0x560253fc38f0;
    %join;
    %end;
S_0x560253fc0a10 .scope task, "SLL" "SLL" 7 97, 7 97 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fc0bf0_0 .var "rd", 4 0;
v0x560253fc0cf0_0 .var "rs1", 4 0;
v0x560253fc0dd0_0 .var "rs2", 4 0;
TD_SOC_tb.uut.RAM.SLL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x560253fbfd00_0, 0, 7;
    %load/vec4 v0x560253fc0bf0_0;
    %store/vec4 v0x560253fbfdf0_0, 0, 5;
    %load/vec4 v0x560253fc0cf0_0;
    %store/vec4 v0x560253fbfed0_0, 0, 5;
    %load/vec4 v0x560253fc0dd0_0;
    %store/vec4 v0x560253fc0000_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560253fbfb20_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x560253fbfc20_0, 0, 7;
    %fork TD_SOC_tb.uut.RAM.RType, S_0x560253fbf940;
    %join;
    %end;
S_0x560253fc0ec0 .scope task, "SLLI" "SLLI" 7 229, 7 229 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fc10a0_0 .var "imm", 31 0;
v0x560253fc11a0_0 .var "rd", 4 0;
v0x560253fc1280_0 .var "rs1", 4 0;
TD_SOC_tb.uut.RAM.SLLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x560253fbfd00_0, 0, 7;
    %load/vec4 v0x560253fc11a0_0;
    %store/vec4 v0x560253fbfdf0_0, 0, 5;
    %load/vec4 v0x560253fc1280_0;
    %store/vec4 v0x560253fbfed0_0, 0, 5;
    %load/vec4 v0x560253fc10a0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x560253fc0000_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560253fbfb20_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x560253fbfc20_0, 0, 7;
    %fork TD_SOC_tb.uut.RAM.RType, S_0x560253fbf940;
    %join;
    %end;
S_0x560253fc1370 .scope task, "SLT" "SLT" 7 104, 7 104 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fc1550_0 .var "rd", 4 0;
v0x560253fc1650_0 .var "rs1", 4 0;
v0x560253fc1730_0 .var "rs2", 4 0;
TD_SOC_tb.uut.RAM.SLT ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x560253fbfd00_0, 0, 7;
    %load/vec4 v0x560253fc1550_0;
    %store/vec4 v0x560253fbfdf0_0, 0, 5;
    %load/vec4 v0x560253fc1650_0;
    %store/vec4 v0x560253fbfed0_0, 0, 5;
    %load/vec4 v0x560253fc1730_0;
    %store/vec4 v0x560253fc0000_0, 0, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x560253fbfb20_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x560253fbfc20_0, 0, 7;
    %fork TD_SOC_tb.uut.RAM.RType, S_0x560253fbf940;
    %join;
    %end;
S_0x560253fc1820 .scope task, "SLTI" "SLTI" 7 181, 7 181 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fc1a00_0 .var "imm", 31 0;
v0x560253fc1b00_0 .var "rd", 4 0;
v0x560253fc1be0_0 .var "rs1", 4 0;
TD_SOC_tb.uut.RAM.SLTI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x560253fbac40_0, 0, 7;
    %load/vec4 v0x560253fc1b00_0;
    %store/vec4 v0x560253fbad30_0, 0, 5;
    %load/vec4 v0x560253fc1be0_0;
    %store/vec4 v0x560253fbae10_0, 0, 5;
    %load/vec4 v0x560253fc1a00_0;
    %store/vec4 v0x560253fbab60_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x560253fbaa60_0, 0, 3;
    %fork TD_SOC_tb.uut.RAM.IType, S_0x560253fba880;
    %join;
    %end;
S_0x560253fc1cd0 .scope task, "SLTIU" "SLTIU" 7 190, 7 190 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fc1eb0_0 .var "imm", 31 0;
v0x560253fc1fb0_0 .var "rd", 4 0;
v0x560253fc2090_0 .var "rs1", 4 0;
TD_SOC_tb.uut.RAM.SLTIU ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x560253fbac40_0, 0, 7;
    %load/vec4 v0x560253fc1fb0_0;
    %store/vec4 v0x560253fbad30_0, 0, 5;
    %load/vec4 v0x560253fc2090_0;
    %store/vec4 v0x560253fbae10_0, 0, 5;
    %load/vec4 v0x560253fc1eb0_0;
    %store/vec4 v0x560253fbab60_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x560253fbaa60_0, 0, 3;
    %fork TD_SOC_tb.uut.RAM.IType, S_0x560253fba880;
    %join;
    %end;
S_0x560253fc2180 .scope task, "SLTU" "SLTU" 7 111, 7 111 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fc2360_0 .var "rd", 4 0;
v0x560253fc2460_0 .var "rs1", 4 0;
v0x560253fc2540_0 .var "rs2", 4 0;
TD_SOC_tb.uut.RAM.SLTU ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x560253fbfd00_0, 0, 7;
    %load/vec4 v0x560253fc2360_0;
    %store/vec4 v0x560253fbfdf0_0, 0, 5;
    %load/vec4 v0x560253fc2460_0;
    %store/vec4 v0x560253fbfed0_0, 0, 5;
    %load/vec4 v0x560253fc2540_0;
    %store/vec4 v0x560253fc0000_0, 0, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x560253fbfb20_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x560253fbfc20_0, 0, 7;
    %fork TD_SOC_tb.uut.RAM.RType, S_0x560253fbf940;
    %join;
    %end;
S_0x560253fc2630 .scope task, "SRA" "SRA" 7 132, 7 132 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fc2810_0 .var "rd", 4 0;
v0x560253fc2910_0 .var "rs1", 4 0;
v0x560253fc29f0_0 .var "rs2", 4 0;
TD_SOC_tb.uut.RAM.SRA ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x560253fbfd00_0, 0, 7;
    %load/vec4 v0x560253fc2810_0;
    %store/vec4 v0x560253fbfdf0_0, 0, 5;
    %load/vec4 v0x560253fc2910_0;
    %store/vec4 v0x560253fbfed0_0, 0, 5;
    %load/vec4 v0x560253fc29f0_0;
    %store/vec4 v0x560253fc0000_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x560253fbfb20_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x560253fbfc20_0, 0, 7;
    %fork TD_SOC_tb.uut.RAM.RType, S_0x560253fbf940;
    %join;
    %end;
S_0x560253fc2ae0 .scope task, "SRAI" "SRAI" 7 247, 7 247 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fc2cc0_0 .var "imm", 31 0;
v0x560253fc2dc0_0 .var "rd", 4 0;
v0x560253fc2ea0_0 .var "rs1", 4 0;
TD_SOC_tb.uut.RAM.SRAI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x560253fbfd00_0, 0, 7;
    %load/vec4 v0x560253fc2dc0_0;
    %store/vec4 v0x560253fbfdf0_0, 0, 5;
    %load/vec4 v0x560253fc2ea0_0;
    %store/vec4 v0x560253fbfed0_0, 0, 5;
    %load/vec4 v0x560253fc2cc0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x560253fc0000_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x560253fbfb20_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x560253fbfc20_0, 0, 7;
    %fork TD_SOC_tb.uut.RAM.RType, S_0x560253fbf940;
    %join;
    %end;
S_0x560253fc2f90 .scope task, "SRL" "SRL" 7 125, 7 125 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fc3170_0 .var "rd", 4 0;
v0x560253fc3270_0 .var "rs1", 4 0;
v0x560253fc3350_0 .var "rs2", 4 0;
TD_SOC_tb.uut.RAM.SRL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x560253fbfd00_0, 0, 7;
    %load/vec4 v0x560253fc3170_0;
    %store/vec4 v0x560253fbfdf0_0, 0, 5;
    %load/vec4 v0x560253fc3270_0;
    %store/vec4 v0x560253fbfed0_0, 0, 5;
    %load/vec4 v0x560253fc3350_0;
    %store/vec4 v0x560253fc0000_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x560253fbfb20_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x560253fbfc20_0, 0, 7;
    %fork TD_SOC_tb.uut.RAM.RType, S_0x560253fbf940;
    %join;
    %end;
S_0x560253fc3440 .scope task, "SRLI" "SRLI" 7 238, 7 238 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fc3620_0 .var "imm", 31 0;
v0x560253fc3720_0 .var "rd", 4 0;
v0x560253fc3800_0 .var "rs1", 4 0;
TD_SOC_tb.uut.RAM.SRLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x560253fbfd00_0, 0, 7;
    %load/vec4 v0x560253fc3720_0;
    %store/vec4 v0x560253fbfdf0_0, 0, 5;
    %load/vec4 v0x560253fc3800_0;
    %store/vec4 v0x560253fbfed0_0, 0, 5;
    %load/vec4 v0x560253fc3620_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x560253fc0000_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x560253fbfb20_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x560253fbfc20_0, 0, 7;
    %fork TD_SOC_tb.uut.RAM.RType, S_0x560253fbf940;
    %join;
    %end;
S_0x560253fc38f0 .scope task, "SType" "SType" 7 452, 7 452 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fc3ad0_0 .var "funct3", 2 0;
v0x560253fc3bd0_0 .var "imm", 31 0;
v0x560253fc3cb0_0 .var "opcode", 6 0;
v0x560253fc3da0_0 .var "rs1", 4 0;
v0x560253fc3e80_0 .var "rs2", 4 0;
TD_SOC_tb.uut.RAM.SType ;
    %load/vec4 v0x560253fc3bd0_0;
    %parti/s 7, 5, 4;
    %load/vec4 v0x560253fc3e80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fc3da0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fc3ad0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fc3bd0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fc3cb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fc6080_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x560253fc5ec0, 4, 0;
    %load/vec4 v0x560253fc6080_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560253fc6080_0, 0, 32;
    %end;
S_0x560253fc3fb0 .scope task, "SUB" "SUB" 7 90, 7 90 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fc4190_0 .var "rd", 4 0;
v0x560253fc4290_0 .var "rs1", 4 0;
v0x560253fc4370_0 .var "rs2", 4 0;
TD_SOC_tb.uut.RAM.SUB ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x560253fbfd00_0, 0, 7;
    %load/vec4 v0x560253fc4190_0;
    %store/vec4 v0x560253fbfdf0_0, 0, 5;
    %load/vec4 v0x560253fc4290_0;
    %store/vec4 v0x560253fbfed0_0, 0, 5;
    %load/vec4 v0x560253fc4370_0;
    %store/vec4 v0x560253fc0000_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560253fbfb20_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x560253fbfc20_0, 0, 7;
    %fork TD_SOC_tb.uut.RAM.RType, S_0x560253fbf940;
    %join;
    %end;
S_0x560253fc4430 .scope task, "SW" "SW" 7 488, 7 488 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fc4610_0 .var "imm", 31 0;
v0x560253fc4710_0 .var "rs1", 4 0;
v0x560253fc47f0_0 .var "rs2", 4 0;
TD_SOC_tb.uut.RAM.SW ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x560253fc3cb0_0, 0, 7;
    %load/vec4 v0x560253fc47f0_0;
    %store/vec4 v0x560253fc3da0_0, 0, 5;
    %load/vec4 v0x560253fc4710_0;
    %store/vec4 v0x560253fc3e80_0, 0, 5;
    %load/vec4 v0x560253fc4610_0;
    %store/vec4 v0x560253fc3bd0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x560253fc3ad0_0, 0, 3;
    %fork TD_SOC_tb.uut.RAM.SType, S_0x560253fc38f0;
    %join;
    %end;
S_0x560253fc48e0 .scope task, "UType" "UType" 7 369, 7 369 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fc4ed0_0 .var "imm", 31 0;
v0x560253fc4fd0_0 .var "opcode", 6 0;
v0x560253fc50b0_0 .var "rd", 4 0;
TD_SOC_tb.uut.RAM.UType ;
    %load/vec4 v0x560253fc4ed0_0;
    %parti/s 20, 12, 5;
    %load/vec4 v0x560253fc50b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fc4fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560253fc6080_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x560253fc5ec0, 4, 0;
    %load/vec4 v0x560253fc6080_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560253fc6080_0, 0, 32;
    %end;
S_0x560253fc51a0 .scope task, "XOR" "XOR" 7 118, 7 118 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fc5380_0 .var "rd", 4 0;
v0x560253fc5480_0 .var "rs1", 4 0;
v0x560253fc5560_0 .var "rs2", 4 0;
TD_SOC_tb.uut.RAM.XOR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x560253fbfd00_0, 0, 7;
    %load/vec4 v0x560253fc5380_0;
    %store/vec4 v0x560253fbfdf0_0, 0, 5;
    %load/vec4 v0x560253fc5480_0;
    %store/vec4 v0x560253fbfed0_0, 0, 5;
    %load/vec4 v0x560253fc5560_0;
    %store/vec4 v0x560253fc0000_0, 0, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x560253fbfb20_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x560253fbfc20_0, 0, 7;
    %fork TD_SOC_tb.uut.RAM.RType, S_0x560253fbf940;
    %join;
    %end;
S_0x560253fc5650 .scope task, "XORI" "XORI" 7 199, 7 199 0, S_0x560253fafef0;
 .timescale -9 -10;
v0x560253fc5830_0 .var "imm", 31 0;
v0x560253fc5930_0 .var "rd", 4 0;
v0x560253fc5a10_0 .var "rs1", 4 0;
TD_SOC_tb.uut.RAM.XORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x560253fbac40_0, 0, 7;
    %load/vec4 v0x560253fc5930_0;
    %store/vec4 v0x560253fbad30_0, 0, 5;
    %load/vec4 v0x560253fc5a10_0;
    %store/vec4 v0x560253fbae10_0, 0, 5;
    %load/vec4 v0x560253fc5830_0;
    %store/vec4 v0x560253fbab60_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x560253fbaa60_0, 0, 3;
    %fork TD_SOC_tb.uut.RAM.IType, S_0x560253fba880;
    %join;
    %end;
S_0x560253fc5b00 .scope task, "endASM" "endASM" 7 636, 7 636 0, S_0x560253fafef0;
 .timescale -9 -10;
TD_SOC_tb.uut.RAM.endASM ;
    %load/vec4 v0x560253fc5ce0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_67.12, 4;
    %vpi_call 7 642 "$finish" {0 0 0};
T_67.12 ;
    %end;
    .scope S_0x560253fafef0;
T_68 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560253fc5ce0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x560253fc5de0_0, 0, 32;
    %end;
    .thread T_68;
    .scope S_0x560253fafef0;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560253fc6080_0, 0, 32;
    %end;
    .thread T_69;
    .scope S_0x560253fafef0;
T_70 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x560253fb3450_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560253fb3550_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560253fb3630_0, 0, 5;
    %fork TD_SOC_tb.uut.RAM.ADD, S_0x560253fb3270;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560253fb3a00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560253fb3ae0_0, 0, 5;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x560253fb3920_0, 0, 32;
    %fork TD_SOC_tb.uut.RAM.ADDI, S_0x560253fb3720;
    %join;
    %load/vec4 v0x560253fc5de0_0;
    %store/vec4 v0x560253fbe3a0_0, 0, 32;
    %fork TD_SOC_tb.uut.RAM.Label, S_0x560253fbe1c0;
    %join;
    %load/vec4 v0x560253fbe3a0_0;
    %store/vec4 v0x560253fc5de0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x560253fb3a00_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x560253fb3ae0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x560253fb3920_0, 0, 32;
    %fork TD_SOC_tb.uut.RAM.ADDI, S_0x560253fb3720;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x560253fb6b90_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560253fb6c70_0, 0, 5;
    %load/vec4 v0x560253fc5de0_0;
    %store/vec4 v0x560253fbe680_0, 0, 32;
    %callf/vec4 TD_SOC_tb.uut.RAM.LabelRef, S_0x560253fbe4a0;
    %store/vec4 v0x560253fb6a90_0, 0, 32;
    %fork TD_SOC_tb.uut.RAM.BNE, S_0x560253fb68b0;
    %join;
    %fork TD_SOC_tb.uut.RAM.EBREAK, S_0x560253fb9f20;
    %join;
    %fork TD_SOC_tb.uut.RAM.endASM, S_0x560253fc5b00;
    %join;
    %end;
    .thread T_70;
    .scope S_0x560253fafef0;
T_71 ;
    %wait E_0x560253ea3e30;
    %load/vec4 v0x560253fc6310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %load/vec4 v0x560253fc61b0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x560253fc5ec0, 4;
    %assign/vec4 v0x560253fc6270_0, 0;
T_71.0 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x560253fa9910;
T_72 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560253faa0a0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560253fafa10_0, 0, 2;
    %end;
    .thread T_72;
    .scope S_0x560253fa9910;
T_73 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560253fae780_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x560253fae780_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_73.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x560253fae780_0;
    %store/vec4a v0x560253faa180, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x560253fae780_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x560253fae780_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %end;
    .thread T_73;
    .scope S_0x560253fa9910;
T_74 ;
    %wait E_0x560253f932b0;
    %load/vec4 v0x560253fae5e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_74.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_74.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_74.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_74.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_74.7, 6;
    %jmp T_74.8;
T_74.0 ;
    %load/vec4 v0x560253fae6a0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x560253fae860_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_74.9, 8;
    %load/vec4 v0x560253fae2a0_0;
    %load/vec4 v0x560253fae380_0;
    %sub;
    %jmp/1 T_74.10, 8;
T_74.9 ; End of true expr.
    %load/vec4 v0x560253fae2a0_0;
    %load/vec4 v0x560253fae380_0;
    %add;
    %jmp/0 T_74.10, 8;
 ; End of false expr.
    %blend;
T_74.10;
    %store/vec4 v0x560253fae460_0, 0, 32;
    %jmp T_74.8;
T_74.1 ;
    %load/vec4 v0x560253fae2a0_0;
    %ix/getv 4, v0x560253faf930_0;
    %shiftl 4;
    %store/vec4 v0x560253fae460_0, 0, 32;
    %jmp T_74.8;
T_74.2 ;
    %load/vec4 v0x560253fae2a0_0;
    %load/vec4 v0x560253fae380_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x560253fae460_0, 0, 32;
    %jmp T_74.8;
T_74.3 ;
    %load/vec4 v0x560253fae2a0_0;
    %load/vec4 v0x560253fae380_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x560253fae460_0, 0, 32;
    %jmp T_74.8;
T_74.4 ;
    %load/vec4 v0x560253fae2a0_0;
    %load/vec4 v0x560253fae380_0;
    %xor;
    %store/vec4 v0x560253fae460_0, 0, 32;
    %jmp T_74.8;
T_74.5 ;
    %load/vec4 v0x560253fae6a0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_74.11, 8;
    %load/vec4 v0x560253fae2a0_0;
    %ix/getv 4, v0x560253faf930_0;
    %shiftr/s 4;
    %jmp/1 T_74.12, 8;
T_74.11 ; End of true expr.
    %load/vec4 v0x560253fae2a0_0;
    %ix/getv 4, v0x560253faf930_0;
    %shiftr 4;
    %jmp/0 T_74.12, 8;
 ; End of false expr.
    %blend;
T_74.12;
    %store/vec4 v0x560253fae460_0, 0, 32;
    %jmp T_74.8;
T_74.6 ;
    %load/vec4 v0x560253fae2a0_0;
    %load/vec4 v0x560253fae380_0;
    %or;
    %store/vec4 v0x560253fae460_0, 0, 32;
    %jmp T_74.8;
T_74.7 ;
    %load/vec4 v0x560253fae2a0_0;
    %load/vec4 v0x560253fae380_0;
    %and;
    %store/vec4 v0x560253fae460_0, 0, 32;
    %jmp T_74.8;
T_74.8 ;
    %pop/vec4 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x560253fa9910;
T_75 ;
    %wait E_0x560253e8ed10;
    %load/vec4 v0x560253fae5e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_75.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_75.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_75.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_75.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_75.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_75.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560253fafaf0_0, 0, 1;
    %jmp T_75.7;
T_75.0 ;
    %load/vec4 v0x560253faf5d0_0;
    %load/vec4 v0x560253faf770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x560253fafaf0_0, 0, 1;
    %jmp T_75.7;
T_75.1 ;
    %load/vec4 v0x560253faf5d0_0;
    %load/vec4 v0x560253faf770_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x560253fafaf0_0, 0, 1;
    %jmp T_75.7;
T_75.2 ;
    %load/vec4 v0x560253faf5d0_0;
    %load/vec4 v0x560253faf770_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x560253fafaf0_0, 0, 1;
    %jmp T_75.7;
T_75.3 ;
    %load/vec4 v0x560253faf770_0;
    %load/vec4 v0x560253faf5d0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x560253fafaf0_0, 0, 1;
    %jmp T_75.7;
T_75.4 ;
    %load/vec4 v0x560253faf5d0_0;
    %load/vec4 v0x560253faf770_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x560253fafaf0_0, 0, 1;
    %jmp T_75.7;
T_75.5 ;
    %load/vec4 v0x560253faf770_0;
    %load/vec4 v0x560253faf5d0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x560253fafaf0_0, 0, 1;
    %jmp T_75.7;
T_75.7 ;
    %pop/vec4 1;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x560253fa9910;
T_76 ;
    %wait E_0x560253ea3e30;
    %load/vec4 v0x560253faf500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560253faa0a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560253fafa10_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x560253fafc90_0;
    %load/vec4 v0x560253faf420_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x560253fafbb0_0;
    %load/vec4 v0x560253faf420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560253faa180, 0, 4;
    %load/vec4 v0x560253faf420_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_76.4, 4;
    %load/vec4 v0x560253fafbb0_0;
    %assign/vec4 v0x560253fafd50_0, 0;
T_76.4 ;
    %vpi_call 5 149 "$display", "x%0d <= %b", v0x560253faf420_0, v0x560253fafbb0_0 {0 0 0};
T_76.2 ;
    %load/vec4 v0x560253fafa10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_76.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_76.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_76.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_76.9, 6;
    %jmp T_76.10;
T_76.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x560253fafa10_0, 0;
    %jmp T_76.10;
T_76.7 ;
    %load/vec4 v0x560253faf1a0_0;
    %assign/vec4 v0x560253fae860_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x560253fafa10_0, 0;
    %jmp T_76.10;
T_76.8 ;
    %load/vec4 v0x560253faf690_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x560253faa180, 4;
    %assign/vec4 v0x560253faf5d0_0, 0;
    %load/vec4 v0x560253faf850_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x560253faa180, 4;
    %assign/vec4 v0x560253faf770_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x560253fafa10_0, 0;
    %jmp T_76.10;
T_76.9 ;
    %load/vec4 v0x560253faef40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.11, 8;
    %load/vec4 v0x560253faf340_0;
    %assign/vec4 v0x560253faa0a0_0, 0;
T_76.11 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560253fafa10_0, 0;
    %load/vec4 v0x560253faef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.13, 8;
    %vpi_call 5 171 "$finish" {0 0 0};
T_76.13 ;
    %jmp T_76.10;
T_76.10 ;
    %pop/vec4 1;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x560253fa9910;
T_77 ;
    %wait E_0x560253ea3e30;
    %load/vec4 v0x560253fafa10_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_77.0, 4;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x560253faea00_0;
    %cmp/u;
    %jmp/1 T_77.2, 6;
    %dup/vec4;
    %load/vec4 v0x560253fae940_0;
    %cmp/u;
    %jmp/1 T_77.3, 6;
    %dup/vec4;
    %load/vec4 v0x560253faeb80_0;
    %cmp/u;
    %jmp/1 T_77.4, 6;
    %dup/vec4;
    %load/vec4 v0x560253faec40_0;
    %cmp/u;
    %jmp/1 T_77.5, 6;
    %dup/vec4;
    %load/vec4 v0x560253faed00_0;
    %cmp/u;
    %jmp/1 T_77.6, 6;
    %dup/vec4;
    %load/vec4 v0x560253faeac0_0;
    %cmp/u;
    %jmp/1 T_77.7, 6;
    %dup/vec4;
    %load/vec4 v0x560253faedc0_0;
    %cmp/u;
    %jmp/1 T_77.8, 6;
    %dup/vec4;
    %load/vec4 v0x560253faee80_0;
    %cmp/u;
    %jmp/1 T_77.9, 6;
    %dup/vec4;
    %load/vec4 v0x560253faf000_0;
    %cmp/u;
    %jmp/1 T_77.10, 6;
    %dup/vec4;
    %load/vec4 v0x560253faef40_0;
    %cmp/u;
    %jmp/1 T_77.11, 6;
    %jmp T_77.12;
T_77.2 ;
    %vpi_call 5 185 "$display", "ALUreg rd=%d rs1=%d rs2=%d funct3=%b", v0x560253faf420_0, v0x560253faf690_0, v0x560253faf850_0, v0x560253fae5e0_0 {0 0 0};
    %jmp T_77.12;
T_77.3 ;
    %vpi_call 5 189 "$display", "ALUimm rd=%d rs1=%d imm=%0d funct3=%b", v0x560253faf420_0, v0x560253faf690_0, v0x560253fa9ed0_0, v0x560253fae5e0_0 {0 0 0};
    %jmp T_77.12;
T_77.4 ;
    %vpi_call 5 193 "$display", "BRANCH rs1=%0d rs2=%0d", v0x560253faf690_0, v0x560253faf850_0 {0 0 0};
    %jmp T_77.12;
T_77.5 ;
    %vpi_call 5 194 "$display", "JAL" {0 0 0};
    %jmp T_77.12;
T_77.6 ;
    %vpi_call 5 195 "$display", "JALR" {0 0 0};
    %jmp T_77.12;
T_77.7 ;
    %vpi_call 5 196 "$display", "AUIPC" {0 0 0};
    %jmp T_77.12;
T_77.8 ;
    %vpi_call 5 197 "$display", "LUI" {0 0 0};
    %jmp T_77.12;
T_77.9 ;
    %vpi_call 5 198 "$display", "LOAD" {0 0 0};
    %jmp T_77.12;
T_77.10 ;
    %vpi_call 5 199 "$display", "STORE" {0 0 0};
    %jmp T_77.12;
T_77.11 ;
    %vpi_call 5 200 "$display", "SYSTEM" {0 0 0};
    %jmp T_77.12;
T_77.12 ;
    %pop/vec4 1;
    %load/vec4 v0x560253faef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.13, 8;
    %vpi_call 5 203 "$finish" {0 0 0};
T_77.13 ;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x560253f77f10;
T_78 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560253fa96a0_0, 0, 2;
    %end;
    .thread T_78;
    .scope S_0x560253f77f10;
T_79 ;
    %wait E_0x560253ea3b60;
    %load/vec4 v0x560253fa96a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x560253fa96a0_0, 0;
    %load/vec4 v0x560253f8ea20_0;
    %nor/r;
    %assign/vec4 v0x560253fa9780_0, 0;
    %jmp T_79;
    .thread T_79;
    .scope S_0x560253f87660;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560253fc6df0_0, 0, 1;
T_80.0 ;
    %delay 10, 0;
    %load/vec4 v0x560253fc6df0_0;
    %inv;
    %store/vec4 v0x560253fc6df0_0, 0, 1;
    %jmp T_80.0;
    %end;
    .thread T_80;
    .scope S_0x560253f87660;
T_81 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560253fc6fc0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560253fc6fc0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560253fc6fc0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560253fc6fc0_0, 0, 1;
    %end;
    .thread T_81;
    .scope S_0x560253f87660;
T_82 ;
    %vpi_call 2 39 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560253f87660 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "SOC_tb.v";
    "./SOC.v";
    "./Clock.v";
    "./Processor.v";
    "./Memory.v";
    "./riscv_assembly.v";
