2:33 AM
/home/dave/lscc/iCEcube2.2020.12/LSE/bin/lin64/synthesis -f "ball_absolute_mv_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Jul 30 02:33:39 2021


Command Line:  /home/dave/lscc/iCEcube2.2020.12/LSE/bin/lin64/synthesis -f ball_absolute_mv_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is VQ100.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : VQ100

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = ball_absolute_mv_Implmnt/ball_absolute_mv.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice (searchpath added)
Verilog design file = ../ball_absolute.v
Verilog design file = ../ball_absolute_mv_vga_top.v
Verilog design file = ../../common/rtl/reset_generator.v
Verilog design file = ../../common/rtl/video_sync_generator.v
Verilog design file = ../../common/rtl/nes_controller.v
Verilog design file = ../../common/rtl/synchronizer.v
Verilog design file = ../../common/rtl/nes_controller.vh
../../common/rtl/nes_controller.vh suffix does not match HDL source.

-sdc option: SDC file input not used.
ERROR - synthesis: Invalid file name extension for ../../common/rtl/nes_controller.vh in the Verilog file group.
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/dave/lscc/iCEcube2.2020.12/LSE/bin/lin64/synthesis -f "ball_absolute_mv_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Jul 30 02:34:37 2021


Command Line:  /home/dave/lscc/iCEcube2.2020.12/LSE/bin/lin64/synthesis -f ball_absolute_mv_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is VQ100.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : VQ100

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = ball_absolute_mv_Implmnt/ball_absolute_mv.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
WARNING - synthesis: Searchpath .:../../common/rtl not found.
-p /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice (searchpath added)
Verilog design file = ../ball_absolute.v
Verilog design file = ../ball_absolute_mv_vga_top.v
Verilog design file = ../../common/rtl/reset_generator.v
Verilog design file = ../../common/rtl/video_sync_generator.v
Verilog design file = ../../common/rtl/nes_controller.v
Verilog design file = ../../common/rtl/synchronizer.v
Verilog design file = ../../common/rtl/nes_controller.vh
../../common/rtl/nes_controller.vh suffix does not match HDL source.

-sdc option: SDC file input not used.
ERROR - synthesis: Invalid file name extension for ../../common/rtl/nes_controller.vh in the Verilog file group.
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/dave/lscc/iCEcube2.2020.12/LSE/bin/lin64/synthesis -f "ball_absolute_mv_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Jul 30 02:34:48 2021


Command Line:  /home/dave/lscc/iCEcube2.2020.12/LSE/bin/lin64/synthesis -f ball_absolute_mv_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is VQ100.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : VQ100

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = ball_absolute_mv_Implmnt/ball_absolute_mv.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p ../../common/rtl (searchpath added)
-p /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice (searchpath added)
Verilog design file = ../ball_absolute.v
Verilog design file = ../ball_absolute_mv_vga_top.v
Verilog design file = ../../common/rtl/reset_generator.v
Verilog design file = ../../common/rtl/video_sync_generator.v
Verilog design file = ../../common/rtl/nes_controller.v
Verilog design file = ../../common/rtl/synchronizer.v
Verilog design file = ../../common/rtl/nes_controller.vh
../../common/rtl/nes_controller.vh suffix does not match HDL source.

-sdc option: SDC file input not used.
ERROR - synthesis: Invalid file name extension for ../../common/rtl/nes_controller.vh in the Verilog file group.
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/dave/lscc/iCEcube2.2020.12/LSE/bin/lin64/synthesis -f "ball_absolute_mv_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Jul 30 02:35:18 2021


Command Line:  /home/dave/lscc/iCEcube2.2020.12/LSE/bin/lin64/synthesis -f ball_absolute_mv_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is VQ100.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : VQ100

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = ball_absolute_mv_Implmnt/ball_absolute_mv.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p ../../common/rtl (searchpath added)
-p /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice (searchpath added)
Verilog design file = ../ball_absolute.v
Verilog design file = ../ball_absolute_mv_vga_top.v
Verilog design file = ../../common/rtl/reset_generator.v
Verilog design file = ../../common/rtl/video_sync_generator.v
Verilog design file = ../../common/rtl/nes_controller.v
Verilog design file = ../../common/rtl/synchronizer.v
-sdc option: SDC file input not used.
ERROR - synthesis: ../../common/rtl/nes_controller.v(5): syntax error near CYCLES_PER_PULSE. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/dave/lscc/iCEcube2.2020.12/LSE/bin/lin64/synthesis -f "ball_absolute_mv_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Jul 30 02:35:38 2021


Command Line:  /home/dave/lscc/iCEcube2.2020.12/LSE/bin/lin64/synthesis -f ball_absolute_mv_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is VQ100.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : VQ100

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = ball_absolute_mv_Implmnt/ball_absolute_mv.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p ../../common/rtl (searchpath added)
-p /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice (searchpath added)
Verilog design file = ../ball_absolute.v
Verilog design file = ../ball_absolute_mv_vga_top.v
Verilog design file = ../../common/rtl/reset_generator.v
Verilog design file = ../../common/rtl/video_sync_generator.v
Verilog design file = ../../common/rtl/nes_controller.v
Verilog design file = ../../common/rtl/synchronizer.v
-sdc option: SDC file input not used.
ERROR - synthesis: ../../common/rtl/synchronizer.v(2): net type must be explicitly specified for 'i_clk' when default_nettype is none. VERI-1906
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/dave/lscc/iCEcube2.2020.12/LSE/bin/lin64/synthesis -f "ball_absolute_mv_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Jul 30 02:36:03 2021


Command Line:  /home/dave/lscc/iCEcube2.2020.12/LSE/bin/lin64/synthesis -f ball_absolute_mv_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is VQ100.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : VQ100

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = ball_absolute_mv_Implmnt/ball_absolute_mv.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p ../../common/rtl (searchpath added)
-p /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice (searchpath added)
Verilog design file = ../ball_absolute.v
Verilog design file = ../ball_absolute_mv_vga_top.v
Verilog design file = ../../common/rtl/reset_generator.v
Verilog design file = ../../common/rtl/video_sync_generator.v
Verilog design file = ../../common/rtl/nes_controller.v
Verilog design file = ../../common/rtl/synchronizer.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting ball_absolute_mv_vga_top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

ERROR - synthesis: /home/dave/lscc/iCEcube2.2020.12/LSE/userware/unix/SYNTHESIS_HEADERS/pmi_def.v(35): net type must be explicitly specified for 'WrAddress' when default_nettype is none. VERI-1906
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/dave/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ball_absolute_mv_syn.prj" -log "ball_absolute_mv_Implmnt/ball_absolute_mv.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/dave/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/dave/lscc/iCEcube2.2020.12/synpbase
Hostname:    ubuntu
Date:        Fri Jul 30 02:38:41 2021
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ball_absolute_mv_syn.prj
ProductType: synplify_pro





log file: "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/ball_absolute_mv.srr"
Running: ball_absolute_mv_Implmnt in foreground

Running ball_absolute_mv_syn|ball_absolute_mv_Implmnt

Running: compile (Compile) on ball_absolute_mv_syn|ball_absolute_mv_Implmnt
# Fri Jul 30 02:38:41 2021

Running: compile_flow (Compile Process) on ball_absolute_mv_syn|ball_absolute_mv_Implmnt
# Fri Jul 30 02:38:41 2021

Running: compiler (Compile Input) on ball_absolute_mv_syn|ball_absolute_mv_Implmnt
# Fri Jul 30 02:38:41 2021
compiler exited with errors
Job failed on: ball_absolute_mv_syn|ball_absolute_mv_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/synlog/ball_absolute_mv_compiler.srr"
# Fri Jul 30 02:38:42 2021

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on ball_absolute_mv_syn|ball_absolute_mv_Implmnt
Complete: Compile on ball_absolute_mv_syn|ball_absolute_mv_Implmnt
Complete: Logic Synthesis on ball_absolute_mv_syn|ball_absolute_mv_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of ball_absolute_mv_Implmnt/ball_absolute_mv.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/dave/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: ubuntu

# Fri Jul 30 02:38:41 2021

#Implementation: ball_absolute_mv_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :ubuntu
@I::"/home/dave/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/dave/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/dave/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/dave/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/dave/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v" (library work)
@I::"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v" (library work)
@E: Can't open file nes_controller.vh
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 30 02:38:42 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 30 02:38:42 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/dave/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -options "ball_absolute_mv_syn.prj" 
starting Synplify_ProCurrent Implementation ball_absolute_mv_Implmnt its sbt path: /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt
running Synplify_ProCurrent Implementation ball_absolute_mv_Implmnt its sbt path: /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt
Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Child process exit with 0.
Current Implementation ball_absolute_mv_Implmnt its sbt path: /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt
Synplify_Pro succeed.
Synthesis runtime 5 seconds
"/home/dave/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ball_absolute_mv_syn.prj" -log "ball_absolute_mv_Implmnt/ball_absolute_mv.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/dave/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/dave/lscc/iCEcube2.2020.12/synpbase
Hostname:    ubuntu
Date:        Fri Jul 30 02:40:00 2021
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ball_absolute_mv_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.

log file: "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/ball_absolute_mv.srr"

Running: ball_absolute_mv_Implmnt in foreground



Running ball_absolute_mv_syn|ball_absolute_mv_Implmnt


Running: compile (Compile) on ball_absolute_mv_syn|ball_absolute_mv_Implmnt
# Fri Jul 30 02:40:00 2021


Running: compile_flow (Compile Process) on ball_absolute_mv_syn|ball_absolute_mv_Implmnt
# Fri Jul 30 02:40:00 2021


Running: compiler (Compile Input) on ball_absolute_mv_syn|ball_absolute_mv_Implmnt
# Fri Jul 30 02:40:00 2021

Copied /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/synwork/ball_absolute_mv_comp.srs to /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/ball_absolute_mv.srs


compiler completed
# Fri Jul 30 02:40:02 2021

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on ball_absolute_mv_syn|ball_absolute_mv_Implmnt
# Fri Jul 30 02:40:02 2021


multi_srs_gen completed
# Fri Jul 30 02:40:02 2021

Return Code: 0
Run Time:00h:00m:00s

Copied /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/synwork/ball_absolute_mv_mult.srs to /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/ball_absolute_mv.srs

Complete: Compile Process on ball_absolute_mv_syn|ball_absolute_mv_Implmnt


Running: premap (Pre-mapping) on ball_absolute_mv_syn|ball_absolute_mv_Implmnt
# Fri Jul 30 02:40:02 2021


premap completed with warnings
# Fri Jul 30 02:40:03 2021

Return Code: 1
Run Time:00h:00m:01s

Complete: Compile on ball_absolute_mv_syn|ball_absolute_mv_Implmnt


Running: map (Map) on ball_absolute_mv_syn|ball_absolute_mv_Implmnt
# Fri Jul 30 02:40:03 2021

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on ball_absolute_mv_syn|ball_absolute_mv_Implmnt
# Fri Jul 30 02:40:03 2021

Copied /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/synwork/ball_absolute_mv_m.srm to /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/ball_absolute_mv.srm


fpga_mapper completed with warnings
# Fri Jul 30 02:40:04 2021

Return Code: 1
Run Time:00h:00m:01s

Complete: Map on ball_absolute_mv_syn|ball_absolute_mv_Implmnt

Complete: Logic Synthesis on ball_absolute_mv_syn|ball_absolute_mv_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of ball_absolute_mv_Implmnt/ball_absolute_mv.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/dave/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: ubuntu

# Fri Jul 30 02:40:00 2021

#Implementation: ball_absolute_mv_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :ubuntu
@I::"/home/dave/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/dave/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/dave/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/dave/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/dave/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v" (library work)
@I::"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v" (library work)
@I:"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v":"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/nes_controller.vh" (library work)
@I::"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/reset_generator.v" (library work)
@I::"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/video_sync_generator.v" (library work)
@I::"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/nes_controller.v" (library work)
@I::"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/synchronizer.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module ball_absolute_mv_vga_top
@N: CG364 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/reset_generator.v":3:7:3:21|Synthesizing module reset_generator in library work.

	COUNT_WIDTH=32'b00000000000000000000000000000100
   Generated name = reset_generator_4s

@N: CG364 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/video_sync_generator.v":3:7:3:26|Synthesizing module video_sync_generator in library work.

@N: CG364 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/synchronizer.v":1:7:1:18|Synthesizing module synchronizer in library work.

@N: CG364 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/nes_controller.v":4:7:4:20|Synthesizing module nes_controller in library work.

	CYCLES_PER_PULSE=32'b00000000000000000000000001111101
	STATE_IDLE=3'b000
	STATE_BUTTON_A=3'b001
	STATE_OTHER_BUTTONS=3'b010
	STATE_VALID=3'b011
	COUNT_WIDTH=32'b00000000000000000000000000001000
	CYCLES_PER_BIT=32'b00000000000000000000000011111010
	CYCLES_PER_READ_BIT=32'b00000000000000000000000010111011
   Generated name = nes_controller_125s_0_1_2_3_8s_250s_187s

@N: CG364 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":5:7:5:19|Synthesizing module ball_absolute in library work.

@W: CL169 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":36:2:36:7|Pruning unused register r_ball_vert_collide. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":36:2:36:7|Pruning unused register r_ball_horiz_collide. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":36:2:36:7|Pruning unused register posedge_ball_vert_collide. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":36:2:36:7|Pruning unused register posedge_ball_horiz_collide. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":60:2:60:7|Register bit ball_vert_move[0] is always 0.
@N: CL189 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":74:2:74:7|Register bit ball_horiz_move[0] is always 0.
@W: CL279 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":60:2:60:7|Pruning register bits 9 to 3 of ball_vert_move[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":60:2:60:7|Pruning register bit 0 of ball_vert_move[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":74:2:74:7|Pruning register bits 9 to 3 of ball_horiz_move[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":74:2:74:7|Pruning register bit 0 of ball_horiz_move[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v":4:7:4:30|Synthesizing module ball_absolute_mv_vga_top in library work.

@W: CS263 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v":59:11:59:11|Port-width mismatch for port i_rst. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CL271 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v":71:2:71:7|Pruning unused bits 7 to 5 of r_buttons[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":46:2:46:7|Register bit ball_hpos[0] is always 0.
@N: CL189 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":46:2:46:7|Register bit ball_vpos[0] is always 0.
@W: CL260 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":46:2:46:7|Pruning register bit 0 of ball_vpos[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":46:2:46:7|Pruning register bit 0 of ball_hpos[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/nes_controller.v":32:2:32:7|Trying to extract state machine for register r_state.
@N: CL189 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/nes_controller.v":32:2:32:7|Register bit r_state[2] is always 0.
@W: CL260 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/nes_controller.v":32:2:32:7|Pruning register bit 2 of r_state[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/nes_controller.v":8:22:8:26|Input i_rst is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 30 02:40:00 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v":4:7:4:30|Selected library: work cell: ball_absolute_mv_vga_top view verilog as top level
@N: NF107 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v":4:7:4:30|Selected library: work cell: ball_absolute_mv_vga_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 30 02:40:01 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 30 02:40:01 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/synwork/ball_absolute_mv_comp.srs changed - recompiling
@N: NF107 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v":4:7:4:30|Selected library: work cell: ball_absolute_mv_vga_top view verilog as top level
@N: NF107 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v":4:7:4:30|Selected library: work cell: ball_absolute_mv_vga_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 30 02:40:02 2021

###########################################################]
Pre-mapping Report

# Fri Jul 30 02:40:02 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/ball_absolute_mv_scck.rpt 
Printing clock  summary report in "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/ball_absolute_mv_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist ball_absolute_mv_vga_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock        Clock                     Clock
Clock                              Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
ball_absolute_mv_vga_top|i_clk     130.8 MHz     7.644         inferred     Autoconstr_clkgroup_0     84   
===========================================================================================================

@W: MT529 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/reset_generator.v":13:2:13:7|Found inferred clock ball_absolute_mv_vga_top|i_clk which controls 84 sequential elements including reset_gen.rst_count[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/ball_absolute_mv.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/nes_controller.v":32:2:32:7|Removing sequential instance o_buttons[7] (in view: work.nes_controller_125s_0_1_2_3_8s_250s_187s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/nes_controller.v":32:2:32:7|Removing sequential instance o_buttons[6] (in view: work.nes_controller_125s_0_1_2_3_8s_250s_187s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/nes_controller.v":32:2:32:7|Removing sequential instance o_buttons[5] (in view: work.nes_controller_125s_0_1_2_3_8s_250s_187s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 30 02:40:03 2021

###########################################################]
Map & Optimize Report

# Fri Jul 30 02:40:03 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/nes_controller.v":32:2:32:7|User-specified initial value defined for instance nes_controller.r_count[7:0] is being ignored. 
@W: FX1039 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/nes_controller.v":32:2:32:7|User-specified initial value defined for instance nes_controller.r_state[1:0] is being ignored. 
@W: FX1039 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/synchronizer.v":9:2:9:7|User-specified initial value defined for instance pmod_3_sync.r_input_sync_2 is being ignored. 
@W: FX1039 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/synchronizer.v":9:2:9:7|User-specified initial value defined for instance pmod_3_sync.r_input_sync_1 is being ignored. 
@W: FX1039 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/video_sync_generator.v":59:2:59:7|User-specified initial value defined for instance sync_gen.r_vpos[9:0] is being ignored. 
@W: FX1039 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/video_sync_generator.v":49:2:49:7|User-specified initial value defined for instance sync_gen.r_hpos[9:0] is being ignored. 
@W: FX1039 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/reset_generator.v":13:2:13:7|User-specified initial value defined for instance reset_gen.rst_count[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/reset_generator.v":13:2:13:7|Found counter in view:work.ball_absolute_mv_vga_top(verilog) instance reset_gen.rst_count[4:0] 
@N: BN362 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/nes_controller.v":32:2:32:7|Removing sequential instance o_buttons[7] (in view: work.nes_controller_125s_0_1_2_3_8s_250s_187s(verilog)) because it does not drive other instances.
@N: BN362 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/nes_controller.v":32:2:32:7|Removing sequential instance o_buttons[6] (in view: work.nes_controller_125s_0_1_2_3_8s_250s_187s(verilog)) because it does not drive other instances.
@N: BN362 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/nes_controller.v":32:2:32:7|Removing sequential instance o_buttons[5] (in view: work.nes_controller_125s_0_1_2_3_8s_250s_187s(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.77ns		 164 /        81
   2		0h:00m:00s		    -2.77ns		 161 /        81
   3		0h:00m:00s		    -1.37ns		 161 /        81
   4		0h:00m:00s		    -1.37ns		 161 /        81
@A: BN291 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/nes_controller.v":32:2:32:7|Boundary register nes_controller.o_controller_clock (in view: work.ball_absolute_mv_vga_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v":5:22:5:26|SB_GB_IO inserted on the port i_clk.
@N: FX1017 :|SB_GB inserted on the net un1_w_reset_sn_0_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 81 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance 
-----------------------------------------------------------------------------------------
@K:CKID0001       i_clk_ibuf_gb_io     SB_GB_IO               81         r_buttons_e_0[0]
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 137MB)

Writing Analyst data base /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/synwork/ball_absolute_mv_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/ball_absolute_mv.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 138MB)

@W: MT420 |Found inferred clock ball_absolute_mv_vga_top|i_clk with period 8.08ns. Please declare a user-defined clock on object "p:i_clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jul 30 02:40:04 2021
#


Top view:               ball_absolute_mv_vga_top
Requested Frequency:    123.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.426

                                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------------------
ball_absolute_mv_vga_top|i_clk     123.8 MHz     105.2 MHz     8.079         9.505         -1.426     inferred     Autoconstr_clkgroup_0
========================================================================================================================================





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
ball_absolute_mv_vga_top|i_clk  ball_absolute_mv_vga_top|i_clk  |  8.079       -1.426  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ball_absolute_mv_vga_top|i_clk
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                      Arrival           
Instance                             Reference                          Type         Pin     Net                   Time        Slack 
                                     Clock                                                                                           
-------------------------------------------------------------------------------------------------------------------------------------
nes_controller.r_button_count[0]     ball_absolute_mv_vga_top|i_clk     SB_DFF       Q       r_button_count[0]     0.540       -1.426
nes_controller.r_button_count[1]     ball_absolute_mv_vga_top|i_clk     SB_DFF       Q       r_button_count[1]     0.540       -1.377
sync_gen.r_hpos[0]                   ball_absolute_mv_vga_top|i_clk     SB_DFFSR     Q       w_hpos[0]             0.540       -1.272
sync_gen.r_hpos[1]                   ball_absolute_mv_vga_top|i_clk     SB_DFFSR     Q       w_hpos[1]             0.540       -1.265
sync_gen.r_hpos[8]                   ball_absolute_mv_vga_top|i_clk     SB_DFFSR     Q       w_hpos[8]             0.540       -1.265
sync_gen.r_hpos[2]                   ball_absolute_mv_vga_top|i_clk     SB_DFFSR     Q       w_hpos[2]             0.540       -1.237
sync_gen.r_hpos[5]                   ball_absolute_mv_vga_top|i_clk     SB_DFFSR     Q       w_hpos[5]             0.540       -1.223
sync_gen.r_hpos[6]                   ball_absolute_mv_vga_top|i_clk     SB_DFFSR     Q       w_hpos[6]             0.540       -1.216
sync_gen.r_hpos[9]                   ball_absolute_mv_vga_top|i_clk     SB_DFFSR     Q       w_hpos[9]             0.540       -1.216
nes_controller.r_count[4]            ball_absolute_mv_vga_top|i_clk     SB_DFFSR     Q       r_count[4]            0.540       -1.202
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                         Required           
Instance                                  Reference                          Type          Pin     Net                     Time         Slack 
                                          Clock                                                                                               
----------------------------------------------------------------------------------------------------------------------------------------------
nes_controller.o_controller_clock_ess     ball_absolute_mv_vga_top|i_clk     SB_DFFESS     E       un1_o_valid15_3_0_0     8.079        -1.426
sync_gen.r_vpos_esr[9]                    ball_absolute_mv_vga_top|i_clk     SB_DFFESR     E       w_end_of_line_0         8.079        -1.272
nes_controller.r_button_count[1]          ball_absolute_mv_vga_top|i_clk     SB_DFF        D       r_button_count_0        7.974        0.240 
nes_controller.r_button_count[2]          ball_absolute_mv_vga_top|i_clk     SB_DFF        D       r_button_count_1        7.974        0.240 
nes_controller.r_count[0]                 ball_absolute_mv_vga_top|i_clk     SB_DFFSR      D       r_count_8[0]            7.974        0.240 
nes_controller.r_count[3]                 ball_absolute_mv_vga_top|i_clk     SB_DFFSR      D       r_count_8[3]            7.974        0.240 
nes_controller.r_count[4]                 ball_absolute_mv_vga_top|i_clk     SB_DFFSR      D       r_count_8[4]            7.974        0.240 
nes_controller.r_count[5]                 ball_absolute_mv_vga_top|i_clk     SB_DFFSR      D       r_count_8[5]            7.974        0.240 
nes_controller.r_count[6]                 ball_absolute_mv_vga_top|i_clk     SB_DFFSR      D       r_count_8[6]            7.974        0.240 
sync_gen.r_hsync                          ball_absolute_mv_vga_top|i_clk     SB_DFF        D       N_5_i                   7.974        0.240 
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.079
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.079

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.426

    Number of logic level(s):                4
    Starting point:                          nes_controller.r_button_count[0] / Q
    Ending point:                            nes_controller.o_controller_clock_ess / E
    The start point is clocked by            ball_absolute_mv_vga_top|i_clk [rising] on pin C
    The end   point is clocked by            ball_absolute_mv_vga_top|i_clk [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                            Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
nes_controller.r_button_count[0]                SB_DFF        Q        Out     0.540     0.540       -         
r_button_count[0]                               Net           -        -       1.599     -           10        
nes_controller.o_controller_clock_ess_RNO_5     SB_LUT4       I0       In      -         2.139       -         
nes_controller.o_controller_clock_ess_RNO_5     SB_LUT4       O        Out     0.449     2.588       -         
g0_1_0                                          Net           -        -       1.371     -           1         
nes_controller.o_controller_clock_ess_RNO_2     SB_LUT4       I0       In      -         3.959       -         
nes_controller.o_controller_clock_ess_RNO_2     SB_LUT4       O        Out     0.449     4.408       -         
N_5                                             Net           -        -       1.371     -           1         
nes_controller.o_controller_clock_ess_RNO_1     SB_LUT4       I0       In      -         5.779       -         
nes_controller.o_controller_clock_ess_RNO_1     SB_LUT4       O        Out     0.449     6.227       -         
un1_o_valid15_3_0                               Net           -        -       1.371     -           1         
nes_controller.o_controller_clock_ess_RNO_0     SB_LUT4       I1       In      -         7.598       -         
nes_controller.o_controller_clock_ess_RNO_0     SB_LUT4       O        Out     0.400     7.998       -         
un1_o_valid15_3_0_0                             Net           -        -       1.507     -           1         
nes_controller.o_controller_clock_ess           SB_DFFESS     E        In      -         9.505       -         
===============================================================================================================
Total path delay (propagation time + setup) of 9.505 is 2.286(24.1%) logic and 7.219(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.079
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.079

    - Propagation time:                      9.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.377

    Number of logic level(s):                4
    Starting point:                          nes_controller.r_button_count[1] / Q
    Ending point:                            nes_controller.o_controller_clock_ess / E
    The start point is clocked by            ball_absolute_mv_vga_top|i_clk [rising] on pin C
    The end   point is clocked by            ball_absolute_mv_vga_top|i_clk [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                            Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
nes_controller.r_button_count[1]                SB_DFF        Q        Out     0.540     0.540       -         
r_button_count[1]                               Net           -        -       1.599     -           9         
nes_controller.o_controller_clock_ess_RNO_5     SB_LUT4       I1       In      -         2.139       -         
nes_controller.o_controller_clock_ess_RNO_5     SB_LUT4       O        Out     0.400     2.539       -         
g0_1_0                                          Net           -        -       1.371     -           1         
nes_controller.o_controller_clock_ess_RNO_2     SB_LUT4       I0       In      -         3.910       -         
nes_controller.o_controller_clock_ess_RNO_2     SB_LUT4       O        Out     0.449     4.359       -         
N_5                                             Net           -        -       1.371     -           1         
nes_controller.o_controller_clock_ess_RNO_1     SB_LUT4       I0       In      -         5.730       -         
nes_controller.o_controller_clock_ess_RNO_1     SB_LUT4       O        Out     0.449     6.178       -         
un1_o_valid15_3_0                               Net           -        -       1.371     -           1         
nes_controller.o_controller_clock_ess_RNO_0     SB_LUT4       I1       In      -         7.549       -         
nes_controller.o_controller_clock_ess_RNO_0     SB_LUT4       O        Out     0.400     7.949       -         
un1_o_valid15_3_0_0                             Net           -        -       1.507     -           1         
nes_controller.o_controller_clock_ess           SB_DFFESS     E        In      -         9.456       -         
===============================================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.079
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.079

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.272

    Number of logic level(s):                4
    Starting point:                          sync_gen.r_hpos[0] / Q
    Ending point:                            sync_gen.r_vpos_esr[9] / E
    The start point is clocked by            ball_absolute_mv_vga_top|i_clk [rising] on pin C
    The end   point is clocked by            ball_absolute_mv_vga_top|i_clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sync_gen.r_hpos[0]                 SB_DFFSR      Q        Out     0.540     0.540       -         
w_hpos[0]                          Net           -        -       1.599     -           5         
sync_gen.r_hpos_RNI2H27[0]         SB_LUT4       I0       In      -         2.139       -         
sync_gen.r_hpos_RNI2H27[0]         SB_LUT4       O        Out     0.386     2.525       -         
N_26                               Net           -        -       1.371     -           3         
sync_gen.r_hpos_RNIJ9NH_0[4]       SB_LUT4       I0       In      -         3.896       -         
sync_gen.r_hpos_RNIJ9NH_0[4]       SB_LUT4       O        Out     0.449     4.345       -         
w_end_of_line                      Net           -        -       1.371     -           12        
sync_gen.r_vpos_esr_RNIG6UP[9]     SB_LUT4       I2       In      -         5.716       -         
sync_gen.r_vpos_esr_RNIG6UP[9]     SB_LUT4       O        Out     0.379     6.094       -         
r_vpos_esr_RNIG6UP[9]              Net           -        -       1.371     -           11        
sync_gen.r_vpos_esr_RNO_0[9]       SB_LUT4       I2       In      -         7.465       -         
sync_gen.r_vpos_esr_RNO_0[9]       SB_LUT4       O        Out     0.379     7.844       -         
w_end_of_line_0                    Net           -        -       1.507     -           1         
sync_gen.r_vpos_esr[9]             SB_DFFESR     E        In      -         9.351       -         
==================================================================================================
Total path delay (propagation time + setup) of 9.351 is 2.132(22.8%) logic and 7.219(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.079
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.079

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.265

    Number of logic level(s):                4
    Starting point:                          sync_gen.r_hpos[1] / Q
    Ending point:                            sync_gen.r_vpos_esr[9] / E
    The start point is clocked by            ball_absolute_mv_vga_top|i_clk [rising] on pin C
    The end   point is clocked by            ball_absolute_mv_vga_top|i_clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sync_gen.r_hpos[1]                 SB_DFFSR      Q        Out     0.540     0.540       -         
w_hpos[1]                          Net           -        -       1.599     -           6         
sync_gen.r_hpos_RNI2H27[0]         SB_LUT4       I1       In      -         2.139       -         
sync_gen.r_hpos_RNI2H27[0]         SB_LUT4       O        Out     0.379     2.518       -         
N_26                               Net           -        -       1.371     -           3         
sync_gen.r_hpos_RNIJ9NH_0[4]       SB_LUT4       I0       In      -         3.889       -         
sync_gen.r_hpos_RNIJ9NH_0[4]       SB_LUT4       O        Out     0.449     4.338       -         
w_end_of_line                      Net           -        -       1.371     -           12        
sync_gen.r_vpos_esr_RNIG6UP[9]     SB_LUT4       I2       In      -         5.708       -         
sync_gen.r_vpos_esr_RNIG6UP[9]     SB_LUT4       O        Out     0.379     6.087       -         
r_vpos_esr_RNIG6UP[9]              Net           -        -       1.371     -           11        
sync_gen.r_vpos_esr_RNO_0[9]       SB_LUT4       I2       In      -         7.458       -         
sync_gen.r_vpos_esr_RNO_0[9]       SB_LUT4       O        Out     0.379     7.837       -         
w_end_of_line_0                    Net           -        -       1.507     -           1         
sync_gen.r_vpos_esr[9]             SB_DFFESR     E        In      -         9.344       -         
==================================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.079
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.079

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.265

    Number of logic level(s):                4
    Starting point:                          sync_gen.r_hpos[8] / Q
    Ending point:                            sync_gen.r_vpos_esr[9] / E
    The start point is clocked by            ball_absolute_mv_vga_top|i_clk [rising] on pin C
    The end   point is clocked by            ball_absolute_mv_vga_top|i_clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sync_gen.r_hpos[8]                 SB_DFFSR      Q        Out     0.540     0.540       -         
w_hpos[8]                          Net           -        -       1.599     -           7         
sync_gen.r_hpos_RNIVMH3[9]         SB_LUT4       I0       In      -         2.139       -         
sync_gen.r_hpos_RNIVMH3[9]         SB_LUT4       O        Out     0.449     2.588       -         
N_48                               Net           -        -       1.371     -           2         
sync_gen.r_hpos_RNIJ9NH_0[4]       SB_LUT4       I2       In      -         3.959       -         
sync_gen.r_hpos_RNIJ9NH_0[4]       SB_LUT4       O        Out     0.379     4.338       -         
w_end_of_line                      Net           -        -       1.371     -           12        
sync_gen.r_vpos_esr_RNIG6UP[9]     SB_LUT4       I2       In      -         5.708       -         
sync_gen.r_vpos_esr_RNIG6UP[9]     SB_LUT4       O        Out     0.379     6.087       -         
r_vpos_esr_RNIG6UP[9]              Net           -        -       1.371     -           11        
sync_gen.r_vpos_esr_RNO_0[9]       SB_LUT4       I2       In      -         7.458       -         
sync_gen.r_vpos_esr_RNO_0[9]       SB_LUT4       O        Out     0.379     7.837       -         
w_end_of_line_0                    Net           -        -       1.507     -           1         
sync_gen.r_vpos_esr[9]             SB_DFFESR     E        In      -         9.344       -         
==================================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for ball_absolute_mv_vga_top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             5 uses
SB_CARRY        52 uses
SB_DFF          27 uses
SB_DFFE         5 uses
SB_DFFESR       4 uses
SB_DFFESS       1 use
SB_DFFSR        37 uses
SB_DFFSS        7 uses
SB_GB           1 use
VCC             5 uses
SB_LUT4         209 uses

I/O ports: 15
I/O primitives: 15
SB_GB_IO       1 use
SB_IO          14 uses

I/O Register bits:                  0
Register bits not including I/Os:   81 (6%)
Total load per clock:
   ball_absolute_mv_vga_top|i_clk: 1

@S |Mapping Summary:
Total  LUTs: 209 (16%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 209 = 209 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 30 02:40:04 2021

###########################################################]


Synthesis exit by 0.
Current Implementation ball_absolute_mv_Implmnt its sbt path: /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"/home/dave/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/dave/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P01.dev" "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/ball_absolute_mv.edf " "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/netlist" "-pVQ100" "-y/home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

Parsing edif file: /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/ball_absolute_mv.edf...
Parsing constraint file: /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin i_Switch_1 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin o_Segment1_A doesn't exist in the design netlist.ignoring the set_io command on line 21 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin o_Segment1_B doesn't exist in the design netlist.ignoring the set_io command on line 22 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin o_Segment1_C doesn't exist in the design netlist.ignoring the set_io command on line 23 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin o_Segment1_D doesn't exist in the design netlist.ignoring the set_io command on line 24 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin o_Segment1_E doesn't exist in the design netlist.ignoring the set_io command on line 25 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin o_Segment1_F doesn't exist in the design netlist.ignoring the set_io command on line 26 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin o_Segment1_G doesn't exist in the design netlist.ignoring the set_io command on line 27 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin o_Segment2_A doesn't exist in the design netlist.ignoring the set_io command on line 28 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin o_Segment2_B doesn't exist in the design netlist.ignoring the set_io command on line 29 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin o_Segment2_C doesn't exist in the design netlist.ignoring the set_io command on line 30 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin o_Segment2_D doesn't exist in the design netlist.ignoring the set_io command on line 31 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin o_Segment2_E doesn't exist in the design netlist.ignoring the set_io command on line 32 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin o_Segment2_F doesn't exist in the design netlist.ignoring the set_io command on line 33 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin o_Segment2_G doesn't exist in the design netlist.ignoring the set_io command on line 34 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin io_pmod_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin io_pmod_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin io_pmod_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin io_pmod_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
Warning: pin io_pmod_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf
parse file /home/dave/Shared/verilog/go-board-vg-hw/Go_Board_Constraints.pcf error. But they are ignored
start to read sdc/scf file /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/ball_absolute_mv.scf
sdc_reader OK /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/ball_absolute_mv.scf
Stored edif netlist at /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/netlist/oadb-ball_absolute_mv_vga_top...

write Timing Constraint to /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: ball_absolute_mv_vga_top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/dave/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/netlist/oadb-ball_absolute_mv_vga_top" --outdir "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/placer" --device-file "/home/dave/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/dave/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX1K.lib" --effort_level std --out-sdc-file "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/placer/ball_absolute_mv_vga_top_pl.sdc"
starting placerrunning placerExecuting : /home/dave/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/netlist/oadb-ball_absolute_mv_vga_top --outdir /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/placer --device-file /home/dave/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/dave/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX1K.lib --effort_level std --out-sdc-file /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/placer/ball_absolute_mv_vga_top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/dave/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P01.dev
Package              - VQ100
Design database      - /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/netlist/oadb-ball_absolute_mv_vga_top
SDC file             - /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/placer
Timing library       - /home/dave/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/netlist/oadb-ball_absolute_mv_vga_top/BFPGA_DESIGN_ep
I2065: Reading device file : /home/dave/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	209
    Number of DFFs      	:	81
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	52
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	8
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	10
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	219
    Number of DFFs      	:	81
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	52

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	49
        LUT, DFF and CARRY	:	32
    Combinational LogicCells
        Only LUT         	:	122
        CARRY Only       	:	4
        LUT with CARRY   	:	16
    LogicCells                  :	223/1280
    PLBs                        :	36/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	15/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 37.0 (sec)

Final Design Statistics
    Number of LUTs      	:	219
    Number of DFFs      	:	81
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	52
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	223/1280
    PLBs                        :	42/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	15/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: ball_absolute_mv_vga_top|i_clk | Frequency: 158.56 MHz | Target: 123.76 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 37.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/dave/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/dave/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P01.dev" "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/netlist/oadb-ball_absolute_mv_vga_top" --package VQ100 --outdir "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/dave/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/placer/ball_absolute_mv_vga_top_pl.sdc" --dst_sdc_file "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/packer/ball_absolute_mv_vga_top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 594
used logic cells: 223
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/dave/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/dave/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P01.dev" "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/netlist/oadb-ball_absolute_mv_vga_top" --package VQ100 --outdir "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/packer" --translator "/home/dave/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/placer/ball_absolute_mv_vga_top_pl.sdc" --dst_sdc_file "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/packer/ball_absolute_mv_vga_top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 594
used logic cells: 223
Translating sdc file /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/placer/ball_absolute_mv_vga_top_pl.sdc...
Translated sdc file is /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/packer/ball_absolute_mv_vga_top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/dave/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/dave/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P01.dev" "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/netlist/oadb-ball_absolute_mv_vga_top" "/home/dave/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX1K.lib" "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/packer/ball_absolute_mv_vga_top_pk.sdc" --outdir "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/router" --sdf_file "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/simulation_netlist/ball_absolute_mv_vga_top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/dave/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/dave/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P01.dev /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/netlist/oadb-ball_absolute_mv_vga_top /home/dave/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX1K.lib /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/packer/ball_absolute_mv_vga_top_pk.sdc --outdir /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/router --sdf_file /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/simulation_netlist/ball_absolute_mv_vga_top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design ball_absolute_mv_vga_top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 286 
I1212: Iteration  1 :    78 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design ball_absolute_mv_vga_top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
 total           151696K
router succeed.

"/home/dave/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/simulation_netlist/ball_absolute_mv_vga_top_sbt.v" --vhdl "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/simulation_netlist/ball_absolute_mv_vga_top_sbt.vhd" --lib "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/netlist/oadb-ball_absolute_mv_vga_top" --view rt --device "/home/dave/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P01.dev" --splitio  --in-sdc-file "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/packer/ball_absolute_mv_vga_top_pk.sdc" --out-sdc-file "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/netlister/ball_absolute_mv_vga_top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

Generating Verilog & VHDL netlist files ...
Writing /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/simulation_netlist/ball_absolute_mv_vga_top_sbt.v
Writing /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/simulation_netlist/ball_absolute_mv_vga_top_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"/home/dave/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/netlist/oadb-ball_absolute_mv_vga_top" --lib-file "/home/dave/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX1K.lib" --sdc-file "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/netlister/ball_absolute_mv_vga_top_sbt.sdc" --sdf-file "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/simulation_netlist/ball_absolute_mv_vga_top_sbt.sdf" --report-file "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/timer/ball_absolute_mv_vga_top_timing.rpt" --device-file "/home/dave/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : /home/dave/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/netlist/oadb-ball_absolute_mv_vga_top --lib-file /home/dave/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX1K.lib --sdc-file /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/netlister/ball_absolute_mv_vga_top_sbt.sdc --sdf-file /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/simulation_netlist/ball_absolute_mv_vga_top_sbt.sdf --report-file /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/timer/ball_absolute_mv_vga_top_timing.rpt --device-file /home/dave/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 9 seconds
timer succeed.
timer succeeded.


"/home/dave/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/dave/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P01.dev" --design "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/netlist/oadb-ball_absolute_mv_vga_top" --device_name iCE40HX1K --package VQ100 --outdir "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
