// Seed: 3737592981
module module_0 (
    output wor id_0,
    input tri id_1,
    input tri0 id_2,
    input supply1 id_3,
    output uwire id_4,
    input tri1 id_5
);
  wire id_7 = id_7;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input tri id_2,
    input wor id_3,
    output logic id_4,
    input supply1 id_5
    , id_9,
    input wor id_6,
    output uwire id_7
);
  wire id_10;
  ;
  initial if (-1'h0) id_4 <= id_10;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_6,
      id_1,
      id_5
  );
endmodule
