<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>New src/hotspot/cpu/aarch64/macroAssembler_aarch64.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
  <body>
    <pre>
   1 /*
   2  * Copyright (c) 1997, 2020, Oracle and/or its affiliates. All rights reserved.
   3  * Copyright (c) 2014, 2020, Red Hat Inc. All rights reserved.
   4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   5  *
   6  * This code is free software; you can redistribute it and/or modify it
   7  * under the terms of the GNU General Public License version 2 only, as
   8  * published by the Free Software Foundation.
   9  *
  10  * This code is distributed in the hope that it will be useful, but WITHOUT
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
  23  *
  24  */
  25 
  26 #include &lt;sys/types.h&gt;
  27 
  28 #include &quot;precompiled.hpp&quot;
  29 #include &quot;jvm.h&quot;
  30 #include &quot;asm/assembler.hpp&quot;
  31 #include &quot;asm/assembler.inline.hpp&quot;
  32 #include &quot;gc/shared/barrierSet.hpp&quot;
  33 #include &quot;gc/shared/cardTable.hpp&quot;
  34 #include &quot;gc/shared/barrierSetAssembler.hpp&quot;
  35 #include &quot;gc/shared/cardTableBarrierSet.hpp&quot;
  36 #include &quot;interpreter/interpreter.hpp&quot;
  37 #include &quot;compiler/disassembler.hpp&quot;
  38 #include &quot;memory/resourceArea.hpp&quot;
  39 #include &quot;memory/universe.hpp&quot;
  40 #include &quot;nativeInst_aarch64.hpp&quot;
  41 #include &quot;oops/accessDecorators.hpp&quot;
  42 #include &quot;oops/compressedOops.inline.hpp&quot;
  43 #include &quot;oops/klass.inline.hpp&quot;
  44 #include &quot;runtime/biasedLocking.hpp&quot;
  45 #include &quot;runtime/icache.hpp&quot;
  46 #include &quot;runtime/interfaceSupport.inline.hpp&quot;
  47 #include &quot;runtime/jniHandles.inline.hpp&quot;
  48 #include &quot;runtime/sharedRuntime.hpp&quot;
  49 #include &quot;runtime/thread.hpp&quot;
  50 #include &quot;utilities/powerOfTwo.hpp&quot;
  51 #ifdef COMPILER1
  52 #include &quot;c1/c1_LIRAssembler.hpp&quot;
  53 #endif
  54 #ifdef COMPILER2
  55 #include &quot;oops/oop.hpp&quot;
  56 #include &quot;opto/compile.hpp&quot;
  57 #include &quot;opto/node.hpp&quot;
  58 #include &quot;opto/output.hpp&quot;
  59 #endif
  60 
  61 #ifdef PRODUCT
  62 #define BLOCK_COMMENT(str) /* nothing */
  63 #define STOP(error) stop(error)
  64 #else
  65 #define BLOCK_COMMENT(str) block_comment(str)
  66 #define STOP(error) block_comment(error); stop(error)
  67 #endif
  68 
  69 #define BIND(label) bind(label); BLOCK_COMMENT(#label &quot;:&quot;)
  70 
  71 // Patch any kind of instruction; there may be several instructions.
  72 // Return the total length (in bytes) of the instructions.
  73 int MacroAssembler::pd_patch_instruction_size(address branch, address target) {
  74   int instructions = 1;
  75   assert((uint64_t)target &lt; (1ul &lt;&lt; 48), &quot;48-bit overflow in address constant&quot;);
  76   long offset = (target - branch) &gt;&gt; 2;
  77   unsigned insn = *(unsigned*)branch;
  78   if ((Instruction_aarch64::extract(insn, 29, 24) &amp; 0b111011) == 0b011000) {
  79     // Load register (literal)
  80     Instruction_aarch64::spatch(branch, 23, 5, offset);
  81   } else if (Instruction_aarch64::extract(insn, 30, 26) == 0b00101) {
  82     // Unconditional branch (immediate)
  83     Instruction_aarch64::spatch(branch, 25, 0, offset);
  84   } else if (Instruction_aarch64::extract(insn, 31, 25) == 0b0101010) {
  85     // Conditional branch (immediate)
  86     Instruction_aarch64::spatch(branch, 23, 5, offset);
  87   } else if (Instruction_aarch64::extract(insn, 30, 25) == 0b011010) {
  88     // Compare &amp; branch (immediate)
  89     Instruction_aarch64::spatch(branch, 23, 5, offset);
  90   } else if (Instruction_aarch64::extract(insn, 30, 25) == 0b011011) {
  91     // Test &amp; branch (immediate)
  92     Instruction_aarch64::spatch(branch, 18, 5, offset);
  93   } else if (Instruction_aarch64::extract(insn, 28, 24) == 0b10000) {
  94     // PC-rel. addressing
  95     offset = target-branch;
  96     int shift = Instruction_aarch64::extract(insn, 31, 31);
  97     if (shift) {
  98       u_int64_t dest = (u_int64_t)target;
  99       uint64_t pc_page = (uint64_t)branch &gt;&gt; 12;
 100       uint64_t adr_page = (uint64_t)target &gt;&gt; 12;
 101       unsigned offset_lo = dest &amp; 0xfff;
 102       offset = adr_page - pc_page;
 103 
 104       // We handle 4 types of PC relative addressing
 105       //   1 - adrp    Rx, target_page
 106       //       ldr/str Ry, [Rx, #offset_in_page]
 107       //   2 - adrp    Rx, target_page
 108       //       add     Ry, Rx, #offset_in_page
 109       //   3 - adrp    Rx, target_page (page aligned reloc, offset == 0)
 110       //       movk    Rx, #imm16&lt;&lt;32
 111       //   4 - adrp    Rx, target_page (page aligned reloc, offset == 0)
 112       // In the first 3 cases we must check that Rx is the same in the adrp and the
 113       // subsequent ldr/str, add or movk instruction. Otherwise we could accidentally end
 114       // up treating a type 4 relocation as a type 1, 2 or 3 just because it happened
 115       // to be followed by a random unrelated ldr/str, add or movk instruction.
 116       //
 117       unsigned insn2 = ((unsigned*)branch)[1];
 118       if (Instruction_aarch64::extract(insn2, 29, 24) == 0b111001 &amp;&amp;
 119                 Instruction_aarch64::extract(insn, 4, 0) ==
 120                         Instruction_aarch64::extract(insn2, 9, 5)) {
 121         // Load/store register (unsigned immediate)
 122         unsigned size = Instruction_aarch64::extract(insn2, 31, 30);
 123         Instruction_aarch64::patch(branch + sizeof (unsigned),
 124                                     21, 10, offset_lo &gt;&gt; size);
 125         guarantee(((dest &gt;&gt; size) &lt;&lt; size) == dest, &quot;misaligned target&quot;);
 126         instructions = 2;
 127       } else if (Instruction_aarch64::extract(insn2, 31, 22) == 0b1001000100 &amp;&amp;
 128                 Instruction_aarch64::extract(insn, 4, 0) ==
 129                         Instruction_aarch64::extract(insn2, 4, 0)) {
 130         // add (immediate)
 131         Instruction_aarch64::patch(branch + sizeof (unsigned),
 132                                    21, 10, offset_lo);
 133         instructions = 2;
 134       } else if (Instruction_aarch64::extract(insn2, 31, 21) == 0b11110010110 &amp;&amp;
 135                    Instruction_aarch64::extract(insn, 4, 0) ==
 136                      Instruction_aarch64::extract(insn2, 4, 0)) {
 137         // movk #imm16&lt;&lt;32
 138         Instruction_aarch64::patch(branch + 4, 20, 5, (uint64_t)target &gt;&gt; 32);
 139         long dest = ((long)target &amp; 0xffffffffL) | ((long)branch &amp; 0xffff00000000L);
 140         long pc_page = (long)branch &gt;&gt; 12;
 141         long adr_page = (long)dest &gt;&gt; 12;
 142         offset = adr_page - pc_page;
 143         instructions = 2;
 144       }
 145     }
 146     int offset_lo = offset &amp; 3;
 147     offset &gt;&gt;= 2;
 148     Instruction_aarch64::spatch(branch, 23, 5, offset);
 149     Instruction_aarch64::patch(branch, 30, 29, offset_lo);
 150   } else if (Instruction_aarch64::extract(insn, 31, 21) == 0b11010010100) {
 151     u_int64_t dest = (u_int64_t)target;
 152     // Move wide constant
 153     assert(nativeInstruction_at(branch+4)-&gt;is_movk(), &quot;wrong insns in patch&quot;);
 154     assert(nativeInstruction_at(branch+8)-&gt;is_movk(), &quot;wrong insns in patch&quot;);
 155     Instruction_aarch64::patch(branch, 20, 5, dest &amp; 0xffff);
 156     Instruction_aarch64::patch(branch+4, 20, 5, (dest &gt;&gt;= 16) &amp; 0xffff);
 157     Instruction_aarch64::patch(branch+8, 20, 5, (dest &gt;&gt;= 16) &amp; 0xffff);
 158     assert(target_addr_for_insn(branch) == target, &quot;should be&quot;);
 159     instructions = 3;
 160   } else if (Instruction_aarch64::extract(insn, 31, 22) == 0b1011100101 &amp;&amp;
 161              Instruction_aarch64::extract(insn, 4, 0) == 0b11111) {
 162     // nothing to do
 163     assert(target == 0, &quot;did not expect to relocate target for polling page load&quot;);
 164   } else {
 165     ShouldNotReachHere();
 166   }
 167   return instructions * NativeInstruction::instruction_size;
 168 }
 169 
 170 int MacroAssembler::patch_oop(address insn_addr, address o) {
 171   int instructions;
 172   unsigned insn = *(unsigned*)insn_addr;
 173   assert(nativeInstruction_at(insn_addr+4)-&gt;is_movk(), &quot;wrong insns in patch&quot;);
 174 
 175   // OOPs are either narrow (32 bits) or wide (48 bits).  We encode
 176   // narrow OOPs by setting the upper 16 bits in the first
 177   // instruction.
 178   if (Instruction_aarch64::extract(insn, 31, 21) == 0b11010010101) {
 179     // Move narrow OOP
 180     narrowOop n = CompressedOops::encode((oop)o);
 181     Instruction_aarch64::patch(insn_addr, 20, 5, n &gt;&gt; 16);
 182     Instruction_aarch64::patch(insn_addr+4, 20, 5, n &amp; 0xffff);
 183     instructions = 2;
 184   } else {
 185     // Move wide OOP
 186     assert(nativeInstruction_at(insn_addr+8)-&gt;is_movk(), &quot;wrong insns in patch&quot;);
 187     uintptr_t dest = (uintptr_t)o;
 188     Instruction_aarch64::patch(insn_addr, 20, 5, dest &amp; 0xffff);
 189     Instruction_aarch64::patch(insn_addr+4, 20, 5, (dest &gt;&gt;= 16) &amp; 0xffff);
 190     Instruction_aarch64::patch(insn_addr+8, 20, 5, (dest &gt;&gt;= 16) &amp; 0xffff);
 191     instructions = 3;
 192   }
 193   return instructions * NativeInstruction::instruction_size;
 194 }
 195 
 196 int MacroAssembler::patch_narrow_klass(address insn_addr, narrowKlass n) {
 197   // Metatdata pointers are either narrow (32 bits) or wide (48 bits).
 198   // We encode narrow ones by setting the upper 16 bits in the first
 199   // instruction.
 200   NativeInstruction *insn = nativeInstruction_at(insn_addr);
 201   assert(Instruction_aarch64::extract(insn-&gt;encoding(), 31, 21) == 0b11010010101 &amp;&amp;
 202          nativeInstruction_at(insn_addr+4)-&gt;is_movk(), &quot;wrong insns in patch&quot;);
 203 
 204   Instruction_aarch64::patch(insn_addr, 20, 5, n &gt;&gt; 16);
 205   Instruction_aarch64::patch(insn_addr+4, 20, 5, n &amp; 0xffff);
 206   return 2 * NativeInstruction::instruction_size;
 207 }
 208 
 209 address MacroAssembler::target_addr_for_insn(address insn_addr, unsigned insn) {
 210   long offset = 0;
 211   if ((Instruction_aarch64::extract(insn, 29, 24) &amp; 0b011011) == 0b00011000) {
 212     // Load register (literal)
 213     offset = Instruction_aarch64::sextract(insn, 23, 5);
 214     return address(((uint64_t)insn_addr + (offset &lt;&lt; 2)));
 215   } else if (Instruction_aarch64::extract(insn, 30, 26) == 0b00101) {
 216     // Unconditional branch (immediate)
 217     offset = Instruction_aarch64::sextract(insn, 25, 0);
 218   } else if (Instruction_aarch64::extract(insn, 31, 25) == 0b0101010) {
 219     // Conditional branch (immediate)
 220     offset = Instruction_aarch64::sextract(insn, 23, 5);
 221   } else if (Instruction_aarch64::extract(insn, 30, 25) == 0b011010) {
 222     // Compare &amp; branch (immediate)
 223     offset = Instruction_aarch64::sextract(insn, 23, 5);
 224    } else if (Instruction_aarch64::extract(insn, 30, 25) == 0b011011) {
 225     // Test &amp; branch (immediate)
 226     offset = Instruction_aarch64::sextract(insn, 18, 5);
 227   } else if (Instruction_aarch64::extract(insn, 28, 24) == 0b10000) {
 228     // PC-rel. addressing
 229     offset = Instruction_aarch64::extract(insn, 30, 29);
 230     offset |= Instruction_aarch64::sextract(insn, 23, 5) &lt;&lt; 2;
 231     int shift = Instruction_aarch64::extract(insn, 31, 31) ? 12 : 0;
 232     if (shift) {
 233       offset &lt;&lt;= shift;
 234       uint64_t target_page = ((uint64_t)insn_addr) + offset;
 235       target_page &amp;= ((uint64_t)-1) &lt;&lt; shift;
 236       // Return the target address for the following sequences
 237       //   1 - adrp    Rx, target_page
 238       //       ldr/str Ry, [Rx, #offset_in_page]
 239       //   2 - adrp    Rx, target_page
 240       //       add     Ry, Rx, #offset_in_page
 241       //   3 - adrp    Rx, target_page (page aligned reloc, offset == 0)
 242       //       movk    Rx, #imm12&lt;&lt;32
 243       //   4 - adrp    Rx, target_page (page aligned reloc, offset == 0)
 244       //
 245       // In the first two cases  we check that the register is the same and
 246       // return the target_page + the offset within the page.
 247       // Otherwise we assume it is a page aligned relocation and return
 248       // the target page only.
 249       //
 250       unsigned insn2 = ((unsigned*)insn_addr)[1];
 251       if (Instruction_aarch64::extract(insn2, 29, 24) == 0b111001 &amp;&amp;
 252                 Instruction_aarch64::extract(insn, 4, 0) ==
 253                         Instruction_aarch64::extract(insn2, 9, 5)) {
 254         // Load/store register (unsigned immediate)
 255         unsigned int byte_offset = Instruction_aarch64::extract(insn2, 21, 10);
 256         unsigned int size = Instruction_aarch64::extract(insn2, 31, 30);
 257         return address(target_page + (byte_offset &lt;&lt; size));
 258       } else if (Instruction_aarch64::extract(insn2, 31, 22) == 0b1001000100 &amp;&amp;
 259                 Instruction_aarch64::extract(insn, 4, 0) ==
 260                         Instruction_aarch64::extract(insn2, 4, 0)) {
 261         // add (immediate)
 262         unsigned int byte_offset = Instruction_aarch64::extract(insn2, 21, 10);
 263         return address(target_page + byte_offset);
 264       } else {
 265         if (Instruction_aarch64::extract(insn2, 31, 21) == 0b11110010110  &amp;&amp;
 266                Instruction_aarch64::extract(insn, 4, 0) ==
 267                  Instruction_aarch64::extract(insn2, 4, 0)) {
 268           target_page = (target_page &amp; 0xffffffff) |
 269                          ((uint64_t)Instruction_aarch64::extract(insn2, 20, 5) &lt;&lt; 32);
 270         }
 271         return (address)target_page;
 272       }
 273     } else {
 274       ShouldNotReachHere();
 275     }
 276   } else if (Instruction_aarch64::extract(insn, 31, 23) == 0b110100101) {
 277     u_int32_t *insns = (u_int32_t *)insn_addr;
 278     // Move wide constant: movz, movk, movk.  See movptr().
 279     assert(nativeInstruction_at(insns+1)-&gt;is_movk(), &quot;wrong insns in patch&quot;);
 280     assert(nativeInstruction_at(insns+2)-&gt;is_movk(), &quot;wrong insns in patch&quot;);
 281     return address(u_int64_t(Instruction_aarch64::extract(insns[0], 20, 5))
 282                    + (u_int64_t(Instruction_aarch64::extract(insns[1], 20, 5)) &lt;&lt; 16)
 283                    + (u_int64_t(Instruction_aarch64::extract(insns[2], 20, 5)) &lt;&lt; 32));
 284   } else if (Instruction_aarch64::extract(insn, 31, 22) == 0b1011100101 &amp;&amp;
 285              Instruction_aarch64::extract(insn, 4, 0) == 0b11111) {
 286     return 0;
 287   } else {
 288     ShouldNotReachHere();
 289   }
 290   return address(((uint64_t)insn_addr + (offset &lt;&lt; 2)));
 291 }
 292 
 293 void MacroAssembler::safepoint_poll(Label&amp; slow_path) {
 294   ldr(rscratch1, Address(rthread, Thread::polling_page_offset()));
 295   tbnz(rscratch1, exact_log2(SafepointMechanism::poll_bit()), slow_path);
 296 }
 297 
 298 // Just like safepoint_poll, but use an acquiring load for thread-
 299 // local polling.
 300 //
 301 // We need an acquire here to ensure that any subsequent load of the
 302 // global SafepointSynchronize::_state flag is ordered after this load
 303 // of the local Thread::_polling page.  We don&#39;t want this poll to
 304 // return false (i.e. not safepointing) and a later poll of the global
 305 // SafepointSynchronize::_state spuriously to return true.
 306 //
 307 // This is to avoid a race when we&#39;re in a native-&gt;Java transition
 308 // racing the code which wakes up from a safepoint.
 309 //
 310 void MacroAssembler::safepoint_poll_acquire(Label&amp; slow_path) {
 311   lea(rscratch1, Address(rthread, Thread::polling_page_offset()));
 312   ldar(rscratch1, rscratch1);
 313   tbnz(rscratch1, exact_log2(SafepointMechanism::poll_bit()), slow_path);
 314 }
 315 
 316 void MacroAssembler::reset_last_Java_frame(bool clear_fp) {
 317   // we must set sp to zero to clear frame
 318   str(zr, Address(rthread, JavaThread::last_Java_sp_offset()));
 319 
 320   // must clear fp, so that compiled frames are not confused; it is
 321   // possible that we need it only for debugging
 322   if (clear_fp) {
 323     str(zr, Address(rthread, JavaThread::last_Java_fp_offset()));
 324   }
 325 
 326   // Always clear the pc because it could have been set by make_walkable()
 327   str(zr, Address(rthread, JavaThread::last_Java_pc_offset()));
 328 }
 329 
 330 // Calls to C land
 331 //
 332 // When entering C land, the rfp, &amp; resp of the last Java frame have to be recorded
 333 // in the (thread-local) JavaThread object. When leaving C land, the last Java fp
 334 // has to be reset to 0. This is required to allow proper stack traversal.
 335 void MacroAssembler::set_last_Java_frame(Register last_java_sp,
 336                                          Register last_java_fp,
 337                                          Register last_java_pc,
 338                                          Register scratch) {
 339 
 340   if (last_java_pc-&gt;is_valid()) {
 341       str(last_java_pc, Address(rthread,
 342                                 JavaThread::frame_anchor_offset()
 343                                 + JavaFrameAnchor::last_Java_pc_offset()));
 344     }
 345 
 346   // determine last_java_sp register
 347   if (last_java_sp == sp) {
 348     mov(scratch, sp);
 349     last_java_sp = scratch;
 350   } else if (!last_java_sp-&gt;is_valid()) {
 351     last_java_sp = esp;
 352   }
 353 
 354   str(last_java_sp, Address(rthread, JavaThread::last_Java_sp_offset()));
 355 
 356   // last_java_fp is optional
 357   if (last_java_fp-&gt;is_valid()) {
 358     str(last_java_fp, Address(rthread, JavaThread::last_Java_fp_offset()));
 359   }
 360 }
 361 
 362 void MacroAssembler::set_last_Java_frame(Register last_java_sp,
 363                                          Register last_java_fp,
 364                                          address  last_java_pc,
 365                                          Register scratch) {
 366   assert(last_java_pc != NULL, &quot;must provide a valid PC&quot;);
 367 
 368   adr(scratch, last_java_pc);
 369   str(scratch, Address(rthread,
 370                        JavaThread::frame_anchor_offset()
 371                        + JavaFrameAnchor::last_Java_pc_offset()));
 372 
 373   set_last_Java_frame(last_java_sp, last_java_fp, noreg, scratch);
 374 }
 375 
 376 void MacroAssembler::set_last_Java_frame(Register last_java_sp,
 377                                          Register last_java_fp,
 378                                          Label &amp;L,
 379                                          Register scratch) {
 380   if (L.is_bound()) {
 381     set_last_Java_frame(last_java_sp, last_java_fp, target(L), scratch);
 382   } else {
 383     InstructionMark im(this);
 384     L.add_patch_at(code(), locator());
 385     set_last_Java_frame(last_java_sp, last_java_fp, pc() /* Patched later */, scratch);
 386   }
 387 }
 388 
 389 void MacroAssembler::far_call(Address entry, CodeBuffer *cbuf, Register tmp) {
 390   assert(ReservedCodeCacheSize &lt; 4*G, &quot;branch out of range&quot;);
 391   assert(CodeCache::find_blob(entry.target()) != NULL,
 392          &quot;destination of far call not found in code cache&quot;);
 393   if (far_branches()) {
 394     unsigned long offset;
 395     // We can use ADRP here because we know that the total size of
 396     // the code cache cannot exceed 2Gb.
 397     adrp(tmp, entry, offset);
 398     add(tmp, tmp, offset);
 399     if (cbuf) cbuf-&gt;set_insts_mark();
 400     blr(tmp);
 401   } else {
 402     if (cbuf) cbuf-&gt;set_insts_mark();
 403     bl(entry);
 404   }
 405 }
 406 
 407 void MacroAssembler::far_jump(Address entry, CodeBuffer *cbuf, Register tmp) {
 408   assert(ReservedCodeCacheSize &lt; 4*G, &quot;branch out of range&quot;);
 409   assert(CodeCache::find_blob(entry.target()) != NULL,
 410          &quot;destination of far call not found in code cache&quot;);
 411   if (far_branches()) {
 412     unsigned long offset;
 413     // We can use ADRP here because we know that the total size of
 414     // the code cache cannot exceed 2Gb.
 415     adrp(tmp, entry, offset);
 416     add(tmp, tmp, offset);
 417     if (cbuf) cbuf-&gt;set_insts_mark();
 418     br(tmp);
 419   } else {
 420     if (cbuf) cbuf-&gt;set_insts_mark();
 421     b(entry);
 422   }
 423 }
 424 
 425 void MacroAssembler::reserved_stack_check() {
 426     // testing if reserved zone needs to be enabled
 427     Label no_reserved_zone_enabling;
 428 
 429     ldr(rscratch1, Address(rthread, JavaThread::reserved_stack_activation_offset()));
 430     cmp(sp, rscratch1);
 431     br(Assembler::LO, no_reserved_zone_enabling);
 432 
 433     enter();   // LR and FP are live.
 434     lea(rscratch1, CAST_FROM_FN_PTR(address, SharedRuntime::enable_stack_reserved_zone));
 435     mov(c_rarg0, rthread);
 436     blr(rscratch1);
 437     leave();
 438 
 439     // We have already removed our own frame.
 440     // throw_delayed_StackOverflowError will think that it&#39;s been
 441     // called by our caller.
 442     lea(rscratch1, RuntimeAddress(StubRoutines::throw_delayed_StackOverflowError_entry()));
 443     br(rscratch1);
 444     should_not_reach_here();
 445 
 446     bind(no_reserved_zone_enabling);
 447 }
 448 
 449 int MacroAssembler::biased_locking_enter(Register lock_reg,
 450                                          Register obj_reg,
 451                                          Register swap_reg,
 452                                          Register tmp_reg,
 453                                          bool swap_reg_contains_mark,
 454                                          Label&amp; done,
 455                                          Label* slow_case,
 456                                          BiasedLockingCounters* counters) {
 457   assert(UseBiasedLocking, &quot;why call this otherwise?&quot;);
 458   assert_different_registers(lock_reg, obj_reg, swap_reg);
 459 
 460   if (PrintBiasedLockingStatistics &amp;&amp; counters == NULL)
 461     counters = BiasedLocking::counters();
 462 
 463   assert_different_registers(lock_reg, obj_reg, swap_reg, tmp_reg, rscratch1, rscratch2, noreg);
 464   assert(markWord::age_shift == markWord::lock_bits + markWord::biased_lock_bits, &quot;biased locking makes assumptions about bit layout&quot;);
 465   Address mark_addr      (obj_reg, oopDesc::mark_offset_in_bytes());
 466   Address klass_addr     (obj_reg, oopDesc::klass_offset_in_bytes());
 467   Address saved_mark_addr(lock_reg, 0);
 468 
 469   // Biased locking
 470   // See whether the lock is currently biased toward our thread and
 471   // whether the epoch is still valid
 472   // Note that the runtime guarantees sufficient alignment of JavaThread
 473   // pointers to allow age to be placed into low bits
 474   // First check to see whether biasing is even enabled for this object
 475   Label cas_label;
 476   int null_check_offset = -1;
 477   if (!swap_reg_contains_mark) {
 478     null_check_offset = offset();
 479     ldr(swap_reg, mark_addr);
 480   }
 481   andr(tmp_reg, swap_reg, markWord::biased_lock_mask_in_place);
 482   cmp(tmp_reg, (u1)markWord::biased_lock_pattern);
 483   br(Assembler::NE, cas_label);
 484   // The bias pattern is present in the object&#39;s header. Need to check
 485   // whether the bias owner and the epoch are both still current.
 486   load_prototype_header(tmp_reg, obj_reg);
 487   orr(tmp_reg, tmp_reg, rthread);
 488   eor(tmp_reg, swap_reg, tmp_reg);
 489   andr(tmp_reg, tmp_reg, ~((int) markWord::age_mask_in_place));
 490   if (counters != NULL) {
 491     Label around;
 492     cbnz(tmp_reg, around);
 493     atomic_incw(Address((address)counters-&gt;biased_lock_entry_count_addr()), tmp_reg, rscratch1, rscratch2);
 494     b(done);
 495     bind(around);
 496   } else {
 497     cbz(tmp_reg, done);
 498   }
 499 
 500   Label try_revoke_bias;
 501   Label try_rebias;
 502 
 503   // At this point we know that the header has the bias pattern and
 504   // that we are not the bias owner in the current epoch. We need to
 505   // figure out more details about the state of the header in order to
 506   // know what operations can be legally performed on the object&#39;s
 507   // header.
 508 
 509   // If the low three bits in the xor result aren&#39;t clear, that means
 510   // the prototype header is no longer biased and we have to revoke
 511   // the bias on this object.
 512   andr(rscratch1, tmp_reg, markWord::biased_lock_mask_in_place);
 513   cbnz(rscratch1, try_revoke_bias);
 514 
 515   // Biasing is still enabled for this data type. See whether the
 516   // epoch of the current bias is still valid, meaning that the epoch
 517   // bits of the mark word are equal to the epoch bits of the
 518   // prototype header. (Note that the prototype header&#39;s epoch bits
 519   // only change at a safepoint.) If not, attempt to rebias the object
 520   // toward the current thread. Note that we must be absolutely sure
 521   // that the current epoch is invalid in order to do this because
 522   // otherwise the manipulations it performs on the mark word are
 523   // illegal.
 524   andr(rscratch1, tmp_reg, markWord::epoch_mask_in_place);
 525   cbnz(rscratch1, try_rebias);
 526 
 527   // The epoch of the current bias is still valid but we know nothing
 528   // about the owner; it might be set or it might be clear. Try to
 529   // acquire the bias of the object using an atomic operation. If this
 530   // fails we will go in to the runtime to revoke the object&#39;s bias.
 531   // Note that we first construct the presumed unbiased header so we
 532   // don&#39;t accidentally blow away another thread&#39;s valid bias.
 533   {
 534     Label here;
 535     mov(rscratch1, markWord::biased_lock_mask_in_place | markWord::age_mask_in_place | markWord::epoch_mask_in_place);
 536     andr(swap_reg, swap_reg, rscratch1);
 537     orr(tmp_reg, swap_reg, rthread);
 538     cmpxchg_obj_header(swap_reg, tmp_reg, obj_reg, rscratch1, here, slow_case);
 539     // If the biasing toward our thread failed, this means that
 540     // another thread succeeded in biasing it toward itself and we
 541     // need to revoke that bias. The revocation will occur in the
 542     // interpreter runtime in the slow case.
 543     bind(here);
 544     if (counters != NULL) {
 545       atomic_incw(Address((address)counters-&gt;anonymously_biased_lock_entry_count_addr()),
 546                   tmp_reg, rscratch1, rscratch2);
 547     }
 548   }
 549   b(done);
 550 
 551   bind(try_rebias);
 552   // At this point we know the epoch has expired, meaning that the
 553   // current &quot;bias owner&quot;, if any, is actually invalid. Under these
 554   // circumstances _only_, we are allowed to use the current header&#39;s
 555   // value as the comparison value when doing the cas to acquire the
 556   // bias in the current epoch. In other words, we allow transfer of
 557   // the bias from one thread to another directly in this situation.
 558   //
 559   // FIXME: due to a lack of registers we currently blow away the age
 560   // bits in this situation. Should attempt to preserve them.
 561   {
 562     Label here;
 563     load_prototype_header(tmp_reg, obj_reg);
 564     orr(tmp_reg, rthread, tmp_reg);
 565     cmpxchg_obj_header(swap_reg, tmp_reg, obj_reg, rscratch1, here, slow_case);
 566     // If the biasing toward our thread failed, then another thread
 567     // succeeded in biasing it toward itself and we need to revoke that
 568     // bias. The revocation will occur in the runtime in the slow case.
 569     bind(here);
 570     if (counters != NULL) {
 571       atomic_incw(Address((address)counters-&gt;rebiased_lock_entry_count_addr()),
 572                   tmp_reg, rscratch1, rscratch2);
 573     }
 574   }
 575   b(done);
 576 
 577   bind(try_revoke_bias);
 578   // The prototype mark in the klass doesn&#39;t have the bias bit set any
 579   // more, indicating that objects of this data type are not supposed
 580   // to be biased any more. We are going to try to reset the mark of
 581   // this object to the prototype value and fall through to the
 582   // CAS-based locking scheme. Note that if our CAS fails, it means
 583   // that another thread raced us for the privilege of revoking the
 584   // bias of this particular object, so it&#39;s okay to continue in the
 585   // normal locking code.
 586   //
 587   // FIXME: due to a lack of registers we currently blow away the age
 588   // bits in this situation. Should attempt to preserve them.
 589   {
 590     Label here, nope;
 591     load_prototype_header(tmp_reg, obj_reg);
 592     cmpxchg_obj_header(swap_reg, tmp_reg, obj_reg, rscratch1, here, &amp;nope);
 593     bind(here);
 594 
 595     // Fall through to the normal CAS-based lock, because no matter what
 596     // the result of the above CAS, some thread must have succeeded in
 597     // removing the bias bit from the object&#39;s header.
 598     if (counters != NULL) {
 599       atomic_incw(Address((address)counters-&gt;revoked_lock_entry_count_addr()), tmp_reg,
 600                   rscratch1, rscratch2);
 601     }
 602     bind(nope);
 603   }
 604 
 605   bind(cas_label);
 606 
 607   return null_check_offset;
 608 }
 609 
 610 void MacroAssembler::biased_locking_exit(Register obj_reg, Register temp_reg, Label&amp; done) {
 611   assert(UseBiasedLocking, &quot;why call this otherwise?&quot;);
 612 
 613   // Check for biased locking unlock case, which is a no-op
 614   // Note: we do not have to check the thread ID for two reasons.
 615   // First, the interpreter checks for IllegalMonitorStateException at
 616   // a higher level. Second, if the bias was revoked while we held the
 617   // lock, the object could not be rebiased toward another thread, so
 618   // the bias bit would be clear.
 619   ldr(temp_reg, Address(obj_reg, oopDesc::mark_offset_in_bytes()));
 620   andr(temp_reg, temp_reg, markWord::biased_lock_mask_in_place);
 621   cmp(temp_reg, (u1)markWord::biased_lock_pattern);
 622   br(Assembler::EQ, done);
 623 }
 624 
 625 static void pass_arg0(MacroAssembler* masm, Register arg) {
 626   if (c_rarg0 != arg ) {
 627     masm-&gt;mov(c_rarg0, arg);
 628   }
 629 }
 630 
 631 static void pass_arg1(MacroAssembler* masm, Register arg) {
 632   if (c_rarg1 != arg ) {
 633     masm-&gt;mov(c_rarg1, arg);
 634   }
 635 }
 636 
 637 static void pass_arg2(MacroAssembler* masm, Register arg) {
 638   if (c_rarg2 != arg ) {
 639     masm-&gt;mov(c_rarg2, arg);
 640   }
 641 }
 642 
 643 static void pass_arg3(MacroAssembler* masm, Register arg) {
 644   if (c_rarg3 != arg ) {
 645     masm-&gt;mov(c_rarg3, arg);
 646   }
 647 }
 648 
 649 void MacroAssembler::call_VM_base(Register oop_result,
 650                                   Register java_thread,
 651                                   Register last_java_sp,
 652                                   address  entry_point,
 653                                   int      number_of_arguments,
 654                                   bool     check_exceptions) {
 655    // determine java_thread register
 656   if (!java_thread-&gt;is_valid()) {
 657     java_thread = rthread;
 658   }
 659 
 660   // determine last_java_sp register
 661   if (!last_java_sp-&gt;is_valid()) {
 662     last_java_sp = esp;
 663   }
 664 
 665   // debugging support
 666   assert(number_of_arguments &gt;= 0   , &quot;cannot have negative number of arguments&quot;);
 667   assert(java_thread == rthread, &quot;unexpected register&quot;);
 668 #ifdef ASSERT
 669   // TraceBytecodes does not use r12 but saves it over the call, so don&#39;t verify
 670   // if ((UseCompressedOops || UseCompressedClassPointers) &amp;&amp; !TraceBytecodes) verify_heapbase(&quot;call_VM_base: heap base corrupted?&quot;);
 671 #endif // ASSERT
 672 
 673   assert(java_thread != oop_result  , &quot;cannot use the same register for java_thread &amp; oop_result&quot;);
 674   assert(java_thread != last_java_sp, &quot;cannot use the same register for java_thread &amp; last_java_sp&quot;);
 675 
 676   // push java thread (becomes first argument of C function)
 677 
 678   mov(c_rarg0, java_thread);
 679 
 680   // set last Java frame before call
 681   assert(last_java_sp != rfp, &quot;can&#39;t use rfp&quot;);
 682 
 683   Label l;
 684   set_last_Java_frame(last_java_sp, rfp, l, rscratch1);
 685 
 686   // do the call, remove parameters
 687   MacroAssembler::call_VM_leaf_base(entry_point, number_of_arguments, &amp;l);
 688 
 689   // reset last Java frame
 690   // Only interpreter should have to clear fp
 691   reset_last_Java_frame(true);
 692 
 693    // C++ interp handles this in the interpreter
 694   check_and_handle_popframe(java_thread);
 695   check_and_handle_earlyret(java_thread);
 696 
 697   if (check_exceptions) {
 698     // check for pending exceptions (java_thread is set upon return)
 699     ldr(rscratch1, Address(java_thread, in_bytes(Thread::pending_exception_offset())));
 700     Label ok;
 701     cbz(rscratch1, ok);
 702     lea(rscratch1, RuntimeAddress(StubRoutines::forward_exception_entry()));
 703     br(rscratch1);
 704     bind(ok);
 705   }
 706 
 707   // get oop result if there is one and reset the value in the thread
 708   if (oop_result-&gt;is_valid()) {
 709     get_vm_result(oop_result, java_thread);
 710   }
 711 }
 712 
 713 void MacroAssembler::call_VM_helper(Register oop_result, address entry_point, int number_of_arguments, bool check_exceptions) {
 714   call_VM_base(oop_result, noreg, noreg, entry_point, number_of_arguments, check_exceptions);
 715 }
 716 
 717 // Maybe emit a call via a trampoline.  If the code cache is small
 718 // trampolines won&#39;t be emitted.
 719 
 720 address MacroAssembler::trampoline_call(Address entry, CodeBuffer *cbuf) {
 721   assert(JavaThread::current()-&gt;is_Compiler_thread(), &quot;just checking&quot;);
 722   assert(entry.rspec().type() == relocInfo::runtime_call_type
 723          || entry.rspec().type() == relocInfo::opt_virtual_call_type
 724          || entry.rspec().type() == relocInfo::static_call_type
 725          || entry.rspec().type() == relocInfo::virtual_call_type, &quot;wrong reloc type&quot;);
 726 
 727   // We need a trampoline if branches are far.
 728   if (far_branches()) {
 729     bool in_scratch_emit_size = false;
 730 #ifdef COMPILER2
 731     // We don&#39;t want to emit a trampoline if C2 is generating dummy
 732     // code during its branch shortening phase.
 733     CompileTask* task = ciEnv::current()-&gt;task();
 734     in_scratch_emit_size =
 735       (task != NULL &amp;&amp; is_c2_compile(task-&gt;comp_level()) &amp;&amp;
 736        Compile::current()-&gt;output()-&gt;in_scratch_emit_size());
 737 #endif
 738     if (!in_scratch_emit_size) {
 739       address stub = emit_trampoline_stub(offset(), entry.target());
 740       if (stub == NULL) {
 741         return NULL; // CodeCache is full
 742       }
 743     }
 744   }
 745 
 746   if (cbuf) cbuf-&gt;set_insts_mark();
 747   relocate(entry.rspec());
 748   if (!far_branches()) {
 749     bl(entry.target());
 750   } else {
 751     bl(pc());
 752   }
 753   // just need to return a non-null address
 754   return pc();
 755 }
 756 
 757 
 758 // Emit a trampoline stub for a call to a target which is too far away.
 759 //
 760 // code sequences:
 761 //
 762 // call-site:
 763 //   branch-and-link to &lt;destination&gt; or &lt;trampoline stub&gt;
 764 //
 765 // Related trampoline stub for this call site in the stub section:
 766 //   load the call target from the constant pool
 767 //   branch (LR still points to the call site above)
 768 
 769 address MacroAssembler::emit_trampoline_stub(int insts_call_instruction_offset,
 770                                              address dest) {
 771   // Max stub size: alignment nop, TrampolineStub.
 772   address stub = start_a_stub(NativeInstruction::instruction_size
 773                    + NativeCallTrampolineStub::instruction_size);
 774   if (stub == NULL) {
 775     return NULL;  // CodeBuffer::expand failed
 776   }
 777 
 778   // Create a trampoline stub relocation which relates this trampoline stub
 779   // with the call instruction at insts_call_instruction_offset in the
 780   // instructions code-section.
 781   align(wordSize);
 782   relocate(trampoline_stub_Relocation::spec(code()-&gt;insts()-&gt;start()
 783                                             + insts_call_instruction_offset));
 784   const int stub_start_offset = offset();
 785 
 786   // Now, create the trampoline stub&#39;s code:
 787   // - load the call
 788   // - call
 789   Label target;
 790   ldr(rscratch1, target);
 791   br(rscratch1);
 792   bind(target);
 793   assert(offset() - stub_start_offset == NativeCallTrampolineStub::data_offset,
 794          &quot;should be&quot;);
 795   emit_int64((int64_t)dest);
 796 
 797   const address stub_start_addr = addr_at(stub_start_offset);
 798 
 799   assert(is_NativeCallTrampolineStub_at(stub_start_addr), &quot;doesn&#39;t look like a trampoline&quot;);
 800 
 801   end_a_stub();
 802   return stub_start_addr;
 803 }
 804 
 805 void MacroAssembler::emit_static_call_stub() {
 806   // CompiledDirectStaticCall::set_to_interpreted knows the
 807   // exact layout of this stub.
 808 
 809   isb();
 810   mov_metadata(rmethod, (Metadata*)NULL);
 811 
 812   // Jump to the entry point of the i2c stub.
 813   movptr(rscratch1, 0);
 814   br(rscratch1);
 815 }
 816 
 817 void MacroAssembler::c2bool(Register x) {
 818   // implements x == 0 ? 0 : 1
 819   // note: must only look at least-significant byte of x
 820   //       since C-style booleans are stored in one byte
 821   //       only! (was bug)
 822   tst(x, 0xff);
 823   cset(x, Assembler::NE);
 824 }
 825 
 826 address MacroAssembler::ic_call(address entry, jint method_index) {
 827   RelocationHolder rh = virtual_call_Relocation::spec(pc(), method_index);
 828   // address const_ptr = long_constant((jlong)Universe::non_oop_word());
 829   // unsigned long offset;
 830   // ldr_constant(rscratch2, const_ptr);
 831   movptr(rscratch2, (uintptr_t)Universe::non_oop_word());
 832   return trampoline_call(Address(entry, rh));
 833 }
 834 
 835 // Implementation of call_VM versions
 836 
 837 void MacroAssembler::call_VM(Register oop_result,
 838                              address entry_point,
 839                              bool check_exceptions) {
 840   call_VM_helper(oop_result, entry_point, 0, check_exceptions);
 841 }
 842 
 843 void MacroAssembler::call_VM(Register oop_result,
 844                              address entry_point,
 845                              Register arg_1,
 846                              bool check_exceptions) {
 847   pass_arg1(this, arg_1);
 848   call_VM_helper(oop_result, entry_point, 1, check_exceptions);
 849 }
 850 
 851 void MacroAssembler::call_VM(Register oop_result,
 852                              address entry_point,
 853                              Register arg_1,
 854                              Register arg_2,
 855                              bool check_exceptions) {
 856   assert(arg_1 != c_rarg2, &quot;smashed arg&quot;);
 857   pass_arg2(this, arg_2);
 858   pass_arg1(this, arg_1);
 859   call_VM_helper(oop_result, entry_point, 2, check_exceptions);
 860 }
 861 
 862 void MacroAssembler::call_VM(Register oop_result,
 863                              address entry_point,
 864                              Register arg_1,
 865                              Register arg_2,
 866                              Register arg_3,
 867                              bool check_exceptions) {
 868   assert(arg_1 != c_rarg3, &quot;smashed arg&quot;);
 869   assert(arg_2 != c_rarg3, &quot;smashed arg&quot;);
 870   pass_arg3(this, arg_3);
 871 
 872   assert(arg_1 != c_rarg2, &quot;smashed arg&quot;);
 873   pass_arg2(this, arg_2);
 874 
 875   pass_arg1(this, arg_1);
 876   call_VM_helper(oop_result, entry_point, 3, check_exceptions);
 877 }
 878 
 879 void MacroAssembler::call_VM(Register oop_result,
 880                              Register last_java_sp,
 881                              address entry_point,
 882                              int number_of_arguments,
 883                              bool check_exceptions) {
 884   call_VM_base(oop_result, rthread, last_java_sp, entry_point, number_of_arguments, check_exceptions);
 885 }
 886 
 887 void MacroAssembler::call_VM(Register oop_result,
 888                              Register last_java_sp,
 889                              address entry_point,
 890                              Register arg_1,
 891                              bool check_exceptions) {
 892   pass_arg1(this, arg_1);
 893   call_VM(oop_result, last_java_sp, entry_point, 1, check_exceptions);
 894 }
 895 
 896 void MacroAssembler::call_VM(Register oop_result,
 897                              Register last_java_sp,
 898                              address entry_point,
 899                              Register arg_1,
 900                              Register arg_2,
 901                              bool check_exceptions) {
 902 
 903   assert(arg_1 != c_rarg2, &quot;smashed arg&quot;);
 904   pass_arg2(this, arg_2);
 905   pass_arg1(this, arg_1);
 906   call_VM(oop_result, last_java_sp, entry_point, 2, check_exceptions);
 907 }
 908 
 909 void MacroAssembler::call_VM(Register oop_result,
 910                              Register last_java_sp,
 911                              address entry_point,
 912                              Register arg_1,
 913                              Register arg_2,
 914                              Register arg_3,
 915                              bool check_exceptions) {
 916   assert(arg_1 != c_rarg3, &quot;smashed arg&quot;);
 917   assert(arg_2 != c_rarg3, &quot;smashed arg&quot;);
 918   pass_arg3(this, arg_3);
 919   assert(arg_1 != c_rarg2, &quot;smashed arg&quot;);
 920   pass_arg2(this, arg_2);
 921   pass_arg1(this, arg_1);
 922   call_VM(oop_result, last_java_sp, entry_point, 3, check_exceptions);
 923 }
 924 
 925 
 926 void MacroAssembler::get_vm_result(Register oop_result, Register java_thread) {
 927   ldr(oop_result, Address(java_thread, JavaThread::vm_result_offset()));
 928   str(zr, Address(java_thread, JavaThread::vm_result_offset()));
 929   verify_oop(oop_result, &quot;broken oop in call_VM_base&quot;);
 930 }
 931 
 932 void MacroAssembler::get_vm_result_2(Register metadata_result, Register java_thread) {
 933   ldr(metadata_result, Address(java_thread, JavaThread::vm_result_2_offset()));
 934   str(zr, Address(java_thread, JavaThread::vm_result_2_offset()));
 935 }
 936 
 937 void MacroAssembler::align(int modulus) {
 938   while (offset() % modulus != 0) nop();
 939 }
 940 
 941 // these are no-ops overridden by InterpreterMacroAssembler
 942 
 943 void MacroAssembler::check_and_handle_earlyret(Register java_thread) { }
 944 
 945 void MacroAssembler::check_and_handle_popframe(Register java_thread) { }
 946 
 947 
 948 RegisterOrConstant MacroAssembler::delayed_value_impl(intptr_t* delayed_value_addr,
 949                                                       Register tmp,
 950                                                       int offset) {
 951   intptr_t value = *delayed_value_addr;
 952   if (value != 0)
 953     return RegisterOrConstant(value + offset);
 954 
 955   // load indirectly to solve generation ordering problem
 956   ldr(tmp, ExternalAddress((address) delayed_value_addr));
 957 
 958   if (offset != 0)
 959     add(tmp, tmp, offset);
 960 
 961   return RegisterOrConstant(tmp);
 962 }
 963 
 964 // Look up the method for a megamorphic invokeinterface call.
 965 // The target method is determined by &lt;intf_klass, itable_index&gt;.
 966 // The receiver klass is in recv_klass.
 967 // On success, the result will be in method_result, and execution falls through.
 968 // On failure, execution transfers to the given label.
 969 void MacroAssembler::lookup_interface_method(Register recv_klass,
 970                                              Register intf_klass,
 971                                              RegisterOrConstant itable_index,
 972                                              Register method_result,
 973                                              Register scan_temp,
 974                                              Label&amp; L_no_such_interface,
 975                          bool return_method) {
 976   assert_different_registers(recv_klass, intf_klass, scan_temp);
 977   assert_different_registers(method_result, intf_klass, scan_temp);
 978   assert(recv_klass != method_result || !return_method,
 979      &quot;recv_klass can be destroyed when method isn&#39;t needed&quot;);
 980   assert(itable_index.is_constant() || itable_index.as_register() == method_result,
 981          &quot;caller must use same register for non-constant itable index as for method&quot;);
 982 
 983   // Compute start of first itableOffsetEntry (which is at the end of the vtable)
 984   int vtable_base = in_bytes(Klass::vtable_start_offset());
 985   int itentry_off = itableMethodEntry::method_offset_in_bytes();
 986   int scan_step   = itableOffsetEntry::size() * wordSize;
 987   int vte_size    = vtableEntry::size_in_bytes();
 988   assert(vte_size == wordSize, &quot;else adjust times_vte_scale&quot;);
 989 
 990   ldrw(scan_temp, Address(recv_klass, Klass::vtable_length_offset()));
 991 
 992   // %%% Could store the aligned, prescaled offset in the klassoop.
 993   // lea(scan_temp, Address(recv_klass, scan_temp, times_vte_scale, vtable_base));
 994   lea(scan_temp, Address(recv_klass, scan_temp, Address::lsl(3)));
 995   add(scan_temp, scan_temp, vtable_base);
 996 
 997   if (return_method) {
 998     // Adjust recv_klass by scaled itable_index, so we can free itable_index.
 999     assert(itableMethodEntry::size() * wordSize == wordSize, &quot;adjust the scaling in the code below&quot;);
1000     // lea(recv_klass, Address(recv_klass, itable_index, Address::times_ptr, itentry_off));
1001     lea(recv_klass, Address(recv_klass, itable_index, Address::lsl(3)));
1002     if (itentry_off)
1003       add(recv_klass, recv_klass, itentry_off);
1004   }
1005 
1006   // for (scan = klass-&gt;itable(); scan-&gt;interface() != NULL; scan += scan_step) {
1007   //   if (scan-&gt;interface() == intf) {
1008   //     result = (klass + scan-&gt;offset() + itable_index);
1009   //   }
1010   // }
1011   Label search, found_method;
1012 
1013   for (int peel = 1; peel &gt;= 0; peel--) {
1014     ldr(method_result, Address(scan_temp, itableOffsetEntry::interface_offset_in_bytes()));
1015     cmp(intf_klass, method_result);
1016 
1017     if (peel) {
1018       br(Assembler::EQ, found_method);
1019     } else {
1020       br(Assembler::NE, search);
1021       // (invert the test to fall through to found_method...)
1022     }
1023 
1024     if (!peel)  break;
1025 
1026     bind(search);
1027 
1028     // Check that the previous entry is non-null.  A null entry means that
1029     // the receiver class doesn&#39;t implement the interface, and wasn&#39;t the
1030     // same as when the caller was compiled.
1031     cbz(method_result, L_no_such_interface);
1032     add(scan_temp, scan_temp, scan_step);
1033   }
1034 
1035   bind(found_method);
1036 
1037   // Got a hit.
1038   if (return_method) {
1039     ldrw(scan_temp, Address(scan_temp, itableOffsetEntry::offset_offset_in_bytes()));
1040     ldr(method_result, Address(recv_klass, scan_temp, Address::uxtw(0)));
1041   }
1042 }
1043 
1044 // virtual method calling
1045 void MacroAssembler::lookup_virtual_method(Register recv_klass,
1046                                            RegisterOrConstant vtable_index,
1047                                            Register method_result) {
1048   const int base = in_bytes(Klass::vtable_start_offset());
1049   assert(vtableEntry::size() * wordSize == 8,
1050          &quot;adjust the scaling in the code below&quot;);
1051   int vtable_offset_in_bytes = base + vtableEntry::method_offset_in_bytes();
1052 
1053   if (vtable_index.is_register()) {
1054     lea(method_result, Address(recv_klass,
1055                                vtable_index.as_register(),
1056                                Address::lsl(LogBytesPerWord)));
1057     ldr(method_result, Address(method_result, vtable_offset_in_bytes));
1058   } else {
1059     vtable_offset_in_bytes += vtable_index.as_constant() * wordSize;
1060     ldr(method_result,
1061         form_address(rscratch1, recv_klass, vtable_offset_in_bytes, 0));
1062   }
1063 }
1064 
1065 void MacroAssembler::check_klass_subtype(Register sub_klass,
1066                            Register super_klass,
1067                            Register temp_reg,
1068                            Label&amp; L_success) {
1069   Label L_failure;
1070   check_klass_subtype_fast_path(sub_klass, super_klass, temp_reg,        &amp;L_success, &amp;L_failure, NULL);
1071   check_klass_subtype_slow_path(sub_klass, super_klass, temp_reg, noreg, &amp;L_success, NULL);
1072   bind(L_failure);
1073 }
1074 
1075 
1076 void MacroAssembler::check_klass_subtype_fast_path(Register sub_klass,
1077                                                    Register super_klass,
1078                                                    Register temp_reg,
1079                                                    Label* L_success,
1080                                                    Label* L_failure,
1081                                                    Label* L_slow_path,
1082                                         RegisterOrConstant super_check_offset) {
1083   assert_different_registers(sub_klass, super_klass, temp_reg);
1084   bool must_load_sco = (super_check_offset.constant_or_zero() == -1);
1085   if (super_check_offset.is_register()) {
1086     assert_different_registers(sub_klass, super_klass,
1087                                super_check_offset.as_register());
1088   } else if (must_load_sco) {
1089     assert(temp_reg != noreg, &quot;supply either a temp or a register offset&quot;);
1090   }
1091 
1092   Label L_fallthrough;
1093   int label_nulls = 0;
1094   if (L_success == NULL)   { L_success   = &amp;L_fallthrough; label_nulls++; }
1095   if (L_failure == NULL)   { L_failure   = &amp;L_fallthrough; label_nulls++; }
1096   if (L_slow_path == NULL) { L_slow_path = &amp;L_fallthrough; label_nulls++; }
1097   assert(label_nulls &lt;= 1, &quot;at most one NULL in the batch&quot;);
1098 
1099   int sc_offset = in_bytes(Klass::secondary_super_cache_offset());
1100   int sco_offset = in_bytes(Klass::super_check_offset_offset());
1101   Address super_check_offset_addr(super_klass, sco_offset);
1102 
1103   // Hacked jmp, which may only be used just before L_fallthrough.
1104 #define final_jmp(label)                                                \
1105   if (&amp;(label) == &amp;L_fallthrough) { /*do nothing*/ }                    \
1106   else                            b(label)                /*omit semi*/
1107 
1108   // If the pointers are equal, we are done (e.g., String[] elements).
1109   // This self-check enables sharing of secondary supertype arrays among
1110   // non-primary types such as array-of-interface.  Otherwise, each such
1111   // type would need its own customized SSA.
1112   // We move this check to the front of the fast path because many
1113   // type checks are in fact trivially successful in this manner,
1114   // so we get a nicely predicted branch right at the start of the check.
1115   cmp(sub_klass, super_klass);
1116   br(Assembler::EQ, *L_success);
1117 
1118   // Check the supertype display:
1119   if (must_load_sco) {
1120     ldrw(temp_reg, super_check_offset_addr);
1121     super_check_offset = RegisterOrConstant(temp_reg);
1122   }
1123   Address super_check_addr(sub_klass, super_check_offset);
1124   ldr(rscratch1, super_check_addr);
1125   cmp(super_klass, rscratch1); // load displayed supertype
1126 
1127   // This check has worked decisively for primary supers.
1128   // Secondary supers are sought in the super_cache (&#39;super_cache_addr&#39;).
1129   // (Secondary supers are interfaces and very deeply nested subtypes.)
1130   // This works in the same check above because of a tricky aliasing
1131   // between the super_cache and the primary super display elements.
1132   // (The &#39;super_check_addr&#39; can address either, as the case requires.)
1133   // Note that the cache is updated below if it does not help us find
1134   // what we need immediately.
1135   // So if it was a primary super, we can just fail immediately.
1136   // Otherwise, it&#39;s the slow path for us (no success at this point).
1137 
1138   if (super_check_offset.is_register()) {
1139     br(Assembler::EQ, *L_success);
1140     subs(zr, super_check_offset.as_register(), sc_offset);
1141     if (L_failure == &amp;L_fallthrough) {
1142       br(Assembler::EQ, *L_slow_path);
1143     } else {
1144       br(Assembler::NE, *L_failure);
1145       final_jmp(*L_slow_path);
1146     }
1147   } else if (super_check_offset.as_constant() == sc_offset) {
1148     // Need a slow path; fast failure is impossible.
1149     if (L_slow_path == &amp;L_fallthrough) {
1150       br(Assembler::EQ, *L_success);
1151     } else {
1152       br(Assembler::NE, *L_slow_path);
1153       final_jmp(*L_success);
1154     }
1155   } else {
1156     // No slow path; it&#39;s a fast decision.
1157     if (L_failure == &amp;L_fallthrough) {
1158       br(Assembler::EQ, *L_success);
1159     } else {
1160       br(Assembler::NE, *L_failure);
1161       final_jmp(*L_success);
1162     }
1163   }
1164 
1165   bind(L_fallthrough);
1166 
1167 #undef final_jmp
1168 }
1169 
1170 // These two are taken from x86, but they look generally useful
1171 
1172 // scans count pointer sized words at [addr] for occurence of value,
1173 // generic
1174 void MacroAssembler::repne_scan(Register addr, Register value, Register count,
1175                                 Register scratch) {
1176   Label Lloop, Lexit;
1177   cbz(count, Lexit);
1178   bind(Lloop);
1179   ldr(scratch, post(addr, wordSize));
1180   cmp(value, scratch);
1181   br(EQ, Lexit);
1182   sub(count, count, 1);
1183   cbnz(count, Lloop);
1184   bind(Lexit);
1185 }
1186 
1187 // scans count 4 byte words at [addr] for occurence of value,
1188 // generic
1189 void MacroAssembler::repne_scanw(Register addr, Register value, Register count,
1190                                 Register scratch) {
1191   Label Lloop, Lexit;
1192   cbz(count, Lexit);
1193   bind(Lloop);
1194   ldrw(scratch, post(addr, wordSize));
1195   cmpw(value, scratch);
1196   br(EQ, Lexit);
1197   sub(count, count, 1);
1198   cbnz(count, Lloop);
1199   bind(Lexit);
1200 }
1201 
1202 void MacroAssembler::check_klass_subtype_slow_path(Register sub_klass,
1203                                                    Register super_klass,
1204                                                    Register temp_reg,
1205                                                    Register temp2_reg,
1206                                                    Label* L_success,
1207                                                    Label* L_failure,
1208                                                    bool set_cond_codes) {
1209   assert_different_registers(sub_klass, super_klass, temp_reg);
1210   if (temp2_reg != noreg)
1211     assert_different_registers(sub_klass, super_klass, temp_reg, temp2_reg, rscratch1);
1212 #define IS_A_TEMP(reg) ((reg) == temp_reg || (reg) == temp2_reg)
1213 
1214   Label L_fallthrough;
1215   int label_nulls = 0;
1216   if (L_success == NULL)   { L_success   = &amp;L_fallthrough; label_nulls++; }
1217   if (L_failure == NULL)   { L_failure   = &amp;L_fallthrough; label_nulls++; }
1218   assert(label_nulls &lt;= 1, &quot;at most one NULL in the batch&quot;);
1219 
1220   // a couple of useful fields in sub_klass:
1221   int ss_offset = in_bytes(Klass::secondary_supers_offset());
1222   int sc_offset = in_bytes(Klass::secondary_super_cache_offset());
1223   Address secondary_supers_addr(sub_klass, ss_offset);
1224   Address super_cache_addr(     sub_klass, sc_offset);
1225 
1226   BLOCK_COMMENT(&quot;check_klass_subtype_slow_path&quot;);
1227 
1228   // Do a linear scan of the secondary super-klass chain.
1229   // This code is rarely used, so simplicity is a virtue here.
1230   // The repne_scan instruction uses fixed registers, which we must spill.
1231   // Don&#39;t worry too much about pre-existing connections with the input regs.
1232 
1233   assert(sub_klass != r0, &quot;killed reg&quot;); // killed by mov(r0, super)
1234   assert(sub_klass != r2, &quot;killed reg&quot;); // killed by lea(r2, &amp;pst_counter)
1235 
1236   RegSet pushed_registers;
1237   if (!IS_A_TEMP(r2))    pushed_registers += r2;
1238   if (!IS_A_TEMP(r5))    pushed_registers += r5;
1239 
1240   if (super_klass != r0 || UseCompressedOops) {
1241     if (!IS_A_TEMP(r0))   pushed_registers += r0;
1242   }
1243 
1244   push(pushed_registers, sp);
1245 
1246   // Get super_klass value into r0 (even if it was in r5 or r2).
1247   if (super_klass != r0) {
1248     mov(r0, super_klass);
1249   }
1250 
1251 #ifndef PRODUCT
1252   mov(rscratch2, (address)&amp;SharedRuntime::_partial_subtype_ctr);
1253   Address pst_counter_addr(rscratch2);
1254   ldr(rscratch1, pst_counter_addr);
1255   add(rscratch1, rscratch1, 1);
1256   str(rscratch1, pst_counter_addr);
1257 #endif //PRODUCT
1258 
1259   // We will consult the secondary-super array.
1260   ldr(r5, secondary_supers_addr);
1261   // Load the array length.
1262   ldrw(r2, Address(r5, Array&lt;Klass*&gt;::length_offset_in_bytes()));
1263   // Skip to start of data.
1264   add(r5, r5, Array&lt;Klass*&gt;::base_offset_in_bytes());
1265 
1266   cmp(sp, zr); // Clear Z flag; SP is never zero
1267   // Scan R2 words at [R5] for an occurrence of R0.
1268   // Set NZ/Z based on last compare.
1269   repne_scan(r5, r0, r2, rscratch1);
1270 
1271   // Unspill the temp. registers:
1272   pop(pushed_registers, sp);
1273 
1274   br(Assembler::NE, *L_failure);
1275 
1276   // Success.  Cache the super we found and proceed in triumph.
1277   str(super_klass, super_cache_addr);
1278 
1279   if (L_success != &amp;L_fallthrough) {
1280     b(*L_success);
1281   }
1282 
1283 #undef IS_A_TEMP
1284 
1285   bind(L_fallthrough);
1286 }
1287 
1288 void MacroAssembler::clinit_barrier(Register klass, Register scratch, Label* L_fast_path, Label* L_slow_path) {
1289   assert(L_fast_path != NULL || L_slow_path != NULL, &quot;at least one is required&quot;);
1290   assert_different_registers(klass, rthread, scratch);
1291 
1292   Label L_fallthrough, L_tmp;
1293   if (L_fast_path == NULL) {
1294     L_fast_path = &amp;L_fallthrough;
1295   } else if (L_slow_path == NULL) {
1296     L_slow_path = &amp;L_fallthrough;
1297   }
1298   // Fast path check: class is fully initialized
1299   ldrb(scratch, Address(klass, InstanceKlass::init_state_offset()));
1300   subs(zr, scratch, InstanceKlass::fully_initialized);
1301   br(Assembler::EQ, *L_fast_path);
1302 
1303   // Fast path check: current thread is initializer thread
1304   ldr(scratch, Address(klass, InstanceKlass::init_thread_offset()));
1305   cmp(rthread, scratch);
1306 
1307   if (L_slow_path == &amp;L_fallthrough) {
1308     br(Assembler::EQ, *L_fast_path);
1309     bind(*L_slow_path);
1310   } else if (L_fast_path == &amp;L_fallthrough) {
1311     br(Assembler::NE, *L_slow_path);
1312     bind(*L_fast_path);
1313   } else {
1314     Unimplemented();
1315   }
1316 }
1317 
1318 void MacroAssembler::verify_oop(Register reg, const char* s) {
1319   if (!VerifyOops) return;
1320 
1321   // Pass register number to verify_oop_subroutine
1322   const char* b = NULL;
1323   {
1324     ResourceMark rm;
1325     stringStream ss;
1326     ss.print(&quot;verify_oop: %s: %s&quot;, reg-&gt;name(), s);
1327     b = code_string(ss.as_string());
1328   }
1329   BLOCK_COMMENT(&quot;verify_oop {&quot;);
1330 
1331   stp(r0, rscratch1, Address(pre(sp, -2 * wordSize)));
1332   stp(rscratch2, lr, Address(pre(sp, -2 * wordSize)));
1333 
1334   mov(r0, reg);
1335   mov(rscratch1, (address)b);
1336 
1337   // call indirectly to solve generation ordering problem
1338   lea(rscratch2, ExternalAddress(StubRoutines::verify_oop_subroutine_entry_address()));
1339   ldr(rscratch2, Address(rscratch2));
1340   blr(rscratch2);
1341 
1342   ldp(rscratch2, lr, Address(post(sp, 2 * wordSize)));
1343   ldp(r0, rscratch1, Address(post(sp, 2 * wordSize)));
1344 
1345   BLOCK_COMMENT(&quot;} verify_oop&quot;);
1346 }
1347 
1348 void MacroAssembler::verify_oop_addr(Address addr, const char* s) {
1349   if (!VerifyOops) return;
1350 
1351   const char* b = NULL;
1352   {
1353     ResourceMark rm;
1354     stringStream ss;
1355     ss.print(&quot;verify_oop_addr: %s&quot;, s);
1356     b = code_string(ss.as_string());
1357   }
1358   BLOCK_COMMENT(&quot;verify_oop_addr {&quot;);
1359 
1360   stp(r0, rscratch1, Address(pre(sp, -2 * wordSize)));
1361   stp(rscratch2, lr, Address(pre(sp, -2 * wordSize)));
1362 
1363   // addr may contain sp so we will have to adjust it based on the
1364   // pushes that we just did.
1365   if (addr.uses(sp)) {
1366     lea(r0, addr);
1367     ldr(r0, Address(r0, 4 * wordSize));
1368   } else {
1369     ldr(r0, addr);
1370   }
1371   mov(rscratch1, (address)b);
1372 
1373   // call indirectly to solve generation ordering problem
1374   lea(rscratch2, ExternalAddress(StubRoutines::verify_oop_subroutine_entry_address()));
1375   ldr(rscratch2, Address(rscratch2));
1376   blr(rscratch2);
1377 
1378   ldp(rscratch2, lr, Address(post(sp, 2 * wordSize)));
1379   ldp(r0, rscratch1, Address(post(sp, 2 * wordSize)));
1380 
1381   BLOCK_COMMENT(&quot;} verify_oop_addr&quot;);
1382 }
1383 
1384 Address MacroAssembler::argument_address(RegisterOrConstant arg_slot,
1385                                          int extra_slot_offset) {
1386   // cf. TemplateTable::prepare_invoke(), if (load_receiver).
1387   int stackElementSize = Interpreter::stackElementSize;
1388   int offset = Interpreter::expr_offset_in_bytes(extra_slot_offset+0);
1389 #ifdef ASSERT
1390   int offset1 = Interpreter::expr_offset_in_bytes(extra_slot_offset+1);
1391   assert(offset1 - offset == stackElementSize, &quot;correct arithmetic&quot;);
1392 #endif
1393   if (arg_slot.is_constant()) {
1394     return Address(esp, arg_slot.as_constant() * stackElementSize
1395                    + offset);
1396   } else {
1397     add(rscratch1, esp, arg_slot.as_register(),
1398         ext::uxtx, exact_log2(stackElementSize));
1399     return Address(rscratch1, offset);
1400   }
1401 }
1402 
1403 void MacroAssembler::call_VM_leaf_base(address entry_point,
1404                                        int number_of_arguments,
1405                                        Label *retaddr) {
1406   Label E, L;
1407 
1408   stp(rscratch1, rmethod, Address(pre(sp, -2 * wordSize)));
1409 
1410   mov(rscratch1, entry_point);
1411   blr(rscratch1);
1412   if (retaddr)
1413     bind(*retaddr);
1414 
1415   ldp(rscratch1, rmethod, Address(post(sp, 2 * wordSize)));
1416   maybe_isb();
1417 }
1418 
1419 void MacroAssembler::call_VM_leaf(address entry_point, int number_of_arguments) {
1420   call_VM_leaf_base(entry_point, number_of_arguments);
1421 }
1422 
1423 void MacroAssembler::call_VM_leaf(address entry_point, Register arg_0) {
1424   pass_arg0(this, arg_0);
1425   call_VM_leaf_base(entry_point, 1);
1426 }
1427 
1428 void MacroAssembler::call_VM_leaf(address entry_point, Register arg_0, Register arg_1) {
1429   pass_arg0(this, arg_0);
1430   pass_arg1(this, arg_1);
1431   call_VM_leaf_base(entry_point, 2);
1432 }
1433 
1434 void MacroAssembler::call_VM_leaf(address entry_point, Register arg_0,
1435                                   Register arg_1, Register arg_2) {
1436   pass_arg0(this, arg_0);
1437   pass_arg1(this, arg_1);
1438   pass_arg2(this, arg_2);
1439   call_VM_leaf_base(entry_point, 3);
1440 }
1441 
1442 void MacroAssembler::super_call_VM_leaf(address entry_point, Register arg_0) {
1443   pass_arg0(this, arg_0);
1444   MacroAssembler::call_VM_leaf_base(entry_point, 1);
1445 }
1446 
1447 void MacroAssembler::super_call_VM_leaf(address entry_point, Register arg_0, Register arg_1) {
1448 
1449   assert(arg_0 != c_rarg1, &quot;smashed arg&quot;);
1450   pass_arg1(this, arg_1);
1451   pass_arg0(this, arg_0);
1452   MacroAssembler::call_VM_leaf_base(entry_point, 2);
1453 }
1454 
1455 void MacroAssembler::super_call_VM_leaf(address entry_point, Register arg_0, Register arg_1, Register arg_2) {
1456   assert(arg_0 != c_rarg2, &quot;smashed arg&quot;);
1457   assert(arg_1 != c_rarg2, &quot;smashed arg&quot;);
1458   pass_arg2(this, arg_2);
1459   assert(arg_0 != c_rarg1, &quot;smashed arg&quot;);
1460   pass_arg1(this, arg_1);
1461   pass_arg0(this, arg_0);
1462   MacroAssembler::call_VM_leaf_base(entry_point, 3);
1463 }
1464 
1465 void MacroAssembler::super_call_VM_leaf(address entry_point, Register arg_0, Register arg_1, Register arg_2, Register arg_3) {
1466   assert(arg_0 != c_rarg3, &quot;smashed arg&quot;);
1467   assert(arg_1 != c_rarg3, &quot;smashed arg&quot;);
1468   assert(arg_2 != c_rarg3, &quot;smashed arg&quot;);
1469   pass_arg3(this, arg_3);
1470   assert(arg_0 != c_rarg2, &quot;smashed arg&quot;);
1471   assert(arg_1 != c_rarg2, &quot;smashed arg&quot;);
1472   pass_arg2(this, arg_2);
1473   assert(arg_0 != c_rarg1, &quot;smashed arg&quot;);
1474   pass_arg1(this, arg_1);
1475   pass_arg0(this, arg_0);
1476   MacroAssembler::call_VM_leaf_base(entry_point, 4);
1477 }
1478 
1479 void MacroAssembler::null_check(Register reg, int offset) {
1480   if (needs_explicit_null_check(offset)) {
1481     // provoke OS NULL exception if reg = NULL by
1482     // accessing M[reg] w/o changing any registers
1483     // NOTE: this is plenty to provoke a segv
1484     ldr(zr, Address(reg));
1485   } else {
1486     // nothing to do, (later) access of M[reg + offset]
1487     // will provoke OS NULL exception if reg = NULL
1488   }
1489 }
1490 
1491 // MacroAssembler protected routines needed to implement
1492 // public methods
1493 
1494 void MacroAssembler::mov(Register r, Address dest) {
1495   code_section()-&gt;relocate(pc(), dest.rspec());
1496   u_int64_t imm64 = (u_int64_t)dest.target();
1497   movptr(r, imm64);
1498 }
1499 
1500 // Move a constant pointer into r.  In AArch64 mode the virtual
1501 // address space is 48 bits in size, so we only need three
1502 // instructions to create a patchable instruction sequence that can
1503 // reach anywhere.
1504 void MacroAssembler::movptr(Register r, uintptr_t imm64) {
1505 #ifndef PRODUCT
1506   {
1507     char buffer[64];
1508     snprintf(buffer, sizeof(buffer), &quot;0x%&quot; PRIX64, imm64);
1509     block_comment(buffer);
1510   }
1511 #endif
1512   assert(imm64 &lt; (1ul &lt;&lt; 48), &quot;48-bit overflow in address constant&quot;);
1513   movz(r, imm64 &amp; 0xffff);
1514   imm64 &gt;&gt;= 16;
1515   movk(r, imm64 &amp; 0xffff, 16);
1516   imm64 &gt;&gt;= 16;
1517   movk(r, imm64 &amp; 0xffff, 32);
1518 }
1519 
1520 // Macro to mov replicated immediate to vector register.
1521 //  Vd will get the following values for different arrangements in T
1522 //   imm32 == hex 000000gh  T8B:  Vd = ghghghghghghghgh
1523 //   imm32 == hex 000000gh  T16B: Vd = ghghghghghghghghghghghghghghghgh
1524 //   imm32 == hex 0000efgh  T4H:  Vd = efghefghefghefgh
1525 //   imm32 == hex 0000efgh  T8H:  Vd = efghefghefghefghefghefghefghefgh
1526 //   imm32 == hex abcdefgh  T2S:  Vd = abcdefghabcdefgh
1527 //   imm32 == hex abcdefgh  T4S:  Vd = abcdefghabcdefghabcdefghabcdefgh
1528 //   T1D/T2D: invalid
1529 void MacroAssembler::mov(FloatRegister Vd, SIMD_Arrangement T, u_int32_t imm32) {
1530   assert(T != T1D &amp;&amp; T != T2D, &quot;invalid arrangement&quot;);
1531   if (T == T8B || T == T16B) {
1532     assert((imm32 &amp; ~0xff) == 0, &quot;extraneous bits in unsigned imm32 (T8B/T16B)&quot;);
1533     movi(Vd, T, imm32 &amp; 0xff, 0);
1534     return;
1535   }
1536   u_int32_t nimm32 = ~imm32;
1537   if (T == T4H || T == T8H) {
1538     assert((imm32  &amp; ~0xffff) == 0, &quot;extraneous bits in unsigned imm32 (T4H/T8H)&quot;);
1539     imm32 &amp;= 0xffff;
1540     nimm32 &amp;= 0xffff;
1541   }
1542   u_int32_t x = imm32;
1543   int movi_cnt = 0;
1544   int movn_cnt = 0;
1545   while (x) { if (x &amp; 0xff) movi_cnt++; x &gt;&gt;= 8; }
1546   x = nimm32;
1547   while (x) { if (x &amp; 0xff) movn_cnt++; x &gt;&gt;= 8; }
1548   if (movn_cnt &lt; movi_cnt) imm32 = nimm32;
1549   unsigned lsl = 0;
1550   while (imm32 &amp;&amp; (imm32 &amp; 0xff) == 0) { lsl += 8; imm32 &gt;&gt;= 8; }
1551   if (movn_cnt &lt; movi_cnt)
1552     mvni(Vd, T, imm32 &amp; 0xff, lsl);
1553   else
1554     movi(Vd, T, imm32 &amp; 0xff, lsl);
1555   imm32 &gt;&gt;= 8; lsl += 8;
1556   while (imm32) {
1557     while ((imm32 &amp; 0xff) == 0) { lsl += 8; imm32 &gt;&gt;= 8; }
1558     if (movn_cnt &lt; movi_cnt)
1559       bici(Vd, T, imm32 &amp; 0xff, lsl);
1560     else
1561       orri(Vd, T, imm32 &amp; 0xff, lsl);
1562     lsl += 8; imm32 &gt;&gt;= 8;
1563   }
1564 }
1565 
1566 void MacroAssembler::mov_immediate64(Register dst, u_int64_t imm64)
1567 {
1568 #ifndef PRODUCT
1569   {
1570     char buffer[64];
1571     snprintf(buffer, sizeof(buffer), &quot;0x%&quot; PRIX64, imm64);
1572     block_comment(buffer);
1573   }
1574 #endif
1575   if (operand_valid_for_logical_immediate(false, imm64)) {
1576     orr(dst, zr, imm64);
1577   } else {
1578     // we can use a combination of MOVZ or MOVN with
1579     // MOVK to build up the constant
1580     u_int64_t imm_h[4];
1581     int zero_count = 0;
1582     int neg_count = 0;
1583     int i;
1584     for (i = 0; i &lt; 4; i++) {
1585       imm_h[i] = ((imm64 &gt;&gt; (i * 16)) &amp; 0xffffL);
1586       if (imm_h[i] == 0) {
1587         zero_count++;
1588       } else if (imm_h[i] == 0xffffL) {
1589         neg_count++;
1590       }
1591     }
1592     if (zero_count == 4) {
1593       // one MOVZ will do
1594       movz(dst, 0);
1595     } else if (neg_count == 4) {
1596       // one MOVN will do
1597       movn(dst, 0);
1598     } else if (zero_count == 3) {
1599       for (i = 0; i &lt; 4; i++) {
1600         if (imm_h[i] != 0L) {
1601           movz(dst, (u_int32_t)imm_h[i], (i &lt;&lt; 4));
1602           break;
1603         }
1604       }
1605     } else if (neg_count == 3) {
1606       // one MOVN will do
1607       for (int i = 0; i &lt; 4; i++) {
1608         if (imm_h[i] != 0xffffL) {
1609           movn(dst, (u_int32_t)imm_h[i] ^ 0xffffL, (i &lt;&lt; 4));
1610           break;
1611         }
1612       }
1613     } else if (zero_count == 2) {
1614       // one MOVZ and one MOVK will do
1615       for (i = 0; i &lt; 3; i++) {
1616         if (imm_h[i] != 0L) {
1617           movz(dst, (u_int32_t)imm_h[i], (i &lt;&lt; 4));
1618           i++;
1619           break;
1620         }
1621       }
1622       for (;i &lt; 4; i++) {
1623         if (imm_h[i] != 0L) {
1624           movk(dst, (u_int32_t)imm_h[i], (i &lt;&lt; 4));
1625         }
1626       }
1627     } else if (neg_count == 2) {
1628       // one MOVN and one MOVK will do
1629       for (i = 0; i &lt; 4; i++) {
1630         if (imm_h[i] != 0xffffL) {
1631           movn(dst, (u_int32_t)imm_h[i] ^ 0xffffL, (i &lt;&lt; 4));
1632           i++;
1633           break;
1634         }
1635       }
1636       for (;i &lt; 4; i++) {
1637         if (imm_h[i] != 0xffffL) {
1638           movk(dst, (u_int32_t)imm_h[i], (i &lt;&lt; 4));
1639         }
1640       }
1641     } else if (zero_count == 1) {
1642       // one MOVZ and two MOVKs will do
1643       for (i = 0; i &lt; 4; i++) {
1644         if (imm_h[i] != 0L) {
1645           movz(dst, (u_int32_t)imm_h[i], (i &lt;&lt; 4));
1646           i++;
1647           break;
1648         }
1649       }
1650       for (;i &lt; 4; i++) {
1651         if (imm_h[i] != 0x0L) {
1652           movk(dst, (u_int32_t)imm_h[i], (i &lt;&lt; 4));
1653         }
1654       }
1655     } else if (neg_count == 1) {
1656       // one MOVN and two MOVKs will do
1657       for (i = 0; i &lt; 4; i++) {
1658         if (imm_h[i] != 0xffffL) {
1659           movn(dst, (u_int32_t)imm_h[i] ^ 0xffffL, (i &lt;&lt; 4));
1660           i++;
1661           break;
1662         }
1663       }
1664       for (;i &lt; 4; i++) {
1665         if (imm_h[i] != 0xffffL) {
1666           movk(dst, (u_int32_t)imm_h[i], (i &lt;&lt; 4));
1667         }
1668       }
1669     } else {
1670       // use a MOVZ and 3 MOVKs (makes it easier to debug)
1671       movz(dst, (u_int32_t)imm_h[0], 0);
1672       for (i = 1; i &lt; 4; i++) {
1673         movk(dst, (u_int32_t)imm_h[i], (i &lt;&lt; 4));
1674       }
1675     }
1676   }
1677 }
1678 
1679 void MacroAssembler::mov_immediate32(Register dst, u_int32_t imm32)
1680 {
1681 #ifndef PRODUCT
1682     {
1683       char buffer[64];
1684       snprintf(buffer, sizeof(buffer), &quot;0x%&quot; PRIX32, imm32);
1685       block_comment(buffer);
1686     }
1687 #endif
1688   if (operand_valid_for_logical_immediate(true, imm32)) {
1689     orrw(dst, zr, imm32);
1690   } else {
1691     // we can use MOVZ, MOVN or two calls to MOVK to build up the
1692     // constant
1693     u_int32_t imm_h[2];
1694     imm_h[0] = imm32 &amp; 0xffff;
1695     imm_h[1] = ((imm32 &gt;&gt; 16) &amp; 0xffff);
1696     if (imm_h[0] == 0) {
1697       movzw(dst, imm_h[1], 16);
1698     } else if (imm_h[0] == 0xffff) {
1699       movnw(dst, imm_h[1] ^ 0xffff, 16);
1700     } else if (imm_h[1] == 0) {
1701       movzw(dst, imm_h[0], 0);
1702     } else if (imm_h[1] == 0xffff) {
1703       movnw(dst, imm_h[0] ^ 0xffff, 0);
1704     } else {
1705       // use a MOVZ and MOVK (makes it easier to debug)
1706       movzw(dst, imm_h[0], 0);
1707       movkw(dst, imm_h[1], 16);
1708     }
1709   }
1710 }
1711 
1712 // Form an address from base + offset in Rd.  Rd may or may
1713 // not actually be used: you must use the Address that is returned.
1714 // It is up to you to ensure that the shift provided matches the size
1715 // of your data.
1716 Address MacroAssembler::form_address(Register Rd, Register base, long byte_offset, int shift) {
1717   if (Address::offset_ok_for_immed(byte_offset, shift))
1718     // It fits; no need for any heroics
1719     return Address(base, byte_offset);
1720 
1721   // Don&#39;t do anything clever with negative or misaligned offsets
1722   unsigned mask = (1 &lt;&lt; shift) - 1;
1723   if (byte_offset &lt; 0 || byte_offset &amp; mask) {
1724     mov(Rd, byte_offset);
1725     add(Rd, base, Rd);
1726     return Address(Rd);
1727   }
1728 
1729   // See if we can do this with two 12-bit offsets
1730   {
1731     unsigned long word_offset = byte_offset &gt;&gt; shift;
1732     unsigned long masked_offset = word_offset &amp; 0xfff000;
1733     if (Address::offset_ok_for_immed(word_offset - masked_offset, 0)
1734         &amp;&amp; Assembler::operand_valid_for_add_sub_immediate(masked_offset &lt;&lt; shift)) {
1735       add(Rd, base, masked_offset &lt;&lt; shift);
1736       word_offset -= masked_offset;
1737       return Address(Rd, word_offset &lt;&lt; shift);
1738     }
1739   }
1740 
1741   // Do it the hard way
1742   mov(Rd, byte_offset);
1743   add(Rd, base, Rd);
1744   return Address(Rd);
1745 }
1746 
1747 void MacroAssembler::atomic_incw(Register counter_addr, Register tmp, Register tmp2) {
1748   if (UseLSE) {
1749     mov(tmp, 1);
1750     ldadd(Assembler::word, tmp, zr, counter_addr);
1751     return;
1752   }
1753   Label retry_load;
1754   if ((VM_Version::features() &amp; VM_Version::CPU_STXR_PREFETCH))
1755     prfm(Address(counter_addr), PSTL1STRM);
1756   bind(retry_load);
1757   // flush and load exclusive from the memory location
1758   ldxrw(tmp, counter_addr);
1759   addw(tmp, tmp, 1);
1760   // if we store+flush with no intervening write tmp wil be zero
1761   stxrw(tmp2, tmp, counter_addr);
1762   cbnzw(tmp2, retry_load);
1763 }
1764 
1765 
1766 int MacroAssembler::corrected_idivl(Register result, Register ra, Register rb,
1767                                     bool want_remainder, Register scratch)
1768 {
1769   // Full implementation of Java idiv and irem.  The function
1770   // returns the (pc) offset of the div instruction - may be needed
1771   // for implicit exceptions.
1772   //
1773   // constraint : ra/rb =/= scratch
1774   //         normal case
1775   //
1776   // input : ra: dividend
1777   //         rb: divisor
1778   //
1779   // result: either
1780   //         quotient  (= ra idiv rb)
1781   //         remainder (= ra irem rb)
1782 
1783   assert(ra != scratch &amp;&amp; rb != scratch, &quot;reg cannot be scratch&quot;);
1784 
1785   int idivl_offset = offset();
1786   if (! want_remainder) {
1787     sdivw(result, ra, rb);
1788   } else {
1789     sdivw(scratch, ra, rb);
1790     Assembler::msubw(result, scratch, rb, ra);
1791   }
1792 
1793   return idivl_offset;
1794 }
1795 
1796 int MacroAssembler::corrected_idivq(Register result, Register ra, Register rb,
1797                                     bool want_remainder, Register scratch)
1798 {
1799   // Full implementation of Java ldiv and lrem.  The function
1800   // returns the (pc) offset of the div instruction - may be needed
1801   // for implicit exceptions.
1802   //
1803   // constraint : ra/rb =/= scratch
1804   //         normal case
1805   //
1806   // input : ra: dividend
1807   //         rb: divisor
1808   //
1809   // result: either
1810   //         quotient  (= ra idiv rb)
1811   //         remainder (= ra irem rb)
1812 
1813   assert(ra != scratch &amp;&amp; rb != scratch, &quot;reg cannot be scratch&quot;);
1814 
1815   int idivq_offset = offset();
1816   if (! want_remainder) {
1817     sdiv(result, ra, rb);
1818   } else {
1819     sdiv(scratch, ra, rb);
1820     Assembler::msub(result, scratch, rb, ra);
1821   }
1822 
1823   return idivq_offset;
1824 }
1825 
1826 void MacroAssembler::membar(Membar_mask_bits order_constraint) {
1827   address prev = pc() - NativeMembar::instruction_size;
1828   address last = code()-&gt;last_insn();
1829   if (last != NULL &amp;&amp; nativeInstruction_at(last)-&gt;is_Membar() &amp;&amp; prev == last) {
1830     NativeMembar *bar = NativeMembar_at(prev);
1831     // We are merging two memory barrier instructions.  On AArch64 we
1832     // can do this simply by ORing them together.
1833     bar-&gt;set_kind(bar-&gt;get_kind() | order_constraint);
1834     BLOCK_COMMENT(&quot;merged membar&quot;);
1835   } else {
1836     code()-&gt;set_last_insn(pc());
1837     dmb(Assembler::barrier(order_constraint));
1838   }
1839 }
1840 
1841 bool MacroAssembler::try_merge_ldst(Register rt, const Address &amp;adr, size_t size_in_bytes, bool is_store) {
1842   if (ldst_can_merge(rt, adr, size_in_bytes, is_store)) {
1843     merge_ldst(rt, adr, size_in_bytes, is_store);
1844     code()-&gt;clear_last_insn();
1845     return true;
1846   } else {
1847     assert(size_in_bytes == 8 || size_in_bytes == 4, &quot;only 8 bytes or 4 bytes load/store is supported.&quot;);
1848     const unsigned mask = size_in_bytes - 1;
1849     if (adr.getMode() == Address::base_plus_offset &amp;&amp;
1850         (adr.offset() &amp; mask) == 0) { // only supports base_plus_offset.
1851       code()-&gt;set_last_insn(pc());
1852     }
1853     return false;
1854   }
1855 }
1856 
1857 void MacroAssembler::ldr(Register Rx, const Address &amp;adr) {
1858   // We always try to merge two adjacent loads into one ldp.
1859   if (!try_merge_ldst(Rx, adr, 8, false)) {
1860     Assembler::ldr(Rx, adr);
1861   }
1862 }
1863 
1864 void MacroAssembler::ldrw(Register Rw, const Address &amp;adr) {
1865   // We always try to merge two adjacent loads into one ldp.
1866   if (!try_merge_ldst(Rw, adr, 4, false)) {
1867     Assembler::ldrw(Rw, adr);
1868   }
1869 }
1870 
1871 void MacroAssembler::str(Register Rx, const Address &amp;adr) {
1872   // We always try to merge two adjacent stores into one stp.
1873   if (!try_merge_ldst(Rx, adr, 8, true)) {
1874     Assembler::str(Rx, adr);
1875   }
1876 }
1877 
1878 void MacroAssembler::strw(Register Rw, const Address &amp;adr) {
1879   // We always try to merge two adjacent stores into one stp.
1880   if (!try_merge_ldst(Rw, adr, 4, true)) {
1881     Assembler::strw(Rw, adr);
1882   }
1883 }
1884 
1885 // MacroAssembler routines found actually to be needed
1886 
1887 void MacroAssembler::push(Register src)
1888 {
1889   str(src, Address(pre(esp, -1 * wordSize)));
1890 }
1891 
1892 void MacroAssembler::pop(Register dst)
1893 {
1894   ldr(dst, Address(post(esp, 1 * wordSize)));
1895 }
1896 
1897 // Note: load_unsigned_short used to be called load_unsigned_word.
1898 int MacroAssembler::load_unsigned_short(Register dst, Address src) {
1899   int off = offset();
1900   ldrh(dst, src);
1901   return off;
1902 }
1903 
1904 int MacroAssembler::load_unsigned_byte(Register dst, Address src) {
1905   int off = offset();
1906   ldrb(dst, src);
1907   return off;
1908 }
1909 
1910 int MacroAssembler::load_signed_short(Register dst, Address src) {
1911   int off = offset();
1912   ldrsh(dst, src);
1913   return off;
1914 }
1915 
1916 int MacroAssembler::load_signed_byte(Register dst, Address src) {
1917   int off = offset();
1918   ldrsb(dst, src);
1919   return off;
1920 }
1921 
1922 int MacroAssembler::load_signed_short32(Register dst, Address src) {
1923   int off = offset();
1924   ldrshw(dst, src);
1925   return off;
1926 }
1927 
1928 int MacroAssembler::load_signed_byte32(Register dst, Address src) {
1929   int off = offset();
1930   ldrsbw(dst, src);
1931   return off;
1932 }
1933 
1934 void MacroAssembler::load_sized_value(Register dst, Address src, size_t size_in_bytes, bool is_signed, Register dst2) {
1935   switch (size_in_bytes) {
1936   case  8:  ldr(dst, src); break;
1937   case  4:  ldrw(dst, src); break;
1938   case  2:  is_signed ? load_signed_short(dst, src) : load_unsigned_short(dst, src); break;
1939   case  1:  is_signed ? load_signed_byte( dst, src) : load_unsigned_byte( dst, src); break;
1940   default:  ShouldNotReachHere();
1941   }
1942 }
1943 
1944 void MacroAssembler::store_sized_value(Address dst, Register src, size_t size_in_bytes, Register src2) {
1945   switch (size_in_bytes) {
1946   case  8:  str(src, dst); break;
1947   case  4:  strw(src, dst); break;
1948   case  2:  strh(src, dst); break;
1949   case  1:  strb(src, dst); break;
1950   default:  ShouldNotReachHere();
1951   }
1952 }
1953 
1954 void MacroAssembler::decrementw(Register reg, int value)
1955 {
1956   if (value &lt; 0)  { incrementw(reg, -value);      return; }
1957   if (value == 0) {                               return; }
1958   if (value &lt; (1 &lt;&lt; 12)) { subw(reg, reg, value); return; }
1959   /* else */ {
1960     guarantee(reg != rscratch2, &quot;invalid dst for register decrement&quot;);
1961     movw(rscratch2, (unsigned)value);
1962     subw(reg, reg, rscratch2);
1963   }
1964 }
1965 
1966 void MacroAssembler::decrement(Register reg, int value)
1967 {
1968   if (value &lt; 0)  { increment(reg, -value);      return; }
1969   if (value == 0) {                              return; }
1970   if (value &lt; (1 &lt;&lt; 12)) { sub(reg, reg, value); return; }
1971   /* else */ {
1972     assert(reg != rscratch2, &quot;invalid dst for register decrement&quot;);
1973     mov(rscratch2, (unsigned long)value);
1974     sub(reg, reg, rscratch2);
1975   }
1976 }
1977 
1978 void MacroAssembler::decrementw(Address dst, int value)
1979 {
1980   assert(!dst.uses(rscratch1), &quot;invalid dst for address decrement&quot;);
1981   if (dst.getMode() == Address::literal) {
1982     assert(abs(value) &lt; (1 &lt;&lt; 12), &quot;invalid value and address mode combination&quot;);
1983     lea(rscratch2, dst);
1984     dst = Address(rscratch2);
1985   }
1986   ldrw(rscratch1, dst);
1987   decrementw(rscratch1, value);
1988   strw(rscratch1, dst);
1989 }
1990 
1991 void MacroAssembler::decrement(Address dst, int value)
1992 {
1993   assert(!dst.uses(rscratch1), &quot;invalid address for decrement&quot;);
1994   if (dst.getMode() == Address::literal) {
1995     assert(abs(value) &lt; (1 &lt;&lt; 12), &quot;invalid value and address mode combination&quot;);
1996     lea(rscratch2, dst);
1997     dst = Address(rscratch2);
1998   }
1999   ldr(rscratch1, dst);
2000   decrement(rscratch1, value);
2001   str(rscratch1, dst);
2002 }
2003 
2004 void MacroAssembler::incrementw(Register reg, int value)
2005 {
2006   if (value &lt; 0)  { decrementw(reg, -value);      return; }
2007   if (value == 0) {                               return; }
2008   if (value &lt; (1 &lt;&lt; 12)) { addw(reg, reg, value); return; }
2009   /* else */ {
2010     assert(reg != rscratch2, &quot;invalid dst for register increment&quot;);
2011     movw(rscratch2, (unsigned)value);
2012     addw(reg, reg, rscratch2);
2013   }
2014 }
2015 
2016 void MacroAssembler::increment(Register reg, int value)
2017 {
2018   if (value &lt; 0)  { decrement(reg, -value);      return; }
2019   if (value == 0) {                              return; }
2020   if (value &lt; (1 &lt;&lt; 12)) { add(reg, reg, value); return; }
2021   /* else */ {
2022     assert(reg != rscratch2, &quot;invalid dst for register increment&quot;);
2023     movw(rscratch2, (unsigned)value);
2024     add(reg, reg, rscratch2);
2025   }
2026 }
2027 
2028 void MacroAssembler::incrementw(Address dst, int value)
2029 {
2030   assert(!dst.uses(rscratch1), &quot;invalid dst for address increment&quot;);
2031   if (dst.getMode() == Address::literal) {
2032     assert(abs(value) &lt; (1 &lt;&lt; 12), &quot;invalid value and address mode combination&quot;);
2033     lea(rscratch2, dst);
2034     dst = Address(rscratch2);
2035   }
2036   ldrw(rscratch1, dst);
2037   incrementw(rscratch1, value);
2038   strw(rscratch1, dst);
2039 }
2040 
2041 void MacroAssembler::increment(Address dst, int value)
2042 {
2043   assert(!dst.uses(rscratch1), &quot;invalid dst for address increment&quot;);
2044   if (dst.getMode() == Address::literal) {
2045     assert(abs(value) &lt; (1 &lt;&lt; 12), &quot;invalid value and address mode combination&quot;);
2046     lea(rscratch2, dst);
2047     dst = Address(rscratch2);
2048   }
2049   ldr(rscratch1, dst);
2050   increment(rscratch1, value);
2051   str(rscratch1, dst);
2052 }
2053 
2054 
2055 void MacroAssembler::pusha() {
2056   push(0x7fffffff, sp);
2057 }
2058 
2059 void MacroAssembler::popa() {
2060   pop(0x7fffffff, sp);
2061 }
2062 
2063 // Push lots of registers in the bit set supplied.  Don&#39;t push sp.
2064 // Return the number of words pushed
2065 int MacroAssembler::push(unsigned int bitset, Register stack) {
2066   int words_pushed = 0;
2067 
2068   // Scan bitset to accumulate register pairs
2069   unsigned char regs[32];
2070   int count = 0;
2071   for (int reg = 0; reg &lt;= 30; reg++) {
2072     if (1 &amp; bitset)
2073       regs[count++] = reg;
2074     bitset &gt;&gt;= 1;
2075   }
2076   regs[count++] = zr-&gt;encoding_nocheck();
2077   count &amp;= ~1;  // Only push an even nuber of regs
2078 
2079   if (count) {
2080     stp(as_Register(regs[0]), as_Register(regs[1]),
2081        Address(pre(stack, -count * wordSize)));
2082     words_pushed += 2;
2083   }
2084   for (int i = 2; i &lt; count; i += 2) {
2085     stp(as_Register(regs[i]), as_Register(regs[i+1]),
2086        Address(stack, i * wordSize));
2087     words_pushed += 2;
2088   }
2089 
2090   assert(words_pushed == count, &quot;oops, pushed != count&quot;);
2091 
2092   return count;
2093 }
2094 
2095 int MacroAssembler::pop(unsigned int bitset, Register stack) {
2096   int words_pushed = 0;
2097 
2098   // Scan bitset to accumulate register pairs
2099   unsigned char regs[32];
2100   int count = 0;
2101   for (int reg = 0; reg &lt;= 30; reg++) {
2102     if (1 &amp; bitset)
2103       regs[count++] = reg;
2104     bitset &gt;&gt;= 1;
2105   }
2106   regs[count++] = zr-&gt;encoding_nocheck();
2107   count &amp;= ~1;
2108 
2109   for (int i = 2; i &lt; count; i += 2) {
2110     ldp(as_Register(regs[i]), as_Register(regs[i+1]),
2111        Address(stack, i * wordSize));
2112     words_pushed += 2;
2113   }
2114   if (count) {
2115     ldp(as_Register(regs[0]), as_Register(regs[1]),
2116        Address(post(stack, count * wordSize)));
2117     words_pushed += 2;
2118   }
2119 
2120   assert(words_pushed == count, &quot;oops, pushed != count&quot;);
2121 
2122   return count;
2123 }
2124 
2125 // Push lots of registers in the bit set supplied.  Don&#39;t push sp.
2126 // Return the number of words pushed
2127 int MacroAssembler::push_fp(unsigned int bitset, Register stack) {
2128   int words_pushed = 0;
2129 
2130   // Scan bitset to accumulate register pairs
2131   unsigned char regs[32];
2132   int count = 0;
2133   for (int reg = 0; reg &lt;= 31; reg++) {
2134     if (1 &amp; bitset)
2135       regs[count++] = reg;
2136     bitset &gt;&gt;= 1;
2137   }
2138   regs[count++] = zr-&gt;encoding_nocheck();
2139   count &amp;= ~1;  // Only push an even number of regs
2140 
2141   // Always pushing full 128 bit registers.
2142   if (count) {
2143     stpq(as_FloatRegister(regs[0]), as_FloatRegister(regs[1]), Address(pre(stack, -count * wordSize * 2)));
2144     words_pushed += 2;
2145   }
2146   for (int i = 2; i &lt; count; i += 2) {
2147     stpq(as_FloatRegister(regs[i]), as_FloatRegister(regs[i+1]), Address(stack, i * wordSize * 2));
2148     words_pushed += 2;
2149   }
2150 
2151   assert(words_pushed == count, &quot;oops, pushed != count&quot;);
2152   return count;
2153 }
2154 
2155 int MacroAssembler::pop_fp(unsigned int bitset, Register stack) {
2156   int words_pushed = 0;
2157 
2158   // Scan bitset to accumulate register pairs
2159   unsigned char regs[32];
2160   int count = 0;
2161   for (int reg = 0; reg &lt;= 31; reg++) {
2162     if (1 &amp; bitset)
2163       regs[count++] = reg;
2164     bitset &gt;&gt;= 1;
2165   }
2166   regs[count++] = zr-&gt;encoding_nocheck();
2167   count &amp;= ~1;
2168 
2169   for (int i = 2; i &lt; count; i += 2) {
2170     ldpq(as_FloatRegister(regs[i]), as_FloatRegister(regs[i+1]), Address(stack, i * wordSize * 2));
2171     words_pushed += 2;
2172   }
2173   if (count) {
2174     ldpq(as_FloatRegister(regs[0]), as_FloatRegister(regs[1]), Address(post(stack, count * wordSize * 2)));
2175     words_pushed += 2;
2176   }
2177 
2178   assert(words_pushed == count, &quot;oops, pushed != count&quot;);
2179 
2180   return count;
2181 }
2182 
2183 #ifdef ASSERT
2184 void MacroAssembler::verify_heapbase(const char* msg) {
2185 #if 0
2186   assert (UseCompressedOops || UseCompressedClassPointers, &quot;should be compressed&quot;);
2187   assert (Universe::heap() != NULL, &quot;java heap should be initialized&quot;);
2188   if (CheckCompressedOops) {
2189     Label ok;
2190     push(1 &lt;&lt; rscratch1-&gt;encoding(), sp); // cmpptr trashes rscratch1
2191     cmpptr(rheapbase, ExternalAddress((address)CompressedOops::ptrs_base_addr()));
2192     br(Assembler::EQ, ok);
2193     stop(msg);
2194     bind(ok);
2195     pop(1 &lt;&lt; rscratch1-&gt;encoding(), sp);
2196   }
2197 #endif
2198 }
2199 #endif
2200 
2201 void MacroAssembler::resolve_jobject(Register value, Register thread, Register tmp) {
2202   Label done, not_weak;
2203   cbz(value, done);           // Use NULL as-is.
2204 
2205   STATIC_ASSERT(JNIHandles::weak_tag_mask == 1u);
2206   tbz(r0, 0, not_weak);    // Test for jweak tag.
2207 
2208   // Resolve jweak.
2209   access_load_at(T_OBJECT, IN_NATIVE | ON_PHANTOM_OOP_REF, value,
2210                  Address(value, -JNIHandles::weak_tag_value), tmp, thread);
2211   verify_oop(value);
2212   b(done);
2213 
2214   bind(not_weak);
2215   // Resolve (untagged) jobject.
2216   access_load_at(T_OBJECT, IN_NATIVE, value, Address(value, 0), tmp, thread);
2217   verify_oop(value);
2218   bind(done);
2219 }
2220 
2221 void MacroAssembler::stop(const char* msg) {
2222   address ip = pc();
2223   pusha();
2224   mov(c_rarg0, (address)msg);
2225   mov(c_rarg1, (address)ip);
2226   mov(c_rarg2, sp);
2227   mov(c_rarg3, CAST_FROM_FN_PTR(address, MacroAssembler::debug64));
2228   blr(c_rarg3);
2229   hlt(0);
2230 }
2231 
2232 void MacroAssembler::warn(const char* msg) {
2233   pusha();
2234   mov(c_rarg0, (address)msg);
2235   mov(lr, CAST_FROM_FN_PTR(address, warning));
2236   blr(lr);
2237   popa();
2238 }
2239 
2240 void MacroAssembler::unimplemented(const char* what) {
2241   const char* buf = NULL;
2242   {
2243     ResourceMark rm;
2244     stringStream ss;
2245     ss.print(&quot;unimplemented: %s&quot;, what);
2246     buf = code_string(ss.as_string());
2247   }
2248   stop(buf);
2249 }
2250 
2251 // If a constant does not fit in an immediate field, generate some
2252 // number of MOV instructions and then perform the operation.
2253 void MacroAssembler::wrap_add_sub_imm_insn(Register Rd, Register Rn, unsigned imm,
2254                                            add_sub_imm_insn insn1,
2255                                            add_sub_reg_insn insn2) {
2256   assert(Rd != zr, &quot;Rd = zr and not setting flags?&quot;);
2257   if (operand_valid_for_add_sub_immediate((int)imm)) {
2258     (this-&gt;*insn1)(Rd, Rn, imm);
2259   } else {
2260     if (uabs(imm) &lt; (1 &lt;&lt; 24)) {
2261        (this-&gt;*insn1)(Rd, Rn, imm &amp; -(1 &lt;&lt; 12));
2262        (this-&gt;*insn1)(Rd, Rd, imm &amp; ((1 &lt;&lt; 12)-1));
2263     } else {
2264        assert_different_registers(Rd, Rn);
2265        mov(Rd, (uint64_t)imm);
2266        (this-&gt;*insn2)(Rd, Rn, Rd, LSL, 0);
2267     }
2268   }
2269 }
2270 
2271 // Seperate vsn which sets the flags. Optimisations are more restricted
2272 // because we must set the flags correctly.
2273 void MacroAssembler::wrap_adds_subs_imm_insn(Register Rd, Register Rn, unsigned imm,
2274                                            add_sub_imm_insn insn1,
2275                                            add_sub_reg_insn insn2) {
2276   if (operand_valid_for_add_sub_immediate((int)imm)) {
2277     (this-&gt;*insn1)(Rd, Rn, imm);
2278   } else {
2279     assert_different_registers(Rd, Rn);
2280     assert(Rd != zr, &quot;overflow in immediate operand&quot;);
2281     mov(Rd, (uint64_t)imm);
2282     (this-&gt;*insn2)(Rd, Rn, Rd, LSL, 0);
2283   }
2284 }
2285 
2286 
2287 void MacroAssembler::add(Register Rd, Register Rn, RegisterOrConstant increment) {
2288   if (increment.is_register()) {
2289     add(Rd, Rn, increment.as_register());
2290   } else {
2291     add(Rd, Rn, increment.as_constant());
2292   }
2293 }
2294 
2295 void MacroAssembler::addw(Register Rd, Register Rn, RegisterOrConstant increment) {
2296   if (increment.is_register()) {
2297     addw(Rd, Rn, increment.as_register());
2298   } else {
2299     addw(Rd, Rn, increment.as_constant());
2300   }
2301 }
2302 
2303 void MacroAssembler::sub(Register Rd, Register Rn, RegisterOrConstant decrement) {
2304   if (decrement.is_register()) {
2305     sub(Rd, Rn, decrement.as_register());
2306   } else {
2307     sub(Rd, Rn, decrement.as_constant());
2308   }
2309 }
2310 
2311 void MacroAssembler::subw(Register Rd, Register Rn, RegisterOrConstant decrement) {
2312   if (decrement.is_register()) {
2313     subw(Rd, Rn, decrement.as_register());
2314   } else {
2315     subw(Rd, Rn, decrement.as_constant());
2316   }
2317 }
2318 
2319 void MacroAssembler::reinit_heapbase()
2320 {
2321   if (UseCompressedOops) {
2322     if (Universe::is_fully_initialized()) {
2323       mov(rheapbase, CompressedOops::ptrs_base());
2324     } else {
2325       lea(rheapbase, ExternalAddress((address)CompressedOops::ptrs_base_addr()));
2326       ldr(rheapbase, Address(rheapbase));
2327     }
2328   }
2329 }
2330 
2331 // this simulates the behaviour of the x86 cmpxchg instruction using a
2332 // load linked/store conditional pair. we use the acquire/release
2333 // versions of these instructions so that we flush pending writes as
2334 // per Java semantics.
2335 
2336 // n.b the x86 version assumes the old value to be compared against is
2337 // in rax and updates rax with the value located in memory if the
2338 // cmpxchg fails. we supply a register for the old value explicitly
2339 
2340 // the aarch64 load linked/store conditional instructions do not
2341 // accept an offset. so, unlike x86, we must provide a plain register
2342 // to identify the memory word to be compared/exchanged rather than a
2343 // register+offset Address.
2344 
2345 void MacroAssembler::cmpxchgptr(Register oldv, Register newv, Register addr, Register tmp,
2346                                 Label &amp;succeed, Label *fail) {
2347   // oldv holds comparison value
2348   // newv holds value to write in exchange
2349   // addr identifies memory word to compare against/update
2350   if (UseLSE) {
2351     mov(tmp, oldv);
2352     casal(Assembler::xword, oldv, newv, addr);
2353     cmp(tmp, oldv);
2354     br(Assembler::EQ, succeed);
2355     membar(AnyAny);
2356   } else {
2357     Label retry_load, nope;
2358     if ((VM_Version::features() &amp; VM_Version::CPU_STXR_PREFETCH))
2359       prfm(Address(addr), PSTL1STRM);
2360     bind(retry_load);
2361     // flush and load exclusive from the memory location
2362     // and fail if it is not what we expect
2363     ldaxr(tmp, addr);
2364     cmp(tmp, oldv);
2365     br(Assembler::NE, nope);
2366     // if we store+flush with no intervening write tmp wil be zero
2367     stlxr(tmp, newv, addr);
2368     cbzw(tmp, succeed);
2369     // retry so we only ever return after a load fails to compare
2370     // ensures we don&#39;t return a stale value after a failed write.
2371     b(retry_load);
2372     // if the memory word differs we return it in oldv and signal a fail
2373     bind(nope);
2374     membar(AnyAny);
2375     mov(oldv, tmp);
2376   }
2377   if (fail)
2378     b(*fail);
2379 }
2380 
2381 void MacroAssembler::cmpxchg_obj_header(Register oldv, Register newv, Register obj, Register tmp,
2382                                         Label &amp;succeed, Label *fail) {
2383   assert(oopDesc::mark_offset_in_bytes() == 0, &quot;assumption&quot;);
2384   cmpxchgptr(oldv, newv, obj, tmp, succeed, fail);
2385 }
2386 
2387 void MacroAssembler::cmpxchgw(Register oldv, Register newv, Register addr, Register tmp,
2388                                 Label &amp;succeed, Label *fail) {
2389   // oldv holds comparison value
2390   // newv holds value to write in exchange
2391   // addr identifies memory word to compare against/update
2392   // tmp returns 0/1 for success/failure
2393   if (UseLSE) {
2394     mov(tmp, oldv);
2395     casal(Assembler::word, oldv, newv, addr);
2396     cmp(tmp, oldv);
2397     br(Assembler::EQ, succeed);
2398     membar(AnyAny);
2399   } else {
2400     Label retry_load, nope;
2401     if ((VM_Version::features() &amp; VM_Version::CPU_STXR_PREFETCH))
2402       prfm(Address(addr), PSTL1STRM);
2403     bind(retry_load);
2404     // flush and load exclusive from the memory location
2405     // and fail if it is not what we expect
2406     ldaxrw(tmp, addr);
2407     cmp(tmp, oldv);
2408     br(Assembler::NE, nope);
2409     // if we store+flush with no intervening write tmp wil be zero
2410     stlxrw(tmp, newv, addr);
2411     cbzw(tmp, succeed);
2412     // retry so we only ever return after a load fails to compare
2413     // ensures we don&#39;t return a stale value after a failed write.
2414     b(retry_load);
2415     // if the memory word differs we return it in oldv and signal a fail
2416     bind(nope);
2417     membar(AnyAny);
2418     mov(oldv, tmp);
2419   }
2420   if (fail)
2421     b(*fail);
2422 }
2423 
2424 // A generic CAS; success or failure is in the EQ flag.  A weak CAS
2425 // doesn&#39;t retry and may fail spuriously.  If the oldval is wanted,
2426 // Pass a register for the result, otherwise pass noreg.
2427 
2428 // Clobbers rscratch1
2429 void MacroAssembler::cmpxchg(Register addr, Register expected,
2430                              Register new_val,
2431                              enum operand_size size,
2432                              bool acquire, bool release,
2433                              bool weak,
2434                              Register result) {
2435   if (result == noreg)  result = rscratch1;
2436   BLOCK_COMMENT(&quot;cmpxchg {&quot;);
2437   if (UseLSE) {
2438     mov(result, expected);
2439     lse_cas(result, new_val, addr, size, acquire, release, /*not_pair*/ true);
2440     compare_eq(result, expected, size);
2441   } else {
2442     Label retry_load, done;
2443     if ((VM_Version::features() &amp; VM_Version::CPU_STXR_PREFETCH))
2444       prfm(Address(addr), PSTL1STRM);
2445     bind(retry_load);
2446     load_exclusive(result, addr, size, acquire);
2447     compare_eq(result, expected, size);
2448     br(Assembler::NE, done);
2449     store_exclusive(rscratch1, new_val, addr, size, release);
2450     if (weak) {
2451       cmpw(rscratch1, 0u);  // If the store fails, return NE to our caller.
2452     } else {
2453       cbnzw(rscratch1, retry_load);
2454     }
2455     bind(done);
2456   }
2457   BLOCK_COMMENT(&quot;} cmpxchg&quot;);
2458 }
2459 
2460 // A generic comparison. Only compares for equality, clobbers rscratch1.
2461 void MacroAssembler::compare_eq(Register rm, Register rn, enum operand_size size) {
2462   if (size == xword) {
2463     cmp(rm, rn);
2464   } else if (size == word) {
2465     cmpw(rm, rn);
2466   } else if (size == halfword) {
2467     eorw(rscratch1, rm, rn);
2468     ands(zr, rscratch1, 0xffff);
2469   } else if (size == byte) {
2470     eorw(rscratch1, rm, rn);
2471     ands(zr, rscratch1, 0xff);
2472   } else {
2473     ShouldNotReachHere();
2474   }
2475 }
2476 
2477 
2478 static bool different(Register a, RegisterOrConstant b, Register c) {
2479   if (b.is_constant())
2480     return a != c;
2481   else
2482     return a != b.as_register() &amp;&amp; a != c &amp;&amp; b.as_register() != c;
2483 }
2484 
2485 #define ATOMIC_OP(NAME, LDXR, OP, IOP, AOP, STXR, sz)                   \
2486 void MacroAssembler::atomic_##NAME(Register prev, RegisterOrConstant incr, Register addr) { \
2487   if (UseLSE) {                                                         \
2488     prev = prev-&gt;is_valid() ? prev : zr;                                \
2489     if (incr.is_register()) {                                           \
2490       AOP(sz, incr.as_register(), prev, addr);                          \
2491     } else {                                                            \
2492       mov(rscratch2, incr.as_constant());                               \
2493       AOP(sz, rscratch2, prev, addr);                                   \
2494     }                                                                   \
2495     return;                                                             \
2496   }                                                                     \
2497   Register result = rscratch2;                                          \
2498   if (prev-&gt;is_valid())                                                 \
2499     result = different(prev, incr, addr) ? prev : rscratch2;            \
2500                                                                         \
2501   Label retry_load;                                                     \
2502   if ((VM_Version::features() &amp; VM_Version::CPU_STXR_PREFETCH))         \
2503     prfm(Address(addr), PSTL1STRM);                                     \
2504   bind(retry_load);                                                     \
2505   LDXR(result, addr);                                                   \
2506   OP(rscratch1, result, incr);                                          \
2507   STXR(rscratch2, rscratch1, addr);                                     \
2508   cbnzw(rscratch2, retry_load);                                         \
2509   if (prev-&gt;is_valid() &amp;&amp; prev != result) {                             \
2510     IOP(prev, rscratch1, incr);                                         \
2511   }                                                                     \
2512 }
2513 
2514 ATOMIC_OP(add, ldxr, add, sub, ldadd, stxr, Assembler::xword)
2515 ATOMIC_OP(addw, ldxrw, addw, subw, ldadd, stxrw, Assembler::word)
2516 ATOMIC_OP(addal, ldaxr, add, sub, ldaddal, stlxr, Assembler::xword)
2517 ATOMIC_OP(addalw, ldaxrw, addw, subw, ldaddal, stlxrw, Assembler::word)
2518 
2519 #undef ATOMIC_OP
2520 
2521 #define ATOMIC_XCHG(OP, AOP, LDXR, STXR, sz)                            \
2522 void MacroAssembler::atomic_##OP(Register prev, Register newv, Register addr) { \
2523   if (UseLSE) {                                                         \
2524     prev = prev-&gt;is_valid() ? prev : zr;                                \
2525     AOP(sz, newv, prev, addr);                                          \
2526     return;                                                             \
2527   }                                                                     \
2528   Register result = rscratch2;                                          \
2529   if (prev-&gt;is_valid())                                                 \
2530     result = different(prev, newv, addr) ? prev : rscratch2;            \
2531                                                                         \
2532   Label retry_load;                                                     \
2533   if ((VM_Version::features() &amp; VM_Version::CPU_STXR_PREFETCH))         \
2534     prfm(Address(addr), PSTL1STRM);                                     \
2535   bind(retry_load);                                                     \
2536   LDXR(result, addr);                                                   \
2537   STXR(rscratch1, newv, addr);                                          \
2538   cbnzw(rscratch1, retry_load);                                         \
2539   if (prev-&gt;is_valid() &amp;&amp; prev != result)                               \
2540     mov(prev, result);                                                  \
2541 }
2542 
2543 ATOMIC_XCHG(xchg, swp, ldxr, stxr, Assembler::xword)
2544 ATOMIC_XCHG(xchgw, swp, ldxrw, stxrw, Assembler::word)
2545 ATOMIC_XCHG(xchgal, swpal, ldaxr, stlxr, Assembler::xword)
2546 ATOMIC_XCHG(xchgalw, swpal, ldaxrw, stlxrw, Assembler::word)
2547 
2548 #undef ATOMIC_XCHG
2549 
2550 #ifndef PRODUCT
2551 extern &quot;C&quot; void findpc(intptr_t x);
2552 #endif
2553 
2554 void MacroAssembler::debug64(char* msg, int64_t pc, int64_t regs[])
2555 {
2556   // In order to get locks to work, we need to fake a in_VM state
2557   if (ShowMessageBoxOnError ) {
2558     JavaThread* thread = JavaThread::current();
2559     JavaThreadState saved_state = thread-&gt;thread_state();
2560     thread-&gt;set_thread_state(_thread_in_vm);
2561 #ifndef PRODUCT
2562     if (CountBytecodes || TraceBytecodes || StopInterpreterAt) {
2563       ttyLocker ttyl;
2564       BytecodeCounter::print();
2565     }
2566 #endif
2567     if (os::message_box(msg, &quot;Execution stopped, print registers?&quot;)) {
2568       ttyLocker ttyl;
2569       tty-&gt;print_cr(&quot; pc = 0x%016lx&quot;, pc);
2570 #ifndef PRODUCT
2571       tty-&gt;cr();
2572       findpc(pc);
2573       tty-&gt;cr();
2574 #endif
2575       tty-&gt;print_cr(&quot; r0 = 0x%016lx&quot;, regs[0]);
2576       tty-&gt;print_cr(&quot; r1 = 0x%016lx&quot;, regs[1]);
2577       tty-&gt;print_cr(&quot; r2 = 0x%016lx&quot;, regs[2]);
2578       tty-&gt;print_cr(&quot; r3 = 0x%016lx&quot;, regs[3]);
2579       tty-&gt;print_cr(&quot; r4 = 0x%016lx&quot;, regs[4]);
2580       tty-&gt;print_cr(&quot; r5 = 0x%016lx&quot;, regs[5]);
2581       tty-&gt;print_cr(&quot; r6 = 0x%016lx&quot;, regs[6]);
2582       tty-&gt;print_cr(&quot; r7 = 0x%016lx&quot;, regs[7]);
2583       tty-&gt;print_cr(&quot; r8 = 0x%016lx&quot;, regs[8]);
2584       tty-&gt;print_cr(&quot; r9 = 0x%016lx&quot;, regs[9]);
2585       tty-&gt;print_cr(&quot;r10 = 0x%016lx&quot;, regs[10]);
2586       tty-&gt;print_cr(&quot;r11 = 0x%016lx&quot;, regs[11]);
2587       tty-&gt;print_cr(&quot;r12 = 0x%016lx&quot;, regs[12]);
2588       tty-&gt;print_cr(&quot;r13 = 0x%016lx&quot;, regs[13]);
2589       tty-&gt;print_cr(&quot;r14 = 0x%016lx&quot;, regs[14]);
2590       tty-&gt;print_cr(&quot;r15 = 0x%016lx&quot;, regs[15]);
2591       tty-&gt;print_cr(&quot;r16 = 0x%016lx&quot;, regs[16]);
2592       tty-&gt;print_cr(&quot;r17 = 0x%016lx&quot;, regs[17]);
2593       tty-&gt;print_cr(&quot;r18 = 0x%016lx&quot;, regs[18]);
2594       tty-&gt;print_cr(&quot;r19 = 0x%016lx&quot;, regs[19]);
2595       tty-&gt;print_cr(&quot;r20 = 0x%016lx&quot;, regs[20]);
2596       tty-&gt;print_cr(&quot;r21 = 0x%016lx&quot;, regs[21]);
2597       tty-&gt;print_cr(&quot;r22 = 0x%016lx&quot;, regs[22]);
2598       tty-&gt;print_cr(&quot;r23 = 0x%016lx&quot;, regs[23]);
2599       tty-&gt;print_cr(&quot;r24 = 0x%016lx&quot;, regs[24]);
2600       tty-&gt;print_cr(&quot;r25 = 0x%016lx&quot;, regs[25]);
2601       tty-&gt;print_cr(&quot;r26 = 0x%016lx&quot;, regs[26]);
2602       tty-&gt;print_cr(&quot;r27 = 0x%016lx&quot;, regs[27]);
2603       tty-&gt;print_cr(&quot;r28 = 0x%016lx&quot;, regs[28]);
2604       tty-&gt;print_cr(&quot;r30 = 0x%016lx&quot;, regs[30]);
2605       tty-&gt;print_cr(&quot;r31 = 0x%016lx&quot;, regs[31]);
2606       BREAKPOINT;
2607     }
2608   }
2609   fatal(&quot;DEBUG MESSAGE: %s&quot;, msg);
2610 }
2611 
2612 void MacroAssembler::push_call_clobbered_registers() {
2613   int step = 4 * wordSize;
2614   push(RegSet::range(r0, r18) - RegSet::of(rscratch1, rscratch2), sp);
2615   sub(sp, sp, step);
2616   mov(rscratch1, -step);
2617   // Push v0-v7, v16-v31.
2618   for (int i = 31; i&gt;= 4; i -= 4) {
2619     if (i &lt;= v7-&gt;encoding() || i &gt;= v16-&gt;encoding())
2620       st1(as_FloatRegister(i-3), as_FloatRegister(i-2), as_FloatRegister(i-1),
2621           as_FloatRegister(i), T1D, Address(post(sp, rscratch1)));
2622   }
2623   st1(as_FloatRegister(0), as_FloatRegister(1), as_FloatRegister(2),
2624       as_FloatRegister(3), T1D, Address(sp));
2625 }
2626 
2627 void MacroAssembler::pop_call_clobbered_registers() {
2628   for (int i = 0; i &lt; 32; i += 4) {
2629     if (i &lt;= v7-&gt;encoding() || i &gt;= v16-&gt;encoding())
2630       ld1(as_FloatRegister(i), as_FloatRegister(i+1), as_FloatRegister(i+2),
2631           as_FloatRegister(i+3), T1D, Address(post(sp, 4 * wordSize)));
2632   }
2633 
2634   pop(RegSet::range(r0, r18) - RegSet::of(rscratch1, rscratch2), sp);
2635 }
2636 
2637 void MacroAssembler::push_CPU_state(bool save_vectors) {
2638   int step = (save_vectors ? 8 : 4) * wordSize;
2639   push(0x3fffffff, sp);         // integer registers except lr &amp; sp
2640   mov(rscratch1, -step);
2641   sub(sp, sp, step);
2642   for (int i = 28; i &gt;= 4; i -= 4) {
2643     st1(as_FloatRegister(i), as_FloatRegister(i+1), as_FloatRegister(i+2),
2644         as_FloatRegister(i+3), save_vectors ? T2D : T1D, Address(post(sp, rscratch1)));
2645   }
2646   st1(v0, v1, v2, v3, save_vectors ? T2D : T1D, sp);
2647 }
2648 
2649 void MacroAssembler::pop_CPU_state(bool restore_vectors) {
2650   int step = (restore_vectors ? 8 : 4) * wordSize;
2651   for (int i = 0; i &lt;= 28; i += 4)
2652     ld1(as_FloatRegister(i), as_FloatRegister(i+1), as_FloatRegister(i+2),
2653         as_FloatRegister(i+3), restore_vectors ? T2D : T1D, Address(post(sp, step)));
2654   pop(0x3fffffff, sp);         // integer registers except lr &amp; sp
2655 }
2656 
2657 /**
2658  * Helpers for multiply_to_len().
2659  */
2660 void MacroAssembler::add2_with_carry(Register final_dest_hi, Register dest_hi, Register dest_lo,
2661                                      Register src1, Register src2) {
2662   adds(dest_lo, dest_lo, src1);
2663   adc(dest_hi, dest_hi, zr);
2664   adds(dest_lo, dest_lo, src2);
2665   adc(final_dest_hi, dest_hi, zr);
2666 }
2667 
2668 // Generate an address from (r + r1 extend offset).  &quot;size&quot; is the
2669 // size of the operand.  The result may be in rscratch2.
2670 Address MacroAssembler::offsetted_address(Register r, Register r1,
2671                                           Address::extend ext, int offset, int size) {
2672   if (offset || (ext.shift() % size != 0)) {
2673     lea(rscratch2, Address(r, r1, ext));
2674     return Address(rscratch2, offset);
2675   } else {
2676     return Address(r, r1, ext);
2677   }
2678 }
2679 
2680 Address MacroAssembler::spill_address(int size, int offset, Register tmp)
2681 {
2682   assert(offset &gt;= 0, &quot;spill to negative address?&quot;);
2683   // Offset reachable ?
2684   //   Not aligned - 9 bits signed offset
2685   //   Aligned - 12 bits unsigned offset shifted
2686   Register base = sp;
2687   if ((offset &amp; (size-1)) &amp;&amp; offset &gt;= (1&lt;&lt;8)) {
2688     add(tmp, base, offset &amp; ((1&lt;&lt;12)-1));
2689     base = tmp;
2690     offset &amp;= -1u&lt;&lt;12;
2691   }
2692 
2693   if (offset &gt;= (1&lt;&lt;12) * size) {
2694     add(tmp, base, offset &amp; (((1&lt;&lt;12)-1)&lt;&lt;12));
2695     base = tmp;
2696     offset &amp;= ~(((1&lt;&lt;12)-1)&lt;&lt;12);
2697   }
2698 
2699   return Address(base, offset);
2700 }
2701 
2702 // Checks whether offset is aligned.
2703 // Returns true if it is, else false.
2704 bool MacroAssembler::merge_alignment_check(Register base,
2705                                            size_t size,
2706                                            long cur_offset,
2707                                            long prev_offset) const {
2708   if (AvoidUnalignedAccesses) {
2709     if (base == sp) {
2710       // Checks whether low offset if aligned to pair of registers.
2711       long pair_mask = size * 2 - 1;
2712       long offset = prev_offset &gt; cur_offset ? cur_offset : prev_offset;
2713       return (offset &amp; pair_mask) == 0;
2714     } else { // If base is not sp, we can&#39;t guarantee the access is aligned.
2715       return false;
2716     }
2717   } else {
2718     long mask = size - 1;
2719     // Load/store pair instruction only supports element size aligned offset.
2720     return (cur_offset &amp; mask) == 0 &amp;&amp; (prev_offset &amp; mask) == 0;
2721   }
2722 }
2723 
2724 // Checks whether current and previous loads/stores can be merged.
2725 // Returns true if it can be merged, else false.
2726 bool MacroAssembler::ldst_can_merge(Register rt,
2727                                     const Address &amp;adr,
2728                                     size_t cur_size_in_bytes,
2729                                     bool is_store) const {
2730   address prev = pc() - NativeInstruction::instruction_size;
2731   address last = code()-&gt;last_insn();
2732 
2733   if (last == NULL || !nativeInstruction_at(last)-&gt;is_Imm_LdSt()) {
2734     return false;
2735   }
2736 
2737   if (adr.getMode() != Address::base_plus_offset || prev != last) {
2738     return false;
2739   }
2740 
2741   NativeLdSt* prev_ldst = NativeLdSt_at(prev);
2742   size_t prev_size_in_bytes = prev_ldst-&gt;size_in_bytes();
2743 
2744   assert(prev_size_in_bytes == 4 || prev_size_in_bytes == 8, &quot;only supports 64/32bit merging.&quot;);
2745   assert(cur_size_in_bytes == 4 || cur_size_in_bytes == 8, &quot;only supports 64/32bit merging.&quot;);
2746 
2747   if (cur_size_in_bytes != prev_size_in_bytes || is_store != prev_ldst-&gt;is_store()) {
2748     return false;
2749   }
2750 
2751   long max_offset = 63 * prev_size_in_bytes;
2752   long min_offset = -64 * prev_size_in_bytes;
2753 
2754   assert(prev_ldst-&gt;is_not_pre_post_index(), &quot;pre-index or post-index is not supported to be merged.&quot;);
2755 
2756   // Only same base can be merged.
2757   if (adr.base() != prev_ldst-&gt;base()) {
2758     return false;
2759   }
2760 
2761   long cur_offset = adr.offset();
2762   long prev_offset = prev_ldst-&gt;offset();
2763   size_t diff = abs(cur_offset - prev_offset);
2764   if (diff != prev_size_in_bytes) {
2765     return false;
2766   }
2767 
2768   // Following cases can not be merged:
2769   // ldr x2, [x2, #8]
2770   // ldr x3, [x2, #16]
2771   // or:
2772   // ldr x2, [x3, #8]
2773   // ldr x2, [x3, #16]
2774   // If t1 and t2 is the same in &quot;ldp t1, t2, [xn, #imm]&quot;, we&#39;ll get SIGILL.
2775   if (!is_store &amp;&amp; (adr.base() == prev_ldst-&gt;target() || rt == prev_ldst-&gt;target())) {
2776     return false;
2777   }
2778 
2779   long low_offset = prev_offset &gt; cur_offset ? cur_offset : prev_offset;
2780   // Offset range must be in ldp/stp instruction&#39;s range.
2781   if (low_offset &gt; max_offset || low_offset &lt; min_offset) {
2782     return false;
2783   }
2784 
2785   if (merge_alignment_check(adr.base(), prev_size_in_bytes, cur_offset, prev_offset)) {
2786     return true;
2787   }
2788 
2789   return false;
2790 }
2791 
2792 // Merge current load/store with previous load/store into ldp/stp.
2793 void MacroAssembler::merge_ldst(Register rt,
2794                                 const Address &amp;adr,
2795                                 size_t cur_size_in_bytes,
2796                                 bool is_store) {
2797 
2798   assert(ldst_can_merge(rt, adr, cur_size_in_bytes, is_store) == true, &quot;cur and prev must be able to be merged.&quot;);
2799 
2800   Register rt_low, rt_high;
2801   address prev = pc() - NativeInstruction::instruction_size;
2802   NativeLdSt* prev_ldst = NativeLdSt_at(prev);
2803 
2804   long offset;
2805 
2806   if (adr.offset() &lt; prev_ldst-&gt;offset()) {
2807     offset = adr.offset();
2808     rt_low = rt;
2809     rt_high = prev_ldst-&gt;target();
2810   } else {
2811     offset = prev_ldst-&gt;offset();
2812     rt_low = prev_ldst-&gt;target();
2813     rt_high = rt;
2814   }
2815 
2816   Address adr_p = Address(prev_ldst-&gt;base(), offset);
2817   // Overwrite previous generated binary.
2818   code_section()-&gt;set_end(prev);
2819 
2820   const int sz = prev_ldst-&gt;size_in_bytes();
2821   assert(sz == 8 || sz == 4, &quot;only supports 64/32bit merging.&quot;);
2822   if (!is_store) {
2823     BLOCK_COMMENT(&quot;merged ldr pair&quot;);
2824     if (sz == 8) {
2825       ldp(rt_low, rt_high, adr_p);
2826     } else {
2827       ldpw(rt_low, rt_high, adr_p);
2828     }
2829   } else {
2830     BLOCK_COMMENT(&quot;merged str pair&quot;);
2831     if (sz == 8) {
2832       stp(rt_low, rt_high, adr_p);
2833     } else {
2834       stpw(rt_low, rt_high, adr_p);
2835     }
2836   }
2837 }
2838 
2839 /**
2840  * Multiply 64 bit by 64 bit first loop.
2841  */
2842 void MacroAssembler::multiply_64_x_64_loop(Register x, Register xstart, Register x_xstart,
2843                                            Register y, Register y_idx, Register z,
2844                                            Register carry, Register product,
2845                                            Register idx, Register kdx) {
2846   //
2847   //  jlong carry, x[], y[], z[];
2848   //  for (int idx=ystart, kdx=ystart+1+xstart; idx &gt;= 0; idx-, kdx--) {
2849   //    huge_128 product = y[idx] * x[xstart] + carry;
2850   //    z[kdx] = (jlong)product;
2851   //    carry  = (jlong)(product &gt;&gt;&gt; 64);
2852   //  }
2853   //  z[xstart] = carry;
2854   //
2855 
2856   Label L_first_loop, L_first_loop_exit;
2857   Label L_one_x, L_one_y, L_multiply;
2858 
2859   subsw(xstart, xstart, 1);
2860   br(Assembler::MI, L_one_x);
2861 
2862   lea(rscratch1, Address(x, xstart, Address::lsl(LogBytesPerInt)));
2863   ldr(x_xstart, Address(rscratch1));
2864   ror(x_xstart, x_xstart, 32); // convert big-endian to little-endian
2865 
2866   bind(L_first_loop);
2867   subsw(idx, idx, 1);
2868   br(Assembler::MI, L_first_loop_exit);
2869   subsw(idx, idx, 1);
2870   br(Assembler::MI, L_one_y);
2871   lea(rscratch1, Address(y, idx, Address::uxtw(LogBytesPerInt)));
2872   ldr(y_idx, Address(rscratch1));
2873   ror(y_idx, y_idx, 32); // convert big-endian to little-endian
2874   bind(L_multiply);
2875 
2876   // AArch64 has a multiply-accumulate instruction that we can&#39;t use
2877   // here because it has no way to process carries, so we have to use
2878   // separate add and adc instructions.  Bah.
2879   umulh(rscratch1, x_xstart, y_idx); // x_xstart * y_idx -&gt; rscratch1:product
2880   mul(product, x_xstart, y_idx);
2881   adds(product, product, carry);
2882   adc(carry, rscratch1, zr);   // x_xstart * y_idx + carry -&gt; carry:product
2883 
2884   subw(kdx, kdx, 2);
2885   ror(product, product, 32); // back to big-endian
2886   str(product, offsetted_address(z, kdx, Address::uxtw(LogBytesPerInt), 0, BytesPerLong));
2887 
2888   b(L_first_loop);
2889 
2890   bind(L_one_y);
2891   ldrw(y_idx, Address(y,  0));
2892   b(L_multiply);
2893 
2894   bind(L_one_x);
2895   ldrw(x_xstart, Address(x,  0));
2896   b(L_first_loop);
2897 
2898   bind(L_first_loop_exit);
2899 }
2900 
2901 /**
2902  * Multiply 128 bit by 128. Unrolled inner loop.
2903  *
2904  */
2905 void MacroAssembler::multiply_128_x_128_loop(Register y, Register z,
2906                                              Register carry, Register carry2,
2907                                              Register idx, Register jdx,
2908                                              Register yz_idx1, Register yz_idx2,
2909                                              Register tmp, Register tmp3, Register tmp4,
2910                                              Register tmp6, Register product_hi) {
2911 
2912   //   jlong carry, x[], y[], z[];
2913   //   int kdx = ystart+1;
2914   //   for (int idx=ystart-2; idx &gt;= 0; idx -= 2) { // Third loop
2915   //     huge_128 tmp3 = (y[idx+1] * product_hi) + z[kdx+idx+1] + carry;
2916   //     jlong carry2  = (jlong)(tmp3 &gt;&gt;&gt; 64);
2917   //     huge_128 tmp4 = (y[idx]   * product_hi) + z[kdx+idx] + carry2;
2918   //     carry  = (jlong)(tmp4 &gt;&gt;&gt; 64);
2919   //     z[kdx+idx+1] = (jlong)tmp3;
2920   //     z[kdx+idx] = (jlong)tmp4;
2921   //   }
2922   //   idx += 2;
2923   //   if (idx &gt; 0) {
2924   //     yz_idx1 = (y[idx] * product_hi) + z[kdx+idx] + carry;
2925   //     z[kdx+idx] = (jlong)yz_idx1;
2926   //     carry  = (jlong)(yz_idx1 &gt;&gt;&gt; 64);
2927   //   }
2928   //
2929 
2930   Label L_third_loop, L_third_loop_exit, L_post_third_loop_done;
2931 
2932   lsrw(jdx, idx, 2);
2933 
2934   bind(L_third_loop);
2935 
2936   subsw(jdx, jdx, 1);
2937   br(Assembler::MI, L_third_loop_exit);
2938   subw(idx, idx, 4);
2939 
2940   lea(rscratch1, Address(y, idx, Address::uxtw(LogBytesPerInt)));
2941 
2942   ldp(yz_idx2, yz_idx1, Address(rscratch1, 0));
2943 
2944   lea(tmp6, Address(z, idx, Address::uxtw(LogBytesPerInt)));
2945 
2946   ror(yz_idx1, yz_idx1, 32); // convert big-endian to little-endian
2947   ror(yz_idx2, yz_idx2, 32);
2948 
2949   ldp(rscratch2, rscratch1, Address(tmp6, 0));
2950 
2951   mul(tmp3, product_hi, yz_idx1);  //  yz_idx1 * product_hi -&gt; tmp4:tmp3
2952   umulh(tmp4, product_hi, yz_idx1);
2953 
2954   ror(rscratch1, rscratch1, 32); // convert big-endian to little-endian
2955   ror(rscratch2, rscratch2, 32);
2956 
2957   mul(tmp, product_hi, yz_idx2);   //  yz_idx2 * product_hi -&gt; carry2:tmp
2958   umulh(carry2, product_hi, yz_idx2);
2959 
2960   // propagate sum of both multiplications into carry:tmp4:tmp3
2961   adds(tmp3, tmp3, carry);
2962   adc(tmp4, tmp4, zr);
2963   adds(tmp3, tmp3, rscratch1);
2964   adcs(tmp4, tmp4, tmp);
2965   adc(carry, carry2, zr);
2966   adds(tmp4, tmp4, rscratch2);
2967   adc(carry, carry, zr);
2968 
2969   ror(tmp3, tmp3, 32); // convert little-endian to big-endian
2970   ror(tmp4, tmp4, 32);
2971   stp(tmp4, tmp3, Address(tmp6, 0));
2972 
2973   b(L_third_loop);
2974   bind (L_third_loop_exit);
2975 
2976   andw (idx, idx, 0x3);
2977   cbz(idx, L_post_third_loop_done);
2978 
2979   Label L_check_1;
2980   subsw(idx, idx, 2);
2981   br(Assembler::MI, L_check_1);
2982 
2983   lea(rscratch1, Address(y, idx, Address::uxtw(LogBytesPerInt)));
2984   ldr(yz_idx1, Address(rscratch1, 0));
2985   ror(yz_idx1, yz_idx1, 32);
2986   mul(tmp3, product_hi, yz_idx1);  //  yz_idx1 * product_hi -&gt; tmp4:tmp3
2987   umulh(tmp4, product_hi, yz_idx1);
2988   lea(rscratch1, Address(z, idx, Address::uxtw(LogBytesPerInt)));
2989   ldr(yz_idx2, Address(rscratch1, 0));
2990   ror(yz_idx2, yz_idx2, 32);
2991 
2992   add2_with_carry(carry, tmp4, tmp3, carry, yz_idx2);
2993 
2994   ror(tmp3, tmp3, 32);
2995   str(tmp3, Address(rscratch1, 0));
2996 
2997   bind (L_check_1);
2998 
2999   andw (idx, idx, 0x1);
3000   subsw(idx, idx, 1);
3001   br(Assembler::MI, L_post_third_loop_done);
3002   ldrw(tmp4, Address(y, idx, Address::uxtw(LogBytesPerInt)));
3003   mul(tmp3, tmp4, product_hi);  //  tmp4 * product_hi -&gt; carry2:tmp3
3004   umulh(carry2, tmp4, product_hi);
3005   ldrw(tmp4, Address(z, idx, Address::uxtw(LogBytesPerInt)));
3006 
3007   add2_with_carry(carry2, tmp3, tmp4, carry);
3008 
3009   strw(tmp3, Address(z, idx, Address::uxtw(LogBytesPerInt)));
3010   extr(carry, carry2, tmp3, 32);
3011 
3012   bind(L_post_third_loop_done);
3013 }
3014 
3015 /**
3016  * Code for BigInteger::multiplyToLen() instrinsic.
3017  *
3018  * r0: x
3019  * r1: xlen
3020  * r2: y
3021  * r3: ylen
3022  * r4:  z
3023  * r5: zlen
3024  * r10: tmp1
3025  * r11: tmp2
3026  * r12: tmp3
3027  * r13: tmp4
3028  * r14: tmp5
3029  * r15: tmp6
3030  * r16: tmp7
3031  *
3032  */
3033 void MacroAssembler::multiply_to_len(Register x, Register xlen, Register y, Register ylen,
3034                                      Register z, Register zlen,
3035                                      Register tmp1, Register tmp2, Register tmp3, Register tmp4,
3036                                      Register tmp5, Register tmp6, Register product_hi) {
3037 
3038   assert_different_registers(x, xlen, y, ylen, z, zlen, tmp1, tmp2, tmp3, tmp4, tmp5, tmp6);
3039 
3040   const Register idx = tmp1;
3041   const Register kdx = tmp2;
3042   const Register xstart = tmp3;
3043 
3044   const Register y_idx = tmp4;
3045   const Register carry = tmp5;
3046   const Register product  = xlen;
3047   const Register x_xstart = zlen;  // reuse register
3048 
3049   // First Loop.
3050   //
3051   //  final static long LONG_MASK = 0xffffffffL;
3052   //  int xstart = xlen - 1;
3053   //  int ystart = ylen - 1;
3054   //  long carry = 0;
3055   //  for (int idx=ystart, kdx=ystart+1+xstart; idx &gt;= 0; idx-, kdx--) {
3056   //    long product = (y[idx] &amp; LONG_MASK) * (x[xstart] &amp; LONG_MASK) + carry;
3057   //    z[kdx] = (int)product;
3058   //    carry = product &gt;&gt;&gt; 32;
3059   //  }
3060   //  z[xstart] = (int)carry;
3061   //
3062 
3063   movw(idx, ylen);      // idx = ylen;
3064   movw(kdx, zlen);      // kdx = xlen+ylen;
3065   mov(carry, zr);       // carry = 0;
3066 
3067   Label L_done;
3068 
3069   movw(xstart, xlen);
3070   subsw(xstart, xstart, 1);
3071   br(Assembler::MI, L_done);
3072 
3073   multiply_64_x_64_loop(x, xstart, x_xstart, y, y_idx, z, carry, product, idx, kdx);
3074 
3075   Label L_second_loop;
3076   cbzw(kdx, L_second_loop);
3077 
3078   Label L_carry;
3079   subw(kdx, kdx, 1);
3080   cbzw(kdx, L_carry);
3081 
3082   strw(carry, Address(z, kdx, Address::uxtw(LogBytesPerInt)));
3083   lsr(carry, carry, 32);
3084   subw(kdx, kdx, 1);
3085 
3086   bind(L_carry);
3087   strw(carry, Address(z, kdx, Address::uxtw(LogBytesPerInt)));
3088 
3089   // Second and third (nested) loops.
3090   //
3091   // for (int i = xstart-1; i &gt;= 0; i--) { // Second loop
3092   //   carry = 0;
3093   //   for (int jdx=ystart, k=ystart+1+i; jdx &gt;= 0; jdx--, k--) { // Third loop
3094   //     long product = (y[jdx] &amp; LONG_MASK) * (x[i] &amp; LONG_MASK) +
3095   //                    (z[k] &amp; LONG_MASK) + carry;
3096   //     z[k] = (int)product;
3097   //     carry = product &gt;&gt;&gt; 32;
3098   //   }
3099   //   z[i] = (int)carry;
3100   // }
3101   //
3102   // i = xlen, j = tmp1, k = tmp2, carry = tmp5, x[i] = product_hi
3103 
3104   const Register jdx = tmp1;
3105 
3106   bind(L_second_loop);
3107   mov(carry, zr);                // carry = 0;
3108   movw(jdx, ylen);               // j = ystart+1
3109 
3110   subsw(xstart, xstart, 1);      // i = xstart-1;
3111   br(Assembler::MI, L_done);
3112 
3113   str(z, Address(pre(sp, -4 * wordSize)));
3114 
3115   Label L_last_x;
3116   lea(z, offsetted_address(z, xstart, Address::uxtw(LogBytesPerInt), 4, BytesPerInt)); // z = z + k - j
3117   subsw(xstart, xstart, 1);       // i = xstart-1;
3118   br(Assembler::MI, L_last_x);
3119 
3120   lea(rscratch1, Address(x, xstart, Address::uxtw(LogBytesPerInt)));
3121   ldr(product_hi, Address(rscratch1));
3122   ror(product_hi, product_hi, 32);  // convert big-endian to little-endian
3123 
3124   Label L_third_loop_prologue;
3125   bind(L_third_loop_prologue);
3126 
3127   str(ylen, Address(sp, wordSize));
3128   stp(x, xstart, Address(sp, 2 * wordSize));
3129   multiply_128_x_128_loop(y, z, carry, x, jdx, ylen, product,
3130                           tmp2, x_xstart, tmp3, tmp4, tmp6, product_hi);
3131   ldp(z, ylen, Address(post(sp, 2 * wordSize)));
3132   ldp(x, xlen, Address(post(sp, 2 * wordSize)));   // copy old xstart -&gt; xlen
3133 
3134   addw(tmp3, xlen, 1);
3135   strw(carry, Address(z, tmp3, Address::uxtw(LogBytesPerInt)));
3136   subsw(tmp3, tmp3, 1);
3137   br(Assembler::MI, L_done);
3138 
3139   lsr(carry, carry, 32);
3140   strw(carry, Address(z, tmp3, Address::uxtw(LogBytesPerInt)));
3141   b(L_second_loop);
3142 
3143   // Next infrequent code is moved outside loops.
3144   bind(L_last_x);
3145   ldrw(product_hi, Address(x,  0));
3146   b(L_third_loop_prologue);
3147 
3148   bind(L_done);
3149 }
3150 
3151 // Code for BigInteger::mulAdd instrinsic
3152 // out     = r0
3153 // in      = r1
3154 // offset  = r2  (already out.length-offset)
3155 // len     = r3
3156 // k       = r4
3157 //
3158 // pseudo code from java implementation:
3159 // carry = 0;
3160 // offset = out.length-offset - 1;
3161 // for (int j=len-1; j &gt;= 0; j--) {
3162 //     product = (in[j] &amp; LONG_MASK) * kLong + (out[offset] &amp; LONG_MASK) + carry;
3163 //     out[offset--] = (int)product;
3164 //     carry = product &gt;&gt;&gt; 32;
3165 // }
3166 // return (int)carry;
3167 void MacroAssembler::mul_add(Register out, Register in, Register offset,
3168       Register len, Register k) {
3169     Label LOOP, END;
3170     // pre-loop
3171     cmp(len, zr); // cmp, not cbz/cbnz: to use condition twice =&gt; less branches
3172     csel(out, zr, out, Assembler::EQ);
3173     br(Assembler::EQ, END);
3174     add(in, in, len, LSL, 2); // in[j+1] address
3175     add(offset, out, offset, LSL, 2); // out[offset + 1] address
3176     mov(out, zr); // used to keep carry now
3177     BIND(LOOP);
3178     ldrw(rscratch1, Address(pre(in, -4)));
3179     madd(rscratch1, rscratch1, k, out);
3180     ldrw(rscratch2, Address(pre(offset, -4)));
3181     add(rscratch1, rscratch1, rscratch2);
3182     strw(rscratch1, Address(offset));
3183     lsr(out, rscratch1, 32);
3184     subs(len, len, 1);
3185     br(Assembler::NE, LOOP);
3186     BIND(END);
3187 }
3188 
3189 /**
3190  * Emits code to update CRC-32 with a byte value according to constants in table
3191  *
3192  * @param [in,out]crc   Register containing the crc.
3193  * @param [in]val       Register containing the byte to fold into the CRC.
3194  * @param [in]table     Register containing the table of crc constants.
3195  *
3196  * uint32_t crc;
3197  * val = crc_table[(val ^ crc) &amp; 0xFF];
3198  * crc = val ^ (crc &gt;&gt; 8);
3199  *
3200  */
3201 void MacroAssembler::update_byte_crc32(Register crc, Register val, Register table) {
3202   eor(val, val, crc);
3203   andr(val, val, 0xff);
3204   ldrw(val, Address(table, val, Address::lsl(2)));
3205   eor(crc, val, crc, Assembler::LSR, 8);
3206 }
3207 
3208 /**
3209  * Emits code to update CRC-32 with a 32-bit value according to tables 0 to 3
3210  *
3211  * @param [in,out]crc   Register containing the crc.
3212  * @param [in]v         Register containing the 32-bit to fold into the CRC.
3213  * @param [in]table0    Register containing table 0 of crc constants.
3214  * @param [in]table1    Register containing table 1 of crc constants.
3215  * @param [in]table2    Register containing table 2 of crc constants.
3216  * @param [in]table3    Register containing table 3 of crc constants.
3217  *
3218  * uint32_t crc;
3219  *   v = crc ^ v
3220  *   crc = table3[v&amp;0xff]^table2[(v&gt;&gt;8)&amp;0xff]^table1[(v&gt;&gt;16)&amp;0xff]^table0[v&gt;&gt;24]
3221  *
3222  */
3223 void MacroAssembler::update_word_crc32(Register crc, Register v, Register tmp,
3224         Register table0, Register table1, Register table2, Register table3,
3225         bool upper) {
3226   eor(v, crc, v, upper ? LSR:LSL, upper ? 32:0);
3227   uxtb(tmp, v);
3228   ldrw(crc, Address(table3, tmp, Address::lsl(2)));
3229   ubfx(tmp, v, 8, 8);
3230   ldrw(tmp, Address(table2, tmp, Address::lsl(2)));
3231   eor(crc, crc, tmp);
3232   ubfx(tmp, v, 16, 8);
3233   ldrw(tmp, Address(table1, tmp, Address::lsl(2)));
3234   eor(crc, crc, tmp);
3235   ubfx(tmp, v, 24, 8);
3236   ldrw(tmp, Address(table0, tmp, Address::lsl(2)));
3237   eor(crc, crc, tmp);
3238 }
3239 
3240 void MacroAssembler::kernel_crc32_using_crc32(Register crc, Register buf,
3241         Register len, Register tmp0, Register tmp1, Register tmp2,
3242         Register tmp3) {
3243     Label CRC_by64_loop, CRC_by4_loop, CRC_by1_loop, CRC_less64, CRC_by64_pre, CRC_by32_loop, CRC_less32, L_exit;
3244     assert_different_registers(crc, buf, len, tmp0, tmp1, tmp2, tmp3);
3245 
3246     mvnw(crc, crc);
3247 
3248     subs(len, len, 128);
3249     br(Assembler::GE, CRC_by64_pre);
3250   BIND(CRC_less64);
3251     adds(len, len, 128-32);
3252     br(Assembler::GE, CRC_by32_loop);
3253   BIND(CRC_less32);
3254     adds(len, len, 32-4);
3255     br(Assembler::GE, CRC_by4_loop);
3256     adds(len, len, 4);
3257     br(Assembler::GT, CRC_by1_loop);
3258     b(L_exit);
3259 
3260   BIND(CRC_by32_loop);
3261     ldp(tmp0, tmp1, Address(post(buf, 16)));
3262     subs(len, len, 32);
3263     crc32x(crc, crc, tmp0);
3264     ldr(tmp2, Address(post(buf, 8)));
3265     crc32x(crc, crc, tmp1);
3266     ldr(tmp3, Address(post(buf, 8)));
3267     crc32x(crc, crc, tmp2);
3268     crc32x(crc, crc, tmp3);
3269     br(Assembler::GE, CRC_by32_loop);
3270     cmn(len, 32);
3271     br(Assembler::NE, CRC_less32);
3272     b(L_exit);
3273 
3274   BIND(CRC_by4_loop);
3275     ldrw(tmp0, Address(post(buf, 4)));
3276     subs(len, len, 4);
3277     crc32w(crc, crc, tmp0);
3278     br(Assembler::GE, CRC_by4_loop);
3279     adds(len, len, 4);
3280     br(Assembler::LE, L_exit);
3281   BIND(CRC_by1_loop);
3282     ldrb(tmp0, Address(post(buf, 1)));
3283     subs(len, len, 1);
3284     crc32b(crc, crc, tmp0);
3285     br(Assembler::GT, CRC_by1_loop);
3286     b(L_exit);
3287 
3288   BIND(CRC_by64_pre);
3289     sub(buf, buf, 8);
3290     ldp(tmp0, tmp1, Address(buf, 8));
3291     crc32x(crc, crc, tmp0);
3292     ldr(tmp2, Address(buf, 24));
3293     crc32x(crc, crc, tmp1);
3294     ldr(tmp3, Address(buf, 32));
3295     crc32x(crc, crc, tmp2);
3296     ldr(tmp0, Address(buf, 40));
3297     crc32x(crc, crc, tmp3);
3298     ldr(tmp1, Address(buf, 48));
3299     crc32x(crc, crc, tmp0);
3300     ldr(tmp2, Address(buf, 56));
3301     crc32x(crc, crc, tmp1);
3302     ldr(tmp3, Address(pre(buf, 64)));
3303 
3304     b(CRC_by64_loop);
3305 
3306     align(CodeEntryAlignment);
3307   BIND(CRC_by64_loop);
3308     subs(len, len, 64);
3309     crc32x(crc, crc, tmp2);
3310     ldr(tmp0, Address(buf, 8));
3311     crc32x(crc, crc, tmp3);
3312     ldr(tmp1, Address(buf, 16));
3313     crc32x(crc, crc, tmp0);
3314     ldr(tmp2, Address(buf, 24));
3315     crc32x(crc, crc, tmp1);
3316     ldr(tmp3, Address(buf, 32));
3317     crc32x(crc, crc, tmp2);
3318     ldr(tmp0, Address(buf, 40));
3319     crc32x(crc, crc, tmp3);
3320     ldr(tmp1, Address(buf, 48));
3321     crc32x(crc, crc, tmp0);
3322     ldr(tmp2, Address(buf, 56));
3323     crc32x(crc, crc, tmp1);
3324     ldr(tmp3, Address(pre(buf, 64)));
3325     br(Assembler::GE, CRC_by64_loop);
3326 
3327     // post-loop
3328     crc32x(crc, crc, tmp2);
3329     crc32x(crc, crc, tmp3);
3330 
3331     sub(len, len, 64);
3332     add(buf, buf, 8);
3333     cmn(len, 128);
3334     br(Assembler::NE, CRC_less64);
3335   BIND(L_exit);
3336     mvnw(crc, crc);
3337 }
3338 
3339 /**
3340  * @param crc   register containing existing CRC (32-bit)
3341  * @param buf   register pointing to input byte buffer (byte*)
3342  * @param len   register containing number of bytes
3343  * @param table register that will contain address of CRC table
3344  * @param tmp   scratch register
3345  */
3346 void MacroAssembler::kernel_crc32(Register crc, Register buf, Register len,
3347         Register table0, Register table1, Register table2, Register table3,
3348         Register tmp, Register tmp2, Register tmp3) {
3349   Label L_by16, L_by16_loop, L_by4, L_by4_loop, L_by1, L_by1_loop, L_exit;
3350   unsigned long offset;
3351 
3352   if (UseCRC32) {
3353       kernel_crc32_using_crc32(crc, buf, len, table0, table1, table2, table3);
3354       return;
3355   }
3356 
3357     mvnw(crc, crc);
3358 
3359     adrp(table0, ExternalAddress(StubRoutines::crc_table_addr()), offset);
3360     if (offset) add(table0, table0, offset);
3361     add(table1, table0, 1*256*sizeof(juint));
3362     add(table2, table0, 2*256*sizeof(juint));
3363     add(table3, table0, 3*256*sizeof(juint));
3364 
3365   if (UseNeon) {
3366       cmp(len, (u1)64);
3367       br(Assembler::LT, L_by16);
3368       eor(v16, T16B, v16, v16);
3369 
3370     Label L_fold;
3371 
3372       add(tmp, table0, 4*256*sizeof(juint)); // Point at the Neon constants
3373 
3374       ld1(v0, v1, T2D, post(buf, 32));
3375       ld1r(v4, T2D, post(tmp, 8));
3376       ld1r(v5, T2D, post(tmp, 8));
3377       ld1r(v6, T2D, post(tmp, 8));
3378       ld1r(v7, T2D, post(tmp, 8));
3379       mov(v16, T4S, 0, crc);
3380 
3381       eor(v0, T16B, v0, v16);
3382       sub(len, len, 64);
3383 
3384     BIND(L_fold);
3385       pmull(v22, T8H, v0, v5, T8B);
3386       pmull(v20, T8H, v0, v7, T8B);
3387       pmull(v23, T8H, v0, v4, T8B);
3388       pmull(v21, T8H, v0, v6, T8B);
3389 
3390       pmull2(v18, T8H, v0, v5, T16B);
3391       pmull2(v16, T8H, v0, v7, T16B);
3392       pmull2(v19, T8H, v0, v4, T16B);
3393       pmull2(v17, T8H, v0, v6, T16B);
3394 
3395       uzp1(v24, T8H, v20, v22);
3396       uzp2(v25, T8H, v20, v22);
3397       eor(v20, T16B, v24, v25);
3398 
3399       uzp1(v26, T8H, v16, v18);
3400       uzp2(v27, T8H, v16, v18);
3401       eor(v16, T16B, v26, v27);
3402 
3403       ushll2(v22, T4S, v20, T8H, 8);
3404       ushll(v20, T4S, v20, T4H, 8);
3405 
3406       ushll2(v18, T4S, v16, T8H, 8);
3407       ushll(v16, T4S, v16, T4H, 8);
3408 
3409       eor(v22, T16B, v23, v22);
3410       eor(v18, T16B, v19, v18);
3411       eor(v20, T16B, v21, v20);
3412       eor(v16, T16B, v17, v16);
3413 
3414       uzp1(v17, T2D, v16, v20);
3415       uzp2(v21, T2D, v16, v20);
3416       eor(v17, T16B, v17, v21);
3417 
3418       ushll2(v20, T2D, v17, T4S, 16);
3419       ushll(v16, T2D, v17, T2S, 16);
3420 
3421       eor(v20, T16B, v20, v22);
3422       eor(v16, T16B, v16, v18);
3423 
3424       uzp1(v17, T2D, v20, v16);
3425       uzp2(v21, T2D, v20, v16);
3426       eor(v28, T16B, v17, v21);
3427 
3428       pmull(v22, T8H, v1, v5, T8B);
3429       pmull(v20, T8H, v1, v7, T8B);
3430       pmull(v23, T8H, v1, v4, T8B);
3431       pmull(v21, T8H, v1, v6, T8B);
3432 
3433       pmull2(v18, T8H, v1, v5, T16B);
3434       pmull2(v16, T8H, v1, v7, T16B);
3435       pmull2(v19, T8H, v1, v4, T16B);
3436       pmull2(v17, T8H, v1, v6, T16B);
3437 
3438       ld1(v0, v1, T2D, post(buf, 32));
3439 
3440       uzp1(v24, T8H, v20, v22);
3441       uzp2(v25, T8H, v20, v22);
3442       eor(v20, T16B, v24, v25);
3443 
3444       uzp1(v26, T8H, v16, v18);
3445       uzp2(v27, T8H, v16, v18);
3446       eor(v16, T16B, v26, v27);
3447 
3448       ushll2(v22, T4S, v20, T8H, 8);
3449       ushll(v20, T4S, v20, T4H, 8);
3450 
3451       ushll2(v18, T4S, v16, T8H, 8);
3452       ushll(v16, T4S, v16, T4H, 8);
3453 
3454       eor(v22, T16B, v23, v22);
3455       eor(v18, T16B, v19, v18);
3456       eor(v20, T16B, v21, v20);
3457       eor(v16, T16B, v17, v16);
3458 
3459       uzp1(v17, T2D, v16, v20);
3460       uzp2(v21, T2D, v16, v20);
3461       eor(v16, T16B, v17, v21);
3462 
3463       ushll2(v20, T2D, v16, T4S, 16);
3464       ushll(v16, T2D, v16, T2S, 16);
3465 
3466       eor(v20, T16B, v22, v20);
3467       eor(v16, T16B, v16, v18);
3468 
3469       uzp1(v17, T2D, v20, v16);
3470       uzp2(v21, T2D, v20, v16);
3471       eor(v20, T16B, v17, v21);
3472 
3473       shl(v16, T2D, v28, 1);
3474       shl(v17, T2D, v20, 1);
3475 
3476       eor(v0, T16B, v0, v16);
3477       eor(v1, T16B, v1, v17);
3478 
3479       subs(len, len, 32);
3480       br(Assembler::GE, L_fold);
3481 
3482       mov(crc, 0);
3483       mov(tmp, v0, T1D, 0);
3484       update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, false);
3485       update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, true);
3486       mov(tmp, v0, T1D, 1);
3487       update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, false);
3488       update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, true);
3489       mov(tmp, v1, T1D, 0);
3490       update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, false);
3491       update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, true);
3492       mov(tmp, v1, T1D, 1);
3493       update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, false);
3494       update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, true);
3495 
3496       add(len, len, 32);
3497   }
3498 
3499   BIND(L_by16);
3500     subs(len, len, 16);
3501     br(Assembler::GE, L_by16_loop);
3502     adds(len, len, 16-4);
3503     br(Assembler::GE, L_by4_loop);
3504     adds(len, len, 4);
3505     br(Assembler::GT, L_by1_loop);
3506     b(L_exit);
3507 
3508   BIND(L_by4_loop);
3509     ldrw(tmp, Address(post(buf, 4)));
3510     update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3);
3511     subs(len, len, 4);
3512     br(Assembler::GE, L_by4_loop);
3513     adds(len, len, 4);
3514     br(Assembler::LE, L_exit);
3515   BIND(L_by1_loop);
3516     subs(len, len, 1);
3517     ldrb(tmp, Address(post(buf, 1)));
3518     update_byte_crc32(crc, tmp, table0);
3519     br(Assembler::GT, L_by1_loop);
3520     b(L_exit);
3521 
3522     align(CodeEntryAlignment);
3523   BIND(L_by16_loop);
3524     subs(len, len, 16);
3525     ldp(tmp, tmp3, Address(post(buf, 16)));
3526     update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, false);
3527     update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, true);
3528     update_word_crc32(crc, tmp3, tmp2, table0, table1, table2, table3, false);
3529     update_word_crc32(crc, tmp3, tmp2, table0, table1, table2, table3, true);
3530     br(Assembler::GE, L_by16_loop);
3531     adds(len, len, 16-4);
3532     br(Assembler::GE, L_by4_loop);
3533     adds(len, len, 4);
3534     br(Assembler::GT, L_by1_loop);
3535   BIND(L_exit);
3536     mvnw(crc, crc);
3537 }
3538 
3539 void MacroAssembler::kernel_crc32c_using_crc32c(Register crc, Register buf,
3540         Register len, Register tmp0, Register tmp1, Register tmp2,
3541         Register tmp3) {
3542     Label CRC_by64_loop, CRC_by4_loop, CRC_by1_loop, CRC_less64, CRC_by64_pre, CRC_by32_loop, CRC_less32, L_exit;
3543     assert_different_registers(crc, buf, len, tmp0, tmp1, tmp2, tmp3);
3544 
3545     subs(len, len, 128);
3546     br(Assembler::GE, CRC_by64_pre);
3547   BIND(CRC_less64);
3548     adds(len, len, 128-32);
3549     br(Assembler::GE, CRC_by32_loop);
3550   BIND(CRC_less32);
3551     adds(len, len, 32-4);
3552     br(Assembler::GE, CRC_by4_loop);
3553     adds(len, len, 4);
3554     br(Assembler::GT, CRC_by1_loop);
3555     b(L_exit);
3556 
3557   BIND(CRC_by32_loop);
3558     ldp(tmp0, tmp1, Address(post(buf, 16)));
3559     subs(len, len, 32);
3560     crc32cx(crc, crc, tmp0);
3561     ldr(tmp2, Address(post(buf, 8)));
3562     crc32cx(crc, crc, tmp1);
3563     ldr(tmp3, Address(post(buf, 8)));
3564     crc32cx(crc, crc, tmp2);
3565     crc32cx(crc, crc, tmp3);
3566     br(Assembler::GE, CRC_by32_loop);
3567     cmn(len, 32);
3568     br(Assembler::NE, CRC_less32);
3569     b(L_exit);
3570 
3571   BIND(CRC_by4_loop);
3572     ldrw(tmp0, Address(post(buf, 4)));
3573     subs(len, len, 4);
3574     crc32cw(crc, crc, tmp0);
3575     br(Assembler::GE, CRC_by4_loop);
3576     adds(len, len, 4);
3577     br(Assembler::LE, L_exit);
3578   BIND(CRC_by1_loop);
3579     ldrb(tmp0, Address(post(buf, 1)));
3580     subs(len, len, 1);
3581     crc32cb(crc, crc, tmp0);
3582     br(Assembler::GT, CRC_by1_loop);
3583     b(L_exit);
3584 
3585   BIND(CRC_by64_pre);
3586     sub(buf, buf, 8);
3587     ldp(tmp0, tmp1, Address(buf, 8));
3588     crc32cx(crc, crc, tmp0);
3589     ldr(tmp2, Address(buf, 24));
3590     crc32cx(crc, crc, tmp1);
3591     ldr(tmp3, Address(buf, 32));
3592     crc32cx(crc, crc, tmp2);
3593     ldr(tmp0, Address(buf, 40));
3594     crc32cx(crc, crc, tmp3);
3595     ldr(tmp1, Address(buf, 48));
3596     crc32cx(crc, crc, tmp0);
3597     ldr(tmp2, Address(buf, 56));
3598     crc32cx(crc, crc, tmp1);
3599     ldr(tmp3, Address(pre(buf, 64)));
3600 
3601     b(CRC_by64_loop);
3602 
3603     align(CodeEntryAlignment);
3604   BIND(CRC_by64_loop);
3605     subs(len, len, 64);
3606     crc32cx(crc, crc, tmp2);
3607     ldr(tmp0, Address(buf, 8));
3608     crc32cx(crc, crc, tmp3);
3609     ldr(tmp1, Address(buf, 16));
3610     crc32cx(crc, crc, tmp0);
3611     ldr(tmp2, Address(buf, 24));
3612     crc32cx(crc, crc, tmp1);
3613     ldr(tmp3, Address(buf, 32));
3614     crc32cx(crc, crc, tmp2);
3615     ldr(tmp0, Address(buf, 40));
3616     crc32cx(crc, crc, tmp3);
3617     ldr(tmp1, Address(buf, 48));
3618     crc32cx(crc, crc, tmp0);
3619     ldr(tmp2, Address(buf, 56));
3620     crc32cx(crc, crc, tmp1);
3621     ldr(tmp3, Address(pre(buf, 64)));
3622     br(Assembler::GE, CRC_by64_loop);
3623 
3624     // post-loop
3625     crc32cx(crc, crc, tmp2);
3626     crc32cx(crc, crc, tmp3);
3627 
3628     sub(len, len, 64);
3629     add(buf, buf, 8);
3630     cmn(len, 128);
3631     br(Assembler::NE, CRC_less64);
3632   BIND(L_exit);
3633 }
3634 
3635 /**
3636  * @param crc   register containing existing CRC (32-bit)
3637  * @param buf   register pointing to input byte buffer (byte*)
3638  * @param len   register containing number of bytes
3639  * @param table register that will contain address of CRC table
3640  * @param tmp   scratch register
3641  */
3642 void MacroAssembler::kernel_crc32c(Register crc, Register buf, Register len,
3643         Register table0, Register table1, Register table2, Register table3,
3644         Register tmp, Register tmp2, Register tmp3) {
3645   kernel_crc32c_using_crc32c(crc, buf, len, table0, table1, table2, table3);
3646 }
3647 
3648 
3649 SkipIfEqual::SkipIfEqual(
3650     MacroAssembler* masm, const bool* flag_addr, bool value) {
3651   _masm = masm;
3652   unsigned long offset;
3653   _masm-&gt;adrp(rscratch1, ExternalAddress((address)flag_addr), offset);
3654   _masm-&gt;ldrb(rscratch1, Address(rscratch1, offset));
3655   _masm-&gt;cbzw(rscratch1, _label);
3656 }
3657 
3658 SkipIfEqual::~SkipIfEqual() {
3659   _masm-&gt;bind(_label);
3660 }
3661 
3662 void MacroAssembler::addptr(const Address &amp;dst, int32_t src) {
3663   Address adr;
3664   switch(dst.getMode()) {
3665   case Address::base_plus_offset:
3666     // This is the expected mode, although we allow all the other
3667     // forms below.
3668     adr = form_address(rscratch2, dst.base(), dst.offset(), LogBytesPerWord);
3669     break;
3670   default:
3671     lea(rscratch2, dst);
3672     adr = Address(rscratch2);
3673     break;
3674   }
3675   ldr(rscratch1, adr);
3676   add(rscratch1, rscratch1, src);
3677   str(rscratch1, adr);
3678 }
3679 
3680 void MacroAssembler::cmpptr(Register src1, Address src2) {
3681   unsigned long offset;
3682   adrp(rscratch1, src2, offset);
3683   ldr(rscratch1, Address(rscratch1, offset));
3684   cmp(src1, rscratch1);
3685 }
3686 
3687 void MacroAssembler::cmpoop(Register obj1, Register obj2) {
3688   BarrierSetAssembler* bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
3689   bs-&gt;obj_equals(this, obj1, obj2);
3690 }
3691 
3692 void MacroAssembler::load_method_holder(Register holder, Register method) {
3693   ldr(holder, Address(method, Method::const_offset()));                      // ConstMethod*
3694   ldr(holder, Address(holder, ConstMethod::constants_offset()));             // ConstantPool*
3695   ldr(holder, Address(holder, ConstantPool::pool_holder_offset_in_bytes())); // InstanceKlass*
3696 }
3697 
3698 void MacroAssembler::load_klass(Register dst, Register src) {
3699   if (UseCompressedClassPointers) {
3700     ldrw(dst, Address(src, oopDesc::klass_offset_in_bytes()));
3701     decode_klass_not_null(dst);
3702   } else {
3703     ldr(dst, Address(src, oopDesc::klass_offset_in_bytes()));
3704   }
3705 }
3706 
3707 // ((OopHandle)result).resolve();
3708 void MacroAssembler::resolve_oop_handle(Register result, Register tmp) {
3709   // OopHandle::resolve is an indirection.
3710   access_load_at(T_OBJECT, IN_NATIVE, result, Address(result, 0), tmp, noreg);
3711 }
3712 
3713 void MacroAssembler::load_mirror(Register dst, Register method, Register tmp) {
3714   const int mirror_offset = in_bytes(Klass::java_mirror_offset());
3715   ldr(dst, Address(rmethod, Method::const_offset()));
3716   ldr(dst, Address(dst, ConstMethod::constants_offset()));
3717   ldr(dst, Address(dst, ConstantPool::pool_holder_offset_in_bytes()));
3718   ldr(dst, Address(dst, mirror_offset));
3719   resolve_oop_handle(dst, tmp);
3720 }
3721 
3722 void MacroAssembler::cmp_klass(Register oop, Register trial_klass, Register tmp) {
3723   if (UseCompressedClassPointers) {
3724     ldrw(tmp, Address(oop, oopDesc::klass_offset_in_bytes()));
3725     if (CompressedKlassPointers::base() == NULL) {
3726       cmp(trial_klass, tmp, LSL, CompressedKlassPointers::shift());
3727       return;
3728     } else if (((uint64_t)CompressedKlassPointers::base() &amp; 0xffffffff) == 0
3729                &amp;&amp; CompressedKlassPointers::shift() == 0) {
3730       // Only the bottom 32 bits matter
3731       cmpw(trial_klass, tmp);
3732       return;
3733     }
3734     decode_klass_not_null(tmp);
3735   } else {
3736     ldr(tmp, Address(oop, oopDesc::klass_offset_in_bytes()));
3737   }
3738   cmp(trial_klass, tmp);
3739 }
3740 
3741 void MacroAssembler::load_prototype_header(Register dst, Register src) {
3742   load_klass(dst, src);
3743   ldr(dst, Address(dst, Klass::prototype_header_offset()));
3744 }
3745 
3746 void MacroAssembler::store_klass(Register dst, Register src) {
3747   // FIXME: Should this be a store release?  concurrent gcs assumes
3748   // klass length is valid if klass field is not null.
3749   if (UseCompressedClassPointers) {
3750     encode_klass_not_null(src);
3751     strw(src, Address(dst, oopDesc::klass_offset_in_bytes()));
3752   } else {
3753     str(src, Address(dst, oopDesc::klass_offset_in_bytes()));
3754   }
3755 }
3756 
3757 void MacroAssembler::store_klass_gap(Register dst, Register src) {
3758   if (UseCompressedClassPointers) {
3759     // Store to klass gap in destination
3760     strw(src, Address(dst, oopDesc::klass_gap_offset_in_bytes()));
3761   }
3762 }
3763 
3764 // Algorithm must match CompressedOops::encode.
3765 void MacroAssembler::encode_heap_oop(Register d, Register s) {
3766 #ifdef ASSERT
3767   verify_heapbase(&quot;MacroAssembler::encode_heap_oop: heap base corrupted?&quot;);
3768 #endif
3769   verify_oop(s, &quot;broken oop in encode_heap_oop&quot;);
3770   if (CompressedOops::base() == NULL) {
3771     if (CompressedOops::shift() != 0) {
3772       assert (LogMinObjAlignmentInBytes == CompressedOops::shift(), &quot;decode alg wrong&quot;);
3773       lsr(d, s, LogMinObjAlignmentInBytes);
3774     } else {
3775       mov(d, s);
3776     }
3777   } else {
3778     subs(d, s, rheapbase);
3779     csel(d, d, zr, Assembler::HS);
3780     lsr(d, d, LogMinObjAlignmentInBytes);
3781 
3782     /*  Old algorithm: is this any worse?
3783     Label nonnull;
3784     cbnz(r, nonnull);
3785     sub(r, r, rheapbase);
3786     bind(nonnull);
3787     lsr(r, r, LogMinObjAlignmentInBytes);
3788     */
3789   }
3790 }
3791 
3792 void MacroAssembler::encode_heap_oop_not_null(Register r) {
3793 #ifdef ASSERT
3794   verify_heapbase(&quot;MacroAssembler::encode_heap_oop_not_null: heap base corrupted?&quot;);
3795   if (CheckCompressedOops) {
3796     Label ok;
3797     cbnz(r, ok);
3798     stop(&quot;null oop passed to encode_heap_oop_not_null&quot;);
3799     bind(ok);
3800   }
3801 #endif
3802   verify_oop(r, &quot;broken oop in encode_heap_oop_not_null&quot;);
3803   if (CompressedOops::base() != NULL) {
3804     sub(r, r, rheapbase);
3805   }
3806   if (CompressedOops::shift() != 0) {
3807     assert (LogMinObjAlignmentInBytes == CompressedOops::shift(), &quot;decode alg wrong&quot;);
3808     lsr(r, r, LogMinObjAlignmentInBytes);
3809   }
3810 }
3811 
3812 void MacroAssembler::encode_heap_oop_not_null(Register dst, Register src) {
3813 #ifdef ASSERT
3814   verify_heapbase(&quot;MacroAssembler::encode_heap_oop_not_null2: heap base corrupted?&quot;);
3815   if (CheckCompressedOops) {
3816     Label ok;
3817     cbnz(src, ok);
3818     stop(&quot;null oop passed to encode_heap_oop_not_null2&quot;);
3819     bind(ok);
3820   }
3821 #endif
3822   verify_oop(src, &quot;broken oop in encode_heap_oop_not_null2&quot;);
3823 
3824   Register data = src;
3825   if (CompressedOops::base() != NULL) {
3826     sub(dst, src, rheapbase);
3827     data = dst;
3828   }
3829   if (CompressedOops::shift() != 0) {
3830     assert (LogMinObjAlignmentInBytes == CompressedOops::shift(), &quot;decode alg wrong&quot;);
3831     lsr(dst, data, LogMinObjAlignmentInBytes);
3832     data = dst;
3833   }
3834   if (data == src)
3835     mov(dst, src);
3836 }
3837 
3838 void  MacroAssembler::decode_heap_oop(Register d, Register s) {
3839 #ifdef ASSERT
3840   verify_heapbase(&quot;MacroAssembler::decode_heap_oop: heap base corrupted?&quot;);
3841 #endif
3842   if (CompressedOops::base() == NULL) {
3843     if (CompressedOops::shift() != 0 || d != s) {
3844       lsl(d, s, CompressedOops::shift());
3845     }
3846   } else {
3847     Label done;
3848     if (d != s)
3849       mov(d, s);
3850     cbz(s, done);
3851     add(d, rheapbase, s, Assembler::LSL, LogMinObjAlignmentInBytes);
3852     bind(done);
3853   }
3854   verify_oop(d, &quot;broken oop in decode_heap_oop&quot;);
3855 }
3856 
3857 void  MacroAssembler::decode_heap_oop_not_null(Register r) {
3858   assert (UseCompressedOops, &quot;should only be used for compressed headers&quot;);
3859   assert (Universe::heap() != NULL, &quot;java heap should be initialized&quot;);
3860   // Cannot assert, unverified entry point counts instructions (see .ad file)
3861   // vtableStubs also counts instructions in pd_code_size_limit.
3862   // Also do not verify_oop as this is called by verify_oop.
3863   if (CompressedOops::shift() != 0) {
3864     assert(LogMinObjAlignmentInBytes == CompressedOops::shift(), &quot;decode alg wrong&quot;);
3865     if (CompressedOops::base() != NULL) {
3866       add(r, rheapbase, r, Assembler::LSL, LogMinObjAlignmentInBytes);
3867     } else {
3868       add(r, zr, r, Assembler::LSL, LogMinObjAlignmentInBytes);
3869     }
3870   } else {
3871     assert (CompressedOops::base() == NULL, &quot;sanity&quot;);
3872   }
3873 }
3874 
3875 void  MacroAssembler::decode_heap_oop_not_null(Register dst, Register src) {
3876   assert (UseCompressedOops, &quot;should only be used for compressed headers&quot;);
3877   assert (Universe::heap() != NULL, &quot;java heap should be initialized&quot;);
3878   // Cannot assert, unverified entry point counts instructions (see .ad file)
3879   // vtableStubs also counts instructions in pd_code_size_limit.
3880   // Also do not verify_oop as this is called by verify_oop.
3881   if (CompressedOops::shift() != 0) {
3882     assert(LogMinObjAlignmentInBytes == CompressedOops::shift(), &quot;decode alg wrong&quot;);
3883     if (CompressedOops::base() != NULL) {
3884       add(dst, rheapbase, src, Assembler::LSL, LogMinObjAlignmentInBytes);
3885     } else {
3886       add(dst, zr, src, Assembler::LSL, LogMinObjAlignmentInBytes);
3887     }
3888   } else {
3889     assert (CompressedOops::base() == NULL, &quot;sanity&quot;);
3890     if (dst != src) {
3891       mov(dst, src);
3892     }
3893   }
3894 }
3895 
3896 MacroAssembler::KlassDecodeMode MacroAssembler::_klass_decode_mode(KlassDecodeNone);
3897 
3898 MacroAssembler::KlassDecodeMode MacroAssembler::klass_decode_mode() {
3899   assert(UseCompressedClassPointers, &quot;not using compressed class pointers&quot;);
3900   assert(Metaspace::initialized(), &quot;metaspace not initialized yet&quot;);
3901 
3902   if (_klass_decode_mode != KlassDecodeNone) {
3903     return _klass_decode_mode;
3904   }
3905 
3906   assert(LogKlassAlignmentInBytes == CompressedKlassPointers::shift()
3907          || 0 == CompressedKlassPointers::shift(), &quot;decode alg wrong&quot;);
3908 
3909   if (CompressedKlassPointers::base() == NULL) {
3910     return (_klass_decode_mode = KlassDecodeZero);
3911   }
3912 
3913   if (operand_valid_for_logical_immediate(
3914         /*is32*/false, (uint64_t)CompressedKlassPointers::base())) {
3915     const uint64_t range_mask =
3916       (1UL &lt;&lt; log2_intptr(CompressedKlassPointers::range())) - 1;
3917     if (((uint64_t)CompressedKlassPointers::base() &amp; range_mask) == 0) {
3918       return (_klass_decode_mode = KlassDecodeXor);
3919     }
3920   }
3921 
3922   const uint64_t shifted_base =
3923     (uint64_t)CompressedKlassPointers::base() &gt;&gt; CompressedKlassPointers::shift();
3924   guarantee((shifted_base &amp; 0xffff0000ffffffff) == 0,
3925             &quot;compressed class base bad alignment&quot;);
3926 
3927   return (_klass_decode_mode = KlassDecodeMovk);
3928 }
3929 
3930 void MacroAssembler::encode_klass_not_null(Register dst, Register src) {
3931   switch (klass_decode_mode()) {
3932   case KlassDecodeZero:
3933     if (CompressedKlassPointers::shift() != 0) {
3934       lsr(dst, src, LogKlassAlignmentInBytes);
3935     } else {
3936       if (dst != src) mov(dst, src);
3937     }
3938     break;
3939 
3940   case KlassDecodeXor:
3941     if (CompressedKlassPointers::shift() != 0) {
3942       eor(dst, src, (uint64_t)CompressedKlassPointers::base());
3943       lsr(dst, dst, LogKlassAlignmentInBytes);
3944     } else {
3945       eor(dst, src, (uint64_t)CompressedKlassPointers::base());
3946     }
3947     break;
3948 
3949   case KlassDecodeMovk:
3950     if (CompressedKlassPointers::shift() != 0) {
3951       ubfx(dst, src, LogKlassAlignmentInBytes, 32);
3952     } else {
3953       movw(dst, src);
3954     }
3955     break;
3956 
3957   case KlassDecodeNone:
3958     ShouldNotReachHere();
3959     break;
3960   }
3961 }
3962 
3963 void MacroAssembler::encode_klass_not_null(Register r) {
3964   encode_klass_not_null(r, r);
3965 }
3966 
3967 void  MacroAssembler::decode_klass_not_null(Register dst, Register src) {
3968   assert (UseCompressedClassPointers, &quot;should only be used for compressed headers&quot;);
3969 
3970   switch (klass_decode_mode()) {
3971   case KlassDecodeZero:
3972     if (CompressedKlassPointers::shift() != 0) {
3973       lsl(dst, src, LogKlassAlignmentInBytes);
3974     } else {
3975       if (dst != src) mov(dst, src);
3976     }
3977     break;
3978 
3979   case KlassDecodeXor:
3980     if (CompressedKlassPointers::shift() != 0) {
3981       lsl(dst, src, LogKlassAlignmentInBytes);
3982       eor(dst, dst, (uint64_t)CompressedKlassPointers::base());
3983     } else {
3984       eor(dst, src, (uint64_t)CompressedKlassPointers::base());
3985     }
3986     break;
3987 
3988   case KlassDecodeMovk: {
3989     const uint64_t shifted_base =
3990       (uint64_t)CompressedKlassPointers::base() &gt;&gt; CompressedKlassPointers::shift();
3991 
3992     if (dst != src) movw(dst, src);
3993     movk(dst, shifted_base &gt;&gt; 32, 32);
3994 
3995     if (CompressedKlassPointers::shift() != 0) {
3996       lsl(dst, dst, LogKlassAlignmentInBytes);
3997     }
3998 
3999     break;
4000   }
4001 
4002   case KlassDecodeNone:
4003     ShouldNotReachHere();
4004     break;
4005   }
4006 }
4007 
4008 void  MacroAssembler::decode_klass_not_null(Register r) {
4009   decode_klass_not_null(r, r);
4010 }
4011 
4012 void  MacroAssembler::set_narrow_oop(Register dst, jobject obj) {
4013 #ifdef ASSERT
4014   {
4015     ThreadInVMfromUnknown tiv;
4016     assert (UseCompressedOops, &quot;should only be used for compressed oops&quot;);
4017     assert (Universe::heap() != NULL, &quot;java heap should be initialized&quot;);
4018     assert (oop_recorder() != NULL, &quot;this assembler needs an OopRecorder&quot;);
4019     assert(Universe::heap()-&gt;is_in(JNIHandles::resolve(obj)), &quot;should be real oop&quot;);
4020   }
4021 #endif
4022   int oop_index = oop_recorder()-&gt;find_index(obj);
4023   InstructionMark im(this);
4024   RelocationHolder rspec = oop_Relocation::spec(oop_index);
4025   code_section()-&gt;relocate(inst_mark(), rspec);
4026   movz(dst, 0xDEAD, 16);
4027   movk(dst, 0xBEEF);
4028 }
4029 
4030 void  MacroAssembler::set_narrow_klass(Register dst, Klass* k) {
4031   assert (UseCompressedClassPointers, &quot;should only be used for compressed headers&quot;);
4032   assert (oop_recorder() != NULL, &quot;this assembler needs an OopRecorder&quot;);
4033   int index = oop_recorder()-&gt;find_index(k);
4034   assert(! Universe::heap()-&gt;is_in(k), &quot;should not be an oop&quot;);
4035 
4036   InstructionMark im(this);
4037   RelocationHolder rspec = metadata_Relocation::spec(index);
4038   code_section()-&gt;relocate(inst_mark(), rspec);
4039   narrowKlass nk = CompressedKlassPointers::encode(k);
4040   movz(dst, (nk &gt;&gt; 16), 16);
4041   movk(dst, nk &amp; 0xffff);
4042 }
4043 
4044 void MacroAssembler::access_load_at(BasicType type, DecoratorSet decorators,
4045                                     Register dst, Address src,
4046                                     Register tmp1, Register thread_tmp) {
4047   BarrierSetAssembler *bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
4048   decorators = AccessInternal::decorator_fixup(decorators);
4049   bool as_raw = (decorators &amp; AS_RAW) != 0;
4050   if (as_raw) {
4051     bs-&gt;BarrierSetAssembler::load_at(this, decorators, type, dst, src, tmp1, thread_tmp);
4052   } else {
4053     bs-&gt;load_at(this, decorators, type, dst, src, tmp1, thread_tmp);
4054   }
4055 }
4056 
4057 void MacroAssembler::access_store_at(BasicType type, DecoratorSet decorators,
4058                                      Address dst, Register src,
4059                                      Register tmp1, Register thread_tmp) {
4060   BarrierSetAssembler *bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
4061   decorators = AccessInternal::decorator_fixup(decorators);
4062   bool as_raw = (decorators &amp; AS_RAW) != 0;
4063   if (as_raw) {
4064     bs-&gt;BarrierSetAssembler::store_at(this, decorators, type, dst, src, tmp1, thread_tmp);
4065   } else {
4066     bs-&gt;store_at(this, decorators, type, dst, src, tmp1, thread_tmp);
4067   }
4068 }
4069 
4070 void MacroAssembler::resolve(DecoratorSet decorators, Register obj) {
4071   // Use stronger ACCESS_WRITE|ACCESS_READ by default.
4072   if ((decorators &amp; (ACCESS_READ | ACCESS_WRITE)) == 0) {
4073     decorators |= ACCESS_READ | ACCESS_WRITE;
4074   }
4075   BarrierSetAssembler* bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
4076   return bs-&gt;resolve(this, decorators, obj);
4077 }
4078 
4079 void MacroAssembler::load_heap_oop(Register dst, Address src, Register tmp1,
4080                                    Register thread_tmp, DecoratorSet decorators) {
4081   access_load_at(T_OBJECT, IN_HEAP | decorators, dst, src, tmp1, thread_tmp);
4082 }
4083 
4084 void MacroAssembler::load_heap_oop_not_null(Register dst, Address src, Register tmp1,
4085                                             Register thread_tmp, DecoratorSet decorators) {
4086   access_load_at(T_OBJECT, IN_HEAP | IS_NOT_NULL | decorators, dst, src, tmp1, thread_tmp);
4087 }
4088 
4089 void MacroAssembler::store_heap_oop(Address dst, Register src, Register tmp1,
4090                                     Register thread_tmp, DecoratorSet decorators) {
4091   access_store_at(T_OBJECT, IN_HEAP | decorators, dst, src, tmp1, thread_tmp);
4092 }
4093 
4094 // Used for storing NULLs.
4095 void MacroAssembler::store_heap_oop_null(Address dst) {
4096   access_store_at(T_OBJECT, IN_HEAP, dst, noreg, noreg, noreg);
4097 }
4098 
4099 Address MacroAssembler::allocate_metadata_address(Metadata* obj) {
4100   assert(oop_recorder() != NULL, &quot;this assembler needs a Recorder&quot;);
4101   int index = oop_recorder()-&gt;allocate_metadata_index(obj);
4102   RelocationHolder rspec = metadata_Relocation::spec(index);
4103   return Address((address)obj, rspec);
4104 }
4105 
4106 // Move an oop into a register.  immediate is true if we want
4107 // immediate instrcutions, i.e. we are not going to patch this
4108 // instruction while the code is being executed by another thread.  In
4109 // that case we can use move immediates rather than the constant pool.
4110 void MacroAssembler::movoop(Register dst, jobject obj, bool immediate) {
4111   int oop_index;
4112   if (obj == NULL) {
4113     oop_index = oop_recorder()-&gt;allocate_oop_index(obj);
4114   } else {
4115 #ifdef ASSERT
4116     {
4117       ThreadInVMfromUnknown tiv;
4118       assert(Universe::heap()-&gt;is_in(JNIHandles::resolve(obj)), &quot;should be real oop&quot;);
4119     }
4120 #endif
4121     oop_index = oop_recorder()-&gt;find_index(obj);
4122   }
4123   RelocationHolder rspec = oop_Relocation::spec(oop_index);
4124   if (! immediate) {
4125     address dummy = address(uintptr_t(pc()) &amp; -wordSize); // A nearby aligned address
4126     ldr_constant(dst, Address(dummy, rspec));
4127   } else
4128     mov(dst, Address((address)obj, rspec));
4129 }
4130 
4131 // Move a metadata address into a register.
4132 void MacroAssembler::mov_metadata(Register dst, Metadata* obj) {
4133   int oop_index;
4134   if (obj == NULL) {
4135     oop_index = oop_recorder()-&gt;allocate_metadata_index(obj);
4136   } else {
4137     oop_index = oop_recorder()-&gt;find_index(obj);
4138   }
4139   RelocationHolder rspec = metadata_Relocation::spec(oop_index);
4140   mov(dst, Address((address)obj, rspec));
4141 }
4142 
4143 Address MacroAssembler::constant_oop_address(jobject obj) {
4144 #ifdef ASSERT
4145   {
4146     ThreadInVMfromUnknown tiv;
4147     assert(oop_recorder() != NULL, &quot;this assembler needs an OopRecorder&quot;);
4148     assert(Universe::heap()-&gt;is_in(JNIHandles::resolve(obj)), &quot;not an oop&quot;);
4149   }
4150 #endif
4151   int oop_index = oop_recorder()-&gt;find_index(obj);
4152   return Address((address)obj, oop_Relocation::spec(oop_index));
4153 }
4154 
4155 // Defines obj, preserves var_size_in_bytes, okay for t2 == var_size_in_bytes.
4156 void MacroAssembler::tlab_allocate(Register obj,
4157                                    Register var_size_in_bytes,
4158                                    int con_size_in_bytes,
4159                                    Register t1,
4160                                    Register t2,
4161                                    Label&amp; slow_case) {
4162   BarrierSetAssembler *bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
4163   bs-&gt;tlab_allocate(this, obj, var_size_in_bytes, con_size_in_bytes, t1, t2, slow_case);
4164 }
4165 
4166 // Defines obj, preserves var_size_in_bytes
4167 void MacroAssembler::eden_allocate(Register obj,
4168                                    Register var_size_in_bytes,
4169                                    int con_size_in_bytes,
4170                                    Register t1,
4171                                    Label&amp; slow_case) {
4172   BarrierSetAssembler *bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
4173   bs-&gt;eden_allocate(this, obj, var_size_in_bytes, con_size_in_bytes, t1, slow_case);
4174 }
4175 
4176 // Zero words; len is in bytes
4177 // Destroys all registers except addr
4178 // len must be a nonzero multiple of wordSize
4179 void MacroAssembler::zero_memory(Register addr, Register len, Register t1) {
4180   assert_different_registers(addr, len, t1, rscratch1, rscratch2);
4181 
4182 #ifdef ASSERT
4183   { Label L;
4184     tst(len, BytesPerWord - 1);
4185     br(Assembler::EQ, L);
4186     stop(&quot;len is not a multiple of BytesPerWord&quot;);
4187     bind(L);
4188   }
4189 #endif
4190 
4191 #ifndef PRODUCT
4192   block_comment(&quot;zero memory&quot;);
4193 #endif
4194 
4195   Label loop;
4196   Label entry;
4197 
4198 //  Algorithm:
4199 //
4200 //    scratch1 = cnt &amp; 7;
4201 //    cnt -= scratch1;
4202 //    p += scratch1;
4203 //    switch (scratch1) {
4204 //      do {
4205 //        cnt -= 8;
4206 //          p[-8] = 0;
4207 //        case 7:
4208 //          p[-7] = 0;
4209 //        case 6:
4210 //          p[-6] = 0;
4211 //          // ...
4212 //        case 1:
4213 //          p[-1] = 0;
4214 //        case 0:
4215 //          p += 8;
4216 //      } while (cnt);
4217 //    }
4218 
4219   const int unroll = 8; // Number of str(zr) instructions we&#39;ll unroll
4220 
4221   lsr(len, len, LogBytesPerWord);
4222   andr(rscratch1, len, unroll - 1);  // tmp1 = cnt % unroll
4223   sub(len, len, rscratch1);      // cnt -= unroll
4224   // t1 always points to the end of the region we&#39;re about to zero
4225   add(t1, addr, rscratch1, Assembler::LSL, LogBytesPerWord);
4226   adr(rscratch2, entry);
4227   sub(rscratch2, rscratch2, rscratch1, Assembler::LSL, 2);
4228   br(rscratch2);
4229   bind(loop);
4230   sub(len, len, unroll);
4231   for (int i = -unroll; i &lt; 0; i++)
4232     Assembler::str(zr, Address(t1, i * wordSize));
4233   bind(entry);
4234   add(t1, t1, unroll * wordSize);
4235   cbnz(len, loop);
4236 }
4237 
4238 void MacroAssembler::verify_tlab() {
4239 #ifdef ASSERT
4240   if (UseTLAB &amp;&amp; VerifyOops) {
4241     Label next, ok;
4242 
4243     stp(rscratch2, rscratch1, Address(pre(sp, -16)));
4244 
4245     ldr(rscratch2, Address(rthread, in_bytes(JavaThread::tlab_top_offset())));
4246     ldr(rscratch1, Address(rthread, in_bytes(JavaThread::tlab_start_offset())));
4247     cmp(rscratch2, rscratch1);
4248     br(Assembler::HS, next);
4249     STOP(&quot;assert(top &gt;= start)&quot;);
4250     should_not_reach_here();
4251 
4252     bind(next);
4253     ldr(rscratch2, Address(rthread, in_bytes(JavaThread::tlab_end_offset())));
4254     ldr(rscratch1, Address(rthread, in_bytes(JavaThread::tlab_top_offset())));
4255     cmp(rscratch2, rscratch1);
4256     br(Assembler::HS, ok);
4257     STOP(&quot;assert(top &lt;= end)&quot;);
4258     should_not_reach_here();
4259 
4260     bind(ok);
4261     ldp(rscratch2, rscratch1, Address(post(sp, 16)));
4262   }
4263 #endif
4264 }
4265 
4266 // Writes to stack successive pages until offset reached to check for
4267 // stack overflow + shadow pages.  This clobbers tmp.
4268 void MacroAssembler::bang_stack_size(Register size, Register tmp) {
4269   assert_different_registers(tmp, size, rscratch1);
4270   mov(tmp, sp);
4271   // Bang stack for total size given plus shadow page size.
4272   // Bang one page at a time because large size can bang beyond yellow and
4273   // red zones.
4274   Label loop;
4275   mov(rscratch1, os::vm_page_size());
4276   bind(loop);
4277   lea(tmp, Address(tmp, -os::vm_page_size()));
4278   subsw(size, size, rscratch1);
4279   str(size, Address(tmp));
4280   br(Assembler::GT, loop);
4281 
4282   // Bang down shadow pages too.
4283   // At this point, (tmp-0) is the last address touched, so don&#39;t
4284   // touch it again.  (It was touched as (tmp-pagesize) but then tmp
4285   // was post-decremented.)  Skip this address by starting at i=1, and
4286   // touch a few more pages below.  N.B.  It is important to touch all
4287   // the way down to and including i=StackShadowPages.
4288   for (int i = 0; i &lt; (int)(JavaThread::stack_shadow_zone_size() / os::vm_page_size()) - 1; i++) {
4289     // this could be any sized move but this is can be a debugging crumb
4290     // so the bigger the better.
4291     lea(tmp, Address(tmp, -os::vm_page_size()));
4292     str(size, Address(tmp));
4293   }
4294 }
4295 
4296 // Move the address of the polling page into dest.
4297 void MacroAssembler::get_polling_page(Register dest, relocInfo::relocType rtype) {
4298   ldr(dest, Address(rthread, Thread::polling_page_offset()));
4299 }
4300 
4301 // Move the address of the polling page into r, then read the polling
4302 // page.
4303 address MacroAssembler::fetch_and_read_polling_page(Register r, relocInfo::relocType rtype) {
4304   get_polling_page(r, rtype);
4305   return read_polling_page(r, rtype);
4306 }
4307 
4308 // Read the polling page.  The address of the polling page must
4309 // already be in r.
4310 address MacroAssembler::read_polling_page(Register r, relocInfo::relocType rtype) {
4311   InstructionMark im(this);
4312   code_section()-&gt;relocate(inst_mark(), rtype);
4313   ldrw(zr, Address(r, 0));
4314   return inst_mark();
4315 }
4316 
4317 void MacroAssembler::adrp(Register reg1, const Address &amp;dest, unsigned long &amp;byte_offset) {
4318   relocInfo::relocType rtype = dest.rspec().reloc()-&gt;type();
4319   unsigned long low_page = (unsigned long)CodeCache::low_bound() &gt;&gt; 12;
4320   unsigned long high_page = (unsigned long)(CodeCache::high_bound()-1) &gt;&gt; 12;
4321   unsigned long dest_page = (unsigned long)dest.target() &gt;&gt; 12;
4322   long offset_low = dest_page - low_page;
4323   long offset_high = dest_page - high_page;
4324 
4325   assert(is_valid_AArch64_address(dest.target()), &quot;bad address&quot;);
4326   assert(dest.getMode() == Address::literal, &quot;ADRP must be applied to a literal address&quot;);
4327 
4328   InstructionMark im(this);
4329   code_section()-&gt;relocate(inst_mark(), dest.rspec());
4330   // 8143067: Ensure that the adrp can reach the dest from anywhere within
4331   // the code cache so that if it is relocated we know it will still reach
4332   if (offset_high &gt;= -(1&lt;&lt;20) &amp;&amp; offset_low &lt; (1&lt;&lt;20)) {
4333     _adrp(reg1, dest.target());
4334   } else {
4335     unsigned long target = (unsigned long)dest.target();
4336     unsigned long adrp_target
4337       = (target &amp; 0xffffffffUL) | ((unsigned long)pc() &amp; 0xffff00000000UL);
4338 
4339     _adrp(reg1, (address)adrp_target);
4340     movk(reg1, target &gt;&gt; 32, 32);
4341   }
4342   byte_offset = (unsigned long)dest.target() &amp; 0xfff;
4343 }
4344 
4345 void MacroAssembler::load_byte_map_base(Register reg) {
4346   CardTable::CardValue* byte_map_base =
4347     ((CardTableBarrierSet*)(BarrierSet::barrier_set()))-&gt;card_table()-&gt;byte_map_base();
4348 
4349   if (is_valid_AArch64_address((address)byte_map_base)) {
4350     // Strictly speaking the byte_map_base isn&#39;t an address at all,
4351     // and it might even be negative.
4352     unsigned long offset;
4353     adrp(reg, ExternalAddress((address)byte_map_base), offset);
4354     // We expect offset to be zero with most collectors.
4355     if (offset != 0) {
4356       add(reg, reg, offset);
4357     }
4358   } else {
4359     mov(reg, (uint64_t)byte_map_base);
4360   }
4361 }
4362 
4363 void MacroAssembler::build_frame(int framesize) {
4364   assert(framesize &gt; 0, &quot;framesize must be &gt; 0&quot;);
4365   if (framesize &lt; ((1 &lt;&lt; 9) + 2 * wordSize)) {
4366     sub(sp, sp, framesize);
4367     stp(rfp, lr, Address(sp, framesize - 2 * wordSize));
4368     if (PreserveFramePointer) add(rfp, sp, framesize - 2 * wordSize);
4369   } else {
4370     stp(rfp, lr, Address(pre(sp, -2 * wordSize)));
4371     if (PreserveFramePointer) mov(rfp, sp);
4372     if (framesize &lt; ((1 &lt;&lt; 12) + 2 * wordSize))
4373       sub(sp, sp, framesize - 2 * wordSize);
4374     else {
4375       mov(rscratch1, framesize - 2 * wordSize);
4376       sub(sp, sp, rscratch1);
4377     }
4378   }
4379 }
4380 
4381 void MacroAssembler::remove_frame(int framesize) {
4382   assert(framesize &gt; 0, &quot;framesize must be &gt; 0&quot;);
4383   if (framesize &lt; ((1 &lt;&lt; 9) + 2 * wordSize)) {
4384     ldp(rfp, lr, Address(sp, framesize - 2 * wordSize));
4385     add(sp, sp, framesize);
4386   } else {
4387     if (framesize &lt; ((1 &lt;&lt; 12) + 2 * wordSize))
4388       add(sp, sp, framesize - 2 * wordSize);
4389     else {
4390       mov(rscratch1, framesize - 2 * wordSize);
4391       add(sp, sp, rscratch1);
4392     }
4393     ldp(rfp, lr, Address(post(sp, 2 * wordSize)));
4394   }
4395 }
4396 
4397 
4398 // This method checks if provided byte array contains byte with highest bit set.
4399 void MacroAssembler::has_negatives(Register ary1, Register len, Register result) {
4400     // Simple and most common case of aligned small array which is not at the
4401     // end of memory page is placed here. All other cases are in stub.
4402     Label LOOP, END, STUB, STUB_LONG, SET_RESULT, DONE;
4403     const uint64_t UPPER_BIT_MASK=0x8080808080808080;
4404     assert_different_registers(ary1, len, result);
4405 
4406     cmpw(len, 0);
4407     br(LE, SET_RESULT);
4408     cmpw(len, 4 * wordSize);
4409     br(GE, STUB_LONG); // size &gt; 32 then go to stub
4410 
4411     int shift = 64 - exact_log2(os::vm_page_size());
4412     lsl(rscratch1, ary1, shift);
4413     mov(rscratch2, (size_t)(4 * wordSize) &lt;&lt; shift);
4414     adds(rscratch2, rscratch1, rscratch2);  // At end of page?
4415     br(CS, STUB); // at the end of page then go to stub
4416     subs(len, len, wordSize);
4417     br(LT, END);
4418 
4419   BIND(LOOP);
4420     ldr(rscratch1, Address(post(ary1, wordSize)));
4421     tst(rscratch1, UPPER_BIT_MASK);
4422     br(NE, SET_RESULT);
4423     subs(len, len, wordSize);
4424     br(GE, LOOP);
4425     cmpw(len, -wordSize);
4426     br(EQ, SET_RESULT);
4427 
4428   BIND(END);
4429     ldr(result, Address(ary1));
4430     sub(len, zr, len, LSL, 3); // LSL 3 is to get bits from bytes
4431     lslv(result, result, len);
4432     tst(result, UPPER_BIT_MASK);
4433     b(SET_RESULT);
4434 
4435   BIND(STUB);
4436     RuntimeAddress has_neg =  RuntimeAddress(StubRoutines::aarch64::has_negatives());
4437     assert(has_neg.target() != NULL, &quot;has_negatives stub has not been generated&quot;);
4438     trampoline_call(has_neg);
4439     b(DONE);
4440 
4441   BIND(STUB_LONG);
4442     RuntimeAddress has_neg_long =  RuntimeAddress(
4443             StubRoutines::aarch64::has_negatives_long());
4444     assert(has_neg_long.target() != NULL, &quot;has_negatives stub has not been generated&quot;);
4445     trampoline_call(has_neg_long);
4446     b(DONE);
4447 
4448   BIND(SET_RESULT);
4449     cset(result, NE); // set true or false
4450 
4451   BIND(DONE);
4452 }
4453 
4454 void MacroAssembler::arrays_equals(Register a1, Register a2, Register tmp3,
4455                                    Register tmp4, Register tmp5, Register result,
4456                                    Register cnt1, int elem_size) {
4457   Label DONE, SAME;
4458   Register tmp1 = rscratch1;
4459   Register tmp2 = rscratch2;
4460   Register cnt2 = tmp2;  // cnt2 only used in array length compare
4461   int elem_per_word = wordSize/elem_size;
4462   int log_elem_size = exact_log2(elem_size);
4463   int length_offset = arrayOopDesc::length_offset_in_bytes();
4464   int base_offset
4465     = arrayOopDesc::base_offset_in_bytes(elem_size == 2 ? T_CHAR : T_BYTE);
4466   int stubBytesThreshold = 3 * 64 + (UseSIMDForArrayEquals ? 0 : 16);
4467 
4468   assert(elem_size == 1 || elem_size == 2, &quot;must be char or byte&quot;);
4469   assert_different_registers(a1, a2, result, cnt1, rscratch1, rscratch2);
4470 
4471 #ifndef PRODUCT
4472   {
4473     const char kind = (elem_size == 2) ? &#39;U&#39; : &#39;L&#39;;
4474     char comment[64];
4475     snprintf(comment, sizeof comment, &quot;array_equals%c{&quot;, kind);
4476     BLOCK_COMMENT(comment);
4477   }
4478 #endif
4479 
4480   // if (a1 == a2)
4481   //     return true;
4482   cmpoop(a1, a2); // May have read barriers for a1 and a2.
4483   br(EQ, SAME);
4484 
4485   if (UseSimpleArrayEquals) {
4486     Label NEXT_WORD, SHORT, TAIL03, TAIL01, A_MIGHT_BE_NULL, A_IS_NOT_NULL;
4487     // if (a1 == null || a2 == null)
4488     //     return false;
4489     // a1 &amp; a2 == 0 means (some-pointer is null) or
4490     // (very-rare-or-even-probably-impossible-pointer-values)
4491     // so, we can save one branch in most cases
4492     tst(a1, a2);
4493     mov(result, false);
4494     br(EQ, A_MIGHT_BE_NULL);
4495     // if (a1.length != a2.length)
4496     //      return false;
4497     bind(A_IS_NOT_NULL);
4498     ldrw(cnt1, Address(a1, length_offset));
4499     ldrw(cnt2, Address(a2, length_offset));
4500     eorw(tmp5, cnt1, cnt2);
4501     cbnzw(tmp5, DONE);
4502     lea(a1, Address(a1, base_offset));
4503     lea(a2, Address(a2, base_offset));
4504     // Check for short strings, i.e. smaller than wordSize.
4505     subs(cnt1, cnt1, elem_per_word);
4506     br(Assembler::LT, SHORT);
4507     // Main 8 byte comparison loop.
4508     bind(NEXT_WORD); {
4509       ldr(tmp1, Address(post(a1, wordSize)));
4510       ldr(tmp2, Address(post(a2, wordSize)));
4511       subs(cnt1, cnt1, elem_per_word);
4512       eor(tmp5, tmp1, tmp2);
4513       cbnz(tmp5, DONE);
4514     } br(GT, NEXT_WORD);
4515     // Last longword.  In the case where length == 4 we compare the
4516     // same longword twice, but that&#39;s still faster than another
4517     // conditional branch.
4518     // cnt1 could be 0, -1, -2, -3, -4 for chars; -4 only happens when
4519     // length == 4.
4520     if (log_elem_size &gt; 0)
4521       lsl(cnt1, cnt1, log_elem_size);
4522     ldr(tmp3, Address(a1, cnt1));
4523     ldr(tmp4, Address(a2, cnt1));
4524     eor(tmp5, tmp3, tmp4);
4525     cbnz(tmp5, DONE);
4526     b(SAME);
4527     bind(A_MIGHT_BE_NULL);
4528     // in case both a1 and a2 are not-null, proceed with loads
4529     cbz(a1, DONE);
4530     cbz(a2, DONE);
4531     b(A_IS_NOT_NULL);
4532     bind(SHORT);
4533 
4534     tbz(cnt1, 2 - log_elem_size, TAIL03); // 0-7 bytes left.
4535     {
4536       ldrw(tmp1, Address(post(a1, 4)));
4537       ldrw(tmp2, Address(post(a2, 4)));
4538       eorw(tmp5, tmp1, tmp2);
4539       cbnzw(tmp5, DONE);
4540     }
4541     bind(TAIL03);
4542     tbz(cnt1, 1 - log_elem_size, TAIL01); // 0-3 bytes left.
4543     {
4544       ldrh(tmp3, Address(post(a1, 2)));
4545       ldrh(tmp4, Address(post(a2, 2)));
4546       eorw(tmp5, tmp3, tmp4);
4547       cbnzw(tmp5, DONE);
4548     }
4549     bind(TAIL01);
4550     if (elem_size == 1) { // Only needed when comparing byte arrays.
4551       tbz(cnt1, 0, SAME); // 0-1 bytes left.
4552       {
4553         ldrb(tmp1, a1);
4554         ldrb(tmp2, a2);
4555         eorw(tmp5, tmp1, tmp2);
4556         cbnzw(tmp5, DONE);
4557       }
4558     }
4559   } else {
4560     Label NEXT_DWORD, SHORT, TAIL, TAIL2, STUB, EARLY_OUT,
4561         CSET_EQ, LAST_CHECK;
4562     mov(result, false);
4563     cbz(a1, DONE);
4564     ldrw(cnt1, Address(a1, length_offset));
4565     cbz(a2, DONE);
4566     ldrw(cnt2, Address(a2, length_offset));
4567     // on most CPUs a2 is still &quot;locked&quot;(surprisingly) in ldrw and it&#39;s
4568     // faster to perform another branch before comparing a1 and a2
4569     cmp(cnt1, (u1)elem_per_word);
4570     br(LE, SHORT); // short or same
4571     ldr(tmp3, Address(pre(a1, base_offset)));
4572     subs(zr, cnt1, stubBytesThreshold);
4573     br(GE, STUB);
4574     ldr(tmp4, Address(pre(a2, base_offset)));
4575     sub(tmp5, zr, cnt1, LSL, 3 + log_elem_size);
4576     cmp(cnt2, cnt1);
4577     br(NE, DONE);
4578 
4579     // Main 16 byte comparison loop with 2 exits
4580     bind(NEXT_DWORD); {
4581       ldr(tmp1, Address(pre(a1, wordSize)));
4582       ldr(tmp2, Address(pre(a2, wordSize)));
4583       subs(cnt1, cnt1, 2 * elem_per_word);
4584       br(LE, TAIL);
4585       eor(tmp4, tmp3, tmp4);
4586       cbnz(tmp4, DONE);
4587       ldr(tmp3, Address(pre(a1, wordSize)));
4588       ldr(tmp4, Address(pre(a2, wordSize)));
4589       cmp(cnt1, (u1)elem_per_word);
4590       br(LE, TAIL2);
4591       cmp(tmp1, tmp2);
4592     } br(EQ, NEXT_DWORD);
4593     b(DONE);
4594 
4595     bind(TAIL);
4596     eor(tmp4, tmp3, tmp4);
4597     eor(tmp2, tmp1, tmp2);
4598     lslv(tmp2, tmp2, tmp5);
4599     orr(tmp5, tmp4, tmp2);
4600     cmp(tmp5, zr);
4601     b(CSET_EQ);
4602 
4603     bind(TAIL2);
4604     eor(tmp2, tmp1, tmp2);
4605     cbnz(tmp2, DONE);
4606     b(LAST_CHECK);
4607 
4608     bind(STUB);
4609     ldr(tmp4, Address(pre(a2, base_offset)));
4610     cmp(cnt2, cnt1);
4611     br(NE, DONE);
4612     if (elem_size == 2) { // convert to byte counter
4613       lsl(cnt1, cnt1, 1);
4614     }
4615     eor(tmp5, tmp3, tmp4);
4616     cbnz(tmp5, DONE);
4617     RuntimeAddress stub = RuntimeAddress(StubRoutines::aarch64::large_array_equals());
4618     assert(stub.target() != NULL, &quot;array_equals_long stub has not been generated&quot;);
4619     trampoline_call(stub);
4620     b(DONE);
4621 
4622     bind(EARLY_OUT);
4623     // (a1 != null &amp;&amp; a2 == null) || (a1 != null &amp;&amp; a2 != null &amp;&amp; a1 == a2)
4624     // so, if a2 == null =&gt; return false(0), else return true, so we can return a2
4625     mov(result, a2);
4626     b(DONE);
4627     bind(SHORT);
4628     cmp(cnt2, cnt1);
4629     br(NE, DONE);
4630     cbz(cnt1, SAME);
4631     sub(tmp5, zr, cnt1, LSL, 3 + log_elem_size);
4632     ldr(tmp3, Address(a1, base_offset));
4633     ldr(tmp4, Address(a2, base_offset));
4634     bind(LAST_CHECK);
4635     eor(tmp4, tmp3, tmp4);
4636     lslv(tmp5, tmp4, tmp5);
4637     cmp(tmp5, zr);
4638     bind(CSET_EQ);
4639     cset(result, EQ);
4640     b(DONE);
4641   }
4642 
4643   bind(SAME);
4644   mov(result, true);
4645   // That&#39;s it.
4646   bind(DONE);
4647 
4648   BLOCK_COMMENT(&quot;} array_equals&quot;);
4649 }
4650 
4651 // Compare Strings
4652 
4653 // For Strings we&#39;re passed the address of the first characters in a1
4654 // and a2 and the length in cnt1.
4655 // elem_size is the element size in bytes: either 1 or 2.
4656 // There are two implementations.  For arrays &gt;= 8 bytes, all
4657 // comparisons (including the final one, which may overlap) are
4658 // performed 8 bytes at a time.  For strings &lt; 8 bytes, we compare a
4659 // halfword, then a short, and then a byte.
4660 
4661 void MacroAssembler::string_equals(Register a1, Register a2,
4662                                    Register result, Register cnt1, int elem_size)
4663 {
4664   Label SAME, DONE, SHORT, NEXT_WORD;
4665   Register tmp1 = rscratch1;
4666   Register tmp2 = rscratch2;
4667   Register cnt2 = tmp2;  // cnt2 only used in array length compare
4668 
4669   assert(elem_size == 1 || elem_size == 2, &quot;must be 2 or 1 byte&quot;);
4670   assert_different_registers(a1, a2, result, cnt1, rscratch1, rscratch2);
4671 
4672 #ifndef PRODUCT
4673   {
4674     const char kind = (elem_size == 2) ? &#39;U&#39; : &#39;L&#39;;
4675     char comment[64];
4676     snprintf(comment, sizeof comment, &quot;{string_equals%c&quot;, kind);
4677     BLOCK_COMMENT(comment);
4678   }
4679 #endif
4680 
4681   mov(result, false);
4682 
4683   // Check for short strings, i.e. smaller than wordSize.
4684   subs(cnt1, cnt1, wordSize);
4685   br(Assembler::LT, SHORT);
4686   // Main 8 byte comparison loop.
4687   bind(NEXT_WORD); {
4688     ldr(tmp1, Address(post(a1, wordSize)));
4689     ldr(tmp2, Address(post(a2, wordSize)));
4690     subs(cnt1, cnt1, wordSize);
4691     eor(tmp1, tmp1, tmp2);
4692     cbnz(tmp1, DONE);
4693   } br(GT, NEXT_WORD);
4694   // Last longword.  In the case where length == 4 we compare the
4695   // same longword twice, but that&#39;s still faster than another
4696   // conditional branch.
4697   // cnt1 could be 0, -1, -2, -3, -4 for chars; -4 only happens when
4698   // length == 4.
4699   ldr(tmp1, Address(a1, cnt1));
4700   ldr(tmp2, Address(a2, cnt1));
4701   eor(tmp2, tmp1, tmp2);
4702   cbnz(tmp2, DONE);
4703   b(SAME);
4704 
4705   bind(SHORT);
4706   Label TAIL03, TAIL01;
4707 
4708   tbz(cnt1, 2, TAIL03); // 0-7 bytes left.
4709   {
4710     ldrw(tmp1, Address(post(a1, 4)));
4711     ldrw(tmp2, Address(post(a2, 4)));
4712     eorw(tmp1, tmp1, tmp2);
4713     cbnzw(tmp1, DONE);
4714   }
4715   bind(TAIL03);
4716   tbz(cnt1, 1, TAIL01); // 0-3 bytes left.
4717   {
4718     ldrh(tmp1, Address(post(a1, 2)));
4719     ldrh(tmp2, Address(post(a2, 2)));
4720     eorw(tmp1, tmp1, tmp2);
4721     cbnzw(tmp1, DONE);
4722   }
4723   bind(TAIL01);
4724   if (elem_size == 1) { // Only needed when comparing 1-byte elements
4725     tbz(cnt1, 0, SAME); // 0-1 bytes left.
4726     {
4727       ldrb(tmp1, a1);
4728       ldrb(tmp2, a2);
4729       eorw(tmp1, tmp1, tmp2);
4730       cbnzw(tmp1, DONE);
4731     }
4732   }
4733   // Arrays are equal.
4734   bind(SAME);
4735   mov(result, true);
4736 
4737   // That&#39;s it.
4738   bind(DONE);
4739   BLOCK_COMMENT(&quot;} string_equals&quot;);
4740 }
4741 
4742 
4743 // The size of the blocks erased by the zero_blocks stub.  We must
4744 // handle anything smaller than this ourselves in zero_words().
4745 const int MacroAssembler::zero_words_block_size = 8;
4746 
4747 // zero_words() is used by C2 ClearArray patterns.  It is as small as
4748 // possible, handling small word counts locally and delegating
4749 // anything larger to the zero_blocks stub.  It is expanded many times
4750 // in compiled code, so it is important to keep it short.
4751 
4752 // ptr:   Address of a buffer to be zeroed.
4753 // cnt:   Count in HeapWords.
4754 //
4755 // ptr, cnt, rscratch1, and rscratch2 are clobbered.
4756 void MacroAssembler::zero_words(Register ptr, Register cnt)
4757 {
4758   assert(is_power_of_2(zero_words_block_size), &quot;adjust this&quot;);
4759   assert(ptr == r10 &amp;&amp; cnt == r11, &quot;mismatch in register usage&quot;);
4760 
4761   BLOCK_COMMENT(&quot;zero_words {&quot;);
4762   cmp(cnt, (u1)zero_words_block_size);
4763   Label around;
4764   br(LO, around);
4765   {
4766     RuntimeAddress zero_blocks =  RuntimeAddress(StubRoutines::aarch64::zero_blocks());
4767     assert(zero_blocks.target() != NULL, &quot;zero_blocks stub has not been generated&quot;);
4768     if (StubRoutines::aarch64::complete()) {
4769       trampoline_call(zero_blocks);
4770     } else {
4771       bl(zero_blocks);
4772     }
4773   }
4774   bind(around);
4775   for (int i = zero_words_block_size &gt;&gt; 1; i &gt; 1; i &gt;&gt;= 1) {
4776     Label l;
4777     tbz(cnt, exact_log2(i), l);
4778     for (int j = 0; j &lt; i; j += 2) {
4779       stp(zr, zr, post(ptr, 16));
4780     }
4781     bind(l);
4782   }
4783   {
4784     Label l;
4785     tbz(cnt, 0, l);
4786     str(zr, Address(ptr));
4787     bind(l);
4788   }
4789   BLOCK_COMMENT(&quot;} zero_words&quot;);
4790 }
4791 
4792 // base:         Address of a buffer to be zeroed, 8 bytes aligned.
4793 // cnt:          Immediate count in HeapWords.
4794 #define SmallArraySize (18 * BytesPerLong)
4795 void MacroAssembler::zero_words(Register base, u_int64_t cnt)
4796 {
4797   BLOCK_COMMENT(&quot;zero_words {&quot;);
4798   int i = cnt &amp; 1;  // store any odd word to start
4799   if (i) str(zr, Address(base));
4800 
4801   if (cnt &lt;= SmallArraySize / BytesPerLong) {
4802     for (; i &lt; (int)cnt; i += 2)
4803       stp(zr, zr, Address(base, i * wordSize));
4804   } else {
4805     const int unroll = 4; // Number of stp(zr, zr) instructions we&#39;ll unroll
4806     int remainder = cnt % (2 * unroll);
4807     for (; i &lt; remainder; i += 2)
4808       stp(zr, zr, Address(base, i * wordSize));
4809 
4810     Label loop;
4811     Register cnt_reg = rscratch1;
4812     Register loop_base = rscratch2;
4813     cnt = cnt - remainder;
4814     mov(cnt_reg, cnt);
4815     // adjust base and prebias by -2 * wordSize so we can pre-increment
4816     add(loop_base, base, (remainder - 2) * wordSize);
4817     bind(loop);
4818     sub(cnt_reg, cnt_reg, 2 * unroll);
4819     for (i = 1; i &lt; unroll; i++)
4820       stp(zr, zr, Address(loop_base, 2 * i * wordSize));
4821     stp(zr, zr, Address(pre(loop_base, 2 * unroll * wordSize)));
4822     cbnz(cnt_reg, loop);
4823   }
4824   BLOCK_COMMENT(&quot;} zero_words&quot;);
4825 }
4826 
4827 // Zero blocks of memory by using DC ZVA.
4828 //
4829 // Aligns the base address first sufficently for DC ZVA, then uses
4830 // DC ZVA repeatedly for every full block.  cnt is the size to be
4831 // zeroed in HeapWords.  Returns the count of words left to be zeroed
4832 // in cnt.
4833 //
4834 // NOTE: This is intended to be used in the zero_blocks() stub.  If
4835 // you want to use it elsewhere, note that cnt must be &gt;= 2*zva_length.
4836 void MacroAssembler::zero_dcache_blocks(Register base, Register cnt) {
4837   Register tmp = rscratch1;
4838   Register tmp2 = rscratch2;
4839   int zva_length = VM_Version::zva_length();
4840   Label initial_table_end, loop_zva;
4841   Label fini;
4842 
4843   // Base must be 16 byte aligned. If not just return and let caller handle it
4844   tst(base, 0x0f);
4845   br(Assembler::NE, fini);
4846   // Align base with ZVA length.
4847   neg(tmp, base);
4848   andr(tmp, tmp, zva_length - 1);
4849 
4850   // tmp: the number of bytes to be filled to align the base with ZVA length.
4851   add(base, base, tmp);
4852   sub(cnt, cnt, tmp, Assembler::ASR, 3);
4853   adr(tmp2, initial_table_end);
4854   sub(tmp2, tmp2, tmp, Assembler::LSR, 2);
4855   br(tmp2);
4856 
4857   for (int i = -zva_length + 16; i &lt; 0; i += 16)
4858     stp(zr, zr, Address(base, i));
4859   bind(initial_table_end);
4860 
4861   sub(cnt, cnt, zva_length &gt;&gt; 3);
4862   bind(loop_zva);
4863   dc(Assembler::ZVA, base);
4864   subs(cnt, cnt, zva_length &gt;&gt; 3);
4865   add(base, base, zva_length);
4866   br(Assembler::GE, loop_zva);
4867   add(cnt, cnt, zva_length &gt;&gt; 3); // count not zeroed by DC ZVA
4868   bind(fini);
4869 }
4870 
4871 // base:   Address of a buffer to be filled, 8 bytes aligned.
4872 // cnt:    Count in 8-byte unit.
4873 // value:  Value to be filled with.
4874 // base will point to the end of the buffer after filling.
4875 void MacroAssembler::fill_words(Register base, Register cnt, Register value)
4876 {
4877 //  Algorithm:
4878 //
4879 //    scratch1 = cnt &amp; 7;
4880 //    cnt -= scratch1;
4881 //    p += scratch1;
4882 //    switch (scratch1) {
4883 //      do {
4884 //        cnt -= 8;
4885 //          p[-8] = v;
4886 //        case 7:
4887 //          p[-7] = v;
4888 //        case 6:
4889 //          p[-6] = v;
4890 //          // ...
4891 //        case 1:
4892 //          p[-1] = v;
4893 //        case 0:
4894 //          p += 8;
4895 //      } while (cnt);
4896 //    }
4897 
4898   assert_different_registers(base, cnt, value, rscratch1, rscratch2);
4899 
4900   Label fini, skip, entry, loop;
4901   const int unroll = 8; // Number of stp instructions we&#39;ll unroll
4902 
4903   cbz(cnt, fini);
4904   tbz(base, 3, skip);
4905   str(value, Address(post(base, 8)));
4906   sub(cnt, cnt, 1);
4907   bind(skip);
4908 
4909   andr(rscratch1, cnt, (unroll-1) * 2);
4910   sub(cnt, cnt, rscratch1);
4911   add(base, base, rscratch1, Assembler::LSL, 3);
4912   adr(rscratch2, entry);
4913   sub(rscratch2, rscratch2, rscratch1, Assembler::LSL, 1);
4914   br(rscratch2);
4915 
4916   bind(loop);
4917   add(base, base, unroll * 16);
4918   for (int i = -unroll; i &lt; 0; i++)
4919     stp(value, value, Address(base, i * 16));
4920   bind(entry);
4921   subs(cnt, cnt, unroll * 2);
4922   br(Assembler::GE, loop);
4923 
4924   tbz(cnt, 0, fini);
4925   str(value, Address(post(base, 8)));
4926   bind(fini);
4927 }
4928 
4929 // Intrinsic for sun/nio/cs/ISO_8859_1$Encoder.implEncodeISOArray and
4930 // java/lang/StringUTF16.compress.
4931 void MacroAssembler::encode_iso_array(Register src, Register dst,
4932                       Register len, Register result,
4933                       FloatRegister Vtmp1, FloatRegister Vtmp2,
4934                       FloatRegister Vtmp3, FloatRegister Vtmp4)
4935 {
4936     Label DONE, SET_RESULT, NEXT_32, NEXT_32_PRFM, LOOP_8, NEXT_8, LOOP_1, NEXT_1,
4937         NEXT_32_START, NEXT_32_PRFM_START;
4938     Register tmp1 = rscratch1, tmp2 = rscratch2;
4939 
4940       mov(result, len); // Save initial len
4941 
4942       cmp(len, (u1)8); // handle shortest strings first
4943       br(LT, LOOP_1);
4944       cmp(len, (u1)32);
4945       br(LT, NEXT_8);
4946       // The following code uses the SIMD &#39;uzp1&#39; and &#39;uzp2&#39; instructions
4947       // to convert chars to bytes
4948       if (SoftwarePrefetchHintDistance &gt;= 0) {
4949         ld1(Vtmp1, Vtmp2, Vtmp3, Vtmp4, T8H, src);
4950         subs(tmp2, len, SoftwarePrefetchHintDistance/2 + 16);
4951         br(LE, NEXT_32_START);
4952         b(NEXT_32_PRFM_START);
4953         BIND(NEXT_32_PRFM);
4954           ld1(Vtmp1, Vtmp2, Vtmp3, Vtmp4, T8H, src);
4955         BIND(NEXT_32_PRFM_START);
4956           prfm(Address(src, SoftwarePrefetchHintDistance));
4957           orr(v4, T16B, Vtmp1, Vtmp2);
4958           orr(v5, T16B, Vtmp3, Vtmp4);
4959           uzp1(Vtmp1, T16B, Vtmp1, Vtmp2);
4960           uzp1(Vtmp3, T16B, Vtmp3, Vtmp4);
4961           uzp2(v5, T16B, v4, v5); // high bytes
4962           umov(tmp2, v5, D, 1);
4963           fmovd(tmp1, v5);
4964           orr(tmp1, tmp1, tmp2);
4965           cbnz(tmp1, LOOP_8);
4966           stpq(Vtmp1, Vtmp3, dst);
4967           sub(len, len, 32);
4968           add(dst, dst, 32);
4969           add(src, src, 64);
4970           subs(tmp2, len, SoftwarePrefetchHintDistance/2 + 16);
4971           br(GE, NEXT_32_PRFM);
4972           cmp(len, (u1)32);
4973           br(LT, LOOP_8);
4974         BIND(NEXT_32);
4975           ld1(Vtmp1, Vtmp2, Vtmp3, Vtmp4, T8H, src);
4976         BIND(NEXT_32_START);
4977       } else {
4978         BIND(NEXT_32);
4979           ld1(Vtmp1, Vtmp2, Vtmp3, Vtmp4, T8H, src);
4980       }
4981       prfm(Address(src, SoftwarePrefetchHintDistance));
4982       uzp1(v4, T16B, Vtmp1, Vtmp2);
4983       uzp1(v5, T16B, Vtmp3, Vtmp4);
4984       orr(Vtmp1, T16B, Vtmp1, Vtmp2);
4985       orr(Vtmp3, T16B, Vtmp3, Vtmp4);
4986       uzp2(Vtmp1, T16B, Vtmp1, Vtmp3); // high bytes
4987       umov(tmp2, Vtmp1, D, 1);
4988       fmovd(tmp1, Vtmp1);
4989       orr(tmp1, tmp1, tmp2);
4990       cbnz(tmp1, LOOP_8);
4991       stpq(v4, v5, dst);
4992       sub(len, len, 32);
4993       add(dst, dst, 32);
4994       add(src, src, 64);
4995       cmp(len, (u1)32);
4996       br(GE, NEXT_32);
4997       cbz(len, DONE);
4998 
4999     BIND(LOOP_8);
5000       cmp(len, (u1)8);
5001       br(LT, LOOP_1);
5002     BIND(NEXT_8);
5003       ld1(Vtmp1, T8H, src);
5004       uzp1(Vtmp2, T16B, Vtmp1, Vtmp1); // low bytes
5005       uzp2(Vtmp3, T16B, Vtmp1, Vtmp1); // high bytes
5006       fmovd(tmp1, Vtmp3);
5007       cbnz(tmp1, NEXT_1);
5008       strd(Vtmp2, dst);
5009 
5010       sub(len, len, 8);
5011       add(dst, dst, 8);
5012       add(src, src, 16);
5013       cmp(len, (u1)8);
5014       br(GE, NEXT_8);
5015 
5016     BIND(LOOP_1);
5017 
5018     cbz(len, DONE);
5019     BIND(NEXT_1);
5020       ldrh(tmp1, Address(post(src, 2)));
5021       tst(tmp1, 0xff00);
5022       br(NE, SET_RESULT);
5023       strb(tmp1, Address(post(dst, 1)));
5024       subs(len, len, 1);
5025       br(GT, NEXT_1);
5026 
5027     BIND(SET_RESULT);
5028       sub(result, result, len); // Return index where we stopped
5029                                 // Return len == 0 if we processed all
5030                                 // characters
5031     BIND(DONE);
5032 }
5033 
5034 
5035 // Inflate byte[] array to char[].
5036 void MacroAssembler::byte_array_inflate(Register src, Register dst, Register len,
5037                                         FloatRegister vtmp1, FloatRegister vtmp2, FloatRegister vtmp3,
5038                                         Register tmp4) {
5039   Label big, done, after_init, to_stub;
5040 
5041   assert_different_registers(src, dst, len, tmp4, rscratch1);
5042 
5043   fmovd(vtmp1, zr);
5044   lsrw(tmp4, len, 3);
5045   bind(after_init);
5046   cbnzw(tmp4, big);
5047   // Short string: less than 8 bytes.
5048   {
5049     Label loop, tiny;
5050 
5051     cmpw(len, 4);
5052     br(LT, tiny);
5053     // Use SIMD to do 4 bytes.
5054     ldrs(vtmp2, post(src, 4));
5055     zip1(vtmp3, T8B, vtmp2, vtmp1);
5056     subw(len, len, 4);
5057     strd(vtmp3, post(dst, 8));
5058 
5059     cbzw(len, done);
5060 
5061     // Do the remaining bytes by steam.
5062     bind(loop);
5063     ldrb(tmp4, post(src, 1));
5064     strh(tmp4, post(dst, 2));
5065     subw(len, len, 1);
5066 
5067     bind(tiny);
5068     cbnz(len, loop);
5069 
5070     b(done);
5071   }
5072 
5073   if (SoftwarePrefetchHintDistance &gt;= 0) {
5074     bind(to_stub);
5075       RuntimeAddress stub =  RuntimeAddress(StubRoutines::aarch64::large_byte_array_inflate());
5076       assert(stub.target() != NULL, &quot;large_byte_array_inflate stub has not been generated&quot;);
5077       trampoline_call(stub);
5078       b(after_init);
5079   }
5080 
5081   // Unpack the bytes 8 at a time.
5082   bind(big);
5083   {
5084     Label loop, around, loop_last, loop_start;
5085 
5086     if (SoftwarePrefetchHintDistance &gt;= 0) {
5087       const int large_loop_threshold = (64 + 16)/8;
5088       ldrd(vtmp2, post(src, 8));
5089       andw(len, len, 7);
5090       cmp(tmp4, (u1)large_loop_threshold);
5091       br(GE, to_stub);
5092       b(loop_start);
5093 
5094       bind(loop);
5095       ldrd(vtmp2, post(src, 8));
5096       bind(loop_start);
5097       subs(tmp4, tmp4, 1);
5098       br(EQ, loop_last);
5099       zip1(vtmp2, T16B, vtmp2, vtmp1);
5100       ldrd(vtmp3, post(src, 8));
5101       st1(vtmp2, T8H, post(dst, 16));
5102       subs(tmp4, tmp4, 1);
5103       zip1(vtmp3, T16B, vtmp3, vtmp1);
5104       st1(vtmp3, T8H, post(dst, 16));
5105       br(NE, loop);
5106       b(around);
5107       bind(loop_last);
5108       zip1(vtmp2, T16B, vtmp2, vtmp1);
5109       st1(vtmp2, T8H, post(dst, 16));
5110       bind(around);
5111       cbz(len, done);
5112     } else {
5113       andw(len, len, 7);
5114       bind(loop);
5115       ldrd(vtmp2, post(src, 8));
5116       sub(tmp4, tmp4, 1);
5117       zip1(vtmp3, T16B, vtmp2, vtmp1);
5118       st1(vtmp3, T8H, post(dst, 16));
5119       cbnz(tmp4, loop);
5120     }
5121   }
5122 
5123   // Do the tail of up to 8 bytes.
5124   add(src, src, len);
5125   ldrd(vtmp3, Address(src, -8));
5126   add(dst, dst, len, ext::uxtw, 1);
5127   zip1(vtmp3, T16B, vtmp3, vtmp1);
5128   strq(vtmp3, Address(dst, -16));
5129 
5130   bind(done);
5131 }
5132 
5133 // Compress char[] array to byte[].
5134 void MacroAssembler::char_array_compress(Register src, Register dst, Register len,
5135                                          FloatRegister tmp1Reg, FloatRegister tmp2Reg,
5136                                          FloatRegister tmp3Reg, FloatRegister tmp4Reg,
5137                                          Register result) {
5138   encode_iso_array(src, dst, len, result,
5139                    tmp1Reg, tmp2Reg, tmp3Reg, tmp4Reg);
5140   cmp(len, zr);
5141   csel(result, result, zr, EQ);
5142 }
5143 
5144 // get_thread() can be called anywhere inside generated code so we
5145 // need to save whatever non-callee save context might get clobbered
5146 // by the call to JavaThread::aarch64_get_thread_helper() or, indeed,
5147 // the call setup code.
5148 //
5149 // aarch64_get_thread_helper() clobbers only r0, r1, and flags.
5150 //
5151 void MacroAssembler::get_thread(Register dst) {
5152   RegSet saved_regs = RegSet::range(r0, r1) + lr - dst;
5153   push(saved_regs, sp);
5154 
5155   mov(lr, CAST_FROM_FN_PTR(address, JavaThread::aarch64_get_thread_helper));
5156   blr(lr);
5157   if (dst != c_rarg0) {
5158     mov(dst, c_rarg0);
5159   }
5160 
5161   pop(saved_regs, sp);
5162 }
5163 
5164 void MacroAssembler::cache_wb(Address line) {
5165   assert(line.getMode() == Address::base_plus_offset, &quot;mode should be base_plus_offset&quot;);
5166   assert(line.index() == noreg, &quot;index should be noreg&quot;);
5167   assert(line.offset() == 0, &quot;offset should be 0&quot;);
5168   // would like to assert this
5169   // assert(line._ext.shift == 0, &quot;shift should be zero&quot;);
5170   if (VM_Version::supports_dcpop()) {
5171     // writeback using clear virtual address to point of persistence
5172     dc(Assembler::CVAP, line.base());
5173   } else {
5174     // no need to generate anything as Unsafe.writebackMemory should
5175     // never invoke this stub
5176   }
5177 }
5178 
5179 void MacroAssembler::cache_wbsync(bool is_pre) {
5180   // we only need a barrier post sync
5181   if (!is_pre) {
5182     membar(Assembler::AnyAny);
5183   }
5184 }
    </pre>
  </body>
</html>