// Seed: 1815395920
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    input tri id_0
);
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  generate
    assign id_2 = -1;
    begin : LABEL_0
      always id_2 = 1;
    end
  endgenerate
  module_0 modCall_1 (
      id_5,
      id_2,
      id_7
  );
endmodule
