#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Jul 29 19:28:06 2025
# Process ID         : 14552
# Current directory  : C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/impl_1
# Command line       : vivado.exe -log mic_dma_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mic_dma_wrapper.tcl -notrace
# Log file           : C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/impl_1/mic_dma_wrapper.vdi
# Journal file       : C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/impl_1\vivado.jou
# Running On         : DK-SLS
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-11370H @ 3.30GHz
# CPU Frequency      : 3302 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 17005 MB
# Swap memory        : 7784 MB
# Total Virtual      : 24790 MB
# Available Virtual  : 9359 MB
#-----------------------------------------------------------
source mic_dma_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 498.004 ; gain = 212.312
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: link_design -top mic_dma_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_axi_smc_0/mic_dma_axi_smc_0.dcp' for cell 'mic_dma_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_clk_div2_0_0/mic_dma_clk_div2_0_0.dcp' for cell 'mic_dma_i/clk_div2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_clk_wiz_0_0/mic_dma_clk_wiz_0_0.dcp' for cell 'mic_dma_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_dma_0/mic_dma_dma_0.dcp' for cell 'mic_dma_i/dma'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_fifo_generator_0_0/mic_dma_fifo_generator_0_0.dcp' for cell 'mic_dma_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_mic_sampler_0_0/mic_dma_mic_sampler_0_0.dcp' for cell 'mic_dma_i/mic_sampler_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_proc_sys_0_0/mic_dma_proc_sys_0_0.dcp' for cell 'mic_dma_i/proc_sys_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_processing_system7_0_0/mic_dma_processing_system7_0_0.dcp' for cell 'mic_dma_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_rst_ps7_0_100M_0/mic_dma_rst_ps7_0_100M_0.dcp' for cell 'mic_dma_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_axi_mem_intercon_imp_auto_pc_0/mic_dma_axi_mem_intercon_imp_auto_pc_0.dcp' for cell 'mic_dma_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_axi_mem_intercon_1_imp_auto_pc_0/mic_dma_axi_mem_intercon_1_imp_auto_pc_0.dcp' for cell 'mic_dma_i/axi_mem_intercon_1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/ip/PDM_to_PCM_PDM_reader_0_0/PDM_to_PCM_PDM_reader_0_0.dcp' for cell 'mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/ip/PDM_to_PCM_amplify_0_0/PDM_to_PCM_amplify_0_0.dcp' for cell 'mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/ip/PDM_to_PCM_cic_compiler_0_0/PDM_to_PCM_cic_compiler_0_0.dcp' for cell 'mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/cic_compiler_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/ip/PDM_to_PCM_cic_compiler_1_0/PDM_to_PCM_cic_compiler_1_0.dcp' for cell 'mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/cic_compiler_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/ip/PDM_to_PCM_fir_compiler_0_0/PDM_to_PCM_fir_compiler_0_0.dcp' for cell 'mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/ip/PDM_to_PCM_fir_compiler_1_0/PDM_to_PCM_fir_compiler_1_0.dcp' for cell 'mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/fir_compiler_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/ip/PDM_to_PCM_round_and_saturate_0_0/PDM_to_PCM_round_and_saturate_0_0.dcp' for cell 'mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.261 . Memory (MB): peak = 880.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 495 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. mic_dma_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mic_dma_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/ip/PDM_to_PCM_fir_compiler_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/fir_compiler_0/U0'
Finished Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/ip/PDM_to_PCM_fir_compiler_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/fir_compiler_0/U0'
Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/ip/PDM_to_PCM_fir_compiler_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/fir_compiler_1/U0'
Finished Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/ip/PDM_to_PCM_fir_compiler_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/fir_compiler_1/U0'
Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_processing_system7_0_0/mic_dma_processing_system7_0_0.xdc] for cell 'mic_dma_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_processing_system7_0_0/mic_dma_processing_system7_0_0.xdc] for cell 'mic_dma_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_dma_0/mic_dma_dma_0.xdc] for cell 'mic_dma_i/dma/U0'
Finished Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_dma_0/mic_dma_dma_0.xdc] for cell 'mic_dma_i/dma/U0'
Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_axi_smc_0/bd_0/ip/ip_1/bd_5a83_psr_aclk_0_board.xdc] for cell 'mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_axi_smc_0/bd_0/ip/ip_1/bd_5a83_psr_aclk_0_board.xdc] for cell 'mic_dma_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_axi_smc_0/smartconnect.xdc] for cell 'mic_dma_i/axi_smc/inst'
Finished Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_axi_smc_0/smartconnect.xdc] for cell 'mic_dma_i/axi_smc/inst'
Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_rst_ps7_0_100M_0/mic_dma_rst_ps7_0_100M_0_board.xdc] for cell 'mic_dma_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_rst_ps7_0_100M_0/mic_dma_rst_ps7_0_100M_0_board.xdc] for cell 'mic_dma_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_fifo_generator_0_0/mic_dma_fifo_generator_0_0.xdc] for cell 'mic_dma_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_fifo_generator_0_0/mic_dma_fifo_generator_0_0.xdc] for cell 'mic_dma_i/fifo_generator_0/U0'
Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_clk_wiz_0_0/mic_dma_clk_wiz_0_0_board.xdc] for cell 'mic_dma_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_clk_wiz_0_0/mic_dma_clk_wiz_0_0_board.xdc] for cell 'mic_dma_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_clk_wiz_0_0/mic_dma_clk_wiz_0_0.xdc] for cell 'mic_dma_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_clk_wiz_0_0/mic_dma_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_clk_wiz_0_0/mic_dma_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1614.004 ; gain = 585.168
Finished Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_clk_wiz_0_0/mic_dma_clk_wiz_0_0.xdc] for cell 'mic_dma_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.srcs/constrs_1/imports/pynq-z2_v1.0.xdc/PYNQ-Z2 v1.0.xdc]
Finished Parsing XDC File [C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.srcs/constrs_1/imports/pynq-z2_v1.0.xdc/PYNQ-Z2 v1.0.xdc]
Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_dma_0/mic_dma_dma_0_clocks.xdc] for cell 'mic_dma_i/dma/U0'
Finished Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_dma_0/mic_dma_dma_0_clocks.xdc] for cell 'mic_dma_i/dma/U0'
INFO: [Project 1-1714] 28 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1614.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

32 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1614.004 ; gain = 1053.727
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1614.004 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 174fda2c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.506 . Memory (MB): peak = 1614.004 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 174fda2c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2020.766 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 174fda2c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2020.766 ; gain = 0.000
Phase 1 Initialization | Checksum: 174fda2c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2020.766 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 174fda2c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.234 . Memory (MB): peak = 2020.766 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 174fda2c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.266 . Memory (MB): peak = 2020.766 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 174fda2c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.270 . Memory (MB): peak = 2020.766 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 19 pins
INFO: [Opt 31-138] Pushed 15 inverter(s) to 44 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 230f91c08

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.482 . Memory (MB): peak = 2020.766 ; gain = 0.000
Retarget | Checksum: 230f91c08
INFO: [Opt 31-389] Phase Retarget created 78 cells and removed 201 cells
INFO: [Opt 31-1021] In phase Retarget, 59 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 4 Constant propagation | Checksum: 17ba3baa7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.573 . Memory (MB): peak = 2020.766 ; gain = 0.000
Constant propagation | Checksum: 17ba3baa7
INFO: [Opt 31-389] Phase Constant propagation created 65 cells and removed 262 cells
INFO: [Opt 31-1021] In phase Constant propagation, 59 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2020.766 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2020.766 ; gain = 0.000
Phase 5 Sweep | Checksum: 193c65bbf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2020.766 ; gain = 0.000
Sweep | Checksum: 193c65bbf
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 673 cells
INFO: [Opt 31-1021] In phase Sweep, 159 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 193c65bbf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2020.766 ; gain = 0.000
BUFG optimization | Checksum: 193c65bbf
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 200926050

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2020.766 ; gain = 0.000
Shift Register Optimization | Checksum: 200926050
INFO: [Opt 31-389] Phase Shift Register Optimization created 14 cells and removed 28 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 187980789

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2020.766 ; gain = 0.000
Post Processing Netlist | Checksum: 187980789
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1fa29a6d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2020.766 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2020.766 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1fa29a6d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2020.766 ; gain = 0.000
Phase 9 Finalization | Checksum: 1fa29a6d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2020.766 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              78  |             201  |                                             59  |
|  Constant propagation         |              65  |             262  |                                             59  |
|  Sweep                        |               0  |             673  |                                            159  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |              14  |              28  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             67  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1fa29a6d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2020.766 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 114 BRAM(s) out of a total of 120 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 121 newly gated: 3 Total Ports: 240
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 28991d7ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.485 . Memory (MB): peak = 2288.637 ; gain = 0.000
Ending Power Optimization Task | Checksum: 28991d7ca

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2288.637 ; gain = 267.871

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2230b55a5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2288.637 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 2230b55a5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2288.637 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2288.637 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2230b55a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2288.637 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2288.637 ; gain = 674.633
INFO: [Vivado 12-24828] Executing command : report_drc -file mic_dma_wrapper_drc_opted.rpt -pb mic_dma_wrapper_drc_opted.pb -rpx mic_dma_wrapper_drc_opted.rpx
Command: report_drc -file mic_dma_wrapper_drc_opted.rpt -pb mic_dma_wrapper_drc_opted.pb -rpx mic_dma_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/impl_1/mic_dma_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2288.637 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2288.637 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2288.637 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2288.637 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2288.637 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2288.637 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.083 . Memory (MB): peak = 2288.637 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/impl_1/mic_dma_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2288.637 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16988528c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2288.637 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18200e363

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.825 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18fecc62b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18fecc62b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2288.637 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18fecc62b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ba47cd1b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ec732ee7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ec732ee7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1c95c65db

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 17cc47c91

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 436 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 1, total 1, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 158 nets or LUTs. Breaked 1 LUT, combined 157 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2288.637 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |            157  |                   158  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |            157  |                   158  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 17ff22109

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2288.637 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 138d4db8b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2288.637 ; gain = 0.000
Phase 2 Global Placement | Checksum: 138d4db8b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 175e6d52c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23c690632

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15ce178aa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1921da518

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 15a451aa4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 24a61cf5b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 21f349613

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d32a1462

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: e094bc53

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2288.637 ; gain = 0.000
Phase 3 Detail Placement | Checksum: e094bc53

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1494452f9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.682 | TNS=-8.029 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b9f8a27d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.144 . Memory (MB): peak = 2288.637 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1850ef234

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.203 . Memory (MB): peak = 2288.637 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1494452f9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.342. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22f0fffb0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 2288.637 ; gain = 0.000

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 2288.637 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 22f0fffb0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22f0fffb0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22f0fffb0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2288.637 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 22f0fffb0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2288.637 ; gain = 0.000

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2288.637 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 283094457

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2288.637 ; gain = 0.000
Ending Placer Task | Checksum: 1c4256548

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2288.637 ; gain = 0.000
107 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2288.637 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file mic_dma_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2288.637 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file mic_dma_wrapper_utilization_placed.rpt -pb mic_dma_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file mic_dma_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2288.637 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2288.637 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.757 . Memory (MB): peak = 2288.637 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2288.637 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2288.637 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2288.637 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2288.637 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.821 . Memory (MB): peak = 2288.637 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/impl_1/mic_dma_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2288.637 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.00s |  WALL: 1.16s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2288.637 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.342 | TNS=-7.005 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b5886908

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.865 . Memory (MB): peak = 2288.637 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.342 | TNS=-7.005 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1b5886908

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.935 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.342 | TNS=-7.005 |
INFO: [Physopt 32-702] Processed net mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0. Critical path length was reduced through logic transformation on cell mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp.
INFO: [Physopt 32-735] Processed net mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.289 | TNS=-6.734 |
INFO: [Physopt 32-663] Processed net mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0.  Re-placed instance mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_comp
INFO: [Physopt 32-735] Processed net mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.895 | TNS=-4.764 |
INFO: [Physopt 32-702] Processed net mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mic_dma_i/clk_div2_0/inst/out_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mic_dma_i/clk_div2_0/inst/out_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.895 | TNS=-4.764 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2288.637 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 1b5886908

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.895 | TNS=-4.764 |
INFO: [Physopt 32-702] Processed net mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mic_dma_i/clk_div2_0/inst/out_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mic_dma_i/clk_wiz_0/inst/clk_out1_mic_dma_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mic_dma_i/clk_div2_0/inst/out_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.895 | TNS=-4.764 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2288.637 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 1b5886908

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2288.637 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2288.637 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.895 | TNS=-4.764 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.447  |          2.241  |            0  |              0  |                     2  |           0  |           2  |  00:00:01  |
|  Total          |          0.447  |          2.241  |            0  |              0  |                     2  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2288.637 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 16594da81

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2288.637 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
148 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2288.637 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.725 . Memory (MB): peak = 2288.637 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2288.637 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2288.637 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2288.637 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2288.637 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.825 . Memory (MB): peak = 2288.637 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/impl_1/mic_dma_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 77a24ea6 ConstDB: 0 ShapeSum: 67bc3d93 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: d29f4d8e | NumContArr: e3db67f6 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 33bccaabe

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 33bccaabe

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2288.637 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 33bccaabe

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2288.637 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 229b0742a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 2288.637 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.895 | TNS=-4.792 | WHS=-1.016 | THS=-171.541|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 2d6bf71c2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 2351.141 ; gain = 62.504

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8005
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8005
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22b817022

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2351.141 ; gain = 62.504

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 22b817022

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2351.141 ; gain = 62.504

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 20be7d6bb

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 2358.262 ; gain = 69.625
Phase 4 Initial Routing | Checksum: 20be7d6bb

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 2358.262 ; gain = 69.625
INFO: [Route 35-580] Design has 6 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+==============================+==============================+=================================================================================================================+
| Launch Setup Clock           | Launch Hold Clock            | Pin                                                                                                             |
+==============================+==============================+=================================================================================================================+
| clk_out1_mic_dma_clk_wiz_0_0 | clk_out1_mic_dma_clk_wiz_0_0 | mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/clk_pdm_d_reg/D            |
| clk_out1_mic_dma_clk_wiz_0_0 | clk_out1_mic_dma_clk_wiz_0_0 | mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[3]/CE |
| clk_out1_mic_dma_clk_wiz_0_0 | clk_out1_mic_dma_clk_wiz_0_0 | mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[0]/CE |
| clk_out1_mic_dma_clk_wiz_0_0 | clk_out1_mic_dma_clk_wiz_0_0 | mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[4]/CE |
| clk_out1_mic_dma_clk_wiz_0_0 | clk_out1_mic_dma_clk_wiz_0_0 | mic_dma_i/proc_sys_0/inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0/inst/FSM_onehot_state_reg[1]/CE |
+------------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 580
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.958 | TNS=-17.480| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2a4cd0572

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 2385.988 ; gain = 97.352

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.958 | TNS=-17.480| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2c817a20d

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 2385.988 ; gain = 97.352
Phase 5 Rip-up And Reroute | Checksum: 2c817a20d

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 2385.988 ; gain = 97.352

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 253ae50cd

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 2385.988 ; gain = 97.352
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.958 | TNS=-17.480| WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 253ae50cd

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 2385.988 ; gain = 97.352

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 253ae50cd

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 2385.988 ; gain = 97.352
Phase 6 Delay and Skew Optimization | Checksum: 253ae50cd

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 2385.988 ; gain = 97.352

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.958 | TNS=-17.480| WHS=0.019  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 27fb1e443

Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 2385.988 ; gain = 97.352
Phase 7 Post Hold Fix | Checksum: 27fb1e443

Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 2385.988 ; gain = 97.352

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.9941 %
  Global Horizontal Routing Utilization  = 3.38514 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 27fb1e443

Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 2385.988 ; gain = 97.352

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 27fb1e443

Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 2385.988 ; gain = 97.352

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 27b719e42

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 2385.988 ; gain = 97.352

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 27b719e42

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 2385.988 ; gain = 97.352

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.958 | TNS=-17.480| WHS=0.019  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 27b719e42

Time (s): cpu = 00:01:00 ; elapsed = 00:00:50 . Memory (MB): peak = 2385.988 ; gain = 97.352
Total Elapsed time in route_design: 49.499 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1511f8ec9

Time (s): cpu = 00:01:00 ; elapsed = 00:00:50 . Memory (MB): peak = 2385.988 ; gain = 97.352
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1511f8ec9

Time (s): cpu = 00:01:00 ; elapsed = 00:00:50 . Memory (MB): peak = 2385.988 ; gain = 97.352

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
164 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:51 . Memory (MB): peak = 2385.988 ; gain = 97.352
INFO: [Vivado 12-24828] Executing command : report_drc -file mic_dma_wrapper_drc_routed.rpt -pb mic_dma_wrapper_drc_routed.pb -rpx mic_dma_wrapper_drc_routed.rpx
Command: report_drc -file mic_dma_wrapper_drc_routed.rpt -pb mic_dma_wrapper_drc_routed.pb -rpx mic_dma_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/impl_1/mic_dma_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file mic_dma_wrapper_methodology_drc_routed.rpt -pb mic_dma_wrapper_methodology_drc_routed.pb -rpx mic_dma_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file mic_dma_wrapper_methodology_drc_routed.rpt -pb mic_dma_wrapper_methodology_drc_routed.pb -rpx mic_dma_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/impl_1/mic_dma_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2385.988 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file mic_dma_wrapper_timing_summary_routed.rpt -pb mic_dma_wrapper_timing_summary_routed.pb -rpx mic_dma_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file mic_dma_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file mic_dma_wrapper_route_status.rpt -pb mic_dma_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file mic_dma_wrapper_power_routed.rpt -pb mic_dma_wrapper_power_summary_routed.pb -rpx mic_dma_wrapper_power_routed.rpx
Command: report_power -file mic_dma_wrapper_power_routed.rpt -pb mic_dma_wrapper_power_summary_routed.pb -rpx mic_dma_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
181 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file mic_dma_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file mic_dma_wrapper_bus_skew_routed.rpt -pb mic_dma_wrapper_bus_skew_routed.pb -rpx mic_dma_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2385.988 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2385.988 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.793 . Memory (MB): peak = 2391.824 ; gain = 5.836
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.824 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 2391.824 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2391.824 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2391.824 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.963 . Memory (MB): peak = 2391.824 ; gain = 5.836
INFO: [Common 17-1381] The checkpoint 'C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/impl_1/mic_dma_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Jul 29 19:30:44 2025...
