<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-rc1-79-g70738bd
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-svn/2010-January/index.html" >
   <LINK REL="made" HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5Bopenocd-svn%5D%20Main%20OpenOCD%20repository%20branch%2C%20master%2C%0A%09updated.%20v0.4.0-rc1-79-g70738bd&In-Reply-To=%3CE1NTbdp-0004o3-Et%40sfp-scmshell-3.v30.ch3.sourceforge.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="002011.html">
   <LINK REL="Next"  HREF="002013.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-rc1-79-g70738bd</H1>
    <B>Spencer Oliver</B> 
    <A HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5Bopenocd-svn%5D%20Main%20OpenOCD%20repository%20branch%2C%20master%2C%0A%09updated.%20v0.4.0-rc1-79-g70738bd&In-Reply-To=%3CE1NTbdp-0004o3-Et%40sfp-scmshell-3.v30.ch3.sourceforge.com%3E"
       TITLE="[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-rc1-79-g70738bd">ntfreak at users.sourceforge.net
       </A><BR>
    <I>Sat Jan  9 14:46:07 CET 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="002011.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-rc1-78-gfc9a2d0
</A></li>
        <LI>Next message: <A HREF="002013.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-rc1-80-g1c5c57e
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2012">[ date ]</a>
              <a href="thread.html#2012">[ thread ]</a>
              <a href="subject.html#2012">[ subject ]</a>
              <a href="author.html#2012">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>This is an automated email from the git hooks/post-receive script. It was
generated because a ref change was pushed to the repository containing
the project &quot;Main OpenOCD repository&quot;.

The branch, master has been updated
       via  70738bd75dbc122e380ff3288542ac4e73700eed (commit)
      from  fc9a2d0e6f3270dc86f84749ad10dd79d97c8392 (commit)

Those revisions listed above that are new to this repository have
not appeared on any other notification email; so we list those
revisions in full, below.

- Log -----------------------------------------------------------------
commit 70738bd75dbc122e380ff3288542ac4e73700eed
Author: Spencer Oliver &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">ntfreak at users.sourceforge.net</A>&gt;
Date:   Fri Jan 8 22:35:08 2010 +0000

    MIPS: update arch_info access to match other targets
    
     - add target_to_mips32 and target_to_m4k to match test of codebase.
     - mips32_arch_state now shows if processer is running mips16e isa.
    
    Signed-off-by: Spencer Oliver &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">ntfreak at users.sourceforge.net</A>&gt;

diff --git a/src/target/mips32.c b/src/target/mips32.c
index 0f6f9b0..5bb4104 100644
--- a/src/target/mips32.c
+++ b/src/target/mips32.c
@@ -38,6 +38,11 @@ char* mips32_core_reg_list[] =
 	&quot;status&quot;, &quot;lo&quot;, &quot;hi&quot;, &quot;badvaddr&quot;, &quot;cause&quot;, &quot;pc&quot;
 };
 
+const char *mips_isa_strings[] =
+{
+	&quot;MIPS32&quot;, &quot;MIPS16e&quot;
+};
+
 struct mips32_core_reg mips32_core_reg_list_arch_info[MIPS32NUMCOREREGS] =
 {
 	{0, NULL, NULL},
@@ -103,7 +108,7 @@ int mips32_get_core_reg(struct reg *reg)
 	int retval;
 	struct mips32_core_reg *mips32_reg = reg-&gt;arch_info;
 	struct target *target = mips32_reg-&gt;target;
-	struct mips32_common *mips32_target = target-&gt;arch_info;
+	struct mips32_common *mips32_target = target_to_mips32(target);
 
 	if (target-&gt;state != TARGET_HALTED)
 	{
@@ -139,7 +144,7 @@ int mips32_read_core_reg(struct target *target, int num)
 	struct mips32_core_reg *mips_core_reg;
 
 	/* get pointers to arch-specific information */
-	struct mips32_common *mips32 = target-&gt;arch_info;
+	struct mips32_common *mips32 = target_to_mips32(target);
 
 	if ((num &lt; 0) || (num &gt;= MIPS32NUMCOREREGS))
 		return ERROR_INVALID_ARGUMENTS;
@@ -159,7 +164,7 @@ int mips32_write_core_reg(struct target *target, int num)
 	struct mips32_core_reg *mips_core_reg;
 
 	/* get pointers to arch-specific information */
-	struct mips32_common *mips32 = target-&gt;arch_info;
+	struct mips32_common *mips32 = target_to_mips32(target);
 
 	if ((num &lt; 0) || (num &gt;= MIPS32NUMCOREREGS))
 		return ERROR_INVALID_ARGUMENTS;
@@ -177,7 +182,7 @@ int mips32_write_core_reg(struct target *target, int num)
 int mips32_get_gdb_reg_list(struct target *target, struct reg **reg_list[], int *reg_list_size)
 {
 	/* get pointers to arch-specific information */
-	struct mips32_common *mips32 = target-&gt;arch_info;
+	struct mips32_common *mips32 = target_to_mips32(target);
 	int i;
 
 	/* include floating point registers */
@@ -203,7 +208,7 @@ int mips32_save_context(struct target *target)
 	int i;
 
 	/* get pointers to arch-specific information */
-	struct mips32_common *mips32 = target-&gt;arch_info;
+	struct mips32_common *mips32 = target_to_mips32(target);
 	struct mips_ejtag *ejtag_info = &amp;mips32-&gt;ejtag_info;
 
 	/* read core registers */
@@ -225,7 +230,7 @@ int mips32_restore_context(struct target *target)
 	int i;
 
 	/* get pointers to arch-specific information */
-	struct mips32_common *mips32 = target-&gt;arch_info;
+	struct mips32_common *mips32 = target_to_mips32(target);
 	struct mips_ejtag *ejtag_info = &amp;mips32-&gt;ejtag_info;
 
 	for (i = 0; i &lt; MIPS32NUMCOREREGS; i++)
@@ -244,15 +249,10 @@ int mips32_restore_context(struct target *target)
 
 int mips32_arch_state(struct target *target)
 {
-	struct mips32_common *mips32 = target-&gt;arch_info;
-
-	if (mips32-&gt;common_magic != MIPS32_COMMON_MAGIC)
-	{
-		LOG_ERROR(&quot;BUG: called for a non-MIPS32 target&quot;);
-		return ERROR_FAIL;
-	}
+	struct mips32_common *mips32 = target_to_mips32(target);
 
-	LOG_USER(&quot;target halted due to %s, pc: 0x%8.8&quot; PRIx32 &quot;&quot;,
+	LOG_USER(&quot;target halted in %s mode due to %s, pc: 0x%8.8&quot; PRIx32 &quot;&quot;,
+		mips_isa_strings[mips32-&gt;isa_mode],
 		debug_reason_name(target),
 		buf_get_u32(mips32-&gt;core_cache-&gt;reg_list[MIPS32_PC].value, 0, 32));
 
@@ -267,7 +267,7 @@ static const struct reg_arch_type mips32_reg_type = {
 struct reg_cache *mips32_build_reg_cache(struct target *target)
 {
 	/* get pointers to arch-specific information */
-	struct mips32_common *mips32 = target-&gt;arch_info;
+	struct mips32_common *mips32 = target_to_mips32(target);
 
 	int num_regs = MIPS32NUMCOREREGS;
 	struct reg_cache **cache_p = register_get_last_cache_p(&amp;target-&gt;reg_cache);
@@ -327,7 +327,7 @@ int mips32_run_algorithm(struct target *target, int num_mem_params, struct mem_p
 
 int mips32_examine(struct target *target)
 {
-	struct mips32_common *mips32 = target-&gt;arch_info;
+	struct mips32_common *mips32 = target_to_mips32(target);
 
 	if (!target_was_examined(target))
 	{
@@ -347,7 +347,7 @@ int mips32_examine(struct target *target)
 int mips32_configure_break_unit(struct target *target)
 {
 	/* get pointers to arch-specific information */
-	struct mips32_common *mips32 = target-&gt;arch_info;
+	struct mips32_common *mips32 = target_to_mips32(target);
 	int retval;
 	uint32_t dcr, bpinfo;
 	int i;
@@ -359,7 +359,7 @@ int mips32_configure_break_unit(struct target *target)
 	if ((retval = target_read_u32(target, EJTAG_DCR, &amp;dcr)) != ERROR_OK)
 		return retval;
 
-	if (dcr &amp; (1 &lt;&lt; 16))
+	if (dcr &amp; EJTAG_DCR_IB)
 	{
 		/* get number of inst breakpoints */
 		if ((retval = target_read_u32(target, EJTAG_IBS, &amp;bpinfo)) != ERROR_OK)
@@ -378,7 +378,7 @@ int mips32_configure_break_unit(struct target *target)
 			return retval;
 	}
 
-	if (dcr &amp; (1 &lt;&lt; 17))
+	if (dcr &amp; EJTAG_DCR_DB)
 	{
 		/* get number of data breakpoints */
 		if ((retval = target_read_u32(target, EJTAG_DBS, &amp;bpinfo)) != ERROR_OK)
@@ -416,19 +416,19 @@ int mips32_enable_interrupts(struct target *target, int enable)
 
 	if (enable)
 	{
-		if (!(dcr &amp; (1 &lt;&lt; 4)))
+		if (!(dcr &amp; EJTAG_DCR_INTE))
 		{
 			/* enable interrupts */
-			dcr |= (1 &lt;&lt; 4);
+			dcr |= EJTAG_DCR_INTE;
 			update = 1;
 		}
 	}
 	else
 	{
-		if (dcr &amp; (1 &lt;&lt; 4))
+		if (dcr &amp; EJTAG_DCR_INTE)
 		{
 			/* disable interrupts */
-			dcr &amp;= ~(1 &lt;&lt; 4);
+			dcr &amp;= ~EJTAG_DCR_INTE;
 			update = 1;
 		}
 	}
diff --git a/src/target/mips32.h b/src/target/mips32.h
index 4fe61bc..b731c68 100644
--- a/src/target/mips32.h
+++ b/src/target/mips32.h
@@ -26,7 +26,6 @@
 #include &quot;target.h&quot;
 #include &quot;mips32_pracc.h&quot;
 
-
 #define MIPS32_COMMON_MAGIC		0xB320B320
 
 /* offsets into mips32 core register cache */
@@ -36,10 +35,17 @@ enum
 	MIPS32NUMCOREREGS
 };
 
+enum mips32_isa_mode
+{
+	MIPS32_ISA_MIPS32 = 0,
+	MIPS32_ISA_MIPS16E = 1,
+};
+
+extern const char *mips_isa_strings[];
+
 struct mips32_comparator
 {
 	int used;
-	//int type;
 	uint32_t bp_value;
 	uint32_t reg_address;
 };
@@ -51,6 +57,7 @@ struct mips32_common
 	struct reg_cache *core_cache;
 	struct mips_ejtag ejtag_info;
 	uint32_t core_regs[MIPS32NUMCOREREGS];
+	enum mips32_isa_mode isa_mode;
 
 	int bp_scanned;
 	int num_inst_bpoints;
@@ -65,6 +72,12 @@ struct mips32_common
 	int (*write_core_reg)(struct target *target, int num);
 };
 
+static inline struct mips32_common *
+target_to_mips32(struct target *target)
+{
+	return target-&gt;arch_info;
+}
+
 struct mips32_core_reg
 {
 	uint32_t num;
diff --git a/src/target/mips32_pracc.c b/src/target/mips32_pracc.c
index 52d31bd..11d5a43 100644
--- a/src/target/mips32_pracc.c
+++ b/src/target/mips32_pracc.c
@@ -810,7 +810,7 @@ int mips32_pracc_write_regs(struct mips_ejtag *ejtag_info, uint32_t *regs)
 		MIPS32_LW(2,36*4,1),							/* lw $2,36*4($1) */
 		MIPS32_MTC0(2,13,0),							/* move $2 to cause*/
 		MIPS32_LW(2,37*4,1),							/* lw $2,37*4($1) */
-		MIPS32_MTC0(2,24,0),							/* move $2 to pc */
+		MIPS32_MTC0(2,24,0),							/* move $2 to depc (pc) */
 
 		MIPS32_LW(2,2*4,1),								/* lw $2,2*4($1) */
 		MIPS32_LW(1,0,15),								/* lw $1,($15) */
@@ -884,7 +884,7 @@ int mips32_pracc_read_regs(struct mips_ejtag *ejtag_info, uint32_t *regs)
 		MIPS32_SW(2,35*4,1),							/* sw $2,35*4($1) */
 		MIPS32_MFC0(2,13,0),							/* move cause to $2 */
 		MIPS32_SW(2,36*4,1),							/* sw $2,36*4($1) */
-		MIPS32_MFC0(2,24,0),							/* move pc to $2 */
+		MIPS32_MFC0(2,24,0),							/* move depc (pc) to $2 */
 		MIPS32_SW(2,37*4,1),							/* sw $2,37*4($1) */
 
 		MIPS32_LW(2,0,15),								/* lw $2,($15) */
diff --git a/src/target/mips_ejtag.c b/src/target/mips_ejtag.c
index 58bd392..336adb5 100644
--- a/src/target/mips_ejtag.c
+++ b/src/target/mips_ejtag.c
@@ -264,16 +264,15 @@ int mips_ejtag_init(struct mips_ejtag *ejtag_info)
 			break;
 	}
 	LOG_DEBUG(&quot;EJTAG: features:%s%s%s%s%s%s%s&quot;,
-		ejtag_info-&gt;impcode &amp; (1 &lt;&lt; 28) ? &quot; R3k&quot;:    &quot; R4k&quot;,
-		ejtag_info-&gt;impcode &amp; (1 &lt;&lt; 24) ? &quot; DINT&quot;:   &quot;&quot;,
-		ejtag_info-&gt;impcode &amp; (1 &lt;&lt; 22) ? &quot; ASID_8&quot;: &quot;&quot;,
-		ejtag_info-&gt;impcode &amp; (1 &lt;&lt; 21) ? &quot; ASID_6&quot;: &quot;&quot;,
-		ejtag_info-&gt;impcode &amp; (1 &lt;&lt; 16) ? &quot; MIPS16&quot;: &quot;&quot;,
-		ejtag_info-&gt;impcode &amp; (1 &lt;&lt; 14) ? &quot; noDMA&quot;:  &quot; DMA&quot;,
-		ejtag_info-&gt;impcode &amp; (1 &lt;&lt; 0)  ? &quot; MIPS64&quot;: &quot; MIPS32&quot;
-);
-
-	if ((ejtag_info-&gt;impcode &amp; (1 &lt;&lt; 14)) == 0)
+		ejtag_info-&gt;impcode &amp; EJTAG_IMP_R3K ? &quot; R3k&quot; : &quot; R4k&quot;,
+		ejtag_info-&gt;impcode &amp; EJTAG_IMP_DINT ? &quot; DINT&quot; : &quot;&quot;,
+		ejtag_info-&gt;impcode &amp; (1 &lt;&lt; 22) ? &quot; ASID_8&quot; : &quot;&quot;,
+		ejtag_info-&gt;impcode &amp; (1 &lt;&lt; 21) ? &quot; ASID_6&quot; : &quot;&quot;,
+		ejtag_info-&gt;impcode &amp; EJTAG_IMP_MIPS16 ? &quot; MIPS16&quot; : &quot;&quot;,
+		ejtag_info-&gt;impcode &amp; EJTAG_IMP_NODMA ? &quot; noDMA&quot; : &quot; DMA&quot;,
+		ejtag_info-&gt;impcode &amp; EJTAG_DCR_MIPS64  ? &quot; MIPS64&quot; : &quot; MIPS32&quot;);
+
+	if ((ejtag_info-&gt;impcode &amp; EJTAG_IMP_NODMA) == 0)
 		LOG_DEBUG(&quot;EJTAG: DMA Access Mode Support Enabled&quot;);
 
 	/* set initial state for ejtag control reg */
diff --git a/src/target/mips_ejtag.h b/src/target/mips_ejtag.h
index e9da39e..2f62f2b 100644
--- a/src/target/mips_ejtag.h
+++ b/src/target/mips_ejtag.h
@@ -40,7 +40,7 @@
 #define EJTAG_INST_TCBDATA		0x12
 #define EJTAG_INST_BYPASS		0xFF
 
-/* debug control register bits ECR */
+/* ejtag control register bits ECR */
 #define EJTAG_CTRL_TOF			(1 &lt;&lt; 1)
 #define EJTAG_CTRL_TIF			(1 &lt;&lt; 2)
 #define EJTAG_CTRL_BRKST		(1 &lt;&lt; 3)
@@ -87,11 +87,20 @@
 #define EJTAG_DEBUG_DBD			(1 &lt;&lt; 31)
 
 /* implementaion register bits */
+#define EJTAG_IMP_R3K			(1 &lt;&lt; 28)
+#define EJTAG_IMP_DINT			(1 &lt;&lt; 24)
 #define EJTAG_IMP_NODMA			(1 &lt;&lt; 14)
 #define EJTAG_IMP_MIPS16		(1 &lt;&lt; 16)
+#define EJTAG_DCR_MIPS64		(1 &lt;&lt; 0)
 
-/* breakpoint support */
+/* Debug Control Register DCR */
 #define EJTAG_DCR				0xFF300000
+#define EJTAG_DCR_ENM			(1 &lt;&lt; 29)
+#define EJTAG_DCR_DB			(1 &lt;&lt; 17)
+#define EJTAG_DCR_IB			(1 &lt;&lt; 16)
+#define EJTAG_DCR_INTE			(1 &lt;&lt; 4)
+
+/* breakpoint support */
 #define EJTAG_IBS				0xFF301000
 #define EJTAG_IBA1				0xFF301100
 #define EJTAG_DBS				0xFF302000
@@ -107,7 +116,6 @@ struct mips_ejtag
 	struct jtag_tap *tap;
 	uint32_t impcode;
 	uint32_t idcode;
-	/*int use_dma;*/
 	uint32_t ejtag_ctrl;
 };
 
diff --git a/src/target/mips_m4k.c b/src/target/mips_m4k.c
index f229690..1a65c50 100644
--- a/src/target/mips_m4k.c
+++ b/src/target/mips_m4k.c
@@ -107,12 +107,12 @@ int mips_m4k_examine_debug_reason(struct target *target)
 		}
 
 		/* get info about data breakpoint support */
-		if ((retval = target_read_u32(target, 0xFF302000, &amp;break_status)) != ERROR_OK)
+		if ((retval = target_read_u32(target, EJTAG_DBS, &amp;break_status)) != ERROR_OK)
 			return retval;
 		if (break_status &amp; 0x1f)
 		{
 			/* we have halted on a  breakpoint */
-			if ((retval = target_write_u32(target, 0xFF302000, 0)) != ERROR_OK)
+			if ((retval = target_write_u32(target, EJTAG_DBS, 0)) != ERROR_OK)
 				return retval;
 			target-&gt;debug_reason = DBG_REASON_WATCHPOINT;
 		}
@@ -123,14 +123,14 @@ int mips_m4k_examine_debug_reason(struct target *target)
 
 int mips_m4k_debug_entry(struct target *target)
 {
-	struct mips32_common *mips32 = target-&gt;arch_info;
+	struct mips32_common *mips32 = target_to_mips32(target);
 	struct mips_ejtag *ejtag_info = &amp;mips32-&gt;ejtag_info;
 	uint32_t debug_reg;
 
 	/* read debug register */
 	mips_ejtag_read_debug(ejtag_info, &amp;debug_reg);
 
-	/* make sure break uit configured */
+	/* make sure break unit configured */
 	mips32_configure_break_unit(target);
 
 	/* attempt to find halt reason */
@@ -145,9 +145,21 @@ int mips_m4k_debug_entry(struct target *target)
 
 	mips32_save_context(target);
 
+	/* default to mips32 isa, it will be changed below if required */
+	mips32-&gt;isa_mode = MIPS32_ISA_MIPS32;
+
+	if (ejtag_info-&gt;impcode &amp; EJTAG_IMP_MIPS16)
+	{
+		if (buf_get_u32(mips32-&gt;core_cache-&gt;reg_list[MIPS32_PC].value, 0, 32) &amp; 0x01)
+		{
+			/* core is running mips16e isa */
+			mips32-&gt;isa_mode = MIPS32_ISA_MIPS16E;
+		}
+	}
+
 	LOG_DEBUG(&quot;entered debug state at PC 0x%&quot; PRIx32 &quot;, target-&gt;state: %s&quot;,
-		*(uint32_t*)(mips32-&gt;core_cache-&gt;reg_list[MIPS32_PC].value),
-		  target_state_name(target));
+			buf_get_u32(mips32-&gt;core_cache-&gt;reg_list[MIPS32_PC].value, 0, 32),
+			target_state_name(target));
 
 	return ERROR_OK;
 }
@@ -155,7 +167,7 @@ int mips_m4k_debug_entry(struct target *target)
 int mips_m4k_poll(struct target *target)
 {
 	int retval;
-	struct mips32_common *mips32 = target-&gt;arch_info;
+	struct mips32_common *mips32 = target_to_mips32(target);
 	struct mips_ejtag *ejtag_info = &amp;mips32-&gt;ejtag_info;
 	uint32_t ejtag_ctrl = ejtag_info-&gt;ejtag_ctrl;
 
@@ -215,7 +227,7 @@ int mips_m4k_poll(struct target *target)
 
 int mips_m4k_halt(struct target *target)
 {
-	struct mips32_common *mips32 = target-&gt;arch_info;
+	struct mips32_common *mips32 = target_to_mips32(target);
 	struct mips_ejtag *ejtag_info = &amp;mips32-&gt;ejtag_info;
 
 	LOG_DEBUG(&quot;target-&gt;state: %s&quot;,
@@ -260,7 +272,7 @@ int mips_m4k_halt(struct target *target)
 
 int mips_m4k_assert_reset(struct target *target)
 {
-	struct mips32_common *mips32 = target-&gt;arch_info;
+	struct mips32_common *mips32 = target_to_mips32(target);
 	struct mips_ejtag *ejtag_info = &amp;mips32-&gt;ejtag_info;
 
 	LOG_DEBUG(&quot;target-&gt;state: %s&quot;,
@@ -339,7 +351,7 @@ int mips_m4k_soft_reset_halt(struct target *target)
 
 int mips_m4k_single_step_core(struct target *target)
 {
-	struct mips32_common *mips32 = target-&gt;arch_info;
+	struct mips32_common *mips32 = target_to_mips32(target);
 	struct mips_ejtag *ejtag_info = &amp;mips32-&gt;ejtag_info;
 
 	/* configure single step mode */
@@ -358,7 +370,7 @@ int mips_m4k_single_step_core(struct target *target)
 
 int mips_m4k_resume(struct target *target, int current, uint32_t address, int handle_breakpoints, int debug_execution)
 {
-	struct mips32_common *mips32 = target-&gt;arch_info;
+	struct mips32_common *mips32 = target_to_mips32(target);
 	struct mips_ejtag *ejtag_info = &amp;mips32-&gt;ejtag_info;
 	struct breakpoint *breakpoint = NULL;
 	uint32_t resume_pc;
@@ -430,7 +442,7 @@ int mips_m4k_resume(struct target *target, int current, uint32_t address, int ha
 int mips_m4k_step(struct target *target, int current, uint32_t address, int handle_breakpoints)
 {
 	/* get pointers to arch-specific information */
-	struct mips32_common *mips32 = target-&gt;arch_info;
+	struct mips32_common *mips32 = target_to_mips32(target);
 	struct mips_ejtag *ejtag_info = &amp;mips32-&gt;ejtag_info;
 	struct breakpoint *breakpoint = NULL;
 
@@ -494,7 +506,7 @@ void mips_m4k_enable_breakpoints(struct target *target)
 
 int mips_m4k_set_breakpoint(struct target *target, struct breakpoint *breakpoint)
 {
-	struct mips32_common *mips32 = target-&gt;arch_info;
+	struct mips32_common *mips32 = target_to_mips32(target);
 	struct mips32_comparator * comparator_list = mips32-&gt;inst_break_list;
 	int retval;
 
@@ -585,8 +597,8 @@ int mips_m4k_set_breakpoint(struct target *target, struct breakpoint *breakpoint
 int mips_m4k_unset_breakpoint(struct target *target, struct breakpoint *breakpoint)
 {
 	/* get pointers to arch-specific information */
-	struct mips32_common *mips32 = target-&gt;arch_info;
-	struct mips32_comparator * comparator_list = mips32-&gt;inst_break_list;
+	struct mips32_common *mips32 = target_to_mips32(target);
+	struct mips32_comparator *comparator_list = mips32-&gt;inst_break_list;
 	int retval;
 
 	if (!breakpoint-&gt;set)
@@ -659,7 +671,7 @@ int mips_m4k_unset_breakpoint(struct target *target, struct breakpoint *breakpoi
 
 int mips_m4k_add_breakpoint(struct target *target, struct breakpoint *breakpoint)
 {
-	struct mips32_common *mips32 = target-&gt;arch_info;
+	struct mips32_common *mips32 = target_to_mips32(target);
 
 	if (breakpoint-&gt;type == BKPT_HARD)
 	{
@@ -680,7 +692,7 @@ int mips_m4k_add_breakpoint(struct target *target, struct breakpoint *breakpoint
 int mips_m4k_remove_breakpoint(struct target *target, struct breakpoint *breakpoint)
 {
 	/* get pointers to arch-specific information */
-	struct mips32_common *mips32 = target-&gt;arch_info;
+	struct mips32_common *mips32 = target_to_mips32(target);
 
 	if (target-&gt;state != TARGET_HALTED)
 	{
@@ -701,8 +713,8 @@ int mips_m4k_remove_breakpoint(struct target *target, struct breakpoint *breakpo
 
 int mips_m4k_set_watchpoint(struct target *target, struct watchpoint *watchpoint)
 {
-	struct mips32_common *mips32 = target-&gt;arch_info;
-	struct mips32_comparator * comparator_list = mips32-&gt;data_break_list;
+	struct mips32_common *mips32 = target_to_mips32(target);
+	struct mips32_comparator *comparator_list = mips32-&gt;data_break_list;
 	int wp_num = 0;
 	/*
 	 * watchpoint enabled, ignore all byte lanes in value register
@@ -769,8 +781,8 @@ int mips_m4k_set_watchpoint(struct target *target, struct watchpoint *watchpoint
 int mips_m4k_unset_watchpoint(struct target *target, struct watchpoint *watchpoint)
 {
 	/* get pointers to arch-specific information */
-	struct mips32_common *mips32 = target-&gt;arch_info;
-	struct mips32_comparator * comparator_list = mips32-&gt;data_break_list;
+	struct mips32_common *mips32 = target_to_mips32(target);
+	struct mips32_comparator *comparator_list = mips32-&gt;data_break_list;
 
 	if (!watchpoint-&gt;set)
 	{
@@ -794,7 +806,7 @@ int mips_m4k_unset_watchpoint(struct target *target, struct watchpoint *watchpoi
 
 int mips_m4k_add_watchpoint(struct target *target, struct watchpoint *watchpoint)
 {
-	struct mips32_common *mips32 = target-&gt;arch_info;
+	struct mips32_common *mips32 = target_to_mips32(target);
 
 	if (mips32-&gt;num_data_bpoints_avail &lt; 1)
 	{
@@ -811,7 +823,7 @@ int mips_m4k_add_watchpoint(struct target *target, struct watchpoint *watchpoint
 int mips_m4k_remove_watchpoint(struct target *target, struct watchpoint *watchpoint)
 {
 	/* get pointers to arch-specific information */
-	struct mips32_common *mips32 = target-&gt;arch_info;
+	struct mips32_common *mips32 = target_to_mips32(target);
 
 	if (target-&gt;state != TARGET_HALTED)
 	{
@@ -844,7 +856,7 @@ void mips_m4k_enable_watchpoints(struct target *target)
 
 int mips_m4k_read_memory(struct target *target, uint32_t address, uint32_t size, uint32_t count, uint8_t *buffer)
 {
-	struct mips32_common *mips32 = target-&gt;arch_info;
+	struct mips32_common *mips32 = target_to_mips32(target);
 	struct mips_ejtag *ejtag_info = &amp;mips32-&gt;ejtag_info;
 
 	LOG_DEBUG(&quot;address: 0x%8.8&quot; PRIx32 &quot;, size: 0x%8.8&quot; PRIx32 &quot;, count: 0x%8.8&quot; PRIx32 &quot;&quot;, address, size, count);
@@ -876,7 +888,7 @@ int mips_m4k_read_memory(struct target *target, uint32_t address, uint32_t size,
 
 int mips_m4k_write_memory(struct target *target, uint32_t address, uint32_t size, uint32_t count, uint8_t *buffer)
 {
-	struct mips32_common *mips32 = target-&gt;arch_info;
+	struct mips32_common *mips32 = target_to_mips32(target);
 	struct mips_ejtag *ejtag_info = &amp;mips32-&gt;ejtag_info;
 
 	LOG_DEBUG(&quot;address: 0x%8.8&quot; PRIx32 &quot;, size: 0x%8.8&quot; PRIx32 &quot;, count: 0x%8.8&quot; PRIx32 &quot;&quot;, address, size, count);
@@ -923,7 +935,7 @@ int mips_m4k_init_arch_info(struct target *target, struct mips_m4k_common *mips_
 
 int mips_m4k_target_create(struct target *target, Jim_Interp *interp)
 {
-	struct mips_m4k_common *mips_m4k = calloc(1,sizeof(struct mips_m4k_common));
+	struct mips_m4k_common *mips_m4k = calloc(1, sizeof(struct mips_m4k_common));
 
 	mips_m4k_init_arch_info(target, mips_m4k, target-&gt;tap);
 
@@ -933,7 +945,7 @@ int mips_m4k_target_create(struct target *target, Jim_Interp *interp)
 int mips_m4k_examine(struct target *target)
 {
 	int retval;
-	struct mips32_common *mips32 = target-&gt;arch_info;
+	struct mips32_common *mips32 = target_to_mips32(target);
 	struct mips_ejtag *ejtag_info = &amp;mips32-&gt;ejtag_info;
 	uint32_t idcode = 0;
 
@@ -963,7 +975,7 @@ int mips_m4k_examine(struct target *target)
 
 int mips_m4k_bulk_write_memory(struct target *target, uint32_t address, uint32_t count, uint8_t *buffer)
 {
-	struct mips32_common *mips32 = target-&gt;arch_info;
+	struct mips32_common *mips32 = target_to_mips32(target);
 	struct mips_ejtag *ejtag_info = &amp;mips32-&gt;ejtag_info;
 	struct working_area *source;
 	int retval;
diff --git a/src/target/mips_m4k.h b/src/target/mips_m4k.h
index c5f9be2..4fe14a0 100644
--- a/src/target/mips_m4k.h
+++ b/src/target/mips_m4k.h
@@ -35,6 +35,13 @@ struct mips_m4k_common
 	struct mips32_common mips32_common;
 };
 
+static inline struct mips_m4k_common *
+target_to_m4k(struct target *target)
+{
+	return container_of(target-&gt;arch_info,
+			struct mips_m4k_common, mips32_common);
+}
+
 int mips_m4k_bulk_write_memory(struct target *target,
 		uint32_t address, uint32_t count, uint8_t *buffer);
 

-----------------------------------------------------------------------

Summary of changes:
 src/target/mips32.c       |   46 +++++++++++++++---------------
 src/target/mips32.h       |   17 ++++++++++-
 src/target/mips32_pracc.c |    4 +-
 src/target/mips_ejtag.c   |   19 ++++++------
 src/target/mips_ejtag.h   |   14 +++++++--
 src/target/mips_m4k.c     |   68 ++++++++++++++++++++++++++------------------
 src/target/mips_m4k.h     |    7 ++++
 7 files changed, 107 insertions(+), 68 deletions(-)


hooks/post-receive
-- 
Main OpenOCD repository

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="002011.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-rc1-78-gfc9a2d0
</A></li>
	<LI>Next message: <A HREF="002013.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-rc1-80-g1c5c57e
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2012">[ date ]</a>
              <a href="thread.html#2012">[ thread ]</a>
              <a href="subject.html#2012">[ subject ]</a>
              <a href="author.html#2012">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-svn">More information about the openocd-svn
mailing list</a><br>
</body></html>
