Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_processor_FPGA.ngc ...
WARNING:NetListWriters:298 - No output is written to top_processor_FPGA.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus operand_2_internal<13 : 0> on block
   top_processor_FPGA is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file top_processor_FPGA.edif ...
ngc2edif: Total memory usage is 4314528 kilobytes

