Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun May  8 20:49:26 2022
| Host         : DAYALAN1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_echo_top_timing_summary_routed.rpt -pb UART_echo_top_timing_summary_routed.pb -rpx UART_echo_top_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_echo_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.724        0.000                      0                  128        0.111        0.000                      0                  128        4.500        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        14.724        0.000                      0                  128        0.111        0.000                      0                  128        4.500        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       14.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.724ns  (required time - arrival time)
  Source:                 UART_Inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            UART_Inst/clk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.118ns (24.797%)  route 3.391ns (75.203%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.709     5.311    UART_Inst/clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  UART_Inst/clk_cnt_reg[3]/Q
                         net (fo=4, routed)           0.999     6.828    UART_Inst/clk_cnt_reg_n_0_[3]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.124     6.952 f  UART_Inst/clk_cnt[8]_i_4/O
                         net (fo=7, routed)           0.775     7.727    UART_Inst/clk_cnt[8]_i_4_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I1_O)        0.119     7.846 r  UART_Inst/FSM_sequential_tx_state[1]_i_2/O
                         net (fo=12, routed)          1.128     8.974    UART_Inst/FSM_sequential_tx_state[1]_i_2_n_0
    SLICE_X5Y100         LUT5 (Prop_lut5_I3_O)        0.357     9.331 r  UART_Inst/clk_cnt[9]_i_1/O
                         net (fo=5, routed)           0.489     9.820    UART_Inst/clk_cnt[9]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.588    25.010    UART_Inst/clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[1]/C
                         clock pessimism              0.301    25.311    
                         clock uncertainty           -0.035    25.276    
    SLICE_X6Y101         FDRE (Setup_fdre_C_R)       -0.732    24.544    UART_Inst/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.544    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                 14.724    

Slack (MET) :             14.724ns  (required time - arrival time)
  Source:                 UART_Inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            UART_Inst/clk_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.118ns (24.797%)  route 3.391ns (75.203%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.709     5.311    UART_Inst/clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  UART_Inst/clk_cnt_reg[3]/Q
                         net (fo=4, routed)           0.999     6.828    UART_Inst/clk_cnt_reg_n_0_[3]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.124     6.952 f  UART_Inst/clk_cnt[8]_i_4/O
                         net (fo=7, routed)           0.775     7.727    UART_Inst/clk_cnt[8]_i_4_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I1_O)        0.119     7.846 r  UART_Inst/FSM_sequential_tx_state[1]_i_2/O
                         net (fo=12, routed)          1.128     8.974    UART_Inst/FSM_sequential_tx_state[1]_i_2_n_0
    SLICE_X5Y100         LUT5 (Prop_lut5_I3_O)        0.357     9.331 r  UART_Inst/clk_cnt[9]_i_1/O
                         net (fo=5, routed)           0.489     9.820    UART_Inst/clk_cnt[9]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.588    25.010    UART_Inst/clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[2]/C
                         clock pessimism              0.301    25.311    
                         clock uncertainty           -0.035    25.276    
    SLICE_X6Y101         FDRE (Setup_fdre_C_R)       -0.732    24.544    UART_Inst/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.544    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                 14.724    

Slack (MET) :             14.724ns  (required time - arrival time)
  Source:                 UART_Inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            UART_Inst/clk_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.118ns (24.797%)  route 3.391ns (75.203%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.709     5.311    UART_Inst/clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  UART_Inst/clk_cnt_reg[3]/Q
                         net (fo=4, routed)           0.999     6.828    UART_Inst/clk_cnt_reg_n_0_[3]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.124     6.952 f  UART_Inst/clk_cnt[8]_i_4/O
                         net (fo=7, routed)           0.775     7.727    UART_Inst/clk_cnt[8]_i_4_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I1_O)        0.119     7.846 r  UART_Inst/FSM_sequential_tx_state[1]_i_2/O
                         net (fo=12, routed)          1.128     8.974    UART_Inst/FSM_sequential_tx_state[1]_i_2_n_0
    SLICE_X5Y100         LUT5 (Prop_lut5_I3_O)        0.357     9.331 r  UART_Inst/clk_cnt[9]_i_1/O
                         net (fo=5, routed)           0.489     9.820    UART_Inst/clk_cnt[9]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.588    25.010    UART_Inst/clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[3]/C
                         clock pessimism              0.301    25.311    
                         clock uncertainty           -0.035    25.276    
    SLICE_X6Y101         FDRE (Setup_fdre_C_R)       -0.732    24.544    UART_Inst/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         24.544    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                 14.724    

Slack (MET) :             14.873ns  (required time - arrival time)
  Source:                 UART_Inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            UART_Inst/clk_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 1.118ns (25.237%)  route 3.312ns (74.763%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.709     5.311    UART_Inst/clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  UART_Inst/clk_cnt_reg[3]/Q
                         net (fo=4, routed)           0.999     6.828    UART_Inst/clk_cnt_reg_n_0_[3]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.124     6.952 f  UART_Inst/clk_cnt[8]_i_4/O
                         net (fo=7, routed)           0.775     7.727    UART_Inst/clk_cnt[8]_i_4_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I1_O)        0.119     7.846 r  UART_Inst/FSM_sequential_tx_state[1]_i_2/O
                         net (fo=12, routed)          1.128     8.974    UART_Inst/FSM_sequential_tx_state[1]_i_2_n_0
    SLICE_X5Y100         LUT5 (Prop_lut5_I3_O)        0.357     9.331 r  UART_Inst/clk_cnt[9]_i_1/O
                         net (fo=5, routed)           0.410     9.741    UART_Inst/clk_cnt[9]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  UART_Inst/clk_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.588    25.010    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  UART_Inst/clk_cnt_reg[6]/C
                         clock pessimism              0.276    25.286    
                         clock uncertainty           -0.035    25.251    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.637    24.614    UART_Inst/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         24.614    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                 14.873    

Slack (MET) :             14.873ns  (required time - arrival time)
  Source:                 UART_Inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            UART_Inst/clk_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 1.118ns (25.237%)  route 3.312ns (74.763%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.709     5.311    UART_Inst/clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  UART_Inst/clk_cnt_reg[3]/Q
                         net (fo=4, routed)           0.999     6.828    UART_Inst/clk_cnt_reg_n_0_[3]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.124     6.952 f  UART_Inst/clk_cnt[8]_i_4/O
                         net (fo=7, routed)           0.775     7.727    UART_Inst/clk_cnt[8]_i_4_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I1_O)        0.119     7.846 r  UART_Inst/FSM_sequential_tx_state[1]_i_2/O
                         net (fo=12, routed)          1.128     8.974    UART_Inst/FSM_sequential_tx_state[1]_i_2_n_0
    SLICE_X5Y100         LUT5 (Prop_lut5_I3_O)        0.357     9.331 r  UART_Inst/clk_cnt[9]_i_1/O
                         net (fo=5, routed)           0.410     9.741    UART_Inst/clk_cnt[9]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  UART_Inst/clk_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.588    25.010    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  UART_Inst/clk_cnt_reg[9]/C
                         clock pessimism              0.276    25.286    
                         clock uncertainty           -0.035    25.251    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.637    24.614    UART_Inst/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         24.614    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                 14.873    

Slack (MET) :             15.183ns  (required time - arrival time)
  Source:                 UART_Inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            UART_Inst/opTx_reg/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.121ns (25.810%)  route 3.222ns (74.190%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.709     5.311    UART_Inst/clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  UART_Inst/clk_cnt_reg[3]/Q
                         net (fo=4, routed)           0.999     6.828    UART_Inst/clk_cnt_reg_n_0_[3]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.124     6.952 f  UART_Inst/clk_cnt[8]_i_4/O
                         net (fo=7, routed)           0.775     7.727    UART_Inst/clk_cnt[8]_i_4_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I1_O)        0.119     7.846 r  UART_Inst/FSM_sequential_tx_state[1]_i_2/O
                         net (fo=12, routed)          0.921     8.767    UART_Inst/FSM_sequential_tx_state[1]_i_2_n_0
    SLICE_X5Y99          LUT4 (Prop_lut4_I3_O)        0.360     9.127 r  UART_Inst/opTx_i_1/O
                         net (fo=1, routed)           0.528     9.655    UART_Inst/opTx_i_1_n_0
    SLICE_X5Y101         FDSE                                         r  UART_Inst/opTx_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.588    25.010    UART_Inst/clk_IBUF_BUFG
    SLICE_X5Y101         FDSE                                         r  UART_Inst/opTx_reg/C
                         clock pessimism              0.276    25.286    
                         clock uncertainty           -0.035    25.251    
    SLICE_X5Y101         FDSE (Setup_fdse_C_CE)      -0.413    24.838    UART_Inst/opTx_reg
  -------------------------------------------------------------------
                         required time                         24.838    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                 15.183    

Slack (MET) :             15.307ns  (required time - arrival time)
  Source:                 UART_Inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            UART_Inst/clk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.093ns (24.687%)  route 3.334ns (75.313%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.709     5.311    UART_Inst/clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  UART_Inst/clk_cnt_reg[3]/Q
                         net (fo=4, routed)           0.999     6.828    UART_Inst/clk_cnt_reg_n_0_[3]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.124     6.952 r  UART_Inst/clk_cnt[8]_i_4/O
                         net (fo=7, routed)           0.775     7.727    UART_Inst/clk_cnt[8]_i_4_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I1_O)        0.119     7.846 f  UART_Inst/FSM_sequential_tx_state[1]_i_2/O
                         net (fo=12, routed)          0.921     8.767    UART_Inst/FSM_sequential_tx_state[1]_i_2_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.332     9.099 r  UART_Inst/clk_cnt[8]_i_1/O
                         net (fo=10, routed)          0.640     9.739    UART_Inst/clk_cnt[8]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.588    25.010    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[0]/C
                         clock pessimism              0.276    25.286    
                         clock uncertainty           -0.035    25.251    
    SLICE_X4Y101         FDRE (Setup_fdre_C_CE)      -0.205    25.046    UART_Inst/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.046    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                 15.307    

Slack (MET) :             15.307ns  (required time - arrival time)
  Source:                 UART_Inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            UART_Inst/clk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.093ns (24.687%)  route 3.334ns (75.313%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.709     5.311    UART_Inst/clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  UART_Inst/clk_cnt_reg[3]/Q
                         net (fo=4, routed)           0.999     6.828    UART_Inst/clk_cnt_reg_n_0_[3]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.124     6.952 r  UART_Inst/clk_cnt[8]_i_4/O
                         net (fo=7, routed)           0.775     7.727    UART_Inst/clk_cnt[8]_i_4_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I1_O)        0.119     7.846 f  UART_Inst/FSM_sequential_tx_state[1]_i_2/O
                         net (fo=12, routed)          0.921     8.767    UART_Inst/FSM_sequential_tx_state[1]_i_2_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.332     9.099 r  UART_Inst/clk_cnt[8]_i_1/O
                         net (fo=10, routed)          0.640     9.739    UART_Inst/clk_cnt[8]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.588    25.010    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[4]/C
                         clock pessimism              0.276    25.286    
                         clock uncertainty           -0.035    25.251    
    SLICE_X4Y101         FDRE (Setup_fdre_C_CE)      -0.205    25.046    UART_Inst/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         25.046    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                 15.307    

Slack (MET) :             15.307ns  (required time - arrival time)
  Source:                 UART_Inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            UART_Inst/clk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.093ns (24.687%)  route 3.334ns (75.313%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.709     5.311    UART_Inst/clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  UART_Inst/clk_cnt_reg[3]/Q
                         net (fo=4, routed)           0.999     6.828    UART_Inst/clk_cnt_reg_n_0_[3]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.124     6.952 r  UART_Inst/clk_cnt[8]_i_4/O
                         net (fo=7, routed)           0.775     7.727    UART_Inst/clk_cnt[8]_i_4_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I1_O)        0.119     7.846 f  UART_Inst/FSM_sequential_tx_state[1]_i_2/O
                         net (fo=12, routed)          0.921     8.767    UART_Inst/FSM_sequential_tx_state[1]_i_2_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.332     9.099 r  UART_Inst/clk_cnt[8]_i_1/O
                         net (fo=10, routed)          0.640     9.739    UART_Inst/clk_cnt[8]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.588    25.010    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[5]/C
                         clock pessimism              0.276    25.286    
                         clock uncertainty           -0.035    25.251    
    SLICE_X4Y101         FDRE (Setup_fdre_C_CE)      -0.205    25.046    UART_Inst/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         25.046    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                 15.307    

Slack (MET) :             15.318ns  (required time - arrival time)
  Source:                 UART_Inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            UART_Inst/clk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 1.093ns (24.408%)  route 3.385ns (75.592%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.709     5.311    UART_Inst/clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  UART_Inst/clk_cnt_reg[3]/Q
                         net (fo=4, routed)           0.999     6.828    UART_Inst/clk_cnt_reg_n_0_[3]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.124     6.952 r  UART_Inst/clk_cnt[8]_i_4/O
                         net (fo=7, routed)           0.775     7.727    UART_Inst/clk_cnt[8]_i_4_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I1_O)        0.119     7.846 f  UART_Inst/FSM_sequential_tx_state[1]_i_2/O
                         net (fo=12, routed)          0.921     8.767    UART_Inst/FSM_sequential_tx_state[1]_i_2_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.332     9.099 r  UART_Inst/clk_cnt[8]_i_1/O
                         net (fo=10, routed)          0.690     9.789    UART_Inst/clk_cnt[8]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.588    25.010    UART_Inst/clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[1]/C
                         clock pessimism              0.301    25.311    
                         clock uncertainty           -0.035    25.276    
    SLICE_X6Y101         FDRE (Setup_fdre_C_CE)      -0.169    25.107    UART_Inst/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.107    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                 15.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 UART_TxSend_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            UART_Inst/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.664%)  route 0.321ns (63.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  UART_TxSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  UART_TxSend_reg/Q
                         net (fo=12, routed)          0.321     1.981    UART_Inst/FSM_sequential_tx_state_reg[0]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I3_O)        0.045     2.026 r  UART_Inst/txData[6]_i_1/O
                         net (fo=1, routed)           0.000     2.026    UART_Inst/txData[6]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  UART_Inst/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.875     2.040    UART_Inst/clk_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  UART_Inst/txData_reg[6]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.120     1.914    UART_Inst/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 UART_Inst/txData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            UART_Inst/opTx_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.090%)  route 0.118ns (38.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.599     1.518    UART_Inst/clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  UART_Inst/txData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  UART_Inst/txData_reg[0]/Q
                         net (fo=2, routed)           0.118     1.778    UART_Inst/txData_reg_n_0_[0]
    SLICE_X5Y101         LUT5 (Prop_lut5_I1_O)        0.045     1.823 r  UART_Inst/opTx_i_2/O
                         net (fo=1, routed)           0.000     1.823    UART_Inst/opTx_i_2_n_0
    SLICE_X5Y101         FDSE                                         r  UART_Inst/opTx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.868     2.034    UART_Inst/clk_IBUF_BUFG
    SLICE_X5Y101         FDSE                                         r  UART_Inst/opTx_reg/C
                         clock pessimism             -0.479     1.554    
    SLICE_X5Y101         FDSE (Hold_fdse_C_D)         0.092     1.646    UART_Inst/opTx_reg
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 UART_Inst/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            UART_Inst/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.048%)  route 0.377ns (66.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.598     1.517    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  UART_Inst/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  UART_Inst/clk_cnt_reg[6]/Q
                         net (fo=7, routed)           0.377     2.035    UART_Inst/clk_cnt_reg_n_0_[6]
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.045     2.080 r  UART_Inst/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.080    UART_Inst/clk_cnt[7]
    SLICE_X4Y99          FDRE                                         r  UART_Inst/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.875     2.040    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  UART_Inst/clk_cnt_reg[7]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092     1.886    UART_Inst/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 UART_Inst/opRxData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            LED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.599     1.518    UART_Inst/clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  UART_Inst/opRxData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  UART_Inst/opRxData_reg[0]/Q
                         net (fo=1, routed)           0.112     1.794    UART_Inst_n_8
    SLICE_X2Y102         FDRE                                         r  LED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  LED_reg[0]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.059     1.593    LED_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 UART_Inst/opRxData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            LED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.599     1.518    UART_Inst/clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  UART_Inst/opRxData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  UART_Inst/opRxData_reg[2]/Q
                         net (fo=2, routed)           0.124     1.807    p_0_in[1]
    SLICE_X2Y102         FDRE                                         r  LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  LED_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.063     1.597    LED_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 UART_Inst/clk_cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            UART_Inst/clk_cnt2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.760%)  route 0.154ns (45.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.598     1.517    UART_Inst/clk_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  UART_Inst/clk_cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  UART_Inst/clk_cnt2_reg[3]/Q
                         net (fo=7, routed)           0.154     1.812    UART_Inst/clk_cnt2_reg_n_0_[3]
    SLICE_X5Y106         LUT6 (Prop_lut6_I4_O)        0.045     1.857 r  UART_Inst/clk_cnt2[5]_i_1/O
                         net (fo=1, routed)           0.000     1.857    UART_Inst/clk_cnt2[5]
    SLICE_X5Y106         FDRE                                         r  UART_Inst/clk_cnt2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.867     2.033    UART_Inst/clk_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  UART_Inst/clk_cnt2_reg[5]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.091     1.644    UART_Inst/clk_cnt2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 UART_Inst/opRxData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            LED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.599     1.518    UART_Inst/clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  UART_Inst/opRxData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  UART_Inst/opRxData_reg[1]/Q
                         net (fo=2, routed)           0.123     1.805    p_0_in[0]
    SLICE_X2Y102         FDRE                                         r  LED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  LED_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.052     1.586    LED_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 UART_Inst/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            UART_Inst/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.926%)  route 0.179ns (49.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.598     1.517    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  UART_Inst/clk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.179     1.838    UART_Inst/clk_cnt_reg_n_0_[0]
    SLICE_X6Y101         LUT2 (Prop_lut2_I1_O)        0.045     1.883 r  UART_Inst/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.883    UART_Inst/clk_cnt[1]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.868     2.034    UART_Inst/clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[1]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.120     1.653    UART_Inst/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 UART_Inst/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            UART_Inst/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.254ns (42.139%)  route 0.349ns (57.861%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.598     1.517    UART_Inst/clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  UART_Inst/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  UART_Inst/clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.126     1.808    UART_Inst/clk_cnt_reg_n_0_[1]
    SLICE_X5Y101         LUT6 (Prop_lut6_I5_O)        0.045     1.853 r  UART_Inst/clk_cnt[8]_i_4/O
                         net (fo=7, routed)           0.222     2.075    UART_Inst/clk_cnt[8]_i_4_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045     2.120 r  UART_Inst/clk_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     2.120    UART_Inst/clk_cnt[8]
    SLICE_X4Y99          FDRE                                         r  UART_Inst/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.875     2.040    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  UART_Inst/clk_cnt_reg[8]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.091     1.885    UART_Inst/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 UART_Inst/txData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            UART_Inst/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.598     1.517    UART_Inst/clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  UART_Inst/txData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  UART_Inst/txData_reg[3]/Q
                         net (fo=1, routed)           0.176     1.835    UART_Inst/txData_reg_n_0_[3]
    SLICE_X5Y100         FDRE                                         r  UART_Inst/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.868     2.034    UART_Inst/clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  UART_Inst/txData_reg[2]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.076     1.593    UART_Inst/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y102    LED_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y102    LED_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y102    LED_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y100    LED_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y100    LED_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y100    LED_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y100    LED_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y100    LED_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y100    UART_TxSend_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y102    LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y102    LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y102    LED_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y102    LED_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y102    LED_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y102    LED_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y100    LED_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y100    LED_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y100    LED_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y100    LED_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    LED_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    LED_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    LED_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    LED_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    LED_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    LED_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y100    LED_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y100    LED_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y100    LED_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y100    LED_reg[4]/C



