\doxysection{TIM Output Compare and PWM Modes}
\label{group___t_i_m___output___compare__and___p_w_m__modes}\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+TIMING}~0x00000000U
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+ACTIVE}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+INACTIVE}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+TOGGLE}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0})
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+PWM1}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1})
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+PWM2}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0})
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+FORCED\+\_\+\+ACTIVE}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0})
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+FORCED\+\_\+\+INACTIVE}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+RETRIGERRABLE\+\_\+\+OPM1}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3}
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+RETRIGERRABLE\+\_\+\+OPM2}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0})
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+COMBINED\+\_\+\+PWM1}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2})
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+COMBINED\+\_\+\+PWM2}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2})
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+ASSYMETRIC\+\_\+\+PWM1}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2})
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+ASSYMETRIC\+\_\+\+PWM2}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1M}
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+PULSE\+\_\+\+ON\+\_\+\+COMPARE}~(\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+3} $\vert$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1})
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+DIRECTION\+\_\+\+OUTPUT}~(\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+3} $\vert$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1} $\vert$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+0})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___t_i_m___output___compare__and___p_w_m__modes_ga111d1023e3ac6ef5544775c3863b4b12}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_ACTIVE@{TIM\_OCMODE\_ACTIVE}}
\index{TIM\_OCMODE\_ACTIVE@{TIM\_OCMODE\_ACTIVE}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{TIM\_OCMODE\_ACTIVE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+ACTIVE~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}}

Set channel to active level on match ~\newline
 

Definition at line \textbf{ 1065} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{group___t_i_m___output___compare__and___p_w_m__modes_ga4ac5cec9a2a20452a800daf0268e4549}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_ASSYMETRIC\_PWM1@{TIM\_OCMODE\_ASSYMETRIC\_PWM1}}
\index{TIM\_OCMODE\_ASSYMETRIC\_PWM1@{TIM\_OCMODE\_ASSYMETRIC\_PWM1}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{TIM\_OCMODE\_ASSYMETRIC\_PWM1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+ASSYMETRIC\+\_\+\+PWM1~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2})}

Asymmetric PWM mode 1 ~\newline
 

Definition at line \textbf{ 1076} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{group___t_i_m___output___compare__and___p_w_m__modes_gaca5fb8f08451b9fff093bd79da4e574b}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_ASSYMETRIC\_PWM2@{TIM\_OCMODE\_ASSYMETRIC\_PWM2}}
\index{TIM\_OCMODE\_ASSYMETRIC\_PWM2@{TIM\_OCMODE\_ASSYMETRIC\_PWM2}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{TIM\_OCMODE\_ASSYMETRIC\_PWM2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+ASSYMETRIC\+\_\+\+PWM2~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1M}}

Asymmetric PWM mode 2 ~\newline
 

Definition at line \textbf{ 1077} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{group___t_i_m___output___compare__and___p_w_m__modes_gaa13e0cb2370d61cfee1241498733b38b}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_COMBINED\_PWM1@{TIM\_OCMODE\_COMBINED\_PWM1}}
\index{TIM\_OCMODE\_COMBINED\_PWM1@{TIM\_OCMODE\_COMBINED\_PWM1}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{TIM\_OCMODE\_COMBINED\_PWM1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+COMBINED\+\_\+\+PWM1~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2})}

Combined PWM mode 1 ~\newline
 

Definition at line \textbf{ 1074} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{group___t_i_m___output___compare__and___p_w_m__modes_gaf983419ff3d5bc0ca8d122bb8f321eff}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_COMBINED\_PWM2@{TIM\_OCMODE\_COMBINED\_PWM2}}
\index{TIM\_OCMODE\_COMBINED\_PWM2@{TIM\_OCMODE\_COMBINED\_PWM2}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{TIM\_OCMODE\_COMBINED\_PWM2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+COMBINED\+\_\+\+PWM2~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2})}

Combined PWM mode 2 ~\newline
 

Definition at line \textbf{ 1075} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{group___t_i_m___output___compare__and___p_w_m__modes_ga61d44917f745204082f797836636b565}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_DIRECTION\_OUTPUT@{TIM\_OCMODE\_DIRECTION\_OUTPUT}}
\index{TIM\_OCMODE\_DIRECTION\_OUTPUT@{TIM\_OCMODE\_DIRECTION\_OUTPUT}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{TIM\_OCMODE\_DIRECTION\_OUTPUT}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+DIRECTION\+\_\+\+OUTPUT~(\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+3} $\vert$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1} $\vert$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+0})}

Direction output (CH3\&CH4 only) ~\newline
 

Definition at line \textbf{ 1079} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{group___t_i_m___output___compare__and___p_w_m__modes_ga0a78cecaf884a89963e2a8e6af7e6128}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_FORCED\_ACTIVE@{TIM\_OCMODE\_FORCED\_ACTIVE}}
\index{TIM\_OCMODE\_FORCED\_ACTIVE@{TIM\_OCMODE\_FORCED\_ACTIVE}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{TIM\_OCMODE\_FORCED\_ACTIVE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+FORCED\+\_\+\+ACTIVE~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0})}

Force active level ~\newline
 

Definition at line \textbf{ 1070} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{group___t_i_m___output___compare__and___p_w_m__modes_ga4572f724ce30ce45557f1dc5141afb3e}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_FORCED\_INACTIVE@{TIM\_OCMODE\_FORCED\_INACTIVE}}
\index{TIM\_OCMODE\_FORCED\_INACTIVE@{TIM\_OCMODE\_FORCED\_INACTIVE}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{TIM\_OCMODE\_FORCED\_INACTIVE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+FORCED\+\_\+\+INACTIVE~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}}

Force inactive level ~\newline
 

Definition at line \textbf{ 1071} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{group___t_i_m___output___compare__and___p_w_m__modes_ga890fbb44fd16f2bce962983352d23f53}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_INACTIVE@{TIM\_OCMODE\_INACTIVE}}
\index{TIM\_OCMODE\_INACTIVE@{TIM\_OCMODE\_INACTIVE}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{TIM\_OCMODE\_INACTIVE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+INACTIVE~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}}

Set channel to inactive level on match 

Definition at line \textbf{ 1066} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{group___t_i_m___output___compare__and___p_w_m__modes_ga8d3fa8a278aa80490b67c28de1e538af}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_PULSE\_ON\_COMPARE@{TIM\_OCMODE\_PULSE\_ON\_COMPARE}}
\index{TIM\_OCMODE\_PULSE\_ON\_COMPARE@{TIM\_OCMODE\_PULSE\_ON\_COMPARE}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{TIM\_OCMODE\_PULSE\_ON\_COMPARE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+PULSE\+\_\+\+ON\+\_\+\+COMPARE~(\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+3} $\vert$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1})}

Pulse on compare (CH3\&CH4 only) ~\newline
 

Definition at line \textbf{ 1078} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{group___t_i_m___output___compare__and___p_w_m__modes_ga766271da571888dfecd9130c3887e9c6}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_PWM1@{TIM\_OCMODE\_PWM1}}
\index{TIM\_OCMODE\_PWM1@{TIM\_OCMODE\_PWM1}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{TIM\_OCMODE\_PWM1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+PWM1~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1})}

PWM mode 1 ~\newline
 

Definition at line \textbf{ 1068} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{group___t_i_m___output___compare__and___p_w_m__modes_ga88ce4251743c2c07e19fdd5a0a310580}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_PWM2@{TIM\_OCMODE\_PWM2}}
\index{TIM\_OCMODE\_PWM2@{TIM\_OCMODE\_PWM2}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{TIM\_OCMODE\_PWM2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+PWM2~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0})}

PWM mode 2 ~\newline
 

Definition at line \textbf{ 1069} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{group___t_i_m___output___compare__and___p_w_m__modes_ga53168a4498dcb4956d9f84419a20841c}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_RETRIGERRABLE\_OPM1@{TIM\_OCMODE\_RETRIGERRABLE\_OPM1}}
\index{TIM\_OCMODE\_RETRIGERRABLE\_OPM1@{TIM\_OCMODE\_RETRIGERRABLE\_OPM1}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{TIM\_OCMODE\_RETRIGERRABLE\_OPM1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+RETRIGERRABLE\+\_\+\+OPM1~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3}}

Retrigerrable OPM mode 1 ~\newline
 

Definition at line \textbf{ 1072} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{group___t_i_m___output___compare__and___p_w_m__modes_ga83f39ecc55403f37e930e6f14cb6cc76}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_RETRIGERRABLE\_OPM2@{TIM\_OCMODE\_RETRIGERRABLE\_OPM2}}
\index{TIM\_OCMODE\_RETRIGERRABLE\_OPM2@{TIM\_OCMODE\_RETRIGERRABLE\_OPM2}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{TIM\_OCMODE\_RETRIGERRABLE\_OPM2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+RETRIGERRABLE\+\_\+\+OPM2~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0})}

Retrigerrable OPM mode 2 ~\newline
 

Definition at line \textbf{ 1073} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{group___t_i_m___output___compare__and___p_w_m__modes_gafae6b98b4b854fbfffd9a5ebc59c8f61}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_TIMING@{TIM\_OCMODE\_TIMING}}
\index{TIM\_OCMODE\_TIMING@{TIM\_OCMODE\_TIMING}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{TIM\_OCMODE\_TIMING}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+TIMING~0x00000000U}

Frozen ~\newline
 

Definition at line \textbf{ 1064} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{group___t_i_m___output___compare__and___p_w_m__modes_ga368f80fad76018e2bf76084522e47536}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_TOGGLE@{TIM\_OCMODE\_TOGGLE}}
\index{TIM\_OCMODE\_TOGGLE@{TIM\_OCMODE\_TOGGLE}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{TIM\_OCMODE\_TOGGLE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+TOGGLE~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0})}

Toggle ~\newline
 

Definition at line \textbf{ 1067} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

