#include "timer.h"

/* -------------------------------------------------------------------------- */
/*                                  Variables                                 */
/* -------------------------------------------------------------------------- */
#define TIM_CLK                 240000000UL
#define PSC_1US                 (TIM_CLK / 1000000UL)
#define DELAY_CPU_OVERHEAD_NS   550

static TIMER_ERROR error = TIMER_ERROR_NO_ERRORS;
static volatile uint8_t delay_flag = 0;

/* -------------------------------------------------------------------------- */
/*                                Declarations                                */
/* -------------------------------------------------------------------------- */
static void calculate_tim_freq_settings_16bit(uint32_t freq, uint16_t *PSC, uint16_t *ARR);
static void calculate_tim_freq_settings_32bit(uint32_t freq, uint16_t *PSC, uint32_t *ARR);
static inline uint32_t ns_to_ticks(uint32_t ns);
static void tim1_adc1_init(void);
static void tim2_delay_init(void);
static void tim4_dac1_init(void);
static void tim8_pwm_init(void);

/* -------------------------------------------------------------------------- */
/*                              Public Functions                              */
/* -------------------------------------------------------------------------- */
void SensEdu_TIMER_DelayInit(void) {
    tim2_delay_init();
}

void SensEdu_TIMER_Delay_us(uint32_t delay_us) {
    if (delay_us <= 1000U) {
        SensEdu_TIMER_Delay_ns(delay_us*1000);
        return;
    }
    delay_flag = 1;
    WRITE_REG(TIM2->PSC, PSC_1US - 1U);
    WRITE_REG(TIM2->ARR, delay_us - 1U);
    WRITE_REG(TIM2->CNT, 0U);
    SET_BIT(TIM2->CR1, TIM_CR1_CEN);
    while(delay_flag == 1);
}

void SensEdu_TIMER_Delay_ns(uint32_t delay_ns) {
    if (delay_ns < 1U) {
        error = TIMER_ERROR_BAD_SET_DELAY;
        return;
    }
    if (delay_ns > 1000000UL) {
        // avoid ticks macro overflow fo delays > 1ms
        SensEdu_TIMER_Delay_us(delay_ns/1000);
        return;
    }

    // CPU overhead compensation
    if (delay_ns > DELAY_CPU_OVERHEAD_NS) {
        delay_ns -= DELAY_CPU_OVERHEAD_NS;
    } else {
        delay_ns = 1;
    }

    delay_flag = 1;
    WRITE_REG(TIM2->PSC, 0U); // set finest resolution
    uint32_t arr = ns_to_ticks(delay_ns); // minimum tick is ~4.17ns
    if (arr < 2U) {
        arr = 2U;
    }
    WRITE_REG(TIM2->ARR, arr - 1U); // minimum ARR is 1
    WRITE_REG(TIM2->CNT, 0U);
    SET_BIT(TIM2->CR1, TIM_CR1_CEN);
    while(delay_flag == 1);
}

TIMER_ERROR TIMER_GetError(void) {
    return error;
}

void TIMER_ADC1Init(void) {
    tim1_adc1_init();
}

void TIMER_DAC1Init(uint32_t freq) {
    tim4_dac1_init();
    TIMER_DAC1SetFreq(freq);
}

void TIMER_ADC1Enable(void) {
    WRITE_REG(TIM1->CNT, 0U);
    SET_BIT(TIM1->CR1, TIM_CR1_CEN);
}

void TIMER_DAC1Enable(void) {
    WRITE_REG(TIM4->CNT, 0U);
    SET_BIT(TIM4->CR1, TIM_CR1_CEN);
}

void TIMER_ADC1Disable(void) {
    CLEAR_BIT(TIM1->CR1, TIM_CR1_CEN);
}

void TIMER_DAC1Disable(void) {
    CLEAR_BIT(TIM4->CR1, TIM_CR1_CEN);
}

void TIMER_ADC1SetFreq(uint32_t freq) {
    if (freq < 0 || freq > (TIM_CLK/2)) {
        error = TIMER_ERROR_TIM1_BAD_SET_FREQUENCY;
        return;
    }

    uint16_t psc, arr;
    calculate_tim_freq_settings_16bit(freq, &psc, &arr);
    WRITE_REG(TIM1->PSC, psc);
    WRITE_REG(TIM1->ARR, arr);
}

void TIMER_DAC1SetFreq(uint32_t freq) {
    if (freq < 0 || freq > (TIM_CLK/2)) {
        error = TIMER_ERROR_TIM4_BAD_SET_FREQUENCY;
        return;
    }

    uint16_t psc, arr;
    calculate_tim_freq_settings_16bit(freq, &psc, &arr);
    WRITE_REG(TIM4->PSC, psc);
    WRITE_REG(TIM4->ARR, arr);
}

void TIMER_PWMInit(void) {
    tim8_pwm_init();
}

void TIMER_PWMEnable(void) {
    SET_BIT(TIM8->EGR, TIM_EGR_UG);
    SET_BIT(TIM8->CR1, TIM_CR1_CEN);
}

void TIMER_PWMDisable(void) {
    CLEAR_BIT(TIM8->CR1, TIM_CR1_CEN);
    SET_BIT(TIM8->EGR, TIM_EGR_UG);
}

void TIMER_PWMSetFreq(uint32_t freq) {
    uint16_t psc, arr;
    calculate_tim_freq_settings_16bit(freq, &psc, &arr);

    WRITE_REG(TIM8->PSC, psc);
    WRITE_REG(TIM8->ARR, arr);
}

void TIMER_PWMSetDutyCycle(uint8_t channel, uint8_t duty_cycle) {
    uint32_t arr = READ_REG(TIM8->ARR) + 1;
    uint32_t ccr = (arr*(100 - duty_cycle))/100;
    switch(channel) {
        case 1:
            WRITE_REG(TIM8->CCR1, ccr);
            break;
        case 2:
            WRITE_REG(TIM8->CCR2, ccr);
            break;
        case 3:
            WRITE_REG(TIM8->CCR3, ccr);
            break;
        case 4:
            WRITE_REG(TIM8->CCR4, ccr);
            break;
        default:
            error = TIMER_ERROR_TIM8_WRONG_DUTY_CHANNEL;
            break;
    }
}

/* -------------------------------------------------------------------------- */
/*                              Private Functions                             */
/* -------------------------------------------------------------------------- */
static void calculate_tim_freq_settings_16bit(uint32_t freq, uint16_t *PSC, uint16_t *ARR) {
    uint32_t arr = 0;
    uint16_t psc = 0;

    // try PSC = 0
    arr = TIM_CLK/freq - 1;
    if (arr > 0 && arr <= UINT16_MAX) {
        *PSC = 0U;
        *ARR = (uint16_t)arr;
        return;
    }
    if (arr < 1) {
        error = TIMER_ERROR_CRITICAL_FREQ_CALCULATION_BUG;
        return;
    }

    // compute minimal PSC
    psc = TIM_CLK/(freq*(UINT16_MAX + 1)) - 1;
    if (psc > UINT16_MAX) {
        error = TIMER_ERROR_CRITICAL_FREQ_CALCULATION_BUG;
        return;
    }
    arr = TIM_CLK/(freq * (psc + 1)) - 1;
    if (arr > UINT16_MAX) {
        psc += 1; // fix for rounding errors
        arr = TIM_CLK/(freq * (psc + 1)) - 1;
        if (arr > UINT16_MAX) {
            error = TIMER_ERROR_CRITICAL_FREQ_CALCULATION_BUG;
            return;
        }
    }
    *PSC = psc;
    *ARR = (uint16_t)arr;
}

static void calculate_tim_freq_settings_32bit(uint32_t freq, uint16_t *PSC, uint32_t *ARR) {
    uint32_t arr = 0;
    uint16_t psc = 0;

    // PSC = 0 will always succeed since 32bit ARR with 240MHz TIM_CLK allows up to ~0.06Hz frequencies
    arr = TIM_CLK/freq - 1;
    if (arr > 0) {
        *PSC = 0U;
        *ARR = arr;
        return;
    }
    if (arr < 1) {
        error = TIMER_ERROR_CRITICAL_FREQ_CALCULATION_BUG;
        return;
    }
}

// convert nanoseconds to ticks due to step 1ns not being possible
// finest resolution is ~4.17ns, which tick is a multiple of
static inline uint32_t ns_to_ticks(uint32_t ns) {
    return ((ns * PSC_1US) / 1000);
}

static void tim1_adc1_init(void) {
    // Clock
    SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN);

    // Frequency settings
    WRITE_REG(TIM1->PSC, 1U - 1U); // default
    WRITE_REG(TIM1->ARR, 120U - 1U); // default

    // update event is trigger output
    MODIFY_REG(TIM1->CR2, TIM_CR2_MMS, 0b010 << TIM_CR2_MMS_Pos);
}

static void tim2_delay_init(void) {
    // Clock
    SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM2EN);

    // Frequency settings
    WRITE_REG(TIM2->PSC, 240U-1U); // timer clock = 240MHz

    // timer turns off after one cycle
    SET_BIT(TIM2->CR1, TIM_CR1_OPM);

    // interrupts
    SET_BIT(TIM2->DIER, TIM_DIER_UIE); // update event
    NVIC_SetPriority(TIM2_IRQn, 2);
    NVIC_EnableIRQ(TIM2_IRQn);
}

static void tim4_dac1_init(void) {
    // Clock
    SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM4EN);

    // Frequency settings
    WRITE_REG(TIM4->PSC, 1U - 1U); // default
    WRITE_REG(TIM4->ARR, 120U - 1U); // default

    // update event is trigger output
    MODIFY_REG(TIM4->CR2, TIM_CR2_MMS, 0b010 << TIM_CR2_MMS_Pos);
}

static void tim8_pwm_init(void) {
    if (READ_BIT(TIM8->CR1, TIM_CR1_CEN)) {
        error = TIMER_ERROR_TIM8_INIT_WHILE_RUNNING;
        return;
    }

    // Clock
    SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);

    // Select PWM mode
    MODIFY_REG(TIM8->CCMR1, TIM_CCMR1_OC1M, 0b0111 << TIM_CCMR1_OC1M_Pos);
    MODIFY_REG(TIM8->CCMR1, TIM_CCMR1_OC2M, 0b0111 << TIM_CCMR1_OC2M_Pos);
    MODIFY_REG(TIM8->CCMR2, TIM_CCMR2_OC3M, 0b0111 << TIM_CCMR2_OC3M_Pos);
    MODIFY_REG(TIM8->CCMR2, TIM_CCMR2_OC4M, 0b0111 << TIM_CCMR2_OC4M_Pos);

    // Preload updates
    SET_BIT(TIM8->CCMR1, TIM_CCMR1_OC1PE);
    SET_BIT(TIM8->CCMR1, TIM_CCMR1_OC2PE);
    SET_BIT(TIM8->CCMR2, TIM_CCMR2_OC3PE);
    SET_BIT(TIM8->CCMR2, TIM_CCMR2_OC4PE);
    SET_BIT(TIM8->CR1, TIM_CR1_ARPE);

    // Default frequency settings
    WRITE_REG(TIM8->PSC, 1U - 1U);
    WRITE_REG(TIM8->ARR, 1000U - 1U);

    // Default duty cycle settings
    WRITE_REG(TIM8->CCR1, 1000U - 1U);
    WRITE_REG(TIM8->CCR2, 750U - 1U);
    WRITE_REG(TIM8->CCR3, 500U - 1U);
    WRITE_REG(TIM8->CCR4, 250U - 1U);

    // Clear Counter
    SET_BIT(TIM8->EGR, TIM_EGR_UG);
    WRITE_REG(TIM8->CNT, 0U);

    // Enable Capture/Compare
    SET_BIT(TIM8->CCER, TIM_CCER_CC1E);
    SET_BIT(TIM8->CCER, TIM_CCER_CC2E);
    SET_BIT(TIM8->CCER, TIM_CCER_CC3E);
    SET_BIT(TIM8->CCER, TIM_CCER_CC4E);

    // Main Output Enable
    SET_BIT(TIM8->BDTR, TIM_BDTR_MOE);
}

/* -------------------------------------------------------------------------- */
/*                                 Interrupts                                 */
/* -------------------------------------------------------------------------- */
void TIM2_IRQHandler(void) { 
    if (READ_BIT(TIM2->SR, TIM_SR_UIF)) {
        CLEAR_BIT(TIM2->SR, TIM_SR_UIF);
        delay_flag = 0;
    }
}