/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [7:0] _04_;
  wire [5:0] _05_;
  wire [24:0] _06_;
  wire [17:0] _07_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [7:0] celloutsig_0_34z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = ~(celloutsig_0_6z & _00_);
  assign celloutsig_0_0z = !(in_data[15] ? in_data[77] : in_data[92]);
  assign celloutsig_1_19z = !(celloutsig_1_14z[4] ? celloutsig_1_4z : celloutsig_1_7z);
  assign celloutsig_0_6z = !(celloutsig_0_4z ? celloutsig_0_5z : celloutsig_0_4z);
  assign celloutsig_0_7z = ~celloutsig_0_6z;
  assign celloutsig_0_11z = ~_01_;
  assign celloutsig_0_19z = ~celloutsig_0_10z[5];
  assign celloutsig_0_20z = ~_02_;
  assign celloutsig_0_5z = ~((celloutsig_0_4z | celloutsig_0_3z[0]) & (_03_ | in_data[81]));
  assign celloutsig_1_11z = celloutsig_1_1z[4] | ~(celloutsig_1_3z);
  assign celloutsig_1_4z = celloutsig_1_1z[4] ^ celloutsig_1_3z;
  reg [5:0] _19_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _19_ <= 6'h00;
    else _19_ <= in_data[93:88];
  assign { _00_, _05_[4], _01_, _05_[2:0] } = _19_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _04_ <= 8'h00;
    else _04_ <= { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_7z };
  reg [24:0] _21_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _21_ <= 25'h0000000;
    else _21_ <= { in_data[90:67], celloutsig_0_5z };
  assign { _06_[24:9], _02_, _06_[7:0] } = _21_;
  reg [17:0] _22_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _22_ <= 18'h00000;
    else _22_ <= in_data[79:62];
  assign { _07_[17:14], _03_, _07_[12:0] } = _22_;
  assign celloutsig_1_18z = { celloutsig_1_14z[6:5], celloutsig_1_7z, celloutsig_1_2z } == { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_9z = { _07_[15:14], celloutsig_0_0z, celloutsig_0_7z } == { celloutsig_0_3z[2:0], celloutsig_0_5z };
  assign celloutsig_1_0z = ! in_data[159:141];
  assign celloutsig_1_3z = ! celloutsig_1_1z[3:1];
  assign celloutsig_1_8z = ! { in_data[161:143], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_15z = ! { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_1_7z = celloutsig_1_1z[3] & ~(celloutsig_1_5z);
  assign celloutsig_0_13z = celloutsig_0_5z & ~(celloutsig_0_11z);
  assign celloutsig_0_29z = celloutsig_0_25z[8] & ~(celloutsig_0_14z);
  assign celloutsig_1_5z = { in_data[156:152], celloutsig_1_1z } !== { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_16z = { in_data[72:70], celloutsig_0_5z } !== { celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_0_30z = { _07_[15:14], _03_, _07_[12], celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_7z } !== { celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_1z = { in_data[140:138], celloutsig_1_0z, celloutsig_1_0z } | in_data[167:163];
  assign celloutsig_1_6z = & { celloutsig_1_2z, celloutsig_1_1z[1], celloutsig_1_0z };
  assign celloutsig_1_12z = & { _04_[4:1], celloutsig_1_7z };
  assign celloutsig_0_22z = & { celloutsig_0_6z, _07_[10] };
  assign celloutsig_0_12z = | _07_[5:3];
  assign celloutsig_0_24z = | { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_2z = in_data[136] & in_data[112];
  assign celloutsig_0_33z = celloutsig_0_22z & celloutsig_0_5z;
  assign celloutsig_0_4z = | _05_[2:0];
  assign celloutsig_0_25z = { celloutsig_0_19z, _00_, _05_[4], _01_, _05_[2:0], celloutsig_0_14z, celloutsig_0_13z } >>> { celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_22z };
  assign celloutsig_0_31z = { celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_15z } >>> { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_22z };
  assign celloutsig_0_3z = { _00_, _05_[4], _01_, _05_[2:0] } - { in_data[7:3], celloutsig_0_0z };
  assign celloutsig_0_10z = _06_[15:10] - in_data[69:64];
  assign celloutsig_0_34z = { celloutsig_0_25z[7:2], celloutsig_0_22z, celloutsig_0_4z } ^ { celloutsig_0_31z[6:5], celloutsig_0_9z, celloutsig_0_29z, celloutsig_0_30z, celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_7z };
  assign { celloutsig_1_14z[3], celloutsig_1_14z[4], celloutsig_1_14z[7:5], celloutsig_1_14z[2:1] } = { celloutsig_1_12z, celloutsig_1_11z, _04_[6:5], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_5z } ^ { _04_[3], _04_[4], _04_[7:5], celloutsig_1_3z, celloutsig_1_4z };
  assign { _05_[5], _05_[3] } = { _00_, _01_ };
  assign _06_[8] = _02_;
  assign _07_[13] = _03_;
  assign celloutsig_1_14z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
