// Seed: 3736681514
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    input id_5,
    input logic id_6,
    input logic id_7,
    output tri1 id_8,
    input id_9,
    output logic id_10,
    input logic id_11
);
  assign id_8[1] = id_9;
endmodule
