# RISC-V - Open Source RV32I CPU (Not Finished!)
## About
This is an open source implementation or a 32-bit base integer RISC-V CPU.  It has been written in a version of Verilog which is compatible with the open-source ASIC design flow "QFlow".
