<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
rc: 1 (means success: 0)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v</a>
defines: 
time_elapsed: 2.876s
ram usage: 63884 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp5jp5pcz0/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-18" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:18</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-26" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:26</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-50" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:50</a>:8: Unused macro argument &#34;x&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:7</a>: No timescale set for &#34;bsg_cache_non_blocking_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:7</a>: No timescale set for &#34;bsg_cache_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v.html#l-14" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v:14</a>: No timescale set for &#34;bsg_mem_3r1w_sync&#34;.

[INF:CP0300] Compilation...

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:7</a>: Compile package &#34;bsg_cache_non_blocking_pkg&#34;.

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:7</a>: Compile package &#34;bsg_cache_pkg&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v.html#l-14" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v:14</a>: Compile module &#34;work@bsg_mem_3r1w_sync&#34;.

[INF:EL0526] Design Elaboration...

[INF:CP0335] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v:45</a>: Compile generate block &#34;work@bsg_mem_3r1w_sync.genblk1&#34;.

[NTE:EL0503] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v.html#l-14" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v:14</a>: Top level module &#34;work@bsg_mem_3r1w_sync&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v.html#l-59" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v:59</a>: Cannot find a module definition for &#34;work@bsg_mem_3r1w_sync::bsg_mem_3r1w_sync_synth&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 9
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp5jp5pcz0/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bsg_mem_3r1w_sync
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp5jp5pcz0/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp5jp5pcz0/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@bsg_mem_3r1w_sync)
 |vpiName:work@bsg_mem_3r1w_sync
 |uhdmallPackages:
 \_package: bsg_cache_non_blocking_pkg, file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a>, line:7, parent:work@bsg_mem_3r1w_sync
   |vpiDefName:bsg_cache_non_blocking_pkg
   |vpiFullName:bsg_cache_non_blocking_pkg
   |vpiTypedef:
   \_struct_typespec: (bsg_cache_non_blocking_decode_s), line:54
     |vpiPacked:1
     |vpiName:bsg_cache_non_blocking_decode_s
     |vpiTypespecMember:
     \_typespec_member: (size_op), line:59
       |vpiName:size_op
       |vpiTypespec:
       \_logic_typespec: , line:59
         |vpiRange:
         \_range: , line:59, parent:bsg_cache_non_blocking_decode_s
           |vpiLeftRange:
           \_constant: , line:59
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:59
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiTypespecMember:
     \_typespec_member: (sigext_op), line:60
       |vpiName:sigext_op
       |vpiTypespec:
       \_logic_typespec: , line:60
     |vpiTypespecMember:
     \_typespec_member: (ld_op), line:61
       |vpiName:ld_op
       |vpiTypespec:
       \_logic_typespec: , line:61
     |vpiTypespecMember:
     \_typespec_member: (st_op), line:62
       |vpiName:st_op
       |vpiTypespec:
       \_logic_typespec: , line:62
     |vpiTypespecMember:
     \_typespec_member: (block_ld_op), line:63
       |vpiName:block_ld_op
       |vpiTypespec:
       \_logic_typespec: , line:63
     |vpiTypespecMember:
     \_typespec_member: (mask_op), line:64
       |vpiName:mask_op
       |vpiTypespec:
       \_logic_typespec: , line:64
     |vpiTypespecMember:
     \_typespec_member: (tagst_op), line:66
       |vpiName:tagst_op
       |vpiTypespec:
       \_logic_typespec: , line:66
     |vpiTypespecMember:
     \_typespec_member: (taglv_op), line:67
       |vpiName:taglv_op
       |vpiTypespec:
       \_logic_typespec: , line:67
     |vpiTypespecMember:
     \_typespec_member: (tagla_op), line:68
       |vpiName:tagla_op
       |vpiTypespec:
       \_logic_typespec: , line:68
     |vpiTypespecMember:
     \_typespec_member: (tagfl_op), line:70
       |vpiName:tagfl_op
       |vpiTypespec:
       \_logic_typespec: , line:70
     |vpiTypespecMember:
     \_typespec_member: (afl_op), line:71
       |vpiName:afl_op
       |vpiTypespec:
       \_logic_typespec: , line:71
     |vpiTypespecMember:
     \_typespec_member: (aflinv_op), line:72
       |vpiName:aflinv_op
       |vpiTypespec:
       \_logic_typespec: , line:72
     |vpiTypespecMember:
     \_typespec_member: (ainv_op), line:73
       |vpiName:ainv_op
       |vpiTypespec:
       \_logic_typespec: , line:73
     |vpiTypespecMember:
     \_typespec_member: (alock_op), line:75
       |vpiName:alock_op
       |vpiTypespec:
       \_logic_typespec: , line:75
     |vpiTypespecMember:
     \_typespec_member: (aunlock_op), line:76
       |vpiName:aunlock_op
       |vpiTypespec:
       \_logic_typespec: , line:76
     |vpiTypespecMember:
     \_typespec_member: (mgmt_op), line:78
       |vpiName:mgmt_op
       |vpiTypespec:
       \_logic_typespec: , line:78
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_miss_fifo_op_e), line:153
     |vpiName:bsg_cache_non_blocking_miss_fifo_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:149
       |vpiRange:
       \_range: , line:149
         |vpiLeftRange:
         \_constant: , line:149
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:149
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_dequeue), line:150
       |vpiName:e_miss_fifo_dequeue
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_invalidate), line:152
       |vpiName:e_miss_fifo_invalidate
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_skip), line:151
       |vpiName:e_miss_fifo_skip
       |INT:1
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_opcode_e), line:43
     |vpiName:bsg_cache_non_blocking_opcode_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:12
       |vpiRange:
       \_range: , line:12
         |vpiLeftRange:
         \_constant: , line:12
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:12
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (AFL), line:36
       |vpiName:AFL
       |INT:24
     |vpiEnumConst:
     \_enum_const: (AFLINV), line:37
       |vpiName:AFLINV
       |INT:25
     |vpiEnumConst:
     \_enum_const: (AINV), line:38
       |vpiName:AINV
       |INT:26
     |vpiEnumConst:
     \_enum_const: (ALOCK), line:40
       |vpiName:ALOCK
       |INT:27
     |vpiEnumConst:
     \_enum_const: (AUNLOCK), line:41
       |vpiName:AUNLOCK
       |INT:28
     |vpiEnumConst:
     \_enum_const: (BLOCK_LD), line:29
       |vpiName:BLOCK_LD
       |INT:14
     |vpiEnumConst:
     \_enum_const: (LB), line:14
       |vpiName:LB
       |INT:0
     |vpiEnumConst:
     \_enum_const: (LBU), line:19
       |vpiName:LBU
       |INT:4
     |vpiEnumConst:
     \_enum_const: (LD), line:17
       |vpiName:LD
       |INT:3
     |vpiEnumConst:
     \_enum_const: (LH), line:15
       |vpiName:LH
       |INT:1
     |vpiEnumConst:
     \_enum_const: (LHU), line:20
       |vpiName:LHU
       |INT:5
     |vpiEnumConst:
     \_enum_const: (LW), line:16
       |vpiName:LW
       |INT:2
     |vpiEnumConst:
     \_enum_const: (LWU), line:21
       |vpiName:LWU
       |INT:6
     |vpiEnumConst:
     \_enum_const: (SB), line:23
       |vpiName:SB
       |INT:8
     |vpiEnumConst:
     \_enum_const: (SD), line:26
       |vpiName:SD
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SH), line:24
       |vpiName:SH
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SM), line:27
       |vpiName:SM
       |INT:13
     |vpiEnumConst:
     \_enum_const: (SW), line:25
       |vpiName:SW
       |INT:10
     |vpiEnumConst:
     \_enum_const: (TAGFL), line:32
       |vpiName:TAGFL
       |INT:17
     |vpiEnumConst:
     \_enum_const: (TAGLA), line:34
       |vpiName:TAGLA
       |INT:19
     |vpiEnumConst:
     \_enum_const: (TAGLV), line:33
       |vpiName:TAGLV
       |INT:18
     |vpiEnumConst:
     \_enum_const: (TAGST), line:31
       |vpiName:TAGST
       |INT:16
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_stat_op_e), line:139
     |vpiName:bsg_cache_non_blocking_stat_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:132
       |vpiRange:
       \_range: , line:132
         |vpiLeftRange:
         \_constant: , line:132
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:132
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_stat_clear_dirty), line:134
       |vpiName:e_stat_clear_dirty
       |INT:1
     |vpiEnumConst:
     \_enum_const: (e_stat_read), line:133
       |vpiName:e_stat_read
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_stat_reset), line:138
       |vpiName:e_stat_reset
       |INT:5
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru), line:135
       |vpiName:e_stat_set_lru
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru_and_clear_dirty), line:137
       |vpiName:e_stat_set_lru_and_clear_dirty
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru_and_dirty), line:136
       |vpiName:e_stat_set_lru_and_dirty
       |INT:3
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_tag_op_e), line:115
     |vpiName:bsg_cache_non_blocking_tag_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:107
       |vpiRange:
       \_range: , line:107
         |vpiLeftRange:
         \_constant: , line:107
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:107
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_tag_invalidate), line:112
       |vpiName:e_tag_invalidate
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_tag_lock), line:113
       |vpiName:e_tag_lock
       |INT:5
     |vpiEnumConst:
     \_enum_const: (e_tag_read), line:108
       |vpiName:e_tag_read
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_tag_set_tag), line:110
       |vpiName:e_tag_set_tag
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_tag_set_tag_and_lock), line:111
       |vpiName:e_tag_set_tag_and_lock
       |INT:3
     |vpiEnumConst:
     \_enum_const: (e_tag_store), line:109
       |vpiName:e_tag_store
       |INT:1
     |vpiEnumConst:
     \_enum_const: (e_tag_unlock), line:114
       |vpiName:e_tag_unlock
       |INT:6
   |vpiTypedef:
   \_enum_typespec: (mhu_state_e), line:181
     |vpiName:mhu_state_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:168
       |vpiRange:
       \_range: , line:168
         |vpiLeftRange:
         \_constant: , line:168
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:168
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (DEQUEUE_MODE), line:176
       |vpiName:DEQUEUE_MODE
       |INT:7
     |vpiEnumConst:
     \_enum_const: (MGMT_OP), line:170
       |vpiName:MGMT_OP
       |INT:1
     |vpiEnumConst:
     \_enum_const: (MHU_IDLE), line:169
       |vpiName:MHU_IDLE
       |INT:0
     |vpiEnumConst:
     \_enum_const: (READ_TAG1), line:173
       |vpiName:READ_TAG1
       |INT:4
     |vpiEnumConst:
     \_enum_const: (READ_TAG2), line:177
       |vpiName:READ_TAG2
       |INT:8
     |vpiEnumConst:
     \_enum_const: (RECOVER), line:180
       |vpiName:RECOVER
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SCAN_MODE), line:179
       |vpiName:SCAN_MODE
       |INT:10
     |vpiEnumConst:
     \_enum_const: (SEND_DMA_REQ1), line:174
       |vpiName:SEND_DMA_REQ1
       |INT:5
     |vpiEnumConst:
     \_enum_const: (SEND_DMA_REQ2), line:178
       |vpiName:SEND_DMA_REQ2
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SEND_MGMT_DMA), line:171
       |vpiName:SEND_MGMT_DMA
       |INT:2
     |vpiEnumConst:
     \_enum_const: (WAIT_DMA_DONE), line:175
       |vpiName:WAIT_DMA_DONE
       |INT:6
     |vpiEnumConst:
     \_enum_const: (WAIT_MGMT_DMA), line:172
       |vpiName:WAIT_MGMT_DMA
       |INT:3
 |uhdmallPackages:
 \_package: bsg_cache_pkg, file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a>, line:7, parent:work@bsg_mem_3r1w_sync
   |vpiDefName:bsg_cache_pkg
   |vpiFullName:bsg_cache_pkg
   |vpiTypedef:
   \_struct_typespec: (bsg_cache_decode_s), line:72
     |vpiPacked:1
     |vpiName:bsg_cache_decode_s
     |vpiTypespecMember:
     \_typespec_member: (data_size_op), line:77
       |vpiName:data_size_op
       |vpiTypespec:
       \_logic_typespec: , line:77
         |vpiRange:
         \_range: , line:77, parent:bsg_cache_decode_s
           |vpiLeftRange:
           \_constant: , line:77
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:77
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiTypespecMember:
     \_typespec_member: (sigext_op), line:78
       |vpiName:sigext_op
       |vpiTypespec:
       \_logic_typespec: , line:78
     |vpiTypespecMember:
     \_typespec_member: (mask_op), line:79
       |vpiName:mask_op
       |vpiTypespec:
       \_logic_typespec: , line:79
     |vpiTypespecMember:
     \_typespec_member: (ld_op), line:80
       |vpiName:ld_op
       |vpiTypespec:
       \_logic_typespec: , line:80
     |vpiTypespecMember:
     \_typespec_member: (st_op), line:81
       |vpiName:st_op
       |vpiTypespec:
       \_logic_typespec: , line:81
     |vpiTypespecMember:
     \_typespec_member: (tagst_op), line:82
       |vpiName:tagst_op
       |vpiTypespec:
       \_logic_typespec: , line:82
     |vpiTypespecMember:
     \_typespec_member: (tagfl_op), line:83
       |vpiName:tagfl_op
       |vpiTypespec:
       \_logic_typespec: , line:83
     |vpiTypespecMember:
     \_typespec_member: (taglv_op), line:84
       |vpiName:taglv_op
       |vpiTypespec:
       \_logic_typespec: , line:84
     |vpiTypespecMember:
     \_typespec_member: (tagla_op), line:85
       |vpiName:tagla_op
       |vpiTypespec:
       \_logic_typespec: , line:85
     |vpiTypespecMember:
     \_typespec_member: (afl_op), line:86
       |vpiName:afl_op
       |vpiTypespec:
       \_logic_typespec: , line:86
     |vpiTypespecMember:
     \_typespec_member: (aflinv_op), line:87
       |vpiName:aflinv_op
       |vpiTypespec:
       \_logic_typespec: , line:87
     |vpiTypespecMember:
     \_typespec_member: (ainv_op), line:88
       |vpiName:ainv_op
       |vpiTypespec:
       \_logic_typespec: , line:88
     |vpiTypespecMember:
     \_typespec_member: (alock_op), line:89
       |vpiName:alock_op
       |vpiTypespec:
       \_logic_typespec: , line:89
     |vpiTypespecMember:
     \_typespec_member: (aunlock_op), line:90
       |vpiName:aunlock_op
       |vpiTypespec:
       \_logic_typespec: , line:90
     |vpiTypespecMember:
     \_typespec_member: (tag_read_op), line:91
       |vpiName:tag_read_op
       |vpiTypespec:
       \_logic_typespec: , line:91
     |vpiTypespecMember:
     \_typespec_member: (atomic_op), line:93
       |vpiName:atomic_op
       |vpiTypespec:
       \_logic_typespec: , line:93
     |vpiTypespecMember:
     \_typespec_member: (amoswap_op), line:94
       |vpiName:amoswap_op
       |vpiTypespec:
       \_logic_typespec: , line:94
     |vpiTypespecMember:
     \_typespec_member: (amoor_op), line:95
       |vpiName:amoor_op
       |vpiTypespec:
       \_logic_typespec: , line:95
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_dma_cmd_e), line:111
     |vpiName:bsg_cache_dma_cmd_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:105
       |vpiRange:
       \_range: , line:105
         |vpiLeftRange:
         \_constant: , line:105
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:105
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_dma_get_fill_data), line:109
       |vpiName:e_dma_get_fill_data
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_dma_nop), line:106
       |vpiName:e_dma_nop
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_dma_send_evict_addr), line:108
       |vpiName:e_dma_send_evict_addr
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_dma_send_evict_data), line:110
       |vpiName:e_dma_send_evict_data
       |INT:8
     |vpiEnumConst:
     \_enum_const: (e_dma_send_fill_addr), line:107
       |vpiName:e_dma_send_fill_addr
       |INT:1
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_opcode_e), line:63
     |vpiName:bsg_cache_opcode_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:11
       |vpiRange:
       \_range: , line:11
         |vpiLeftRange:
         \_constant: , line:11
           |vpiConstType:7
           |vpiDecompile:5
           |vpiSize:32
           |INT:5
         |vpiRightRange:
         \_constant: , line:11
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (AFL), line:35
       |vpiName:AFL
       |INT:24
     |vpiEnumConst:
     \_enum_const: (AFLINV), line:36
       |vpiName:AFLINV
       |INT:25
     |vpiEnumConst:
     \_enum_const: (AINV), line:37
       |vpiName:AINV
       |INT:26
     |vpiEnumConst:
     \_enum_const: (ALOCK), line:39
       |vpiName:ALOCK
       |INT:27
     |vpiEnumConst:
     \_enum_const: (AMOADD_D), line:55
       |vpiName:AMOADD_D
       |INT:49
     |vpiEnumConst:
     \_enum_const: (AMOADD_W), line:44
       |vpiName:AMOADD_W
       |INT:33
     |vpiEnumConst:
     \_enum_const: (AMOAND_D), line:57
       |vpiName:AMOAND_D
       |INT:51
     |vpiEnumConst:
     \_enum_const: (AMOAND_W), line:46
       |vpiName:AMOAND_W
       |INT:35
     |vpiEnumConst:
     \_enum_const: (AMOMAXU_D), line:62
       |vpiName:AMOMAXU_D
       |INT:56
     |vpiEnumConst:
     \_enum_const: (AMOMAXU_W), line:51
       |vpiName:AMOMAXU_W
       |INT:40
     |vpiEnumConst:
     \_enum_const: (AMOMAX_D), line:60
       |vpiName:AMOMAX_D
       |INT:54
     |vpiEnumConst:
     \_enum_const: (AMOMAX_W), line:49
       |vpiName:AMOMAX_W
       |INT:38
     |vpiEnumConst:
     \_enum_const: (AMOMINU_D), line:61
       |vpiName:AMOMINU_D
       |INT:55
     |vpiEnumConst:
     \_enum_const: (AMOMINU_W), line:50
       |vpiName:AMOMINU_W
       |INT:39
     |vpiEnumConst:
     \_enum_const: (AMOMIN_D), line:59
       |vpiName:AMOMIN_D
       |INT:53
     |vpiEnumConst:
     \_enum_const: (AMOMIN_W), line:48
       |vpiName:AMOMIN_W
       |INT:37
     |vpiEnumConst:
     \_enum_const: (AMOOR_D), line:58
       |vpiName:AMOOR_D
       |INT:52
     |vpiEnumConst:
     \_enum_const: (AMOOR_W), line:47
       |vpiName:AMOOR_W
       |INT:36
     |vpiEnumConst:
     \_enum_const: (AMOSWAP_D), line:54
       |vpiName:AMOSWAP_D
       |INT:48
     |vpiEnumConst:
     \_enum_const: (AMOSWAP_W), line:43
       |vpiName:AMOSWAP_W
       |INT:32
     |vpiEnumConst:
     \_enum_const: (AMOXOR_D), line:56
       |vpiName:AMOXOR_D
       |INT:50
     |vpiEnumConst:
     \_enum_const: (AMOXOR_W), line:45
       |vpiName:AMOXOR_W
       |INT:34
     |vpiEnumConst:
     \_enum_const: (AUNLOCK), line:40
       |vpiName:AUNLOCK
       |INT:28
     |vpiEnumConst:
     \_enum_const: (LB), line:12
       |vpiName:LB
       |INT:0
     |vpiEnumConst:
     \_enum_const: (LBU), line:17
       |vpiName:LBU
       |INT:4
     |vpiEnumConst:
     \_enum_const: (LD), line:15
       |vpiName:LD
       |INT:3
     |vpiEnumConst:
     \_enum_const: (LDU), line:20
       |vpiName:LDU
       |INT:7
     |vpiEnumConst:
     \_enum_const: (LH), line:13
       |vpiName:LH
       |INT:1
     |vpiEnumConst:
     \_enum_const: (LHU), line:18
       |vpiName:LHU
       |INT:5
     |vpiEnumConst:
     \_enum_const: (LM), line:27
       |vpiName:LM
       |INT:12
     |vpiEnumConst:
     \_enum_const: (LW), line:14
       |vpiName:LW
       |INT:2
     |vpiEnumConst:
     \_enum_const: (LWU), line:19
       |vpiName:LWU
       |INT:6
     |vpiEnumConst:
     \_enum_const: (SB), line:22
       |vpiName:SB
       |INT:8
     |vpiEnumConst:
     \_enum_const: (SD), line:25
       |vpiName:SD
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SH), line:23
       |vpiName:SH
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SM), line:28
       |vpiName:SM
       |INT:13
     |vpiEnumConst:
     \_enum_const: (SW), line:24
       |vpiName:SW
       |INT:10
     |vpiEnumConst:
     \_enum_const: (TAGFL), line:31
       |vpiName:TAGFL
       |INT:17
     |vpiEnumConst:
     \_enum_const: (TAGLA), line:33
       |vpiName:TAGLA
       |INT:19
     |vpiEnumConst:
     \_enum_const: (TAGLV), line:32
       |vpiName:TAGLV
       |INT:18
     |vpiEnumConst:
     \_enum_const: (TAGST), line:30
       |vpiName:TAGST
       |INT:16
 |uhdmallPackages:
 \_package: builtin, parent:work@bsg_mem_3r1w_sync
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@bsg_mem_3r1w_sync, file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v</a>, line:14, parent:work@bsg_mem_3r1w_sync
   |vpiDefName:work@bsg_mem_3r1w_sync
   |vpiFullName:work@bsg_mem_3r1w_sync
   |vpiProcess:
   \_always: , line:84
     |vpiAlwaysType:3
     |vpiStmt:
     \_event_control: , line:84
       |vpiCondition:
       \_operation: , line:84
         |vpiOpType:40
         |vpiOperand:
         \_ref_obj: (clk_lo), line:84
           |vpiName:clk_lo
           |vpiFullName:work@bsg_mem_3r1w_sync.clk_lo
       |vpiStmt:
       \_if_stmt: , line:85
         |vpiCondition:
         \_ref_obj: (w_v_i), line:85
           |vpiName:w_v_i
           |vpiFullName:work@bsg_mem_3r1w_sync.w_v_i
         |vpiStmt:
         \_begin: , line:86
           |vpiFullName:work@bsg_mem_3r1w_sync
           |vpiStmt:
           \_immediate_assert: , line:87
             |vpiExpr:
             \_operation: , line:87
               |vpiOpType:20
               |vpiOperand:
               \_ref_obj: (w_addr_i), line:87
                 |vpiName:w_addr_i
                 |vpiFullName:work@bsg_mem_3r1w_sync.w_addr_i
               |vpiOperand:
               \_constant: , line:87
                 |vpiDecompile:-1
                 |INT:-1
             |vpiStmt:
             \_sys_func_call: ($error), line:88
               |vpiName:$error
               |vpiArgument:
               \_constant: , line:88
                 |vpiConstType:6
                 |vpiDecompile:&#34;Invalid address %x to %m of size %x\n&#34;
                 |vpiSize:39
                 |STRING:&#34;Invalid address %x to %m of size %x\n&#34;
               |vpiArgument:
               \_ref_obj: (w_addr_i), line:88
                 |vpiName:w_addr_i
               |vpiArgument:
               \_ref_obj: (els_p), line:88
                 |vpiName:els_p
           |vpiStmt:
           \_immediate_assert: , line:90
             |vpiExpr:
             \_operation: , line:90
               |vpiOpType:4
               |vpiOperand:
               \_operation: , line:90
                 |vpiOpType:26
                 |vpiOperand:
                 \_operation: , line:90
                   |vpiOpType:26
                   |vpiOperand:
                   \_operation: , line:90
                     |vpiOpType:14
                     |vpiOperand:
                     \_ref_obj: (r0_addr_i), line:90
                       |vpiName:r0_addr_i
                       |vpiFullName:work@bsg_mem_3r1w_sync.r0_addr_i
                     |vpiOperand:
                     \_ref_obj: (w_addr_i), line:90
                       |vpiName:w_addr_i
                       |vpiFullName:work@bsg_mem_3r1w_sync.w_addr_i
                   |vpiOperand:
                   \_ref_obj: (r0_v_i), line:90
                     |vpiName:r0_v_i
                     |vpiFullName:work@bsg_mem_3r1w_sync.r0_v_i
                 |vpiOperand:
                 \_operation: , line:90
                   |vpiOpType:3
                   |vpiOperand:
                   \_constant: , line:90
                     |vpiConstType:7
                     |vpiDecompile:0
                     |vpiSize:32
                     |INT:0
             |vpiStmt:
             \_sys_func_call: ($error), line:91
               |vpiName:$error
               |vpiArgument:
               \_constant: , line:91
                 |vpiConstType:6
                 |vpiDecompile:&#34;%m: port 0 Attempt to read and write same address&#34;
                 |vpiSize:51
                 |STRING:&#34;%m: port 0 Attempt to read and write same address&#34;
           |vpiStmt:
           \_immediate_assert: , line:93
             |vpiExpr:
             \_operation: , line:93
               |vpiOpType:4
               |vpiOperand:
               \_operation: , line:93
                 |vpiOpType:26
                 |vpiOperand:
                 \_operation: , line:93
                   |vpiOpType:26
                   |vpiOperand:
                   \_operation: , line:93
                     |vpiOpType:14
                     |vpiOperand:
                     \_ref_obj: (r1_addr_i), line:93
                       |vpiName:r1_addr_i
                       |vpiFullName:work@bsg_mem_3r1w_sync.r1_addr_i
                     |vpiOperand:
                     \_ref_obj: (w_addr_i), line:93
                       |vpiName:w_addr_i
                       |vpiFullName:work@bsg_mem_3r1w_sync.w_addr_i
                   |vpiOperand:
                   \_ref_obj: (r1_v_i), line:93
                     |vpiName:r1_v_i
                     |vpiFullName:work@bsg_mem_3r1w_sync.r1_v_i
                 |vpiOperand:
                 \_operation: , line:93
                   |vpiOpType:3
                   |vpiOperand:
                   \_constant: , line:93
                     |vpiConstType:7
                     |vpiDecompile:0
                     |vpiSize:32
                     |INT:0
             |vpiStmt:
             \_sys_func_call: ($error), line:94
               |vpiName:$error
               |vpiArgument:
               \_constant: , line:94
                 |vpiConstType:6
                 |vpiDecompile:&#34;%m: port 1 Attempt to read and write same address&#34;
                 |vpiSize:51
                 |STRING:&#34;%m: port 1 Attempt to read and write same address&#34;
           |vpiStmt:
           \_immediate_assert: , line:96
             |vpiExpr:
             \_operation: , line:96
               |vpiOpType:4
               |vpiOperand:
               \_operation: , line:96
                 |vpiOpType:26
                 |vpiOperand:
                 \_operation: , line:96
                   |vpiOpType:26
                   |vpiOperand:
                   \_operation: , line:96
                     |vpiOpType:14
                     |vpiOperand:
                     \_ref_obj: (r2_addr_i), line:96
                       |vpiName:r2_addr_i
                       |vpiFullName:work@bsg_mem_3r1w_sync.r2_addr_i
                     |vpiOperand:
                     \_ref_obj: (w_addr_i), line:96
                       |vpiName:w_addr_i
                       |vpiFullName:work@bsg_mem_3r1w_sync.w_addr_i
                   |vpiOperand:
                   \_ref_obj: (r2_v_i), line:96
                     |vpiName:r2_v_i
                     |vpiFullName:work@bsg_mem_3r1w_sync.r2_v_i
                 |vpiOperand:
                 \_operation: , line:96
                   |vpiOpType:3
                   |vpiOperand:
                   \_constant: , line:96
                     |vpiConstType:7
                     |vpiDecompile:0
                     |vpiSize:32
                     |INT:0
             |vpiStmt:
             \_sys_func_call: ($error), line:97
               |vpiName:$error
               |vpiArgument:
               \_constant: , line:97
                 |vpiConstType:6
                 |vpiDecompile:&#34;%m: port 2 Attempt to read and write same address&#34;
                 |vpiSize:51
                 |STRING:&#34;%m: port 2 Attempt to read and write same address&#34;
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:101
       |vpiFullName:work@bsg_mem_3r1w_sync
       |vpiStmt:
       \_sys_func_call: ($display), line:102
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:102
           |vpiConstType:6
           |vpiDecompile:&#34;## %L: instantiating width_p=%d, els_p=%d, read_write_same_addr_p=%d, harden_p=%d (%m)&#34;
           |vpiSize:88
           |STRING:&#34;## %L: instantiating width_p=%d, els_p=%d, read_write_same_addr_p=%d, harden_p=%d (%m)&#34;
         |vpiArgument:
         \_ref_obj: (width_p), line:103
           |vpiName:width_p
         |vpiArgument:
         \_ref_obj: (els_p), line:103
           |vpiName:els_p
         |vpiArgument:
         \_ref_obj: (read_write_same_addr_p), line:103
           |vpiName:read_write_same_addr_p
         |vpiArgument:
         \_ref_obj: (harden_p), line:103
           |vpiName:harden_p
   |vpiPort:
   \_port: (clk_i), line:22
     |vpiName:clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_i), line:22
         |vpiName:clk_i
         |vpiFullName:work@bsg_mem_3r1w_sync.clk_i
   |vpiPort:
   \_port: (reset_i), line:23
     |vpiName:reset_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset_i), line:23
         |vpiName:reset_i
         |vpiFullName:work@bsg_mem_3r1w_sync.reset_i
   |vpiPort:
   \_port: (w_v_i), line:25
     |vpiName:w_v_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (w_v_i), line:25
         |vpiName:w_v_i
         |vpiFullName:work@bsg_mem_3r1w_sync.w_v_i
   |vpiPort:
   \_port: (w_addr_i), line:26
     |vpiName:w_addr_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (w_addr_i), line:26
         |vpiName:w_addr_i
         |vpiFullName:work@bsg_mem_3r1w_sync.w_addr_i
   |vpiPort:
   \_port: (w_data_i), line:27
     |vpiName:w_data_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (w_data_i), line:27
         |vpiName:w_data_i
         |vpiFullName:work@bsg_mem_3r1w_sync.w_data_i
   |vpiPort:
   \_port: (r0_v_i), line:30
     |vpiName:r0_v_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r0_v_i), line:30
         |vpiName:r0_v_i
         |vpiFullName:work@bsg_mem_3r1w_sync.r0_v_i
   |vpiPort:
   \_port: (r0_addr_i), line:31
     |vpiName:r0_addr_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r0_addr_i), line:31
         |vpiName:r0_addr_i
         |vpiFullName:work@bsg_mem_3r1w_sync.r0_addr_i
   |vpiPort:
   \_port: (r0_data_o), line:32
     |vpiName:r0_data_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r0_data_o), line:32
         |vpiName:r0_data_o
         |vpiFullName:work@bsg_mem_3r1w_sync.r0_data_o
         |vpiNetType:36
   |vpiPort:
   \_port: (r1_v_i), line:34
     |vpiName:r1_v_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r1_v_i), line:34
         |vpiName:r1_v_i
         |vpiFullName:work@bsg_mem_3r1w_sync.r1_v_i
   |vpiPort:
   \_port: (r1_addr_i), line:35
     |vpiName:r1_addr_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r1_addr_i), line:35
         |vpiName:r1_addr_i
         |vpiFullName:work@bsg_mem_3r1w_sync.r1_addr_i
   |vpiPort:
   \_port: (r1_data_o), line:36
     |vpiName:r1_data_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r1_data_o), line:36
         |vpiName:r1_data_o
         |vpiFullName:work@bsg_mem_3r1w_sync.r1_data_o
         |vpiNetType:36
   |vpiPort:
   \_port: (r2_v_i), line:38
     |vpiName:r2_v_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r2_v_i), line:38
         |vpiName:r2_v_i
         |vpiFullName:work@bsg_mem_3r1w_sync.r2_v_i
   |vpiPort:
   \_port: (r2_addr_i), line:39
     |vpiName:r2_addr_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r2_addr_i), line:39
         |vpiName:r2_addr_i
         |vpiFullName:work@bsg_mem_3r1w_sync.r2_addr_i
   |vpiPort:
   \_port: (r2_data_o), line:40
     |vpiName:r2_data_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r2_data_o), line:40
         |vpiName:r2_data_o
         |vpiFullName:work@bsg_mem_3r1w_sync.r2_data_o
         |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk_i), line:22
   |vpiNet:
   \_logic_net: (reset_i), line:23
   |vpiNet:
   \_logic_net: (w_v_i), line:25
   |vpiNet:
   \_logic_net: (w_addr_i), line:26
   |vpiNet:
   \_logic_net: (w_data_i), line:27
   |vpiNet:
   \_logic_net: (r0_v_i), line:30
   |vpiNet:
   \_logic_net: (r0_addr_i), line:31
   |vpiNet:
   \_logic_net: (r0_data_o), line:32
   |vpiNet:
   \_logic_net: (r1_v_i), line:34
   |vpiNet:
   \_logic_net: (r1_addr_i), line:35
   |vpiNet:
   \_logic_net: (r1_data_o), line:36
   |vpiNet:
   \_logic_net: (r2_v_i), line:38
   |vpiNet:
   \_logic_net: (r2_addr_i), line:39
   |vpiNet:
   \_logic_net: (r2_data_o), line:40
   |vpiNet:
   \_logic_net: (clk_lo), line:43
     |vpiName:clk_lo
     |vpiFullName:work@bsg_mem_3r1w_sync.clk_lo
     |vpiNetType:1
   |vpiParamAssign:
   \_param_assign: , line:14
     |vpiRhs:
     \_constant: , line:14
       |vpiDecompile:-1
       |INT:-1
     |vpiLhs:
     \_parameter: (width_p), line:14
       |vpiName:width_p
   |vpiParamAssign:
   \_param_assign: , line:15
     |vpiRhs:
     \_constant: , line:15
       |vpiDecompile:-1
       |INT:-1
     |vpiLhs:
     \_parameter: (els_p), line:15
       |vpiName:els_p
   |vpiParamAssign:
   \_param_assign: , line:17
     |vpiRhs:
     \_constant: , line:17
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_parameter: (read_write_same_addr_p), line:17
       |vpiName:read_write_same_addr_p
   |vpiParamAssign:
   \_param_assign: , line:18
     |vpiRhs:
     \_operation: , line:18
       |vpiOpType:32
       |vpiOperand:
       \_operation: , line:18
         |vpiOpType:14
         |vpiOperand:
         \_constant: , line:18
           |vpiDecompile:-1
           |INT:-1
         |vpiOperand:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:18
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiOperand:
       \_constant: , line:18
         |vpiDecompile:0
         |INT:0
     |vpiLhs:
     \_parameter: (addr_width_lp), line:18
       |vpiName:addr_width_lp
   |vpiParamAssign:
   \_param_assign: , line:19
     |vpiRhs:
     \_constant: , line:19
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_parameter: (harden_p), line:19
       |vpiName:harden_p
   |vpiParamAssign:
   \_param_assign: , line:20
     |vpiRhs:
     \_constant: , line:20
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_parameter: (enable_clock_gating_p), line:20
       |vpiName:enable_clock_gating_p
   |vpiParameter:
   \_parameter: (width_p), line:14
   |vpiParameter:
   \_parameter: (els_p), line:15
   |vpiParameter:
   \_parameter: (read_write_same_addr_p), line:17
   |vpiParameter:
   \_parameter: (addr_width_lp), line:18
   |vpiParameter:
   \_parameter: (harden_p), line:19
   |vpiParameter:
   \_parameter: (enable_clock_gating_p), line:20
 |uhdmtopModules:
 \_module: work@bsg_mem_3r1w_sync (work@bsg_mem_3r1w_sync), file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v</a>, line:14
   |vpiDefName:work@bsg_mem_3r1w_sync
   |vpiName:work@bsg_mem_3r1w_sync
   |vpiPort:
   \_port: (clk_i), line:22, parent:work@bsg_mem_3r1w_sync
     |vpiName:clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_i), line:22, parent:work@bsg_mem_3r1w_sync
         |vpiName:clk_i
         |vpiFullName:work@bsg_mem_3r1w_sync.clk_i
   |vpiPort:
   \_port: (reset_i), line:23, parent:work@bsg_mem_3r1w_sync
     |vpiName:reset_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset_i), line:23, parent:work@bsg_mem_3r1w_sync
         |vpiName:reset_i
         |vpiFullName:work@bsg_mem_3r1w_sync.reset_i
   |vpiPort:
   \_port: (w_v_i), line:25, parent:work@bsg_mem_3r1w_sync
     |vpiName:w_v_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (w_v_i), line:25, parent:work@bsg_mem_3r1w_sync
         |vpiName:w_v_i
         |vpiFullName:work@bsg_mem_3r1w_sync.w_v_i
   |vpiPort:
   \_port: (w_addr_i), line:26, parent:work@bsg_mem_3r1w_sync
     |vpiName:w_addr_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (w_addr_i), line:26, parent:work@bsg_mem_3r1w_sync
         |vpiName:w_addr_i
         |vpiFullName:work@bsg_mem_3r1w_sync.w_addr_i
   |vpiPort:
   \_port: (w_data_i), line:27, parent:work@bsg_mem_3r1w_sync
     |vpiName:w_data_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (w_data_i), line:27, parent:work@bsg_mem_3r1w_sync
         |vpiName:w_data_i
         |vpiFullName:work@bsg_mem_3r1w_sync.w_data_i
   |vpiPort:
   \_port: (r0_v_i), line:30, parent:work@bsg_mem_3r1w_sync
     |vpiName:r0_v_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r0_v_i), line:30, parent:work@bsg_mem_3r1w_sync
         |vpiName:r0_v_i
         |vpiFullName:work@bsg_mem_3r1w_sync.r0_v_i
   |vpiPort:
   \_port: (r0_addr_i), line:31, parent:work@bsg_mem_3r1w_sync
     |vpiName:r0_addr_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r0_addr_i), line:31, parent:work@bsg_mem_3r1w_sync
         |vpiName:r0_addr_i
         |vpiFullName:work@bsg_mem_3r1w_sync.r0_addr_i
   |vpiPort:
   \_port: (r0_data_o), line:32, parent:work@bsg_mem_3r1w_sync
     |vpiName:r0_data_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r0_data_o), line:32, parent:work@bsg_mem_3r1w_sync
         |vpiName:r0_data_o
         |vpiFullName:work@bsg_mem_3r1w_sync.r0_data_o
         |vpiNetType:36
         |vpiRange:
         \_range: , line:32
           |vpiLeftRange:
           \_constant: , line:32
             |vpiConstType:7
             |vpiDecompile:18446744073709551614
             |vpiSize:32
             |INT:-1
           |vpiRightRange:
           \_constant: , line:32
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (r1_v_i), line:34, parent:work@bsg_mem_3r1w_sync
     |vpiName:r1_v_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r1_v_i), line:34, parent:work@bsg_mem_3r1w_sync
         |vpiName:r1_v_i
         |vpiFullName:work@bsg_mem_3r1w_sync.r1_v_i
   |vpiPort:
   \_port: (r1_addr_i), line:35, parent:work@bsg_mem_3r1w_sync
     |vpiName:r1_addr_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r1_addr_i), line:35, parent:work@bsg_mem_3r1w_sync
         |vpiName:r1_addr_i
         |vpiFullName:work@bsg_mem_3r1w_sync.r1_addr_i
   |vpiPort:
   \_port: (r1_data_o), line:36, parent:work@bsg_mem_3r1w_sync
     |vpiName:r1_data_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r1_data_o), line:36, parent:work@bsg_mem_3r1w_sync
         |vpiName:r1_data_o
         |vpiFullName:work@bsg_mem_3r1w_sync.r1_data_o
         |vpiNetType:36
         |vpiRange:
         \_range: , line:36
           |vpiLeftRange:
           \_constant: , line:36
             |vpiConstType:7
             |vpiDecompile:18446744073709551614
             |vpiSize:32
             |INT:-1
           |vpiRightRange:
           \_constant: , line:36
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (r2_v_i), line:38, parent:work@bsg_mem_3r1w_sync
     |vpiName:r2_v_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r2_v_i), line:38, parent:work@bsg_mem_3r1w_sync
         |vpiName:r2_v_i
         |vpiFullName:work@bsg_mem_3r1w_sync.r2_v_i
   |vpiPort:
   \_port: (r2_addr_i), line:39, parent:work@bsg_mem_3r1w_sync
     |vpiName:r2_addr_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r2_addr_i), line:39, parent:work@bsg_mem_3r1w_sync
         |vpiName:r2_addr_i
         |vpiFullName:work@bsg_mem_3r1w_sync.r2_addr_i
   |vpiPort:
   \_port: (r2_data_o), line:40, parent:work@bsg_mem_3r1w_sync
     |vpiName:r2_data_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r2_data_o), line:40, parent:work@bsg_mem_3r1w_sync
         |vpiName:r2_data_o
         |vpiFullName:work@bsg_mem_3r1w_sync.r2_data_o
         |vpiNetType:36
         |vpiRange:
         \_range: , line:40
           |vpiLeftRange:
           \_constant: , line:40
             |vpiConstType:7
             |vpiDecompile:18446744073709551614
             |vpiSize:32
             |INT:-1
           |vpiRightRange:
           \_constant: , line:40
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiModule:
   \_module: work@bsg_mem_3r1w_sync::bsg_mem_3r1w_sync_synth (synth), file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v</a>, line:59, parent:work@bsg_mem_3r1w_sync
     |vpiDefName:work@bsg_mem_3r1w_sync::bsg_mem_3r1w_sync_synth
     |vpiName:synth
     |vpiFullName:work@bsg_mem_3r1w_sync.synth
     |vpiPort:
     \_port: (clk_i), parent:synth
       |vpiName:clk_i
       |vpiHighConn:
       \_ref_obj: (clk_lo), line:65
         |vpiName:clk_lo
         |vpiActual:
         \_logic_net: (clk_lo), line:43, parent:work@bsg_mem_3r1w_sync
           |vpiName:clk_lo
           |vpiFullName:work@bsg_mem_3r1w_sync.clk_lo
           |vpiNetType:1
     |vpiPort:
     \_port: (reset_i), parent:synth
       |vpiName:reset_i
       |vpiHighConn:
       \_ref_obj: (reset_i), line:66
         |vpiName:reset_i
         |vpiActual:
         \_logic_net: (reset_i), line:23, parent:work@bsg_mem_3r1w_sync
     |vpiPort:
     \_port: (w_v_i), parent:synth
       |vpiName:w_v_i
       |vpiHighConn:
       \_ref_obj: (w_v_i), line:67
         |vpiName:w_v_i
         |vpiActual:
         \_logic_net: (w_v_i), line:25, parent:work@bsg_mem_3r1w_sync
     |vpiPort:
     \_port: (w_addr_i), parent:synth
       |vpiName:w_addr_i
       |vpiHighConn:
       \_ref_obj: (w_addr_i), line:68
         |vpiName:w_addr_i
         |vpiActual:
         \_logic_net: (w_addr_i), line:26, parent:work@bsg_mem_3r1w_sync
     |vpiPort:
     \_port: (w_data_i), parent:synth
       |vpiName:w_data_i
       |vpiHighConn:
       \_ref_obj: (w_data_i), line:69
         |vpiName:w_data_i
         |vpiActual:
         \_logic_net: (w_data_i), line:27, parent:work@bsg_mem_3r1w_sync
     |vpiPort:
     \_port: (r0_v_i), parent:synth
       |vpiName:r0_v_i
       |vpiHighConn:
       \_ref_obj: (r0_v_i), line:70
         |vpiName:r0_v_i
         |vpiActual:
         \_logic_net: (r0_v_i), line:30, parent:work@bsg_mem_3r1w_sync
     |vpiPort:
     \_port: (r0_addr_i), parent:synth
       |vpiName:r0_addr_i
       |vpiHighConn:
       \_ref_obj: (r0_addr_i), line:71
         |vpiName:r0_addr_i
         |vpiActual:
         \_logic_net: (r0_addr_i), line:31, parent:work@bsg_mem_3r1w_sync
     |vpiPort:
     \_port: (r0_data_o), parent:synth
       |vpiName:r0_data_o
       |vpiHighConn:
       \_ref_obj: (r0_data_o), line:72
         |vpiName:r0_data_o
         |vpiActual:
         \_logic_net: (r0_data_o), line:32, parent:work@bsg_mem_3r1w_sync
     |vpiPort:
     \_port: (r1_v_i), parent:synth
       |vpiName:r1_v_i
       |vpiHighConn:
       \_ref_obj: (r1_v_i), line:73
         |vpiName:r1_v_i
         |vpiActual:
         \_logic_net: (r1_v_i), line:34, parent:work@bsg_mem_3r1w_sync
     |vpiPort:
     \_port: (r1_addr_i), parent:synth
       |vpiName:r1_addr_i
       |vpiHighConn:
       \_ref_obj: (r1_addr_i), line:74
         |vpiName:r1_addr_i
         |vpiActual:
         \_logic_net: (r1_addr_i), line:35, parent:work@bsg_mem_3r1w_sync
     |vpiPort:
     \_port: (r1_data_o), parent:synth
       |vpiName:r1_data_o
       |vpiHighConn:
       \_ref_obj: (r1_data_o), line:75
         |vpiName:r1_data_o
         |vpiActual:
         \_logic_net: (r1_data_o), line:36, parent:work@bsg_mem_3r1w_sync
     |vpiPort:
     \_port: (r2_v_i), parent:synth
       |vpiName:r2_v_i
       |vpiHighConn:
       \_ref_obj: (r2_v_i), line:76
         |vpiName:r2_v_i
         |vpiActual:
         \_logic_net: (r2_v_i), line:38, parent:work@bsg_mem_3r1w_sync
     |vpiPort:
     \_port: (r2_addr_i), parent:synth
       |vpiName:r2_addr_i
       |vpiHighConn:
       \_ref_obj: (r2_addr_i), line:77
         |vpiName:r2_addr_i
         |vpiActual:
         \_logic_net: (r2_addr_i), line:39, parent:work@bsg_mem_3r1w_sync
     |vpiPort:
     \_port: (r2_data_o), parent:synth
       |vpiName:r2_data_o
       |vpiHighConn:
       \_ref_obj: (r2_data_o), line:78
         |vpiName:r2_data_o
         |vpiActual:
         \_logic_net: (r2_data_o), line:40, parent:work@bsg_mem_3r1w_sync
     |vpiInstance:
     \_module: work@bsg_mem_3r1w_sync (work@bsg_mem_3r1w_sync), file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v</a>, line:14
   |vpiGenScopeArray:
   \_gen_scope_array: (genblk1), line:45, parent:work@bsg_mem_3r1w_sync
     |vpiName:genblk1
     |vpiFullName:work@bsg_mem_3r1w_sync.genblk1
     |vpiGenScope:
     \_gen_scope: , parent:genblk1
       |vpiFullName:work@bsg_mem_3r1w_sync.genblk1
       |vpiContAssign:
       \_cont_assign: , line:56
         |vpiRhs:
         \_ref_obj: (clk_i), line:56
           |vpiName:clk_i
           |vpiFullName:work@bsg_mem_3r1w_sync.genblk1.clk_i
         |vpiLhs:
         \_ref_obj: (clk_lo), line:56
           |vpiName:clk_lo
           |vpiFullName:work@bsg_mem_3r1w_sync.genblk1.clk_lo
   |vpiNet:
   \_logic_net: (clk_i), line:22, parent:work@bsg_mem_3r1w_sync
   |vpiNet:
   \_logic_net: (reset_i), line:23, parent:work@bsg_mem_3r1w_sync
   |vpiNet:
   \_logic_net: (w_v_i), line:25, parent:work@bsg_mem_3r1w_sync
   |vpiNet:
   \_logic_net: (w_addr_i), line:26, parent:work@bsg_mem_3r1w_sync
   |vpiNet:
   \_logic_net: (w_data_i), line:27, parent:work@bsg_mem_3r1w_sync
   |vpiNet:
   \_logic_net: (r0_v_i), line:30, parent:work@bsg_mem_3r1w_sync
   |vpiNet:
   \_logic_net: (r0_addr_i), line:31, parent:work@bsg_mem_3r1w_sync
   |vpiNet:
   \_logic_net: (r0_data_o), line:32, parent:work@bsg_mem_3r1w_sync
   |vpiNet:
   \_logic_net: (r1_v_i), line:34, parent:work@bsg_mem_3r1w_sync
   |vpiNet:
   \_logic_net: (r1_addr_i), line:35, parent:work@bsg_mem_3r1w_sync
   |vpiNet:
   \_logic_net: (r1_data_o), line:36, parent:work@bsg_mem_3r1w_sync
   |vpiNet:
   \_logic_net: (r2_v_i), line:38, parent:work@bsg_mem_3r1w_sync
   |vpiNet:
   \_logic_net: (r2_addr_i), line:39, parent:work@bsg_mem_3r1w_sync
   |vpiNet:
   \_logic_net: (r2_data_o), line:40, parent:work@bsg_mem_3r1w_sync
   |vpiNet:
   \_logic_net: (clk_lo), line:43, parent:work@bsg_mem_3r1w_sync
   |vpiParameter:
   \_parameter: (addr_width_lp), line:18
     |vpiName:addr_width_lp
     |INT:0
   |vpiParameter:
   \_parameter: (els_p), line:15
     |vpiName:els_p
     |INT:-1
   |vpiParameter:
   \_parameter: (enable_clock_gating_p), line:20
     |vpiName:enable_clock_gating_p
     |INT:0
   |vpiParameter:
   \_parameter: (harden_p), line:19
     |vpiName:harden_p
     |INT:0
   |vpiParameter:
   \_parameter: (read_write_same_addr_p), line:17
     |vpiName:read_write_same_addr_p
     |INT:0
   |vpiParameter:
   \_parameter: (width_p), line:14
     |vpiName:width_p
     |INT:-1
Object: \work_bsg_mem_3r1w_sync of type 3000
Object: \work_bsg_mem_3r1w_sync of type 32
Object: \clk_i of type 44
Object: \reset_i of type 44
Object: \w_v_i of type 44
Object: \w_addr_i of type 44
Object: \w_data_i of type 44
Object: \r0_v_i of type 44
Object: \r0_addr_i of type 44
Object: \r0_data_o of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \r1_v_i of type 44
Object: \r1_addr_i of type 44
Object: \r1_data_o of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \r2_v_i of type 44
Object: \r2_addr_i of type 44
Object: \r2_data_o of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \synth of type 32
Object: \clk_i of type 44
Object: \reset_i of type 44
Object: \w_v_i of type 44
Object: \w_addr_i of type 44
Object: \w_data_i of type 44
Object: \r0_v_i of type 44
Object: \r0_addr_i of type 44
Object: \r0_data_o of type 44
Object: \r1_v_i of type 44
Object: \r1_addr_i of type 44
Object: \r1_data_o of type 44
Object: \r2_v_i of type 44
Object: \r2_addr_i of type 44
Object: \r2_data_o of type 44
Object: \genblk1 of type 133
Object:  of type 134
Object:  of type 8
Object: \clk_lo of type 608
Object: \clk_i of type 608
Object: \addr_width_lp of type 41
Object: \els_p of type 41
Object: \enable_clock_gating_p of type 41
Object: \harden_p of type 41
Object: \read_write_same_addr_p of type 41
Object: \width_p of type 41
Object: \clk_i of type 36
Object: \reset_i of type 36
Object: \w_v_i of type 36
Object: \w_addr_i of type 36
Object: \w_data_i of type 36
Object: \r0_v_i of type 36
Object: \r0_addr_i of type 36
Object: \r0_data_o of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \r1_v_i of type 36
Object: \r1_addr_i of type 36
Object: \r1_data_o of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \r2_v_i of type 36
Object: \r2_addr_i of type 36
Object: \r2_data_o of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk_lo of type 36
Object: \work_bsg_mem_3r1w_sync of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk_lo of type 608
Object:  of type 22
Object: \w_v_i of type 608
Object:  of type 4
Object:  of type 665
ERROR: Encountered unhandled object type: 665

</pre>
</body>