<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title> Verilog HDL
 </title>
  
  <link rel="stylesheet" type="text/css" href="http://revectores.com/static/css/newsprint.css"> 
  <link rel="stylesheet" type="text/css" href="http://revectores.com/static/css/blog.css"> 
  <link rel="stylesheet" type="text/css" href="http://revectores.com/static/css/code.css"> 
  
</head>
<body>

<p><a href="../"><< digital_electronics</a></p>

<h1 id="verilog-hdl">Verilog HDL</h1>
<h3 id="introduction">Introduction</h3>
<p><strong>Hardware Description Language</strong>(HDL) is the language used to specify the behaviours of hardware. <strong>Field Programmable Gate Array</strong>(FPGA) is a type of programmable hardware, which uses <strong>VHDL</strong> as the description language.</p>
<p><strong>Synthesis</strong> Process: Converting HDL into the actual circuit gates. (translate the high-level language into the low-level)</p>
<h3 id="basic-structure-of-verilog">Basic Structure of Verilog</h3>
<ol type="1">
<li><p>Verilog is constructed by <strong>module</strong>,Â each module can be split into separate file. every module are specify by <code>module</code> and <code>endmodule</code>.</p></li>
<li><p>Each Verilog HDL only contains one <strong>top module</strong>.</p></li>
<li><p>Each module should defined the input and output ports. We specify IO ports then the internal implementation of it.</p></li>
<li><p>Time-relative parts store in the <code>always</code> block. Inside the <code>always</code> block can only register</p></li>
</ol>
<div class="sourceCode" id="cb1"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb1-1"><a href="#cb1-1" aria-hidden="true"></a><span class="co">// port definition</span></span>
<span id="cb1-2"><a href="#cb1-2" aria-hidden="true"></a><span class="kw">module</span> FenPin(clk_in, clk_out);</span>
<span id="cb1-3"><a href="#cb1-3" aria-hidden="true"></a>  <span class="co">// port description</span></span>
<span id="cb1-4"><a href="#cb1-4" aria-hidden="true"></a>  <span class="dt">input</span> clik_in;</span>
<span id="cb1-5"><a href="#cb1-5" aria-hidden="true"></a>  <span class="dt">output</span> clk_out;</span>
<span id="cb1-6"><a href="#cb1-6" aria-hidden="true"></a>  </span>
<span id="cb1-7"><a href="#cb1-7" aria-hidden="true"></a>  <span class="co">// variable assignment </span></span>
<span id="cb1-8"><a href="#cb1-8" aria-hidden="true"></a>  <span class="dt">reg</span> c_out = <span class="dv">0</span>;</span>
<span id="cb1-9"><a href="#cb1-9" aria-hidden="true"></a>  <span class="kw">assign</span> clk_out = c_cout;</span>
<span id="cb1-10"><a href="#cb1-10" aria-hidden="true"></a>  <span class="kw">always</span> @ (<span class="kw">posedge</span> clk_in)</span>
<span id="cb1-11"><a href="#cb1-11" aria-hidden="true"></a>    <span class="kw">begin</span></span>
<span id="cb1-12"><a href="#cb1-12" aria-hidden="true"></a>      c_out =~ c_out;</span>
<span id="cb1-13"><a href="#cb1-13" aria-hidden="true"></a>    <span class="kw">end</span></span>
<span id="cb1-14"><a href="#cb1-14" aria-hidden="true"></a><span class="kw">endmodule</span></span></code></pre></div>
<div class="sourceCode" id="cb2"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb2-1"><a href="#cb2-1" aria-hidden="true"></a><span class="kw">module</span> AND4(a,b,out);</span>
<span id="cb2-2"><a href="#cb2-2" aria-hidden="true"></a>  <span class="dt">output</span>[<span class="dv">3</span>:<span class="dv">0</span>] out;</span>
<span id="cb2-3"><a href="#cb2-3" aria-hidden="true"></a>  <span class="dt">input</span>[<span class="dv">3</span>:<span class="dv">0</span>] a,b;</span>
<span id="cb2-4"><a href="#cb2-4" aria-hidden="true"></a>  <span class="kw">assign</span> out = a&amp;b;</span>
<span id="cb2-5"><a href="#cb2-5" aria-hidden="true"></a><span class="kw">endmodule</span></span></code></pre></div>
<h3 id="data-type">Data Type</h3>
<p>Two data types included in Verilog, <code>Net</code> and <code>Variable</code>. The most important type is <code>wire</code> in <code>Net</code>, and <code>reg</code> in <code>Variable</code>.</p>
<h5 id="expression-of-number"># Expression of Number</h5>


</body>
<script id="MathJax-script" async src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js"></script>
</html>