// Seed: 1696949886
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_3;
  supply0 id_9;
  id_11 :
  assert property (@(posedge 1 < id_9) id_4)
  else;
endmodule
module module_1 (
    output tri0 id_0,
    input  wor  id_1
    , id_5,
    output tri1 id_2,
    input  tri  id_3
);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
