<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>opae_ifpga_hw_api.c source code [dpdk_18.05/drivers/raw/ifpga_rawdev/base/opae_ifpga_hw_api.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'dpdk_18.05/drivers/raw/ifpga_rawdev/base/opae_ifpga_hw_api.c'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>dpdk_18.05</a>/<a href='../../..'>drivers</a>/<a href='../..'>raw</a>/<a href='..'>ifpga_rawdev</a>/<a href='./'>base</a>/<a href='opae_ifpga_hw_api.c.html'>opae_ifpga_hw_api.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright(c) 2010-2018 Intel Corporation</i></td></tr>
<tr><th id="3">3</th><td><i> */</i></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#include <a href="opae_ifpga_hw_api.h.html">"opae_ifpga_hw_api.h"</a></u></td></tr>
<tr><th id="6">6</th><td><u>#include <a href="ifpga_api.h.html">"ifpga_api.h"</a></u></td></tr>
<tr><th id="7">7</th><td></td></tr>
<tr><th id="8">8</th><td><em>int</em> <dfn class="decl def fn" id="opae_manager_ifpga_get_prop" title='opae_manager_ifpga_get_prop' data-ref="opae_manager_ifpga_get_prop">opae_manager_ifpga_get_prop</dfn>(<b>struct</b> <a class="type" href="opae_hw_api.h.html#opae_manager" title='opae_manager' data-ref="opae_manager">opae_manager</a> *<dfn class="local col1 decl" id="1mgr" title='mgr' data-type='struct opae_manager *' data-ref="1mgr">mgr</dfn>,</td></tr>
<tr><th id="9">9</th><td>				<b>struct</b> <a class="type" href="opae_ifpga_hw_api.h.html#feature_prop" title='feature_prop' data-ref="feature_prop">feature_prop</a> *<dfn class="local col2 decl" id="2prop" title='prop' data-type='struct feature_prop *' data-ref="2prop">prop</dfn>)</td></tr>
<tr><th id="10">10</th><td>{</td></tr>
<tr><th id="11">11</th><td>	<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_fme_hw" title='ifpga_fme_hw' data-ref="ifpga_fme_hw">ifpga_fme_hw</a> *<dfn class="local col3 decl" id="3fme" title='fme' data-type='struct ifpga_fme_hw *' data-ref="3fme">fme</dfn>;</td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td>	<b>if</b> (!<a class="local col1 ref" href="#1mgr" title='mgr' data-ref="1mgr">mgr</a> || !<a class="local col1 ref" href="#1mgr" title='mgr' data-ref="1mgr">mgr</a>-&gt;<a class="ref field" href="opae_hw_api.h.html#opae_manager::data" title='opae_manager::data' data-ref="opae_manager::data">data</a>)</td></tr>
<tr><th id="14">14</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#25" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td>	<a class="local col3 ref" href="#3fme" title='fme' data-ref="3fme">fme</a> = <a class="local col1 ref" href="#1mgr" title='mgr' data-ref="1mgr">mgr</a>-&gt;<a class="ref field" href="opae_hw_api.h.html#opae_manager::data" title='opae_manager::data' data-ref="opae_manager::data">data</a>;</td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td>	<b>return</b> <a class="ref fn" href="ifpga_api.h.html#ifpga_get_prop" title='ifpga_get_prop' data-ref="ifpga_get_prop">ifpga_get_prop</a>(<a class="local col3 ref" href="#3fme" title='fme' data-ref="3fme">fme</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_fme_hw::parent" title='ifpga_fme_hw::parent' data-ref="ifpga_fme_hw::parent">parent</a>, <a class="macro" href="ifpga_defines.h.html#59" title="0x0" data-ref="_M/FEATURE_FIU_ID_FME">FEATURE_FIU_ID_FME</a>, <var>0</var>, <a class="local col2 ref" href="#2prop" title='prop' data-ref="2prop">prop</a>);</td></tr>
<tr><th id="19">19</th><td>}</td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><em>int</em> <dfn class="decl def fn" id="opae_manager_ifpga_set_prop" title='opae_manager_ifpga_set_prop' data-ref="opae_manager_ifpga_set_prop">opae_manager_ifpga_set_prop</dfn>(<b>struct</b> <a class="type" href="opae_hw_api.h.html#opae_manager" title='opae_manager' data-ref="opae_manager">opae_manager</a> *<dfn class="local col4 decl" id="4mgr" title='mgr' data-type='struct opae_manager *' data-ref="4mgr">mgr</dfn>,</td></tr>
<tr><th id="22">22</th><td>				<b>struct</b> <a class="type" href="opae_ifpga_hw_api.h.html#feature_prop" title='feature_prop' data-ref="feature_prop">feature_prop</a> *<dfn class="local col5 decl" id="5prop" title='prop' data-type='struct feature_prop *' data-ref="5prop">prop</dfn>)</td></tr>
<tr><th id="23">23</th><td>{</td></tr>
<tr><th id="24">24</th><td>	<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_fme_hw" title='ifpga_fme_hw' data-ref="ifpga_fme_hw">ifpga_fme_hw</a> *<dfn class="local col6 decl" id="6fme" title='fme' data-type='struct ifpga_fme_hw *' data-ref="6fme">fme</dfn>;</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td>	<b>if</b> (!<a class="local col4 ref" href="#4mgr" title='mgr' data-ref="4mgr">mgr</a> || !<a class="local col4 ref" href="#4mgr" title='mgr' data-ref="4mgr">mgr</a>-&gt;<a class="ref field" href="opae_hw_api.h.html#opae_manager::data" title='opae_manager::data' data-ref="opae_manager::data">data</a>)</td></tr>
<tr><th id="27">27</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#25" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td>	<a class="local col6 ref" href="#6fme" title='fme' data-ref="6fme">fme</a> = <a class="local col4 ref" href="#4mgr" title='mgr' data-ref="4mgr">mgr</a>-&gt;<a class="ref field" href="opae_hw_api.h.html#opae_manager::data" title='opae_manager::data' data-ref="opae_manager::data">data</a>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td>	<b>return</b> <a class="ref fn" href="ifpga_api.h.html#ifpga_set_prop" title='ifpga_set_prop' data-ref="ifpga_set_prop">ifpga_set_prop</a>(<a class="local col6 ref" href="#6fme" title='fme' data-ref="6fme">fme</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_fme_hw::parent" title='ifpga_fme_hw::parent' data-ref="ifpga_fme_hw::parent">parent</a>, <a class="macro" href="ifpga_defines.h.html#59" title="0x0" data-ref="_M/FEATURE_FIU_ID_FME">FEATURE_FIU_ID_FME</a>, <var>0</var>, <a class="local col5 ref" href="#5prop" title='prop' data-ref="5prop">prop</a>);</td></tr>
<tr><th id="32">32</th><td>}</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><em>int</em> <dfn class="decl def fn" id="opae_manager_ifpga_get_info" title='opae_manager_ifpga_get_info' data-ref="opae_manager_ifpga_get_info">opae_manager_ifpga_get_info</dfn>(<b>struct</b> <a class="type" href="opae_hw_api.h.html#opae_manager" title='opae_manager' data-ref="opae_manager">opae_manager</a> *<dfn class="local col7 decl" id="7mgr" title='mgr' data-type='struct opae_manager *' data-ref="7mgr">mgr</dfn>,</td></tr>
<tr><th id="35">35</th><td>				<b>struct</b> <a class="type" href="opae_ifpga_hw_api.h.html#fpga_fme_info" title='fpga_fme_info' data-ref="fpga_fme_info">fpga_fme_info</a> *<dfn class="local col8 decl" id="8fme_info" title='fme_info' data-type='struct fpga_fme_info *' data-ref="8fme_info">fme_info</dfn>)</td></tr>
<tr><th id="36">36</th><td>{</td></tr>
<tr><th id="37">37</th><td>	<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_fme_hw" title='ifpga_fme_hw' data-ref="ifpga_fme_hw">ifpga_fme_hw</a> *<dfn class="local col9 decl" id="9fme" title='fme' data-type='struct ifpga_fme_hw *' data-ref="9fme">fme</dfn>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td>	<b>if</b> (!<a class="local col7 ref" href="#7mgr" title='mgr' data-ref="7mgr">mgr</a> || !<a class="local col7 ref" href="#7mgr" title='mgr' data-ref="7mgr">mgr</a>-&gt;<a class="ref field" href="opae_hw_api.h.html#opae_manager::data" title='opae_manager::data' data-ref="opae_manager::data">data</a> || !<a class="local col8 ref" href="#8fme_info" title='fme_info' data-ref="8fme_info">fme_info</a>)</td></tr>
<tr><th id="40">40</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#25" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>	<a class="local col9 ref" href="#9fme" title='fme' data-ref="9fme">fme</a> = <a class="local col7 ref" href="#7mgr" title='mgr' data-ref="7mgr">mgr</a>-&gt;<a class="ref field" href="opae_hw_api.h.html#opae_manager::data" title='opae_manager::data' data-ref="opae_manager::data">data</a>;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#42" title="rte_spinlock_lock(&amp;fme-&gt;lock)" data-ref="_M/spinlock_lock">spinlock_lock</a>(&amp;<a class="local col9 ref" href="#9fme" title='fme' data-ref="9fme">fme</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_fme_hw::lock" title='ifpga_fme_hw::lock' data-ref="ifpga_fme_hw::lock">lock</a>);</td></tr>
<tr><th id="45">45</th><td>	<a class="local col8 ref" href="#8fme_info" title='fme_info' data-ref="8fme_info">fme_info</a>-&gt;<a class="ref field" href="opae_ifpga_hw_api.h.html#fpga_fme_info::capability" title='fpga_fme_info::capability' data-ref="fpga_fme_info::capability">capability</a> = <a class="local col9 ref" href="#9fme" title='fme' data-ref="9fme">fme</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_fme_hw::capability" title='ifpga_fme_hw::capability' data-ref="ifpga_fme_hw::capability">capability</a>;</td></tr>
<tr><th id="46">46</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#43" title="rte_spinlock_unlock(&amp;fme-&gt;lock)" data-ref="_M/spinlock_unlock">spinlock_unlock</a>(&amp;<a class="local col9 ref" href="#9fme" title='fme' data-ref="9fme">fme</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_fme_hw::lock" title='ifpga_fme_hw::lock' data-ref="ifpga_fme_hw::lock">lock</a>);</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="49">49</th><td>}</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><em>int</em> <dfn class="decl def fn" id="opae_manager_ifpga_set_err_irq" title='opae_manager_ifpga_set_err_irq' data-ref="opae_manager_ifpga_set_err_irq">opae_manager_ifpga_set_err_irq</dfn>(<b>struct</b> <a class="type" href="opae_hw_api.h.html#opae_manager" title='opae_manager' data-ref="opae_manager">opae_manager</a> *<dfn class="local col0 decl" id="10mgr" title='mgr' data-type='struct opae_manager *' data-ref="10mgr">mgr</dfn>,</td></tr>
<tr><th id="52">52</th><td>				   <b>struct</b> <a class="type" href="opae_ifpga_hw_api.h.html#fpga_fme_err_irq_set" title='fpga_fme_err_irq_set' data-ref="fpga_fme_err_irq_set">fpga_fme_err_irq_set</a> *<dfn class="local col1 decl" id="11err_irq_set" title='err_irq_set' data-type='struct fpga_fme_err_irq_set *' data-ref="11err_irq_set">err_irq_set</dfn>)</td></tr>
<tr><th id="53">53</th><td>{</td></tr>
<tr><th id="54">54</th><td>	<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_fme_hw" title='ifpga_fme_hw' data-ref="ifpga_fme_hw">ifpga_fme_hw</a> *<dfn class="local col2 decl" id="12fme" title='fme' data-type='struct ifpga_fme_hw *' data-ref="12fme">fme</dfn>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>	<b>if</b> (!<a class="local col0 ref" href="#10mgr" title='mgr' data-ref="10mgr">mgr</a> || !<a class="local col0 ref" href="#10mgr" title='mgr' data-ref="10mgr">mgr</a>-&gt;<a class="ref field" href="opae_hw_api.h.html#opae_manager::data" title='opae_manager::data' data-ref="opae_manager::data">data</a>)</td></tr>
<tr><th id="57">57</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#25" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>	<a class="local col2 ref" href="#12fme" title='fme' data-ref="12fme">fme</a> = <a class="local col0 ref" href="#10mgr" title='mgr' data-ref="10mgr">mgr</a>-&gt;<a class="ref field" href="opae_hw_api.h.html#opae_manager::data" title='opae_manager::data' data-ref="opae_manager::data">data</a>;</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>	<b>return</b> <a class="ref fn" href="ifpga_api.h.html#ifpga_set_irq" title='ifpga_set_irq' data-ref="ifpga_set_irq">ifpga_set_irq</a>(<a class="local col2 ref" href="#12fme" title='fme' data-ref="12fme">fme</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_fme_hw::parent" title='ifpga_fme_hw::parent' data-ref="ifpga_fme_hw::parent">parent</a>, <a class="macro" href="ifpga_defines.h.html#59" title="0x0" data-ref="_M/FEATURE_FIU_ID_FME">FEATURE_FIU_ID_FME</a>, <var>0</var>,</td></tr>
<tr><th id="62">62</th><td>			     <a class="macro" href="opae_ifpga_hw_api.h.html#29" title="0x4" data-ref="_M/IFPGA_FME_FEATURE_ID_GLOBAL_ERR">IFPGA_FME_FEATURE_ID_GLOBAL_ERR</a>, <a class="local col1 ref" href="#11err_irq_set" title='err_irq_set' data-ref="11err_irq_set">err_irq_set</a>);</td></tr>
<tr><th id="63">63</th><td>}</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><em>int</em> <dfn class="decl def fn" id="opae_bridge_ifpga_get_prop" title='opae_bridge_ifpga_get_prop' data-ref="opae_bridge_ifpga_get_prop">opae_bridge_ifpga_get_prop</dfn>(<b>struct</b> <a class="type" href="opae_hw_api.h.html#opae_bridge" title='opae_bridge' data-ref="opae_bridge">opae_bridge</a> *<dfn class="local col3 decl" id="13br" title='br' data-type='struct opae_bridge *' data-ref="13br">br</dfn>,</td></tr>
<tr><th id="66">66</th><td>			       <b>struct</b> <a class="type" href="opae_ifpga_hw_api.h.html#feature_prop" title='feature_prop' data-ref="feature_prop">feature_prop</a> *<dfn class="local col4 decl" id="14prop" title='prop' data-type='struct feature_prop *' data-ref="14prop">prop</dfn>)</td></tr>
<tr><th id="67">67</th><td>{</td></tr>
<tr><th id="68">68</th><td>	<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col5 decl" id="15port" title='port' data-type='struct ifpga_port_hw *' data-ref="15port">port</dfn>;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>	<b>if</b> (!<a class="local col3 ref" href="#13br" title='br' data-ref="13br">br</a> || !<a class="local col3 ref" href="#13br" title='br' data-ref="13br">br</a>-&gt;<a class="ref field" href="opae_hw_api.h.html#opae_bridge::data" title='opae_bridge::data' data-ref="opae_bridge::data">data</a>)</td></tr>
<tr><th id="71">71</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#25" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>	<a class="local col5 ref" href="#15port" title='port' data-ref="15port">port</a> = <a class="local col3 ref" href="#13br" title='br' data-ref="13br">br</a>-&gt;<a class="ref field" href="opae_hw_api.h.html#opae_bridge::data" title='opae_bridge::data' data-ref="opae_bridge::data">data</a>;</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>	<b>return</b> <a class="ref fn" href="ifpga_api.h.html#ifpga_get_prop" title='ifpga_get_prop' data-ref="ifpga_get_prop">ifpga_get_prop</a>(<a class="local col5 ref" href="#15port" title='port' data-ref="15port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::parent" title='ifpga_port_hw::parent' data-ref="ifpga_port_hw::parent">parent</a>, <a class="macro" href="ifpga_defines.h.html#60" title="0x1" data-ref="_M/FEATURE_FIU_ID_PORT">FEATURE_FIU_ID_PORT</a>,</td></tr>
<tr><th id="76">76</th><td>			      <a class="local col5 ref" href="#15port" title='port' data-ref="15port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::port_id" title='ifpga_port_hw::port_id' data-ref="ifpga_port_hw::port_id">port_id</a>, <a class="local col4 ref" href="#14prop" title='prop' data-ref="14prop">prop</a>);</td></tr>
<tr><th id="77">77</th><td>}</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><em>int</em> <dfn class="decl def fn" id="opae_bridge_ifpga_set_prop" title='opae_bridge_ifpga_set_prop' data-ref="opae_bridge_ifpga_set_prop">opae_bridge_ifpga_set_prop</dfn>(<b>struct</b> <a class="type" href="opae_hw_api.h.html#opae_bridge" title='opae_bridge' data-ref="opae_bridge">opae_bridge</a> *<dfn class="local col6 decl" id="16br" title='br' data-type='struct opae_bridge *' data-ref="16br">br</dfn>,</td></tr>
<tr><th id="80">80</th><td>			       <b>struct</b> <a class="type" href="opae_ifpga_hw_api.h.html#feature_prop" title='feature_prop' data-ref="feature_prop">feature_prop</a> *<dfn class="local col7 decl" id="17prop" title='prop' data-type='struct feature_prop *' data-ref="17prop">prop</dfn>)</td></tr>
<tr><th id="81">81</th><td>{</td></tr>
<tr><th id="82">82</th><td>	<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col8 decl" id="18port" title='port' data-type='struct ifpga_port_hw *' data-ref="18port">port</dfn>;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>	<b>if</b> (!<a class="local col6 ref" href="#16br" title='br' data-ref="16br">br</a> || !<a class="local col6 ref" href="#16br" title='br' data-ref="16br">br</a>-&gt;<a class="ref field" href="opae_hw_api.h.html#opae_bridge::data" title='opae_bridge::data' data-ref="opae_bridge::data">data</a>)</td></tr>
<tr><th id="85">85</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#25" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>	<a class="local col8 ref" href="#18port" title='port' data-ref="18port">port</a> = <a class="local col6 ref" href="#16br" title='br' data-ref="16br">br</a>-&gt;<a class="ref field" href="opae_hw_api.h.html#opae_bridge::data" title='opae_bridge::data' data-ref="opae_bridge::data">data</a>;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>	<b>return</b> <a class="ref fn" href="ifpga_api.h.html#ifpga_set_prop" title='ifpga_set_prop' data-ref="ifpga_set_prop">ifpga_set_prop</a>(<a class="local col8 ref" href="#18port" title='port' data-ref="18port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::parent" title='ifpga_port_hw::parent' data-ref="ifpga_port_hw::parent">parent</a>, <a class="macro" href="ifpga_defines.h.html#60" title="0x1" data-ref="_M/FEATURE_FIU_ID_PORT">FEATURE_FIU_ID_PORT</a>,</td></tr>
<tr><th id="90">90</th><td>			      <a class="local col8 ref" href="#18port" title='port' data-ref="18port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::port_id" title='ifpga_port_hw::port_id' data-ref="ifpga_port_hw::port_id">port_id</a>, <a class="local col7 ref" href="#17prop" title='prop' data-ref="17prop">prop</a>);</td></tr>
<tr><th id="91">91</th><td>}</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><em>int</em> <dfn class="decl def fn" id="opae_bridge_ifpga_get_info" title='opae_bridge_ifpga_get_info' data-ref="opae_bridge_ifpga_get_info">opae_bridge_ifpga_get_info</dfn>(<b>struct</b> <a class="type" href="opae_hw_api.h.html#opae_bridge" title='opae_bridge' data-ref="opae_bridge">opae_bridge</a> *<dfn class="local col9 decl" id="19br" title='br' data-type='struct opae_bridge *' data-ref="19br">br</dfn>,</td></tr>
<tr><th id="94">94</th><td>			       <b>struct</b> <a class="type" href="opae_ifpga_hw_api.h.html#fpga_port_info" title='fpga_port_info' data-ref="fpga_port_info">fpga_port_info</a> *<dfn class="local col0 decl" id="20port_info" title='port_info' data-type='struct fpga_port_info *' data-ref="20port_info">port_info</dfn>)</td></tr>
<tr><th id="95">95</th><td>{</td></tr>
<tr><th id="96">96</th><td>	<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col1 decl" id="21port" title='port' data-type='struct ifpga_port_hw *' data-ref="21port">port</dfn>;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>	<b>if</b> (!<a class="local col9 ref" href="#19br" title='br' data-ref="19br">br</a> || !<a class="local col9 ref" href="#19br" title='br' data-ref="19br">br</a>-&gt;<a class="ref field" href="opae_hw_api.h.html#opae_bridge::data" title='opae_bridge::data' data-ref="opae_bridge::data">data</a> || !<a class="local col0 ref" href="#20port_info" title='port_info' data-ref="20port_info">port_info</a>)</td></tr>
<tr><th id="99">99</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#25" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>	<a class="local col1 ref" href="#21port" title='port' data-ref="21port">port</a> = <a class="local col9 ref" href="#19br" title='br' data-ref="19br">br</a>-&gt;<a class="ref field" href="opae_hw_api.h.html#opae_bridge::data" title='opae_bridge::data' data-ref="opae_bridge::data">data</a>;</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#42" title="rte_spinlock_lock(&amp;port-&gt;lock)" data-ref="_M/spinlock_lock">spinlock_lock</a>(&amp;<a class="local col1 ref" href="#21port" title='port' data-ref="21port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="104">104</th><td>	<a class="local col0 ref" href="#20port_info" title='port_info' data-ref="20port_info">port_info</a>-&gt;<a class="ref field" href="opae_ifpga_hw_api.h.html#fpga_port_info::capability" title='fpga_port_info::capability' data-ref="fpga_port_info::capability">capability</a> = <a class="local col1 ref" href="#21port" title='port' data-ref="21port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::capability" title='ifpga_port_hw::capability' data-ref="ifpga_port_hw::capability">capability</a>;</td></tr>
<tr><th id="105">105</th><td>	<a class="local col0 ref" href="#20port_info" title='port_info' data-ref="20port_info">port_info</a>-&gt;<a class="ref field" href="opae_ifpga_hw_api.h.html#fpga_port_info::num_uafu_irqs" title='fpga_port_info::num_uafu_irqs' data-ref="fpga_port_info::num_uafu_irqs">num_uafu_irqs</a> = <a class="local col1 ref" href="#21port" title='port' data-ref="21port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::num_uafu_irqs" title='ifpga_port_hw::num_uafu_irqs' data-ref="ifpga_port_hw::num_uafu_irqs">num_uafu_irqs</a>;</td></tr>
<tr><th id="106">106</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#43" title="rte_spinlock_unlock(&amp;port-&gt;lock)" data-ref="_M/spinlock_unlock">spinlock_unlock</a>(&amp;<a class="local col1 ref" href="#21port" title='port' data-ref="21port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="109">109</th><td>}</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><em>int</em> <dfn class="decl def fn" id="opae_bridge_ifpga_get_region_info" title='opae_bridge_ifpga_get_region_info' data-ref="opae_bridge_ifpga_get_region_info">opae_bridge_ifpga_get_region_info</dfn>(<b>struct</b> <a class="type" href="opae_hw_api.h.html#opae_bridge" title='opae_bridge' data-ref="opae_bridge">opae_bridge</a> *<dfn class="local col2 decl" id="22br" title='br' data-type='struct opae_bridge *' data-ref="22br">br</dfn>,</td></tr>
<tr><th id="112">112</th><td>				      <b>struct</b> <a class="type" href="opae_ifpga_hw_api.h.html#fpga_port_region_info" title='fpga_port_region_info' data-ref="fpga_port_region_info">fpga_port_region_info</a> *<dfn class="local col3 decl" id="23info" title='info' data-type='struct fpga_port_region_info *' data-ref="23info">info</dfn>)</td></tr>
<tr><th id="113">113</th><td>{</td></tr>
<tr><th id="114">114</th><td>	<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col4 decl" id="24port" title='port' data-type='struct ifpga_port_hw *' data-ref="24port">port</dfn>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>	<b>if</b> (!<a class="local col2 ref" href="#22br" title='br' data-ref="22br">br</a> || !<a class="local col2 ref" href="#22br" title='br' data-ref="22br">br</a>-&gt;<a class="ref field" href="opae_hw_api.h.html#opae_bridge::data" title='opae_bridge::data' data-ref="opae_bridge::data">data</a> || !<a class="local col3 ref" href="#23info" title='info' data-ref="23info">info</a>)</td></tr>
<tr><th id="117">117</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#25" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>	<i>/* Only support STP region now */</i></td></tr>
<tr><th id="120">120</th><td>	<b>if</b> (<a class="local col3 ref" href="#23info" title='info' data-ref="23info">info</a>-&gt;<a class="ref field" href="opae_ifpga_hw_api.h.html#fpga_port_region_info::index" title='fpga_port_region_info::index' data-ref="fpga_port_region_info::index">index</a> != <a class="macro" href="opae_ifpga_hw_api.h.html#263" title="(1 &lt;&lt; 1)" data-ref="_M/PORT_REGION_INDEX_STP">PORT_REGION_INDEX_STP</a>)</td></tr>
<tr><th id="121">121</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#25" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>	<a class="local col4 ref" href="#24port" title='port' data-ref="24port">port</a> = <a class="local col2 ref" href="#22br" title='br' data-ref="22br">br</a>-&gt;<a class="ref field" href="opae_hw_api.h.html#opae_bridge::data" title='opae_bridge::data' data-ref="opae_bridge::data">data</a>;</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#42" title="rte_spinlock_lock(&amp;port-&gt;lock)" data-ref="_M/spinlock_lock">spinlock_lock</a>(&amp;<a class="local col4 ref" href="#24port" title='port' data-ref="24port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="126">126</th><td>	<a class="local col3 ref" href="#23info" title='info' data-ref="23info">info</a>-&gt;<a class="ref field" href="opae_ifpga_hw_api.h.html#fpga_port_region_info::addr" title='fpga_port_region_info::addr' data-ref="fpga_port_region_info::addr">addr</a> = <a class="local col4 ref" href="#24port" title='port' data-ref="24port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::stp_addr" title='ifpga_port_hw::stp_addr' data-ref="ifpga_port_hw::stp_addr">stp_addr</a>;</td></tr>
<tr><th id="127">127</th><td>	<a class="local col3 ref" href="#23info" title='info' data-ref="23info">info</a>-&gt;<a class="ref field" href="opae_ifpga_hw_api.h.html#fpga_port_region_info::size" title='fpga_port_region_info::size' data-ref="fpga_port_region_info::size">size</a> = <a class="local col4 ref" href="#24port" title='port' data-ref="24port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::stp_size" title='ifpga_port_hw::stp_size' data-ref="ifpga_port_hw::stp_size">stp_size</a>;</td></tr>
<tr><th id="128">128</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#43" title="rte_spinlock_unlock(&amp;port-&gt;lock)" data-ref="_M/spinlock_unlock">spinlock_unlock</a>(&amp;<a class="local col4 ref" href="#24port" title='port' data-ref="24port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="131">131</th><td>}</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><em>int</em> <dfn class="decl def fn" id="opae_bridge_ifpga_set_err_irq" title='opae_bridge_ifpga_set_err_irq' data-ref="opae_bridge_ifpga_set_err_irq">opae_bridge_ifpga_set_err_irq</dfn>(<b>struct</b> <a class="type" href="opae_hw_api.h.html#opae_bridge" title='opae_bridge' data-ref="opae_bridge">opae_bridge</a> *<dfn class="local col5 decl" id="25br" title='br' data-type='struct opae_bridge *' data-ref="25br">br</dfn>,</td></tr>
<tr><th id="134">134</th><td>				  <b>struct</b> <a class="type" href="opae_ifpga_hw_api.h.html#fpga_port_err_irq_set" title='fpga_port_err_irq_set' data-ref="fpga_port_err_irq_set">fpga_port_err_irq_set</a> *<dfn class="local col6 decl" id="26err_irq_set" title='err_irq_set' data-type='struct fpga_port_err_irq_set *' data-ref="26err_irq_set">err_irq_set</dfn>)</td></tr>
<tr><th id="135">135</th><td>{</td></tr>
<tr><th id="136">136</th><td>	<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col7 decl" id="27port" title='port' data-type='struct ifpga_port_hw *' data-ref="27port">port</dfn>;</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>	<b>if</b> (!<a class="local col5 ref" href="#25br" title='br' data-ref="25br">br</a> || !<a class="local col5 ref" href="#25br" title='br' data-ref="25br">br</a>-&gt;<a class="ref field" href="opae_hw_api.h.html#opae_bridge::data" title='opae_bridge::data' data-ref="opae_bridge::data">data</a>)</td></tr>
<tr><th id="139">139</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#25" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>	<a class="local col7 ref" href="#27port" title='port' data-ref="27port">port</a> = <a class="local col5 ref" href="#25br" title='br' data-ref="25br">br</a>-&gt;<a class="ref field" href="opae_hw_api.h.html#opae_bridge::data" title='opae_bridge::data' data-ref="opae_bridge::data">data</a>;</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>	<b>return</b> <a class="ref fn" href="ifpga_api.h.html#ifpga_set_irq" title='ifpga_set_irq' data-ref="ifpga_set_irq">ifpga_set_irq</a>(<a class="local col7 ref" href="#27port" title='port' data-ref="27port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::parent" title='ifpga_port_hw::parent' data-ref="ifpga_port_hw::parent">parent</a>, <a class="macro" href="ifpga_defines.h.html#60" title="0x1" data-ref="_M/FEATURE_FIU_ID_PORT">FEATURE_FIU_ID_PORT</a>, <a class="local col7 ref" href="#27port" title='port' data-ref="27port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::port_id" title='ifpga_port_hw::port_id' data-ref="ifpga_port_hw::port_id">port_id</a>,</td></tr>
<tr><th id="144">144</th><td>			     <a class="macro" href="opae_ifpga_hw_api.h.html#36" title="0x10" data-ref="_M/IFPGA_PORT_FEATURE_ID_ERROR">IFPGA_PORT_FEATURE_ID_ERROR</a>, <a class="local col6 ref" href="#26err_irq_set" title='err_irq_set' data-ref="26err_irq_set">err_irq_set</a>);</td></tr>
<tr><th id="145">145</th><td>}</td></tr>
<tr><th id="146">146</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2018-Jul-25</em> from project dpdk_18.05 revision <em>18.05</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
