INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/raw_to_fix16_14.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'raw_to_fix16_14'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sim_1/new/tb_raw_to_fix16_14.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_raw_to_fix16_14'
