import{_ as o}from"./plugin-vue_export-helper-DlAUqK2U.js";import{c as r,a as e,o as i}from"./app-CTeeeNPl.js";const a={};function n(l,t){return i(),r("div",null,t[0]||(t[0]=[e("h1",{id:"verilog",tabindex:"-1"},[e("a",{class:"header-anchor",href:"#verilog"},[e("span",null,"Verilog")])],-1),e("p",null,"会出一些Verilog的题, 还会考一些画各种奇奇怪怪框图的题 除了作业以外, 还需要复习较多概念,是相对较难拿分的一门课",-1)]))}const p=o(a,[["render",n],["__file","现代信号处理电路设计（Verilog）.html.vue"]]),E=JSON.parse('{"path":"/courses/SECE/junior/%E7%8E%B0%E4%BB%A3%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1%EF%BC%88Verilog%EF%BC%89.html","title":"Verilog","lang":"zh-CN","frontmatter":{"description":"Verilog 会出一些Verilog的题, 还会考一些画各种奇奇怪怪框图的题 除了作业以外, 还需要复习较多概念,是相对较难拿分的一门课","head":[["meta",{"property":"og:url","content":"https://redem-cat.github.io/Survive-SYSU-SECE-Manual/courses/SECE/junior/%E7%8E%B0%E4%BB%A3%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1%EF%BC%88Verilog%EF%BC%89.html"}],["meta",{"property":"og:site_name","content":"中山大学本科生自救指南(电通版)"}],["meta",{"property":"og:title","content":"Verilog"}],["meta",{"property":"og:description","content":"Verilog 会出一些Verilog的题, 还会考一些画各种奇奇怪怪框图的题 除了作业以外, 还需要复习较多概念,是相对较难拿分的一门课"}],["meta",{"property":"og:type","content":"article"}],["meta",{"property":"og:locale","content":"zh-CN"}],["meta",{"property":"og:updated_time","content":"2025-11-22T07:18:46.000Z"}],["meta",{"property":"article:modified_time","content":"2025-11-22T07:18:46.000Z"}],["script",{"type":"application/ld+json"},"{\\"@context\\":\\"https://schema.org\\",\\"@type\\":\\"Article\\",\\"headline\\":\\"Verilog\\",\\"image\\":[\\"\\"],\\"dateModified\\":\\"2025-11-22T07:18:46.000Z\\",\\"author\\":[{\\"@type\\":\\"Person\\",\\"name\\":\\"Redem-cat\\",\\"url\\":\\"https://github.com/Redem-cat\\",\\"email\\":\\"1323746368@qq.com\\"}]}"]]},"headers":[],"git":{"createdTime":1754497309000,"updatedTime":1763795926000,"contributors":[{"name":"LiuZongqi","username":"LiuZongqi","email":"1323746368@qq.com","commits":3,"url":"https://github.com/LiuZongqi"}]},"readingTime":{"minutes":0.17,"words":50},"filePathRelative":"courses/SECE/junior/现代信号处理电路设计（Verilog）.md","localizedDate":"2025年8月6日","autoDesc":true,"excerpt":"\\n<p>会出一些Verilog的题, 还会考一些画各种奇奇怪怪框图的题\\n除了作业以外, 还需要复习较多概念,是相对较难拿分的一门课</p>\\n"}');export{p as comp,E as data};
