

================================================================
== Vitis HLS Report for 'atax_Pipeline_lp1_lp2'
================================================================
* Date:           Mon Dec  2 12:52:38 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16391|    16391|  0.164 ms|  0.164 ms|  16391|  16391|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp1_lp2  |    16389|    16389|        22|         16|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 16, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/atax.c:5]   --->   Operation 25 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [src/atax.c:5]   --->   Operation 26 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 28 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 0, i7 %i_1" [src/atax.c:5]   --->   Operation 30 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 0, i7 %j" [src/atax.c:5]   --->   Operation 31 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc37"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 0, void %new.latch.for.inc37.split, i1 1, void %newFuncRoot"   --->   Operation 33 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [src/atax.c:20]   --->   Operation 34 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln20 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [src/atax.c:20]   --->   Operation 35 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%add_ln20_1 = add i11 %indvar_flatten_load, i11 1" [src/atax.c:20]   --->   Operation 36 'add' 'add_ln20_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc40, void %for.inc61.preheader.exitStub" [src/atax.c:20]   --->   Operation 37 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [src/atax.c:5]   --->   Operation 38 'load' 'j_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i_1_load = load i7 %i_1" [src/atax.c:20]   --->   Operation 39 'load' 'i_1_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.77ns)   --->   "%add_ln20 = add i7 %i_1_load, i7 1" [src/atax.c:20]   --->   Operation 40 'add' 'add_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp1_lp2_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [src/atax.c:21]   --->   Operation 43 'bitselect' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.28ns)   --->   "%or_ln5 = or i1 %first_iter_0, i1 %tmp" [src/atax.c:5]   --->   Operation 44 'or' 'or_ln5' <Predicate = (!icmp_ln20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.36ns)   --->   "%select_ln5 = select i1 %tmp, i7 0, i7 %j_load" [src/atax.c:5]   --->   Operation 45 'select' 'select_ln5' <Predicate = (!icmp_ln20)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.36ns)   --->   "%select_ln20 = select i1 %tmp, i7 %add_ln20, i7 %i_1_load" [src/atax.c:20]   --->   Operation 46 'select' 'select_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i7 %select_ln20" [src/atax.c:20]   --->   Operation 47 'trunc' 'trunc_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i7 %select_ln20" [src/atax.c:20]   --->   Operation 48 'zext' 'zext_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %zext_ln20" [src/atax.c:20]   --->   Operation 49 'getelementptr' 'tmp1_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %or_ln5, void %for.inc37.split, void %for.first.iter.for.inc37" [src/atax.c:21]   --->   Operation 50 'br' 'br_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (1.23ns)   --->   "%arrayidx28_promoted = load i6 %tmp1_addr" [src/atax.c:22]   --->   Operation 51 'load' 'arrayidx28_promoted' <Predicate = (!icmp_ln20 & or_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%lshr_ln5_2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln5, i32 1, i32 5" [src/atax.c:5]   --->   Operation 52 'partselect' 'lshr_ln5_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i5 %lshr_ln5_2" [src/atax.c:5]   --->   Operation 53 'zext' 'zext_ln5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln20, i5 %lshr_ln5_2" [src/atax.c:22]   --->   Operation 54 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i11 %tmp_3" [src/atax.c:22]   --->   Operation 55 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln22_1" [src/atax.c:22]   --->   Operation 56 'getelementptr' 'buff_A_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln22_1" [src/atax.c:22]   --->   Operation 57 'getelementptr' 'buff_A_1_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/atax.c:22]   --->   Operation 58 'load' 'buff_A_load' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%buff_x_addr = getelementptr i32 %buff_x, i64 0, i64 %zext_ln5" [src/atax.c:22]   --->   Operation 59 'getelementptr' 'buff_x_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (1.23ns)   --->   "%buff_x_load = load i5 %buff_x_addr" [src/atax.c:22]   --->   Operation 60 'load' 'buff_x_load' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 61 [2/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/atax.c:22]   --->   Operation 61 'load' 'buff_A_1_load' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%buff_x_1_addr = getelementptr i32 %buff_x_1, i64 0, i64 %zext_ln5" [src/atax.c:22]   --->   Operation 62 'getelementptr' 'buff_x_1_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (1.23ns)   --->   "%buff_x_1_load = load i5 %buff_x_1_addr" [src/atax.c:22]   --->   Operation 63 'load' 'buff_x_1_load' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%or_ln22 = or i5 %lshr_ln5_2, i5 1" [src/atax.c:22]   --->   Operation 64 'or' 'or_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i5 %or_ln22" [src/atax.c:22]   --->   Operation 65 'zext' 'zext_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln20, i5 %or_ln22" [src/atax.c:22]   --->   Operation 66 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i11 %tmp_4" [src/atax.c:22]   --->   Operation 67 'zext' 'zext_ln22_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%buff_A_addr_1 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln22_2" [src/atax.c:22]   --->   Operation 68 'getelementptr' 'buff_A_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%buff_A_1_addr_1 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln22_2" [src/atax.c:22]   --->   Operation 69 'getelementptr' 'buff_A_1_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (1.23ns)   --->   "%buff_A_load_1 = load i11 %buff_A_addr_1" [src/atax.c:22]   --->   Operation 70 'load' 'buff_A_load_1' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%buff_x_addr_1 = getelementptr i32 %buff_x, i64 0, i64 %zext_ln22" [src/atax.c:22]   --->   Operation 71 'getelementptr' 'buff_x_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (1.23ns)   --->   "%buff_x_load_1 = load i5 %buff_x_addr_1" [src/atax.c:22]   --->   Operation 72 'load' 'buff_x_load_1' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 73 [2/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i11 %buff_A_1_addr_1" [src/atax.c:22]   --->   Operation 73 'load' 'buff_A_1_load_1' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%buff_x_1_addr_1 = getelementptr i32 %buff_x_1, i64 0, i64 %zext_ln22" [src/atax.c:22]   --->   Operation 74 'getelementptr' 'buff_x_1_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (1.23ns)   --->   "%buff_x_1_load_1 = load i5 %buff_x_1_addr_1" [src/atax.c:22]   --->   Operation 75 'load' 'buff_x_1_load_1' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln20 = store i11 %add_ln20_1, i11 %indvar_flatten" [src/atax.c:20]   --->   Operation 76 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 %select_ln20, i7 %i_1" [src/atax.c:5]   --->   Operation 77 'store' 'store_ln5' <Predicate = (!icmp_ln20)> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.inc37" [src/atax.c:21]   --->   Operation 78 'br' 'br_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 79 [1/2] (1.23ns)   --->   "%arrayidx28_promoted = load i6 %tmp1_addr" [src/atax.c:22]   --->   Operation 79 'load' 'arrayidx28_promoted' <Predicate = (!icmp_ln20 & or_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 80 [1/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/atax.c:22]   --->   Operation 80 'load' 'buff_A_load' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 81 [1/2] (1.23ns)   --->   "%buff_x_load = load i5 %buff_x_addr" [src/atax.c:22]   --->   Operation 81 'load' 'buff_x_load' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 82 [1/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/atax.c:22]   --->   Operation 82 'load' 'buff_A_1_load' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 83 [1/2] (1.23ns)   --->   "%buff_x_1_load = load i5 %buff_x_1_addr" [src/atax.c:22]   --->   Operation 83 'load' 'buff_x_1_load' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 84 [1/2] (1.23ns)   --->   "%buff_A_load_1 = load i11 %buff_A_addr_1" [src/atax.c:22]   --->   Operation 84 'load' 'buff_A_load_1' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 85 [1/2] (1.23ns)   --->   "%buff_x_load_1 = load i5 %buff_x_addr_1" [src/atax.c:22]   --->   Operation 85 'load' 'buff_x_load_1' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 86 [1/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i11 %buff_A_1_addr_1" [src/atax.c:22]   --->   Operation 86 'load' 'buff_A_1_load_1' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 87 [1/2] (1.23ns)   --->   "%buff_x_1_load_1 = load i5 %buff_x_1_addr_1" [src/atax.c:22]   --->   Operation 87 'load' 'buff_x_1_load_1' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 88 [3/3] (7.01ns)   --->   "%mul = fmul i32 %buff_A_load, i32 %buff_x_load" [src/atax.c:22]   --->   Operation 88 'fmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 89 [2/3] (7.01ns)   --->   "%mul = fmul i32 %buff_A_load, i32 %buff_x_load" [src/atax.c:22]   --->   Operation 89 'fmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [3/3] (7.01ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %buff_x_1_load" [src/atax.c:22]   --->   Operation 90 'fmul' 'mul_1' <Predicate = (!icmp_ln20)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln22 = store i32 %arrayidx28_promoted, i32 %empty" [src/atax.c:22]   --->   Operation 91 'store' 'store_ln22' <Predicate = (!icmp_ln20 & or_ln5)> <Delay = 0.42>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.inc37.split" [src/atax.c:21]   --->   Operation 92 'br' 'br_ln21' <Predicate = (!icmp_ln20 & or_ln5)> <Delay = 0.00>
ST_5 : Operation 93 [1/3] (7.01ns)   --->   "%mul = fmul i32 %buff_A_load, i32 %buff_x_load" [src/atax.c:22]   --->   Operation 93 'fmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %buff_x_1_load" [src/atax.c:22]   --->   Operation 94 'fmul' 'mul_1' <Predicate = (!icmp_ln20)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [3/3] (7.01ns)   --->   "%mul_2 = fmul i32 %buff_A_load_1, i32 %buff_x_load_1" [src/atax.c:22]   --->   Operation 95 'fmul' 'mul_2' <Predicate = (!icmp_ln20)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [src/atax.c:22]   --->   Operation 96 'load' 'p_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 97 [4/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/atax.c:22]   --->   Operation 97 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %buff_x_1_load" [src/atax.c:22]   --->   Operation 98 'fmul' 'mul_1' <Predicate = (!icmp_ln20)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %buff_A_load_1, i32 %buff_x_load_1" [src/atax.c:22]   --->   Operation 99 'fmul' 'mul_2' <Predicate = (!icmp_ln20)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [3/3] (7.01ns)   --->   "%mul_3 = fmul i32 %buff_A_1_load_1, i32 %buff_x_1_load_1" [src/atax.c:22]   --->   Operation 100 'fmul' 'mul_3' <Predicate = (!icmp_ln20)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 127 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 101 [3/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/atax.c:22]   --->   Operation 101 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %buff_A_load_1, i32 %buff_x_load_1" [src/atax.c:22]   --->   Operation 102 'fmul' 'mul_2' <Predicate = (!icmp_ln20)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %buff_A_1_load_1, i32 %buff_x_1_load_1" [src/atax.c:22]   --->   Operation 103 'fmul' 'mul_3' <Predicate = (!icmp_ln20)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 104 [2/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/atax.c:22]   --->   Operation 104 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %buff_A_1_load_1, i32 %buff_x_1_load_1" [src/atax.c:22]   --->   Operation 105 'fmul' 'mul_3' <Predicate = (!icmp_ln20)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 106 [1/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/atax.c:22]   --->   Operation 106 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 107 [4/4] (6.43ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [src/atax.c:22]   --->   Operation 107 'fadd' 'add_1' <Predicate = (!icmp_ln20)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 108 [3/4] (6.43ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [src/atax.c:22]   --->   Operation 108 'fadd' 'add_1' <Predicate = (!icmp_ln20)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 109 [2/4] (6.43ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [src/atax.c:22]   --->   Operation 109 'fadd' 'add_1' <Predicate = (!icmp_ln20)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 110 [1/4] (6.43ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [src/atax.c:22]   --->   Operation 110 'fadd' 'add_1' <Predicate = (!icmp_ln20)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 111 [4/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [src/atax.c:22]   --->   Operation 111 'fadd' 'add_2' <Predicate = (!icmp_ln20)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 112 [3/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [src/atax.c:22]   --->   Operation 112 'fadd' 'add_2' <Predicate = (!icmp_ln20)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 113 [2/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [src/atax.c:22]   --->   Operation 113 'fadd' 'add_2' <Predicate = (!icmp_ln20)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 114 [1/1] (0.77ns)   --->   "%add_ln21 = add i7 %select_ln5, i7 4" [src/atax.c:21]   --->   Operation 114 'add' 'add_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln21, i32 6" [src/atax.c:21]   --->   Operation 115 'bitselect' 'tmp_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %tmp_1, void %new.latch.for.inc37.split, void %last.iter.for.inc37.split" [src/atax.c:21]   --->   Operation 116 'br' 'br_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 %add_ln21, i7 %j" [src/atax.c:5]   --->   Operation 117 'store' 'store_ln5' <Predicate = (!icmp_ln20)> <Delay = 0.42>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 118 [1/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [src/atax.c:22]   --->   Operation 118 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 119 [4/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [src/atax.c:22]   --->   Operation 119 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 120 [3/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [src/atax.c:22]   --->   Operation 120 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 121 [2/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [src/atax.c:22]   --->   Operation 121 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.86>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/atax_opt_8df7f2f6bfcce5e6c5fbcbdfd0467640/opt.tcl:8]   --->   Operation 122 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 123 [1/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [src/atax.c:22]   --->   Operation 123 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 124 [1/1] (0.42ns)   --->   "%store_ln22 = store i32 %add_3, i32 %empty" [src/atax.c:22]   --->   Operation 124 'store' 'store_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.42>

State 22 <SV = 21> <Delay = 1.23>
ST_22 : Operation 125 [1/1] (1.23ns)   --->   "%store_ln22 = store i32 %add_3, i6 %tmp1_addr" [src/atax.c:22]   --->   Operation 125 'store' 'store_ln22' <Predicate = (tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln21 = br void %new.latch.for.inc37.split" [src/atax.c:21]   --->   Operation 126 'br' 'br_ln21' <Predicate = (tmp_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.797ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln5', src/atax.c:5) of constant 0 on local variable 'i', src/atax.c:5 [11]  (0.427 ns)
	'load' operation 7 bit ('i_1_load', src/atax.c:20) on local variable 'i', src/atax.c:5 [22]  (0.000 ns)
	'add' operation 7 bit ('add_ln20', src/atax.c:20) [23]  (0.773 ns)
	'select' operation 7 bit ('select_ln20', src/atax.c:20) [29]  (0.360 ns)
	'getelementptr' operation 6 bit ('tmp1_addr', src/atax.c:20) [32]  (0.000 ns)
	'load' operation 32 bit ('arrayidx28_promoted', src/atax.c:22) on array 'tmp1' [35]  (1.237 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('arrayidx28_promoted', src/atax.c:22) on array 'tmp1' [35]  (1.237 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', src/atax.c:22) [50]  (7.016 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', src/atax.c:22) [50]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', src/atax.c:22) [50]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_1', src/atax.c:22) [55]  (7.016 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_2', src/atax.c:22) [66]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_3', src/atax.c:22) [71]  (7.016 ns)

 <State 9>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', src/atax.c:22) [51]  (6.437 ns)

 <State 10>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_1', src/atax.c:22) [56]  (6.437 ns)

 <State 11>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_1', src/atax.c:22) [56]  (6.437 ns)

 <State 12>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_1', src/atax.c:22) [56]  (6.437 ns)

 <State 13>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_1', src/atax.c:22) [56]  (6.437 ns)

 <State 14>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_2', src/atax.c:22) [67]  (6.437 ns)

 <State 15>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_2', src/atax.c:22) [67]  (6.437 ns)

 <State 16>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_2', src/atax.c:22) [67]  (6.437 ns)

 <State 17>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_2', src/atax.c:22) [67]  (6.437 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_3', src/atax.c:22) [72]  (6.437 ns)

 <State 19>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_3', src/atax.c:22) [72]  (6.437 ns)

 <State 20>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_3', src/atax.c:22) [72]  (6.437 ns)

 <State 21>: 6.864ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_3', src/atax.c:22) [72]  (6.437 ns)
	'store' operation 0 bit ('store_ln22', src/atax.c:22) of variable 'add_3', src/atax.c:22 on local variable 'empty' [80]  (0.427 ns)

 <State 22>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', src/atax.c:22) of variable 'add_3', src/atax.c:22 on array 'tmp1' [77]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
