
STM32L010RB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000044c0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d0  08004580  08004580  00014580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004850  08004850  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004850  08004850  00014850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004858  08004858  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004858  08004858  00014858  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800485c  0800485c  0001485c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004860  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000160  20000070  080048d0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001d0  080048d0  000201d0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000109f4  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023f9  00000000  00000000  00030a8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c28  00000000  00000000  00032e88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b68  00000000  00000000  00033ab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013102  00000000  00000000  00034618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dd0a  00000000  00000000  0004771a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00070249  00000000  00000000  00055424  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c566d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ed4  00000000  00000000  000c56c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004568 	.word	0x08004568

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08004568 	.word	0x08004568

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_uldivmod>:
 8000244:	2b00      	cmp	r3, #0
 8000246:	d111      	bne.n	800026c <__aeabi_uldivmod+0x28>
 8000248:	2a00      	cmp	r2, #0
 800024a:	d10f      	bne.n	800026c <__aeabi_uldivmod+0x28>
 800024c:	2900      	cmp	r1, #0
 800024e:	d100      	bne.n	8000252 <__aeabi_uldivmod+0xe>
 8000250:	2800      	cmp	r0, #0
 8000252:	d002      	beq.n	800025a <__aeabi_uldivmod+0x16>
 8000254:	2100      	movs	r1, #0
 8000256:	43c9      	mvns	r1, r1
 8000258:	1c08      	adds	r0, r1, #0
 800025a:	b407      	push	{r0, r1, r2}
 800025c:	4802      	ldr	r0, [pc, #8]	; (8000268 <__aeabi_uldivmod+0x24>)
 800025e:	a102      	add	r1, pc, #8	; (adr r1, 8000268 <__aeabi_uldivmod+0x24>)
 8000260:	1840      	adds	r0, r0, r1
 8000262:	9002      	str	r0, [sp, #8]
 8000264:	bd03      	pop	{r0, r1, pc}
 8000266:	46c0      	nop			; (mov r8, r8)
 8000268:	ffffffd9 	.word	0xffffffd9
 800026c:	b403      	push	{r0, r1}
 800026e:	4668      	mov	r0, sp
 8000270:	b501      	push	{r0, lr}
 8000272:	9802      	ldr	r0, [sp, #8]
 8000274:	f000 f82e 	bl	80002d4 <__udivmoddi4>
 8000278:	9b01      	ldr	r3, [sp, #4]
 800027a:	469e      	mov	lr, r3
 800027c:	b002      	add	sp, #8
 800027e:	bc0c      	pop	{r2, r3}
 8000280:	4770      	bx	lr
 8000282:	46c0      	nop			; (mov r8, r8)

08000284 <__aeabi_lmul>:
 8000284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000286:	0415      	lsls	r5, r2, #16
 8000288:	0c2d      	lsrs	r5, r5, #16
 800028a:	000f      	movs	r7, r1
 800028c:	0001      	movs	r1, r0
 800028e:	002e      	movs	r6, r5
 8000290:	46c6      	mov	lr, r8
 8000292:	4684      	mov	ip, r0
 8000294:	0400      	lsls	r0, r0, #16
 8000296:	0c14      	lsrs	r4, r2, #16
 8000298:	0c00      	lsrs	r0, r0, #16
 800029a:	0c09      	lsrs	r1, r1, #16
 800029c:	4346      	muls	r6, r0
 800029e:	434d      	muls	r5, r1
 80002a0:	4360      	muls	r0, r4
 80002a2:	4361      	muls	r1, r4
 80002a4:	1940      	adds	r0, r0, r5
 80002a6:	0c34      	lsrs	r4, r6, #16
 80002a8:	1824      	adds	r4, r4, r0
 80002aa:	b500      	push	{lr}
 80002ac:	42a5      	cmp	r5, r4
 80002ae:	d903      	bls.n	80002b8 <__aeabi_lmul+0x34>
 80002b0:	2080      	movs	r0, #128	; 0x80
 80002b2:	0240      	lsls	r0, r0, #9
 80002b4:	4680      	mov	r8, r0
 80002b6:	4441      	add	r1, r8
 80002b8:	0c25      	lsrs	r5, r4, #16
 80002ba:	186d      	adds	r5, r5, r1
 80002bc:	4661      	mov	r1, ip
 80002be:	4359      	muls	r1, r3
 80002c0:	437a      	muls	r2, r7
 80002c2:	0430      	lsls	r0, r6, #16
 80002c4:	1949      	adds	r1, r1, r5
 80002c6:	0424      	lsls	r4, r4, #16
 80002c8:	0c00      	lsrs	r0, r0, #16
 80002ca:	1820      	adds	r0, r4, r0
 80002cc:	1889      	adds	r1, r1, r2
 80002ce:	bc80      	pop	{r7}
 80002d0:	46b8      	mov	r8, r7
 80002d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002d4 <__udivmoddi4>:
 80002d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002d6:	4657      	mov	r7, sl
 80002d8:	464e      	mov	r6, r9
 80002da:	4645      	mov	r5, r8
 80002dc:	46de      	mov	lr, fp
 80002de:	b5e0      	push	{r5, r6, r7, lr}
 80002e0:	0004      	movs	r4, r0
 80002e2:	000d      	movs	r5, r1
 80002e4:	4692      	mov	sl, r2
 80002e6:	4699      	mov	r9, r3
 80002e8:	b083      	sub	sp, #12
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d830      	bhi.n	8000350 <__udivmoddi4+0x7c>
 80002ee:	d02d      	beq.n	800034c <__udivmoddi4+0x78>
 80002f0:	4649      	mov	r1, r9
 80002f2:	4650      	mov	r0, sl
 80002f4:	f000 f8ba 	bl	800046c <__clzdi2>
 80002f8:	0029      	movs	r1, r5
 80002fa:	0006      	movs	r6, r0
 80002fc:	0020      	movs	r0, r4
 80002fe:	f000 f8b5 	bl	800046c <__clzdi2>
 8000302:	1a33      	subs	r3, r6, r0
 8000304:	4698      	mov	r8, r3
 8000306:	3b20      	subs	r3, #32
 8000308:	469b      	mov	fp, r3
 800030a:	d433      	bmi.n	8000374 <__udivmoddi4+0xa0>
 800030c:	465a      	mov	r2, fp
 800030e:	4653      	mov	r3, sl
 8000310:	4093      	lsls	r3, r2
 8000312:	4642      	mov	r2, r8
 8000314:	001f      	movs	r7, r3
 8000316:	4653      	mov	r3, sl
 8000318:	4093      	lsls	r3, r2
 800031a:	001e      	movs	r6, r3
 800031c:	42af      	cmp	r7, r5
 800031e:	d83a      	bhi.n	8000396 <__udivmoddi4+0xc2>
 8000320:	42af      	cmp	r7, r5
 8000322:	d100      	bne.n	8000326 <__udivmoddi4+0x52>
 8000324:	e078      	b.n	8000418 <__udivmoddi4+0x144>
 8000326:	465b      	mov	r3, fp
 8000328:	1ba4      	subs	r4, r4, r6
 800032a:	41bd      	sbcs	r5, r7
 800032c:	2b00      	cmp	r3, #0
 800032e:	da00      	bge.n	8000332 <__udivmoddi4+0x5e>
 8000330:	e075      	b.n	800041e <__udivmoddi4+0x14a>
 8000332:	2200      	movs	r2, #0
 8000334:	2300      	movs	r3, #0
 8000336:	9200      	str	r2, [sp, #0]
 8000338:	9301      	str	r3, [sp, #4]
 800033a:	2301      	movs	r3, #1
 800033c:	465a      	mov	r2, fp
 800033e:	4093      	lsls	r3, r2
 8000340:	9301      	str	r3, [sp, #4]
 8000342:	2301      	movs	r3, #1
 8000344:	4642      	mov	r2, r8
 8000346:	4093      	lsls	r3, r2
 8000348:	9300      	str	r3, [sp, #0]
 800034a:	e028      	b.n	800039e <__udivmoddi4+0xca>
 800034c:	4282      	cmp	r2, r0
 800034e:	d9cf      	bls.n	80002f0 <__udivmoddi4+0x1c>
 8000350:	2200      	movs	r2, #0
 8000352:	2300      	movs	r3, #0
 8000354:	9200      	str	r2, [sp, #0]
 8000356:	9301      	str	r3, [sp, #4]
 8000358:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800035a:	2b00      	cmp	r3, #0
 800035c:	d001      	beq.n	8000362 <__udivmoddi4+0x8e>
 800035e:	601c      	str	r4, [r3, #0]
 8000360:	605d      	str	r5, [r3, #4]
 8000362:	9800      	ldr	r0, [sp, #0]
 8000364:	9901      	ldr	r1, [sp, #4]
 8000366:	b003      	add	sp, #12
 8000368:	bcf0      	pop	{r4, r5, r6, r7}
 800036a:	46bb      	mov	fp, r7
 800036c:	46b2      	mov	sl, r6
 800036e:	46a9      	mov	r9, r5
 8000370:	46a0      	mov	r8, r4
 8000372:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000374:	4642      	mov	r2, r8
 8000376:	2320      	movs	r3, #32
 8000378:	1a9b      	subs	r3, r3, r2
 800037a:	4652      	mov	r2, sl
 800037c:	40da      	lsrs	r2, r3
 800037e:	4641      	mov	r1, r8
 8000380:	0013      	movs	r3, r2
 8000382:	464a      	mov	r2, r9
 8000384:	408a      	lsls	r2, r1
 8000386:	0017      	movs	r7, r2
 8000388:	4642      	mov	r2, r8
 800038a:	431f      	orrs	r7, r3
 800038c:	4653      	mov	r3, sl
 800038e:	4093      	lsls	r3, r2
 8000390:	001e      	movs	r6, r3
 8000392:	42af      	cmp	r7, r5
 8000394:	d9c4      	bls.n	8000320 <__udivmoddi4+0x4c>
 8000396:	2200      	movs	r2, #0
 8000398:	2300      	movs	r3, #0
 800039a:	9200      	str	r2, [sp, #0]
 800039c:	9301      	str	r3, [sp, #4]
 800039e:	4643      	mov	r3, r8
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d0d9      	beq.n	8000358 <__udivmoddi4+0x84>
 80003a4:	07fb      	lsls	r3, r7, #31
 80003a6:	0872      	lsrs	r2, r6, #1
 80003a8:	431a      	orrs	r2, r3
 80003aa:	4646      	mov	r6, r8
 80003ac:	087b      	lsrs	r3, r7, #1
 80003ae:	e00e      	b.n	80003ce <__udivmoddi4+0xfa>
 80003b0:	42ab      	cmp	r3, r5
 80003b2:	d101      	bne.n	80003b8 <__udivmoddi4+0xe4>
 80003b4:	42a2      	cmp	r2, r4
 80003b6:	d80c      	bhi.n	80003d2 <__udivmoddi4+0xfe>
 80003b8:	1aa4      	subs	r4, r4, r2
 80003ba:	419d      	sbcs	r5, r3
 80003bc:	2001      	movs	r0, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2100      	movs	r1, #0
 80003c4:	3e01      	subs	r6, #1
 80003c6:	1824      	adds	r4, r4, r0
 80003c8:	414d      	adcs	r5, r1
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	d006      	beq.n	80003dc <__udivmoddi4+0x108>
 80003ce:	42ab      	cmp	r3, r5
 80003d0:	d9ee      	bls.n	80003b0 <__udivmoddi4+0xdc>
 80003d2:	3e01      	subs	r6, #1
 80003d4:	1924      	adds	r4, r4, r4
 80003d6:	416d      	adcs	r5, r5
 80003d8:	2e00      	cmp	r6, #0
 80003da:	d1f8      	bne.n	80003ce <__udivmoddi4+0xfa>
 80003dc:	9800      	ldr	r0, [sp, #0]
 80003de:	9901      	ldr	r1, [sp, #4]
 80003e0:	465b      	mov	r3, fp
 80003e2:	1900      	adds	r0, r0, r4
 80003e4:	4169      	adcs	r1, r5
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db24      	blt.n	8000434 <__udivmoddi4+0x160>
 80003ea:	002b      	movs	r3, r5
 80003ec:	465a      	mov	r2, fp
 80003ee:	4644      	mov	r4, r8
 80003f0:	40d3      	lsrs	r3, r2
 80003f2:	002a      	movs	r2, r5
 80003f4:	40e2      	lsrs	r2, r4
 80003f6:	001c      	movs	r4, r3
 80003f8:	465b      	mov	r3, fp
 80003fa:	0015      	movs	r5, r2
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	db2a      	blt.n	8000456 <__udivmoddi4+0x182>
 8000400:	0026      	movs	r6, r4
 8000402:	409e      	lsls	r6, r3
 8000404:	0033      	movs	r3, r6
 8000406:	0026      	movs	r6, r4
 8000408:	4647      	mov	r7, r8
 800040a:	40be      	lsls	r6, r7
 800040c:	0032      	movs	r2, r6
 800040e:	1a80      	subs	r0, r0, r2
 8000410:	4199      	sbcs	r1, r3
 8000412:	9000      	str	r0, [sp, #0]
 8000414:	9101      	str	r1, [sp, #4]
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x84>
 8000418:	42a3      	cmp	r3, r4
 800041a:	d8bc      	bhi.n	8000396 <__udivmoddi4+0xc2>
 800041c:	e783      	b.n	8000326 <__udivmoddi4+0x52>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	2100      	movs	r1, #0
 8000424:	1a9b      	subs	r3, r3, r2
 8000426:	2200      	movs	r2, #0
 8000428:	9100      	str	r1, [sp, #0]
 800042a:	9201      	str	r2, [sp, #4]
 800042c:	2201      	movs	r2, #1
 800042e:	40da      	lsrs	r2, r3
 8000430:	9201      	str	r2, [sp, #4]
 8000432:	e786      	b.n	8000342 <__udivmoddi4+0x6e>
 8000434:	4642      	mov	r2, r8
 8000436:	2320      	movs	r3, #32
 8000438:	1a9b      	subs	r3, r3, r2
 800043a:	002a      	movs	r2, r5
 800043c:	4646      	mov	r6, r8
 800043e:	409a      	lsls	r2, r3
 8000440:	0023      	movs	r3, r4
 8000442:	40f3      	lsrs	r3, r6
 8000444:	4644      	mov	r4, r8
 8000446:	4313      	orrs	r3, r2
 8000448:	002a      	movs	r2, r5
 800044a:	40e2      	lsrs	r2, r4
 800044c:	001c      	movs	r4, r3
 800044e:	465b      	mov	r3, fp
 8000450:	0015      	movs	r5, r2
 8000452:	2b00      	cmp	r3, #0
 8000454:	dad4      	bge.n	8000400 <__udivmoddi4+0x12c>
 8000456:	4642      	mov	r2, r8
 8000458:	002f      	movs	r7, r5
 800045a:	2320      	movs	r3, #32
 800045c:	0026      	movs	r6, r4
 800045e:	4097      	lsls	r7, r2
 8000460:	1a9b      	subs	r3, r3, r2
 8000462:	40de      	lsrs	r6, r3
 8000464:	003b      	movs	r3, r7
 8000466:	4333      	orrs	r3, r6
 8000468:	e7cd      	b.n	8000406 <__udivmoddi4+0x132>
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzdi2>:
 800046c:	b510      	push	{r4, lr}
 800046e:	2900      	cmp	r1, #0
 8000470:	d103      	bne.n	800047a <__clzdi2+0xe>
 8000472:	f000 f807 	bl	8000484 <__clzsi2>
 8000476:	3020      	adds	r0, #32
 8000478:	e002      	b.n	8000480 <__clzdi2+0x14>
 800047a:	1c08      	adds	r0, r1, #0
 800047c:	f000 f802 	bl	8000484 <__clzsi2>
 8000480:	bd10      	pop	{r4, pc}
 8000482:	46c0      	nop			; (mov r8, r8)

08000484 <__clzsi2>:
 8000484:	211c      	movs	r1, #28
 8000486:	2301      	movs	r3, #1
 8000488:	041b      	lsls	r3, r3, #16
 800048a:	4298      	cmp	r0, r3
 800048c:	d301      	bcc.n	8000492 <__clzsi2+0xe>
 800048e:	0c00      	lsrs	r0, r0, #16
 8000490:	3910      	subs	r1, #16
 8000492:	0a1b      	lsrs	r3, r3, #8
 8000494:	4298      	cmp	r0, r3
 8000496:	d301      	bcc.n	800049c <__clzsi2+0x18>
 8000498:	0a00      	lsrs	r0, r0, #8
 800049a:	3908      	subs	r1, #8
 800049c:	091b      	lsrs	r3, r3, #4
 800049e:	4298      	cmp	r0, r3
 80004a0:	d301      	bcc.n	80004a6 <__clzsi2+0x22>
 80004a2:	0900      	lsrs	r0, r0, #4
 80004a4:	3904      	subs	r1, #4
 80004a6:	a202      	add	r2, pc, #8	; (adr r2, 80004b0 <__clzsi2+0x2c>)
 80004a8:	5c10      	ldrb	r0, [r2, r0]
 80004aa:	1840      	adds	r0, r0, r1
 80004ac:	4770      	bx	lr
 80004ae:	46c0      	nop			; (mov r8, r8)
 80004b0:	02020304 	.word	0x02020304
 80004b4:	01010101 	.word	0x01010101
	...

080004c0 <DHT_PinAsOutput>:
#include "dht.h"

// ----- Private functions ----- 

static void DHT_PinAsOutput(dht_t* dht)
{
 80004c0:	b590      	push	{r4, r7, lr}
 80004c2:	b089      	sub	sp, #36	; 0x24
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004c8:	240c      	movs	r4, #12
 80004ca:	193b      	adds	r3, r7, r4
 80004cc:	0018      	movs	r0, r3
 80004ce:	2314      	movs	r3, #20
 80004d0:	001a      	movs	r2, r3
 80004d2:	2100      	movs	r1, #0
 80004d4:	f003 fc18 	bl	8003d08 <memset>
	GPIO_InitStruct.Pin = dht->pin;
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	889b      	ldrh	r3, [r3, #4]
 80004dc:	001a      	movs	r2, r3
 80004de:	0021      	movs	r1, r4
 80004e0:	187b      	adds	r3, r7, r1
 80004e2:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;	
 80004e4:	187b      	adds	r3, r7, r1
 80004e6:	2201      	movs	r2, #1
 80004e8:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ea:	187b      	adds	r3, r7, r1
 80004ec:	2200      	movs	r2, #0
 80004ee:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;	
 80004f0:	187b      	adds	r3, r7, r1
 80004f2:	2203      	movs	r2, #3
 80004f4:	60da      	str	r2, [r3, #12]
	
	HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	187a      	adds	r2, r7, r1
 80004fc:	0011      	movs	r1, r2
 80004fe:	0018      	movs	r0, r3
 8000500:	f001 fa7e 	bl	8001a00 <HAL_GPIO_Init>
}
 8000504:	46c0      	nop			; (mov r8, r8)
 8000506:	46bd      	mov	sp, r7
 8000508:	b009      	add	sp, #36	; 0x24
 800050a:	bd90      	pop	{r4, r7, pc}

0800050c <DHT_PinAsInput>:

static void DHT_PinAsInput(dht_t* dht)
{
 800050c:	b590      	push	{r4, r7, lr}
 800050e:	b089      	sub	sp, #36	; 0x24
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000514:	240c      	movs	r4, #12
 8000516:	193b      	adds	r3, r7, r4
 8000518:	0018      	movs	r0, r3
 800051a:	2314      	movs	r3, #20
 800051c:	001a      	movs	r2, r3
 800051e:	2100      	movs	r1, #0
 8000520:	f003 fbf2 	bl	8003d08 <memset>
	GPIO_InitStruct.Pin = dht->pin;	
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	889b      	ldrh	r3, [r3, #4]
 8000528:	001a      	movs	r2, r3
 800052a:	0021      	movs	r1, r4
 800052c:	187b      	adds	r3, r7, r1
 800052e:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000530:	187b      	adds	r3, r7, r1
 8000532:	2200      	movs	r2, #0
 8000534:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000536:	187b      	adds	r3, r7, r1
 8000538:	2200      	movs	r2, #0
 800053a:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800053c:	187b      	adds	r3, r7, r1
 800053e:	2203      	movs	r2, #3
 8000540:	60da      	str	r2, [r3, #12]

	HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	187a      	adds	r2, r7, r1
 8000548:	0011      	movs	r1, r2
 800054a:	0018      	movs	r0, r3
 800054c:	f001 fa58 	bl	8001a00 <HAL_GPIO_Init>
}
 8000550:	46c0      	nop			; (mov r8, r8)
 8000552:	46bd      	mov	sp, r7
 8000554:	b009      	add	sp, #36	; 0x24
 8000556:	bd90      	pop	{r4, r7, pc}

08000558 <DHT_WritePin>:

static void DHT_WritePin(dht_t* dht, GPIO_PinState state)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b082      	sub	sp, #8
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
 8000560:	000a      	movs	r2, r1
 8000562:	1cfb      	adds	r3, r7, #3
 8000564:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(dht->port, dht->pin, state);
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	6818      	ldr	r0, [r3, #0]
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	8899      	ldrh	r1, [r3, #4]
 800056e:	1cfb      	adds	r3, r7, #3
 8000570:	781b      	ldrb	r3, [r3, #0]
 8000572:	001a      	movs	r2, r3
 8000574:	f001 fbdf 	bl	8001d36 <HAL_GPIO_WritePin>
}
 8000578:	46c0      	nop			; (mov r8, r8)
 800057a:	46bd      	mov	sp, r7
 800057c:	b002      	add	sp, #8
 800057e:	bd80      	pop	{r7, pc}

08000580 <DHT_ReadPin>:

static GPIO_PinState DHT_ReadPin(dht_t* dht)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
    return HAL_GPIO_ReadPin(dht->port, dht->pin);
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	681a      	ldr	r2, [r3, #0]
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	889b      	ldrh	r3, [r3, #4]
 8000590:	0019      	movs	r1, r3
 8000592:	0010      	movs	r0, r2
 8000594:	f001 fbb2 	bl	8001cfc <HAL_GPIO_ReadPin>
 8000598:	0003      	movs	r3, r0
}
 800059a:	0018      	movs	r0, r3
 800059c:	46bd      	mov	sp, r7
 800059e:	b002      	add	sp, #8
 80005a0:	bd80      	pop	{r7, pc}

080005a2 <DHT_Read_Byte>:

static uint8_t DHT_Read_Byte(dht_t* dht)
{
 80005a2:	b580      	push	{r7, lr}
 80005a4:	b084      	sub	sp, #16
 80005a6:	af00      	add	r7, sp, #0
 80005a8:	6078      	str	r0, [r7, #4]
    uint8_t val = 0, j;
 80005aa:	230f      	movs	r3, #15
 80005ac:	18fb      	adds	r3, r7, r3
 80005ae:	2200      	movs	r2, #0
 80005b0:	701a      	strb	r2, [r3, #0]
	for(j = 0; j < 8; j++)
 80005b2:	230e      	movs	r3, #14
 80005b4:	18fb      	adds	r3, r7, r3
 80005b6:	2200      	movs	r2, #0
 80005b8:	701a      	strb	r2, [r3, #0]
 80005ba:	e041      	b.n	8000640 <DHT_Read_Byte+0x9e>
	{
		while(!(DHT_ReadPin(dht)));  		//Wait for pin to go high
 80005bc:	46c0      	nop			; (mov r8, r8)
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	0018      	movs	r0, r3
 80005c2:	f7ff ffdd 	bl	8000580 <DHT_ReadPin>
 80005c6:	1e03      	subs	r3, r0, #0
 80005c8:	d0f9      	beq.n	80005be <DHT_Read_Byte+0x1c>
		UT_Delay_MicroSeconds(50);         		//Wait 50 us
 80005ca:	2032      	movs	r0, #50	; 0x32
 80005cc:	f001 f84a 	bl	8001664 <UT_Delay_MicroSeconds>
		if (!(DHT_ReadPin(dht)))     		//If the pin is low
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	0018      	movs	r0, r3
 80005d4:	f7ff ffd4 	bl	8000580 <DHT_ReadPin>
 80005d8:	1e03      	subs	r3, r0, #0
 80005da:	d113      	bne.n	8000604 <DHT_Read_Byte+0x62>
		{
			val &= ~(1 << (7 - j));  			//Write 0
 80005dc:	230e      	movs	r3, #14
 80005de:	18fb      	adds	r3, r7, r3
 80005e0:	781b      	ldrb	r3, [r3, #0]
 80005e2:	2207      	movs	r2, #7
 80005e4:	1ad3      	subs	r3, r2, r3
 80005e6:	2201      	movs	r2, #1
 80005e8:	409a      	lsls	r2, r3
 80005ea:	0013      	movs	r3, r2
 80005ec:	b25b      	sxtb	r3, r3
 80005ee:	43db      	mvns	r3, r3
 80005f0:	b25b      	sxtb	r3, r3
 80005f2:	210f      	movs	r1, #15
 80005f4:	187a      	adds	r2, r7, r1
 80005f6:	7812      	ldrb	r2, [r2, #0]
 80005f8:	b252      	sxtb	r2, r2
 80005fa:	4013      	ands	r3, r2
 80005fc:	b25a      	sxtb	r2, r3
 80005fe:	187b      	adds	r3, r7, r1
 8000600:	701a      	strb	r2, [r3, #0]
 8000602:	e017      	b.n	8000634 <DHT_Read_Byte+0x92>
		}
		else 
        {
            val |= (1 << (7 - j));    			//Write 1
 8000604:	230e      	movs	r3, #14
 8000606:	18fb      	adds	r3, r7, r3
 8000608:	781b      	ldrb	r3, [r3, #0]
 800060a:	2207      	movs	r2, #7
 800060c:	1ad3      	subs	r3, r2, r3
 800060e:	2201      	movs	r2, #1
 8000610:	409a      	lsls	r2, r3
 8000612:	0013      	movs	r3, r2
 8000614:	b25a      	sxtb	r2, r3
 8000616:	210f      	movs	r1, #15
 8000618:	187b      	adds	r3, r7, r1
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	b25b      	sxtb	r3, r3
 800061e:	4313      	orrs	r3, r2
 8000620:	b25a      	sxtb	r2, r3
 8000622:	187b      	adds	r3, r7, r1
 8000624:	701a      	strb	r2, [r3, #0]
		    while ((DHT_ReadPin(dht)));  	//Wait for the pin to go low
 8000626:	46c0      	nop			; (mov r8, r8)
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	0018      	movs	r0, r3
 800062c:	f7ff ffa8 	bl	8000580 <DHT_ReadPin>
 8000630:	1e03      	subs	r3, r0, #0
 8000632:	d1f9      	bne.n	8000628 <DHT_Read_Byte+0x86>
	for(j = 0; j < 8; j++)
 8000634:	210e      	movs	r1, #14
 8000636:	187b      	adds	r3, r7, r1
 8000638:	781a      	ldrb	r2, [r3, #0]
 800063a:	187b      	adds	r3, r7, r1
 800063c:	3201      	adds	r2, #1
 800063e:	701a      	strb	r2, [r3, #0]
 8000640:	230e      	movs	r3, #14
 8000642:	18fb      	adds	r3, r7, r3
 8000644:	781b      	ldrb	r3, [r3, #0]
 8000646:	2b07      	cmp	r3, #7
 8000648:	d9b8      	bls.n	80005bc <DHT_Read_Byte+0x1a>
        }
    }
	return val;
 800064a:	230f      	movs	r3, #15
 800064c:	18fb      	adds	r3, r7, r3
 800064e:	781b      	ldrb	r3, [r3, #0]
}
 8000650:	0018      	movs	r0, r3
 8000652:	46bd      	mov	sp, r7
 8000654:	b004      	add	sp, #16
 8000656:	bd80      	pop	{r7, pc}

08000658 <DHT_StartTransmission>:
}

// ----- Public Functions -----

void DHT_StartTransmission(dht_t* dht)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
    DHT_PinAsOutput(dht);          	//Set pin as output
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	0018      	movs	r0, r3
 8000664:	f7ff ff2c 	bl	80004c0 <DHT_PinAsOutput>
	DHT_WritePin(dht, 0);   	        //Set pin low	
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	2100      	movs	r1, #0
 800066c:	0018      	movs	r0, r3
 800066e:	f7ff ff73 	bl	8000558 <DHT_WritePin>
    UT_Delay_MicroSeconds(2000);   	//Wait 2ms
 8000672:	23fa      	movs	r3, #250	; 0xfa
 8000674:	00db      	lsls	r3, r3, #3
 8000676:	0018      	movs	r0, r3
 8000678:	f000 fff4 	bl	8001664 <UT_Delay_MicroSeconds>
    DHT_PinAsInput(dht);            //Set pin as input
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	0018      	movs	r0, r3
 8000680:	f7ff ff44 	bl	800050c <DHT_PinAsInput>
	UT_Delay_MicroSeconds(20);      //Wait 20us
 8000684:	2014      	movs	r0, #20
 8000686:	f000 ffed 	bl	8001664 <UT_Delay_MicroSeconds>
}
 800068a:	46c0      	nop			; (mov r8, r8)
 800068c:	46bd      	mov	sp, r7
 800068e:	b002      	add	sp, #8
 8000690:	bd80      	pop	{r7, pc}

08000692 <DHT_CheckResponse>:

uint8_t DHT_CheckResponse(dht_t* dht)
{
 8000692:	b590      	push	{r4, r7, lr}
 8000694:	b085      	sub	sp, #20
 8000696:	af00      	add	r7, sp, #0
 8000698:	6078      	str	r0, [r7, #4]
    uint8_t response = 1;
 800069a:	240f      	movs	r4, #15
 800069c:	193b      	adds	r3, r7, r4
 800069e:	2201      	movs	r2, #1
 80006a0:	701a      	strb	r2, [r3, #0]
	UT_Delay_MicroSeconds(40);      	//Wait 40us
 80006a2:	2028      	movs	r0, #40	; 0x28
 80006a4:	f000 ffde 	bl	8001664 <UT_Delay_MicroSeconds>

	if(!(DHT_ReadPin(dht)))   	//If the pin is low
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	0018      	movs	r0, r3
 80006ac:	f7ff ff68 	bl	8000580 <DHT_ReadPin>
 80006b0:	1e03      	subs	r3, r0, #0
 80006b2:	d110      	bne.n	80006d6 <DHT_CheckResponse+0x44>
	{
		UT_Delay_MicroSeconds(80); 		//Wait 80us
 80006b4:	2050      	movs	r0, #80	; 0x50
 80006b6:	f000 ffd5 	bl	8001664 <UT_Delay_MicroSeconds>
		 
		if((DHT_ReadPin(dht))) 	//If the pin is high -> response is ok
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	0018      	movs	r0, r3
 80006be:	f7ff ff5f 	bl	8000580 <DHT_ReadPin>
 80006c2:	1e03      	subs	r3, r0, #0
 80006c4:	d003      	beq.n	80006ce <DHT_CheckResponse+0x3c>
		{
			response = 0;
 80006c6:	193b      	adds	r3, r7, r4
 80006c8:	2200      	movs	r2, #0
 80006ca:	701a      	strb	r2, [r3, #0]
 80006cc:	e003      	b.n	80006d6 <DHT_CheckResponse+0x44>
		}			
		else
		{
			response = 2;
 80006ce:	230f      	movs	r3, #15
 80006d0:	18fb      	adds	r3, r7, r3
 80006d2:	2202      	movs	r2, #2
 80006d4:	701a      	strb	r2, [r3, #0]
		}
	} 

	while(DHT_ReadPin(dht));  	//Wait for pin to go low
 80006d6:	46c0      	nop			; (mov r8, r8)
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	0018      	movs	r0, r3
 80006dc:	f7ff ff50 	bl	8000580 <DHT_ReadPin>
 80006e0:	1e03      	subs	r3, r0, #0
 80006e2:	d1f9      	bne.n	80006d8 <DHT_CheckResponse+0x46>
	return response;
 80006e4:	230f      	movs	r3, #15
 80006e6:	18fb      	adds	r3, r7, r3
 80006e8:	781b      	ldrb	r3, [r3, #0]
}
 80006ea:	0018      	movs	r0, r3
 80006ec:	46bd      	mov	sp, r7
 80006ee:	b005      	add	sp, #20
 80006f0:	bd90      	pop	{r4, r7, pc}

080006f2 <DHT_ReadData>:

uint8_t DHT_ReadData(dht_t* dht, uint16_t* humidity, uint16_t* temperature)
{
 80006f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006f4:	b087      	sub	sp, #28
 80006f6:	af00      	add	r7, sp, #0
 80006f8:	60f8      	str	r0, [r7, #12]
 80006fa:	60b9      	str	r1, [r7, #8]
 80006fc:	607a      	str	r2, [r7, #4]
    uint8_t h1, h2, t1, t2, cs;

	//Read raw binary data
	h1 = DHT_Read_Byte(dht);
 80006fe:	2517      	movs	r5, #23
 8000700:	197c      	adds	r4, r7, r5
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	0018      	movs	r0, r3
 8000706:	f7ff ff4c 	bl	80005a2 <DHT_Read_Byte>
 800070a:	0003      	movs	r3, r0
 800070c:	7023      	strb	r3, [r4, #0]
	h2 = DHT_Read_Byte(dht);
 800070e:	2616      	movs	r6, #22
 8000710:	19bc      	adds	r4, r7, r6
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	0018      	movs	r0, r3
 8000716:	f7ff ff44 	bl	80005a2 <DHT_Read_Byte>
 800071a:	0003      	movs	r3, r0
 800071c:	7023      	strb	r3, [r4, #0]
	t1 = DHT_Read_Byte(dht);
 800071e:	2315      	movs	r3, #21
 8000720:	18fc      	adds	r4, r7, r3
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	0018      	movs	r0, r3
 8000726:	f7ff ff3c 	bl	80005a2 <DHT_Read_Byte>
 800072a:	0003      	movs	r3, r0
 800072c:	7023      	strb	r3, [r4, #0]
	t2 = DHT_Read_Byte(dht);
 800072e:	2214      	movs	r2, #20
 8000730:	18bc      	adds	r4, r7, r2
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	0018      	movs	r0, r3
 8000736:	f7ff ff34 	bl	80005a2 <DHT_Read_Byte>
 800073a:	0003      	movs	r3, r0
 800073c:	7023      	strb	r3, [r4, #0]
	cs = DHT_Read_Byte(dht);
 800073e:	2113      	movs	r1, #19
 8000740:	187c      	adds	r4, r7, r1
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	0018      	movs	r0, r3
 8000746:	f7ff ff2c 	bl	80005a2 <DHT_Read_Byte>
 800074a:	0003      	movs	r3, r0
 800074c:	7023      	strb	r3, [r4, #0]

	//Calculate checksum
	uint8_t myChecksum = h1 + h2 + t1 + t2;
 800074e:	0028      	movs	r0, r5
 8000750:	183a      	adds	r2, r7, r0
 8000752:	0034      	movs	r4, r6
 8000754:	193b      	adds	r3, r7, r4
 8000756:	7812      	ldrb	r2, [r2, #0]
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	18d3      	adds	r3, r2, r3
 800075c:	b2da      	uxtb	r2, r3
 800075e:	2515      	movs	r5, #21
 8000760:	197b      	adds	r3, r7, r5
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	18d3      	adds	r3, r2, r3
 8000766:	b2d9      	uxtb	r1, r3
 8000768:	2312      	movs	r3, #18
 800076a:	18fb      	adds	r3, r7, r3
 800076c:	2614      	movs	r6, #20
 800076e:	19ba      	adds	r2, r7, r6
 8000770:	7812      	ldrb	r2, [r2, #0]
 8000772:	188a      	adds	r2, r1, r2
 8000774:	701a      	strb	r2, [r3, #0]

	if(myChecksum == cs)
 8000776:	2312      	movs	r3, #18
 8000778:	18fa      	adds	r2, r7, r3
 800077a:	2113      	movs	r1, #19
 800077c:	187b      	adds	r3, r7, r1
 800077e:	7812      	ldrb	r2, [r2, #0]
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	429a      	cmp	r2, r3
 8000784:	d119      	bne.n	80007ba <DHT_ReadData+0xc8>
	{
		//Combine data to uint16_t
		*humidity = (h1 << 8) | h2;
 8000786:	183b      	adds	r3, r7, r0
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	021b      	lsls	r3, r3, #8
 800078c:	b21a      	sxth	r2, r3
 800078e:	193b      	adds	r3, r7, r4
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	b21b      	sxth	r3, r3
 8000794:	4313      	orrs	r3, r2
 8000796:	b21b      	sxth	r3, r3
 8000798:	b29a      	uxth	r2, r3
 800079a:	68bb      	ldr	r3, [r7, #8]
 800079c:	801a      	strh	r2, [r3, #0]
		*temperature = (t1 << 8) | t2;
 800079e:	197b      	adds	r3, r7, r5
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	021b      	lsls	r3, r3, #8
 80007a4:	b21a      	sxth	r2, r3
 80007a6:	19bb      	adds	r3, r7, r6
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	b21b      	sxth	r3, r3
 80007ac:	4313      	orrs	r3, r2
 80007ae:	b21b      	sxth	r3, r3
 80007b0:	b29a      	uxth	r2, r3
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	801a      	strh	r2, [r3, #0]

		return 0;
 80007b6:	2300      	movs	r3, #0
 80007b8:	e000      	b.n	80007bc <DHT_ReadData+0xca>
	}

	return 1;
 80007ba:	2301      	movs	r3, #1
}
 80007bc:	0018      	movs	r0, r3
 80007be:	46bd      	mov	sp, r7
 80007c0:	b007      	add	sp, #28
 80007c2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080007c4 <set_RS>:
static char byteBuffer[8];

// ----- Private functions ----- 

static void set_RS(int state)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(RS, state);
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	b2da      	uxtb	r2, r3
 80007d0:	23a0      	movs	r3, #160	; 0xa0
 80007d2:	05db      	lsls	r3, r3, #23
 80007d4:	2101      	movs	r1, #1
 80007d6:	0018      	movs	r0, r3
 80007d8:	f001 faad 	bl	8001d36 <HAL_GPIO_WritePin>
}
 80007dc:	46c0      	nop			; (mov r8, r8)
 80007de:	46bd      	mov	sp, r7
 80007e0:	b002      	add	sp, #8
 80007e2:	bd80      	pop	{r7, pc}

080007e4 <set_RW>:
static void set_RW(int state)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(RW, state);
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	b2da      	uxtb	r2, r3
 80007f0:	23a0      	movs	r3, #160	; 0xa0
 80007f2:	05db      	lsls	r3, r3, #23
 80007f4:	2102      	movs	r1, #2
 80007f6:	0018      	movs	r0, r3
 80007f8:	f001 fa9d 	bl	8001d36 <HAL_GPIO_WritePin>
}
 80007fc:	46c0      	nop			; (mov r8, r8)
 80007fe:	46bd      	mov	sp, r7
 8000800:	b002      	add	sp, #8
 8000802:	bd80      	pop	{r7, pc}

08000804 <set_E>:
static void set_E(int state)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(E, state);
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	b2da      	uxtb	r2, r3
 8000810:	2380      	movs	r3, #128	; 0x80
 8000812:	005b      	lsls	r3, r3, #1
 8000814:	4803      	ldr	r0, [pc, #12]	; (8000824 <set_E+0x20>)
 8000816:	0019      	movs	r1, r3
 8000818:	f001 fa8d 	bl	8001d36 <HAL_GPIO_WritePin>
}
 800081c:	46c0      	nop			; (mov r8, r8)
 800081e:	46bd      	mov	sp, r7
 8000820:	b002      	add	sp, #8
 8000822:	bd80      	pop	{r7, pc}
 8000824:	50000400 	.word	0x50000400

08000828 <set_DB7>:
static void set_DB7(int state)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b082      	sub	sp, #8
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DB7, state);
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	b2db      	uxtb	r3, r3
 8000834:	4804      	ldr	r0, [pc, #16]	; (8000848 <set_DB7+0x20>)
 8000836:	001a      	movs	r2, r3
 8000838:	2180      	movs	r1, #128	; 0x80
 800083a:	f001 fa7c 	bl	8001d36 <HAL_GPIO_WritePin>
}
 800083e:	46c0      	nop			; (mov r8, r8)
 8000840:	46bd      	mov	sp, r7
 8000842:	b002      	add	sp, #8
 8000844:	bd80      	pop	{r7, pc}
 8000846:	46c0      	nop			; (mov r8, r8)
 8000848:	50000400 	.word	0x50000400

0800084c <set_DB6>:
static void set_DB6(int state)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DB6, state);
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	b2db      	uxtb	r3, r3
 8000858:	4804      	ldr	r0, [pc, #16]	; (800086c <set_DB6+0x20>)
 800085a:	001a      	movs	r2, r3
 800085c:	2140      	movs	r1, #64	; 0x40
 800085e:	f001 fa6a 	bl	8001d36 <HAL_GPIO_WritePin>
}
 8000862:	46c0      	nop			; (mov r8, r8)
 8000864:	46bd      	mov	sp, r7
 8000866:	b002      	add	sp, #8
 8000868:	bd80      	pop	{r7, pc}
 800086a:	46c0      	nop			; (mov r8, r8)
 800086c:	50000400 	.word	0x50000400

08000870 <set_DB5>:
static void set_DB5(int state)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DB5, state);
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	b2db      	uxtb	r3, r3
 800087c:	4804      	ldr	r0, [pc, #16]	; (8000890 <set_DB5+0x20>)
 800087e:	001a      	movs	r2, r3
 8000880:	2120      	movs	r1, #32
 8000882:	f001 fa58 	bl	8001d36 <HAL_GPIO_WritePin>
}
 8000886:	46c0      	nop			; (mov r8, r8)
 8000888:	46bd      	mov	sp, r7
 800088a:	b002      	add	sp, #8
 800088c:	bd80      	pop	{r7, pc}
 800088e:	46c0      	nop			; (mov r8, r8)
 8000890:	50000400 	.word	0x50000400

08000894 <set_DB4>:
static void set_DB4(int state)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DB4, state);
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	b2db      	uxtb	r3, r3
 80008a0:	4804      	ldr	r0, [pc, #16]	; (80008b4 <set_DB4+0x20>)
 80008a2:	001a      	movs	r2, r3
 80008a4:	2110      	movs	r1, #16
 80008a6:	f001 fa46 	bl	8001d36 <HAL_GPIO_WritePin>
}
 80008aa:	46c0      	nop			; (mov r8, r8)
 80008ac:	46bd      	mov	sp, r7
 80008ae:	b002      	add	sp, #8
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	46c0      	nop			; (mov r8, r8)
 80008b4:	50000400 	.word	0x50000400

080008b8 <set_DB3>:
static void set_DB3(int state)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DB3, state);
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	b2db      	uxtb	r3, r3
 80008c4:	4804      	ldr	r0, [pc, #16]	; (80008d8 <set_DB3+0x20>)
 80008c6:	001a      	movs	r2, r3
 80008c8:	2108      	movs	r1, #8
 80008ca:	f001 fa34 	bl	8001d36 <HAL_GPIO_WritePin>
}
 80008ce:	46c0      	nop			; (mov r8, r8)
 80008d0:	46bd      	mov	sp, r7
 80008d2:	b002      	add	sp, #8
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	46c0      	nop			; (mov r8, r8)
 80008d8:	50000400 	.word	0x50000400

080008dc <set_DB2>:
static void set_DB2(int state)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b082      	sub	sp, #8
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DB2, state);
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	b2db      	uxtb	r3, r3
 80008e8:	4804      	ldr	r0, [pc, #16]	; (80008fc <set_DB2+0x20>)
 80008ea:	001a      	movs	r2, r3
 80008ec:	2104      	movs	r1, #4
 80008ee:	f001 fa22 	bl	8001d36 <HAL_GPIO_WritePin>
}
 80008f2:	46c0      	nop			; (mov r8, r8)
 80008f4:	46bd      	mov	sp, r7
 80008f6:	b002      	add	sp, #8
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	46c0      	nop			; (mov r8, r8)
 80008fc:	50000400 	.word	0x50000400

08000900 <set_DB1>:
static void set_DB1(int state)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DB1, state);
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	b2db      	uxtb	r3, r3
 800090c:	4804      	ldr	r0, [pc, #16]	; (8000920 <set_DB1+0x20>)
 800090e:	001a      	movs	r2, r3
 8000910:	2102      	movs	r1, #2
 8000912:	f001 fa10 	bl	8001d36 <HAL_GPIO_WritePin>
}
 8000916:	46c0      	nop			; (mov r8, r8)
 8000918:	46bd      	mov	sp, r7
 800091a:	b002      	add	sp, #8
 800091c:	bd80      	pop	{r7, pc}
 800091e:	46c0      	nop			; (mov r8, r8)
 8000920:	50000400 	.word	0x50000400

08000924 <set_DB0>:
static void set_DB0(int state)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DB0, state);
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	b2db      	uxtb	r3, r3
 8000930:	4804      	ldr	r0, [pc, #16]	; (8000944 <set_DB0+0x20>)
 8000932:	001a      	movs	r2, r3
 8000934:	2101      	movs	r1, #1
 8000936:	f001 f9fe 	bl	8001d36 <HAL_GPIO_WritePin>
}
 800093a:	46c0      	nop			; (mov r8, r8)
 800093c:	46bd      	mov	sp, r7
 800093e:	b002      	add	sp, #8
 8000940:	bd80      	pop	{r7, pc}
 8000942:	46c0      	nop			; (mov r8, r8)
 8000944:	50000400 	.word	0x50000400

08000948 <get_DB7>:

static int get_DB7()
{
 8000948:	b590      	push	{r4, r7, lr}
 800094a:	b083      	sub	sp, #12
 800094c:	af00      	add	r7, sp, #0
    GPIO_PinState state = HAL_GPIO_ReadPin(DB7);
 800094e:	1dfc      	adds	r4, r7, #7
 8000950:	4b08      	ldr	r3, [pc, #32]	; (8000974 <get_DB7+0x2c>)
 8000952:	2180      	movs	r1, #128	; 0x80
 8000954:	0018      	movs	r0, r3
 8000956:	f001 f9d1 	bl	8001cfc <HAL_GPIO_ReadPin>
 800095a:	0003      	movs	r3, r0
 800095c:	7023      	strb	r3, [r4, #0]
    if(state == GPIO_PIN_SET)
 800095e:	1dfb      	adds	r3, r7, #7
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	2b01      	cmp	r3, #1
 8000964:	d101      	bne.n	800096a <get_DB7+0x22>
        return 1;
 8000966:	2301      	movs	r3, #1
 8000968:	e000      	b.n	800096c <get_DB7+0x24>
    else
        return 0;
 800096a:	2300      	movs	r3, #0
}
 800096c:	0018      	movs	r0, r3
 800096e:	46bd      	mov	sp, r7
 8000970:	b003      	add	sp, #12
 8000972:	bd90      	pop	{r4, r7, pc}
 8000974:	50000400 	.word	0x50000400

08000978 <sendEnable>:

static void sendEnable()
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b082      	sub	sp, #8
 800097c:	af00      	add	r7, sp, #0
    set_E(1);
 800097e:	2001      	movs	r0, #1
 8000980:	f7ff ff40 	bl	8000804 <set_E>

    //Wait atleast 2 ticks
    uint32_t tick_start = HAL_GetTick();
 8000984:	f000 ff30 	bl	80017e8 <HAL_GetTick>
 8000988:	0003      	movs	r3, r0
 800098a:	607b      	str	r3, [r7, #4]
    while((HAL_GetTick() - tick_start) <= 2){}
 800098c:	46c0      	nop			; (mov r8, r8)
 800098e:	f000 ff2b 	bl	80017e8 <HAL_GetTick>
 8000992:	0002      	movs	r2, r0
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	1ad3      	subs	r3, r2, r3
 8000998:	2b02      	cmp	r3, #2
 800099a:	d9f8      	bls.n	800098e <sendEnable+0x16>

    set_E(0);
 800099c:	2000      	movs	r0, #0
 800099e:	f7ff ff31 	bl	8000804 <set_E>
}
 80009a2:	46c0      	nop			; (mov r8, r8)
 80009a4:	46bd      	mov	sp, r7
 80009a6:	b002      	add	sp, #8
 80009a8:	bd80      	pop	{r7, pc}

080009aa <waitForBusyFlag>:
static void waitForBusyFlag()
{
 80009aa:	b580      	push	{r7, lr}
 80009ac:	b082      	sub	sp, #8
 80009ae:	af00      	add	r7, sp, #0
    set_RS(0);
 80009b0:	2000      	movs	r0, #0
 80009b2:	f7ff ff07 	bl	80007c4 <set_RS>
    set_RW(1);
 80009b6:	2001      	movs	r0, #1
 80009b8:	f7ff ff14 	bl	80007e4 <set_RW>
    sendEnable();    
 80009bc:	f7ff ffdc 	bl	8000978 <sendEnable>

    int val = 1;
 80009c0:	2301      	movs	r3, #1
 80009c2:	607b      	str	r3, [r7, #4]
    while(val != 0)
 80009c4:	e003      	b.n	80009ce <waitForBusyFlag+0x24>
    {
        val = get_DB7(); //Get busy flag
 80009c6:	f7ff ffbf 	bl	8000948 <get_DB7>
 80009ca:	0003      	movs	r3, r0
 80009cc:	607b      	str	r3, [r7, #4]
    while(val != 0)
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d1f8      	bne.n	80009c6 <waitForBusyFlag+0x1c>
    }
}
 80009d4:	46c0      	nop			; (mov r8, r8)
 80009d6:	46c0      	nop			; (mov r8, r8)
 80009d8:	46bd      	mov	sp, r7
 80009da:	b002      	add	sp, #8
 80009dc:	bd80      	pop	{r7, pc}

080009de <sendCommand>:
static void sendCommand()
{
 80009de:	b580      	push	{r7, lr}
 80009e0:	af00      	add	r7, sp, #0
    sendEnable();
 80009e2:	f7ff ffc9 	bl	8000978 <sendEnable>
    waitForBusyFlag();
 80009e6:	f7ff ffe0 	bl	80009aa <waitForBusyFlag>
}
 80009ea:	46c0      	nop			; (mov r8, r8)
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}

080009f0 <charToByteBuffer>:
static void charToByteBuffer(char c)
{
 80009f0:	b590      	push	{r4, r7, lr}
 80009f2:	b085      	sub	sp, #20
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	0002      	movs	r2, r0
 80009f8:	1dfb      	adds	r3, r7, #7
 80009fa:	701a      	strb	r2, [r3, #0]
    for(uint8_t i = 0; i < 8; i++)
 80009fc:	230f      	movs	r3, #15
 80009fe:	18fb      	adds	r3, r7, r3
 8000a00:	2200      	movs	r2, #0
 8000a02:	701a      	strb	r2, [r3, #0]
 8000a04:	e017      	b.n	8000a36 <charToByteBuffer+0x46>
    {
        char val = (c >> i) & 0x01;
 8000a06:	1dfb      	adds	r3, r7, #7
 8000a08:	781a      	ldrb	r2, [r3, #0]
 8000a0a:	200f      	movs	r0, #15
 8000a0c:	183b      	adds	r3, r7, r0
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	411a      	asrs	r2, r3
 8000a12:	0013      	movs	r3, r2
 8000a14:	b2da      	uxtb	r2, r3
 8000a16:	240e      	movs	r4, #14
 8000a18:	193b      	adds	r3, r7, r4
 8000a1a:	2101      	movs	r1, #1
 8000a1c:	400a      	ands	r2, r1
 8000a1e:	701a      	strb	r2, [r3, #0]
        byteBuffer[i] = val;
 8000a20:	183b      	adds	r3, r7, r0
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	4a09      	ldr	r2, [pc, #36]	; (8000a4c <charToByteBuffer+0x5c>)
 8000a26:	1939      	adds	r1, r7, r4
 8000a28:	7809      	ldrb	r1, [r1, #0]
 8000a2a:	54d1      	strb	r1, [r2, r3]
    for(uint8_t i = 0; i < 8; i++)
 8000a2c:	183b      	adds	r3, r7, r0
 8000a2e:	781a      	ldrb	r2, [r3, #0]
 8000a30:	183b      	adds	r3, r7, r0
 8000a32:	3201      	adds	r2, #1
 8000a34:	701a      	strb	r2, [r3, #0]
 8000a36:	230f      	movs	r3, #15
 8000a38:	18fb      	adds	r3, r7, r3
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	2b07      	cmp	r3, #7
 8000a3e:	d9e2      	bls.n	8000a06 <charToByteBuffer+0x16>
    }
}
 8000a40:	46c0      	nop			; (mov r8, r8)
 8000a42:	46c0      	nop			; (mov r8, r8)
 8000a44:	46bd      	mov	sp, r7
 8000a46:	b005      	add	sp, #20
 8000a48:	bd90      	pop	{r4, r7, pc}
 8000a4a:	46c0      	nop			; (mov r8, r8)
 8000a4c:	2000008c 	.word	0x2000008c

08000a50 <sendByteBuffer>:
static void sendByteBuffer()
{    
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
    //Write data
    set_RS(1);
 8000a56:	2001      	movs	r0, #1
 8000a58:	f7ff feb4 	bl	80007c4 <set_RS>
    set_RW(0);
 8000a5c:	2000      	movs	r0, #0
 8000a5e:	f7ff fec1 	bl	80007e4 <set_RW>

    //Address to write to correct pin
    uint16_t address = 0x0001;
 8000a62:	1dbb      	adds	r3, r7, #6
 8000a64:	2201      	movs	r2, #1
 8000a66:	801a      	strh	r2, [r3, #0]

    for(uint8_t i = 0; i < 8; i++)
 8000a68:	1d7b      	adds	r3, r7, #5
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	701a      	strb	r2, [r3, #0]
 8000a6e:	e017      	b.n	8000aa0 <sendByteBuffer+0x50>
    {        
        char val = byteBuffer[i];
 8000a70:	1d7b      	adds	r3, r7, #5
 8000a72:	781a      	ldrb	r2, [r3, #0]
 8000a74:	1d3b      	adds	r3, r7, #4
 8000a76:	490f      	ldr	r1, [pc, #60]	; (8000ab4 <sendByteBuffer+0x64>)
 8000a78:	5c8a      	ldrb	r2, [r1, r2]
 8000a7a:	701a      	strb	r2, [r3, #0]
        HAL_GPIO_WritePin(GPIOB, address, (int)val); 
 8000a7c:	1d3b      	adds	r3, r7, #4
 8000a7e:	781a      	ldrb	r2, [r3, #0]
 8000a80:	1dbb      	adds	r3, r7, #6
 8000a82:	881b      	ldrh	r3, [r3, #0]
 8000a84:	480c      	ldr	r0, [pc, #48]	; (8000ab8 <sendByteBuffer+0x68>)
 8000a86:	0019      	movs	r1, r3
 8000a88:	f001 f955 	bl	8001d36 <HAL_GPIO_WritePin>
        address = address << 1; //Go to next pin
 8000a8c:	1dba      	adds	r2, r7, #6
 8000a8e:	1dbb      	adds	r3, r7, #6
 8000a90:	881b      	ldrh	r3, [r3, #0]
 8000a92:	18db      	adds	r3, r3, r3
 8000a94:	8013      	strh	r3, [r2, #0]
    for(uint8_t i = 0; i < 8; i++)
 8000a96:	1d7b      	adds	r3, r7, #5
 8000a98:	781a      	ldrb	r2, [r3, #0]
 8000a9a:	1d7b      	adds	r3, r7, #5
 8000a9c:	3201      	adds	r2, #1
 8000a9e:	701a      	strb	r2, [r3, #0]
 8000aa0:	1d7b      	adds	r3, r7, #5
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	2b07      	cmp	r3, #7
 8000aa6:	d9e3      	bls.n	8000a70 <sendByteBuffer+0x20>
    }
    sendCommand();
 8000aa8:	f7ff ff99 	bl	80009de <sendCommand>
}
 8000aac:	46c0      	nop			; (mov r8, r8)
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	b002      	add	sp, #8
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	2000008c 	.word	0x2000008c
 8000ab8:	50000400 	.word	0x50000400

08000abc <LCD_InitPins>:

// ----- Public Functions ----- 

void LCD_InitPins()
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b086      	sub	sp, #24
 8000ac0:	af00      	add	r7, sp, #0
    //Create init struct
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac2:	1d3b      	adds	r3, r7, #4
 8000ac4:	0018      	movs	r0, r3
 8000ac6:	2314      	movs	r3, #20
 8000ac8:	001a      	movs	r2, r3
 8000aca:	2100      	movs	r1, #0
 8000acc:	f003 f91c 	bl	8003d08 <memset>

	//Initialize all Output-Pins of Port A
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8000ad0:	1d3b      	adds	r3, r7, #4
 8000ad2:	2203      	movs	r2, #3
 8000ad4:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad6:	1d3b      	adds	r3, r7, #4
 8000ad8:	2201      	movs	r2, #1
 8000ada:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000adc:	1d3b      	adds	r3, r7, #4
 8000ade:	2200      	movs	r2, #0
 8000ae0:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae2:	1d3b      	adds	r3, r7, #4
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ae8:	1d3a      	adds	r2, r7, #4
 8000aea:	23a0      	movs	r3, #160	; 0xa0
 8000aec:	05db      	lsls	r3, r3, #23
 8000aee:	0011      	movs	r1, r2
 8000af0:	0018      	movs	r0, r3
 8000af2:	f000 ff85 	bl	8001a00 <HAL_GPIO_Init>

	//Initialize all Output-Pins of Port B
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8;
 8000af6:	1d3b      	adds	r3, r7, #4
 8000af8:	4a1a      	ldr	r2, [pc, #104]	; (8000b64 <LCD_InitPins+0xa8>)
 8000afa:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000afc:	1d3b      	adds	r3, r7, #4
 8000afe:	2201      	movs	r2, #1
 8000b00:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b02:	1d3b      	adds	r3, r7, #4
 8000b04:	2200      	movs	r2, #0
 8000b06:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b08:	1d3b      	adds	r3, r7, #4
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b0e:	1d3b      	adds	r3, r7, #4
 8000b10:	4a15      	ldr	r2, [pc, #84]	; (8000b68 <LCD_InitPins+0xac>)
 8000b12:	0019      	movs	r1, r3
 8000b14:	0010      	movs	r0, r2
 8000b16:	f000 ff73 	bl	8001a00 <HAL_GPIO_Init>

    //Reset everything
    set_RS(0);
 8000b1a:	2000      	movs	r0, #0
 8000b1c:	f7ff fe52 	bl	80007c4 <set_RS>
    set_RW(0);
 8000b20:	2000      	movs	r0, #0
 8000b22:	f7ff fe5f 	bl	80007e4 <set_RW>
    set_DB7(0);
 8000b26:	2000      	movs	r0, #0
 8000b28:	f7ff fe7e 	bl	8000828 <set_DB7>
    set_DB6(0);
 8000b2c:	2000      	movs	r0, #0
 8000b2e:	f7ff fe8d 	bl	800084c <set_DB6>
    set_DB5(0);
 8000b32:	2000      	movs	r0, #0
 8000b34:	f7ff fe9c 	bl	8000870 <set_DB5>
    set_DB4(0);
 8000b38:	2000      	movs	r0, #0
 8000b3a:	f7ff feab 	bl	8000894 <set_DB4>
    set_DB3(0);
 8000b3e:	2000      	movs	r0, #0
 8000b40:	f7ff feba 	bl	80008b8 <set_DB3>
    set_DB2(0);
 8000b44:	2000      	movs	r0, #0
 8000b46:	f7ff fec9 	bl	80008dc <set_DB2>
    set_DB1(0);
 8000b4a:	2000      	movs	r0, #0
 8000b4c:	f7ff fed8 	bl	8000900 <set_DB1>
    set_DB0(0);
 8000b50:	2000      	movs	r0, #0
 8000b52:	f7ff fee7 	bl	8000924 <set_DB0>

    sendCommand();
 8000b56:	f7ff ff42 	bl	80009de <sendCommand>
}
 8000b5a:	46c0      	nop			; (mov r8, r8)
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	b006      	add	sp, #24
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	46c0      	nop			; (mov r8, r8)
 8000b64:	000001ff 	.word	0x000001ff
 8000b68:	50000400 	.word	0x50000400

08000b6c <LCD_Set8BitMode>:

void LCD_Set8BitMode()
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
    set_RS(0);
 8000b70:	2000      	movs	r0, #0
 8000b72:	f7ff fe27 	bl	80007c4 <set_RS>
    set_RW(0);
 8000b76:	2000      	movs	r0, #0
 8000b78:	f7ff fe34 	bl	80007e4 <set_RW>

    set_DB7(0);
 8000b7c:	2000      	movs	r0, #0
 8000b7e:	f7ff fe53 	bl	8000828 <set_DB7>
    set_DB6(0);
 8000b82:	2000      	movs	r0, #0
 8000b84:	f7ff fe62 	bl	800084c <set_DB6>
    set_DB5(1); //Configure Function Set
 8000b88:	2001      	movs	r0, #1
 8000b8a:	f7ff fe71 	bl	8000870 <set_DB5>
    set_DB4(1); //8-Bit or 4-Bit
 8000b8e:	2001      	movs	r0, #1
 8000b90:	f7ff fe80 	bl	8000894 <set_DB4>
    set_DB3(1); //2 Lines or 1 Line
 8000b94:	2001      	movs	r0, #1
 8000b96:	f7ff fe8f 	bl	80008b8 <set_DB3>
    set_DB2(0); //5x11 or 5x8 Pixel
 8000b9a:	2000      	movs	r0, #0
 8000b9c:	f7ff fe9e 	bl	80008dc <set_DB2>
    set_DB1(0);
 8000ba0:	2000      	movs	r0, #0
 8000ba2:	f7ff fead 	bl	8000900 <set_DB1>
    set_DB0(0);
 8000ba6:	2000      	movs	r0, #0
 8000ba8:	f7ff febc 	bl	8000924 <set_DB0>

    sendCommand();
 8000bac:	f7ff ff17 	bl	80009de <sendCommand>
}
 8000bb0:	46c0      	nop			; (mov r8, r8)
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <LCD_ClearDisplay>:

void LCD_ClearDisplay()
{
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	af00      	add	r7, sp, #0
    set_RS(0);
 8000bba:	2000      	movs	r0, #0
 8000bbc:	f7ff fe02 	bl	80007c4 <set_RS>
    set_RW(0);
 8000bc0:	2000      	movs	r0, #0
 8000bc2:	f7ff fe0f 	bl	80007e4 <set_RW>

    set_DB7(0);
 8000bc6:	2000      	movs	r0, #0
 8000bc8:	f7ff fe2e 	bl	8000828 <set_DB7>
    set_DB6(0);
 8000bcc:	2000      	movs	r0, #0
 8000bce:	f7ff fe3d 	bl	800084c <set_DB6>
    set_DB5(0);
 8000bd2:	2000      	movs	r0, #0
 8000bd4:	f7ff fe4c 	bl	8000870 <set_DB5>
    set_DB4(0);
 8000bd8:	2000      	movs	r0, #0
 8000bda:	f7ff fe5b 	bl	8000894 <set_DB4>
    set_DB3(0);
 8000bde:	2000      	movs	r0, #0
 8000be0:	f7ff fe6a 	bl	80008b8 <set_DB3>
    set_DB2(0);
 8000be4:	2000      	movs	r0, #0
 8000be6:	f7ff fe79 	bl	80008dc <set_DB2>
    set_DB1(0);
 8000bea:	2000      	movs	r0, #0
 8000bec:	f7ff fe88 	bl	8000900 <set_DB1>
    set_DB0(1);
 8000bf0:	2001      	movs	r0, #1
 8000bf2:	f7ff fe97 	bl	8000924 <set_DB0>

    sendCommand();
 8000bf6:	f7ff fef2 	bl	80009de <sendCommand>
}
 8000bfa:	46c0      	nop			; (mov r8, r8)
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}

08000c00 <LCD_ReturnHome>:

void LCD_ReturnHome()
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
    set_RS(0);
 8000c04:	2000      	movs	r0, #0
 8000c06:	f7ff fddd 	bl	80007c4 <set_RS>
    set_RW(0);
 8000c0a:	2000      	movs	r0, #0
 8000c0c:	f7ff fdea 	bl	80007e4 <set_RW>

    set_DB7(0);
 8000c10:	2000      	movs	r0, #0
 8000c12:	f7ff fe09 	bl	8000828 <set_DB7>
    set_DB6(0);
 8000c16:	2000      	movs	r0, #0
 8000c18:	f7ff fe18 	bl	800084c <set_DB6>
    set_DB5(0);
 8000c1c:	2000      	movs	r0, #0
 8000c1e:	f7ff fe27 	bl	8000870 <set_DB5>
    set_DB4(0);
 8000c22:	2000      	movs	r0, #0
 8000c24:	f7ff fe36 	bl	8000894 <set_DB4>
    set_DB3(0);
 8000c28:	2000      	movs	r0, #0
 8000c2a:	f7ff fe45 	bl	80008b8 <set_DB3>
    set_DB2(0);
 8000c2e:	2000      	movs	r0, #0
 8000c30:	f7ff fe54 	bl	80008dc <set_DB2>
    set_DB1(1);
 8000c34:	2001      	movs	r0, #1
 8000c36:	f7ff fe63 	bl	8000900 <set_DB1>
    set_DB0(0);
 8000c3a:	2000      	movs	r0, #0
 8000c3c:	f7ff fe72 	bl	8000924 <set_DB0>

    sendCommand();
 8000c40:	f7ff fecd 	bl	80009de <sendCommand>
}
 8000c44:	46c0      	nop			; (mov r8, r8)
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}

08000c4a <LCD_TurnDisplayOn>:

void LCD_TurnDisplayOn()
{
 8000c4a:	b580      	push	{r7, lr}
 8000c4c:	af00      	add	r7, sp, #0
    set_RS(0);
 8000c4e:	2000      	movs	r0, #0
 8000c50:	f7ff fdb8 	bl	80007c4 <set_RS>
    set_RW(0);
 8000c54:	2000      	movs	r0, #0
 8000c56:	f7ff fdc5 	bl	80007e4 <set_RW>

    set_DB7(0);
 8000c5a:	2000      	movs	r0, #0
 8000c5c:	f7ff fde4 	bl	8000828 <set_DB7>
    set_DB6(0);
 8000c60:	2000      	movs	r0, #0
 8000c62:	f7ff fdf3 	bl	800084c <set_DB6>
    set_DB5(0);
 8000c66:	2000      	movs	r0, #0
 8000c68:	f7ff fe02 	bl	8000870 <set_DB5>
    set_DB4(0);
 8000c6c:	2000      	movs	r0, #0
 8000c6e:	f7ff fe11 	bl	8000894 <set_DB4>
    set_DB3(1); //Configure Display
 8000c72:	2001      	movs	r0, #1
 8000c74:	f7ff fe20 	bl	80008b8 <set_DB3>
    set_DB2(1); //Turn On/Off
 8000c78:	2001      	movs	r0, #1
 8000c7a:	f7ff fe2f 	bl	80008dc <set_DB2>
    set_DB1(0); //Cursor settings
 8000c7e:	2000      	movs	r0, #0
 8000c80:	f7ff fe3e 	bl	8000900 <set_DB1>
    set_DB0(0); //Cursor settings
 8000c84:	2000      	movs	r0, #0
 8000c86:	f7ff fe4d 	bl	8000924 <set_DB0>

    sendCommand();
 8000c8a:	f7ff fea8 	bl	80009de <sendCommand>
}
 8000c8e:	46c0      	nop			; (mov r8, r8)
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}

08000c94 <LCD_Print>:
    charToByteBuffer(c);
    sendByteBuffer();
}

void LCD_Print(const char* string)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b086      	sub	sp, #24
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
    int8_t chars = strlen(string);
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	0018      	movs	r0, r3
 8000ca0:	f7ff fa32 	bl	8000108 <strlen>
 8000ca4:	0002      	movs	r2, r0
 8000ca6:	210f      	movs	r1, #15
 8000ca8:	187b      	adds	r3, r7, r1
 8000caa:	701a      	strb	r2, [r3, #0]
    if(chars < 17)
 8000cac:	187b      	adds	r3, r7, r1
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	b25b      	sxtb	r3, r3
 8000cb2:	2b10      	cmp	r3, #16
 8000cb4:	dc2b      	bgt.n	8000d0e <LCD_Print+0x7a>
    {
        //Iterate over every character     
        for(int i = 0; i < strlen(string); i++)
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	617b      	str	r3, [r7, #20]
 8000cba:	e00b      	b.n	8000cd4 <LCD_Print+0x40>
        {
            charToByteBuffer(string[i]); //Get binary representation of the character
 8000cbc:	697b      	ldr	r3, [r7, #20]
 8000cbe:	687a      	ldr	r2, [r7, #4]
 8000cc0:	18d3      	adds	r3, r2, r3
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	0018      	movs	r0, r3
 8000cc6:	f7ff fe93 	bl	80009f0 <charToByteBuffer>
            sendByteBuffer(); //Set pins accordingly
 8000cca:	f7ff fec1 	bl	8000a50 <sendByteBuffer>
        for(int i = 0; i < strlen(string); i++)
 8000cce:	697b      	ldr	r3, [r7, #20]
 8000cd0:	3301      	adds	r3, #1
 8000cd2:	617b      	str	r3, [r7, #20]
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	0018      	movs	r0, r3
 8000cd8:	f7ff fa16 	bl	8000108 <strlen>
 8000cdc:	0002      	movs	r2, r0
 8000cde:	697b      	ldr	r3, [r7, #20]
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	d8eb      	bhi.n	8000cbc <LCD_Print+0x28>
        }   

        //Iterate to fill up the line    
        for(int i = 0; i < 40 - chars; i++)
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	613b      	str	r3, [r7, #16]
 8000ce8:	e007      	b.n	8000cfa <LCD_Print+0x66>
        {
            charToByteBuffer(' '); //Get binary representation of a space
 8000cea:	2020      	movs	r0, #32
 8000cec:	f7ff fe80 	bl	80009f0 <charToByteBuffer>
            sendByteBuffer(); //Set pins accordingly
 8000cf0:	f7ff feae 	bl	8000a50 <sendByteBuffer>
        for(int i = 0; i < 40 - chars; i++)
 8000cf4:	693b      	ldr	r3, [r7, #16]
 8000cf6:	3301      	adds	r3, #1
 8000cf8:	613b      	str	r3, [r7, #16]
 8000cfa:	230f      	movs	r3, #15
 8000cfc:	18fb      	adds	r3, r7, r3
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	b25b      	sxtb	r3, r3
 8000d02:	2228      	movs	r2, #40	; 0x28
 8000d04:	1ad3      	subs	r3, r2, r3
 8000d06:	693a      	ldr	r2, [r7, #16]
 8000d08:	429a      	cmp	r2, r3
 8000d0a:	dbee      	blt.n	8000cea <LCD_Print+0x56>
    }
    else
    {   
        LCD_Print("String too long");
    }
}
 8000d0c:	e003      	b.n	8000d16 <LCD_Print+0x82>
        LCD_Print("String too long");
 8000d0e:	4b04      	ldr	r3, [pc, #16]	; (8000d20 <LCD_Print+0x8c>)
 8000d10:	0018      	movs	r0, r3
 8000d12:	f7ff ffbf 	bl	8000c94 <LCD_Print>
}
 8000d16:	46c0      	nop			; (mov r8, r8)
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	b006      	add	sp, #24
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	46c0      	nop			; (mov r8, r8)
 8000d20:	08004580 	.word	0x08004580

08000d24 <LCD_printf>:

void LCD_printf(const char* format, ...)
{
 8000d24:	b40f      	push	{r0, r1, r2, r3}
 8000d26:	b580      	push	{r7, lr}
 8000d28:	b0c2      	sub	sp, #264	; 0x108
 8000d2a:	af00      	add	r7, sp, #0
	va_list args;
	char buffer[256];	
	memset(buffer, 0, 256);
 8000d2c:	2380      	movs	r3, #128	; 0x80
 8000d2e:	005a      	lsls	r2, r3, #1
 8000d30:	1d3b      	adds	r3, r7, #4
 8000d32:	2100      	movs	r1, #0
 8000d34:	0018      	movs	r0, r3
 8000d36:	f002 ffe7 	bl	8003d08 <memset>

	va_start(args, format);	
 8000d3a:	238a      	movs	r3, #138	; 0x8a
 8000d3c:	005b      	lsls	r3, r3, #1
 8000d3e:	18fb      	adds	r3, r7, r3
 8000d40:	1d7a      	adds	r2, r7, #5
 8000d42:	32ff      	adds	r2, #255	; 0xff
 8000d44:	6013      	str	r3, [r2, #0]
	vsprintf(buffer, format, args);
 8000d46:	1d7b      	adds	r3, r7, #5
 8000d48:	33ff      	adds	r3, #255	; 0xff
 8000d4a:	681a      	ldr	r2, [r3, #0]
 8000d4c:	2388      	movs	r3, #136	; 0x88
 8000d4e:	005b      	lsls	r3, r3, #1
 8000d50:	18fb      	adds	r3, r7, r3
 8000d52:	6819      	ldr	r1, [r3, #0]
 8000d54:	1d3b      	adds	r3, r7, #4
 8000d56:	0018      	movs	r0, r3
 8000d58:	f002 fff4 	bl	8003d44 <vsiprintf>
	LCD_Print(buffer);
 8000d5c:	1d3b      	adds	r3, r7, #4
 8000d5e:	0018      	movs	r0, r3
 8000d60:	f7ff ff98 	bl	8000c94 <LCD_Print>
	va_end(args);
 8000d64:	46c0      	nop			; (mov r8, r8)
 8000d66:	46bd      	mov	sp, r7
 8000d68:	b042      	add	sp, #264	; 0x108
 8000d6a:	bc80      	pop	{r7}
 8000d6c:	bc08      	pop	{r3}
 8000d6e:	b004      	add	sp, #16
 8000d70:	4718      	bx	r3
	...

08000d74 <SystemClock_Config>:
dht_t dht_OnBoard, dht_Extern;

// ----- Functions ----- 

static void SystemClock_Config(void)
{
 8000d74:	b590      	push	{r4, r7, lr}
 8000d76:	b099      	sub	sp, #100	; 0x64
 8000d78:	af00      	add	r7, sp, #0
  	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d7a:	242c      	movs	r4, #44	; 0x2c
 8000d7c:	193b      	adds	r3, r7, r4
 8000d7e:	0018      	movs	r0, r3
 8000d80:	2334      	movs	r3, #52	; 0x34
 8000d82:	001a      	movs	r2, r3
 8000d84:	2100      	movs	r1, #0
 8000d86:	f002 ffbf 	bl	8003d08 <memset>
  	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d8a:	2318      	movs	r3, #24
 8000d8c:	18fb      	adds	r3, r7, r3
 8000d8e:	0018      	movs	r0, r3
 8000d90:	2314      	movs	r3, #20
 8000d92:	001a      	movs	r2, r3
 8000d94:	2100      	movs	r1, #0
 8000d96:	f002 ffb7 	bl	8003d08 <memset>
  	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d9a:	003b      	movs	r3, r7
 8000d9c:	0018      	movs	r0, r3
 8000d9e:	2318      	movs	r3, #24
 8000da0:	001a      	movs	r2, r3
 8000da2:	2100      	movs	r1, #0
 8000da4:	f002 ffb0 	bl	8003d08 <memset>

  	//Configure the main internal regulator output voltage
  	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000da8:	4b2c      	ldr	r3, [pc, #176]	; (8000e5c <SystemClock_Config+0xe8>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a2c      	ldr	r2, [pc, #176]	; (8000e60 <SystemClock_Config+0xec>)
 8000dae:	401a      	ands	r2, r3
 8000db0:	4b2a      	ldr	r3, [pc, #168]	; (8000e5c <SystemClock_Config+0xe8>)
 8000db2:	2180      	movs	r1, #128	; 0x80
 8000db4:	0109      	lsls	r1, r1, #4
 8000db6:	430a      	orrs	r2, r1
 8000db8:	601a      	str	r2, [r3, #0]

  	//Initializes the RCC Oscillators according to the specified parameters in the RCC_OscInitTypeDef structure
  	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dba:	0021      	movs	r1, r4
 8000dbc:	187b      	adds	r3, r7, r1
 8000dbe:	2202      	movs	r2, #2
 8000dc0:	601a      	str	r2, [r3, #0]
  	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dc2:	187b      	adds	r3, r7, r1
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	60da      	str	r2, [r3, #12]
  	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dc8:	187b      	adds	r3, r7, r1
 8000dca:	2210      	movs	r2, #16
 8000dcc:	611a      	str	r2, [r3, #16]
  	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dce:	187b      	adds	r3, r7, r1
 8000dd0:	2202      	movs	r2, #2
 8000dd2:	625a      	str	r2, [r3, #36]	; 0x24
  	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000dd4:	187b      	adds	r3, r7, r1
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	629a      	str	r2, [r3, #40]	; 0x28
  	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8000dda:	187b      	adds	r3, r7, r1
 8000ddc:	2280      	movs	r2, #128	; 0x80
 8000dde:	02d2      	lsls	r2, r2, #11
 8000de0:	62da      	str	r2, [r3, #44]	; 0x2c
  	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8000de2:	187b      	adds	r3, r7, r1
 8000de4:	2280      	movs	r2, #128	; 0x80
 8000de6:	03d2      	lsls	r2, r2, #15
 8000de8:	631a      	str	r2, [r3, #48]	; 0x30
  	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dea:	187b      	adds	r3, r7, r1
 8000dec:	0018      	movs	r0, r3
 8000dee:	f000 ffdb 	bl	8001da8 <HAL_RCC_OscConfig>
 8000df2:	1e03      	subs	r3, r0, #0
 8000df4:	d003      	beq.n	8000dfe <SystemClock_Config+0x8a>
  	{
  	  	UT_Error_Handler("HAL_RCC_OscConfig failed!");
 8000df6:	4b1b      	ldr	r3, [pc, #108]	; (8000e64 <SystemClock_Config+0xf0>)
 8000df8:	0018      	movs	r0, r3
 8000dfa:	f000 fc27 	bl	800164c <UT_Error_Handler>
  	}

  	//Initializes the CPU, AHB and APB buses clocks
  	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000dfe:	2118      	movs	r1, #24
 8000e00:	187b      	adds	r3, r7, r1
 8000e02:	220f      	movs	r2, #15
 8000e04:	601a      	str	r2, [r3, #0]
  	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e06:	187b      	adds	r3, r7, r1
 8000e08:	2203      	movs	r2, #3
 8000e0a:	605a      	str	r2, [r3, #4]
  	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e0c:	187b      	adds	r3, r7, r1
 8000e0e:	2200      	movs	r2, #0
 8000e10:	609a      	str	r2, [r3, #8]
  	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e12:	187b      	adds	r3, r7, r1
 8000e14:	2200      	movs	r2, #0
 8000e16:	60da      	str	r2, [r3, #12]
  	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e18:	187b      	adds	r3, r7, r1
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	611a      	str	r2, [r3, #16]
  	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000e1e:	187b      	adds	r3, r7, r1
 8000e20:	2101      	movs	r1, #1
 8000e22:	0018      	movs	r0, r3
 8000e24:	f001 fb3c 	bl	80024a0 <HAL_RCC_ClockConfig>
 8000e28:	1e03      	subs	r3, r0, #0
 8000e2a:	d003      	beq.n	8000e34 <SystemClock_Config+0xc0>
  	{
  	  	UT_Error_Handler("HAL_RCC_ClockConfig failed!");
 8000e2c:	4b0e      	ldr	r3, [pc, #56]	; (8000e68 <SystemClock_Config+0xf4>)
 8000e2e:	0018      	movs	r0, r3
 8000e30:	f000 fc0c 	bl	800164c <UT_Error_Handler>
  	}

  	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000e34:	003b      	movs	r3, r7
 8000e36:	2202      	movs	r2, #2
 8000e38:	601a      	str	r2, [r3, #0]
  	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000e3a:	003b      	movs	r3, r7
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	609a      	str	r2, [r3, #8]
  	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e40:	003b      	movs	r3, r7
 8000e42:	0018      	movs	r0, r3
 8000e44:	f001 fd50 	bl	80028e8 <HAL_RCCEx_PeriphCLKConfig>
 8000e48:	1e03      	subs	r3, r0, #0
 8000e4a:	d003      	beq.n	8000e54 <SystemClock_Config+0xe0>
  	{
  	  	UT_Error_Handler("HAL_RCCEx_PeriphCLKConfig failed!");
 8000e4c:	4b07      	ldr	r3, [pc, #28]	; (8000e6c <SystemClock_Config+0xf8>)
 8000e4e:	0018      	movs	r0, r3
 8000e50:	f000 fbfc 	bl	800164c <UT_Error_Handler>
  	}
}
 8000e54:	46c0      	nop			; (mov r8, r8)
 8000e56:	46bd      	mov	sp, r7
 8000e58:	b019      	add	sp, #100	; 0x64
 8000e5a:	bd90      	pop	{r4, r7, pc}
 8000e5c:	40007000 	.word	0x40007000
 8000e60:	ffffe7ff 	.word	0xffffe7ff
 8000e64:	08004590 	.word	0x08004590
 8000e68:	080045ac 	.word	0x080045ac
 8000e6c:	080045c8 	.word	0x080045c8

08000e70 <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 8000e74:	4b15      	ldr	r3, [pc, #84]	; (8000ecc <MX_USART2_UART_Init+0x5c>)
 8000e76:	4a16      	ldr	r2, [pc, #88]	; (8000ed0 <MX_USART2_UART_Init+0x60>)
 8000e78:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000e7a:	4b14      	ldr	r3, [pc, #80]	; (8000ecc <MX_USART2_UART_Init+0x5c>)
 8000e7c:	22e1      	movs	r2, #225	; 0xe1
 8000e7e:	0252      	lsls	r2, r2, #9
 8000e80:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e82:	4b12      	ldr	r3, [pc, #72]	; (8000ecc <MX_USART2_UART_Init+0x5c>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000e88:	4b10      	ldr	r3, [pc, #64]	; (8000ecc <MX_USART2_UART_Init+0x5c>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000e8e:	4b0f      	ldr	r3, [pc, #60]	; (8000ecc <MX_USART2_UART_Init+0x5c>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000e94:	4b0d      	ldr	r3, [pc, #52]	; (8000ecc <MX_USART2_UART_Init+0x5c>)
 8000e96:	220c      	movs	r2, #12
 8000e98:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e9a:	4b0c      	ldr	r3, [pc, #48]	; (8000ecc <MX_USART2_UART_Init+0x5c>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ea0:	4b0a      	ldr	r3, [pc, #40]	; (8000ecc <MX_USART2_UART_Init+0x5c>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ea6:	4b09      	ldr	r3, [pc, #36]	; (8000ecc <MX_USART2_UART_Init+0x5c>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000eac:	4b07      	ldr	r3, [pc, #28]	; (8000ecc <MX_USART2_UART_Init+0x5c>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	625a      	str	r2, [r3, #36]	; 0x24

	if (HAL_UART_Init(&huart2) != HAL_OK)
 8000eb2:	4b06      	ldr	r3, [pc, #24]	; (8000ecc <MX_USART2_UART_Init+0x5c>)
 8000eb4:	0018      	movs	r0, r3
 8000eb6:	f002 fa25 	bl	8003304 <HAL_UART_Init>
 8000eba:	1e03      	subs	r3, r0, #0
 8000ebc:	d003      	beq.n	8000ec6 <MX_USART2_UART_Init+0x56>
	{
		UT_Error_Handler("HAL_UART_Init failed!");
 8000ebe:	4b05      	ldr	r3, [pc, #20]	; (8000ed4 <MX_USART2_UART_Init+0x64>)
 8000ec0:	0018      	movs	r0, r3
 8000ec2:	f000 fbc3 	bl	800164c <UT_Error_Handler>
	}
}
 8000ec6:	46c0      	nop			; (mov r8, r8)
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	200000ec 	.word	0x200000ec
 8000ed0:	40004400 	.word	0x40004400
 8000ed4:	080045ec 	.word	0x080045ec

08000ed8 <MX_TIM2_Init>:

static void MX_TIM2_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b086      	sub	sp, #24
 8000edc:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ede:	2308      	movs	r3, #8
 8000ee0:	18fb      	adds	r3, r7, r3
 8000ee2:	0018      	movs	r0, r3
 8000ee4:	2310      	movs	r3, #16
 8000ee6:	001a      	movs	r2, r3
 8000ee8:	2100      	movs	r1, #0
 8000eea:	f002 ff0d 	bl	8003d08 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000eee:	003b      	movs	r3, r7
 8000ef0:	0018      	movs	r0, r3
 8000ef2:	2308      	movs	r3, #8
 8000ef4:	001a      	movs	r2, r3
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	f002 ff06 	bl	8003d08 <memset>

	//Configure timer 2
	htim2.Instance = TIM2;
 8000efc:	4b24      	ldr	r3, [pc, #144]	; (8000f90 <MX_TIM2_Init+0xb8>)
 8000efe:	2280      	movs	r2, #128	; 0x80
 8000f00:	05d2      	lsls	r2, r2, #23
 8000f02:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 3200; //32MHZ divided by 3200. This results in 10000 oscillations per second
 8000f04:	4b22      	ldr	r3, [pc, #136]	; (8000f90 <MX_TIM2_Init+0xb8>)
 8000f06:	22c8      	movs	r2, #200	; 0xc8
 8000f08:	0112      	lsls	r2, r2, #4
 8000f0a:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f0c:	4b20      	ldr	r3, [pc, #128]	; (8000f90 <MX_TIM2_Init+0xb8>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 10000; //Counter goes up to 10000, then starts anew. This results in 1 counter restarts every second
 8000f12:	4b1f      	ldr	r3, [pc, #124]	; (8000f90 <MX_TIM2_Init+0xb8>)
 8000f14:	4a1f      	ldr	r2, [pc, #124]	; (8000f94 <MX_TIM2_Init+0xbc>)
 8000f16:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f18:	4b1d      	ldr	r3, [pc, #116]	; (8000f90 <MX_TIM2_Init+0xb8>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f1e:	4b1c      	ldr	r3, [pc, #112]	; (8000f90 <MX_TIM2_Init+0xb8>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	615a      	str	r2, [r3, #20]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f24:	4b1a      	ldr	r3, [pc, #104]	; (8000f90 <MX_TIM2_Init+0xb8>)
 8000f26:	0018      	movs	r0, r3
 8000f28:	f001 fe04 	bl	8002b34 <HAL_TIM_Base_Init>
 8000f2c:	1e03      	subs	r3, r0, #0
 8000f2e:	d003      	beq.n	8000f38 <MX_TIM2_Init+0x60>
	{
		UT_Error_Handler("HAL_TIM_Base_Init failed!");
 8000f30:	4b19      	ldr	r3, [pc, #100]	; (8000f98 <MX_TIM2_Init+0xc0>)
 8000f32:	0018      	movs	r0, r3
 8000f34:	f000 fb8a 	bl	800164c <UT_Error_Handler>
	}

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL; //Use internal clock as a clock source
 8000f38:	2108      	movs	r1, #8
 8000f3a:	187b      	adds	r3, r7, r1
 8000f3c:	2280      	movs	r2, #128	; 0x80
 8000f3e:	0152      	lsls	r2, r2, #5
 8000f40:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f42:	187a      	adds	r2, r7, r1
 8000f44:	4b12      	ldr	r3, [pc, #72]	; (8000f90 <MX_TIM2_Init+0xb8>)
 8000f46:	0011      	movs	r1, r2
 8000f48:	0018      	movs	r0, r3
 8000f4a:	f001 ffab 	bl	8002ea4 <HAL_TIM_ConfigClockSource>
 8000f4e:	1e03      	subs	r3, r0, #0
 8000f50:	d003      	beq.n	8000f5a <MX_TIM2_Init+0x82>
	{
		UT_Error_Handler("HAL_TIM_ConfigClockSource failed!");
 8000f52:	4b12      	ldr	r3, [pc, #72]	; (8000f9c <MX_TIM2_Init+0xc4>)
 8000f54:	0018      	movs	r0, r3
 8000f56:	f000 fb79 	bl	800164c <UT_Error_Handler>
	}

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f5a:	003b      	movs	r3, r7
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f60:	003b      	movs	r3, r7
 8000f62:	2200      	movs	r2, #0
 8000f64:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f66:	003a      	movs	r2, r7
 8000f68:	4b09      	ldr	r3, [pc, #36]	; (8000f90 <MX_TIM2_Init+0xb8>)
 8000f6a:	0011      	movs	r1, r2
 8000f6c:	0018      	movs	r0, r3
 8000f6e:	f002 f971 	bl	8003254 <HAL_TIMEx_MasterConfigSynchronization>
 8000f72:	1e03      	subs	r3, r0, #0
 8000f74:	d003      	beq.n	8000f7e <MX_TIM2_Init+0xa6>
	{
		UT_Error_Handler("HAL_TIMEx_MasterConfigSynchronization failed!");
 8000f76:	4b0a      	ldr	r3, [pc, #40]	; (8000fa0 <MX_TIM2_Init+0xc8>)
 8000f78:	0018      	movs	r0, r3
 8000f7a:	f000 fb67 	bl	800164c <UT_Error_Handler>
	}

	HAL_TIM_MspPostInit(&htim2);
 8000f7e:	4b04      	ldr	r3, [pc, #16]	; (8000f90 <MX_TIM2_Init+0xb8>)
 8000f80:	0018      	movs	r0, r3
 8000f82:	f000 fa5b 	bl	800143c <HAL_TIM_MspPostInit>
}
 8000f86:	46c0      	nop			; (mov r8, r8)
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	b006      	add	sp, #24
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	46c0      	nop			; (mov r8, r8)
 8000f90:	200000ac 	.word	0x200000ac
 8000f94:	00002710 	.word	0x00002710
 8000f98:	08004604 	.word	0x08004604
 8000f9c:	08004620 	.word	0x08004620
 8000fa0:	08004644 	.word	0x08004644

08000fa4 <MX_TIM21_Init>:

static void MX_TIM21_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b086      	sub	sp, #24
 8000fa8:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000faa:	2308      	movs	r3, #8
 8000fac:	18fb      	adds	r3, r7, r3
 8000fae:	0018      	movs	r0, r3
 8000fb0:	2310      	movs	r3, #16
 8000fb2:	001a      	movs	r2, r3
 8000fb4:	2100      	movs	r1, #0
 8000fb6:	f002 fea7 	bl	8003d08 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fba:	003b      	movs	r3, r7
 8000fbc:	0018      	movs	r0, r3
 8000fbe:	2308      	movs	r3, #8
 8000fc0:	001a      	movs	r2, r3
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	f002 fea0 	bl	8003d08 <memset>

	//Configure timer 21
	htim21.Instance = TIM21;
 8000fc8:	4b21      	ldr	r3, [pc, #132]	; (8001050 <MX_TIM21_Init+0xac>)
 8000fca:	4a22      	ldr	r2, [pc, #136]	; (8001054 <MX_TIM21_Init+0xb0>)
 8000fcc:	601a      	str	r2, [r3, #0]
	htim21.Init.Prescaler = 28; //32MHZ divided by 28. High resolution for microsecond-Delay-Function
 8000fce:	4b20      	ldr	r3, [pc, #128]	; (8001050 <MX_TIM21_Init+0xac>)
 8000fd0:	221c      	movs	r2, #28
 8000fd2:	605a      	str	r2, [r3, #4]
	htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fd4:	4b1e      	ldr	r3, [pc, #120]	; (8001050 <MX_TIM21_Init+0xac>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	609a      	str	r2, [r3, #8]
	htim21.Init.Period = 65535;
 8000fda:	4b1d      	ldr	r3, [pc, #116]	; (8001050 <MX_TIM21_Init+0xac>)
 8000fdc:	4a1e      	ldr	r2, [pc, #120]	; (8001058 <MX_TIM21_Init+0xb4>)
 8000fde:	60da      	str	r2, [r3, #12]
	htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fe0:	4b1b      	ldr	r3, [pc, #108]	; (8001050 <MX_TIM21_Init+0xac>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	611a      	str	r2, [r3, #16]
	htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fe6:	4b1a      	ldr	r3, [pc, #104]	; (8001050 <MX_TIM21_Init+0xac>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	615a      	str	r2, [r3, #20]
	if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 8000fec:	4b18      	ldr	r3, [pc, #96]	; (8001050 <MX_TIM21_Init+0xac>)
 8000fee:	0018      	movs	r0, r3
 8000ff0:	f001 fda0 	bl	8002b34 <HAL_TIM_Base_Init>
 8000ff4:	1e03      	subs	r3, r0, #0
 8000ff6:	d003      	beq.n	8001000 <MX_TIM21_Init+0x5c>
	{
		UT_Error_Handler("HAL_TIM_Base_Init failed!");
 8000ff8:	4b18      	ldr	r3, [pc, #96]	; (800105c <MX_TIM21_Init+0xb8>)
 8000ffa:	0018      	movs	r0, r3
 8000ffc:	f000 fb26 	bl	800164c <UT_Error_Handler>
	}	

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001000:	2108      	movs	r1, #8
 8001002:	187b      	adds	r3, r7, r1
 8001004:	2280      	movs	r2, #128	; 0x80
 8001006:	0152      	lsls	r2, r2, #5
 8001008:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 800100a:	187a      	adds	r2, r7, r1
 800100c:	4b10      	ldr	r3, [pc, #64]	; (8001050 <MX_TIM21_Init+0xac>)
 800100e:	0011      	movs	r1, r2
 8001010:	0018      	movs	r0, r3
 8001012:	f001 ff47 	bl	8002ea4 <HAL_TIM_ConfigClockSource>
 8001016:	1e03      	subs	r3, r0, #0
 8001018:	d003      	beq.n	8001022 <MX_TIM21_Init+0x7e>
	{
		UT_Error_Handler("HAL_TIM_ConfigClockSource failed!");
 800101a:	4b11      	ldr	r3, [pc, #68]	; (8001060 <MX_TIM21_Init+0xbc>)
 800101c:	0018      	movs	r0, r3
 800101e:	f000 fb15 	bl	800164c <UT_Error_Handler>
	}	

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001022:	003b      	movs	r3, r7
 8001024:	2200      	movs	r2, #0
 8001026:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001028:	003b      	movs	r3, r7
 800102a:	2200      	movs	r2, #0
 800102c:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 800102e:	003a      	movs	r2, r7
 8001030:	4b07      	ldr	r3, [pc, #28]	; (8001050 <MX_TIM21_Init+0xac>)
 8001032:	0011      	movs	r1, r2
 8001034:	0018      	movs	r0, r3
 8001036:	f002 f90d 	bl	8003254 <HAL_TIMEx_MasterConfigSynchronization>
 800103a:	1e03      	subs	r3, r0, #0
 800103c:	d003      	beq.n	8001046 <MX_TIM21_Init+0xa2>
	{
		UT_Error_Handler("HAL_TIMEx_MasterConfigSynchronization failed!");
 800103e:	4b09      	ldr	r3, [pc, #36]	; (8001064 <MX_TIM21_Init+0xc0>)
 8001040:	0018      	movs	r0, r3
 8001042:	f000 fb03 	bl	800164c <UT_Error_Handler>
	}
}
 8001046:	46c0      	nop			; (mov r8, r8)
 8001048:	46bd      	mov	sp, r7
 800104a:	b006      	add	sp, #24
 800104c:	bd80      	pop	{r7, pc}
 800104e:	46c0      	nop			; (mov r8, r8)
 8001050:	2000017c 	.word	0x2000017c
 8001054:	40010800 	.word	0x40010800
 8001058:	0000ffff 	.word	0x0000ffff
 800105c:	08004604 	.word	0x08004604
 8001060:	08004620 	.word	0x08004620
 8001064:	08004644 	.word	0x08004644

08001068 <Port_Init>:

static void Port_Init(void)
{
 8001068:	b590      	push	{r4, r7, lr}
 800106a:	b08b      	sub	sp, #44	; 0x2c
 800106c:	af00      	add	r7, sp, #0
	//Enable GPIO Ports Clock
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800106e:	4b31      	ldr	r3, [pc, #196]	; (8001134 <Port_Init+0xcc>)
 8001070:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001072:	4b30      	ldr	r3, [pc, #192]	; (8001134 <Port_Init+0xcc>)
 8001074:	2101      	movs	r1, #1
 8001076:	430a      	orrs	r2, r1
 8001078:	62da      	str	r2, [r3, #44]	; 0x2c
 800107a:	4b2e      	ldr	r3, [pc, #184]	; (8001134 <Port_Init+0xcc>)
 800107c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800107e:	2201      	movs	r2, #1
 8001080:	4013      	ands	r3, r2
 8001082:	613b      	str	r3, [r7, #16]
 8001084:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001086:	4b2b      	ldr	r3, [pc, #172]	; (8001134 <Port_Init+0xcc>)
 8001088:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800108a:	4b2a      	ldr	r3, [pc, #168]	; (8001134 <Port_Init+0xcc>)
 800108c:	2102      	movs	r1, #2
 800108e:	430a      	orrs	r2, r1
 8001090:	62da      	str	r2, [r3, #44]	; 0x2c
 8001092:	4b28      	ldr	r3, [pc, #160]	; (8001134 <Port_Init+0xcc>)
 8001094:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001096:	2202      	movs	r2, #2
 8001098:	4013      	ands	r3, r2
 800109a:	60fb      	str	r3, [r7, #12]
 800109c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800109e:	4b25      	ldr	r3, [pc, #148]	; (8001134 <Port_Init+0xcc>)
 80010a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80010a2:	4b24      	ldr	r3, [pc, #144]	; (8001134 <Port_Init+0xcc>)
 80010a4:	2104      	movs	r1, #4
 80010a6:	430a      	orrs	r2, r1
 80010a8:	62da      	str	r2, [r3, #44]	; 0x2c
 80010aa:	4b22      	ldr	r3, [pc, #136]	; (8001134 <Port_Init+0xcc>)
 80010ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010ae:	2204      	movs	r2, #4
 80010b0:	4013      	ands	r3, r2
 80010b2:	60bb      	str	r3, [r7, #8]
 80010b4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80010b6:	4b1f      	ldr	r3, [pc, #124]	; (8001134 <Port_Init+0xcc>)
 80010b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80010ba:	4b1e      	ldr	r3, [pc, #120]	; (8001134 <Port_Init+0xcc>)
 80010bc:	2180      	movs	r1, #128	; 0x80
 80010be:	430a      	orrs	r2, r1
 80010c0:	62da      	str	r2, [r3, #44]	; 0x2c
 80010c2:	4b1c      	ldr	r3, [pc, #112]	; (8001134 <Port_Init+0xcc>)
 80010c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010c6:	2280      	movs	r2, #128	; 0x80
 80010c8:	4013      	ands	r3, r2
 80010ca:	607b      	str	r3, [r7, #4]
 80010cc:	687b      	ldr	r3, [r7, #4]

	//Create init struct
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ce:	2414      	movs	r4, #20
 80010d0:	193b      	adds	r3, r7, r4
 80010d2:	0018      	movs	r0, r3
 80010d4:	2314      	movs	r3, #20
 80010d6:	001a      	movs	r2, r3
 80010d8:	2100      	movs	r1, #0
 80010da:	f002 fe15 	bl	8003d08 <memset>

	//Initialize all Output-Pins of Port A
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 80010de:	193b      	adds	r3, r7, r4
 80010e0:	2220      	movs	r2, #32
 80010e2:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010e4:	193b      	adds	r3, r7, r4
 80010e6:	2201      	movs	r2, #1
 80010e8:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ea:	193b      	adds	r3, r7, r4
 80010ec:	2200      	movs	r2, #0
 80010ee:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80010f0:	193b      	adds	r3, r7, r4
 80010f2:	2201      	movs	r2, #1
 80010f4:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f6:	193a      	adds	r2, r7, r4
 80010f8:	23a0      	movs	r3, #160	; 0xa0
 80010fa:	05db      	lsls	r3, r3, #23
 80010fc:	0011      	movs	r1, r2
 80010fe:	0018      	movs	r0, r3
 8001100:	f000 fc7e 	bl	8001a00 <HAL_GPIO_Init>

	//Initialize all Output-Pins of Port C
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001104:	0021      	movs	r1, r4
 8001106:	187b      	adds	r3, r7, r1
 8001108:	2280      	movs	r2, #128	; 0x80
 800110a:	0192      	lsls	r2, r2, #6
 800110c:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800110e:	187b      	adds	r3, r7, r1
 8001110:	2200      	movs	r2, #0
 8001112:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001114:	187b      	adds	r3, r7, r1
 8001116:	2200      	movs	r2, #0
 8001118:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800111a:	187b      	adds	r3, r7, r1
 800111c:	2200      	movs	r2, #0
 800111e:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001120:	187b      	adds	r3, r7, r1
 8001122:	4a05      	ldr	r2, [pc, #20]	; (8001138 <Port_Init+0xd0>)
 8001124:	0019      	movs	r1, r3
 8001126:	0010      	movs	r0, r2
 8001128:	f000 fc6a 	bl	8001a00 <HAL_GPIO_Init>
}
 800112c:	46c0      	nop			; (mov r8, r8)
 800112e:	46bd      	mov	sp, r7
 8001130:	b00b      	add	sp, #44	; 0x2c
 8001132:	bd90      	pop	{r4, r7, pc}
 8001134:	40021000 	.word	0x40021000
 8001138:	50000800 	.word	0x50000800

0800113c <RetrieveDHT>:

static void RetrieveDHT(dht_t* dht)
{	
 800113c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800113e:	b085      	sub	sp, #20
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
	uint16_t humidity = 0, temperature = 0;
 8001144:	250c      	movs	r5, #12
 8001146:	197b      	adds	r3, r7, r5
 8001148:	2200      	movs	r2, #0
 800114a:	801a      	strh	r2, [r3, #0]
 800114c:	260a      	movs	r6, #10
 800114e:	19bb      	adds	r3, r7, r6
 8001150:	2200      	movs	r2, #0
 8001152:	801a      	strh	r2, [r3, #0]

	DHT_StartTransmission(dht);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	0018      	movs	r0, r3
 8001158:	f7ff fa7e 	bl	8000658 <DHT_StartTransmission>
	uint8_t response = DHT_CheckResponse(dht);	 
 800115c:	230f      	movs	r3, #15
 800115e:	18fc      	adds	r4, r7, r3
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	0018      	movs	r0, r3
 8001164:	f7ff fa95 	bl	8000692 <DHT_CheckResponse>
 8001168:	0003      	movs	r3, r0
 800116a:	7023      	strb	r3, [r4, #0]

	if(response == 0)
 800116c:	230f      	movs	r3, #15
 800116e:	18fb      	adds	r3, r7, r3
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d000      	beq.n	8001178 <RetrieveDHT+0x3c>
 8001176:	e07e      	b.n	8001276 <RetrieveDHT+0x13a>
	{
		int8_t success = DHT_ReadData(dht, &humidity, &temperature);
 8001178:	19ba      	adds	r2, r7, r6
 800117a:	1979      	adds	r1, r7, r5
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	0018      	movs	r0, r3
 8001180:	f7ff fab7 	bl	80006f2 <DHT_ReadData>
 8001184:	0003      	movs	r3, r0
 8001186:	001a      	movs	r2, r3
 8001188:	210e      	movs	r1, #14
 800118a:	187b      	adds	r3, r7, r1
 800118c:	701a      	strb	r2, [r3, #0]
		if(success == 0)
 800118e:	187b      	adds	r3, r7, r1
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	b25b      	sxtb	r3, r3
 8001194:	2b00      	cmp	r3, #0
 8001196:	d163      	bne.n	8001260 <RetrieveDHT+0x124>
		{
			UT_printf("\n\r%s:\n\r", dht->name);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	689a      	ldr	r2, [r3, #8]
 800119c:	4b4a      	ldr	r3, [pc, #296]	; (80012c8 <RetrieveDHT+0x18c>)
 800119e:	0011      	movs	r1, r2
 80011a0:	0018      	movs	r0, r3
 80011a2:	f000 fa35 	bl	8001610 <UT_printf>
			UT_printf("Humidity: %d.%d%%\n\r", humidity / 10, humidity % 10);
 80011a6:	197b      	adds	r3, r7, r5
 80011a8:	881b      	ldrh	r3, [r3, #0]
 80011aa:	210a      	movs	r1, #10
 80011ac:	0018      	movs	r0, r3
 80011ae:	f7fe ffbd 	bl	800012c <__udivsi3>
 80011b2:	0003      	movs	r3, r0
 80011b4:	b29b      	uxth	r3, r3
 80011b6:	001c      	movs	r4, r3
 80011b8:	197b      	adds	r3, r7, r5
 80011ba:	881b      	ldrh	r3, [r3, #0]
 80011bc:	210a      	movs	r1, #10
 80011be:	0018      	movs	r0, r3
 80011c0:	f7ff f83a 	bl	8000238 <__aeabi_uidivmod>
 80011c4:	000b      	movs	r3, r1
 80011c6:	b29b      	uxth	r3, r3
 80011c8:	001a      	movs	r2, r3
 80011ca:	4b40      	ldr	r3, [pc, #256]	; (80012cc <RetrieveDHT+0x190>)
 80011cc:	0021      	movs	r1, r4
 80011ce:	0018      	movs	r0, r3
 80011d0:	f000 fa1e 	bl	8001610 <UT_printf>
			UT_printf("Temperature: %d.%d\n\r", temperature / 10, temperature % 10);	
 80011d4:	19bb      	adds	r3, r7, r6
 80011d6:	881b      	ldrh	r3, [r3, #0]
 80011d8:	210a      	movs	r1, #10
 80011da:	0018      	movs	r0, r3
 80011dc:	f7fe ffa6 	bl	800012c <__udivsi3>
 80011e0:	0003      	movs	r3, r0
 80011e2:	b29b      	uxth	r3, r3
 80011e4:	001c      	movs	r4, r3
 80011e6:	19bb      	adds	r3, r7, r6
 80011e8:	881b      	ldrh	r3, [r3, #0]
 80011ea:	210a      	movs	r1, #10
 80011ec:	0018      	movs	r0, r3
 80011ee:	f7ff f823 	bl	8000238 <__aeabi_uidivmod>
 80011f2:	000b      	movs	r3, r1
 80011f4:	b29b      	uxth	r3, r3
 80011f6:	001a      	movs	r2, r3
 80011f8:	4b35      	ldr	r3, [pc, #212]	; (80012d0 <RetrieveDHT+0x194>)
 80011fa:	0021      	movs	r1, r4
 80011fc:	0018      	movs	r0, r3
 80011fe:	f000 fa07 	bl	8001610 <UT_printf>
			LCD_printf("Humidity: %d.%d%%", humidity / 10, humidity % 10);
 8001202:	197b      	adds	r3, r7, r5
 8001204:	881b      	ldrh	r3, [r3, #0]
 8001206:	210a      	movs	r1, #10
 8001208:	0018      	movs	r0, r3
 800120a:	f7fe ff8f 	bl	800012c <__udivsi3>
 800120e:	0003      	movs	r3, r0
 8001210:	b29b      	uxth	r3, r3
 8001212:	001c      	movs	r4, r3
 8001214:	197b      	adds	r3, r7, r5
 8001216:	881b      	ldrh	r3, [r3, #0]
 8001218:	210a      	movs	r1, #10
 800121a:	0018      	movs	r0, r3
 800121c:	f7ff f80c 	bl	8000238 <__aeabi_uidivmod>
 8001220:	000b      	movs	r3, r1
 8001222:	b29b      	uxth	r3, r3
 8001224:	001a      	movs	r2, r3
 8001226:	4b2b      	ldr	r3, [pc, #172]	; (80012d4 <RetrieveDHT+0x198>)
 8001228:	0021      	movs	r1, r4
 800122a:	0018      	movs	r0, r3
 800122c:	f7ff fd7a 	bl	8000d24 <LCD_printf>
			LCD_printf("Temp.: %d.%dC", temperature / 10, temperature % 10);
 8001230:	19bb      	adds	r3, r7, r6
 8001232:	881b      	ldrh	r3, [r3, #0]
 8001234:	210a      	movs	r1, #10
 8001236:	0018      	movs	r0, r3
 8001238:	f7fe ff78 	bl	800012c <__udivsi3>
 800123c:	0003      	movs	r3, r0
 800123e:	b29b      	uxth	r3, r3
 8001240:	001c      	movs	r4, r3
 8001242:	19bb      	adds	r3, r7, r6
 8001244:	881b      	ldrh	r3, [r3, #0]
 8001246:	210a      	movs	r1, #10
 8001248:	0018      	movs	r0, r3
 800124a:	f7fe fff5 	bl	8000238 <__aeabi_uidivmod>
 800124e:	000b      	movs	r3, r1
 8001250:	b29b      	uxth	r3, r3
 8001252:	001a      	movs	r2, r3
 8001254:	4b20      	ldr	r3, [pc, #128]	; (80012d8 <RetrieveDHT+0x19c>)
 8001256:	0021      	movs	r1, r4
 8001258:	0018      	movs	r0, r3
 800125a:	f7ff fd63 	bl	8000d24 <LCD_printf>
	{
		UT_printf("\n\r%s wasn't high after 120us!", dht->name);						
		LCD_ClearDisplay();				
		LCD_printf("Not high 120us!");
	}
}
 800125e:	e02f      	b.n	80012c0 <RetrieveDHT+0x184>
			UT_printf("\n\rChecksum wrong!\n\r");				
 8001260:	4b1e      	ldr	r3, [pc, #120]	; (80012dc <RetrieveDHT+0x1a0>)
 8001262:	0018      	movs	r0, r3
 8001264:	f000 f9d4 	bl	8001610 <UT_printf>
			LCD_ClearDisplay();				
 8001268:	f7ff fca5 	bl	8000bb6 <LCD_ClearDisplay>
			LCD_printf("Checksum wrong!");
 800126c:	4b1c      	ldr	r3, [pc, #112]	; (80012e0 <RetrieveDHT+0x1a4>)
 800126e:	0018      	movs	r0, r3
 8001270:	f7ff fd58 	bl	8000d24 <LCD_printf>
}
 8001274:	e024      	b.n	80012c0 <RetrieveDHT+0x184>
	else if(response == 1)
 8001276:	230f      	movs	r3, #15
 8001278:	18fb      	adds	r3, r7, r3
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	2b01      	cmp	r3, #1
 800127e:	d10d      	bne.n	800129c <RetrieveDHT+0x160>
		UT_printf("\n\r%s wasn't low after 40us!", dht->name);				
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	689a      	ldr	r2, [r3, #8]
 8001284:	4b17      	ldr	r3, [pc, #92]	; (80012e4 <RetrieveDHT+0x1a8>)
 8001286:	0011      	movs	r1, r2
 8001288:	0018      	movs	r0, r3
 800128a:	f000 f9c1 	bl	8001610 <UT_printf>
		LCD_ClearDisplay();				
 800128e:	f7ff fc92 	bl	8000bb6 <LCD_ClearDisplay>
		LCD_printf("Not low 40us!");				
 8001292:	4b15      	ldr	r3, [pc, #84]	; (80012e8 <RetrieveDHT+0x1ac>)
 8001294:	0018      	movs	r0, r3
 8001296:	f7ff fd45 	bl	8000d24 <LCD_printf>
}
 800129a:	e011      	b.n	80012c0 <RetrieveDHT+0x184>
	else if(response == 2)
 800129c:	230f      	movs	r3, #15
 800129e:	18fb      	adds	r3, r7, r3
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	2b02      	cmp	r3, #2
 80012a4:	d10c      	bne.n	80012c0 <RetrieveDHT+0x184>
		UT_printf("\n\r%s wasn't high after 120us!", dht->name);						
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	689a      	ldr	r2, [r3, #8]
 80012aa:	4b10      	ldr	r3, [pc, #64]	; (80012ec <RetrieveDHT+0x1b0>)
 80012ac:	0011      	movs	r1, r2
 80012ae:	0018      	movs	r0, r3
 80012b0:	f000 f9ae 	bl	8001610 <UT_printf>
		LCD_ClearDisplay();				
 80012b4:	f7ff fc7f 	bl	8000bb6 <LCD_ClearDisplay>
		LCD_printf("Not high 120us!");
 80012b8:	4b0d      	ldr	r3, [pc, #52]	; (80012f0 <RetrieveDHT+0x1b4>)
 80012ba:	0018      	movs	r0, r3
 80012bc:	f7ff fd32 	bl	8000d24 <LCD_printf>
}
 80012c0:	46c0      	nop			; (mov r8, r8)
 80012c2:	46bd      	mov	sp, r7
 80012c4:	b005      	add	sp, #20
 80012c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012c8:	08004674 	.word	0x08004674
 80012cc:	0800467c 	.word	0x0800467c
 80012d0:	08004690 	.word	0x08004690
 80012d4:	080046a8 	.word	0x080046a8
 80012d8:	080046bc 	.word	0x080046bc
 80012dc:	080046cc 	.word	0x080046cc
 80012e0:	080046e0 	.word	0x080046e0
 80012e4:	080046f0 	.word	0x080046f0
 80012e8:	0800470c 	.word	0x0800470c
 80012ec:	0800471c 	.word	0x0800471c
 80012f0:	0800473c 	.word	0x0800473c

080012f4 <HAL_TIM_PeriodElapsedCallback>:
	}
}

//Timed interupt callback function
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{	
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
	//Toggle Onboard-LED (1 sec. on and 1 sec. off)
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80012fc:	23a0      	movs	r3, #160	; 0xa0
 80012fe:	05db      	lsls	r3, r3, #23
 8001300:	2120      	movs	r1, #32
 8001302:	0018      	movs	r0, r3
 8001304:	f000 fd34 	bl	8001d70 <HAL_GPIO_TogglePin>
}
 8001308:	46c0      	nop			; (mov r8, r8)
 800130a:	46bd      	mov	sp, r7
 800130c:	b002      	add	sp, #8
 800130e:	bd80      	pop	{r7, pc}

08001310 <main>:

int main(void)
{		
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
	//Init stuff
	HAL_Init();
 8001314:	f000 fa02 	bl	800171c <HAL_Init>
	SystemClock_Config();
 8001318:	f7ff fd2c 	bl	8000d74 <SystemClock_Config>
	Port_Init();
 800131c:	f7ff fea4 	bl	8001068 <Port_Init>
	MX_TIM2_Init();
 8001320:	f7ff fdda 	bl	8000ed8 <MX_TIM2_Init>
	HAL_TIM_Base_Start_IT(&htim2);	
 8001324:	4b1e      	ldr	r3, [pc, #120]	; (80013a0 <main+0x90>)
 8001326:	0018      	movs	r0, r3
 8001328:	f001 fc88 	bl	8002c3c <HAL_TIM_Base_Start_IT>
	MX_USART2_UART_Init();
 800132c:	f7ff fda0 	bl	8000e70 <MX_USART2_UART_Init>
	MX_TIM21_Init();
 8001330:	f7ff fe38 	bl	8000fa4 <MX_TIM21_Init>
	HAL_TIM_Base_Start(&htim21);
 8001334:	4b1b      	ldr	r3, [pc, #108]	; (80013a4 <main+0x94>)
 8001336:	0018      	movs	r0, r3
 8001338:	f001 fc3c 	bl	8002bb4 <HAL_TIM_Base_Start>

	//LCD stuff
	HAL_Delay(30);
 800133c:	201e      	movs	r0, #30
 800133e:	f000 fa5d 	bl	80017fc <HAL_Delay>
	LCD_InitPins();
 8001342:	f7ff fbbb 	bl	8000abc <LCD_InitPins>
	LCD_Set8BitMode();
 8001346:	f7ff fc11 	bl	8000b6c <LCD_Set8BitMode>
	LCD_TurnDisplayOn();
 800134a:	f7ff fc7e 	bl	8000c4a <LCD_TurnDisplayOn>
	LCD_ClearDisplay();
 800134e:	f7ff fc32 	bl	8000bb6 <LCD_ClearDisplay>
	LCD_ReturnHome();
 8001352:	f7ff fc55 	bl	8000c00 <LCD_ReturnHome>
	
	//DHT stuff
	dht_OnBoard.port = GPIOA;
 8001356:	4b14      	ldr	r3, [pc, #80]	; (80013a8 <main+0x98>)
 8001358:	22a0      	movs	r2, #160	; 0xa0
 800135a:	05d2      	lsls	r2, r2, #23
 800135c:	601a      	str	r2, [r3, #0]
	dht_OnBoard.pin = GPIO_PIN_6;
 800135e:	4b12      	ldr	r3, [pc, #72]	; (80013a8 <main+0x98>)
 8001360:	2240      	movs	r2, #64	; 0x40
 8001362:	809a      	strh	r2, [r3, #4]
	dht_OnBoard.name = "DHT22 - OnBoard";
 8001364:	4b10      	ldr	r3, [pc, #64]	; (80013a8 <main+0x98>)
 8001366:	4a11      	ldr	r2, [pc, #68]	; (80013ac <main+0x9c>)
 8001368:	609a      	str	r2, [r3, #8]

	dht_Extern.port = GPIOA;
 800136a:	4b11      	ldr	r3, [pc, #68]	; (80013b0 <main+0xa0>)
 800136c:	22a0      	movs	r2, #160	; 0xa0
 800136e:	05d2      	lsls	r2, r2, #23
 8001370:	601a      	str	r2, [r3, #0]
	dht_Extern.pin = GPIO_PIN_7;
 8001372:	4b0f      	ldr	r3, [pc, #60]	; (80013b0 <main+0xa0>)
 8001374:	2280      	movs	r2, #128	; 0x80
 8001376:	809a      	strh	r2, [r3, #4]
	dht_Extern.name = "DHT22 - Extern";
 8001378:	4b0d      	ldr	r3, [pc, #52]	; (80013b0 <main+0xa0>)
 800137a:	4a0e      	ldr	r2, [pc, #56]	; (80013b4 <main+0xa4>)
 800137c:	609a      	str	r2, [r3, #8]

	while (1)
	{				
		RetrieveDHT(&dht_OnBoard);
 800137e:	4b0a      	ldr	r3, [pc, #40]	; (80013a8 <main+0x98>)
 8001380:	0018      	movs	r0, r3
 8001382:	f7ff fedb 	bl	800113c <RetrieveDHT>
		HAL_Delay(3000);
 8001386:	4b0c      	ldr	r3, [pc, #48]	; (80013b8 <main+0xa8>)
 8001388:	0018      	movs	r0, r3
 800138a:	f000 fa37 	bl	80017fc <HAL_Delay>
		RetrieveDHT(&dht_Extern);
 800138e:	4b08      	ldr	r3, [pc, #32]	; (80013b0 <main+0xa0>)
 8001390:	0018      	movs	r0, r3
 8001392:	f7ff fed3 	bl	800113c <RetrieveDHT>
		HAL_Delay(3000);
 8001396:	4b08      	ldr	r3, [pc, #32]	; (80013b8 <main+0xa8>)
 8001398:	0018      	movs	r0, r3
 800139a:	f000 fa2f 	bl	80017fc <HAL_Delay>
		RetrieveDHT(&dht_OnBoard);
 800139e:	e7ee      	b.n	800137e <main+0x6e>
 80013a0:	200000ac 	.word	0x200000ac
 80013a4:	2000017c 	.word	0x2000017c
 80013a8:	20000170 	.word	0x20000170
 80013ac:	08004790 	.word	0x08004790
 80013b0:	200000a0 	.word	0x200000a0
 80013b4:	080047a0 	.word	0x080047a0
 80013b8:	00000bb8 	.word	0x00000bb8

080013bc <HAL_MspInit>:
#include "main.h"

void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);

void HAL_MspInit(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013c0:	4b07      	ldr	r3, [pc, #28]	; (80013e0 <HAL_MspInit+0x24>)
 80013c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013c4:	4b06      	ldr	r3, [pc, #24]	; (80013e0 <HAL_MspInit+0x24>)
 80013c6:	2101      	movs	r1, #1
 80013c8:	430a      	orrs	r2, r1
 80013ca:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80013cc:	4b04      	ldr	r3, [pc, #16]	; (80013e0 <HAL_MspInit+0x24>)
 80013ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80013d0:	4b03      	ldr	r3, [pc, #12]	; (80013e0 <HAL_MspInit+0x24>)
 80013d2:	2180      	movs	r1, #128	; 0x80
 80013d4:	0549      	lsls	r1, r1, #21
 80013d6:	430a      	orrs	r2, r1
 80013d8:	639a      	str	r2, [r3, #56]	; 0x38
}
 80013da:	46c0      	nop			; (mov r8, r8)
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	40021000 	.word	0x40021000

080013e4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	2380      	movs	r3, #128	; 0x80
 80013f2:	05db      	lsls	r3, r3, #23
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d10e      	bne.n	8001416 <HAL_TIM_Base_MspInit+0x32>
  {
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013f8:	4b0e      	ldr	r3, [pc, #56]	; (8001434 <HAL_TIM_Base_MspInit+0x50>)
 80013fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80013fc:	4b0d      	ldr	r3, [pc, #52]	; (8001434 <HAL_TIM_Base_MspInit+0x50>)
 80013fe:	2101      	movs	r1, #1
 8001400:	430a      	orrs	r2, r1
 8001402:	639a      	str	r2, [r3, #56]	; 0x38

    //TIM2 interrupt Init
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001404:	2200      	movs	r2, #0
 8001406:	2100      	movs	r1, #0
 8001408:	200f      	movs	r0, #15
 800140a:	f000 fac7 	bl	800199c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800140e:	200f      	movs	r0, #15
 8001410:	f000 fad9 	bl	80019c6 <HAL_NVIC_EnableIRQ>
  else if(htim_base->Instance==TIM21)
  {
    //Peripheral clock enable
    __HAL_RCC_TIM21_CLK_ENABLE();
  }
}
 8001414:	e00a      	b.n	800142c <HAL_TIM_Base_MspInit+0x48>
  else if(htim_base->Instance==TIM21)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a07      	ldr	r2, [pc, #28]	; (8001438 <HAL_TIM_Base_MspInit+0x54>)
 800141c:	4293      	cmp	r3, r2
 800141e:	d105      	bne.n	800142c <HAL_TIM_Base_MspInit+0x48>
    __HAL_RCC_TIM21_CLK_ENABLE();
 8001420:	4b04      	ldr	r3, [pc, #16]	; (8001434 <HAL_TIM_Base_MspInit+0x50>)
 8001422:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001424:	4b03      	ldr	r3, [pc, #12]	; (8001434 <HAL_TIM_Base_MspInit+0x50>)
 8001426:	2104      	movs	r1, #4
 8001428:	430a      	orrs	r2, r1
 800142a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800142c:	46c0      	nop			; (mov r8, r8)
 800142e:	46bd      	mov	sp, r7
 8001430:	b002      	add	sp, #8
 8001432:	bd80      	pop	{r7, pc}
 8001434:	40021000 	.word	0x40021000
 8001438:	40010800 	.word	0x40010800

0800143c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800143c:	b590      	push	{r4, r7, lr}
 800143e:	b089      	sub	sp, #36	; 0x24
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001444:	240c      	movs	r4, #12
 8001446:	193b      	adds	r3, r7, r4
 8001448:	0018      	movs	r0, r3
 800144a:	2314      	movs	r3, #20
 800144c:	001a      	movs	r2, r3
 800144e:	2100      	movs	r1, #0
 8001450:	f002 fc5a 	bl	8003d08 <memset>
  if(htim->Instance==TIM2)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	2380      	movs	r3, #128	; 0x80
 800145a:	05db      	lsls	r3, r3, #23
 800145c:	429a      	cmp	r2, r3
 800145e:	d123      	bne.n	80014a8 <HAL_TIM_MspPostInit+0x6c>
  {
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001460:	4b13      	ldr	r3, [pc, #76]	; (80014b0 <HAL_TIM_MspPostInit+0x74>)
 8001462:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001464:	4b12      	ldr	r3, [pc, #72]	; (80014b0 <HAL_TIM_MspPostInit+0x74>)
 8001466:	2101      	movs	r1, #1
 8001468:	430a      	orrs	r2, r1
 800146a:	62da      	str	r2, [r3, #44]	; 0x2c
 800146c:	4b10      	ldr	r3, [pc, #64]	; (80014b0 <HAL_TIM_MspPostInit+0x74>)
 800146e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001470:	2201      	movs	r2, #1
 8001472:	4013      	ands	r3, r2
 8001474:	60bb      	str	r3, [r7, #8]
 8001476:	68bb      	ldr	r3, [r7, #8]

    //TIM2 GPIO Configuration - PA15 ------> TIM2_CH1
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001478:	193b      	adds	r3, r7, r4
 800147a:	2280      	movs	r2, #128	; 0x80
 800147c:	0212      	lsls	r2, r2, #8
 800147e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001480:	0021      	movs	r1, r4
 8001482:	187b      	adds	r3, r7, r1
 8001484:	2202      	movs	r2, #2
 8001486:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001488:	187b      	adds	r3, r7, r1
 800148a:	2200      	movs	r2, #0
 800148c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800148e:	187b      	adds	r3, r7, r1
 8001490:	2200      	movs	r2, #0
 8001492:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 8001494:	187b      	adds	r3, r7, r1
 8001496:	2205      	movs	r2, #5
 8001498:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800149a:	187a      	adds	r2, r7, r1
 800149c:	23a0      	movs	r3, #160	; 0xa0
 800149e:	05db      	lsls	r3, r3, #23
 80014a0:	0011      	movs	r1, r2
 80014a2:	0018      	movs	r0, r3
 80014a4:	f000 faac 	bl	8001a00 <HAL_GPIO_Init>
  }
}
 80014a8:	46c0      	nop			; (mov r8, r8)
 80014aa:	46bd      	mov	sp, r7
 80014ac:	b009      	add	sp, #36	; 0x24
 80014ae:	bd90      	pop	{r4, r7, pc}
 80014b0:	40021000 	.word	0x40021000

080014b4 <HAL_UART_MspInit>:
    __HAL_RCC_TIM21_CLK_DISABLE();
  }
}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014b4:	b590      	push	{r4, r7, lr}
 80014b6:	b089      	sub	sp, #36	; 0x24
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014bc:	240c      	movs	r4, #12
 80014be:	193b      	adds	r3, r7, r4
 80014c0:	0018      	movs	r0, r3
 80014c2:	2314      	movs	r3, #20
 80014c4:	001a      	movs	r2, r3
 80014c6:	2100      	movs	r1, #0
 80014c8:	f002 fc1e 	bl	8003d08 <memset>
  if(huart->Instance==USART2)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a12      	ldr	r2, [pc, #72]	; (800151c <HAL_UART_MspInit+0x68>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d11d      	bne.n	8001512 <HAL_UART_MspInit+0x5e>
  {
    __HAL_RCC_USART2_CLK_ENABLE();
 80014d6:	4b12      	ldr	r3, [pc, #72]	; (8001520 <HAL_UART_MspInit+0x6c>)
 80014d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80014da:	4b11      	ldr	r3, [pc, #68]	; (8001520 <HAL_UART_MspInit+0x6c>)
 80014dc:	2180      	movs	r1, #128	; 0x80
 80014de:	0289      	lsls	r1, r1, #10
 80014e0:	430a      	orrs	r2, r1
 80014e2:	639a      	str	r2, [r3, #56]	; 0x38

    //USART2 GPIO Configuration
    //PA2     ------> USART2_TX
    //PA3     ------> USART2_RX
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80014e4:	0021      	movs	r1, r4
 80014e6:	187b      	adds	r3, r7, r1
 80014e8:	220c      	movs	r2, #12
 80014ea:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ec:	187b      	adds	r3, r7, r1
 80014ee:	2202      	movs	r2, #2
 80014f0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f2:	187b      	adds	r3, r7, r1
 80014f4:	2200      	movs	r2, #0
 80014f6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f8:	187b      	adds	r3, r7, r1
 80014fa:	2203      	movs	r2, #3
 80014fc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80014fe:	187b      	adds	r3, r7, r1
 8001500:	2204      	movs	r2, #4
 8001502:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001504:	187a      	adds	r2, r7, r1
 8001506:	23a0      	movs	r3, #160	; 0xa0
 8001508:	05db      	lsls	r3, r3, #23
 800150a:	0011      	movs	r1, r2
 800150c:	0018      	movs	r0, r3
 800150e:	f000 fa77 	bl	8001a00 <HAL_GPIO_Init>
  }
}
 8001512:	46c0      	nop			; (mov r8, r8)
 8001514:	46bd      	mov	sp, r7
 8001516:	b009      	add	sp, #36	; 0x24
 8001518:	bd90      	pop	{r4, r7, pc}
 800151a:	46c0      	nop			; (mov r8, r8)
 800151c:	40004400 	.word	0x40004400
 8001520:	40021000 	.word	0x40021000

08001524 <NMI_Handler>:
#include "stm32l0xx_it.h"

extern TIM_HandleTypeDef htim2;

void NMI_Handler(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  while (1)
 8001528:	e7fe      	b.n	8001528 <NMI_Handler+0x4>

0800152a <HardFault_Handler>:

  }
}

void HardFault_Handler(void)
{
 800152a:	b580      	push	{r7, lr}
 800152c:	af00      	add	r7, sp, #0
  while (1)
 800152e:	e7fe      	b.n	800152e <HardFault_Handler+0x4>

08001530 <SVC_Handler>:

  }
}

void SVC_Handler(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0

}
 8001534:	46c0      	nop			; (mov r8, r8)
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <PendSV_Handler>:


void PendSV_Handler(void)
{
 800153a:	b580      	push	{r7, lr}
 800153c:	af00      	add	r7, sp, #0

}
 800153e:	46c0      	nop			; (mov r8, r8)
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}

08001544 <SysTick_Handler>:

void SysTick_Handler(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8001548:	f000 f93c 	bl	80017c4 <HAL_IncTick>
}
 800154c:	46c0      	nop			; (mov r8, r8)
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
	...

08001554 <TIM2_IRQHandler>:
/* For the available peripheral interrupt handler names,                      */
/* please refer to the startup file (startup_stm32l0xx.s).                    */
/******************************************************************************/

void TIM2_IRQHandler(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&htim2);
 8001558:	4b03      	ldr	r3, [pc, #12]	; (8001568 <TIM2_IRQHandler+0x14>)
 800155a:	0018      	movs	r0, r3
 800155c:	f001 fbba 	bl	8002cd4 <HAL_TIM_IRQHandler>
}
 8001560:	46c0      	nop			; (mov r8, r8)
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	46c0      	nop			; (mov r8, r8)
 8001568:	200000ac 	.word	0x200000ac

0800156c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b086      	sub	sp, #24
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001574:	4a14      	ldr	r2, [pc, #80]	; (80015c8 <_sbrk+0x5c>)
 8001576:	4b15      	ldr	r3, [pc, #84]	; (80015cc <_sbrk+0x60>)
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001580:	4b13      	ldr	r3, [pc, #76]	; (80015d0 <_sbrk+0x64>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d102      	bne.n	800158e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001588:	4b11      	ldr	r3, [pc, #68]	; (80015d0 <_sbrk+0x64>)
 800158a:	4a12      	ldr	r2, [pc, #72]	; (80015d4 <_sbrk+0x68>)
 800158c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800158e:	4b10      	ldr	r3, [pc, #64]	; (80015d0 <_sbrk+0x64>)
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	18d3      	adds	r3, r2, r3
 8001596:	693a      	ldr	r2, [r7, #16]
 8001598:	429a      	cmp	r2, r3
 800159a:	d207      	bcs.n	80015ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800159c:	f002 fb8a 	bl	8003cb4 <__errno>
 80015a0:	0003      	movs	r3, r0
 80015a2:	220c      	movs	r2, #12
 80015a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015a6:	2301      	movs	r3, #1
 80015a8:	425b      	negs	r3, r3
 80015aa:	e009      	b.n	80015c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015ac:	4b08      	ldr	r3, [pc, #32]	; (80015d0 <_sbrk+0x64>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015b2:	4b07      	ldr	r3, [pc, #28]	; (80015d0 <_sbrk+0x64>)
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	18d2      	adds	r2, r2, r3
 80015ba:	4b05      	ldr	r3, [pc, #20]	; (80015d0 <_sbrk+0x64>)
 80015bc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80015be:	68fb      	ldr	r3, [r7, #12]
}
 80015c0:	0018      	movs	r0, r3
 80015c2:	46bd      	mov	sp, r7
 80015c4:	b006      	add	sp, #24
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	20005000 	.word	0x20005000
 80015cc:	00000400 	.word	0x00000400
 80015d0:	20000094 	.word	0x20000094
 80015d4:	200001d0 	.word	0x200001d0

080015d8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015dc:	46c0      	nop			; (mov r8, r8)
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
	...

080015e4 <send_to_UART>:
#include "utility.h"

void send_to_UART(char* msg)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	0018      	movs	r0, r3
 80015f0:	f7fe fd8a 	bl	8000108 <strlen>
 80015f4:	0003      	movs	r3, r0
 80015f6:	b29a      	uxth	r2, r3
 80015f8:	2301      	movs	r3, #1
 80015fa:	425b      	negs	r3, r3
 80015fc:	6879      	ldr	r1, [r7, #4]
 80015fe:	4803      	ldr	r0, [pc, #12]	; (800160c <send_to_UART+0x28>)
 8001600:	f001 fed4 	bl	80033ac <HAL_UART_Transmit>
}
 8001604:	46c0      	nop			; (mov r8, r8)
 8001606:	46bd      	mov	sp, r7
 8001608:	b002      	add	sp, #8
 800160a:	bd80      	pop	{r7, pc}
 800160c:	200000ec 	.word	0x200000ec

08001610 <UT_printf>:

void UT_printf(const char* format, ...)
{
 8001610:	b40f      	push	{r0, r1, r2, r3}
 8001612:	b580      	push	{r7, lr}
 8001614:	b08a      	sub	sp, #40	; 0x28
 8001616:	af00      	add	r7, sp, #0
	va_list args;
	char buffer[32];	
	memset(buffer, 0, 32);
 8001618:	1d3b      	adds	r3, r7, #4
 800161a:	2220      	movs	r2, #32
 800161c:	2100      	movs	r1, #0
 800161e:	0018      	movs	r0, r3
 8001620:	f002 fb72 	bl	8003d08 <memset>

	va_start(args, format);	
 8001624:	2334      	movs	r3, #52	; 0x34
 8001626:	18fb      	adds	r3, r7, r3
 8001628:	627b      	str	r3, [r7, #36]	; 0x24
	vsprintf(buffer, format, args);
 800162a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800162c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800162e:	1d3b      	adds	r3, r7, #4
 8001630:	0018      	movs	r0, r3
 8001632:	f002 fb87 	bl	8003d44 <vsiprintf>
	send_to_UART(buffer);
 8001636:	1d3b      	adds	r3, r7, #4
 8001638:	0018      	movs	r0, r3
 800163a:	f7ff ffd3 	bl	80015e4 <send_to_UART>
	va_end(args);
}
 800163e:	46c0      	nop			; (mov r8, r8)
 8001640:	46bd      	mov	sp, r7
 8001642:	b00a      	add	sp, #40	; 0x28
 8001644:	bc80      	pop	{r7}
 8001646:	bc08      	pop	{r3}
 8001648:	b004      	add	sp, #16
 800164a:	4718      	bx	r3

0800164c <UT_Error_Handler>:

void UT_Error_Handler(char* err_msg)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001654:	b672      	cpsid	i
}
 8001656:	46c0      	nop			; (mov r8, r8)
    __disable_irq();
    while (1)
	{
    	send_to_UART(err_msg);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	0018      	movs	r0, r3
 800165c:	f7ff ffc2 	bl	80015e4 <send_to_UART>
 8001660:	e7fa      	b.n	8001658 <UT_Error_Handler+0xc>
	...

08001664 <UT_Delay_MicroSeconds>:
	}
}

void UT_Delay_MicroSeconds(uint16_t uSec)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	0002      	movs	r2, r0
 800166c:	1dbb      	adds	r3, r7, #6
 800166e:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim21, 0);
 8001670:	4b08      	ldr	r3, [pc, #32]	; (8001694 <UT_Delay_MicroSeconds+0x30>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	2200      	movs	r2, #0
 8001676:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim21) < uSec);
 8001678:	46c0      	nop			; (mov r8, r8)
 800167a:	4b06      	ldr	r3, [pc, #24]	; (8001694 <UT_Delay_MicroSeconds+0x30>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001680:	1dbb      	adds	r3, r7, #6
 8001682:	881b      	ldrh	r3, [r3, #0]
 8001684:	429a      	cmp	r2, r3
 8001686:	d3f8      	bcc.n	800167a <UT_Delay_MicroSeconds+0x16>
 8001688:	46c0      	nop			; (mov r8, r8)
 800168a:	46c0      	nop			; (mov r8, r8)
 800168c:	46bd      	mov	sp, r7
 800168e:	b002      	add	sp, #8
 8001690:	bd80      	pop	{r7, pc}
 8001692:	46c0      	nop			; (mov r8, r8)
 8001694:	2000017c 	.word	0x2000017c

08001698 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8001698:	4813      	ldr	r0, [pc, #76]	; (80016e8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800169a:	4685      	mov	sp, r0

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 800169c:	4813      	ldr	r0, [pc, #76]	; (80016ec <LoopForever+0x6>)
    LDR R1, [R0]
 800169e:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 80016a0:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 80016a2:	4a13      	ldr	r2, [pc, #76]	; (80016f0 <LoopForever+0xa>)
    CMP R1, R2
 80016a4:	4291      	cmp	r1, r2
    BNE ApplicationStart
 80016a6:	d105      	bne.n	80016b4 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 80016a8:	4812      	ldr	r0, [pc, #72]	; (80016f4 <LoopForever+0xe>)
    LDR R1,=0x00000001
 80016aa:	4913      	ldr	r1, [pc, #76]	; (80016f8 <LoopForever+0x12>)
    STR R1, [R0]
 80016ac:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 80016ae:	4813      	ldr	r0, [pc, #76]	; (80016fc <LoopForever+0x16>)
    LDR R1,=0x00000000
 80016b0:	4913      	ldr	r1, [pc, #76]	; (8001700 <LoopForever+0x1a>)
    STR R1, [R0]
 80016b2:	6001      	str	r1, [r0, #0]

080016b4 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016b4:	4813      	ldr	r0, [pc, #76]	; (8001704 <LoopForever+0x1e>)
  ldr r1, =_edata
 80016b6:	4914      	ldr	r1, [pc, #80]	; (8001708 <LoopForever+0x22>)
  ldr r2, =_sidata
 80016b8:	4a14      	ldr	r2, [pc, #80]	; (800170c <LoopForever+0x26>)
  movs r3, #0
 80016ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016bc:	e002      	b.n	80016c4 <LoopCopyDataInit>

080016be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016c2:	3304      	adds	r3, #4

080016c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016c8:	d3f9      	bcc.n	80016be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016ca:	4a11      	ldr	r2, [pc, #68]	; (8001710 <LoopForever+0x2a>)
  ldr r4, =_ebss
 80016cc:	4c11      	ldr	r4, [pc, #68]	; (8001714 <LoopForever+0x2e>)
  movs r3, #0
 80016ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016d0:	e001      	b.n	80016d6 <LoopFillZerobss>

080016d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016d4:	3204      	adds	r2, #4

080016d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016d8:	d3fb      	bcc.n	80016d2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80016da:	f7ff ff7d 	bl	80015d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80016de:	f002 faef 	bl	8003cc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016e2:	f7ff fe15 	bl	8001310 <main>

080016e6 <LoopForever>:

LoopForever:
    b LoopForever
 80016e6:	e7fe      	b.n	80016e6 <LoopForever>
   ldr   r0, =_estack
 80016e8:	20005000 	.word	0x20005000
    LDR R0,=0x00000004
 80016ec:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 80016f0:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 80016f4:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 80016f8:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80016fc:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8001700:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8001704:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001708:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800170c:	08004860 	.word	0x08004860
  ldr r2, =_sbss
 8001710:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001714:	200001d0 	.word	0x200001d0

08001718 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001718:	e7fe      	b.n	8001718 <ADC1_IRQHandler>
	...

0800171c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001722:	1dfb      	adds	r3, r7, #7
 8001724:	2200      	movs	r2, #0
 8001726:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001728:	4b0b      	ldr	r3, [pc, #44]	; (8001758 <HAL_Init+0x3c>)
 800172a:	681a      	ldr	r2, [r3, #0]
 800172c:	4b0a      	ldr	r3, [pc, #40]	; (8001758 <HAL_Init+0x3c>)
 800172e:	2140      	movs	r1, #64	; 0x40
 8001730:	430a      	orrs	r2, r1
 8001732:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001734:	2000      	movs	r0, #0
 8001736:	f000 f811 	bl	800175c <HAL_InitTick>
 800173a:	1e03      	subs	r3, r0, #0
 800173c:	d003      	beq.n	8001746 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800173e:	1dfb      	adds	r3, r7, #7
 8001740:	2201      	movs	r2, #1
 8001742:	701a      	strb	r2, [r3, #0]
 8001744:	e001      	b.n	800174a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001746:	f7ff fe39 	bl	80013bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800174a:	1dfb      	adds	r3, r7, #7
 800174c:	781b      	ldrb	r3, [r3, #0]
}
 800174e:	0018      	movs	r0, r3
 8001750:	46bd      	mov	sp, r7
 8001752:	b002      	add	sp, #8
 8001754:	bd80      	pop	{r7, pc}
 8001756:	46c0      	nop			; (mov r8, r8)
 8001758:	40022000 	.word	0x40022000

0800175c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800175c:	b590      	push	{r4, r7, lr}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001764:	4b14      	ldr	r3, [pc, #80]	; (80017b8 <HAL_InitTick+0x5c>)
 8001766:	681c      	ldr	r4, [r3, #0]
 8001768:	4b14      	ldr	r3, [pc, #80]	; (80017bc <HAL_InitTick+0x60>)
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	0019      	movs	r1, r3
 800176e:	23fa      	movs	r3, #250	; 0xfa
 8001770:	0098      	lsls	r0, r3, #2
 8001772:	f7fe fcdb 	bl	800012c <__udivsi3>
 8001776:	0003      	movs	r3, r0
 8001778:	0019      	movs	r1, r3
 800177a:	0020      	movs	r0, r4
 800177c:	f7fe fcd6 	bl	800012c <__udivsi3>
 8001780:	0003      	movs	r3, r0
 8001782:	0018      	movs	r0, r3
 8001784:	f000 f92f 	bl	80019e6 <HAL_SYSTICK_Config>
 8001788:	1e03      	subs	r3, r0, #0
 800178a:	d001      	beq.n	8001790 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	e00f      	b.n	80017b0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2b03      	cmp	r3, #3
 8001794:	d80b      	bhi.n	80017ae <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001796:	6879      	ldr	r1, [r7, #4]
 8001798:	2301      	movs	r3, #1
 800179a:	425b      	negs	r3, r3
 800179c:	2200      	movs	r2, #0
 800179e:	0018      	movs	r0, r3
 80017a0:	f000 f8fc 	bl	800199c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017a4:	4b06      	ldr	r3, [pc, #24]	; (80017c0 <HAL_InitTick+0x64>)
 80017a6:	687a      	ldr	r2, [r7, #4]
 80017a8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017aa:	2300      	movs	r3, #0
 80017ac:	e000      	b.n	80017b0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
}
 80017b0:	0018      	movs	r0, r3
 80017b2:	46bd      	mov	sp, r7
 80017b4:	b003      	add	sp, #12
 80017b6:	bd90      	pop	{r4, r7, pc}
 80017b8:	20000000 	.word	0x20000000
 80017bc:	20000008 	.word	0x20000008
 80017c0:	20000004 	.word	0x20000004

080017c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017c8:	4b05      	ldr	r3, [pc, #20]	; (80017e0 <HAL_IncTick+0x1c>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	001a      	movs	r2, r3
 80017ce:	4b05      	ldr	r3, [pc, #20]	; (80017e4 <HAL_IncTick+0x20>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	18d2      	adds	r2, r2, r3
 80017d4:	4b03      	ldr	r3, [pc, #12]	; (80017e4 <HAL_IncTick+0x20>)
 80017d6:	601a      	str	r2, [r3, #0]
}
 80017d8:	46c0      	nop			; (mov r8, r8)
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	46c0      	nop			; (mov r8, r8)
 80017e0:	20000008 	.word	0x20000008
 80017e4:	200001bc 	.word	0x200001bc

080017e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
  return uwTick;
 80017ec:	4b02      	ldr	r3, [pc, #8]	; (80017f8 <HAL_GetTick+0x10>)
 80017ee:	681b      	ldr	r3, [r3, #0]
}
 80017f0:	0018      	movs	r0, r3
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	46c0      	nop			; (mov r8, r8)
 80017f8:	200001bc 	.word	0x200001bc

080017fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001804:	f7ff fff0 	bl	80017e8 <HAL_GetTick>
 8001808:	0003      	movs	r3, r0
 800180a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	3301      	adds	r3, #1
 8001814:	d005      	beq.n	8001822 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001816:	4b0a      	ldr	r3, [pc, #40]	; (8001840 <HAL_Delay+0x44>)
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	001a      	movs	r2, r3
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	189b      	adds	r3, r3, r2
 8001820:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001822:	46c0      	nop			; (mov r8, r8)
 8001824:	f7ff ffe0 	bl	80017e8 <HAL_GetTick>
 8001828:	0002      	movs	r2, r0
 800182a:	68bb      	ldr	r3, [r7, #8]
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	68fa      	ldr	r2, [r7, #12]
 8001830:	429a      	cmp	r2, r3
 8001832:	d8f7      	bhi.n	8001824 <HAL_Delay+0x28>
  {
  }
}
 8001834:	46c0      	nop			; (mov r8, r8)
 8001836:	46c0      	nop			; (mov r8, r8)
 8001838:	46bd      	mov	sp, r7
 800183a:	b004      	add	sp, #16
 800183c:	bd80      	pop	{r7, pc}
 800183e:	46c0      	nop			; (mov r8, r8)
 8001840:	20000008 	.word	0x20000008

08001844 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	0002      	movs	r2, r0
 800184c:	1dfb      	adds	r3, r7, #7
 800184e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001850:	1dfb      	adds	r3, r7, #7
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	2b7f      	cmp	r3, #127	; 0x7f
 8001856:	d809      	bhi.n	800186c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001858:	1dfb      	adds	r3, r7, #7
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	001a      	movs	r2, r3
 800185e:	231f      	movs	r3, #31
 8001860:	401a      	ands	r2, r3
 8001862:	4b04      	ldr	r3, [pc, #16]	; (8001874 <__NVIC_EnableIRQ+0x30>)
 8001864:	2101      	movs	r1, #1
 8001866:	4091      	lsls	r1, r2
 8001868:	000a      	movs	r2, r1
 800186a:	601a      	str	r2, [r3, #0]
  }
}
 800186c:	46c0      	nop			; (mov r8, r8)
 800186e:	46bd      	mov	sp, r7
 8001870:	b002      	add	sp, #8
 8001872:	bd80      	pop	{r7, pc}
 8001874:	e000e100 	.word	0xe000e100

08001878 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001878:	b590      	push	{r4, r7, lr}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
 800187e:	0002      	movs	r2, r0
 8001880:	6039      	str	r1, [r7, #0]
 8001882:	1dfb      	adds	r3, r7, #7
 8001884:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001886:	1dfb      	adds	r3, r7, #7
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	2b7f      	cmp	r3, #127	; 0x7f
 800188c:	d828      	bhi.n	80018e0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800188e:	4a2f      	ldr	r2, [pc, #188]	; (800194c <__NVIC_SetPriority+0xd4>)
 8001890:	1dfb      	adds	r3, r7, #7
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	b25b      	sxtb	r3, r3
 8001896:	089b      	lsrs	r3, r3, #2
 8001898:	33c0      	adds	r3, #192	; 0xc0
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	589b      	ldr	r3, [r3, r2]
 800189e:	1dfa      	adds	r2, r7, #7
 80018a0:	7812      	ldrb	r2, [r2, #0]
 80018a2:	0011      	movs	r1, r2
 80018a4:	2203      	movs	r2, #3
 80018a6:	400a      	ands	r2, r1
 80018a8:	00d2      	lsls	r2, r2, #3
 80018aa:	21ff      	movs	r1, #255	; 0xff
 80018ac:	4091      	lsls	r1, r2
 80018ae:	000a      	movs	r2, r1
 80018b0:	43d2      	mvns	r2, r2
 80018b2:	401a      	ands	r2, r3
 80018b4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	019b      	lsls	r3, r3, #6
 80018ba:	22ff      	movs	r2, #255	; 0xff
 80018bc:	401a      	ands	r2, r3
 80018be:	1dfb      	adds	r3, r7, #7
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	0018      	movs	r0, r3
 80018c4:	2303      	movs	r3, #3
 80018c6:	4003      	ands	r3, r0
 80018c8:	00db      	lsls	r3, r3, #3
 80018ca:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018cc:	481f      	ldr	r0, [pc, #124]	; (800194c <__NVIC_SetPriority+0xd4>)
 80018ce:	1dfb      	adds	r3, r7, #7
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	b25b      	sxtb	r3, r3
 80018d4:	089b      	lsrs	r3, r3, #2
 80018d6:	430a      	orrs	r2, r1
 80018d8:	33c0      	adds	r3, #192	; 0xc0
 80018da:	009b      	lsls	r3, r3, #2
 80018dc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80018de:	e031      	b.n	8001944 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018e0:	4a1b      	ldr	r2, [pc, #108]	; (8001950 <__NVIC_SetPriority+0xd8>)
 80018e2:	1dfb      	adds	r3, r7, #7
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	0019      	movs	r1, r3
 80018e8:	230f      	movs	r3, #15
 80018ea:	400b      	ands	r3, r1
 80018ec:	3b08      	subs	r3, #8
 80018ee:	089b      	lsrs	r3, r3, #2
 80018f0:	3306      	adds	r3, #6
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	18d3      	adds	r3, r2, r3
 80018f6:	3304      	adds	r3, #4
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	1dfa      	adds	r2, r7, #7
 80018fc:	7812      	ldrb	r2, [r2, #0]
 80018fe:	0011      	movs	r1, r2
 8001900:	2203      	movs	r2, #3
 8001902:	400a      	ands	r2, r1
 8001904:	00d2      	lsls	r2, r2, #3
 8001906:	21ff      	movs	r1, #255	; 0xff
 8001908:	4091      	lsls	r1, r2
 800190a:	000a      	movs	r2, r1
 800190c:	43d2      	mvns	r2, r2
 800190e:	401a      	ands	r2, r3
 8001910:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	019b      	lsls	r3, r3, #6
 8001916:	22ff      	movs	r2, #255	; 0xff
 8001918:	401a      	ands	r2, r3
 800191a:	1dfb      	adds	r3, r7, #7
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	0018      	movs	r0, r3
 8001920:	2303      	movs	r3, #3
 8001922:	4003      	ands	r3, r0
 8001924:	00db      	lsls	r3, r3, #3
 8001926:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001928:	4809      	ldr	r0, [pc, #36]	; (8001950 <__NVIC_SetPriority+0xd8>)
 800192a:	1dfb      	adds	r3, r7, #7
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	001c      	movs	r4, r3
 8001930:	230f      	movs	r3, #15
 8001932:	4023      	ands	r3, r4
 8001934:	3b08      	subs	r3, #8
 8001936:	089b      	lsrs	r3, r3, #2
 8001938:	430a      	orrs	r2, r1
 800193a:	3306      	adds	r3, #6
 800193c:	009b      	lsls	r3, r3, #2
 800193e:	18c3      	adds	r3, r0, r3
 8001940:	3304      	adds	r3, #4
 8001942:	601a      	str	r2, [r3, #0]
}
 8001944:	46c0      	nop			; (mov r8, r8)
 8001946:	46bd      	mov	sp, r7
 8001948:	b003      	add	sp, #12
 800194a:	bd90      	pop	{r4, r7, pc}
 800194c:	e000e100 	.word	0xe000e100
 8001950:	e000ed00 	.word	0xe000ed00

08001954 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	1e5a      	subs	r2, r3, #1
 8001960:	2380      	movs	r3, #128	; 0x80
 8001962:	045b      	lsls	r3, r3, #17
 8001964:	429a      	cmp	r2, r3
 8001966:	d301      	bcc.n	800196c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001968:	2301      	movs	r3, #1
 800196a:	e010      	b.n	800198e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800196c:	4b0a      	ldr	r3, [pc, #40]	; (8001998 <SysTick_Config+0x44>)
 800196e:	687a      	ldr	r2, [r7, #4]
 8001970:	3a01      	subs	r2, #1
 8001972:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001974:	2301      	movs	r3, #1
 8001976:	425b      	negs	r3, r3
 8001978:	2103      	movs	r1, #3
 800197a:	0018      	movs	r0, r3
 800197c:	f7ff ff7c 	bl	8001878 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001980:	4b05      	ldr	r3, [pc, #20]	; (8001998 <SysTick_Config+0x44>)
 8001982:	2200      	movs	r2, #0
 8001984:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001986:	4b04      	ldr	r3, [pc, #16]	; (8001998 <SysTick_Config+0x44>)
 8001988:	2207      	movs	r2, #7
 800198a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800198c:	2300      	movs	r3, #0
}
 800198e:	0018      	movs	r0, r3
 8001990:	46bd      	mov	sp, r7
 8001992:	b002      	add	sp, #8
 8001994:	bd80      	pop	{r7, pc}
 8001996:	46c0      	nop			; (mov r8, r8)
 8001998:	e000e010 	.word	0xe000e010

0800199c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	60b9      	str	r1, [r7, #8]
 80019a4:	607a      	str	r2, [r7, #4]
 80019a6:	210f      	movs	r1, #15
 80019a8:	187b      	adds	r3, r7, r1
 80019aa:	1c02      	adds	r2, r0, #0
 80019ac:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80019ae:	68ba      	ldr	r2, [r7, #8]
 80019b0:	187b      	adds	r3, r7, r1
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	b25b      	sxtb	r3, r3
 80019b6:	0011      	movs	r1, r2
 80019b8:	0018      	movs	r0, r3
 80019ba:	f7ff ff5d 	bl	8001878 <__NVIC_SetPriority>
}
 80019be:	46c0      	nop			; (mov r8, r8)
 80019c0:	46bd      	mov	sp, r7
 80019c2:	b004      	add	sp, #16
 80019c4:	bd80      	pop	{r7, pc}

080019c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019c6:	b580      	push	{r7, lr}
 80019c8:	b082      	sub	sp, #8
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	0002      	movs	r2, r0
 80019ce:	1dfb      	adds	r3, r7, #7
 80019d0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019d2:	1dfb      	adds	r3, r7, #7
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	b25b      	sxtb	r3, r3
 80019d8:	0018      	movs	r0, r3
 80019da:	f7ff ff33 	bl	8001844 <__NVIC_EnableIRQ>
}
 80019de:	46c0      	nop			; (mov r8, r8)
 80019e0:	46bd      	mov	sp, r7
 80019e2:	b002      	add	sp, #8
 80019e4:	bd80      	pop	{r7, pc}

080019e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019e6:	b580      	push	{r7, lr}
 80019e8:	b082      	sub	sp, #8
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	0018      	movs	r0, r3
 80019f2:	f7ff ffaf 	bl	8001954 <SysTick_Config>
 80019f6:	0003      	movs	r3, r0
}
 80019f8:	0018      	movs	r0, r3
 80019fa:	46bd      	mov	sp, r7
 80019fc:	b002      	add	sp, #8
 80019fe:	bd80      	pop	{r7, pc}

08001a00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b086      	sub	sp, #24
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
 8001a08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001a12:	2300      	movs	r3, #0
 8001a14:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001a16:	e155      	b.n	8001cc4 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2101      	movs	r1, #1
 8001a1e:	697a      	ldr	r2, [r7, #20]
 8001a20:	4091      	lsls	r1, r2
 8001a22:	000a      	movs	r2, r1
 8001a24:	4013      	ands	r3, r2
 8001a26:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d100      	bne.n	8001a30 <HAL_GPIO_Init+0x30>
 8001a2e:	e146      	b.n	8001cbe <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	2b01      	cmp	r3, #1
 8001a36:	d00b      	beq.n	8001a50 <HAL_GPIO_Init+0x50>
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	2b02      	cmp	r3, #2
 8001a3e:	d007      	beq.n	8001a50 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a44:	2b11      	cmp	r3, #17
 8001a46:	d003      	beq.n	8001a50 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	2b12      	cmp	r3, #18
 8001a4e:	d130      	bne.n	8001ab2 <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	005b      	lsls	r3, r3, #1
 8001a5a:	2203      	movs	r2, #3
 8001a5c:	409a      	lsls	r2, r3
 8001a5e:	0013      	movs	r3, r2
 8001a60:	43da      	mvns	r2, r3
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	4013      	ands	r3, r2
 8001a66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	68da      	ldr	r2, [r3, #12]
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	005b      	lsls	r3, r3, #1
 8001a70:	409a      	lsls	r2, r3
 8001a72:	0013      	movs	r3, r2
 8001a74:	693a      	ldr	r2, [r7, #16]
 8001a76:	4313      	orrs	r3, r2
 8001a78:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	693a      	ldr	r2, [r7, #16]
 8001a7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a86:	2201      	movs	r2, #1
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	409a      	lsls	r2, r3
 8001a8c:	0013      	movs	r3, r2
 8001a8e:	43da      	mvns	r2, r3
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	4013      	ands	r3, r2
 8001a94:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	091b      	lsrs	r3, r3, #4
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	401a      	ands	r2, r3
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	409a      	lsls	r2, r3
 8001aa4:	0013      	movs	r3, r2
 8001aa6:	693a      	ldr	r2, [r7, #16]
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	693a      	ldr	r2, [r7, #16]
 8001ab0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	68db      	ldr	r3, [r3, #12]
 8001ab6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	005b      	lsls	r3, r3, #1
 8001abc:	2203      	movs	r2, #3
 8001abe:	409a      	lsls	r2, r3
 8001ac0:	0013      	movs	r3, r2
 8001ac2:	43da      	mvns	r2, r3
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	689a      	ldr	r2, [r3, #8]
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	005b      	lsls	r3, r3, #1
 8001ad2:	409a      	lsls	r2, r3
 8001ad4:	0013      	movs	r3, r2
 8001ad6:	693a      	ldr	r2, [r7, #16]
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	693a      	ldr	r2, [r7, #16]
 8001ae0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d003      	beq.n	8001af2 <HAL_GPIO_Init+0xf2>
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	2b12      	cmp	r3, #18
 8001af0:	d123      	bne.n	8001b3a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	08da      	lsrs	r2, r3, #3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	3208      	adds	r2, #8
 8001afa:	0092      	lsls	r2, r2, #2
 8001afc:	58d3      	ldr	r3, [r2, r3]
 8001afe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	2207      	movs	r2, #7
 8001b04:	4013      	ands	r3, r2
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	220f      	movs	r2, #15
 8001b0a:	409a      	lsls	r2, r3
 8001b0c:	0013      	movs	r3, r2
 8001b0e:	43da      	mvns	r2, r3
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	4013      	ands	r3, r2
 8001b14:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	691a      	ldr	r2, [r3, #16]
 8001b1a:	697b      	ldr	r3, [r7, #20]
 8001b1c:	2107      	movs	r1, #7
 8001b1e:	400b      	ands	r3, r1
 8001b20:	009b      	lsls	r3, r3, #2
 8001b22:	409a      	lsls	r2, r3
 8001b24:	0013      	movs	r3, r2
 8001b26:	693a      	ldr	r2, [r7, #16]
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	08da      	lsrs	r2, r3, #3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	3208      	adds	r2, #8
 8001b34:	0092      	lsls	r2, r2, #2
 8001b36:	6939      	ldr	r1, [r7, #16]
 8001b38:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	2203      	movs	r2, #3
 8001b46:	409a      	lsls	r2, r3
 8001b48:	0013      	movs	r3, r2
 8001b4a:	43da      	mvns	r2, r3
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	4013      	ands	r3, r2
 8001b50:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	2203      	movs	r2, #3
 8001b58:	401a      	ands	r2, r3
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	005b      	lsls	r3, r3, #1
 8001b5e:	409a      	lsls	r2, r3
 8001b60:	0013      	movs	r3, r2
 8001b62:	693a      	ldr	r2, [r7, #16]
 8001b64:	4313      	orrs	r3, r2
 8001b66:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	685a      	ldr	r2, [r3, #4]
 8001b72:	2380      	movs	r3, #128	; 0x80
 8001b74:	055b      	lsls	r3, r3, #21
 8001b76:	4013      	ands	r3, r2
 8001b78:	d100      	bne.n	8001b7c <HAL_GPIO_Init+0x17c>
 8001b7a:	e0a0      	b.n	8001cbe <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b7c:	4b57      	ldr	r3, [pc, #348]	; (8001cdc <HAL_GPIO_Init+0x2dc>)
 8001b7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b80:	4b56      	ldr	r3, [pc, #344]	; (8001cdc <HAL_GPIO_Init+0x2dc>)
 8001b82:	2101      	movs	r1, #1
 8001b84:	430a      	orrs	r2, r1
 8001b86:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b88:	4a55      	ldr	r2, [pc, #340]	; (8001ce0 <HAL_GPIO_Init+0x2e0>)
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	089b      	lsrs	r3, r3, #2
 8001b8e:	3302      	adds	r3, #2
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	589b      	ldr	r3, [r3, r2]
 8001b94:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	2203      	movs	r2, #3
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	220f      	movs	r2, #15
 8001ba0:	409a      	lsls	r2, r3
 8001ba2:	0013      	movs	r3, r2
 8001ba4:	43da      	mvns	r2, r3
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	4013      	ands	r3, r2
 8001baa:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001bac:	687a      	ldr	r2, [r7, #4]
 8001bae:	23a0      	movs	r3, #160	; 0xa0
 8001bb0:	05db      	lsls	r3, r3, #23
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	d01f      	beq.n	8001bf6 <HAL_GPIO_Init+0x1f6>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4a4a      	ldr	r2, [pc, #296]	; (8001ce4 <HAL_GPIO_Init+0x2e4>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d019      	beq.n	8001bf2 <HAL_GPIO_Init+0x1f2>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a49      	ldr	r2, [pc, #292]	; (8001ce8 <HAL_GPIO_Init+0x2e8>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d013      	beq.n	8001bee <HAL_GPIO_Init+0x1ee>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4a48      	ldr	r2, [pc, #288]	; (8001cec <HAL_GPIO_Init+0x2ec>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d00d      	beq.n	8001bea <HAL_GPIO_Init+0x1ea>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4a47      	ldr	r2, [pc, #284]	; (8001cf0 <HAL_GPIO_Init+0x2f0>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d007      	beq.n	8001be6 <HAL_GPIO_Init+0x1e6>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4a46      	ldr	r2, [pc, #280]	; (8001cf4 <HAL_GPIO_Init+0x2f4>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d101      	bne.n	8001be2 <HAL_GPIO_Init+0x1e2>
 8001bde:	2305      	movs	r3, #5
 8001be0:	e00a      	b.n	8001bf8 <HAL_GPIO_Init+0x1f8>
 8001be2:	2306      	movs	r3, #6
 8001be4:	e008      	b.n	8001bf8 <HAL_GPIO_Init+0x1f8>
 8001be6:	2304      	movs	r3, #4
 8001be8:	e006      	b.n	8001bf8 <HAL_GPIO_Init+0x1f8>
 8001bea:	2303      	movs	r3, #3
 8001bec:	e004      	b.n	8001bf8 <HAL_GPIO_Init+0x1f8>
 8001bee:	2302      	movs	r3, #2
 8001bf0:	e002      	b.n	8001bf8 <HAL_GPIO_Init+0x1f8>
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e000      	b.n	8001bf8 <HAL_GPIO_Init+0x1f8>
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	697a      	ldr	r2, [r7, #20]
 8001bfa:	2103      	movs	r1, #3
 8001bfc:	400a      	ands	r2, r1
 8001bfe:	0092      	lsls	r2, r2, #2
 8001c00:	4093      	lsls	r3, r2
 8001c02:	693a      	ldr	r2, [r7, #16]
 8001c04:	4313      	orrs	r3, r2
 8001c06:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c08:	4935      	ldr	r1, [pc, #212]	; (8001ce0 <HAL_GPIO_Init+0x2e0>)
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	089b      	lsrs	r3, r3, #2
 8001c0e:	3302      	adds	r3, #2
 8001c10:	009b      	lsls	r3, r3, #2
 8001c12:	693a      	ldr	r2, [r7, #16]
 8001c14:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c16:	4b38      	ldr	r3, [pc, #224]	; (8001cf8 <HAL_GPIO_Init+0x2f8>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	43da      	mvns	r2, r3
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	4013      	ands	r3, r2
 8001c24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	685a      	ldr	r2, [r3, #4]
 8001c2a:	2380      	movs	r3, #128	; 0x80
 8001c2c:	025b      	lsls	r3, r3, #9
 8001c2e:	4013      	ands	r3, r2
 8001c30:	d003      	beq.n	8001c3a <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8001c32:	693a      	ldr	r2, [r7, #16]
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001c3a:	4b2f      	ldr	r3, [pc, #188]	; (8001cf8 <HAL_GPIO_Init+0x2f8>)
 8001c3c:	693a      	ldr	r2, [r7, #16]
 8001c3e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001c40:	4b2d      	ldr	r3, [pc, #180]	; (8001cf8 <HAL_GPIO_Init+0x2f8>)
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	43da      	mvns	r2, r3
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	685a      	ldr	r2, [r3, #4]
 8001c54:	2380      	movs	r3, #128	; 0x80
 8001c56:	029b      	lsls	r3, r3, #10
 8001c58:	4013      	ands	r3, r2
 8001c5a:	d003      	beq.n	8001c64 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001c5c:	693a      	ldr	r2, [r7, #16]
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	4313      	orrs	r3, r2
 8001c62:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001c64:	4b24      	ldr	r3, [pc, #144]	; (8001cf8 <HAL_GPIO_Init+0x2f8>)
 8001c66:	693a      	ldr	r2, [r7, #16]
 8001c68:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c6a:	4b23      	ldr	r3, [pc, #140]	; (8001cf8 <HAL_GPIO_Init+0x2f8>)
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	43da      	mvns	r2, r3
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	4013      	ands	r3, r2
 8001c78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	685a      	ldr	r2, [r3, #4]
 8001c7e:	2380      	movs	r3, #128	; 0x80
 8001c80:	035b      	lsls	r3, r3, #13
 8001c82:	4013      	ands	r3, r2
 8001c84:	d003      	beq.n	8001c8e <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8001c86:	693a      	ldr	r2, [r7, #16]
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001c8e:	4b1a      	ldr	r3, [pc, #104]	; (8001cf8 <HAL_GPIO_Init+0x2f8>)
 8001c90:	693a      	ldr	r2, [r7, #16]
 8001c92:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001c94:	4b18      	ldr	r3, [pc, #96]	; (8001cf8 <HAL_GPIO_Init+0x2f8>)
 8001c96:	68db      	ldr	r3, [r3, #12]
 8001c98:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	43da      	mvns	r2, r3
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	685a      	ldr	r2, [r3, #4]
 8001ca8:	2380      	movs	r3, #128	; 0x80
 8001caa:	039b      	lsls	r3, r3, #14
 8001cac:	4013      	ands	r3, r2
 8001cae:	d003      	beq.n	8001cb8 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8001cb0:	693a      	ldr	r2, [r7, #16]
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001cb8:	4b0f      	ldr	r3, [pc, #60]	; (8001cf8 <HAL_GPIO_Init+0x2f8>)
 8001cba:	693a      	ldr	r2, [r7, #16]
 8001cbc:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	40da      	lsrs	r2, r3
 8001ccc:	1e13      	subs	r3, r2, #0
 8001cce:	d000      	beq.n	8001cd2 <HAL_GPIO_Init+0x2d2>
 8001cd0:	e6a2      	b.n	8001a18 <HAL_GPIO_Init+0x18>
  }
}
 8001cd2:	46c0      	nop			; (mov r8, r8)
 8001cd4:	46c0      	nop			; (mov r8, r8)
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	b006      	add	sp, #24
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	40021000 	.word	0x40021000
 8001ce0:	40010000 	.word	0x40010000
 8001ce4:	50000400 	.word	0x50000400
 8001ce8:	50000800 	.word	0x50000800
 8001cec:	50000c00 	.word	0x50000c00
 8001cf0:	50001000 	.word	0x50001000
 8001cf4:	50001c00 	.word	0x50001c00
 8001cf8:	40010400 	.word	0x40010400

08001cfc <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	000a      	movs	r2, r1
 8001d06:	1cbb      	adds	r3, r7, #2
 8001d08:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	691b      	ldr	r3, [r3, #16]
 8001d0e:	1cba      	adds	r2, r7, #2
 8001d10:	8812      	ldrh	r2, [r2, #0]
 8001d12:	4013      	ands	r3, r2
 8001d14:	d004      	beq.n	8001d20 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001d16:	230f      	movs	r3, #15
 8001d18:	18fb      	adds	r3, r7, r3
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	701a      	strb	r2, [r3, #0]
 8001d1e:	e003      	b.n	8001d28 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d20:	230f      	movs	r3, #15
 8001d22:	18fb      	adds	r3, r7, r3
 8001d24:	2200      	movs	r2, #0
 8001d26:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001d28:	230f      	movs	r3, #15
 8001d2a:	18fb      	adds	r3, r7, r3
 8001d2c:	781b      	ldrb	r3, [r3, #0]
}
 8001d2e:	0018      	movs	r0, r3
 8001d30:	46bd      	mov	sp, r7
 8001d32:	b004      	add	sp, #16
 8001d34:	bd80      	pop	{r7, pc}

08001d36 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d36:	b580      	push	{r7, lr}
 8001d38:	b082      	sub	sp, #8
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	6078      	str	r0, [r7, #4]
 8001d3e:	0008      	movs	r0, r1
 8001d40:	0011      	movs	r1, r2
 8001d42:	1cbb      	adds	r3, r7, #2
 8001d44:	1c02      	adds	r2, r0, #0
 8001d46:	801a      	strh	r2, [r3, #0]
 8001d48:	1c7b      	adds	r3, r7, #1
 8001d4a:	1c0a      	adds	r2, r1, #0
 8001d4c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d4e:	1c7b      	adds	r3, r7, #1
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d004      	beq.n	8001d60 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d56:	1cbb      	adds	r3, r7, #2
 8001d58:	881a      	ldrh	r2, [r3, #0]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001d5e:	e003      	b.n	8001d68 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001d60:	1cbb      	adds	r3, r7, #2
 8001d62:	881a      	ldrh	r2, [r3, #0]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001d68:	46c0      	nop			; (mov r8, r8)
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	b002      	add	sp, #8
 8001d6e:	bd80      	pop	{r7, pc}

08001d70 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	000a      	movs	r2, r1
 8001d7a:	1cbb      	adds	r3, r7, #2
 8001d7c:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	695b      	ldr	r3, [r3, #20]
 8001d82:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d84:	1cbb      	adds	r3, r7, #2
 8001d86:	881b      	ldrh	r3, [r3, #0]
 8001d88:	68fa      	ldr	r2, [r7, #12]
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	041a      	lsls	r2, r3, #16
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	43db      	mvns	r3, r3
 8001d92:	1cb9      	adds	r1, r7, #2
 8001d94:	8809      	ldrh	r1, [r1, #0]
 8001d96:	400b      	ands	r3, r1
 8001d98:	431a      	orrs	r2, r3
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	619a      	str	r2, [r3, #24]
}
 8001d9e:	46c0      	nop			; (mov r8, r8)
 8001da0:	46bd      	mov	sp, r7
 8001da2:	b004      	add	sp, #16
 8001da4:	bd80      	pop	{r7, pc}
	...

08001da8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001da8:	b5b0      	push	{r4, r5, r7, lr}
 8001daa:	b08a      	sub	sp, #40	; 0x28
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d102      	bne.n	8001dbc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	f000 fb6c 	bl	8002494 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001dbc:	4bc8      	ldr	r3, [pc, #800]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	220c      	movs	r2, #12
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001dc6:	4bc6      	ldr	r3, [pc, #792]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001dc8:	68da      	ldr	r2, [r3, #12]
 8001dca:	2380      	movs	r3, #128	; 0x80
 8001dcc:	025b      	lsls	r3, r3, #9
 8001dce:	4013      	ands	r3, r2
 8001dd0:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	4013      	ands	r3, r2
 8001dda:	d100      	bne.n	8001dde <HAL_RCC_OscConfig+0x36>
 8001ddc:	e07d      	b.n	8001eda <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	2b08      	cmp	r3, #8
 8001de2:	d007      	beq.n	8001df4 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	2b0c      	cmp	r3, #12
 8001de8:	d112      	bne.n	8001e10 <HAL_RCC_OscConfig+0x68>
 8001dea:	69ba      	ldr	r2, [r7, #24]
 8001dec:	2380      	movs	r3, #128	; 0x80
 8001dee:	025b      	lsls	r3, r3, #9
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d10d      	bne.n	8001e10 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001df4:	4bba      	ldr	r3, [pc, #744]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	2380      	movs	r3, #128	; 0x80
 8001dfa:	029b      	lsls	r3, r3, #10
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	d100      	bne.n	8001e02 <HAL_RCC_OscConfig+0x5a>
 8001e00:	e06a      	b.n	8001ed8 <HAL_RCC_OscConfig+0x130>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d166      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	f000 fb42 	bl	8002494 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	685a      	ldr	r2, [r3, #4]
 8001e14:	2380      	movs	r3, #128	; 0x80
 8001e16:	025b      	lsls	r3, r3, #9
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d107      	bne.n	8001e2c <HAL_RCC_OscConfig+0x84>
 8001e1c:	4bb0      	ldr	r3, [pc, #704]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	4baf      	ldr	r3, [pc, #700]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001e22:	2180      	movs	r1, #128	; 0x80
 8001e24:	0249      	lsls	r1, r1, #9
 8001e26:	430a      	orrs	r2, r1
 8001e28:	601a      	str	r2, [r3, #0]
 8001e2a:	e027      	b.n	8001e7c <HAL_RCC_OscConfig+0xd4>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	685a      	ldr	r2, [r3, #4]
 8001e30:	23a0      	movs	r3, #160	; 0xa0
 8001e32:	02db      	lsls	r3, r3, #11
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d10e      	bne.n	8001e56 <HAL_RCC_OscConfig+0xae>
 8001e38:	4ba9      	ldr	r3, [pc, #676]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	4ba8      	ldr	r3, [pc, #672]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001e3e:	2180      	movs	r1, #128	; 0x80
 8001e40:	02c9      	lsls	r1, r1, #11
 8001e42:	430a      	orrs	r2, r1
 8001e44:	601a      	str	r2, [r3, #0]
 8001e46:	4ba6      	ldr	r3, [pc, #664]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	4ba5      	ldr	r3, [pc, #660]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001e4c:	2180      	movs	r1, #128	; 0x80
 8001e4e:	0249      	lsls	r1, r1, #9
 8001e50:	430a      	orrs	r2, r1
 8001e52:	601a      	str	r2, [r3, #0]
 8001e54:	e012      	b.n	8001e7c <HAL_RCC_OscConfig+0xd4>
 8001e56:	4ba2      	ldr	r3, [pc, #648]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	4ba1      	ldr	r3, [pc, #644]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001e5c:	49a1      	ldr	r1, [pc, #644]	; (80020e4 <HAL_RCC_OscConfig+0x33c>)
 8001e5e:	400a      	ands	r2, r1
 8001e60:	601a      	str	r2, [r3, #0]
 8001e62:	4b9f      	ldr	r3, [pc, #636]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	2380      	movs	r3, #128	; 0x80
 8001e68:	025b      	lsls	r3, r3, #9
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	60fb      	str	r3, [r7, #12]
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	4b9b      	ldr	r3, [pc, #620]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	4b9a      	ldr	r3, [pc, #616]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001e76:	499c      	ldr	r1, [pc, #624]	; (80020e8 <HAL_RCC_OscConfig+0x340>)
 8001e78:	400a      	ands	r2, r1
 8001e7a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d014      	beq.n	8001eae <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e84:	f7ff fcb0 	bl	80017e8 <HAL_GetTick>
 8001e88:	0003      	movs	r3, r0
 8001e8a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e8c:	e008      	b.n	8001ea0 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e8e:	f7ff fcab 	bl	80017e8 <HAL_GetTick>
 8001e92:	0002      	movs	r2, r0
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	2b64      	cmp	r3, #100	; 0x64
 8001e9a:	d901      	bls.n	8001ea0 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	e2f9      	b.n	8002494 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ea0:	4b8f      	ldr	r3, [pc, #572]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	2380      	movs	r3, #128	; 0x80
 8001ea6:	029b      	lsls	r3, r3, #10
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	d0f0      	beq.n	8001e8e <HAL_RCC_OscConfig+0xe6>
 8001eac:	e015      	b.n	8001eda <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eae:	f7ff fc9b 	bl	80017e8 <HAL_GetTick>
 8001eb2:	0003      	movs	r3, r0
 8001eb4:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001eb6:	e008      	b.n	8001eca <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001eb8:	f7ff fc96 	bl	80017e8 <HAL_GetTick>
 8001ebc:	0002      	movs	r2, r0
 8001ebe:	697b      	ldr	r3, [r7, #20]
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	2b64      	cmp	r3, #100	; 0x64
 8001ec4:	d901      	bls.n	8001eca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	e2e4      	b.n	8002494 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001eca:	4b85      	ldr	r3, [pc, #532]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	2380      	movs	r3, #128	; 0x80
 8001ed0:	029b      	lsls	r3, r3, #10
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	d1f0      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x110>
 8001ed6:	e000      	b.n	8001eda <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ed8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	2202      	movs	r2, #2
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	d100      	bne.n	8001ee6 <HAL_RCC_OscConfig+0x13e>
 8001ee4:	e099      	b.n	800201a <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eee:	2220      	movs	r2, #32
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	d009      	beq.n	8001f08 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001ef4:	4b7a      	ldr	r3, [pc, #488]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	4b79      	ldr	r3, [pc, #484]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001efa:	2120      	movs	r1, #32
 8001efc:	430a      	orrs	r2, r1
 8001efe:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f02:	2220      	movs	r2, #32
 8001f04:	4393      	bics	r3, r2
 8001f06:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f08:	69fb      	ldr	r3, [r7, #28]
 8001f0a:	2b04      	cmp	r3, #4
 8001f0c:	d005      	beq.n	8001f1a <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001f0e:	69fb      	ldr	r3, [r7, #28]
 8001f10:	2b0c      	cmp	r3, #12
 8001f12:	d13e      	bne.n	8001f92 <HAL_RCC_OscConfig+0x1ea>
 8001f14:	69bb      	ldr	r3, [r7, #24]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d13b      	bne.n	8001f92 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001f1a:	4b71      	ldr	r3, [pc, #452]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	2204      	movs	r2, #4
 8001f20:	4013      	ands	r3, r2
 8001f22:	d004      	beq.n	8001f2e <HAL_RCC_OscConfig+0x186>
 8001f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d101      	bne.n	8001f2e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e2b2      	b.n	8002494 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f2e:	4b6c      	ldr	r3, [pc, #432]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	4a6e      	ldr	r2, [pc, #440]	; (80020ec <HAL_RCC_OscConfig+0x344>)
 8001f34:	4013      	ands	r3, r2
 8001f36:	0019      	movs	r1, r3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	691b      	ldr	r3, [r3, #16]
 8001f3c:	021a      	lsls	r2, r3, #8
 8001f3e:	4b68      	ldr	r3, [pc, #416]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001f40:	430a      	orrs	r2, r1
 8001f42:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001f44:	4b66      	ldr	r3, [pc, #408]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2209      	movs	r2, #9
 8001f4a:	4393      	bics	r3, r2
 8001f4c:	0019      	movs	r1, r3
 8001f4e:	4b64      	ldr	r3, [pc, #400]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001f50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f52:	430a      	orrs	r2, r1
 8001f54:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001f56:	f000 fbeb 	bl	8002730 <HAL_RCC_GetSysClockFreq>
 8001f5a:	0001      	movs	r1, r0
 8001f5c:	4b60      	ldr	r3, [pc, #384]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	091b      	lsrs	r3, r3, #4
 8001f62:	220f      	movs	r2, #15
 8001f64:	4013      	ands	r3, r2
 8001f66:	4a62      	ldr	r2, [pc, #392]	; (80020f0 <HAL_RCC_OscConfig+0x348>)
 8001f68:	5cd3      	ldrb	r3, [r2, r3]
 8001f6a:	000a      	movs	r2, r1
 8001f6c:	40da      	lsrs	r2, r3
 8001f6e:	4b61      	ldr	r3, [pc, #388]	; (80020f4 <HAL_RCC_OscConfig+0x34c>)
 8001f70:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001f72:	4b61      	ldr	r3, [pc, #388]	; (80020f8 <HAL_RCC_OscConfig+0x350>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	2513      	movs	r5, #19
 8001f78:	197c      	adds	r4, r7, r5
 8001f7a:	0018      	movs	r0, r3
 8001f7c:	f7ff fbee 	bl	800175c <HAL_InitTick>
 8001f80:	0003      	movs	r3, r0
 8001f82:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001f84:	197b      	adds	r3, r7, r5
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d046      	beq.n	800201a <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8001f8c:	197b      	adds	r3, r7, r5
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	e280      	b.n	8002494 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d027      	beq.n	8001fe8 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001f98:	4b51      	ldr	r3, [pc, #324]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	2209      	movs	r2, #9
 8001f9e:	4393      	bics	r3, r2
 8001fa0:	0019      	movs	r1, r3
 8001fa2:	4b4f      	ldr	r3, [pc, #316]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001fa4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fa6:	430a      	orrs	r2, r1
 8001fa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001faa:	f7ff fc1d 	bl	80017e8 <HAL_GetTick>
 8001fae:	0003      	movs	r3, r0
 8001fb0:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001fb2:	e008      	b.n	8001fc6 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001fb4:	f7ff fc18 	bl	80017e8 <HAL_GetTick>
 8001fb8:	0002      	movs	r2, r0
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	2b02      	cmp	r3, #2
 8001fc0:	d901      	bls.n	8001fc6 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	e266      	b.n	8002494 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001fc6:	4b46      	ldr	r3, [pc, #280]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	2204      	movs	r2, #4
 8001fcc:	4013      	ands	r3, r2
 8001fce:	d0f1      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fd0:	4b43      	ldr	r3, [pc, #268]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	4a45      	ldr	r2, [pc, #276]	; (80020ec <HAL_RCC_OscConfig+0x344>)
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	0019      	movs	r1, r3
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	691b      	ldr	r3, [r3, #16]
 8001fde:	021a      	lsls	r2, r3, #8
 8001fe0:	4b3f      	ldr	r3, [pc, #252]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001fe2:	430a      	orrs	r2, r1
 8001fe4:	605a      	str	r2, [r3, #4]
 8001fe6:	e018      	b.n	800201a <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fe8:	4b3d      	ldr	r3, [pc, #244]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001fea:	681a      	ldr	r2, [r3, #0]
 8001fec:	4b3c      	ldr	r3, [pc, #240]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8001fee:	2101      	movs	r1, #1
 8001ff0:	438a      	bics	r2, r1
 8001ff2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ff4:	f7ff fbf8 	bl	80017e8 <HAL_GetTick>
 8001ff8:	0003      	movs	r3, r0
 8001ffa:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001ffc:	e008      	b.n	8002010 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ffe:	f7ff fbf3 	bl	80017e8 <HAL_GetTick>
 8002002:	0002      	movs	r2, r0
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	2b02      	cmp	r3, #2
 800200a:	d901      	bls.n	8002010 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 800200c:	2303      	movs	r3, #3
 800200e:	e241      	b.n	8002494 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002010:	4b33      	ldr	r3, [pc, #204]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	2204      	movs	r2, #4
 8002016:	4013      	ands	r3, r2
 8002018:	d1f1      	bne.n	8001ffe <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2210      	movs	r2, #16
 8002020:	4013      	ands	r3, r2
 8002022:	d100      	bne.n	8002026 <HAL_RCC_OscConfig+0x27e>
 8002024:	e0a1      	b.n	800216a <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d140      	bne.n	80020ae <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800202c:	4b2c      	ldr	r3, [pc, #176]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	2380      	movs	r3, #128	; 0x80
 8002032:	009b      	lsls	r3, r3, #2
 8002034:	4013      	ands	r3, r2
 8002036:	d005      	beq.n	8002044 <HAL_RCC_OscConfig+0x29c>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	699b      	ldr	r3, [r3, #24]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d101      	bne.n	8002044 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	e227      	b.n	8002494 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002044:	4b26      	ldr	r3, [pc, #152]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	4a2c      	ldr	r2, [pc, #176]	; (80020fc <HAL_RCC_OscConfig+0x354>)
 800204a:	4013      	ands	r3, r2
 800204c:	0019      	movs	r1, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6a1a      	ldr	r2, [r3, #32]
 8002052:	4b23      	ldr	r3, [pc, #140]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8002054:	430a      	orrs	r2, r1
 8002056:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002058:	4b21      	ldr	r3, [pc, #132]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	021b      	lsls	r3, r3, #8
 800205e:	0a19      	lsrs	r1, r3, #8
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	69db      	ldr	r3, [r3, #28]
 8002064:	061a      	lsls	r2, r3, #24
 8002066:	4b1e      	ldr	r3, [pc, #120]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 8002068:	430a      	orrs	r2, r1
 800206a:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6a1b      	ldr	r3, [r3, #32]
 8002070:	0b5b      	lsrs	r3, r3, #13
 8002072:	3301      	adds	r3, #1
 8002074:	2280      	movs	r2, #128	; 0x80
 8002076:	0212      	lsls	r2, r2, #8
 8002078:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800207a:	4b19      	ldr	r3, [pc, #100]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 800207c:	68db      	ldr	r3, [r3, #12]
 800207e:	091b      	lsrs	r3, r3, #4
 8002080:	210f      	movs	r1, #15
 8002082:	400b      	ands	r3, r1
 8002084:	491a      	ldr	r1, [pc, #104]	; (80020f0 <HAL_RCC_OscConfig+0x348>)
 8002086:	5ccb      	ldrb	r3, [r1, r3]
 8002088:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800208a:	4b1a      	ldr	r3, [pc, #104]	; (80020f4 <HAL_RCC_OscConfig+0x34c>)
 800208c:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800208e:	4b1a      	ldr	r3, [pc, #104]	; (80020f8 <HAL_RCC_OscConfig+0x350>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2513      	movs	r5, #19
 8002094:	197c      	adds	r4, r7, r5
 8002096:	0018      	movs	r0, r3
 8002098:	f7ff fb60 	bl	800175c <HAL_InitTick>
 800209c:	0003      	movs	r3, r0
 800209e:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80020a0:	197b      	adds	r3, r7, r5
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d060      	beq.n	800216a <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 80020a8:	197b      	adds	r3, r7, r5
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	e1f2      	b.n	8002494 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	699b      	ldr	r3, [r3, #24]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d03f      	beq.n	8002136 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80020b6:	4b0a      	ldr	r3, [pc, #40]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	4b09      	ldr	r3, [pc, #36]	; (80020e0 <HAL_RCC_OscConfig+0x338>)
 80020bc:	2180      	movs	r1, #128	; 0x80
 80020be:	0049      	lsls	r1, r1, #1
 80020c0:	430a      	orrs	r2, r1
 80020c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020c4:	f7ff fb90 	bl	80017e8 <HAL_GetTick>
 80020c8:	0003      	movs	r3, r0
 80020ca:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80020cc:	e018      	b.n	8002100 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80020ce:	f7ff fb8b 	bl	80017e8 <HAL_GetTick>
 80020d2:	0002      	movs	r2, r0
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	1ad3      	subs	r3, r2, r3
 80020d8:	2b02      	cmp	r3, #2
 80020da:	d911      	bls.n	8002100 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 80020dc:	2303      	movs	r3, #3
 80020de:	e1d9      	b.n	8002494 <HAL_RCC_OscConfig+0x6ec>
 80020e0:	40021000 	.word	0x40021000
 80020e4:	fffeffff 	.word	0xfffeffff
 80020e8:	fffbffff 	.word	0xfffbffff
 80020ec:	ffffe0ff 	.word	0xffffe0ff
 80020f0:	080047b0 	.word	0x080047b0
 80020f4:	20000000 	.word	0x20000000
 80020f8:	20000004 	.word	0x20000004
 80020fc:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002100:	4bc9      	ldr	r3, [pc, #804]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	2380      	movs	r3, #128	; 0x80
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	4013      	ands	r3, r2
 800210a:	d0e0      	beq.n	80020ce <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800210c:	4bc6      	ldr	r3, [pc, #792]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	4ac6      	ldr	r2, [pc, #792]	; (800242c <HAL_RCC_OscConfig+0x684>)
 8002112:	4013      	ands	r3, r2
 8002114:	0019      	movs	r1, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6a1a      	ldr	r2, [r3, #32]
 800211a:	4bc3      	ldr	r3, [pc, #780]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 800211c:	430a      	orrs	r2, r1
 800211e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002120:	4bc1      	ldr	r3, [pc, #772]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	021b      	lsls	r3, r3, #8
 8002126:	0a19      	lsrs	r1, r3, #8
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	69db      	ldr	r3, [r3, #28]
 800212c:	061a      	lsls	r2, r3, #24
 800212e:	4bbe      	ldr	r3, [pc, #760]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 8002130:	430a      	orrs	r2, r1
 8002132:	605a      	str	r2, [r3, #4]
 8002134:	e019      	b.n	800216a <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002136:	4bbc      	ldr	r3, [pc, #752]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	4bbb      	ldr	r3, [pc, #748]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 800213c:	49bc      	ldr	r1, [pc, #752]	; (8002430 <HAL_RCC_OscConfig+0x688>)
 800213e:	400a      	ands	r2, r1
 8002140:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002142:	f7ff fb51 	bl	80017e8 <HAL_GetTick>
 8002146:	0003      	movs	r3, r0
 8002148:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800214a:	e008      	b.n	800215e <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800214c:	f7ff fb4c 	bl	80017e8 <HAL_GetTick>
 8002150:	0002      	movs	r2, r0
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	1ad3      	subs	r3, r2, r3
 8002156:	2b02      	cmp	r3, #2
 8002158:	d901      	bls.n	800215e <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 800215a:	2303      	movs	r3, #3
 800215c:	e19a      	b.n	8002494 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800215e:	4bb2      	ldr	r3, [pc, #712]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	2380      	movs	r3, #128	; 0x80
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	4013      	ands	r3, r2
 8002168:	d1f0      	bne.n	800214c <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	2208      	movs	r2, #8
 8002170:	4013      	ands	r3, r2
 8002172:	d036      	beq.n	80021e2 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	695b      	ldr	r3, [r3, #20]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d019      	beq.n	80021b0 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800217c:	4baa      	ldr	r3, [pc, #680]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 800217e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002180:	4ba9      	ldr	r3, [pc, #676]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 8002182:	2101      	movs	r1, #1
 8002184:	430a      	orrs	r2, r1
 8002186:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002188:	f7ff fb2e 	bl	80017e8 <HAL_GetTick>
 800218c:	0003      	movs	r3, r0
 800218e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002190:	e008      	b.n	80021a4 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002192:	f7ff fb29 	bl	80017e8 <HAL_GetTick>
 8002196:	0002      	movs	r2, r0
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	1ad3      	subs	r3, r2, r3
 800219c:	2b02      	cmp	r3, #2
 800219e:	d901      	bls.n	80021a4 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 80021a0:	2303      	movs	r3, #3
 80021a2:	e177      	b.n	8002494 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80021a4:	4ba0      	ldr	r3, [pc, #640]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 80021a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021a8:	2202      	movs	r2, #2
 80021aa:	4013      	ands	r3, r2
 80021ac:	d0f1      	beq.n	8002192 <HAL_RCC_OscConfig+0x3ea>
 80021ae:	e018      	b.n	80021e2 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021b0:	4b9d      	ldr	r3, [pc, #628]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 80021b2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80021b4:	4b9c      	ldr	r3, [pc, #624]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 80021b6:	2101      	movs	r1, #1
 80021b8:	438a      	bics	r2, r1
 80021ba:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021bc:	f7ff fb14 	bl	80017e8 <HAL_GetTick>
 80021c0:	0003      	movs	r3, r0
 80021c2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80021c4:	e008      	b.n	80021d8 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021c6:	f7ff fb0f 	bl	80017e8 <HAL_GetTick>
 80021ca:	0002      	movs	r2, r0
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	2b02      	cmp	r3, #2
 80021d2:	d901      	bls.n	80021d8 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 80021d4:	2303      	movs	r3, #3
 80021d6:	e15d      	b.n	8002494 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80021d8:	4b93      	ldr	r3, [pc, #588]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 80021da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021dc:	2202      	movs	r2, #2
 80021de:	4013      	ands	r3, r2
 80021e0:	d1f1      	bne.n	80021c6 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	2204      	movs	r2, #4
 80021e8:	4013      	ands	r3, r2
 80021ea:	d100      	bne.n	80021ee <HAL_RCC_OscConfig+0x446>
 80021ec:	e0ae      	b.n	800234c <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021ee:	2023      	movs	r0, #35	; 0x23
 80021f0:	183b      	adds	r3, r7, r0
 80021f2:	2200      	movs	r2, #0
 80021f4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021f6:	4b8c      	ldr	r3, [pc, #560]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 80021f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80021fa:	2380      	movs	r3, #128	; 0x80
 80021fc:	055b      	lsls	r3, r3, #21
 80021fe:	4013      	ands	r3, r2
 8002200:	d109      	bne.n	8002216 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002202:	4b89      	ldr	r3, [pc, #548]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 8002204:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002206:	4b88      	ldr	r3, [pc, #544]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 8002208:	2180      	movs	r1, #128	; 0x80
 800220a:	0549      	lsls	r1, r1, #21
 800220c:	430a      	orrs	r2, r1
 800220e:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002210:	183b      	adds	r3, r7, r0
 8002212:	2201      	movs	r2, #1
 8002214:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002216:	4b87      	ldr	r3, [pc, #540]	; (8002434 <HAL_RCC_OscConfig+0x68c>)
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	2380      	movs	r3, #128	; 0x80
 800221c:	005b      	lsls	r3, r3, #1
 800221e:	4013      	ands	r3, r2
 8002220:	d11a      	bne.n	8002258 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002222:	4b84      	ldr	r3, [pc, #528]	; (8002434 <HAL_RCC_OscConfig+0x68c>)
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	4b83      	ldr	r3, [pc, #524]	; (8002434 <HAL_RCC_OscConfig+0x68c>)
 8002228:	2180      	movs	r1, #128	; 0x80
 800222a:	0049      	lsls	r1, r1, #1
 800222c:	430a      	orrs	r2, r1
 800222e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002230:	f7ff fada 	bl	80017e8 <HAL_GetTick>
 8002234:	0003      	movs	r3, r0
 8002236:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002238:	e008      	b.n	800224c <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800223a:	f7ff fad5 	bl	80017e8 <HAL_GetTick>
 800223e:	0002      	movs	r2, r0
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	2b64      	cmp	r3, #100	; 0x64
 8002246:	d901      	bls.n	800224c <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8002248:	2303      	movs	r3, #3
 800224a:	e123      	b.n	8002494 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800224c:	4b79      	ldr	r3, [pc, #484]	; (8002434 <HAL_RCC_OscConfig+0x68c>)
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	2380      	movs	r3, #128	; 0x80
 8002252:	005b      	lsls	r3, r3, #1
 8002254:	4013      	ands	r3, r2
 8002256:	d0f0      	beq.n	800223a <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	689a      	ldr	r2, [r3, #8]
 800225c:	2380      	movs	r3, #128	; 0x80
 800225e:	005b      	lsls	r3, r3, #1
 8002260:	429a      	cmp	r2, r3
 8002262:	d107      	bne.n	8002274 <HAL_RCC_OscConfig+0x4cc>
 8002264:	4b70      	ldr	r3, [pc, #448]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 8002266:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002268:	4b6f      	ldr	r3, [pc, #444]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 800226a:	2180      	movs	r1, #128	; 0x80
 800226c:	0049      	lsls	r1, r1, #1
 800226e:	430a      	orrs	r2, r1
 8002270:	651a      	str	r2, [r3, #80]	; 0x50
 8002272:	e031      	b.n	80022d8 <HAL_RCC_OscConfig+0x530>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d10c      	bne.n	8002296 <HAL_RCC_OscConfig+0x4ee>
 800227c:	4b6a      	ldr	r3, [pc, #424]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 800227e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002280:	4b69      	ldr	r3, [pc, #420]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 8002282:	496b      	ldr	r1, [pc, #428]	; (8002430 <HAL_RCC_OscConfig+0x688>)
 8002284:	400a      	ands	r2, r1
 8002286:	651a      	str	r2, [r3, #80]	; 0x50
 8002288:	4b67      	ldr	r3, [pc, #412]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 800228a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800228c:	4b66      	ldr	r3, [pc, #408]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 800228e:	496a      	ldr	r1, [pc, #424]	; (8002438 <HAL_RCC_OscConfig+0x690>)
 8002290:	400a      	ands	r2, r1
 8002292:	651a      	str	r2, [r3, #80]	; 0x50
 8002294:	e020      	b.n	80022d8 <HAL_RCC_OscConfig+0x530>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	689a      	ldr	r2, [r3, #8]
 800229a:	23a0      	movs	r3, #160	; 0xa0
 800229c:	00db      	lsls	r3, r3, #3
 800229e:	429a      	cmp	r2, r3
 80022a0:	d10e      	bne.n	80022c0 <HAL_RCC_OscConfig+0x518>
 80022a2:	4b61      	ldr	r3, [pc, #388]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 80022a4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80022a6:	4b60      	ldr	r3, [pc, #384]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 80022a8:	2180      	movs	r1, #128	; 0x80
 80022aa:	00c9      	lsls	r1, r1, #3
 80022ac:	430a      	orrs	r2, r1
 80022ae:	651a      	str	r2, [r3, #80]	; 0x50
 80022b0:	4b5d      	ldr	r3, [pc, #372]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 80022b2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80022b4:	4b5c      	ldr	r3, [pc, #368]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 80022b6:	2180      	movs	r1, #128	; 0x80
 80022b8:	0049      	lsls	r1, r1, #1
 80022ba:	430a      	orrs	r2, r1
 80022bc:	651a      	str	r2, [r3, #80]	; 0x50
 80022be:	e00b      	b.n	80022d8 <HAL_RCC_OscConfig+0x530>
 80022c0:	4b59      	ldr	r3, [pc, #356]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 80022c2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80022c4:	4b58      	ldr	r3, [pc, #352]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 80022c6:	495a      	ldr	r1, [pc, #360]	; (8002430 <HAL_RCC_OscConfig+0x688>)
 80022c8:	400a      	ands	r2, r1
 80022ca:	651a      	str	r2, [r3, #80]	; 0x50
 80022cc:	4b56      	ldr	r3, [pc, #344]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 80022ce:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80022d0:	4b55      	ldr	r3, [pc, #340]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 80022d2:	4959      	ldr	r1, [pc, #356]	; (8002438 <HAL_RCC_OscConfig+0x690>)
 80022d4:	400a      	ands	r2, r1
 80022d6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d015      	beq.n	800230c <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022e0:	f7ff fa82 	bl	80017e8 <HAL_GetTick>
 80022e4:	0003      	movs	r3, r0
 80022e6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80022e8:	e009      	b.n	80022fe <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022ea:	f7ff fa7d 	bl	80017e8 <HAL_GetTick>
 80022ee:	0002      	movs	r2, r0
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	4a51      	ldr	r2, [pc, #324]	; (800243c <HAL_RCC_OscConfig+0x694>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d901      	bls.n	80022fe <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 80022fa:	2303      	movs	r3, #3
 80022fc:	e0ca      	b.n	8002494 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80022fe:	4b4a      	ldr	r3, [pc, #296]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 8002300:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002302:	2380      	movs	r3, #128	; 0x80
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	4013      	ands	r3, r2
 8002308:	d0ef      	beq.n	80022ea <HAL_RCC_OscConfig+0x542>
 800230a:	e014      	b.n	8002336 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800230c:	f7ff fa6c 	bl	80017e8 <HAL_GetTick>
 8002310:	0003      	movs	r3, r0
 8002312:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002314:	e009      	b.n	800232a <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002316:	f7ff fa67 	bl	80017e8 <HAL_GetTick>
 800231a:	0002      	movs	r2, r0
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	4a46      	ldr	r2, [pc, #280]	; (800243c <HAL_RCC_OscConfig+0x694>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d901      	bls.n	800232a <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e0b4      	b.n	8002494 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800232a:	4b3f      	ldr	r3, [pc, #252]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 800232c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800232e:	2380      	movs	r3, #128	; 0x80
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	4013      	ands	r3, r2
 8002334:	d1ef      	bne.n	8002316 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002336:	2323      	movs	r3, #35	; 0x23
 8002338:	18fb      	adds	r3, r7, r3
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	2b01      	cmp	r3, #1
 800233e:	d105      	bne.n	800234c <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002340:	4b39      	ldr	r3, [pc, #228]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 8002342:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002344:	4b38      	ldr	r3, [pc, #224]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 8002346:	493e      	ldr	r1, [pc, #248]	; (8002440 <HAL_RCC_OscConfig+0x698>)
 8002348:	400a      	ands	r2, r1
 800234a:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002350:	2b00      	cmp	r3, #0
 8002352:	d100      	bne.n	8002356 <HAL_RCC_OscConfig+0x5ae>
 8002354:	e09d      	b.n	8002492 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002356:	69fb      	ldr	r3, [r7, #28]
 8002358:	2b0c      	cmp	r3, #12
 800235a:	d100      	bne.n	800235e <HAL_RCC_OscConfig+0x5b6>
 800235c:	e076      	b.n	800244c <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002362:	2b02      	cmp	r3, #2
 8002364:	d145      	bne.n	80023f2 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002366:	4b30      	ldr	r3, [pc, #192]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	4b2f      	ldr	r3, [pc, #188]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 800236c:	4935      	ldr	r1, [pc, #212]	; (8002444 <HAL_RCC_OscConfig+0x69c>)
 800236e:	400a      	ands	r2, r1
 8002370:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002372:	f7ff fa39 	bl	80017e8 <HAL_GetTick>
 8002376:	0003      	movs	r3, r0
 8002378:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800237a:	e008      	b.n	800238e <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800237c:	f7ff fa34 	bl	80017e8 <HAL_GetTick>
 8002380:	0002      	movs	r2, r0
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	2b02      	cmp	r3, #2
 8002388:	d901      	bls.n	800238e <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 800238a:	2303      	movs	r3, #3
 800238c:	e082      	b.n	8002494 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800238e:	4b26      	ldr	r3, [pc, #152]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	2380      	movs	r3, #128	; 0x80
 8002394:	049b      	lsls	r3, r3, #18
 8002396:	4013      	ands	r3, r2
 8002398:	d1f0      	bne.n	800237c <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800239a:	4b23      	ldr	r3, [pc, #140]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 800239c:	68db      	ldr	r3, [r3, #12]
 800239e:	4a2a      	ldr	r2, [pc, #168]	; (8002448 <HAL_RCC_OscConfig+0x6a0>)
 80023a0:	4013      	ands	r3, r2
 80023a2:	0019      	movs	r1, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023ac:	431a      	orrs	r2, r3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b2:	431a      	orrs	r2, r3
 80023b4:	4b1c      	ldr	r3, [pc, #112]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 80023b6:	430a      	orrs	r2, r1
 80023b8:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023ba:	4b1b      	ldr	r3, [pc, #108]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	4b1a      	ldr	r3, [pc, #104]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 80023c0:	2180      	movs	r1, #128	; 0x80
 80023c2:	0449      	lsls	r1, r1, #17
 80023c4:	430a      	orrs	r2, r1
 80023c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c8:	f7ff fa0e 	bl	80017e8 <HAL_GetTick>
 80023cc:	0003      	movs	r3, r0
 80023ce:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80023d0:	e008      	b.n	80023e4 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023d2:	f7ff fa09 	bl	80017e8 <HAL_GetTick>
 80023d6:	0002      	movs	r2, r0
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	1ad3      	subs	r3, r2, r3
 80023dc:	2b02      	cmp	r3, #2
 80023de:	d901      	bls.n	80023e4 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80023e0:	2303      	movs	r3, #3
 80023e2:	e057      	b.n	8002494 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80023e4:	4b10      	ldr	r3, [pc, #64]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	2380      	movs	r3, #128	; 0x80
 80023ea:	049b      	lsls	r3, r3, #18
 80023ec:	4013      	ands	r3, r2
 80023ee:	d0f0      	beq.n	80023d2 <HAL_RCC_OscConfig+0x62a>
 80023f0:	e04f      	b.n	8002492 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023f2:	4b0d      	ldr	r3, [pc, #52]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 80023f4:	681a      	ldr	r2, [r3, #0]
 80023f6:	4b0c      	ldr	r3, [pc, #48]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 80023f8:	4912      	ldr	r1, [pc, #72]	; (8002444 <HAL_RCC_OscConfig+0x69c>)
 80023fa:	400a      	ands	r2, r1
 80023fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023fe:	f7ff f9f3 	bl	80017e8 <HAL_GetTick>
 8002402:	0003      	movs	r3, r0
 8002404:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002406:	e008      	b.n	800241a <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002408:	f7ff f9ee 	bl	80017e8 <HAL_GetTick>
 800240c:	0002      	movs	r2, r0
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	1ad3      	subs	r3, r2, r3
 8002412:	2b02      	cmp	r3, #2
 8002414:	d901      	bls.n	800241a <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	e03c      	b.n	8002494 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800241a:	4b03      	ldr	r3, [pc, #12]	; (8002428 <HAL_RCC_OscConfig+0x680>)
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	2380      	movs	r3, #128	; 0x80
 8002420:	049b      	lsls	r3, r3, #18
 8002422:	4013      	ands	r3, r2
 8002424:	d1f0      	bne.n	8002408 <HAL_RCC_OscConfig+0x660>
 8002426:	e034      	b.n	8002492 <HAL_RCC_OscConfig+0x6ea>
 8002428:	40021000 	.word	0x40021000
 800242c:	ffff1fff 	.word	0xffff1fff
 8002430:	fffffeff 	.word	0xfffffeff
 8002434:	40007000 	.word	0x40007000
 8002438:	fffffbff 	.word	0xfffffbff
 800243c:	00001388 	.word	0x00001388
 8002440:	efffffff 	.word	0xefffffff
 8002444:	feffffff 	.word	0xfeffffff
 8002448:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002450:	2b01      	cmp	r3, #1
 8002452:	d101      	bne.n	8002458 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	e01d      	b.n	8002494 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002458:	4b10      	ldr	r3, [pc, #64]	; (800249c <HAL_RCC_OscConfig+0x6f4>)
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800245e:	69ba      	ldr	r2, [r7, #24]
 8002460:	2380      	movs	r3, #128	; 0x80
 8002462:	025b      	lsls	r3, r3, #9
 8002464:	401a      	ands	r2, r3
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800246a:	429a      	cmp	r2, r3
 800246c:	d10f      	bne.n	800248e <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800246e:	69ba      	ldr	r2, [r7, #24]
 8002470:	23f0      	movs	r3, #240	; 0xf0
 8002472:	039b      	lsls	r3, r3, #14
 8002474:	401a      	ands	r2, r3
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800247a:	429a      	cmp	r2, r3
 800247c:	d107      	bne.n	800248e <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800247e:	69ba      	ldr	r2, [r7, #24]
 8002480:	23c0      	movs	r3, #192	; 0xc0
 8002482:	041b      	lsls	r3, r3, #16
 8002484:	401a      	ands	r2, r3
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800248a:	429a      	cmp	r2, r3
 800248c:	d001      	beq.n	8002492 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e000      	b.n	8002494 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8002492:	2300      	movs	r3, #0
}
 8002494:	0018      	movs	r0, r3
 8002496:	46bd      	mov	sp, r7
 8002498:	b00a      	add	sp, #40	; 0x28
 800249a:	bdb0      	pop	{r4, r5, r7, pc}
 800249c:	40021000 	.word	0x40021000

080024a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024a0:	b5b0      	push	{r4, r5, r7, lr}
 80024a2:	b084      	sub	sp, #16
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
 80024a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d101      	bne.n	80024b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	e128      	b.n	8002706 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80024b4:	4b96      	ldr	r3, [pc, #600]	; (8002710 <HAL_RCC_ClockConfig+0x270>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	2201      	movs	r2, #1
 80024ba:	4013      	ands	r3, r2
 80024bc:	683a      	ldr	r2, [r7, #0]
 80024be:	429a      	cmp	r2, r3
 80024c0:	d91e      	bls.n	8002500 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024c2:	4b93      	ldr	r3, [pc, #588]	; (8002710 <HAL_RCC_ClockConfig+0x270>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	2201      	movs	r2, #1
 80024c8:	4393      	bics	r3, r2
 80024ca:	0019      	movs	r1, r3
 80024cc:	4b90      	ldr	r3, [pc, #576]	; (8002710 <HAL_RCC_ClockConfig+0x270>)
 80024ce:	683a      	ldr	r2, [r7, #0]
 80024d0:	430a      	orrs	r2, r1
 80024d2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80024d4:	f7ff f988 	bl	80017e8 <HAL_GetTick>
 80024d8:	0003      	movs	r3, r0
 80024da:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024dc:	e009      	b.n	80024f2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024de:	f7ff f983 	bl	80017e8 <HAL_GetTick>
 80024e2:	0002      	movs	r2, r0
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	1ad3      	subs	r3, r2, r3
 80024e8:	4a8a      	ldr	r2, [pc, #552]	; (8002714 <HAL_RCC_ClockConfig+0x274>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d901      	bls.n	80024f2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80024ee:	2303      	movs	r3, #3
 80024f0:	e109      	b.n	8002706 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024f2:	4b87      	ldr	r3, [pc, #540]	; (8002710 <HAL_RCC_ClockConfig+0x270>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	2201      	movs	r2, #1
 80024f8:	4013      	ands	r3, r2
 80024fa:	683a      	ldr	r2, [r7, #0]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d1ee      	bne.n	80024de <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	2202      	movs	r2, #2
 8002506:	4013      	ands	r3, r2
 8002508:	d009      	beq.n	800251e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800250a:	4b83      	ldr	r3, [pc, #524]	; (8002718 <HAL_RCC_ClockConfig+0x278>)
 800250c:	68db      	ldr	r3, [r3, #12]
 800250e:	22f0      	movs	r2, #240	; 0xf0
 8002510:	4393      	bics	r3, r2
 8002512:	0019      	movs	r1, r3
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	689a      	ldr	r2, [r3, #8]
 8002518:	4b7f      	ldr	r3, [pc, #508]	; (8002718 <HAL_RCC_ClockConfig+0x278>)
 800251a:	430a      	orrs	r2, r1
 800251c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	2201      	movs	r2, #1
 8002524:	4013      	ands	r3, r2
 8002526:	d100      	bne.n	800252a <HAL_RCC_ClockConfig+0x8a>
 8002528:	e089      	b.n	800263e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	2b02      	cmp	r3, #2
 8002530:	d107      	bne.n	8002542 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002532:	4b79      	ldr	r3, [pc, #484]	; (8002718 <HAL_RCC_ClockConfig+0x278>)
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	2380      	movs	r3, #128	; 0x80
 8002538:	029b      	lsls	r3, r3, #10
 800253a:	4013      	ands	r3, r2
 800253c:	d120      	bne.n	8002580 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e0e1      	b.n	8002706 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	2b03      	cmp	r3, #3
 8002548:	d107      	bne.n	800255a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800254a:	4b73      	ldr	r3, [pc, #460]	; (8002718 <HAL_RCC_ClockConfig+0x278>)
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	2380      	movs	r3, #128	; 0x80
 8002550:	049b      	lsls	r3, r3, #18
 8002552:	4013      	ands	r3, r2
 8002554:	d114      	bne.n	8002580 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	e0d5      	b.n	8002706 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	2b01      	cmp	r3, #1
 8002560:	d106      	bne.n	8002570 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002562:	4b6d      	ldr	r3, [pc, #436]	; (8002718 <HAL_RCC_ClockConfig+0x278>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	2204      	movs	r2, #4
 8002568:	4013      	ands	r3, r2
 800256a:	d109      	bne.n	8002580 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e0ca      	b.n	8002706 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002570:	4b69      	ldr	r3, [pc, #420]	; (8002718 <HAL_RCC_ClockConfig+0x278>)
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	2380      	movs	r3, #128	; 0x80
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	4013      	ands	r3, r2
 800257a:	d101      	bne.n	8002580 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	e0c2      	b.n	8002706 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002580:	4b65      	ldr	r3, [pc, #404]	; (8002718 <HAL_RCC_ClockConfig+0x278>)
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	2203      	movs	r2, #3
 8002586:	4393      	bics	r3, r2
 8002588:	0019      	movs	r1, r3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	685a      	ldr	r2, [r3, #4]
 800258e:	4b62      	ldr	r3, [pc, #392]	; (8002718 <HAL_RCC_ClockConfig+0x278>)
 8002590:	430a      	orrs	r2, r1
 8002592:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002594:	f7ff f928 	bl	80017e8 <HAL_GetTick>
 8002598:	0003      	movs	r3, r0
 800259a:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	2b02      	cmp	r3, #2
 80025a2:	d111      	bne.n	80025c8 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80025a4:	e009      	b.n	80025ba <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025a6:	f7ff f91f 	bl	80017e8 <HAL_GetTick>
 80025aa:	0002      	movs	r2, r0
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	1ad3      	subs	r3, r2, r3
 80025b0:	4a58      	ldr	r2, [pc, #352]	; (8002714 <HAL_RCC_ClockConfig+0x274>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d901      	bls.n	80025ba <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e0a5      	b.n	8002706 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80025ba:	4b57      	ldr	r3, [pc, #348]	; (8002718 <HAL_RCC_ClockConfig+0x278>)
 80025bc:	68db      	ldr	r3, [r3, #12]
 80025be:	220c      	movs	r2, #12
 80025c0:	4013      	ands	r3, r2
 80025c2:	2b08      	cmp	r3, #8
 80025c4:	d1ef      	bne.n	80025a6 <HAL_RCC_ClockConfig+0x106>
 80025c6:	e03a      	b.n	800263e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	2b03      	cmp	r3, #3
 80025ce:	d111      	bne.n	80025f4 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025d0:	e009      	b.n	80025e6 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025d2:	f7ff f909 	bl	80017e8 <HAL_GetTick>
 80025d6:	0002      	movs	r2, r0
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	1ad3      	subs	r3, r2, r3
 80025dc:	4a4d      	ldr	r2, [pc, #308]	; (8002714 <HAL_RCC_ClockConfig+0x274>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d901      	bls.n	80025e6 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	e08f      	b.n	8002706 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025e6:	4b4c      	ldr	r3, [pc, #304]	; (8002718 <HAL_RCC_ClockConfig+0x278>)
 80025e8:	68db      	ldr	r3, [r3, #12]
 80025ea:	220c      	movs	r2, #12
 80025ec:	4013      	ands	r3, r2
 80025ee:	2b0c      	cmp	r3, #12
 80025f0:	d1ef      	bne.n	80025d2 <HAL_RCC_ClockConfig+0x132>
 80025f2:	e024      	b.n	800263e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d11b      	bne.n	8002634 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80025fc:	e009      	b.n	8002612 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025fe:	f7ff f8f3 	bl	80017e8 <HAL_GetTick>
 8002602:	0002      	movs	r2, r0
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	1ad3      	subs	r3, r2, r3
 8002608:	4a42      	ldr	r2, [pc, #264]	; (8002714 <HAL_RCC_ClockConfig+0x274>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d901      	bls.n	8002612 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800260e:	2303      	movs	r3, #3
 8002610:	e079      	b.n	8002706 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002612:	4b41      	ldr	r3, [pc, #260]	; (8002718 <HAL_RCC_ClockConfig+0x278>)
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	220c      	movs	r2, #12
 8002618:	4013      	ands	r3, r2
 800261a:	2b04      	cmp	r3, #4
 800261c:	d1ef      	bne.n	80025fe <HAL_RCC_ClockConfig+0x15e>
 800261e:	e00e      	b.n	800263e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002620:	f7ff f8e2 	bl	80017e8 <HAL_GetTick>
 8002624:	0002      	movs	r2, r0
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	4a3a      	ldr	r2, [pc, #232]	; (8002714 <HAL_RCC_ClockConfig+0x274>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d901      	bls.n	8002634 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002630:	2303      	movs	r3, #3
 8002632:	e068      	b.n	8002706 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002634:	4b38      	ldr	r3, [pc, #224]	; (8002718 <HAL_RCC_ClockConfig+0x278>)
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	220c      	movs	r2, #12
 800263a:	4013      	ands	r3, r2
 800263c:	d1f0      	bne.n	8002620 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800263e:	4b34      	ldr	r3, [pc, #208]	; (8002710 <HAL_RCC_ClockConfig+0x270>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	2201      	movs	r2, #1
 8002644:	4013      	ands	r3, r2
 8002646:	683a      	ldr	r2, [r7, #0]
 8002648:	429a      	cmp	r2, r3
 800264a:	d21e      	bcs.n	800268a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800264c:	4b30      	ldr	r3, [pc, #192]	; (8002710 <HAL_RCC_ClockConfig+0x270>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	2201      	movs	r2, #1
 8002652:	4393      	bics	r3, r2
 8002654:	0019      	movs	r1, r3
 8002656:	4b2e      	ldr	r3, [pc, #184]	; (8002710 <HAL_RCC_ClockConfig+0x270>)
 8002658:	683a      	ldr	r2, [r7, #0]
 800265a:	430a      	orrs	r2, r1
 800265c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800265e:	f7ff f8c3 	bl	80017e8 <HAL_GetTick>
 8002662:	0003      	movs	r3, r0
 8002664:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002666:	e009      	b.n	800267c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002668:	f7ff f8be 	bl	80017e8 <HAL_GetTick>
 800266c:	0002      	movs	r2, r0
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	4a28      	ldr	r2, [pc, #160]	; (8002714 <HAL_RCC_ClockConfig+0x274>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d901      	bls.n	800267c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002678:	2303      	movs	r3, #3
 800267a:	e044      	b.n	8002706 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800267c:	4b24      	ldr	r3, [pc, #144]	; (8002710 <HAL_RCC_ClockConfig+0x270>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	2201      	movs	r2, #1
 8002682:	4013      	ands	r3, r2
 8002684:	683a      	ldr	r2, [r7, #0]
 8002686:	429a      	cmp	r2, r3
 8002688:	d1ee      	bne.n	8002668 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	2204      	movs	r2, #4
 8002690:	4013      	ands	r3, r2
 8002692:	d009      	beq.n	80026a8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002694:	4b20      	ldr	r3, [pc, #128]	; (8002718 <HAL_RCC_ClockConfig+0x278>)
 8002696:	68db      	ldr	r3, [r3, #12]
 8002698:	4a20      	ldr	r2, [pc, #128]	; (800271c <HAL_RCC_ClockConfig+0x27c>)
 800269a:	4013      	ands	r3, r2
 800269c:	0019      	movs	r1, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	68da      	ldr	r2, [r3, #12]
 80026a2:	4b1d      	ldr	r3, [pc, #116]	; (8002718 <HAL_RCC_ClockConfig+0x278>)
 80026a4:	430a      	orrs	r2, r1
 80026a6:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	2208      	movs	r2, #8
 80026ae:	4013      	ands	r3, r2
 80026b0:	d00a      	beq.n	80026c8 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80026b2:	4b19      	ldr	r3, [pc, #100]	; (8002718 <HAL_RCC_ClockConfig+0x278>)
 80026b4:	68db      	ldr	r3, [r3, #12]
 80026b6:	4a1a      	ldr	r2, [pc, #104]	; (8002720 <HAL_RCC_ClockConfig+0x280>)
 80026b8:	4013      	ands	r3, r2
 80026ba:	0019      	movs	r1, r3
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	691b      	ldr	r3, [r3, #16]
 80026c0:	00da      	lsls	r2, r3, #3
 80026c2:	4b15      	ldr	r3, [pc, #84]	; (8002718 <HAL_RCC_ClockConfig+0x278>)
 80026c4:	430a      	orrs	r2, r1
 80026c6:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80026c8:	f000 f832 	bl	8002730 <HAL_RCC_GetSysClockFreq>
 80026cc:	0001      	movs	r1, r0
 80026ce:	4b12      	ldr	r3, [pc, #72]	; (8002718 <HAL_RCC_ClockConfig+0x278>)
 80026d0:	68db      	ldr	r3, [r3, #12]
 80026d2:	091b      	lsrs	r3, r3, #4
 80026d4:	220f      	movs	r2, #15
 80026d6:	4013      	ands	r3, r2
 80026d8:	4a12      	ldr	r2, [pc, #72]	; (8002724 <HAL_RCC_ClockConfig+0x284>)
 80026da:	5cd3      	ldrb	r3, [r2, r3]
 80026dc:	000a      	movs	r2, r1
 80026de:	40da      	lsrs	r2, r3
 80026e0:	4b11      	ldr	r3, [pc, #68]	; (8002728 <HAL_RCC_ClockConfig+0x288>)
 80026e2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80026e4:	4b11      	ldr	r3, [pc, #68]	; (800272c <HAL_RCC_ClockConfig+0x28c>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	250b      	movs	r5, #11
 80026ea:	197c      	adds	r4, r7, r5
 80026ec:	0018      	movs	r0, r3
 80026ee:	f7ff f835 	bl	800175c <HAL_InitTick>
 80026f2:	0003      	movs	r3, r0
 80026f4:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80026f6:	197b      	adds	r3, r7, r5
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d002      	beq.n	8002704 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80026fe:	197b      	adds	r3, r7, r5
 8002700:	781b      	ldrb	r3, [r3, #0]
 8002702:	e000      	b.n	8002706 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002704:	2300      	movs	r3, #0
}
 8002706:	0018      	movs	r0, r3
 8002708:	46bd      	mov	sp, r7
 800270a:	b004      	add	sp, #16
 800270c:	bdb0      	pop	{r4, r5, r7, pc}
 800270e:	46c0      	nop			; (mov r8, r8)
 8002710:	40022000 	.word	0x40022000
 8002714:	00001388 	.word	0x00001388
 8002718:	40021000 	.word	0x40021000
 800271c:	fffff8ff 	.word	0xfffff8ff
 8002720:	ffffc7ff 	.word	0xffffc7ff
 8002724:	080047b0 	.word	0x080047b0
 8002728:	20000000 	.word	0x20000000
 800272c:	20000004 	.word	0x20000004

08002730 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002730:	b5b0      	push	{r4, r5, r7, lr}
 8002732:	b08e      	sub	sp, #56	; 0x38
 8002734:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002736:	4b4c      	ldr	r3, [pc, #304]	; (8002868 <HAL_RCC_GetSysClockFreq+0x138>)
 8002738:	68db      	ldr	r3, [r3, #12]
 800273a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800273c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800273e:	230c      	movs	r3, #12
 8002740:	4013      	ands	r3, r2
 8002742:	2b0c      	cmp	r3, #12
 8002744:	d014      	beq.n	8002770 <HAL_RCC_GetSysClockFreq+0x40>
 8002746:	d900      	bls.n	800274a <HAL_RCC_GetSysClockFreq+0x1a>
 8002748:	e07b      	b.n	8002842 <HAL_RCC_GetSysClockFreq+0x112>
 800274a:	2b04      	cmp	r3, #4
 800274c:	d002      	beq.n	8002754 <HAL_RCC_GetSysClockFreq+0x24>
 800274e:	2b08      	cmp	r3, #8
 8002750:	d00b      	beq.n	800276a <HAL_RCC_GetSysClockFreq+0x3a>
 8002752:	e076      	b.n	8002842 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002754:	4b44      	ldr	r3, [pc, #272]	; (8002868 <HAL_RCC_GetSysClockFreq+0x138>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	2210      	movs	r2, #16
 800275a:	4013      	ands	r3, r2
 800275c:	d002      	beq.n	8002764 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800275e:	4b43      	ldr	r3, [pc, #268]	; (800286c <HAL_RCC_GetSysClockFreq+0x13c>)
 8002760:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002762:	e07c      	b.n	800285e <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8002764:	4b42      	ldr	r3, [pc, #264]	; (8002870 <HAL_RCC_GetSysClockFreq+0x140>)
 8002766:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002768:	e079      	b.n	800285e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800276a:	4b42      	ldr	r3, [pc, #264]	; (8002874 <HAL_RCC_GetSysClockFreq+0x144>)
 800276c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800276e:	e076      	b.n	800285e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002772:	0c9a      	lsrs	r2, r3, #18
 8002774:	230f      	movs	r3, #15
 8002776:	401a      	ands	r2, r3
 8002778:	4b3f      	ldr	r3, [pc, #252]	; (8002878 <HAL_RCC_GetSysClockFreq+0x148>)
 800277a:	5c9b      	ldrb	r3, [r3, r2]
 800277c:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800277e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002780:	0d9a      	lsrs	r2, r3, #22
 8002782:	2303      	movs	r3, #3
 8002784:	4013      	ands	r3, r2
 8002786:	3301      	adds	r3, #1
 8002788:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800278a:	4b37      	ldr	r3, [pc, #220]	; (8002868 <HAL_RCC_GetSysClockFreq+0x138>)
 800278c:	68da      	ldr	r2, [r3, #12]
 800278e:	2380      	movs	r3, #128	; 0x80
 8002790:	025b      	lsls	r3, r3, #9
 8002792:	4013      	ands	r3, r2
 8002794:	d01a      	beq.n	80027cc <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002798:	61bb      	str	r3, [r7, #24]
 800279a:	2300      	movs	r3, #0
 800279c:	61fb      	str	r3, [r7, #28]
 800279e:	4a35      	ldr	r2, [pc, #212]	; (8002874 <HAL_RCC_GetSysClockFreq+0x144>)
 80027a0:	2300      	movs	r3, #0
 80027a2:	69b8      	ldr	r0, [r7, #24]
 80027a4:	69f9      	ldr	r1, [r7, #28]
 80027a6:	f7fd fd6d 	bl	8000284 <__aeabi_lmul>
 80027aa:	0002      	movs	r2, r0
 80027ac:	000b      	movs	r3, r1
 80027ae:	0010      	movs	r0, r2
 80027b0:	0019      	movs	r1, r3
 80027b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b4:	613b      	str	r3, [r7, #16]
 80027b6:	2300      	movs	r3, #0
 80027b8:	617b      	str	r3, [r7, #20]
 80027ba:	693a      	ldr	r2, [r7, #16]
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	f7fd fd41 	bl	8000244 <__aeabi_uldivmod>
 80027c2:	0002      	movs	r2, r0
 80027c4:	000b      	movs	r3, r1
 80027c6:	0013      	movs	r3, r2
 80027c8:	637b      	str	r3, [r7, #52]	; 0x34
 80027ca:	e037      	b.n	800283c <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80027cc:	4b26      	ldr	r3, [pc, #152]	; (8002868 <HAL_RCC_GetSysClockFreq+0x138>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	2210      	movs	r2, #16
 80027d2:	4013      	ands	r3, r2
 80027d4:	d01a      	beq.n	800280c <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80027d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027d8:	60bb      	str	r3, [r7, #8]
 80027da:	2300      	movs	r3, #0
 80027dc:	60fb      	str	r3, [r7, #12]
 80027de:	4a23      	ldr	r2, [pc, #140]	; (800286c <HAL_RCC_GetSysClockFreq+0x13c>)
 80027e0:	2300      	movs	r3, #0
 80027e2:	68b8      	ldr	r0, [r7, #8]
 80027e4:	68f9      	ldr	r1, [r7, #12]
 80027e6:	f7fd fd4d 	bl	8000284 <__aeabi_lmul>
 80027ea:	0002      	movs	r2, r0
 80027ec:	000b      	movs	r3, r1
 80027ee:	0010      	movs	r0, r2
 80027f0:	0019      	movs	r1, r3
 80027f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f4:	603b      	str	r3, [r7, #0]
 80027f6:	2300      	movs	r3, #0
 80027f8:	607b      	str	r3, [r7, #4]
 80027fa:	683a      	ldr	r2, [r7, #0]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	f7fd fd21 	bl	8000244 <__aeabi_uldivmod>
 8002802:	0002      	movs	r2, r0
 8002804:	000b      	movs	r3, r1
 8002806:	0013      	movs	r3, r2
 8002808:	637b      	str	r3, [r7, #52]	; 0x34
 800280a:	e017      	b.n	800283c <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800280c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800280e:	0018      	movs	r0, r3
 8002810:	2300      	movs	r3, #0
 8002812:	0019      	movs	r1, r3
 8002814:	4a16      	ldr	r2, [pc, #88]	; (8002870 <HAL_RCC_GetSysClockFreq+0x140>)
 8002816:	2300      	movs	r3, #0
 8002818:	f7fd fd34 	bl	8000284 <__aeabi_lmul>
 800281c:	0002      	movs	r2, r0
 800281e:	000b      	movs	r3, r1
 8002820:	0010      	movs	r0, r2
 8002822:	0019      	movs	r1, r3
 8002824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002826:	001c      	movs	r4, r3
 8002828:	2300      	movs	r3, #0
 800282a:	001d      	movs	r5, r3
 800282c:	0022      	movs	r2, r4
 800282e:	002b      	movs	r3, r5
 8002830:	f7fd fd08 	bl	8000244 <__aeabi_uldivmod>
 8002834:	0002      	movs	r2, r0
 8002836:	000b      	movs	r3, r1
 8002838:	0013      	movs	r3, r2
 800283a:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 800283c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800283e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002840:	e00d      	b.n	800285e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002842:	4b09      	ldr	r3, [pc, #36]	; (8002868 <HAL_RCC_GetSysClockFreq+0x138>)
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	0b5b      	lsrs	r3, r3, #13
 8002848:	2207      	movs	r2, #7
 800284a:	4013      	ands	r3, r2
 800284c:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800284e:	6a3b      	ldr	r3, [r7, #32]
 8002850:	3301      	adds	r3, #1
 8002852:	2280      	movs	r2, #128	; 0x80
 8002854:	0212      	lsls	r2, r2, #8
 8002856:	409a      	lsls	r2, r3
 8002858:	0013      	movs	r3, r2
 800285a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800285c:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800285e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002860:	0018      	movs	r0, r3
 8002862:	46bd      	mov	sp, r7
 8002864:	b00e      	add	sp, #56	; 0x38
 8002866:	bdb0      	pop	{r4, r5, r7, pc}
 8002868:	40021000 	.word	0x40021000
 800286c:	003d0900 	.word	0x003d0900
 8002870:	00f42400 	.word	0x00f42400
 8002874:	007a1200 	.word	0x007a1200
 8002878:	080047c8 	.word	0x080047c8

0800287c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002880:	4b02      	ldr	r3, [pc, #8]	; (800288c <HAL_RCC_GetHCLKFreq+0x10>)
 8002882:	681b      	ldr	r3, [r3, #0]
}
 8002884:	0018      	movs	r0, r3
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
 800288a:	46c0      	nop			; (mov r8, r8)
 800288c:	20000000 	.word	0x20000000

08002890 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002894:	f7ff fff2 	bl	800287c <HAL_RCC_GetHCLKFreq>
 8002898:	0001      	movs	r1, r0
 800289a:	4b06      	ldr	r3, [pc, #24]	; (80028b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800289c:	68db      	ldr	r3, [r3, #12]
 800289e:	0a1b      	lsrs	r3, r3, #8
 80028a0:	2207      	movs	r2, #7
 80028a2:	4013      	ands	r3, r2
 80028a4:	4a04      	ldr	r2, [pc, #16]	; (80028b8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80028a6:	5cd3      	ldrb	r3, [r2, r3]
 80028a8:	40d9      	lsrs	r1, r3
 80028aa:	000b      	movs	r3, r1
}
 80028ac:	0018      	movs	r0, r3
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	46c0      	nop			; (mov r8, r8)
 80028b4:	40021000 	.word	0x40021000
 80028b8:	080047c0 	.word	0x080047c0

080028bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80028c0:	f7ff ffdc 	bl	800287c <HAL_RCC_GetHCLKFreq>
 80028c4:	0001      	movs	r1, r0
 80028c6:	4b06      	ldr	r3, [pc, #24]	; (80028e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80028c8:	68db      	ldr	r3, [r3, #12]
 80028ca:	0adb      	lsrs	r3, r3, #11
 80028cc:	2207      	movs	r2, #7
 80028ce:	4013      	ands	r3, r2
 80028d0:	4a04      	ldr	r2, [pc, #16]	; (80028e4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80028d2:	5cd3      	ldrb	r3, [r2, r3]
 80028d4:	40d9      	lsrs	r1, r3
 80028d6:	000b      	movs	r3, r1
}
 80028d8:	0018      	movs	r0, r3
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	46c0      	nop			; (mov r8, r8)
 80028e0:	40021000 	.word	0x40021000
 80028e4:	080047c0 	.word	0x080047c0

080028e8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b086      	sub	sp, #24
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80028f0:	2017      	movs	r0, #23
 80028f2:	183b      	adds	r3, r7, r0
 80028f4:	2200      	movs	r2, #0
 80028f6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2220      	movs	r2, #32
 80028fe:	4013      	ands	r3, r2
 8002900:	d100      	bne.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8002902:	e0c2      	b.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002904:	4b81      	ldr	r3, [pc, #516]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002906:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002908:	2380      	movs	r3, #128	; 0x80
 800290a:	055b      	lsls	r3, r3, #21
 800290c:	4013      	ands	r3, r2
 800290e:	d109      	bne.n	8002924 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002910:	4b7e      	ldr	r3, [pc, #504]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002912:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002914:	4b7d      	ldr	r3, [pc, #500]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002916:	2180      	movs	r1, #128	; 0x80
 8002918:	0549      	lsls	r1, r1, #21
 800291a:	430a      	orrs	r2, r1
 800291c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800291e:	183b      	adds	r3, r7, r0
 8002920:	2201      	movs	r2, #1
 8002922:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002924:	4b7a      	ldr	r3, [pc, #488]	; (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	2380      	movs	r3, #128	; 0x80
 800292a:	005b      	lsls	r3, r3, #1
 800292c:	4013      	ands	r3, r2
 800292e:	d11a      	bne.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002930:	4b77      	ldr	r3, [pc, #476]	; (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	4b76      	ldr	r3, [pc, #472]	; (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002936:	2180      	movs	r1, #128	; 0x80
 8002938:	0049      	lsls	r1, r1, #1
 800293a:	430a      	orrs	r2, r1
 800293c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800293e:	f7fe ff53 	bl	80017e8 <HAL_GetTick>
 8002942:	0003      	movs	r3, r0
 8002944:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002946:	e008      	b.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002948:	f7fe ff4e 	bl	80017e8 <HAL_GetTick>
 800294c:	0002      	movs	r2, r0
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	2b64      	cmp	r3, #100	; 0x64
 8002954:	d901      	bls.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8002956:	2303      	movs	r3, #3
 8002958:	e0d4      	b.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x21c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800295a:	4b6d      	ldr	r3, [pc, #436]	; (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	2380      	movs	r3, #128	; 0x80
 8002960:	005b      	lsls	r3, r3, #1
 8002962:	4013      	ands	r3, r2
 8002964:	d0f0      	beq.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002966:	4b69      	ldr	r3, [pc, #420]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	23c0      	movs	r3, #192	; 0xc0
 800296c:	039b      	lsls	r3, r3, #14
 800296e:	4013      	ands	r3, r2
 8002970:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	685a      	ldr	r2, [r3, #4]
 8002976:	23c0      	movs	r3, #192	; 0xc0
 8002978:	039b      	lsls	r3, r3, #14
 800297a:	4013      	ands	r3, r2
 800297c:	68fa      	ldr	r2, [r7, #12]
 800297e:	429a      	cmp	r2, r3
 8002980:	d013      	beq.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	685a      	ldr	r2, [r3, #4]
 8002986:	23c0      	movs	r3, #192	; 0xc0
 8002988:	029b      	lsls	r3, r3, #10
 800298a:	401a      	ands	r2, r3
 800298c:	23c0      	movs	r3, #192	; 0xc0
 800298e:	029b      	lsls	r3, r3, #10
 8002990:	429a      	cmp	r2, r3
 8002992:	d10a      	bne.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002994:	4b5d      	ldr	r3, [pc, #372]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	2380      	movs	r3, #128	; 0x80
 800299a:	029b      	lsls	r3, r3, #10
 800299c:	401a      	ands	r2, r3
 800299e:	2380      	movs	r3, #128	; 0x80
 80029a0:	029b      	lsls	r3, r3, #10
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d101      	bne.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e0ac      	b.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x21c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80029aa:	4b58      	ldr	r3, [pc, #352]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80029ac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80029ae:	23c0      	movs	r3, #192	; 0xc0
 80029b0:	029b      	lsls	r3, r3, #10
 80029b2:	4013      	ands	r3, r2
 80029b4:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d03b      	beq.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	685a      	ldr	r2, [r3, #4]
 80029c0:	23c0      	movs	r3, #192	; 0xc0
 80029c2:	029b      	lsls	r3, r3, #10
 80029c4:	4013      	ands	r3, r2
 80029c6:	68fa      	ldr	r2, [r7, #12]
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d033      	beq.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	2220      	movs	r2, #32
 80029d2:	4013      	ands	r3, r2
 80029d4:	d02e      	beq.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80029d6:	4b4d      	ldr	r3, [pc, #308]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80029d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029da:	4a4e      	ldr	r2, [pc, #312]	; (8002b14 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80029dc:	4013      	ands	r3, r2
 80029de:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80029e0:	4b4a      	ldr	r3, [pc, #296]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80029e2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80029e4:	4b49      	ldr	r3, [pc, #292]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80029e6:	2180      	movs	r1, #128	; 0x80
 80029e8:	0309      	lsls	r1, r1, #12
 80029ea:	430a      	orrs	r2, r1
 80029ec:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80029ee:	4b47      	ldr	r3, [pc, #284]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80029f0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80029f2:	4b46      	ldr	r3, [pc, #280]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80029f4:	4948      	ldr	r1, [pc, #288]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80029f6:	400a      	ands	r2, r1
 80029f8:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80029fa:	4b44      	ldr	r3, [pc, #272]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80029fc:	68fa      	ldr	r2, [r7, #12]
 80029fe:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002a00:	68fa      	ldr	r2, [r7, #12]
 8002a02:	2380      	movs	r3, #128	; 0x80
 8002a04:	005b      	lsls	r3, r3, #1
 8002a06:	4013      	ands	r3, r2
 8002a08:	d014      	beq.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a0a:	f7fe feed 	bl	80017e8 <HAL_GetTick>
 8002a0e:	0003      	movs	r3, r0
 8002a10:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a12:	e009      	b.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a14:	f7fe fee8 	bl	80017e8 <HAL_GetTick>
 8002a18:	0002      	movs	r2, r0
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	4a3f      	ldr	r2, [pc, #252]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d901      	bls.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8002a24:	2303      	movs	r3, #3
 8002a26:	e06d      	b.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x21c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a28:	4b38      	ldr	r3, [pc, #224]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002a2a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002a2c:	2380      	movs	r3, #128	; 0x80
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	4013      	ands	r3, r2
 8002a32:	d0ef      	beq.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	685a      	ldr	r2, [r3, #4]
 8002a38:	23c0      	movs	r3, #192	; 0xc0
 8002a3a:	029b      	lsls	r3, r3, #10
 8002a3c:	401a      	ands	r2, r3
 8002a3e:	23c0      	movs	r3, #192	; 0xc0
 8002a40:	029b      	lsls	r3, r3, #10
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d10c      	bne.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8002a46:	4b31      	ldr	r3, [pc, #196]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a35      	ldr	r2, [pc, #212]	; (8002b20 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	0019      	movs	r1, r3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	685a      	ldr	r2, [r3, #4]
 8002a54:	23c0      	movs	r3, #192	; 0xc0
 8002a56:	039b      	lsls	r3, r3, #14
 8002a58:	401a      	ands	r2, r3
 8002a5a:	4b2c      	ldr	r3, [pc, #176]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	601a      	str	r2, [r3, #0]
 8002a60:	4b2a      	ldr	r3, [pc, #168]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002a62:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	685a      	ldr	r2, [r3, #4]
 8002a68:	23c0      	movs	r3, #192	; 0xc0
 8002a6a:	029b      	lsls	r3, r3, #10
 8002a6c:	401a      	ands	r2, r3
 8002a6e:	4b27      	ldr	r3, [pc, #156]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002a70:	430a      	orrs	r2, r1
 8002a72:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a74:	2317      	movs	r3, #23
 8002a76:	18fb      	adds	r3, r7, r3
 8002a78:	781b      	ldrb	r3, [r3, #0]
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d105      	bne.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a7e:	4b23      	ldr	r3, [pc, #140]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002a80:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a82:	4b22      	ldr	r3, [pc, #136]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002a84:	4927      	ldr	r1, [pc, #156]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002a86:	400a      	ands	r2, r1
 8002a88:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	2202      	movs	r2, #2
 8002a90:	4013      	ands	r3, r2
 8002a92:	d009      	beq.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002a94:	4b1d      	ldr	r3, [pc, #116]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002a96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a98:	220c      	movs	r2, #12
 8002a9a:	4393      	bics	r3, r2
 8002a9c:	0019      	movs	r1, r3
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	689a      	ldr	r2, [r3, #8]
 8002aa2:	4b1a      	ldr	r3, [pc, #104]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002aa4:	430a      	orrs	r2, r1
 8002aa6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2204      	movs	r2, #4
 8002aae:	4013      	ands	r3, r2
 8002ab0:	d009      	beq.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002ab2:	4b16      	ldr	r3, [pc, #88]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ab6:	4a1c      	ldr	r2, [pc, #112]	; (8002b28 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002ab8:	4013      	ands	r3, r2
 8002aba:	0019      	movs	r1, r3
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	68da      	ldr	r2, [r3, #12]
 8002ac0:	4b12      	ldr	r3, [pc, #72]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002ac2:	430a      	orrs	r2, r1
 8002ac4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	2208      	movs	r2, #8
 8002acc:	4013      	ands	r3, r2
 8002ace:	d009      	beq.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002ad0:	4b0e      	ldr	r3, [pc, #56]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002ad2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ad4:	4a15      	ldr	r2, [pc, #84]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	0019      	movs	r1, r3
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	691a      	ldr	r2, [r3, #16]
 8002ade:	4b0b      	ldr	r3, [pc, #44]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002ae0:	430a      	orrs	r2, r1
 8002ae2:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	2280      	movs	r2, #128	; 0x80
 8002aea:	4013      	ands	r3, r2
 8002aec:	d009      	beq.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002aee:	4b07      	ldr	r3, [pc, #28]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002af0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002af2:	4a0f      	ldr	r2, [pc, #60]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002af4:	4013      	ands	r3, r2
 8002af6:	0019      	movs	r1, r3
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	695a      	ldr	r2, [r3, #20]
 8002afc:	4b03      	ldr	r3, [pc, #12]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002afe:	430a      	orrs	r2, r1
 8002b00:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002b02:	2300      	movs	r3, #0
}
 8002b04:	0018      	movs	r0, r3
 8002b06:	46bd      	mov	sp, r7
 8002b08:	b006      	add	sp, #24
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	40021000 	.word	0x40021000
 8002b10:	40007000 	.word	0x40007000
 8002b14:	fffcffff 	.word	0xfffcffff
 8002b18:	fff7ffff 	.word	0xfff7ffff
 8002b1c:	00001388 	.word	0x00001388
 8002b20:	ffcfffff 	.word	0xffcfffff
 8002b24:	efffffff 	.word	0xefffffff
 8002b28:	fffff3ff 	.word	0xfffff3ff
 8002b2c:	ffffcfff 	.word	0xffffcfff
 8002b30:	fff3ffff 	.word	0xfff3ffff

08002b34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b082      	sub	sp, #8
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d101      	bne.n	8002b46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e032      	b.n	8002bac <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2239      	movs	r2, #57	; 0x39
 8002b4a:	5c9b      	ldrb	r3, [r3, r2]
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d107      	bne.n	8002b62 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2238      	movs	r2, #56	; 0x38
 8002b56:	2100      	movs	r1, #0
 8002b58:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	0018      	movs	r0, r3
 8002b5e:	f7fe fc41 	bl	80013e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2239      	movs	r2, #57	; 0x39
 8002b66:	2102      	movs	r1, #2
 8002b68:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	3304      	adds	r3, #4
 8002b72:	0019      	movs	r1, r3
 8002b74:	0010      	movs	r0, r2
 8002b76:	f000 fa7f 	bl	8003078 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	223e      	movs	r2, #62	; 0x3e
 8002b7e:	2101      	movs	r1, #1
 8002b80:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	223a      	movs	r2, #58	; 0x3a
 8002b86:	2101      	movs	r1, #1
 8002b88:	5499      	strb	r1, [r3, r2]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	223b      	movs	r2, #59	; 0x3b
 8002b8e:	2101      	movs	r1, #1
 8002b90:	5499      	strb	r1, [r3, r2]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	223c      	movs	r2, #60	; 0x3c
 8002b96:	2101      	movs	r1, #1
 8002b98:	5499      	strb	r1, [r3, r2]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	223d      	movs	r2, #61	; 0x3d
 8002b9e:	2101      	movs	r1, #1
 8002ba0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2239      	movs	r2, #57	; 0x39
 8002ba6:	2101      	movs	r1, #1
 8002ba8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002baa:	2300      	movs	r3, #0
}
 8002bac:	0018      	movs	r0, r3
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	b002      	add	sp, #8
 8002bb2:	bd80      	pop	{r7, pc}

08002bb4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2239      	movs	r2, #57	; 0x39
 8002bc0:	5c9b      	ldrb	r3, [r3, r2]
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d001      	beq.n	8002bcc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e02e      	b.n	8002c2a <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2239      	movs	r2, #57	; 0x39
 8002bd0:	2102      	movs	r1, #2
 8002bd2:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	2380      	movs	r3, #128	; 0x80
 8002bda:	05db      	lsls	r3, r3, #23
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	d009      	beq.n	8002bf4 <HAL_TIM_Base_Start+0x40>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a13      	ldr	r2, [pc, #76]	; (8002c34 <HAL_TIM_Base_Start+0x80>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d004      	beq.n	8002bf4 <HAL_TIM_Base_Start+0x40>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a12      	ldr	r2, [pc, #72]	; (8002c38 <HAL_TIM_Base_Start+0x84>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d111      	bne.n	8002c18 <HAL_TIM_Base_Start+0x64>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	2207      	movs	r2, #7
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2b06      	cmp	r3, #6
 8002c04:	d010      	beq.n	8002c28 <HAL_TIM_Base_Start+0x74>
    {
      __HAL_TIM_ENABLE(htim);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	2101      	movs	r1, #1
 8002c12:	430a      	orrs	r2, r1
 8002c14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c16:	e007      	b.n	8002c28 <HAL_TIM_Base_Start+0x74>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	2101      	movs	r1, #1
 8002c24:	430a      	orrs	r2, r1
 8002c26:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c28:	2300      	movs	r3, #0
}
 8002c2a:	0018      	movs	r0, r3
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	b004      	add	sp, #16
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	46c0      	nop			; (mov r8, r8)
 8002c34:	40010800 	.word	0x40010800
 8002c38:	40011400 	.word	0x40011400

08002c3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b084      	sub	sp, #16
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2239      	movs	r2, #57	; 0x39
 8002c48:	5c9b      	ldrb	r3, [r3, r2]
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d001      	beq.n	8002c54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e036      	b.n	8002cc2 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2239      	movs	r2, #57	; 0x39
 8002c58:	2102      	movs	r1, #2
 8002c5a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	68da      	ldr	r2, [r3, #12]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	2101      	movs	r1, #1
 8002c68:	430a      	orrs	r2, r1
 8002c6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	2380      	movs	r3, #128	; 0x80
 8002c72:	05db      	lsls	r3, r3, #23
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d009      	beq.n	8002c8c <HAL_TIM_Base_Start_IT+0x50>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a13      	ldr	r2, [pc, #76]	; (8002ccc <HAL_TIM_Base_Start_IT+0x90>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d004      	beq.n	8002c8c <HAL_TIM_Base_Start_IT+0x50>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a12      	ldr	r2, [pc, #72]	; (8002cd0 <HAL_TIM_Base_Start_IT+0x94>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d111      	bne.n	8002cb0 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	2207      	movs	r2, #7
 8002c94:	4013      	ands	r3, r2
 8002c96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2b06      	cmp	r3, #6
 8002c9c:	d010      	beq.n	8002cc0 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	2101      	movs	r1, #1
 8002caa:	430a      	orrs	r2, r1
 8002cac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cae:	e007      	b.n	8002cc0 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	2101      	movs	r1, #1
 8002cbc:	430a      	orrs	r2, r1
 8002cbe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002cc0:	2300      	movs	r3, #0
}
 8002cc2:	0018      	movs	r0, r3
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	b004      	add	sp, #16
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	46c0      	nop			; (mov r8, r8)
 8002ccc:	40010800 	.word	0x40010800
 8002cd0:	40011400 	.word	0x40011400

08002cd4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	691b      	ldr	r3, [r3, #16]
 8002ce2:	2202      	movs	r2, #2
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d124      	bne.n	8002d34 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	2202      	movs	r2, #2
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	2b02      	cmp	r3, #2
 8002cf6:	d11d      	bne.n	8002d34 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	2203      	movs	r2, #3
 8002cfe:	4252      	negs	r2, r2
 8002d00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2201      	movs	r2, #1
 8002d06:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	699b      	ldr	r3, [r3, #24]
 8002d0e:	2203      	movs	r2, #3
 8002d10:	4013      	ands	r3, r2
 8002d12:	d004      	beq.n	8002d1e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	0018      	movs	r0, r3
 8002d18:	f000 f996 	bl	8003048 <HAL_TIM_IC_CaptureCallback>
 8002d1c:	e007      	b.n	8002d2e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	0018      	movs	r0, r3
 8002d22:	f000 f989 	bl	8003038 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	0018      	movs	r0, r3
 8002d2a:	f000 f995 	bl	8003058 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2200      	movs	r2, #0
 8002d32:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	691b      	ldr	r3, [r3, #16]
 8002d3a:	2204      	movs	r2, #4
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	2b04      	cmp	r3, #4
 8002d40:	d125      	bne.n	8002d8e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	2204      	movs	r2, #4
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	2b04      	cmp	r3, #4
 8002d4e:	d11e      	bne.n	8002d8e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2205      	movs	r2, #5
 8002d56:	4252      	negs	r2, r2
 8002d58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2202      	movs	r2, #2
 8002d5e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	699a      	ldr	r2, [r3, #24]
 8002d66:	23c0      	movs	r3, #192	; 0xc0
 8002d68:	009b      	lsls	r3, r3, #2
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	d004      	beq.n	8002d78 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	0018      	movs	r0, r3
 8002d72:	f000 f969 	bl	8003048 <HAL_TIM_IC_CaptureCallback>
 8002d76:	e007      	b.n	8002d88 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	0018      	movs	r0, r3
 8002d7c:	f000 f95c 	bl	8003038 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	0018      	movs	r0, r3
 8002d84:	f000 f968 	bl	8003058 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	691b      	ldr	r3, [r3, #16]
 8002d94:	2208      	movs	r2, #8
 8002d96:	4013      	ands	r3, r2
 8002d98:	2b08      	cmp	r3, #8
 8002d9a:	d124      	bne.n	8002de6 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	68db      	ldr	r3, [r3, #12]
 8002da2:	2208      	movs	r2, #8
 8002da4:	4013      	ands	r3, r2
 8002da6:	2b08      	cmp	r3, #8
 8002da8:	d11d      	bne.n	8002de6 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	2209      	movs	r2, #9
 8002db0:	4252      	negs	r2, r2
 8002db2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2204      	movs	r2, #4
 8002db8:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	69db      	ldr	r3, [r3, #28]
 8002dc0:	2203      	movs	r2, #3
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	d004      	beq.n	8002dd0 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	0018      	movs	r0, r3
 8002dca:	f000 f93d 	bl	8003048 <HAL_TIM_IC_CaptureCallback>
 8002dce:	e007      	b.n	8002de0 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	0018      	movs	r0, r3
 8002dd4:	f000 f930 	bl	8003038 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	0018      	movs	r0, r3
 8002ddc:	f000 f93c 	bl	8003058 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2200      	movs	r2, #0
 8002de4:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	691b      	ldr	r3, [r3, #16]
 8002dec:	2210      	movs	r2, #16
 8002dee:	4013      	ands	r3, r2
 8002df0:	2b10      	cmp	r3, #16
 8002df2:	d125      	bne.n	8002e40 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	68db      	ldr	r3, [r3, #12]
 8002dfa:	2210      	movs	r2, #16
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	2b10      	cmp	r3, #16
 8002e00:	d11e      	bne.n	8002e40 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	2211      	movs	r2, #17
 8002e08:	4252      	negs	r2, r2
 8002e0a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2208      	movs	r2, #8
 8002e10:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	69da      	ldr	r2, [r3, #28]
 8002e18:	23c0      	movs	r3, #192	; 0xc0
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	d004      	beq.n	8002e2a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	0018      	movs	r0, r3
 8002e24:	f000 f910 	bl	8003048 <HAL_TIM_IC_CaptureCallback>
 8002e28:	e007      	b.n	8002e3a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	0018      	movs	r0, r3
 8002e2e:	f000 f903 	bl	8003038 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	0018      	movs	r0, r3
 8002e36:	f000 f90f 	bl	8003058 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	691b      	ldr	r3, [r3, #16]
 8002e46:	2201      	movs	r2, #1
 8002e48:	4013      	ands	r3, r2
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	d10f      	bne.n	8002e6e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	2201      	movs	r2, #1
 8002e56:	4013      	ands	r3, r2
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d108      	bne.n	8002e6e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	2202      	movs	r2, #2
 8002e62:	4252      	negs	r2, r2
 8002e64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	0018      	movs	r0, r3
 8002e6a:	f7fe fa43 	bl	80012f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	691b      	ldr	r3, [r3, #16]
 8002e74:	2240      	movs	r2, #64	; 0x40
 8002e76:	4013      	ands	r3, r2
 8002e78:	2b40      	cmp	r3, #64	; 0x40
 8002e7a:	d10f      	bne.n	8002e9c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	68db      	ldr	r3, [r3, #12]
 8002e82:	2240      	movs	r2, #64	; 0x40
 8002e84:	4013      	ands	r3, r2
 8002e86:	2b40      	cmp	r3, #64	; 0x40
 8002e88:	d108      	bne.n	8002e9c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	2241      	movs	r2, #65	; 0x41
 8002e90:	4252      	negs	r2, r2
 8002e92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	0018      	movs	r0, r3
 8002e98:	f000 f8e6 	bl	8003068 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002e9c:	46c0      	nop			; (mov r8, r8)
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	b002      	add	sp, #8
 8002ea2:	bd80      	pop	{r7, pc}

08002ea4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b084      	sub	sp, #16
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2238      	movs	r2, #56	; 0x38
 8002eb2:	5c9b      	ldrb	r3, [r3, r2]
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d101      	bne.n	8002ebc <HAL_TIM_ConfigClockSource+0x18>
 8002eb8:	2302      	movs	r3, #2
 8002eba:	e0b7      	b.n	800302c <HAL_TIM_ConfigClockSource+0x188>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2238      	movs	r2, #56	; 0x38
 8002ec0:	2101      	movs	r1, #1
 8002ec2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2239      	movs	r2, #57	; 0x39
 8002ec8:	2102      	movs	r1, #2
 8002eca:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	2277      	movs	r2, #119	; 0x77
 8002ed8:	4393      	bics	r3, r2
 8002eda:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	4a55      	ldr	r2, [pc, #340]	; (8003034 <HAL_TIM_ConfigClockSource+0x190>)
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	68fa      	ldr	r2, [r7, #12]
 8002eea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	2280      	movs	r2, #128	; 0x80
 8002ef2:	0192      	lsls	r2, r2, #6
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d040      	beq.n	8002f7a <HAL_TIM_ConfigClockSource+0xd6>
 8002ef8:	2280      	movs	r2, #128	; 0x80
 8002efa:	0192      	lsls	r2, r2, #6
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d900      	bls.n	8002f02 <HAL_TIM_ConfigClockSource+0x5e>
 8002f00:	e088      	b.n	8003014 <HAL_TIM_ConfigClockSource+0x170>
 8002f02:	2280      	movs	r2, #128	; 0x80
 8002f04:	0152      	lsls	r2, r2, #5
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d100      	bne.n	8002f0c <HAL_TIM_ConfigClockSource+0x68>
 8002f0a:	e085      	b.n	8003018 <HAL_TIM_ConfigClockSource+0x174>
 8002f0c:	2280      	movs	r2, #128	; 0x80
 8002f0e:	0152      	lsls	r2, r2, #5
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d900      	bls.n	8002f16 <HAL_TIM_ConfigClockSource+0x72>
 8002f14:	e07e      	b.n	8003014 <HAL_TIM_ConfigClockSource+0x170>
 8002f16:	2b70      	cmp	r3, #112	; 0x70
 8002f18:	d018      	beq.n	8002f4c <HAL_TIM_ConfigClockSource+0xa8>
 8002f1a:	d900      	bls.n	8002f1e <HAL_TIM_ConfigClockSource+0x7a>
 8002f1c:	e07a      	b.n	8003014 <HAL_TIM_ConfigClockSource+0x170>
 8002f1e:	2b60      	cmp	r3, #96	; 0x60
 8002f20:	d04f      	beq.n	8002fc2 <HAL_TIM_ConfigClockSource+0x11e>
 8002f22:	d900      	bls.n	8002f26 <HAL_TIM_ConfigClockSource+0x82>
 8002f24:	e076      	b.n	8003014 <HAL_TIM_ConfigClockSource+0x170>
 8002f26:	2b50      	cmp	r3, #80	; 0x50
 8002f28:	d03b      	beq.n	8002fa2 <HAL_TIM_ConfigClockSource+0xfe>
 8002f2a:	d900      	bls.n	8002f2e <HAL_TIM_ConfigClockSource+0x8a>
 8002f2c:	e072      	b.n	8003014 <HAL_TIM_ConfigClockSource+0x170>
 8002f2e:	2b40      	cmp	r3, #64	; 0x40
 8002f30:	d057      	beq.n	8002fe2 <HAL_TIM_ConfigClockSource+0x13e>
 8002f32:	d900      	bls.n	8002f36 <HAL_TIM_ConfigClockSource+0x92>
 8002f34:	e06e      	b.n	8003014 <HAL_TIM_ConfigClockSource+0x170>
 8002f36:	2b30      	cmp	r3, #48	; 0x30
 8002f38:	d063      	beq.n	8003002 <HAL_TIM_ConfigClockSource+0x15e>
 8002f3a:	d86b      	bhi.n	8003014 <HAL_TIM_ConfigClockSource+0x170>
 8002f3c:	2b20      	cmp	r3, #32
 8002f3e:	d060      	beq.n	8003002 <HAL_TIM_ConfigClockSource+0x15e>
 8002f40:	d868      	bhi.n	8003014 <HAL_TIM_ConfigClockSource+0x170>
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d05d      	beq.n	8003002 <HAL_TIM_ConfigClockSource+0x15e>
 8002f46:	2b10      	cmp	r3, #16
 8002f48:	d05b      	beq.n	8003002 <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002f4a:	e063      	b.n	8003014 <HAL_TIM_ConfigClockSource+0x170>
      TIM_ETR_SetConfig(htim->Instance,
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6818      	ldr	r0, [r3, #0]
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	6899      	ldr	r1, [r3, #8]
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	685a      	ldr	r2, [r3, #4]
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	f000 f95a 	bl	8003214 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2277      	movs	r2, #119	; 0x77
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	68fa      	ldr	r2, [r7, #12]
 8002f76:	609a      	str	r2, [r3, #8]
      break;
 8002f78:	e04f      	b.n	800301a <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6818      	ldr	r0, [r3, #0]
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	6899      	ldr	r1, [r3, #8]
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	685a      	ldr	r2, [r3, #4]
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	68db      	ldr	r3, [r3, #12]
 8002f8a:	f000 f943 	bl	8003214 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	689a      	ldr	r2, [r3, #8]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	2180      	movs	r1, #128	; 0x80
 8002f9a:	01c9      	lsls	r1, r1, #7
 8002f9c:	430a      	orrs	r2, r1
 8002f9e:	609a      	str	r2, [r3, #8]
      break;
 8002fa0:	e03b      	b.n	800301a <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6818      	ldr	r0, [r3, #0]
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	6859      	ldr	r1, [r3, #4]
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	68db      	ldr	r3, [r3, #12]
 8002fae:	001a      	movs	r2, r3
 8002fb0:	f000 f8b6 	bl	8003120 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2150      	movs	r1, #80	; 0x50
 8002fba:	0018      	movs	r0, r3
 8002fbc:	f000 f910 	bl	80031e0 <TIM_ITRx_SetConfig>
      break;
 8002fc0:	e02b      	b.n	800301a <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6818      	ldr	r0, [r3, #0]
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	6859      	ldr	r1, [r3, #4]
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	68db      	ldr	r3, [r3, #12]
 8002fce:	001a      	movs	r2, r3
 8002fd0:	f000 f8d4 	bl	800317c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	2160      	movs	r1, #96	; 0x60
 8002fda:	0018      	movs	r0, r3
 8002fdc:	f000 f900 	bl	80031e0 <TIM_ITRx_SetConfig>
      break;
 8002fe0:	e01b      	b.n	800301a <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6818      	ldr	r0, [r3, #0]
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	6859      	ldr	r1, [r3, #4]
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	68db      	ldr	r3, [r3, #12]
 8002fee:	001a      	movs	r2, r3
 8002ff0:	f000 f896 	bl	8003120 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	2140      	movs	r1, #64	; 0x40
 8002ffa:	0018      	movs	r0, r3
 8002ffc:	f000 f8f0 	bl	80031e0 <TIM_ITRx_SetConfig>
      break;
 8003000:	e00b      	b.n	800301a <HAL_TIM_ConfigClockSource+0x176>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	0019      	movs	r1, r3
 800300c:	0010      	movs	r0, r2
 800300e:	f000 f8e7 	bl	80031e0 <TIM_ITRx_SetConfig>
        break;
 8003012:	e002      	b.n	800301a <HAL_TIM_ConfigClockSource+0x176>
      break;
 8003014:	46c0      	nop			; (mov r8, r8)
 8003016:	e000      	b.n	800301a <HAL_TIM_ConfigClockSource+0x176>
      break;
 8003018:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2239      	movs	r2, #57	; 0x39
 800301e:	2101      	movs	r1, #1
 8003020:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2238      	movs	r2, #56	; 0x38
 8003026:	2100      	movs	r1, #0
 8003028:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800302a:	2300      	movs	r3, #0
}
 800302c:	0018      	movs	r0, r3
 800302e:	46bd      	mov	sp, r7
 8003030:	b004      	add	sp, #16
 8003032:	bd80      	pop	{r7, pc}
 8003034:	ffff00ff 	.word	0xffff00ff

08003038 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003040:	46c0      	nop			; (mov r8, r8)
 8003042:	46bd      	mov	sp, r7
 8003044:	b002      	add	sp, #8
 8003046:	bd80      	pop	{r7, pc}

08003048 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003050:	46c0      	nop			; (mov r8, r8)
 8003052:	46bd      	mov	sp, r7
 8003054:	b002      	add	sp, #8
 8003056:	bd80      	pop	{r7, pc}

08003058 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b082      	sub	sp, #8
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003060:	46c0      	nop			; (mov r8, r8)
 8003062:	46bd      	mov	sp, r7
 8003064:	b002      	add	sp, #8
 8003066:	bd80      	pop	{r7, pc}

08003068 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003070:	46c0      	nop			; (mov r8, r8)
 8003072:	46bd      	mov	sp, r7
 8003074:	b002      	add	sp, #8
 8003076:	bd80      	pop	{r7, pc}

08003078 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
 8003080:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003088:	687a      	ldr	r2, [r7, #4]
 800308a:	2380      	movs	r3, #128	; 0x80
 800308c:	05db      	lsls	r3, r3, #23
 800308e:	429a      	cmp	r2, r3
 8003090:	d007      	beq.n	80030a2 <TIM_Base_SetConfig+0x2a>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4a1f      	ldr	r2, [pc, #124]	; (8003114 <TIM_Base_SetConfig+0x9c>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d003      	beq.n	80030a2 <TIM_Base_SetConfig+0x2a>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	4a1e      	ldr	r2, [pc, #120]	; (8003118 <TIM_Base_SetConfig+0xa0>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d108      	bne.n	80030b4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2270      	movs	r2, #112	; 0x70
 80030a6:	4393      	bics	r3, r2
 80030a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	68fa      	ldr	r2, [r7, #12]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	2380      	movs	r3, #128	; 0x80
 80030b8:	05db      	lsls	r3, r3, #23
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d007      	beq.n	80030ce <TIM_Base_SetConfig+0x56>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4a14      	ldr	r2, [pc, #80]	; (8003114 <TIM_Base_SetConfig+0x9c>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d003      	beq.n	80030ce <TIM_Base_SetConfig+0x56>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a13      	ldr	r2, [pc, #76]	; (8003118 <TIM_Base_SetConfig+0xa0>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d108      	bne.n	80030e0 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	4a12      	ldr	r2, [pc, #72]	; (800311c <TIM_Base_SetConfig+0xa4>)
 80030d2:	4013      	ands	r3, r2
 80030d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	68fa      	ldr	r2, [r7, #12]
 80030dc:	4313      	orrs	r3, r2
 80030de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2280      	movs	r2, #128	; 0x80
 80030e4:	4393      	bics	r3, r2
 80030e6:	001a      	movs	r2, r3
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	691b      	ldr	r3, [r3, #16]
 80030ec:	4313      	orrs	r3, r2
 80030ee:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	68fa      	ldr	r2, [r7, #12]
 80030f4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	689a      	ldr	r2, [r3, #8]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2201      	movs	r2, #1
 800310a:	615a      	str	r2, [r3, #20]
}
 800310c:	46c0      	nop			; (mov r8, r8)
 800310e:	46bd      	mov	sp, r7
 8003110:	b004      	add	sp, #16
 8003112:	bd80      	pop	{r7, pc}
 8003114:	40010800 	.word	0x40010800
 8003118:	40011400 	.word	0x40011400
 800311c:	fffffcff 	.word	0xfffffcff

08003120 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b086      	sub	sp, #24
 8003124:	af00      	add	r7, sp, #0
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	60b9      	str	r1, [r7, #8]
 800312a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6a1b      	ldr	r3, [r3, #32]
 8003130:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6a1b      	ldr	r3, [r3, #32]
 8003136:	2201      	movs	r2, #1
 8003138:	4393      	bics	r3, r2
 800313a:	001a      	movs	r2, r3
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	699b      	ldr	r3, [r3, #24]
 8003144:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	22f0      	movs	r2, #240	; 0xf0
 800314a:	4393      	bics	r3, r2
 800314c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	011b      	lsls	r3, r3, #4
 8003152:	693a      	ldr	r2, [r7, #16]
 8003154:	4313      	orrs	r3, r2
 8003156:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	220a      	movs	r2, #10
 800315c:	4393      	bics	r3, r2
 800315e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003160:	697a      	ldr	r2, [r7, #20]
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	4313      	orrs	r3, r2
 8003166:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	693a      	ldr	r2, [r7, #16]
 800316c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	697a      	ldr	r2, [r7, #20]
 8003172:	621a      	str	r2, [r3, #32]
}
 8003174:	46c0      	nop			; (mov r8, r8)
 8003176:	46bd      	mov	sp, r7
 8003178:	b006      	add	sp, #24
 800317a:	bd80      	pop	{r7, pc}

0800317c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b086      	sub	sp, #24
 8003180:	af00      	add	r7, sp, #0
 8003182:	60f8      	str	r0, [r7, #12]
 8003184:	60b9      	str	r1, [r7, #8]
 8003186:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	6a1b      	ldr	r3, [r3, #32]
 800318c:	2210      	movs	r2, #16
 800318e:	4393      	bics	r3, r2
 8003190:	001a      	movs	r2, r3
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	699b      	ldr	r3, [r3, #24]
 800319a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6a1b      	ldr	r3, [r3, #32]
 80031a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	4a0d      	ldr	r2, [pc, #52]	; (80031dc <TIM_TI2_ConfigInputStage+0x60>)
 80031a6:	4013      	ands	r3, r2
 80031a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	031b      	lsls	r3, r3, #12
 80031ae:	697a      	ldr	r2, [r7, #20]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	22a0      	movs	r2, #160	; 0xa0
 80031b8:	4393      	bics	r3, r2
 80031ba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	011b      	lsls	r3, r3, #4
 80031c0:	693a      	ldr	r2, [r7, #16]
 80031c2:	4313      	orrs	r3, r2
 80031c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	697a      	ldr	r2, [r7, #20]
 80031ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	693a      	ldr	r2, [r7, #16]
 80031d0:	621a      	str	r2, [r3, #32]
}
 80031d2:	46c0      	nop			; (mov r8, r8)
 80031d4:	46bd      	mov	sp, r7
 80031d6:	b006      	add	sp, #24
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	46c0      	nop			; (mov r8, r8)
 80031dc:	ffff0fff 	.word	0xffff0fff

080031e0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b084      	sub	sp, #16
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2270      	movs	r2, #112	; 0x70
 80031f4:	4393      	bics	r3, r2
 80031f6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80031f8:	683a      	ldr	r2, [r7, #0]
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	4313      	orrs	r3, r2
 80031fe:	2207      	movs	r2, #7
 8003200:	4313      	orrs	r3, r2
 8003202:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	68fa      	ldr	r2, [r7, #12]
 8003208:	609a      	str	r2, [r3, #8]
}
 800320a:	46c0      	nop			; (mov r8, r8)
 800320c:	46bd      	mov	sp, r7
 800320e:	b004      	add	sp, #16
 8003210:	bd80      	pop	{r7, pc}
	...

08003214 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b086      	sub	sp, #24
 8003218:	af00      	add	r7, sp, #0
 800321a:	60f8      	str	r0, [r7, #12]
 800321c:	60b9      	str	r1, [r7, #8]
 800321e:	607a      	str	r2, [r7, #4]
 8003220:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	4a09      	ldr	r2, [pc, #36]	; (8003250 <TIM_ETR_SetConfig+0x3c>)
 800322c:	4013      	ands	r3, r2
 800322e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	021a      	lsls	r2, r3, #8
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	431a      	orrs	r2, r3
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	4313      	orrs	r3, r2
 800323c:	697a      	ldr	r2, [r7, #20]
 800323e:	4313      	orrs	r3, r2
 8003240:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	697a      	ldr	r2, [r7, #20]
 8003246:	609a      	str	r2, [r3, #8]
}
 8003248:	46c0      	nop			; (mov r8, r8)
 800324a:	46bd      	mov	sp, r7
 800324c:	b006      	add	sp, #24
 800324e:	bd80      	pop	{r7, pc}
 8003250:	ffff00ff 	.word	0xffff00ff

08003254 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
 800325c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2238      	movs	r2, #56	; 0x38
 8003262:	5c9b      	ldrb	r3, [r3, r2]
 8003264:	2b01      	cmp	r3, #1
 8003266:	d101      	bne.n	800326c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003268:	2302      	movs	r3, #2
 800326a:	e042      	b.n	80032f2 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2238      	movs	r2, #56	; 0x38
 8003270:	2101      	movs	r1, #1
 8003272:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2239      	movs	r2, #57	; 0x39
 8003278:	2102      	movs	r1, #2
 800327a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2270      	movs	r2, #112	; 0x70
 8003290:	4393      	bics	r3, r2
 8003292:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	68fa      	ldr	r2, [r7, #12]
 800329a:	4313      	orrs	r3, r2
 800329c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	68fa      	ldr	r2, [r7, #12]
 80032a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	2380      	movs	r3, #128	; 0x80
 80032ac:	05db      	lsls	r3, r3, #23
 80032ae:	429a      	cmp	r2, r3
 80032b0:	d009      	beq.n	80032c6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a11      	ldr	r2, [pc, #68]	; (80032fc <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d004      	beq.n	80032c6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a0f      	ldr	r2, [pc, #60]	; (8003300 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d10c      	bne.n	80032e0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	2280      	movs	r2, #128	; 0x80
 80032ca:	4393      	bics	r3, r2
 80032cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	68ba      	ldr	r2, [r7, #8]
 80032d4:	4313      	orrs	r3, r2
 80032d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	68ba      	ldr	r2, [r7, #8]
 80032de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2239      	movs	r2, #57	; 0x39
 80032e4:	2101      	movs	r1, #1
 80032e6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2238      	movs	r2, #56	; 0x38
 80032ec:	2100      	movs	r1, #0
 80032ee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80032f0:	2300      	movs	r3, #0
}
 80032f2:	0018      	movs	r0, r3
 80032f4:	46bd      	mov	sp, r7
 80032f6:	b004      	add	sp, #16
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	46c0      	nop			; (mov r8, r8)
 80032fc:	40010800 	.word	0x40010800
 8003300:	40011400 	.word	0x40011400

08003304 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b082      	sub	sp, #8
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d101      	bne.n	8003316 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e044      	b.n	80033a0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800331a:	2b00      	cmp	r3, #0
 800331c:	d107      	bne.n	800332e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2274      	movs	r2, #116	; 0x74
 8003322:	2100      	movs	r1, #0
 8003324:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	0018      	movs	r0, r3
 800332a:	f7fe f8c3 	bl	80014b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2224      	movs	r2, #36	; 0x24
 8003332:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	2101      	movs	r1, #1
 8003340:	438a      	bics	r2, r1
 8003342:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	0018      	movs	r0, r3
 8003348:	f000 f8d8 	bl	80034fc <UART_SetConfig>
 800334c:	0003      	movs	r3, r0
 800334e:	2b01      	cmp	r3, #1
 8003350:	d101      	bne.n	8003356 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e024      	b.n	80033a0 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800335a:	2b00      	cmp	r3, #0
 800335c:	d003      	beq.n	8003366 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	0018      	movs	r0, r3
 8003362:	f000 fb2d 	bl	80039c0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	685a      	ldr	r2, [r3, #4]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	490d      	ldr	r1, [pc, #52]	; (80033a8 <HAL_UART_Init+0xa4>)
 8003372:	400a      	ands	r2, r1
 8003374:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	689a      	ldr	r2, [r3, #8]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	212a      	movs	r1, #42	; 0x2a
 8003382:	438a      	bics	r2, r1
 8003384:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	2101      	movs	r1, #1
 8003392:	430a      	orrs	r2, r1
 8003394:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	0018      	movs	r0, r3
 800339a:	f000 fbc5 	bl	8003b28 <UART_CheckIdleState>
 800339e:	0003      	movs	r3, r0
}
 80033a0:	0018      	movs	r0, r3
 80033a2:	46bd      	mov	sp, r7
 80033a4:	b002      	add	sp, #8
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	ffffb7ff 	.word	0xffffb7ff

080033ac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b08a      	sub	sp, #40	; 0x28
 80033b0:	af02      	add	r7, sp, #8
 80033b2:	60f8      	str	r0, [r7, #12]
 80033b4:	60b9      	str	r1, [r7, #8]
 80033b6:	603b      	str	r3, [r7, #0]
 80033b8:	1dbb      	adds	r3, r7, #6
 80033ba:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80033c0:	2b20      	cmp	r3, #32
 80033c2:	d000      	beq.n	80033c6 <HAL_UART_Transmit+0x1a>
 80033c4:	e095      	b.n	80034f2 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d003      	beq.n	80033d4 <HAL_UART_Transmit+0x28>
 80033cc:	1dbb      	adds	r3, r7, #6
 80033ce:	881b      	ldrh	r3, [r3, #0]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d101      	bne.n	80033d8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e08d      	b.n	80034f4 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	689a      	ldr	r2, [r3, #8]
 80033dc:	2380      	movs	r3, #128	; 0x80
 80033de:	015b      	lsls	r3, r3, #5
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d109      	bne.n	80033f8 <HAL_UART_Transmit+0x4c>
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	691b      	ldr	r3, [r3, #16]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d105      	bne.n	80033f8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	2201      	movs	r2, #1
 80033f0:	4013      	ands	r3, r2
 80033f2:	d001      	beq.n	80033f8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	e07d      	b.n	80034f4 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2274      	movs	r2, #116	; 0x74
 80033fc:	5c9b      	ldrb	r3, [r3, r2]
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d101      	bne.n	8003406 <HAL_UART_Transmit+0x5a>
 8003402:	2302      	movs	r3, #2
 8003404:	e076      	b.n	80034f4 <HAL_UART_Transmit+0x148>
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2274      	movs	r2, #116	; 0x74
 800340a:	2101      	movs	r1, #1
 800340c:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2280      	movs	r2, #128	; 0x80
 8003412:	2100      	movs	r1, #0
 8003414:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2221      	movs	r2, #33	; 0x21
 800341a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800341c:	f7fe f9e4 	bl	80017e8 <HAL_GetTick>
 8003420:	0003      	movs	r3, r0
 8003422:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	1dba      	adds	r2, r7, #6
 8003428:	2150      	movs	r1, #80	; 0x50
 800342a:	8812      	ldrh	r2, [r2, #0]
 800342c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	1dba      	adds	r2, r7, #6
 8003432:	2152      	movs	r1, #82	; 0x52
 8003434:	8812      	ldrh	r2, [r2, #0]
 8003436:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	689a      	ldr	r2, [r3, #8]
 800343c:	2380      	movs	r3, #128	; 0x80
 800343e:	015b      	lsls	r3, r3, #5
 8003440:	429a      	cmp	r2, r3
 8003442:	d108      	bne.n	8003456 <HAL_UART_Transmit+0xaa>
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	691b      	ldr	r3, [r3, #16]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d104      	bne.n	8003456 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 800344c:	2300      	movs	r3, #0
 800344e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	61bb      	str	r3, [r7, #24]
 8003454:	e003      	b.n	800345e <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800345a:	2300      	movs	r3, #0
 800345c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2274      	movs	r2, #116	; 0x74
 8003462:	2100      	movs	r1, #0
 8003464:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8003466:	e02c      	b.n	80034c2 <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003468:	697a      	ldr	r2, [r7, #20]
 800346a:	68f8      	ldr	r0, [r7, #12]
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	9300      	str	r3, [sp, #0]
 8003470:	0013      	movs	r3, r2
 8003472:	2200      	movs	r2, #0
 8003474:	2180      	movs	r1, #128	; 0x80
 8003476:	f000 fb9f 	bl	8003bb8 <UART_WaitOnFlagUntilTimeout>
 800347a:	1e03      	subs	r3, r0, #0
 800347c:	d001      	beq.n	8003482 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 800347e:	2303      	movs	r3, #3
 8003480:	e038      	b.n	80034f4 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8003482:	69fb      	ldr	r3, [r7, #28]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d10b      	bne.n	80034a0 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003488:	69bb      	ldr	r3, [r7, #24]
 800348a:	881b      	ldrh	r3, [r3, #0]
 800348c:	001a      	movs	r2, r3
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	05d2      	lsls	r2, r2, #23
 8003494:	0dd2      	lsrs	r2, r2, #23
 8003496:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003498:	69bb      	ldr	r3, [r7, #24]
 800349a:	3302      	adds	r3, #2
 800349c:	61bb      	str	r3, [r7, #24]
 800349e:	e007      	b.n	80034b0 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80034a0:	69fb      	ldr	r3, [r7, #28]
 80034a2:	781a      	ldrb	r2, [r3, #0]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80034aa:	69fb      	ldr	r3, [r7, #28]
 80034ac:	3301      	adds	r3, #1
 80034ae:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2252      	movs	r2, #82	; 0x52
 80034b4:	5a9b      	ldrh	r3, [r3, r2]
 80034b6:	b29b      	uxth	r3, r3
 80034b8:	3b01      	subs	r3, #1
 80034ba:	b299      	uxth	r1, r3
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2252      	movs	r2, #82	; 0x52
 80034c0:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2252      	movs	r2, #82	; 0x52
 80034c6:	5a9b      	ldrh	r3, [r3, r2]
 80034c8:	b29b      	uxth	r3, r3
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d1cc      	bne.n	8003468 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80034ce:	697a      	ldr	r2, [r7, #20]
 80034d0:	68f8      	ldr	r0, [r7, #12]
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	9300      	str	r3, [sp, #0]
 80034d6:	0013      	movs	r3, r2
 80034d8:	2200      	movs	r2, #0
 80034da:	2140      	movs	r1, #64	; 0x40
 80034dc:	f000 fb6c 	bl	8003bb8 <UART_WaitOnFlagUntilTimeout>
 80034e0:	1e03      	subs	r3, r0, #0
 80034e2:	d001      	beq.n	80034e8 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 80034e4:	2303      	movs	r3, #3
 80034e6:	e005      	b.n	80034f4 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2220      	movs	r2, #32
 80034ec:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80034ee:	2300      	movs	r3, #0
 80034f0:	e000      	b.n	80034f4 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 80034f2:	2302      	movs	r3, #2
  }
}
 80034f4:	0018      	movs	r0, r3
 80034f6:	46bd      	mov	sp, r7
 80034f8:	b008      	add	sp, #32
 80034fa:	bd80      	pop	{r7, pc}

080034fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034fc:	b5b0      	push	{r4, r5, r7, lr}
 80034fe:	b08e      	sub	sp, #56	; 0x38
 8003500:	af00      	add	r7, sp, #0
 8003502:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003504:	231a      	movs	r3, #26
 8003506:	2218      	movs	r2, #24
 8003508:	4694      	mov	ip, r2
 800350a:	44bc      	add	ip, r7
 800350c:	4463      	add	r3, ip
 800350e:	2200      	movs	r2, #0
 8003510:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003512:	69fb      	ldr	r3, [r7, #28]
 8003514:	689a      	ldr	r2, [r3, #8]
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	691b      	ldr	r3, [r3, #16]
 800351a:	431a      	orrs	r2, r3
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	695b      	ldr	r3, [r3, #20]
 8003520:	431a      	orrs	r2, r3
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	69db      	ldr	r3, [r3, #28]
 8003526:	4313      	orrs	r3, r2
 8003528:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4abc      	ldr	r2, [pc, #752]	; (8003824 <UART_SetConfig+0x328>)
 8003532:	4013      	ands	r3, r2
 8003534:	0019      	movs	r1, r3
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800353c:	430a      	orrs	r2, r1
 800353e:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	4ab8      	ldr	r2, [pc, #736]	; (8003828 <UART_SetConfig+0x32c>)
 8003548:	4013      	ands	r3, r2
 800354a:	0019      	movs	r1, r3
 800354c:	69fb      	ldr	r3, [r7, #28]
 800354e:	68da      	ldr	r2, [r3, #12]
 8003550:	69fb      	ldr	r3, [r7, #28]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	430a      	orrs	r2, r1
 8003556:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	699b      	ldr	r3, [r3, #24]
 800355c:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4ab2      	ldr	r2, [pc, #712]	; (800382c <UART_SetConfig+0x330>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d004      	beq.n	8003572 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	6a1b      	ldr	r3, [r3, #32]
 800356c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800356e:	4313      	orrs	r3, r2
 8003570:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003572:	69fb      	ldr	r3, [r7, #28]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	4aad      	ldr	r2, [pc, #692]	; (8003830 <UART_SetConfig+0x334>)
 800357a:	4013      	ands	r3, r2
 800357c:	0019      	movs	r1, r3
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003584:	430a      	orrs	r2, r1
 8003586:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003588:	69fb      	ldr	r3, [r7, #28]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4aa9      	ldr	r2, [pc, #676]	; (8003834 <UART_SetConfig+0x338>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d136      	bne.n	8003600 <UART_SetConfig+0x104>
 8003592:	4ba9      	ldr	r3, [pc, #676]	; (8003838 <UART_SetConfig+0x33c>)
 8003594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003596:	220c      	movs	r2, #12
 8003598:	4013      	ands	r3, r2
 800359a:	2b0c      	cmp	r3, #12
 800359c:	d020      	beq.n	80035e0 <UART_SetConfig+0xe4>
 800359e:	d827      	bhi.n	80035f0 <UART_SetConfig+0xf4>
 80035a0:	2b08      	cmp	r3, #8
 80035a2:	d00d      	beq.n	80035c0 <UART_SetConfig+0xc4>
 80035a4:	d824      	bhi.n	80035f0 <UART_SetConfig+0xf4>
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d002      	beq.n	80035b0 <UART_SetConfig+0xb4>
 80035aa:	2b04      	cmp	r3, #4
 80035ac:	d010      	beq.n	80035d0 <UART_SetConfig+0xd4>
 80035ae:	e01f      	b.n	80035f0 <UART_SetConfig+0xf4>
 80035b0:	231b      	movs	r3, #27
 80035b2:	2218      	movs	r2, #24
 80035b4:	4694      	mov	ip, r2
 80035b6:	44bc      	add	ip, r7
 80035b8:	4463      	add	r3, ip
 80035ba:	2200      	movs	r2, #0
 80035bc:	701a      	strb	r2, [r3, #0]
 80035be:	e06f      	b.n	80036a0 <UART_SetConfig+0x1a4>
 80035c0:	231b      	movs	r3, #27
 80035c2:	2218      	movs	r2, #24
 80035c4:	4694      	mov	ip, r2
 80035c6:	44bc      	add	ip, r7
 80035c8:	4463      	add	r3, ip
 80035ca:	2202      	movs	r2, #2
 80035cc:	701a      	strb	r2, [r3, #0]
 80035ce:	e067      	b.n	80036a0 <UART_SetConfig+0x1a4>
 80035d0:	231b      	movs	r3, #27
 80035d2:	2218      	movs	r2, #24
 80035d4:	4694      	mov	ip, r2
 80035d6:	44bc      	add	ip, r7
 80035d8:	4463      	add	r3, ip
 80035da:	2204      	movs	r2, #4
 80035dc:	701a      	strb	r2, [r3, #0]
 80035de:	e05f      	b.n	80036a0 <UART_SetConfig+0x1a4>
 80035e0:	231b      	movs	r3, #27
 80035e2:	2218      	movs	r2, #24
 80035e4:	4694      	mov	ip, r2
 80035e6:	44bc      	add	ip, r7
 80035e8:	4463      	add	r3, ip
 80035ea:	2208      	movs	r2, #8
 80035ec:	701a      	strb	r2, [r3, #0]
 80035ee:	e057      	b.n	80036a0 <UART_SetConfig+0x1a4>
 80035f0:	231b      	movs	r3, #27
 80035f2:	2218      	movs	r2, #24
 80035f4:	4694      	mov	ip, r2
 80035f6:	44bc      	add	ip, r7
 80035f8:	4463      	add	r3, ip
 80035fa:	2210      	movs	r2, #16
 80035fc:	701a      	strb	r2, [r3, #0]
 80035fe:	e04f      	b.n	80036a0 <UART_SetConfig+0x1a4>
 8003600:	69fb      	ldr	r3, [r7, #28]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a89      	ldr	r2, [pc, #548]	; (800382c <UART_SetConfig+0x330>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d143      	bne.n	8003692 <UART_SetConfig+0x196>
 800360a:	4b8b      	ldr	r3, [pc, #556]	; (8003838 <UART_SetConfig+0x33c>)
 800360c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800360e:	23c0      	movs	r3, #192	; 0xc0
 8003610:	011b      	lsls	r3, r3, #4
 8003612:	4013      	ands	r3, r2
 8003614:	22c0      	movs	r2, #192	; 0xc0
 8003616:	0112      	lsls	r2, r2, #4
 8003618:	4293      	cmp	r3, r2
 800361a:	d02a      	beq.n	8003672 <UART_SetConfig+0x176>
 800361c:	22c0      	movs	r2, #192	; 0xc0
 800361e:	0112      	lsls	r2, r2, #4
 8003620:	4293      	cmp	r3, r2
 8003622:	d82e      	bhi.n	8003682 <UART_SetConfig+0x186>
 8003624:	2280      	movs	r2, #128	; 0x80
 8003626:	0112      	lsls	r2, r2, #4
 8003628:	4293      	cmp	r3, r2
 800362a:	d012      	beq.n	8003652 <UART_SetConfig+0x156>
 800362c:	2280      	movs	r2, #128	; 0x80
 800362e:	0112      	lsls	r2, r2, #4
 8003630:	4293      	cmp	r3, r2
 8003632:	d826      	bhi.n	8003682 <UART_SetConfig+0x186>
 8003634:	2b00      	cmp	r3, #0
 8003636:	d004      	beq.n	8003642 <UART_SetConfig+0x146>
 8003638:	2280      	movs	r2, #128	; 0x80
 800363a:	00d2      	lsls	r2, r2, #3
 800363c:	4293      	cmp	r3, r2
 800363e:	d010      	beq.n	8003662 <UART_SetConfig+0x166>
 8003640:	e01f      	b.n	8003682 <UART_SetConfig+0x186>
 8003642:	231b      	movs	r3, #27
 8003644:	2218      	movs	r2, #24
 8003646:	4694      	mov	ip, r2
 8003648:	44bc      	add	ip, r7
 800364a:	4463      	add	r3, ip
 800364c:	2200      	movs	r2, #0
 800364e:	701a      	strb	r2, [r3, #0]
 8003650:	e026      	b.n	80036a0 <UART_SetConfig+0x1a4>
 8003652:	231b      	movs	r3, #27
 8003654:	2218      	movs	r2, #24
 8003656:	4694      	mov	ip, r2
 8003658:	44bc      	add	ip, r7
 800365a:	4463      	add	r3, ip
 800365c:	2202      	movs	r2, #2
 800365e:	701a      	strb	r2, [r3, #0]
 8003660:	e01e      	b.n	80036a0 <UART_SetConfig+0x1a4>
 8003662:	231b      	movs	r3, #27
 8003664:	2218      	movs	r2, #24
 8003666:	4694      	mov	ip, r2
 8003668:	44bc      	add	ip, r7
 800366a:	4463      	add	r3, ip
 800366c:	2204      	movs	r2, #4
 800366e:	701a      	strb	r2, [r3, #0]
 8003670:	e016      	b.n	80036a0 <UART_SetConfig+0x1a4>
 8003672:	231b      	movs	r3, #27
 8003674:	2218      	movs	r2, #24
 8003676:	4694      	mov	ip, r2
 8003678:	44bc      	add	ip, r7
 800367a:	4463      	add	r3, ip
 800367c:	2208      	movs	r2, #8
 800367e:	701a      	strb	r2, [r3, #0]
 8003680:	e00e      	b.n	80036a0 <UART_SetConfig+0x1a4>
 8003682:	231b      	movs	r3, #27
 8003684:	2218      	movs	r2, #24
 8003686:	4694      	mov	ip, r2
 8003688:	44bc      	add	ip, r7
 800368a:	4463      	add	r3, ip
 800368c:	2210      	movs	r2, #16
 800368e:	701a      	strb	r2, [r3, #0]
 8003690:	e006      	b.n	80036a0 <UART_SetConfig+0x1a4>
 8003692:	231b      	movs	r3, #27
 8003694:	2218      	movs	r2, #24
 8003696:	4694      	mov	ip, r2
 8003698:	44bc      	add	ip, r7
 800369a:	4463      	add	r3, ip
 800369c:	2210      	movs	r2, #16
 800369e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80036a0:	69fb      	ldr	r3, [r7, #28]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a61      	ldr	r2, [pc, #388]	; (800382c <UART_SetConfig+0x330>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d000      	beq.n	80036ac <UART_SetConfig+0x1b0>
 80036aa:	e088      	b.n	80037be <UART_SetConfig+0x2c2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80036ac:	231b      	movs	r3, #27
 80036ae:	2218      	movs	r2, #24
 80036b0:	4694      	mov	ip, r2
 80036b2:	44bc      	add	ip, r7
 80036b4:	4463      	add	r3, ip
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	2b08      	cmp	r3, #8
 80036ba:	d01d      	beq.n	80036f8 <UART_SetConfig+0x1fc>
 80036bc:	dc20      	bgt.n	8003700 <UART_SetConfig+0x204>
 80036be:	2b04      	cmp	r3, #4
 80036c0:	d015      	beq.n	80036ee <UART_SetConfig+0x1f2>
 80036c2:	dc1d      	bgt.n	8003700 <UART_SetConfig+0x204>
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d002      	beq.n	80036ce <UART_SetConfig+0x1d2>
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	d005      	beq.n	80036d8 <UART_SetConfig+0x1dc>
 80036cc:	e018      	b.n	8003700 <UART_SetConfig+0x204>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036ce:	f7ff f8df 	bl	8002890 <HAL_RCC_GetPCLK1Freq>
 80036d2:	0003      	movs	r3, r0
 80036d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80036d6:	e01d      	b.n	8003714 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80036d8:	4b57      	ldr	r3, [pc, #348]	; (8003838 <UART_SetConfig+0x33c>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	2210      	movs	r2, #16
 80036de:	4013      	ands	r3, r2
 80036e0:	d002      	beq.n	80036e8 <UART_SetConfig+0x1ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80036e2:	4b56      	ldr	r3, [pc, #344]	; (800383c <UART_SetConfig+0x340>)
 80036e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80036e6:	e015      	b.n	8003714 <UART_SetConfig+0x218>
          pclk = (uint32_t) HSI_VALUE;
 80036e8:	4b55      	ldr	r3, [pc, #340]	; (8003840 <UART_SetConfig+0x344>)
 80036ea:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80036ec:	e012      	b.n	8003714 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036ee:	f7ff f81f 	bl	8002730 <HAL_RCC_GetSysClockFreq>
 80036f2:	0003      	movs	r3, r0
 80036f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80036f6:	e00d      	b.n	8003714 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036f8:	2380      	movs	r3, #128	; 0x80
 80036fa:	021b      	lsls	r3, r3, #8
 80036fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80036fe:	e009      	b.n	8003714 <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 8003700:	2300      	movs	r3, #0
 8003702:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003704:	231a      	movs	r3, #26
 8003706:	2218      	movs	r2, #24
 8003708:	4694      	mov	ip, r2
 800370a:	44bc      	add	ip, r7
 800370c:	4463      	add	r3, ip
 800370e:	2201      	movs	r2, #1
 8003710:	701a      	strb	r2, [r3, #0]
        break;
 8003712:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003714:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003716:	2b00      	cmp	r3, #0
 8003718:	d100      	bne.n	800371c <UART_SetConfig+0x220>
 800371a:	e139      	b.n	8003990 <UART_SetConfig+0x494>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	685a      	ldr	r2, [r3, #4]
 8003720:	0013      	movs	r3, r2
 8003722:	005b      	lsls	r3, r3, #1
 8003724:	189b      	adds	r3, r3, r2
 8003726:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003728:	429a      	cmp	r2, r3
 800372a:	d305      	bcc.n	8003738 <UART_SetConfig+0x23c>
          (pclk > (4096U * huart->Init.BaudRate)))
 800372c:	69fb      	ldr	r3, [r7, #28]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003732:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003734:	429a      	cmp	r2, r3
 8003736:	d907      	bls.n	8003748 <UART_SetConfig+0x24c>
      {
        ret = HAL_ERROR;
 8003738:	231a      	movs	r3, #26
 800373a:	2218      	movs	r2, #24
 800373c:	4694      	mov	ip, r2
 800373e:	44bc      	add	ip, r7
 8003740:	4463      	add	r3, ip
 8003742:	2201      	movs	r2, #1
 8003744:	701a      	strb	r2, [r3, #0]
 8003746:	e123      	b.n	8003990 <UART_SetConfig+0x494>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003748:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800374a:	613b      	str	r3, [r7, #16]
 800374c:	2300      	movs	r3, #0
 800374e:	617b      	str	r3, [r7, #20]
 8003750:	6939      	ldr	r1, [r7, #16]
 8003752:	697a      	ldr	r2, [r7, #20]
 8003754:	000b      	movs	r3, r1
 8003756:	0e1b      	lsrs	r3, r3, #24
 8003758:	0010      	movs	r0, r2
 800375a:	0205      	lsls	r5, r0, #8
 800375c:	431d      	orrs	r5, r3
 800375e:	000b      	movs	r3, r1
 8003760:	021c      	lsls	r4, r3, #8
 8003762:	69fb      	ldr	r3, [r7, #28]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	085b      	lsrs	r3, r3, #1
 8003768:	60bb      	str	r3, [r7, #8]
 800376a:	2300      	movs	r3, #0
 800376c:	60fb      	str	r3, [r7, #12]
 800376e:	68b8      	ldr	r0, [r7, #8]
 8003770:	68f9      	ldr	r1, [r7, #12]
 8003772:	1900      	adds	r0, r0, r4
 8003774:	4169      	adcs	r1, r5
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	603b      	str	r3, [r7, #0]
 800377c:	2300      	movs	r3, #0
 800377e:	607b      	str	r3, [r7, #4]
 8003780:	683a      	ldr	r2, [r7, #0]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	f7fc fd5e 	bl	8000244 <__aeabi_uldivmod>
 8003788:	0002      	movs	r2, r0
 800378a:	000b      	movs	r3, r1
 800378c:	0013      	movs	r3, r2
 800378e:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003790:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003792:	23c0      	movs	r3, #192	; 0xc0
 8003794:	009b      	lsls	r3, r3, #2
 8003796:	429a      	cmp	r2, r3
 8003798:	d309      	bcc.n	80037ae <UART_SetConfig+0x2b2>
 800379a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800379c:	2380      	movs	r3, #128	; 0x80
 800379e:	035b      	lsls	r3, r3, #13
 80037a0:	429a      	cmp	r2, r3
 80037a2:	d204      	bcs.n	80037ae <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80037aa:	60da      	str	r2, [r3, #12]
 80037ac:	e0f0      	b.n	8003990 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 80037ae:	231a      	movs	r3, #26
 80037b0:	2218      	movs	r2, #24
 80037b2:	4694      	mov	ip, r2
 80037b4:	44bc      	add	ip, r7
 80037b6:	4463      	add	r3, ip
 80037b8:	2201      	movs	r2, #1
 80037ba:	701a      	strb	r2, [r3, #0]
 80037bc:	e0e8      	b.n	8003990 <UART_SetConfig+0x494>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037be:	69fb      	ldr	r3, [r7, #28]
 80037c0:	69da      	ldr	r2, [r3, #28]
 80037c2:	2380      	movs	r3, #128	; 0x80
 80037c4:	021b      	lsls	r3, r3, #8
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d000      	beq.n	80037cc <UART_SetConfig+0x2d0>
 80037ca:	e087      	b.n	80038dc <UART_SetConfig+0x3e0>
  {
    switch (clocksource)
 80037cc:	231b      	movs	r3, #27
 80037ce:	2218      	movs	r2, #24
 80037d0:	4694      	mov	ip, r2
 80037d2:	44bc      	add	ip, r7
 80037d4:	4463      	add	r3, ip
 80037d6:	781b      	ldrb	r3, [r3, #0]
 80037d8:	2b08      	cmp	r3, #8
 80037da:	d835      	bhi.n	8003848 <UART_SetConfig+0x34c>
 80037dc:	009a      	lsls	r2, r3, #2
 80037de:	4b19      	ldr	r3, [pc, #100]	; (8003844 <UART_SetConfig+0x348>)
 80037e0:	18d3      	adds	r3, r2, r3
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80037e6:	f7ff f853 	bl	8002890 <HAL_RCC_GetPCLK1Freq>
 80037ea:	0003      	movs	r3, r0
 80037ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80037ee:	e035      	b.n	800385c <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80037f0:	f7ff f864 	bl	80028bc <HAL_RCC_GetPCLK2Freq>
 80037f4:	0003      	movs	r3, r0
 80037f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80037f8:	e030      	b.n	800385c <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80037fa:	4b0f      	ldr	r3, [pc, #60]	; (8003838 <UART_SetConfig+0x33c>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	2210      	movs	r2, #16
 8003800:	4013      	ands	r3, r2
 8003802:	d002      	beq.n	800380a <UART_SetConfig+0x30e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003804:	4b0d      	ldr	r3, [pc, #52]	; (800383c <UART_SetConfig+0x340>)
 8003806:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003808:	e028      	b.n	800385c <UART_SetConfig+0x360>
          pclk = (uint32_t) HSI_VALUE;
 800380a:	4b0d      	ldr	r3, [pc, #52]	; (8003840 <UART_SetConfig+0x344>)
 800380c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800380e:	e025      	b.n	800385c <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003810:	f7fe ff8e 	bl	8002730 <HAL_RCC_GetSysClockFreq>
 8003814:	0003      	movs	r3, r0
 8003816:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003818:	e020      	b.n	800385c <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800381a:	2380      	movs	r3, #128	; 0x80
 800381c:	021b      	lsls	r3, r3, #8
 800381e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003820:	e01c      	b.n	800385c <UART_SetConfig+0x360>
 8003822:	46c0      	nop			; (mov r8, r8)
 8003824:	efff69f3 	.word	0xefff69f3
 8003828:	ffffcfff 	.word	0xffffcfff
 800382c:	40004800 	.word	0x40004800
 8003830:	fffff4ff 	.word	0xfffff4ff
 8003834:	40004400 	.word	0x40004400
 8003838:	40021000 	.word	0x40021000
 800383c:	003d0900 	.word	0x003d0900
 8003840:	00f42400 	.word	0x00f42400
 8003844:	080047d4 	.word	0x080047d4
      default:
        pclk = 0U;
 8003848:	2300      	movs	r3, #0
 800384a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800384c:	231a      	movs	r3, #26
 800384e:	2218      	movs	r2, #24
 8003850:	4694      	mov	ip, r2
 8003852:	44bc      	add	ip, r7
 8003854:	4463      	add	r3, ip
 8003856:	2201      	movs	r2, #1
 8003858:	701a      	strb	r2, [r3, #0]
        break;
 800385a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800385c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800385e:	2b00      	cmp	r3, #0
 8003860:	d100      	bne.n	8003864 <UART_SetConfig+0x368>
 8003862:	e095      	b.n	8003990 <UART_SetConfig+0x494>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003866:	005a      	lsls	r2, r3, #1
 8003868:	69fb      	ldr	r3, [r7, #28]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	085b      	lsrs	r3, r3, #1
 800386e:	18d2      	adds	r2, r2, r3
 8003870:	69fb      	ldr	r3, [r7, #28]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	0019      	movs	r1, r3
 8003876:	0010      	movs	r0, r2
 8003878:	f7fc fc58 	bl	800012c <__udivsi3>
 800387c:	0003      	movs	r3, r0
 800387e:	b29b      	uxth	r3, r3
 8003880:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003884:	2b0f      	cmp	r3, #15
 8003886:	d921      	bls.n	80038cc <UART_SetConfig+0x3d0>
 8003888:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800388a:	2380      	movs	r3, #128	; 0x80
 800388c:	025b      	lsls	r3, r3, #9
 800388e:	429a      	cmp	r2, r3
 8003890:	d21c      	bcs.n	80038cc <UART_SetConfig+0x3d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003894:	b29a      	uxth	r2, r3
 8003896:	200e      	movs	r0, #14
 8003898:	2418      	movs	r4, #24
 800389a:	193b      	adds	r3, r7, r4
 800389c:	181b      	adds	r3, r3, r0
 800389e:	210f      	movs	r1, #15
 80038a0:	438a      	bics	r2, r1
 80038a2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80038a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038a6:	085b      	lsrs	r3, r3, #1
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	2207      	movs	r2, #7
 80038ac:	4013      	ands	r3, r2
 80038ae:	b299      	uxth	r1, r3
 80038b0:	193b      	adds	r3, r7, r4
 80038b2:	181b      	adds	r3, r3, r0
 80038b4:	193a      	adds	r2, r7, r4
 80038b6:	1812      	adds	r2, r2, r0
 80038b8:	8812      	ldrh	r2, [r2, #0]
 80038ba:	430a      	orrs	r2, r1
 80038bc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	193a      	adds	r2, r7, r4
 80038c4:	1812      	adds	r2, r2, r0
 80038c6:	8812      	ldrh	r2, [r2, #0]
 80038c8:	60da      	str	r2, [r3, #12]
 80038ca:	e061      	b.n	8003990 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80038cc:	231a      	movs	r3, #26
 80038ce:	2218      	movs	r2, #24
 80038d0:	4694      	mov	ip, r2
 80038d2:	44bc      	add	ip, r7
 80038d4:	4463      	add	r3, ip
 80038d6:	2201      	movs	r2, #1
 80038d8:	701a      	strb	r2, [r3, #0]
 80038da:	e059      	b.n	8003990 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 80038dc:	231b      	movs	r3, #27
 80038de:	2218      	movs	r2, #24
 80038e0:	4694      	mov	ip, r2
 80038e2:	44bc      	add	ip, r7
 80038e4:	4463      	add	r3, ip
 80038e6:	781b      	ldrb	r3, [r3, #0]
 80038e8:	2b08      	cmp	r3, #8
 80038ea:	d822      	bhi.n	8003932 <UART_SetConfig+0x436>
 80038ec:	009a      	lsls	r2, r3, #2
 80038ee:	4b30      	ldr	r3, [pc, #192]	; (80039b0 <UART_SetConfig+0x4b4>)
 80038f0:	18d3      	adds	r3, r2, r3
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80038f6:	f7fe ffcb 	bl	8002890 <HAL_RCC_GetPCLK1Freq>
 80038fa:	0003      	movs	r3, r0
 80038fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80038fe:	e022      	b.n	8003946 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003900:	f7fe ffdc 	bl	80028bc <HAL_RCC_GetPCLK2Freq>
 8003904:	0003      	movs	r3, r0
 8003906:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003908:	e01d      	b.n	8003946 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800390a:	4b2a      	ldr	r3, [pc, #168]	; (80039b4 <UART_SetConfig+0x4b8>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	2210      	movs	r2, #16
 8003910:	4013      	ands	r3, r2
 8003912:	d002      	beq.n	800391a <UART_SetConfig+0x41e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003914:	4b28      	ldr	r3, [pc, #160]	; (80039b8 <UART_SetConfig+0x4bc>)
 8003916:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003918:	e015      	b.n	8003946 <UART_SetConfig+0x44a>
          pclk = (uint32_t) HSI_VALUE;
 800391a:	4b28      	ldr	r3, [pc, #160]	; (80039bc <UART_SetConfig+0x4c0>)
 800391c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800391e:	e012      	b.n	8003946 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003920:	f7fe ff06 	bl	8002730 <HAL_RCC_GetSysClockFreq>
 8003924:	0003      	movs	r3, r0
 8003926:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003928:	e00d      	b.n	8003946 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800392a:	2380      	movs	r3, #128	; 0x80
 800392c:	021b      	lsls	r3, r3, #8
 800392e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003930:	e009      	b.n	8003946 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003932:	2300      	movs	r3, #0
 8003934:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003936:	231a      	movs	r3, #26
 8003938:	2218      	movs	r2, #24
 800393a:	4694      	mov	ip, r2
 800393c:	44bc      	add	ip, r7
 800393e:	4463      	add	r3, ip
 8003940:	2201      	movs	r2, #1
 8003942:	701a      	strb	r2, [r3, #0]
        break;
 8003944:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003948:	2b00      	cmp	r3, #0
 800394a:	d021      	beq.n	8003990 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800394c:	69fb      	ldr	r3, [r7, #28]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	085a      	lsrs	r2, r3, #1
 8003952:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003954:	18d2      	adds	r2, r2, r3
 8003956:	69fb      	ldr	r3, [r7, #28]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	0019      	movs	r1, r3
 800395c:	0010      	movs	r0, r2
 800395e:	f7fc fbe5 	bl	800012c <__udivsi3>
 8003962:	0003      	movs	r3, r0
 8003964:	b29b      	uxth	r3, r3
 8003966:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800396a:	2b0f      	cmp	r3, #15
 800396c:	d909      	bls.n	8003982 <UART_SetConfig+0x486>
 800396e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003970:	2380      	movs	r3, #128	; 0x80
 8003972:	025b      	lsls	r3, r3, #9
 8003974:	429a      	cmp	r2, r3
 8003976:	d204      	bcs.n	8003982 <UART_SetConfig+0x486>
      {
        huart->Instance->BRR = usartdiv;
 8003978:	69fb      	ldr	r3, [r7, #28]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800397e:	60da      	str	r2, [r3, #12]
 8003980:	e006      	b.n	8003990 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8003982:	231a      	movs	r3, #26
 8003984:	2218      	movs	r2, #24
 8003986:	4694      	mov	ip, r2
 8003988:	44bc      	add	ip, r7
 800398a:	4463      	add	r3, ip
 800398c:	2201      	movs	r2, #1
 800398e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	2200      	movs	r2, #0
 8003994:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003996:	69fb      	ldr	r3, [r7, #28]
 8003998:	2200      	movs	r2, #0
 800399a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800399c:	231a      	movs	r3, #26
 800399e:	2218      	movs	r2, #24
 80039a0:	4694      	mov	ip, r2
 80039a2:	44bc      	add	ip, r7
 80039a4:	4463      	add	r3, ip
 80039a6:	781b      	ldrb	r3, [r3, #0]
}
 80039a8:	0018      	movs	r0, r3
 80039aa:	46bd      	mov	sp, r7
 80039ac:	b00e      	add	sp, #56	; 0x38
 80039ae:	bdb0      	pop	{r4, r5, r7, pc}
 80039b0:	080047f8 	.word	0x080047f8
 80039b4:	40021000 	.word	0x40021000
 80039b8:	003d0900 	.word	0x003d0900
 80039bc:	00f42400 	.word	0x00f42400

080039c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b082      	sub	sp, #8
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039cc:	2201      	movs	r2, #1
 80039ce:	4013      	ands	r3, r2
 80039d0:	d00b      	beq.n	80039ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	4a4a      	ldr	r2, [pc, #296]	; (8003b04 <UART_AdvFeatureConfig+0x144>)
 80039da:	4013      	ands	r3, r2
 80039dc:	0019      	movs	r1, r3
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	430a      	orrs	r2, r1
 80039e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ee:	2202      	movs	r2, #2
 80039f0:	4013      	ands	r3, r2
 80039f2:	d00b      	beq.n	8003a0c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	4a43      	ldr	r2, [pc, #268]	; (8003b08 <UART_AdvFeatureConfig+0x148>)
 80039fc:	4013      	ands	r3, r2
 80039fe:	0019      	movs	r1, r3
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	430a      	orrs	r2, r1
 8003a0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a10:	2204      	movs	r2, #4
 8003a12:	4013      	ands	r3, r2
 8003a14:	d00b      	beq.n	8003a2e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	4a3b      	ldr	r2, [pc, #236]	; (8003b0c <UART_AdvFeatureConfig+0x14c>)
 8003a1e:	4013      	ands	r3, r2
 8003a20:	0019      	movs	r1, r3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	430a      	orrs	r2, r1
 8003a2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a32:	2208      	movs	r2, #8
 8003a34:	4013      	ands	r3, r2
 8003a36:	d00b      	beq.n	8003a50 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	4a34      	ldr	r2, [pc, #208]	; (8003b10 <UART_AdvFeatureConfig+0x150>)
 8003a40:	4013      	ands	r3, r2
 8003a42:	0019      	movs	r1, r3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	430a      	orrs	r2, r1
 8003a4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a54:	2210      	movs	r2, #16
 8003a56:	4013      	ands	r3, r2
 8003a58:	d00b      	beq.n	8003a72 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	4a2c      	ldr	r2, [pc, #176]	; (8003b14 <UART_AdvFeatureConfig+0x154>)
 8003a62:	4013      	ands	r3, r2
 8003a64:	0019      	movs	r1, r3
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	430a      	orrs	r2, r1
 8003a70:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a76:	2220      	movs	r2, #32
 8003a78:	4013      	ands	r3, r2
 8003a7a:	d00b      	beq.n	8003a94 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	4a25      	ldr	r2, [pc, #148]	; (8003b18 <UART_AdvFeatureConfig+0x158>)
 8003a84:	4013      	ands	r3, r2
 8003a86:	0019      	movs	r1, r3
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	430a      	orrs	r2, r1
 8003a92:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a98:	2240      	movs	r2, #64	; 0x40
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	d01d      	beq.n	8003ada <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	4a1d      	ldr	r2, [pc, #116]	; (8003b1c <UART_AdvFeatureConfig+0x15c>)
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	0019      	movs	r1, r3
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	430a      	orrs	r2, r1
 8003ab4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003aba:	2380      	movs	r3, #128	; 0x80
 8003abc:	035b      	lsls	r3, r3, #13
 8003abe:	429a      	cmp	r2, r3
 8003ac0:	d10b      	bne.n	8003ada <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	4a15      	ldr	r2, [pc, #84]	; (8003b20 <UART_AdvFeatureConfig+0x160>)
 8003aca:	4013      	ands	r3, r2
 8003acc:	0019      	movs	r1, r3
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	430a      	orrs	r2, r1
 8003ad8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ade:	2280      	movs	r2, #128	; 0x80
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	d00b      	beq.n	8003afc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	4a0e      	ldr	r2, [pc, #56]	; (8003b24 <UART_AdvFeatureConfig+0x164>)
 8003aec:	4013      	ands	r3, r2
 8003aee:	0019      	movs	r1, r3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	430a      	orrs	r2, r1
 8003afa:	605a      	str	r2, [r3, #4]
  }
}
 8003afc:	46c0      	nop			; (mov r8, r8)
 8003afe:	46bd      	mov	sp, r7
 8003b00:	b002      	add	sp, #8
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	fffdffff 	.word	0xfffdffff
 8003b08:	fffeffff 	.word	0xfffeffff
 8003b0c:	fffbffff 	.word	0xfffbffff
 8003b10:	ffff7fff 	.word	0xffff7fff
 8003b14:	ffffefff 	.word	0xffffefff
 8003b18:	ffffdfff 	.word	0xffffdfff
 8003b1c:	ffefffff 	.word	0xffefffff
 8003b20:	ff9fffff 	.word	0xff9fffff
 8003b24:	fff7ffff 	.word	0xfff7ffff

08003b28 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b086      	sub	sp, #24
 8003b2c:	af02      	add	r7, sp, #8
 8003b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2280      	movs	r2, #128	; 0x80
 8003b34:	2100      	movs	r1, #0
 8003b36:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003b38:	f7fd fe56 	bl	80017e8 <HAL_GetTick>
 8003b3c:	0003      	movs	r3, r0
 8003b3e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	2208      	movs	r2, #8
 8003b48:	4013      	ands	r3, r2
 8003b4a:	2b08      	cmp	r3, #8
 8003b4c:	d10c      	bne.n	8003b68 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2280      	movs	r2, #128	; 0x80
 8003b52:	0391      	lsls	r1, r2, #14
 8003b54:	6878      	ldr	r0, [r7, #4]
 8003b56:	4a17      	ldr	r2, [pc, #92]	; (8003bb4 <UART_CheckIdleState+0x8c>)
 8003b58:	9200      	str	r2, [sp, #0]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f000 f82c 	bl	8003bb8 <UART_WaitOnFlagUntilTimeout>
 8003b60:	1e03      	subs	r3, r0, #0
 8003b62:	d001      	beq.n	8003b68 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b64:	2303      	movs	r3, #3
 8003b66:	e021      	b.n	8003bac <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	2204      	movs	r2, #4
 8003b70:	4013      	ands	r3, r2
 8003b72:	2b04      	cmp	r3, #4
 8003b74:	d10c      	bne.n	8003b90 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2280      	movs	r2, #128	; 0x80
 8003b7a:	03d1      	lsls	r1, r2, #15
 8003b7c:	6878      	ldr	r0, [r7, #4]
 8003b7e:	4a0d      	ldr	r2, [pc, #52]	; (8003bb4 <UART_CheckIdleState+0x8c>)
 8003b80:	9200      	str	r2, [sp, #0]
 8003b82:	2200      	movs	r2, #0
 8003b84:	f000 f818 	bl	8003bb8 <UART_WaitOnFlagUntilTimeout>
 8003b88:	1e03      	subs	r3, r0, #0
 8003b8a:	d001      	beq.n	8003b90 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b8c:	2303      	movs	r3, #3
 8003b8e:	e00d      	b.n	8003bac <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2220      	movs	r2, #32
 8003b94:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2220      	movs	r2, #32
 8003b9a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2274      	movs	r2, #116	; 0x74
 8003ba6:	2100      	movs	r1, #0
 8003ba8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003baa:	2300      	movs	r3, #0
}
 8003bac:	0018      	movs	r0, r3
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	b004      	add	sp, #16
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	01ffffff 	.word	0x01ffffff

08003bb8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	60f8      	str	r0, [r7, #12]
 8003bc0:	60b9      	str	r1, [r7, #8]
 8003bc2:	603b      	str	r3, [r7, #0]
 8003bc4:	1dfb      	adds	r3, r7, #7
 8003bc6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bc8:	e05e      	b.n	8003c88 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bca:	69bb      	ldr	r3, [r7, #24]
 8003bcc:	3301      	adds	r3, #1
 8003bce:	d05b      	beq.n	8003c88 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bd0:	f7fd fe0a 	bl	80017e8 <HAL_GetTick>
 8003bd4:	0002      	movs	r2, r0
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	69ba      	ldr	r2, [r7, #24]
 8003bdc:	429a      	cmp	r2, r3
 8003bde:	d302      	bcc.n	8003be6 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003be0:	69bb      	ldr	r3, [r7, #24]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d11b      	bne.n	8003c1e <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	492f      	ldr	r1, [pc, #188]	; (8003cb0 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003bf2:	400a      	ands	r2, r1
 8003bf4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	689a      	ldr	r2, [r3, #8]
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	2101      	movs	r1, #1
 8003c02:	438a      	bics	r2, r1
 8003c04:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2220      	movs	r2, #32
 8003c0a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2220      	movs	r2, #32
 8003c10:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2274      	movs	r2, #116	; 0x74
 8003c16:	2100      	movs	r1, #0
 8003c18:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003c1a:	2303      	movs	r3, #3
 8003c1c:	e044      	b.n	8003ca8 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	2204      	movs	r2, #4
 8003c26:	4013      	ands	r3, r2
 8003c28:	d02e      	beq.n	8003c88 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	69da      	ldr	r2, [r3, #28]
 8003c30:	2380      	movs	r3, #128	; 0x80
 8003c32:	011b      	lsls	r3, r3, #4
 8003c34:	401a      	ands	r2, r3
 8003c36:	2380      	movs	r3, #128	; 0x80
 8003c38:	011b      	lsls	r3, r3, #4
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d124      	bne.n	8003c88 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	2280      	movs	r2, #128	; 0x80
 8003c44:	0112      	lsls	r2, r2, #4
 8003c46:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4917      	ldr	r1, [pc, #92]	; (8003cb0 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003c54:	400a      	ands	r2, r1
 8003c56:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	689a      	ldr	r2, [r3, #8]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	2101      	movs	r1, #1
 8003c64:	438a      	bics	r2, r1
 8003c66:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2220      	movs	r2, #32
 8003c6c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2220      	movs	r2, #32
 8003c72:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2280      	movs	r2, #128	; 0x80
 8003c78:	2120      	movs	r1, #32
 8003c7a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2274      	movs	r2, #116	; 0x74
 8003c80:	2100      	movs	r1, #0
 8003c82:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003c84:	2303      	movs	r3, #3
 8003c86:	e00f      	b.n	8003ca8 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	69db      	ldr	r3, [r3, #28]
 8003c8e:	68ba      	ldr	r2, [r7, #8]
 8003c90:	4013      	ands	r3, r2
 8003c92:	68ba      	ldr	r2, [r7, #8]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	425a      	negs	r2, r3
 8003c98:	4153      	adcs	r3, r2
 8003c9a:	b2db      	uxtb	r3, r3
 8003c9c:	001a      	movs	r2, r3
 8003c9e:	1dfb      	adds	r3, r7, #7
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	429a      	cmp	r2, r3
 8003ca4:	d091      	beq.n	8003bca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ca6:	2300      	movs	r3, #0
}
 8003ca8:	0018      	movs	r0, r3
 8003caa:	46bd      	mov	sp, r7
 8003cac:	b004      	add	sp, #16
 8003cae:	bd80      	pop	{r7, pc}
 8003cb0:	fffffe5f 	.word	0xfffffe5f

08003cb4 <__errno>:
 8003cb4:	4b01      	ldr	r3, [pc, #4]	; (8003cbc <__errno+0x8>)
 8003cb6:	6818      	ldr	r0, [r3, #0]
 8003cb8:	4770      	bx	lr
 8003cba:	46c0      	nop			; (mov r8, r8)
 8003cbc:	2000000c 	.word	0x2000000c

08003cc0 <__libc_init_array>:
 8003cc0:	b570      	push	{r4, r5, r6, lr}
 8003cc2:	2600      	movs	r6, #0
 8003cc4:	4d0c      	ldr	r5, [pc, #48]	; (8003cf8 <__libc_init_array+0x38>)
 8003cc6:	4c0d      	ldr	r4, [pc, #52]	; (8003cfc <__libc_init_array+0x3c>)
 8003cc8:	1b64      	subs	r4, r4, r5
 8003cca:	10a4      	asrs	r4, r4, #2
 8003ccc:	42a6      	cmp	r6, r4
 8003cce:	d109      	bne.n	8003ce4 <__libc_init_array+0x24>
 8003cd0:	2600      	movs	r6, #0
 8003cd2:	f000 fc49 	bl	8004568 <_init>
 8003cd6:	4d0a      	ldr	r5, [pc, #40]	; (8003d00 <__libc_init_array+0x40>)
 8003cd8:	4c0a      	ldr	r4, [pc, #40]	; (8003d04 <__libc_init_array+0x44>)
 8003cda:	1b64      	subs	r4, r4, r5
 8003cdc:	10a4      	asrs	r4, r4, #2
 8003cde:	42a6      	cmp	r6, r4
 8003ce0:	d105      	bne.n	8003cee <__libc_init_array+0x2e>
 8003ce2:	bd70      	pop	{r4, r5, r6, pc}
 8003ce4:	00b3      	lsls	r3, r6, #2
 8003ce6:	58eb      	ldr	r3, [r5, r3]
 8003ce8:	4798      	blx	r3
 8003cea:	3601      	adds	r6, #1
 8003cec:	e7ee      	b.n	8003ccc <__libc_init_array+0xc>
 8003cee:	00b3      	lsls	r3, r6, #2
 8003cf0:	58eb      	ldr	r3, [r5, r3]
 8003cf2:	4798      	blx	r3
 8003cf4:	3601      	adds	r6, #1
 8003cf6:	e7f2      	b.n	8003cde <__libc_init_array+0x1e>
 8003cf8:	08004858 	.word	0x08004858
 8003cfc:	08004858 	.word	0x08004858
 8003d00:	08004858 	.word	0x08004858
 8003d04:	0800485c 	.word	0x0800485c

08003d08 <memset>:
 8003d08:	0003      	movs	r3, r0
 8003d0a:	1882      	adds	r2, r0, r2
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d100      	bne.n	8003d12 <memset+0xa>
 8003d10:	4770      	bx	lr
 8003d12:	7019      	strb	r1, [r3, #0]
 8003d14:	3301      	adds	r3, #1
 8003d16:	e7f9      	b.n	8003d0c <memset+0x4>

08003d18 <_vsiprintf_r>:
 8003d18:	b500      	push	{lr}
 8003d1a:	b09b      	sub	sp, #108	; 0x6c
 8003d1c:	9100      	str	r1, [sp, #0]
 8003d1e:	9104      	str	r1, [sp, #16]
 8003d20:	4906      	ldr	r1, [pc, #24]	; (8003d3c <_vsiprintf_r+0x24>)
 8003d22:	9105      	str	r1, [sp, #20]
 8003d24:	9102      	str	r1, [sp, #8]
 8003d26:	4906      	ldr	r1, [pc, #24]	; (8003d40 <_vsiprintf_r+0x28>)
 8003d28:	9103      	str	r1, [sp, #12]
 8003d2a:	4669      	mov	r1, sp
 8003d2c:	f000 f878 	bl	8003e20 <_svfiprintf_r>
 8003d30:	2300      	movs	r3, #0
 8003d32:	9a00      	ldr	r2, [sp, #0]
 8003d34:	7013      	strb	r3, [r2, #0]
 8003d36:	b01b      	add	sp, #108	; 0x6c
 8003d38:	bd00      	pop	{pc}
 8003d3a:	46c0      	nop			; (mov r8, r8)
 8003d3c:	7fffffff 	.word	0x7fffffff
 8003d40:	ffff0208 	.word	0xffff0208

08003d44 <vsiprintf>:
 8003d44:	b510      	push	{r4, lr}
 8003d46:	0013      	movs	r3, r2
 8003d48:	000a      	movs	r2, r1
 8003d4a:	0001      	movs	r1, r0
 8003d4c:	4802      	ldr	r0, [pc, #8]	; (8003d58 <vsiprintf+0x14>)
 8003d4e:	6800      	ldr	r0, [r0, #0]
 8003d50:	f7ff ffe2 	bl	8003d18 <_vsiprintf_r>
 8003d54:	bd10      	pop	{r4, pc}
 8003d56:	46c0      	nop			; (mov r8, r8)
 8003d58:	2000000c 	.word	0x2000000c

08003d5c <__ssputs_r>:
 8003d5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d5e:	688e      	ldr	r6, [r1, #8]
 8003d60:	b085      	sub	sp, #20
 8003d62:	0007      	movs	r7, r0
 8003d64:	000c      	movs	r4, r1
 8003d66:	9203      	str	r2, [sp, #12]
 8003d68:	9301      	str	r3, [sp, #4]
 8003d6a:	429e      	cmp	r6, r3
 8003d6c:	d83c      	bhi.n	8003de8 <__ssputs_r+0x8c>
 8003d6e:	2390      	movs	r3, #144	; 0x90
 8003d70:	898a      	ldrh	r2, [r1, #12]
 8003d72:	00db      	lsls	r3, r3, #3
 8003d74:	421a      	tst	r2, r3
 8003d76:	d034      	beq.n	8003de2 <__ssputs_r+0x86>
 8003d78:	2503      	movs	r5, #3
 8003d7a:	6909      	ldr	r1, [r1, #16]
 8003d7c:	6823      	ldr	r3, [r4, #0]
 8003d7e:	1a5b      	subs	r3, r3, r1
 8003d80:	9302      	str	r3, [sp, #8]
 8003d82:	6963      	ldr	r3, [r4, #20]
 8003d84:	9802      	ldr	r0, [sp, #8]
 8003d86:	435d      	muls	r5, r3
 8003d88:	0feb      	lsrs	r3, r5, #31
 8003d8a:	195d      	adds	r5, r3, r5
 8003d8c:	9b01      	ldr	r3, [sp, #4]
 8003d8e:	106d      	asrs	r5, r5, #1
 8003d90:	3301      	adds	r3, #1
 8003d92:	181b      	adds	r3, r3, r0
 8003d94:	42ab      	cmp	r3, r5
 8003d96:	d900      	bls.n	8003d9a <__ssputs_r+0x3e>
 8003d98:	001d      	movs	r5, r3
 8003d9a:	0553      	lsls	r3, r2, #21
 8003d9c:	d532      	bpl.n	8003e04 <__ssputs_r+0xa8>
 8003d9e:	0029      	movs	r1, r5
 8003da0:	0038      	movs	r0, r7
 8003da2:	f000 fb31 	bl	8004408 <_malloc_r>
 8003da6:	1e06      	subs	r6, r0, #0
 8003da8:	d109      	bne.n	8003dbe <__ssputs_r+0x62>
 8003daa:	230c      	movs	r3, #12
 8003dac:	603b      	str	r3, [r7, #0]
 8003dae:	2340      	movs	r3, #64	; 0x40
 8003db0:	2001      	movs	r0, #1
 8003db2:	89a2      	ldrh	r2, [r4, #12]
 8003db4:	4240      	negs	r0, r0
 8003db6:	4313      	orrs	r3, r2
 8003db8:	81a3      	strh	r3, [r4, #12]
 8003dba:	b005      	add	sp, #20
 8003dbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003dbe:	9a02      	ldr	r2, [sp, #8]
 8003dc0:	6921      	ldr	r1, [r4, #16]
 8003dc2:	f000 faba 	bl	800433a <memcpy>
 8003dc6:	89a3      	ldrh	r3, [r4, #12]
 8003dc8:	4a14      	ldr	r2, [pc, #80]	; (8003e1c <__ssputs_r+0xc0>)
 8003dca:	401a      	ands	r2, r3
 8003dcc:	2380      	movs	r3, #128	; 0x80
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	81a3      	strh	r3, [r4, #12]
 8003dd2:	9b02      	ldr	r3, [sp, #8]
 8003dd4:	6126      	str	r6, [r4, #16]
 8003dd6:	18f6      	adds	r6, r6, r3
 8003dd8:	6026      	str	r6, [r4, #0]
 8003dda:	6165      	str	r5, [r4, #20]
 8003ddc:	9e01      	ldr	r6, [sp, #4]
 8003dde:	1aed      	subs	r5, r5, r3
 8003de0:	60a5      	str	r5, [r4, #8]
 8003de2:	9b01      	ldr	r3, [sp, #4]
 8003de4:	429e      	cmp	r6, r3
 8003de6:	d900      	bls.n	8003dea <__ssputs_r+0x8e>
 8003de8:	9e01      	ldr	r6, [sp, #4]
 8003dea:	0032      	movs	r2, r6
 8003dec:	9903      	ldr	r1, [sp, #12]
 8003dee:	6820      	ldr	r0, [r4, #0]
 8003df0:	f000 faac 	bl	800434c <memmove>
 8003df4:	68a3      	ldr	r3, [r4, #8]
 8003df6:	2000      	movs	r0, #0
 8003df8:	1b9b      	subs	r3, r3, r6
 8003dfa:	60a3      	str	r3, [r4, #8]
 8003dfc:	6823      	ldr	r3, [r4, #0]
 8003dfe:	199e      	adds	r6, r3, r6
 8003e00:	6026      	str	r6, [r4, #0]
 8003e02:	e7da      	b.n	8003dba <__ssputs_r+0x5e>
 8003e04:	002a      	movs	r2, r5
 8003e06:	0038      	movs	r0, r7
 8003e08:	f000 fb5c 	bl	80044c4 <_realloc_r>
 8003e0c:	1e06      	subs	r6, r0, #0
 8003e0e:	d1e0      	bne.n	8003dd2 <__ssputs_r+0x76>
 8003e10:	0038      	movs	r0, r7
 8003e12:	6921      	ldr	r1, [r4, #16]
 8003e14:	f000 faae 	bl	8004374 <_free_r>
 8003e18:	e7c7      	b.n	8003daa <__ssputs_r+0x4e>
 8003e1a:	46c0      	nop			; (mov r8, r8)
 8003e1c:	fffffb7f 	.word	0xfffffb7f

08003e20 <_svfiprintf_r>:
 8003e20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e22:	b0a1      	sub	sp, #132	; 0x84
 8003e24:	9003      	str	r0, [sp, #12]
 8003e26:	001d      	movs	r5, r3
 8003e28:	898b      	ldrh	r3, [r1, #12]
 8003e2a:	000f      	movs	r7, r1
 8003e2c:	0016      	movs	r6, r2
 8003e2e:	061b      	lsls	r3, r3, #24
 8003e30:	d511      	bpl.n	8003e56 <_svfiprintf_r+0x36>
 8003e32:	690b      	ldr	r3, [r1, #16]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d10e      	bne.n	8003e56 <_svfiprintf_r+0x36>
 8003e38:	2140      	movs	r1, #64	; 0x40
 8003e3a:	f000 fae5 	bl	8004408 <_malloc_r>
 8003e3e:	6038      	str	r0, [r7, #0]
 8003e40:	6138      	str	r0, [r7, #16]
 8003e42:	2800      	cmp	r0, #0
 8003e44:	d105      	bne.n	8003e52 <_svfiprintf_r+0x32>
 8003e46:	230c      	movs	r3, #12
 8003e48:	9a03      	ldr	r2, [sp, #12]
 8003e4a:	3801      	subs	r0, #1
 8003e4c:	6013      	str	r3, [r2, #0]
 8003e4e:	b021      	add	sp, #132	; 0x84
 8003e50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e52:	2340      	movs	r3, #64	; 0x40
 8003e54:	617b      	str	r3, [r7, #20]
 8003e56:	2300      	movs	r3, #0
 8003e58:	ac08      	add	r4, sp, #32
 8003e5a:	6163      	str	r3, [r4, #20]
 8003e5c:	3320      	adds	r3, #32
 8003e5e:	7663      	strb	r3, [r4, #25]
 8003e60:	3310      	adds	r3, #16
 8003e62:	76a3      	strb	r3, [r4, #26]
 8003e64:	9507      	str	r5, [sp, #28]
 8003e66:	0035      	movs	r5, r6
 8003e68:	782b      	ldrb	r3, [r5, #0]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d001      	beq.n	8003e72 <_svfiprintf_r+0x52>
 8003e6e:	2b25      	cmp	r3, #37	; 0x25
 8003e70:	d147      	bne.n	8003f02 <_svfiprintf_r+0xe2>
 8003e72:	1bab      	subs	r3, r5, r6
 8003e74:	9305      	str	r3, [sp, #20]
 8003e76:	42b5      	cmp	r5, r6
 8003e78:	d00c      	beq.n	8003e94 <_svfiprintf_r+0x74>
 8003e7a:	0032      	movs	r2, r6
 8003e7c:	0039      	movs	r1, r7
 8003e7e:	9803      	ldr	r0, [sp, #12]
 8003e80:	f7ff ff6c 	bl	8003d5c <__ssputs_r>
 8003e84:	1c43      	adds	r3, r0, #1
 8003e86:	d100      	bne.n	8003e8a <_svfiprintf_r+0x6a>
 8003e88:	e0ae      	b.n	8003fe8 <_svfiprintf_r+0x1c8>
 8003e8a:	6962      	ldr	r2, [r4, #20]
 8003e8c:	9b05      	ldr	r3, [sp, #20]
 8003e8e:	4694      	mov	ip, r2
 8003e90:	4463      	add	r3, ip
 8003e92:	6163      	str	r3, [r4, #20]
 8003e94:	782b      	ldrb	r3, [r5, #0]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d100      	bne.n	8003e9c <_svfiprintf_r+0x7c>
 8003e9a:	e0a5      	b.n	8003fe8 <_svfiprintf_r+0x1c8>
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	4252      	negs	r2, r2
 8003ea2:	6062      	str	r2, [r4, #4]
 8003ea4:	a904      	add	r1, sp, #16
 8003ea6:	3254      	adds	r2, #84	; 0x54
 8003ea8:	1852      	adds	r2, r2, r1
 8003eaa:	1c6e      	adds	r6, r5, #1
 8003eac:	6023      	str	r3, [r4, #0]
 8003eae:	60e3      	str	r3, [r4, #12]
 8003eb0:	60a3      	str	r3, [r4, #8]
 8003eb2:	7013      	strb	r3, [r2, #0]
 8003eb4:	65a3      	str	r3, [r4, #88]	; 0x58
 8003eb6:	2205      	movs	r2, #5
 8003eb8:	7831      	ldrb	r1, [r6, #0]
 8003eba:	4854      	ldr	r0, [pc, #336]	; (800400c <_svfiprintf_r+0x1ec>)
 8003ebc:	f000 fa32 	bl	8004324 <memchr>
 8003ec0:	1c75      	adds	r5, r6, #1
 8003ec2:	2800      	cmp	r0, #0
 8003ec4:	d11f      	bne.n	8003f06 <_svfiprintf_r+0xe6>
 8003ec6:	6822      	ldr	r2, [r4, #0]
 8003ec8:	06d3      	lsls	r3, r2, #27
 8003eca:	d504      	bpl.n	8003ed6 <_svfiprintf_r+0xb6>
 8003ecc:	2353      	movs	r3, #83	; 0x53
 8003ece:	a904      	add	r1, sp, #16
 8003ed0:	185b      	adds	r3, r3, r1
 8003ed2:	2120      	movs	r1, #32
 8003ed4:	7019      	strb	r1, [r3, #0]
 8003ed6:	0713      	lsls	r3, r2, #28
 8003ed8:	d504      	bpl.n	8003ee4 <_svfiprintf_r+0xc4>
 8003eda:	2353      	movs	r3, #83	; 0x53
 8003edc:	a904      	add	r1, sp, #16
 8003ede:	185b      	adds	r3, r3, r1
 8003ee0:	212b      	movs	r1, #43	; 0x2b
 8003ee2:	7019      	strb	r1, [r3, #0]
 8003ee4:	7833      	ldrb	r3, [r6, #0]
 8003ee6:	2b2a      	cmp	r3, #42	; 0x2a
 8003ee8:	d016      	beq.n	8003f18 <_svfiprintf_r+0xf8>
 8003eea:	0035      	movs	r5, r6
 8003eec:	2100      	movs	r1, #0
 8003eee:	200a      	movs	r0, #10
 8003ef0:	68e3      	ldr	r3, [r4, #12]
 8003ef2:	782a      	ldrb	r2, [r5, #0]
 8003ef4:	1c6e      	adds	r6, r5, #1
 8003ef6:	3a30      	subs	r2, #48	; 0x30
 8003ef8:	2a09      	cmp	r2, #9
 8003efa:	d94e      	bls.n	8003f9a <_svfiprintf_r+0x17a>
 8003efc:	2900      	cmp	r1, #0
 8003efe:	d111      	bne.n	8003f24 <_svfiprintf_r+0x104>
 8003f00:	e017      	b.n	8003f32 <_svfiprintf_r+0x112>
 8003f02:	3501      	adds	r5, #1
 8003f04:	e7b0      	b.n	8003e68 <_svfiprintf_r+0x48>
 8003f06:	4b41      	ldr	r3, [pc, #260]	; (800400c <_svfiprintf_r+0x1ec>)
 8003f08:	6822      	ldr	r2, [r4, #0]
 8003f0a:	1ac0      	subs	r0, r0, r3
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	4083      	lsls	r3, r0
 8003f10:	4313      	orrs	r3, r2
 8003f12:	002e      	movs	r6, r5
 8003f14:	6023      	str	r3, [r4, #0]
 8003f16:	e7ce      	b.n	8003eb6 <_svfiprintf_r+0x96>
 8003f18:	9b07      	ldr	r3, [sp, #28]
 8003f1a:	1d19      	adds	r1, r3, #4
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	9107      	str	r1, [sp, #28]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	db01      	blt.n	8003f28 <_svfiprintf_r+0x108>
 8003f24:	930b      	str	r3, [sp, #44]	; 0x2c
 8003f26:	e004      	b.n	8003f32 <_svfiprintf_r+0x112>
 8003f28:	425b      	negs	r3, r3
 8003f2a:	60e3      	str	r3, [r4, #12]
 8003f2c:	2302      	movs	r3, #2
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	6023      	str	r3, [r4, #0]
 8003f32:	782b      	ldrb	r3, [r5, #0]
 8003f34:	2b2e      	cmp	r3, #46	; 0x2e
 8003f36:	d10a      	bne.n	8003f4e <_svfiprintf_r+0x12e>
 8003f38:	786b      	ldrb	r3, [r5, #1]
 8003f3a:	2b2a      	cmp	r3, #42	; 0x2a
 8003f3c:	d135      	bne.n	8003faa <_svfiprintf_r+0x18a>
 8003f3e:	9b07      	ldr	r3, [sp, #28]
 8003f40:	3502      	adds	r5, #2
 8003f42:	1d1a      	adds	r2, r3, #4
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	9207      	str	r2, [sp, #28]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	db2b      	blt.n	8003fa4 <_svfiprintf_r+0x184>
 8003f4c:	9309      	str	r3, [sp, #36]	; 0x24
 8003f4e:	4e30      	ldr	r6, [pc, #192]	; (8004010 <_svfiprintf_r+0x1f0>)
 8003f50:	2203      	movs	r2, #3
 8003f52:	0030      	movs	r0, r6
 8003f54:	7829      	ldrb	r1, [r5, #0]
 8003f56:	f000 f9e5 	bl	8004324 <memchr>
 8003f5a:	2800      	cmp	r0, #0
 8003f5c:	d006      	beq.n	8003f6c <_svfiprintf_r+0x14c>
 8003f5e:	2340      	movs	r3, #64	; 0x40
 8003f60:	1b80      	subs	r0, r0, r6
 8003f62:	4083      	lsls	r3, r0
 8003f64:	6822      	ldr	r2, [r4, #0]
 8003f66:	3501      	adds	r5, #1
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	6023      	str	r3, [r4, #0]
 8003f6c:	7829      	ldrb	r1, [r5, #0]
 8003f6e:	2206      	movs	r2, #6
 8003f70:	4828      	ldr	r0, [pc, #160]	; (8004014 <_svfiprintf_r+0x1f4>)
 8003f72:	1c6e      	adds	r6, r5, #1
 8003f74:	7621      	strb	r1, [r4, #24]
 8003f76:	f000 f9d5 	bl	8004324 <memchr>
 8003f7a:	2800      	cmp	r0, #0
 8003f7c:	d03c      	beq.n	8003ff8 <_svfiprintf_r+0x1d8>
 8003f7e:	4b26      	ldr	r3, [pc, #152]	; (8004018 <_svfiprintf_r+0x1f8>)
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d125      	bne.n	8003fd0 <_svfiprintf_r+0x1b0>
 8003f84:	2207      	movs	r2, #7
 8003f86:	9b07      	ldr	r3, [sp, #28]
 8003f88:	3307      	adds	r3, #7
 8003f8a:	4393      	bics	r3, r2
 8003f8c:	3308      	adds	r3, #8
 8003f8e:	9307      	str	r3, [sp, #28]
 8003f90:	6963      	ldr	r3, [r4, #20]
 8003f92:	9a04      	ldr	r2, [sp, #16]
 8003f94:	189b      	adds	r3, r3, r2
 8003f96:	6163      	str	r3, [r4, #20]
 8003f98:	e765      	b.n	8003e66 <_svfiprintf_r+0x46>
 8003f9a:	4343      	muls	r3, r0
 8003f9c:	0035      	movs	r5, r6
 8003f9e:	2101      	movs	r1, #1
 8003fa0:	189b      	adds	r3, r3, r2
 8003fa2:	e7a6      	b.n	8003ef2 <_svfiprintf_r+0xd2>
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	425b      	negs	r3, r3
 8003fa8:	e7d0      	b.n	8003f4c <_svfiprintf_r+0x12c>
 8003faa:	2300      	movs	r3, #0
 8003fac:	200a      	movs	r0, #10
 8003fae:	001a      	movs	r2, r3
 8003fb0:	3501      	adds	r5, #1
 8003fb2:	6063      	str	r3, [r4, #4]
 8003fb4:	7829      	ldrb	r1, [r5, #0]
 8003fb6:	1c6e      	adds	r6, r5, #1
 8003fb8:	3930      	subs	r1, #48	; 0x30
 8003fba:	2909      	cmp	r1, #9
 8003fbc:	d903      	bls.n	8003fc6 <_svfiprintf_r+0x1a6>
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d0c5      	beq.n	8003f4e <_svfiprintf_r+0x12e>
 8003fc2:	9209      	str	r2, [sp, #36]	; 0x24
 8003fc4:	e7c3      	b.n	8003f4e <_svfiprintf_r+0x12e>
 8003fc6:	4342      	muls	r2, r0
 8003fc8:	0035      	movs	r5, r6
 8003fca:	2301      	movs	r3, #1
 8003fcc:	1852      	adds	r2, r2, r1
 8003fce:	e7f1      	b.n	8003fb4 <_svfiprintf_r+0x194>
 8003fd0:	ab07      	add	r3, sp, #28
 8003fd2:	9300      	str	r3, [sp, #0]
 8003fd4:	003a      	movs	r2, r7
 8003fd6:	0021      	movs	r1, r4
 8003fd8:	4b10      	ldr	r3, [pc, #64]	; (800401c <_svfiprintf_r+0x1fc>)
 8003fda:	9803      	ldr	r0, [sp, #12]
 8003fdc:	e000      	b.n	8003fe0 <_svfiprintf_r+0x1c0>
 8003fde:	bf00      	nop
 8003fe0:	9004      	str	r0, [sp, #16]
 8003fe2:	9b04      	ldr	r3, [sp, #16]
 8003fe4:	3301      	adds	r3, #1
 8003fe6:	d1d3      	bne.n	8003f90 <_svfiprintf_r+0x170>
 8003fe8:	89bb      	ldrh	r3, [r7, #12]
 8003fea:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003fec:	065b      	lsls	r3, r3, #25
 8003fee:	d400      	bmi.n	8003ff2 <_svfiprintf_r+0x1d2>
 8003ff0:	e72d      	b.n	8003e4e <_svfiprintf_r+0x2e>
 8003ff2:	2001      	movs	r0, #1
 8003ff4:	4240      	negs	r0, r0
 8003ff6:	e72a      	b.n	8003e4e <_svfiprintf_r+0x2e>
 8003ff8:	ab07      	add	r3, sp, #28
 8003ffa:	9300      	str	r3, [sp, #0]
 8003ffc:	003a      	movs	r2, r7
 8003ffe:	0021      	movs	r1, r4
 8004000:	4b06      	ldr	r3, [pc, #24]	; (800401c <_svfiprintf_r+0x1fc>)
 8004002:	9803      	ldr	r0, [sp, #12]
 8004004:	f000 f87c 	bl	8004100 <_printf_i>
 8004008:	e7ea      	b.n	8003fe0 <_svfiprintf_r+0x1c0>
 800400a:	46c0      	nop			; (mov r8, r8)
 800400c:	0800481c 	.word	0x0800481c
 8004010:	08004822 	.word	0x08004822
 8004014:	08004826 	.word	0x08004826
 8004018:	00000000 	.word	0x00000000
 800401c:	08003d5d 	.word	0x08003d5d

08004020 <_printf_common>:
 8004020:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004022:	0015      	movs	r5, r2
 8004024:	9301      	str	r3, [sp, #4]
 8004026:	688a      	ldr	r2, [r1, #8]
 8004028:	690b      	ldr	r3, [r1, #16]
 800402a:	000c      	movs	r4, r1
 800402c:	9000      	str	r0, [sp, #0]
 800402e:	4293      	cmp	r3, r2
 8004030:	da00      	bge.n	8004034 <_printf_common+0x14>
 8004032:	0013      	movs	r3, r2
 8004034:	0022      	movs	r2, r4
 8004036:	602b      	str	r3, [r5, #0]
 8004038:	3243      	adds	r2, #67	; 0x43
 800403a:	7812      	ldrb	r2, [r2, #0]
 800403c:	2a00      	cmp	r2, #0
 800403e:	d001      	beq.n	8004044 <_printf_common+0x24>
 8004040:	3301      	adds	r3, #1
 8004042:	602b      	str	r3, [r5, #0]
 8004044:	6823      	ldr	r3, [r4, #0]
 8004046:	069b      	lsls	r3, r3, #26
 8004048:	d502      	bpl.n	8004050 <_printf_common+0x30>
 800404a:	682b      	ldr	r3, [r5, #0]
 800404c:	3302      	adds	r3, #2
 800404e:	602b      	str	r3, [r5, #0]
 8004050:	6822      	ldr	r2, [r4, #0]
 8004052:	2306      	movs	r3, #6
 8004054:	0017      	movs	r7, r2
 8004056:	401f      	ands	r7, r3
 8004058:	421a      	tst	r2, r3
 800405a:	d027      	beq.n	80040ac <_printf_common+0x8c>
 800405c:	0023      	movs	r3, r4
 800405e:	3343      	adds	r3, #67	; 0x43
 8004060:	781b      	ldrb	r3, [r3, #0]
 8004062:	1e5a      	subs	r2, r3, #1
 8004064:	4193      	sbcs	r3, r2
 8004066:	6822      	ldr	r2, [r4, #0]
 8004068:	0692      	lsls	r2, r2, #26
 800406a:	d430      	bmi.n	80040ce <_printf_common+0xae>
 800406c:	0022      	movs	r2, r4
 800406e:	9901      	ldr	r1, [sp, #4]
 8004070:	9800      	ldr	r0, [sp, #0]
 8004072:	9e08      	ldr	r6, [sp, #32]
 8004074:	3243      	adds	r2, #67	; 0x43
 8004076:	47b0      	blx	r6
 8004078:	1c43      	adds	r3, r0, #1
 800407a:	d025      	beq.n	80040c8 <_printf_common+0xa8>
 800407c:	2306      	movs	r3, #6
 800407e:	6820      	ldr	r0, [r4, #0]
 8004080:	682a      	ldr	r2, [r5, #0]
 8004082:	68e1      	ldr	r1, [r4, #12]
 8004084:	2500      	movs	r5, #0
 8004086:	4003      	ands	r3, r0
 8004088:	2b04      	cmp	r3, #4
 800408a:	d103      	bne.n	8004094 <_printf_common+0x74>
 800408c:	1a8d      	subs	r5, r1, r2
 800408e:	43eb      	mvns	r3, r5
 8004090:	17db      	asrs	r3, r3, #31
 8004092:	401d      	ands	r5, r3
 8004094:	68a3      	ldr	r3, [r4, #8]
 8004096:	6922      	ldr	r2, [r4, #16]
 8004098:	4293      	cmp	r3, r2
 800409a:	dd01      	ble.n	80040a0 <_printf_common+0x80>
 800409c:	1a9b      	subs	r3, r3, r2
 800409e:	18ed      	adds	r5, r5, r3
 80040a0:	2700      	movs	r7, #0
 80040a2:	42bd      	cmp	r5, r7
 80040a4:	d120      	bne.n	80040e8 <_printf_common+0xc8>
 80040a6:	2000      	movs	r0, #0
 80040a8:	e010      	b.n	80040cc <_printf_common+0xac>
 80040aa:	3701      	adds	r7, #1
 80040ac:	68e3      	ldr	r3, [r4, #12]
 80040ae:	682a      	ldr	r2, [r5, #0]
 80040b0:	1a9b      	subs	r3, r3, r2
 80040b2:	42bb      	cmp	r3, r7
 80040b4:	ddd2      	ble.n	800405c <_printf_common+0x3c>
 80040b6:	0022      	movs	r2, r4
 80040b8:	2301      	movs	r3, #1
 80040ba:	9901      	ldr	r1, [sp, #4]
 80040bc:	9800      	ldr	r0, [sp, #0]
 80040be:	9e08      	ldr	r6, [sp, #32]
 80040c0:	3219      	adds	r2, #25
 80040c2:	47b0      	blx	r6
 80040c4:	1c43      	adds	r3, r0, #1
 80040c6:	d1f0      	bne.n	80040aa <_printf_common+0x8a>
 80040c8:	2001      	movs	r0, #1
 80040ca:	4240      	negs	r0, r0
 80040cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80040ce:	2030      	movs	r0, #48	; 0x30
 80040d0:	18e1      	adds	r1, r4, r3
 80040d2:	3143      	adds	r1, #67	; 0x43
 80040d4:	7008      	strb	r0, [r1, #0]
 80040d6:	0021      	movs	r1, r4
 80040d8:	1c5a      	adds	r2, r3, #1
 80040da:	3145      	adds	r1, #69	; 0x45
 80040dc:	7809      	ldrb	r1, [r1, #0]
 80040de:	18a2      	adds	r2, r4, r2
 80040e0:	3243      	adds	r2, #67	; 0x43
 80040e2:	3302      	adds	r3, #2
 80040e4:	7011      	strb	r1, [r2, #0]
 80040e6:	e7c1      	b.n	800406c <_printf_common+0x4c>
 80040e8:	0022      	movs	r2, r4
 80040ea:	2301      	movs	r3, #1
 80040ec:	9901      	ldr	r1, [sp, #4]
 80040ee:	9800      	ldr	r0, [sp, #0]
 80040f0:	9e08      	ldr	r6, [sp, #32]
 80040f2:	321a      	adds	r2, #26
 80040f4:	47b0      	blx	r6
 80040f6:	1c43      	adds	r3, r0, #1
 80040f8:	d0e6      	beq.n	80040c8 <_printf_common+0xa8>
 80040fa:	3701      	adds	r7, #1
 80040fc:	e7d1      	b.n	80040a2 <_printf_common+0x82>
	...

08004100 <_printf_i>:
 8004100:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004102:	b08b      	sub	sp, #44	; 0x2c
 8004104:	9206      	str	r2, [sp, #24]
 8004106:	000a      	movs	r2, r1
 8004108:	3243      	adds	r2, #67	; 0x43
 800410a:	9307      	str	r3, [sp, #28]
 800410c:	9005      	str	r0, [sp, #20]
 800410e:	9204      	str	r2, [sp, #16]
 8004110:	7e0a      	ldrb	r2, [r1, #24]
 8004112:	000c      	movs	r4, r1
 8004114:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004116:	2a78      	cmp	r2, #120	; 0x78
 8004118:	d806      	bhi.n	8004128 <_printf_i+0x28>
 800411a:	2a62      	cmp	r2, #98	; 0x62
 800411c:	d808      	bhi.n	8004130 <_printf_i+0x30>
 800411e:	2a00      	cmp	r2, #0
 8004120:	d100      	bne.n	8004124 <_printf_i+0x24>
 8004122:	e0c0      	b.n	80042a6 <_printf_i+0x1a6>
 8004124:	2a58      	cmp	r2, #88	; 0x58
 8004126:	d052      	beq.n	80041ce <_printf_i+0xce>
 8004128:	0026      	movs	r6, r4
 800412a:	3642      	adds	r6, #66	; 0x42
 800412c:	7032      	strb	r2, [r6, #0]
 800412e:	e022      	b.n	8004176 <_printf_i+0x76>
 8004130:	0010      	movs	r0, r2
 8004132:	3863      	subs	r0, #99	; 0x63
 8004134:	2815      	cmp	r0, #21
 8004136:	d8f7      	bhi.n	8004128 <_printf_i+0x28>
 8004138:	f7fb ffee 	bl	8000118 <__gnu_thumb1_case_shi>
 800413c:	001f0016 	.word	0x001f0016
 8004140:	fff6fff6 	.word	0xfff6fff6
 8004144:	fff6fff6 	.word	0xfff6fff6
 8004148:	fff6001f 	.word	0xfff6001f
 800414c:	fff6fff6 	.word	0xfff6fff6
 8004150:	00a8fff6 	.word	0x00a8fff6
 8004154:	009a0036 	.word	0x009a0036
 8004158:	fff6fff6 	.word	0xfff6fff6
 800415c:	fff600b9 	.word	0xfff600b9
 8004160:	fff60036 	.word	0xfff60036
 8004164:	009efff6 	.word	0x009efff6
 8004168:	0026      	movs	r6, r4
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	3642      	adds	r6, #66	; 0x42
 800416e:	1d11      	adds	r1, r2, #4
 8004170:	6019      	str	r1, [r3, #0]
 8004172:	6813      	ldr	r3, [r2, #0]
 8004174:	7033      	strb	r3, [r6, #0]
 8004176:	2301      	movs	r3, #1
 8004178:	e0a7      	b.n	80042ca <_printf_i+0x1ca>
 800417a:	6808      	ldr	r0, [r1, #0]
 800417c:	6819      	ldr	r1, [r3, #0]
 800417e:	1d0a      	adds	r2, r1, #4
 8004180:	0605      	lsls	r5, r0, #24
 8004182:	d50b      	bpl.n	800419c <_printf_i+0x9c>
 8004184:	680d      	ldr	r5, [r1, #0]
 8004186:	601a      	str	r2, [r3, #0]
 8004188:	2d00      	cmp	r5, #0
 800418a:	da03      	bge.n	8004194 <_printf_i+0x94>
 800418c:	232d      	movs	r3, #45	; 0x2d
 800418e:	9a04      	ldr	r2, [sp, #16]
 8004190:	426d      	negs	r5, r5
 8004192:	7013      	strb	r3, [r2, #0]
 8004194:	4b61      	ldr	r3, [pc, #388]	; (800431c <_printf_i+0x21c>)
 8004196:	270a      	movs	r7, #10
 8004198:	9303      	str	r3, [sp, #12]
 800419a:	e032      	b.n	8004202 <_printf_i+0x102>
 800419c:	680d      	ldr	r5, [r1, #0]
 800419e:	601a      	str	r2, [r3, #0]
 80041a0:	0641      	lsls	r1, r0, #25
 80041a2:	d5f1      	bpl.n	8004188 <_printf_i+0x88>
 80041a4:	b22d      	sxth	r5, r5
 80041a6:	e7ef      	b.n	8004188 <_printf_i+0x88>
 80041a8:	680d      	ldr	r5, [r1, #0]
 80041aa:	6819      	ldr	r1, [r3, #0]
 80041ac:	1d08      	adds	r0, r1, #4
 80041ae:	6018      	str	r0, [r3, #0]
 80041b0:	062e      	lsls	r6, r5, #24
 80041b2:	d501      	bpl.n	80041b8 <_printf_i+0xb8>
 80041b4:	680d      	ldr	r5, [r1, #0]
 80041b6:	e003      	b.n	80041c0 <_printf_i+0xc0>
 80041b8:	066d      	lsls	r5, r5, #25
 80041ba:	d5fb      	bpl.n	80041b4 <_printf_i+0xb4>
 80041bc:	680d      	ldr	r5, [r1, #0]
 80041be:	b2ad      	uxth	r5, r5
 80041c0:	4b56      	ldr	r3, [pc, #344]	; (800431c <_printf_i+0x21c>)
 80041c2:	270a      	movs	r7, #10
 80041c4:	9303      	str	r3, [sp, #12]
 80041c6:	2a6f      	cmp	r2, #111	; 0x6f
 80041c8:	d117      	bne.n	80041fa <_printf_i+0xfa>
 80041ca:	2708      	movs	r7, #8
 80041cc:	e015      	b.n	80041fa <_printf_i+0xfa>
 80041ce:	3145      	adds	r1, #69	; 0x45
 80041d0:	700a      	strb	r2, [r1, #0]
 80041d2:	4a52      	ldr	r2, [pc, #328]	; (800431c <_printf_i+0x21c>)
 80041d4:	9203      	str	r2, [sp, #12]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	6821      	ldr	r1, [r4, #0]
 80041da:	ca20      	ldmia	r2!, {r5}
 80041dc:	601a      	str	r2, [r3, #0]
 80041de:	0608      	lsls	r0, r1, #24
 80041e0:	d550      	bpl.n	8004284 <_printf_i+0x184>
 80041e2:	07cb      	lsls	r3, r1, #31
 80041e4:	d502      	bpl.n	80041ec <_printf_i+0xec>
 80041e6:	2320      	movs	r3, #32
 80041e8:	4319      	orrs	r1, r3
 80041ea:	6021      	str	r1, [r4, #0]
 80041ec:	2710      	movs	r7, #16
 80041ee:	2d00      	cmp	r5, #0
 80041f0:	d103      	bne.n	80041fa <_printf_i+0xfa>
 80041f2:	2320      	movs	r3, #32
 80041f4:	6822      	ldr	r2, [r4, #0]
 80041f6:	439a      	bics	r2, r3
 80041f8:	6022      	str	r2, [r4, #0]
 80041fa:	0023      	movs	r3, r4
 80041fc:	2200      	movs	r2, #0
 80041fe:	3343      	adds	r3, #67	; 0x43
 8004200:	701a      	strb	r2, [r3, #0]
 8004202:	6863      	ldr	r3, [r4, #4]
 8004204:	60a3      	str	r3, [r4, #8]
 8004206:	2b00      	cmp	r3, #0
 8004208:	db03      	blt.n	8004212 <_printf_i+0x112>
 800420a:	2204      	movs	r2, #4
 800420c:	6821      	ldr	r1, [r4, #0]
 800420e:	4391      	bics	r1, r2
 8004210:	6021      	str	r1, [r4, #0]
 8004212:	2d00      	cmp	r5, #0
 8004214:	d102      	bne.n	800421c <_printf_i+0x11c>
 8004216:	9e04      	ldr	r6, [sp, #16]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d00c      	beq.n	8004236 <_printf_i+0x136>
 800421c:	9e04      	ldr	r6, [sp, #16]
 800421e:	0028      	movs	r0, r5
 8004220:	0039      	movs	r1, r7
 8004222:	f7fc f809 	bl	8000238 <__aeabi_uidivmod>
 8004226:	9b03      	ldr	r3, [sp, #12]
 8004228:	3e01      	subs	r6, #1
 800422a:	5c5b      	ldrb	r3, [r3, r1]
 800422c:	7033      	strb	r3, [r6, #0]
 800422e:	002b      	movs	r3, r5
 8004230:	0005      	movs	r5, r0
 8004232:	429f      	cmp	r7, r3
 8004234:	d9f3      	bls.n	800421e <_printf_i+0x11e>
 8004236:	2f08      	cmp	r7, #8
 8004238:	d109      	bne.n	800424e <_printf_i+0x14e>
 800423a:	6823      	ldr	r3, [r4, #0]
 800423c:	07db      	lsls	r3, r3, #31
 800423e:	d506      	bpl.n	800424e <_printf_i+0x14e>
 8004240:	6863      	ldr	r3, [r4, #4]
 8004242:	6922      	ldr	r2, [r4, #16]
 8004244:	4293      	cmp	r3, r2
 8004246:	dc02      	bgt.n	800424e <_printf_i+0x14e>
 8004248:	2330      	movs	r3, #48	; 0x30
 800424a:	3e01      	subs	r6, #1
 800424c:	7033      	strb	r3, [r6, #0]
 800424e:	9b04      	ldr	r3, [sp, #16]
 8004250:	1b9b      	subs	r3, r3, r6
 8004252:	6123      	str	r3, [r4, #16]
 8004254:	9b07      	ldr	r3, [sp, #28]
 8004256:	0021      	movs	r1, r4
 8004258:	9300      	str	r3, [sp, #0]
 800425a:	9805      	ldr	r0, [sp, #20]
 800425c:	9b06      	ldr	r3, [sp, #24]
 800425e:	aa09      	add	r2, sp, #36	; 0x24
 8004260:	f7ff fede 	bl	8004020 <_printf_common>
 8004264:	1c43      	adds	r3, r0, #1
 8004266:	d135      	bne.n	80042d4 <_printf_i+0x1d4>
 8004268:	2001      	movs	r0, #1
 800426a:	4240      	negs	r0, r0
 800426c:	b00b      	add	sp, #44	; 0x2c
 800426e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004270:	2220      	movs	r2, #32
 8004272:	6809      	ldr	r1, [r1, #0]
 8004274:	430a      	orrs	r2, r1
 8004276:	6022      	str	r2, [r4, #0]
 8004278:	0022      	movs	r2, r4
 800427a:	2178      	movs	r1, #120	; 0x78
 800427c:	3245      	adds	r2, #69	; 0x45
 800427e:	7011      	strb	r1, [r2, #0]
 8004280:	4a27      	ldr	r2, [pc, #156]	; (8004320 <_printf_i+0x220>)
 8004282:	e7a7      	b.n	80041d4 <_printf_i+0xd4>
 8004284:	0648      	lsls	r0, r1, #25
 8004286:	d5ac      	bpl.n	80041e2 <_printf_i+0xe2>
 8004288:	b2ad      	uxth	r5, r5
 800428a:	e7aa      	b.n	80041e2 <_printf_i+0xe2>
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	680d      	ldr	r5, [r1, #0]
 8004290:	1d10      	adds	r0, r2, #4
 8004292:	6949      	ldr	r1, [r1, #20]
 8004294:	6018      	str	r0, [r3, #0]
 8004296:	6813      	ldr	r3, [r2, #0]
 8004298:	062e      	lsls	r6, r5, #24
 800429a:	d501      	bpl.n	80042a0 <_printf_i+0x1a0>
 800429c:	6019      	str	r1, [r3, #0]
 800429e:	e002      	b.n	80042a6 <_printf_i+0x1a6>
 80042a0:	066d      	lsls	r5, r5, #25
 80042a2:	d5fb      	bpl.n	800429c <_printf_i+0x19c>
 80042a4:	8019      	strh	r1, [r3, #0]
 80042a6:	2300      	movs	r3, #0
 80042a8:	9e04      	ldr	r6, [sp, #16]
 80042aa:	6123      	str	r3, [r4, #16]
 80042ac:	e7d2      	b.n	8004254 <_printf_i+0x154>
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	1d11      	adds	r1, r2, #4
 80042b2:	6019      	str	r1, [r3, #0]
 80042b4:	6816      	ldr	r6, [r2, #0]
 80042b6:	2100      	movs	r1, #0
 80042b8:	0030      	movs	r0, r6
 80042ba:	6862      	ldr	r2, [r4, #4]
 80042bc:	f000 f832 	bl	8004324 <memchr>
 80042c0:	2800      	cmp	r0, #0
 80042c2:	d001      	beq.n	80042c8 <_printf_i+0x1c8>
 80042c4:	1b80      	subs	r0, r0, r6
 80042c6:	6060      	str	r0, [r4, #4]
 80042c8:	6863      	ldr	r3, [r4, #4]
 80042ca:	6123      	str	r3, [r4, #16]
 80042cc:	2300      	movs	r3, #0
 80042ce:	9a04      	ldr	r2, [sp, #16]
 80042d0:	7013      	strb	r3, [r2, #0]
 80042d2:	e7bf      	b.n	8004254 <_printf_i+0x154>
 80042d4:	6923      	ldr	r3, [r4, #16]
 80042d6:	0032      	movs	r2, r6
 80042d8:	9906      	ldr	r1, [sp, #24]
 80042da:	9805      	ldr	r0, [sp, #20]
 80042dc:	9d07      	ldr	r5, [sp, #28]
 80042de:	47a8      	blx	r5
 80042e0:	1c43      	adds	r3, r0, #1
 80042e2:	d0c1      	beq.n	8004268 <_printf_i+0x168>
 80042e4:	6823      	ldr	r3, [r4, #0]
 80042e6:	079b      	lsls	r3, r3, #30
 80042e8:	d415      	bmi.n	8004316 <_printf_i+0x216>
 80042ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042ec:	68e0      	ldr	r0, [r4, #12]
 80042ee:	4298      	cmp	r0, r3
 80042f0:	dabc      	bge.n	800426c <_printf_i+0x16c>
 80042f2:	0018      	movs	r0, r3
 80042f4:	e7ba      	b.n	800426c <_printf_i+0x16c>
 80042f6:	0022      	movs	r2, r4
 80042f8:	2301      	movs	r3, #1
 80042fa:	9906      	ldr	r1, [sp, #24]
 80042fc:	9805      	ldr	r0, [sp, #20]
 80042fe:	9e07      	ldr	r6, [sp, #28]
 8004300:	3219      	adds	r2, #25
 8004302:	47b0      	blx	r6
 8004304:	1c43      	adds	r3, r0, #1
 8004306:	d0af      	beq.n	8004268 <_printf_i+0x168>
 8004308:	3501      	adds	r5, #1
 800430a:	68e3      	ldr	r3, [r4, #12]
 800430c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800430e:	1a9b      	subs	r3, r3, r2
 8004310:	42ab      	cmp	r3, r5
 8004312:	dcf0      	bgt.n	80042f6 <_printf_i+0x1f6>
 8004314:	e7e9      	b.n	80042ea <_printf_i+0x1ea>
 8004316:	2500      	movs	r5, #0
 8004318:	e7f7      	b.n	800430a <_printf_i+0x20a>
 800431a:	46c0      	nop			; (mov r8, r8)
 800431c:	0800482d 	.word	0x0800482d
 8004320:	0800483e 	.word	0x0800483e

08004324 <memchr>:
 8004324:	b2c9      	uxtb	r1, r1
 8004326:	1882      	adds	r2, r0, r2
 8004328:	4290      	cmp	r0, r2
 800432a:	d101      	bne.n	8004330 <memchr+0xc>
 800432c:	2000      	movs	r0, #0
 800432e:	4770      	bx	lr
 8004330:	7803      	ldrb	r3, [r0, #0]
 8004332:	428b      	cmp	r3, r1
 8004334:	d0fb      	beq.n	800432e <memchr+0xa>
 8004336:	3001      	adds	r0, #1
 8004338:	e7f6      	b.n	8004328 <memchr+0x4>

0800433a <memcpy>:
 800433a:	2300      	movs	r3, #0
 800433c:	b510      	push	{r4, lr}
 800433e:	429a      	cmp	r2, r3
 8004340:	d100      	bne.n	8004344 <memcpy+0xa>
 8004342:	bd10      	pop	{r4, pc}
 8004344:	5ccc      	ldrb	r4, [r1, r3]
 8004346:	54c4      	strb	r4, [r0, r3]
 8004348:	3301      	adds	r3, #1
 800434a:	e7f8      	b.n	800433e <memcpy+0x4>

0800434c <memmove>:
 800434c:	b510      	push	{r4, lr}
 800434e:	4288      	cmp	r0, r1
 8004350:	d902      	bls.n	8004358 <memmove+0xc>
 8004352:	188b      	adds	r3, r1, r2
 8004354:	4298      	cmp	r0, r3
 8004356:	d303      	bcc.n	8004360 <memmove+0x14>
 8004358:	2300      	movs	r3, #0
 800435a:	e007      	b.n	800436c <memmove+0x20>
 800435c:	5c8b      	ldrb	r3, [r1, r2]
 800435e:	5483      	strb	r3, [r0, r2]
 8004360:	3a01      	subs	r2, #1
 8004362:	d2fb      	bcs.n	800435c <memmove+0x10>
 8004364:	bd10      	pop	{r4, pc}
 8004366:	5ccc      	ldrb	r4, [r1, r3]
 8004368:	54c4      	strb	r4, [r0, r3]
 800436a:	3301      	adds	r3, #1
 800436c:	429a      	cmp	r2, r3
 800436e:	d1fa      	bne.n	8004366 <memmove+0x1a>
 8004370:	e7f8      	b.n	8004364 <memmove+0x18>
	...

08004374 <_free_r>:
 8004374:	b570      	push	{r4, r5, r6, lr}
 8004376:	0005      	movs	r5, r0
 8004378:	2900      	cmp	r1, #0
 800437a:	d010      	beq.n	800439e <_free_r+0x2a>
 800437c:	1f0c      	subs	r4, r1, #4
 800437e:	6823      	ldr	r3, [r4, #0]
 8004380:	2b00      	cmp	r3, #0
 8004382:	da00      	bge.n	8004386 <_free_r+0x12>
 8004384:	18e4      	adds	r4, r4, r3
 8004386:	0028      	movs	r0, r5
 8004388:	f000 f8d4 	bl	8004534 <__malloc_lock>
 800438c:	4a1d      	ldr	r2, [pc, #116]	; (8004404 <_free_r+0x90>)
 800438e:	6813      	ldr	r3, [r2, #0]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d105      	bne.n	80043a0 <_free_r+0x2c>
 8004394:	6063      	str	r3, [r4, #4]
 8004396:	6014      	str	r4, [r2, #0]
 8004398:	0028      	movs	r0, r5
 800439a:	f000 f8d3 	bl	8004544 <__malloc_unlock>
 800439e:	bd70      	pop	{r4, r5, r6, pc}
 80043a0:	42a3      	cmp	r3, r4
 80043a2:	d908      	bls.n	80043b6 <_free_r+0x42>
 80043a4:	6821      	ldr	r1, [r4, #0]
 80043a6:	1860      	adds	r0, r4, r1
 80043a8:	4283      	cmp	r3, r0
 80043aa:	d1f3      	bne.n	8004394 <_free_r+0x20>
 80043ac:	6818      	ldr	r0, [r3, #0]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	1841      	adds	r1, r0, r1
 80043b2:	6021      	str	r1, [r4, #0]
 80043b4:	e7ee      	b.n	8004394 <_free_r+0x20>
 80043b6:	001a      	movs	r2, r3
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d001      	beq.n	80043c2 <_free_r+0x4e>
 80043be:	42a3      	cmp	r3, r4
 80043c0:	d9f9      	bls.n	80043b6 <_free_r+0x42>
 80043c2:	6811      	ldr	r1, [r2, #0]
 80043c4:	1850      	adds	r0, r2, r1
 80043c6:	42a0      	cmp	r0, r4
 80043c8:	d10b      	bne.n	80043e2 <_free_r+0x6e>
 80043ca:	6820      	ldr	r0, [r4, #0]
 80043cc:	1809      	adds	r1, r1, r0
 80043ce:	1850      	adds	r0, r2, r1
 80043d0:	6011      	str	r1, [r2, #0]
 80043d2:	4283      	cmp	r3, r0
 80043d4:	d1e0      	bne.n	8004398 <_free_r+0x24>
 80043d6:	6818      	ldr	r0, [r3, #0]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	1841      	adds	r1, r0, r1
 80043dc:	6011      	str	r1, [r2, #0]
 80043de:	6053      	str	r3, [r2, #4]
 80043e0:	e7da      	b.n	8004398 <_free_r+0x24>
 80043e2:	42a0      	cmp	r0, r4
 80043e4:	d902      	bls.n	80043ec <_free_r+0x78>
 80043e6:	230c      	movs	r3, #12
 80043e8:	602b      	str	r3, [r5, #0]
 80043ea:	e7d5      	b.n	8004398 <_free_r+0x24>
 80043ec:	6821      	ldr	r1, [r4, #0]
 80043ee:	1860      	adds	r0, r4, r1
 80043f0:	4283      	cmp	r3, r0
 80043f2:	d103      	bne.n	80043fc <_free_r+0x88>
 80043f4:	6818      	ldr	r0, [r3, #0]
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	1841      	adds	r1, r0, r1
 80043fa:	6021      	str	r1, [r4, #0]
 80043fc:	6063      	str	r3, [r4, #4]
 80043fe:	6054      	str	r4, [r2, #4]
 8004400:	e7ca      	b.n	8004398 <_free_r+0x24>
 8004402:	46c0      	nop			; (mov r8, r8)
 8004404:	20000098 	.word	0x20000098

08004408 <_malloc_r>:
 8004408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800440a:	2303      	movs	r3, #3
 800440c:	1ccd      	adds	r5, r1, #3
 800440e:	439d      	bics	r5, r3
 8004410:	3508      	adds	r5, #8
 8004412:	0006      	movs	r6, r0
 8004414:	2d0c      	cmp	r5, #12
 8004416:	d21f      	bcs.n	8004458 <_malloc_r+0x50>
 8004418:	250c      	movs	r5, #12
 800441a:	42a9      	cmp	r1, r5
 800441c:	d81e      	bhi.n	800445c <_malloc_r+0x54>
 800441e:	0030      	movs	r0, r6
 8004420:	f000 f888 	bl	8004534 <__malloc_lock>
 8004424:	4925      	ldr	r1, [pc, #148]	; (80044bc <_malloc_r+0xb4>)
 8004426:	680a      	ldr	r2, [r1, #0]
 8004428:	0014      	movs	r4, r2
 800442a:	2c00      	cmp	r4, #0
 800442c:	d11a      	bne.n	8004464 <_malloc_r+0x5c>
 800442e:	4f24      	ldr	r7, [pc, #144]	; (80044c0 <_malloc_r+0xb8>)
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d104      	bne.n	8004440 <_malloc_r+0x38>
 8004436:	0021      	movs	r1, r4
 8004438:	0030      	movs	r0, r6
 800443a:	f000 f869 	bl	8004510 <_sbrk_r>
 800443e:	6038      	str	r0, [r7, #0]
 8004440:	0029      	movs	r1, r5
 8004442:	0030      	movs	r0, r6
 8004444:	f000 f864 	bl	8004510 <_sbrk_r>
 8004448:	1c43      	adds	r3, r0, #1
 800444a:	d12b      	bne.n	80044a4 <_malloc_r+0x9c>
 800444c:	230c      	movs	r3, #12
 800444e:	0030      	movs	r0, r6
 8004450:	6033      	str	r3, [r6, #0]
 8004452:	f000 f877 	bl	8004544 <__malloc_unlock>
 8004456:	e003      	b.n	8004460 <_malloc_r+0x58>
 8004458:	2d00      	cmp	r5, #0
 800445a:	dade      	bge.n	800441a <_malloc_r+0x12>
 800445c:	230c      	movs	r3, #12
 800445e:	6033      	str	r3, [r6, #0]
 8004460:	2000      	movs	r0, #0
 8004462:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004464:	6823      	ldr	r3, [r4, #0]
 8004466:	1b5b      	subs	r3, r3, r5
 8004468:	d419      	bmi.n	800449e <_malloc_r+0x96>
 800446a:	2b0b      	cmp	r3, #11
 800446c:	d903      	bls.n	8004476 <_malloc_r+0x6e>
 800446e:	6023      	str	r3, [r4, #0]
 8004470:	18e4      	adds	r4, r4, r3
 8004472:	6025      	str	r5, [r4, #0]
 8004474:	e003      	b.n	800447e <_malloc_r+0x76>
 8004476:	6863      	ldr	r3, [r4, #4]
 8004478:	42a2      	cmp	r2, r4
 800447a:	d10e      	bne.n	800449a <_malloc_r+0x92>
 800447c:	600b      	str	r3, [r1, #0]
 800447e:	0030      	movs	r0, r6
 8004480:	f000 f860 	bl	8004544 <__malloc_unlock>
 8004484:	0020      	movs	r0, r4
 8004486:	2207      	movs	r2, #7
 8004488:	300b      	adds	r0, #11
 800448a:	1d23      	adds	r3, r4, #4
 800448c:	4390      	bics	r0, r2
 800448e:	1ac2      	subs	r2, r0, r3
 8004490:	4298      	cmp	r0, r3
 8004492:	d0e6      	beq.n	8004462 <_malloc_r+0x5a>
 8004494:	1a1b      	subs	r3, r3, r0
 8004496:	50a3      	str	r3, [r4, r2]
 8004498:	e7e3      	b.n	8004462 <_malloc_r+0x5a>
 800449a:	6053      	str	r3, [r2, #4]
 800449c:	e7ef      	b.n	800447e <_malloc_r+0x76>
 800449e:	0022      	movs	r2, r4
 80044a0:	6864      	ldr	r4, [r4, #4]
 80044a2:	e7c2      	b.n	800442a <_malloc_r+0x22>
 80044a4:	2303      	movs	r3, #3
 80044a6:	1cc4      	adds	r4, r0, #3
 80044a8:	439c      	bics	r4, r3
 80044aa:	42a0      	cmp	r0, r4
 80044ac:	d0e1      	beq.n	8004472 <_malloc_r+0x6a>
 80044ae:	1a21      	subs	r1, r4, r0
 80044b0:	0030      	movs	r0, r6
 80044b2:	f000 f82d 	bl	8004510 <_sbrk_r>
 80044b6:	1c43      	adds	r3, r0, #1
 80044b8:	d1db      	bne.n	8004472 <_malloc_r+0x6a>
 80044ba:	e7c7      	b.n	800444c <_malloc_r+0x44>
 80044bc:	20000098 	.word	0x20000098
 80044c0:	2000009c 	.word	0x2000009c

080044c4 <_realloc_r>:
 80044c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044c6:	0007      	movs	r7, r0
 80044c8:	000d      	movs	r5, r1
 80044ca:	0016      	movs	r6, r2
 80044cc:	2900      	cmp	r1, #0
 80044ce:	d105      	bne.n	80044dc <_realloc_r+0x18>
 80044d0:	0011      	movs	r1, r2
 80044d2:	f7ff ff99 	bl	8004408 <_malloc_r>
 80044d6:	0004      	movs	r4, r0
 80044d8:	0020      	movs	r0, r4
 80044da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80044dc:	2a00      	cmp	r2, #0
 80044de:	d103      	bne.n	80044e8 <_realloc_r+0x24>
 80044e0:	f7ff ff48 	bl	8004374 <_free_r>
 80044e4:	0034      	movs	r4, r6
 80044e6:	e7f7      	b.n	80044d8 <_realloc_r+0x14>
 80044e8:	f000 f834 	bl	8004554 <_malloc_usable_size_r>
 80044ec:	002c      	movs	r4, r5
 80044ee:	42b0      	cmp	r0, r6
 80044f0:	d2f2      	bcs.n	80044d8 <_realloc_r+0x14>
 80044f2:	0031      	movs	r1, r6
 80044f4:	0038      	movs	r0, r7
 80044f6:	f7ff ff87 	bl	8004408 <_malloc_r>
 80044fa:	1e04      	subs	r4, r0, #0
 80044fc:	d0ec      	beq.n	80044d8 <_realloc_r+0x14>
 80044fe:	0029      	movs	r1, r5
 8004500:	0032      	movs	r2, r6
 8004502:	f7ff ff1a 	bl	800433a <memcpy>
 8004506:	0029      	movs	r1, r5
 8004508:	0038      	movs	r0, r7
 800450a:	f7ff ff33 	bl	8004374 <_free_r>
 800450e:	e7e3      	b.n	80044d8 <_realloc_r+0x14>

08004510 <_sbrk_r>:
 8004510:	2300      	movs	r3, #0
 8004512:	b570      	push	{r4, r5, r6, lr}
 8004514:	4d06      	ldr	r5, [pc, #24]	; (8004530 <_sbrk_r+0x20>)
 8004516:	0004      	movs	r4, r0
 8004518:	0008      	movs	r0, r1
 800451a:	602b      	str	r3, [r5, #0]
 800451c:	f7fd f826 	bl	800156c <_sbrk>
 8004520:	1c43      	adds	r3, r0, #1
 8004522:	d103      	bne.n	800452c <_sbrk_r+0x1c>
 8004524:	682b      	ldr	r3, [r5, #0]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d000      	beq.n	800452c <_sbrk_r+0x1c>
 800452a:	6023      	str	r3, [r4, #0]
 800452c:	bd70      	pop	{r4, r5, r6, pc}
 800452e:	46c0      	nop			; (mov r8, r8)
 8004530:	200001c0 	.word	0x200001c0

08004534 <__malloc_lock>:
 8004534:	b510      	push	{r4, lr}
 8004536:	4802      	ldr	r0, [pc, #8]	; (8004540 <__malloc_lock+0xc>)
 8004538:	f000 f814 	bl	8004564 <__retarget_lock_acquire_recursive>
 800453c:	bd10      	pop	{r4, pc}
 800453e:	46c0      	nop			; (mov r8, r8)
 8004540:	200001c8 	.word	0x200001c8

08004544 <__malloc_unlock>:
 8004544:	b510      	push	{r4, lr}
 8004546:	4802      	ldr	r0, [pc, #8]	; (8004550 <__malloc_unlock+0xc>)
 8004548:	f000 f80d 	bl	8004566 <__retarget_lock_release_recursive>
 800454c:	bd10      	pop	{r4, pc}
 800454e:	46c0      	nop			; (mov r8, r8)
 8004550:	200001c8 	.word	0x200001c8

08004554 <_malloc_usable_size_r>:
 8004554:	1f0b      	subs	r3, r1, #4
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	1f18      	subs	r0, r3, #4
 800455a:	2b00      	cmp	r3, #0
 800455c:	da01      	bge.n	8004562 <_malloc_usable_size_r+0xe>
 800455e:	580b      	ldr	r3, [r1, r0]
 8004560:	18c0      	adds	r0, r0, r3
 8004562:	4770      	bx	lr

08004564 <__retarget_lock_acquire_recursive>:
 8004564:	4770      	bx	lr

08004566 <__retarget_lock_release_recursive>:
 8004566:	4770      	bx	lr

08004568 <_init>:
 8004568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800456a:	46c0      	nop			; (mov r8, r8)
 800456c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800456e:	bc08      	pop	{r3}
 8004570:	469e      	mov	lr, r3
 8004572:	4770      	bx	lr

08004574 <_fini>:
 8004574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004576:	46c0      	nop			; (mov r8, r8)
 8004578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800457a:	bc08      	pop	{r3}
 800457c:	469e      	mov	lr, r3
 800457e:	4770      	bx	lr
