Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Feb 10 04:43:20 2025
| Host         : CO2041-04 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zynq_design_1_wrapper_control_sets_placed.rpt
| Design       : zynq_design_1_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   753 |
|    Minimum number of control sets                        |   753 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1826 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   753 |
| >= 0 to < 4        |    54 |
| >= 4 to < 6        |   180 |
| >= 6 to < 8        |    49 |
| >= 8 to < 10       |    46 |
| >= 10 to < 12      |    36 |
| >= 12 to < 14      |    22 |
| >= 14 to < 16      |    13 |
| >= 16              |   353 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            9948 |         2508 |
| No           | No                    | Yes                    |             140 |           44 |
| No           | Yes                   | No                     |            2893 |          992 |
| Yes          | No                    | No                     |            4631 |         1305 |
| Yes          | No                    | Yes                    |             133 |           31 |
| Yes          | Yes                   | No                     |            2877 |          823 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                       |                                                                                                                        Enable Signal                                                                                                                       |                                                                                                                                   Set/Reset Signal                                                                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                        | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                         |                1 |              1 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                          | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                         |                1 |              1 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                        | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                         |                1 |              1 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                          | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                         |                1 |              1 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                        | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                         |                1 |              1 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                          | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                         |                1 |              1 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                        | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                         |                1 |              1 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                        | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                          | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                         |                1 |              1 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                        | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                         |                1 |              1 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                        | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                         |                1 |              1 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                        | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                        | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                         |                1 |              1 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                        | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                         |                1 |              1 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                          | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                         |                1 |              1 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                       |                1 |              1 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                       |                1 |              1 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                        | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                       |                1 |              1 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                     |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                       |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                      | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                               |                1 |              2 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                               |                1 |              2 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                              |                1 |              3 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                |                1 |              3 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                       |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                            | zynq_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                    |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                              |                1 |              3 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/cnt[3]_i_1__96_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/cnt[3]_i_1__97_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                            | zynq_design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/cnt[3]_i_1__98_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/cnt[3]_i_1__99_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                 | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__107_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                               | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                         | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                  | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                    | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                    | zynq_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                4 |              4 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                        |                2 |              4 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                4 |              4 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                2 |              4 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                            | zynq_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/uut/state[3]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                 | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/uut/num_clks[3]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                 | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                 | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                  | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                    | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                  | zynq_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                               | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                       | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                          | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                          | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt[3]_i_1__65_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/cnt[3]_i_1__104_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/cnt[3]_i_1__105_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/cnt[3]_i_1__106_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/cnt[3]_i_1__100_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/cnt[3]_i_1__101_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/cnt[3]_i_1__102_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/cnt[3]_i_1__103_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/g_inst/inst/SLOT_0.inst_slot0/p_0_in                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/g_inst/inst/SLOT_2.inst_slot0/AXI4LITE.write_ptr[1]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_NO_ID.write_ptr[1]_i_1_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/g_inst/inst/SLOT_3.inst_slot0/AXI4LITE.write_ptr[1]_i_1_n_0                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/g_inst/inst/SLOT_5.inst_slot0/AXI4LITE.write_ptr[1]_i_1_n_0                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1__46_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1__47_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1__48_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1__49_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1__50_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1__51_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1__52_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1__53_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1__54_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1__55_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1__56_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1__57_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1__58_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1__59_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1__60_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1__61_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1__62_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1__63_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt[3]_i_1__64_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt[3]_i_1__66_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt[3]_i_1__67_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt[3]_i_1__68_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt[3]_i_1__69_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt[3]_i_1__70_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt[3]_i_1__71_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/cnt[3]_i_1__72_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/cnt[3]_i_1__73_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/cnt[3]_i_1__74_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/cnt[3]_i_1__75_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/cnt[3]_i_1__76_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/cnt[3]_i_1__77_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/cnt[3]_i_1__78_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/cnt[3]_i_1__79_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/cnt[3]_i_1__80_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/cnt[3]_i_1__81_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/cnt[3]_i_1__82_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/cnt[3]_i_1__83_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/cnt[3]_i_1__84_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/cnt[3]_i_1__85_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/cnt[3]_i_1__86_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/cnt[3]_i_1__87_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/cnt[3]_i_1__88_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/cnt[3]_i_1__89_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/cnt[3]_i_1__90_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/cnt[3]_i_1__91_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/cnt[3]_i_1__92_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/cnt[3]_i_1__93_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/cnt[3]_i_1__94_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/cnt[3]_i_1__95_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                          | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                1 |              5 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg[0]                                                                                                                                                                          |                2 |              5 |         2.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                               | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                       | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                    |                1 |              5 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |         2.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                2 |              5 |         2.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                          | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                             | zynq_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | zynq_design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1][0]                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                |                3 |              6 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                             | zynq_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                |                1 |              6 |         6.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                |                2 |              6 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                |                3 |              6 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                |                1 |              6 |         6.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_0[0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                | zynq_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                3 |              6 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                |                1 |              6 |         6.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                5 |              6 |         1.20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[2][0]                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                               | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                               | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                |                3 |              6 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                |                2 |              6 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                              |                1 |              6 |         6.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                  | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg_1                                                     |                2 |              6 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                     | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                  | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                     | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                  | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                |                2 |              7 |         3.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[6]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                          |                1 |              7 |         7.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_2[0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                              |                2 |              7 |         3.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                         | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo_0                                                  |                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                     | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                  | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                            | zynq_design_1_i/v_tc_0/U0/U_TC_TOP/reset                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                     | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                           | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                                  |                1 |              7 |         7.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                           | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                                  |                1 |              7 |         7.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                  | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                     | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                  | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                               | zynq_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                               |                2 |              8 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                     | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                              | zynq_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                4 |              8 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                  | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                             |                2 |              8 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                            | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                             |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                   | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                             |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                            | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                             |                1 |              8 |         8.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                   | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                             |                1 |              8 |         8.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                            | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                             |                2 |              8 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                  | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                             |                1 |              8 |         8.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                  | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                             |                1 |              8 |         8.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                  | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                             |                1 |              8 |         8.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                  | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                             |                3 |              8 |         2.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                             | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                             |                2 |              8 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                        | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                                                        |                3 |              8 |         2.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                               |                2 |              8 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                             | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                       |                3 |              8 |         2.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                8 |              8 |         1.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5] | zynq_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_resetn_i_reg[0]                                                                                                  |                2 |              8 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                        | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/err_i_reg[0]                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]_0[0]                                                                                                   | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clken[0]                                                                                                                                                                          | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                        | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1][0]                                                                                                                             |                2 |              8 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                  | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                             |                2 |              8 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                  | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                  | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                            | zynq_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                   |                3 |              9 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                  | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                                                              |                3 |              9 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                             | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                             | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                  | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                  | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                    | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                           |                2 |             10 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                5 |             10 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                            | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                    | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                           |                2 |             10 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                    | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                    | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                    | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | zynq_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                    | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                  | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                         |                2 |             10 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | zynq_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                    | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                           |                3 |             10 |         3.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                              | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                                                              |                4 |             10 |         2.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                    | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                           |                2 |             10 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/uut/timer[9]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                    | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                             |                3 |             10 |         3.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                  | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                4 |             10 |         2.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                    | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                           |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                               |                2 |             10 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                               |                4 |             11 |         2.75 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                              |                2 |             11 |         5.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                              |                                                                                                                                                                                                                                                                                      |                5 |             12 |         2.40 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                    | zynq_design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                               |                2 |             12 |         6.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                               |                2 |             12 |         6.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                   | zynq_design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                         |                3 |             12 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                              |                                                                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                      |                5 |             12 |         2.40 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                        | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                         |                5 |             12 |         2.40 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                          | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                           | zynq_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                           | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                         |                4 |             13 |         3.25 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                          | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                     |                2 |             13 |         6.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                             | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg[0]                                                                                                                                                                        |                4 |             14 |         3.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                                      |                2 |             14 |         7.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                2 |             14 |         7.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |                5 |             14 |         2.80 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[4]                                                                                                                                                                                                      |                9 |             15 |         1.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[0]                                                                                                                                                                                                      |                7 |             15 |         2.14 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                               | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_0                                                                                                                                                                            |                5 |             15 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                     | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                4 |             15 |         3.75 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[5]                                                                                                                                                                                                      |                9 |             15 |         1.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                                                                      |                6 |             15 |         2.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                5 |             15 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                                                                      |                7 |             15 |         2.14 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                5 |             15 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                      | zynq_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                          |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]   |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                         | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                         |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                              | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                         |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                          |                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                            | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                          | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                              |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                               |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                  |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                               |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                          | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                              |                5 |             17 |         3.40 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                              |                5 |             17 |         3.40 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                                                                      |                8 |             17 |         2.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                    | zynq_design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                     |                5 |             18 |         3.60 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                           | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                4 |             18 |         4.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                               |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                               |                4 |             18 |         4.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                              |                3 |             18 |         6.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                    | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                              |                3 |             18 |         6.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                        | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                          |                5 |             18 |         3.60 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                            | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                          |                4 |             18 |         4.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5] | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                     |                5 |             20 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                 | zynq_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                         |                6 |             21 |         3.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                7 |             21 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                         | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               18 |             22 |         1.22 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                         | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                7 |             24 |         3.43 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_349[0]                                                                                                                                                       | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                8 |             24 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_350[0]                                                                                                                                                       | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               10 |             24 |         2.40 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                         | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                8 |             24 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                        | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                8 |             24 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                        | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                8 |             24 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                         | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                7 |             24 |         3.43 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                              |               11 |             24 |         2.18 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                              |                                                                                                                                                                                                                                                                                      |                8 |             24 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                         | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                5 |             24 |         4.80 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                            | zynq_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                         |               10 |             24 |         2.40 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                         | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                8 |             24 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                         | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               11 |             24 |         2.18 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg_0[0]                                                                                                                                        | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                4 |             24 |         6.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                         | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                5 |             24 |         4.80 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                         | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                9 |             24 |         2.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                          | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                4 |             24 |         6.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                         | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                5 |             24 |         4.80 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                         | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                8 |             24 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                  |                                                                                                                                                                                                                                                                                      |                3 |             24 |         8.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                         | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                8 |             24 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                      |               11 |             24 |         2.18 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                  |                                                                                                                                                                                                                                                                                      |                3 |             24 |         8.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                9 |             25 |         2.78 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               11 |             25 |         2.27 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               10 |             25 |         2.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |               12 |             25 |         2.08 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                         | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               15 |             25 |         1.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               11 |             25 |         2.27 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               11 |             25 |         2.27 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               10 |             25 |         2.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                9 |             25 |         2.78 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               10 |             25 |         2.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                9 |             25 |         2.78 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |               13 |             25 |         1.92 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               10 |             25 |         2.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               12 |             25 |         2.08 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               12 |             25 |         2.08 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                9 |             25 |         2.78 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               15 |             25 |         1.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               10 |             25 |         2.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |               12 |             25 |         2.08 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               10 |             25 |         2.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               11 |             25 |         2.27 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               13 |             25 |         1.92 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                9 |             25 |         2.78 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               10 |             25 |         2.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                9 |             25 |         2.78 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                9 |             25 |         2.78 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               11 |             25 |         2.27 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                9 |             25 |         2.78 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                         | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               12 |             26 |         2.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                              | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               15 |             26 |         1.73 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0[0]                                                                                                                                                         | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               12 |             26 |         2.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                         | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                8 |             26 |         3.25 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                         | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                9 |             26 |         2.89 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                         | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               10 |             26 |         2.60 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                         | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               12 |             26 |         2.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                         | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               10 |             26 |         2.60 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                         | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               15 |             26 |         1.73 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                         | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               12 |             26 |         2.17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                         | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                8 |             26 |         3.25 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                     |                5 |             28 |         5.60 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                              |                4 |             28 |         7.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                           | zynq_design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |               10 |             28 |         2.80 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                     |                6 |             28 |         4.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                              |                6 |             28 |         4.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                        | zynq_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                               |                7 |             31 |         4.43 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                          | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                   | zynq_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                      | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                         |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                            | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                           | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                       | zynq_design_1_i/SNES_controller_peri_0/inst/SNES_controller_periph_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                             |               13 |             32 |         2.46 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                             | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                         |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                8 |             33 |         4.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                8 |             33 |         4.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                9 |             33 |         3.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                9 |             33 |         3.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                8 |             33 |         4.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |               13 |             33 |         2.54 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               10 |             33 |         3.30 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |               10 |             34 |         3.40 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |               11 |             34 |         3.09 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                8 |             34 |         4.25 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |               11 |             34 |         3.09 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                9 |             34 |         3.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |               18 |             34 |         1.89 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                       |                                                                                                                                                                                                                                                                                      |                9 |             34 |         3.78 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |               11 |             35 |         3.18 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                     |               13 |             38 |         2.92 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                     |               15 |             38 |         2.53 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                            |                                                                                                                                                                                                                                                                                      |                5 |             39 |         7.80 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                      |               13 |             39 |         3.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                         | zynq_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                8 |             41 |         5.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                  | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                          |                7 |             42 |         6.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                8 |             47 |         5.88 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                                      |               10 |             47 |         4.70 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                    | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                     |                8 |             48 |         6.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               13 |             49 |         3.77 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               13 |             49 |         3.77 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               13 |             49 |         3.77 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               12 |             49 |         4.08 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               15 |             49 |         3.27 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               12 |             49 |         4.08 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               14 |             49 |         3.50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |               17 |             49 |         2.88 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               13 |             49 |         3.77 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |               12 |             49 |         4.08 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg_0[0]                                                                                     | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                                |                8 |             50 |         6.25 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                       |                                                                                                                                                                                                                                                                                      |                7 |             50 |         7.14 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                                      |                9 |             51 |         5.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                                      |                8 |             51 |         6.38 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                      |                9 |             51 |         5.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                            |                                                                                                                                                                                                                                                                                      |                9 |             51 |         5.67 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                     |               16 |             52 |         3.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |               30 |             73 |         2.43 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                   | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                     |               16 |             77 |         4.81 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               22 |             81 |         3.68 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               24 |             81 |         3.38 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               24 |             81 |         3.38 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               20 |             81 |         4.05 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                            | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               55 |            101 |         1.84 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_5/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |               23 |            103 |         4.48 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_4/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |               29 |            103 |         3.55 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_6/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |               26 |            103 |         3.96 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |               25 |            103 |         4.12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_2/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |               26 |            103 |         3.96 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_1/inst/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |               28 |            103 |         3.68 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                            |               75 |            109 |         1.45 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |               32 |            129 |         4.03 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                    | zynq_design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                         |               29 |            145 |         5.00 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                      | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               38 |            174 |         4.58 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                   |              118 |            240 |         2.03 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            | zynq_design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                 |              245 |            833 |         3.40 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |              299 |           1179 |         3.94 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |             2181 |           9605 |         4.40 |
+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


