# Digital System Design with Verilog HDL

In this repo you will find learning matrials + Verilog codes for **Digital System Design with Verilog HDL** course as it is taught at the **Faculty of Engineering - University of Aden**.

## Course Prerequisites

* Logic Design.
* Digital Electronics.

## References

* [Digital Design: An Embedded Systems Approach Using Verilog](https://www.elsevier.com/books/digital-design-verilog/ashenden/978-0-12-369527-7) by Peter J. Ashenden.
* [Digital Design: Principles and Practices](https://www.pearson.com/us/higher-education/product/Wakerly-Digital-Design-Principles-and-Practices-4th-Edition/9780131863897.html) by John F. Wakerly.
* [Verilog HDL A guide to Digital Design and Synthesis](https://www.oreilly.com/library/view/verilog-hdl-a/0130449113/) by Samir Palnitkar.

## Laboratory setup

The lab is based on a simulation environment using [Xilinxâ€™s Vivado Design Suite - student edition](https://www.xilinx.com/support/university/vivado.html), you will be designing with Verilog HDL and simulating your designs using the built-in simulator (ISim).
