$date
	Thu Jun  9 14:52:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module blinking_led $end
$var wire 1 ! out_clock $end
$var reg 1 " clock $end
$scope module bl $end
$var wire 1 " clock $end
$var reg 1 ! out_clock $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#100
1!
1"
#200
0!
0"
#300
1!
1"
#400
0!
0"
#500
1!
1"
#600
0!
0"
#700
1!
1"
#800
0!
0"
#900
1!
1"
#1000
0!
0"
