INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 03:09:19 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.515ns period=7.030ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.515ns period=7.030ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.030ns  (clk rise@7.030ns - clk rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 2.589ns (39.205%)  route 4.015ns (60.795%))
  Logic Levels:           26  (CARRY4=15 LUT2=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.513 - 7.030 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2110, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X18Y73         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  mulf0/operator/sigProdExt_c2_reg[19]/Q
                         net (fo=1, routed)           0.431     1.171    mulf0/operator/sigProdExt_c2[19]
    SLICE_X18Y72         LUT6 (Prop_lut6_I2_O)        0.119     1.290 r  mulf0/operator/level5_c1[6]_i_7/O
                         net (fo=1, routed)           0.334     1.625    mulf0/operator/level5_c1[6]_i_7_n_0
    SLICE_X16Y73         LUT5 (Prop_lut5_I2_O)        0.043     1.668 r  mulf0/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.668    mulf0/operator/RoundingAdder/S[0]
    SLICE_X16Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.906 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.906    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X16Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.956 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.007     1.962    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X16Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.012 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.012    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_7_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.062 r  mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.062    mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.112 r  mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.112    mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_5_n_0
    SLICE_X16Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.162 r  mulf0/operator/RoundingAdder/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.162    mulf0/operator/RoundingAdder/i__carry_i_9_n_0
    SLICE_X16Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.212 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.212    mulf0/operator/RoundingAdder/ltOp_carry__2_i_16_n_0
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.262 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.262    mulf0/operator/RoundingAdder/ltOp_carry__2_i_11_n_0
    SLICE_X16Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     2.364 r  mulf0/operator/RoundingAdder/ltOp_carry__1_i_19/O[0]
                         net (fo=14, routed)          0.180     2.545    mulf0/operator/RoundingAdder/p_0_in[32]
    SLICE_X15Y81         LUT2 (Prop_lut2_I1_O)        0.119     2.664 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_14/O
                         net (fo=21, routed)          0.328     2.991    mulf0/operator/RoundingAdder/ltOp_carry__2_i_14_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I3_O)        0.043     3.034 f  mulf0/operator/RoundingAdder/level4_c1[24]_i_7/O
                         net (fo=1, routed)           0.290     3.325    mulf0/operator/RoundingAdder/level4_c1[24]_i_7_n_0
    SLICE_X15Y80         LUT5 (Prop_lut5_I4_O)        0.043     3.368 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_5/O
                         net (fo=4, routed)           0.178     3.546    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/eqOp1_in
    SLICE_X15Y78         LUT4 (Prop_lut4_I0_O)        0.043     3.589 r  mulf0/operator/RoundingAdder/level5_c1[2]_i_3/O
                         net (fo=25, routed)          0.298     3.887    mulf0/operator/RoundingAdder/exc_c2_reg[1]_9
    SLICE_X17Y77         LUT6 (Prop_lut6_I1_O)        0.043     3.930 r  mulf0/operator/RoundingAdder/level4_c1[12]_i_2/O
                         net (fo=5, routed)           0.304     4.234    control_merge1/tehb/control/excExpFracY_c0[9]
    SLICE_X17Y79         LUT6 (Prop_lut6_I4_O)        0.043     4.277 r  control_merge1/tehb/control/ltOp_carry__0_i_3__0/O
                         net (fo=1, routed)           0.323     4.600    addf0/operator/ltOp_carry__1_0[1]
    SLICE_X18Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     4.845 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.845    addf0/operator/ltOp_carry__0_n_0
    SLICE_X18Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.895 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.895    addf0/operator/ltOp_carry__1_n_0
    SLICE_X18Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.945 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.945    addf0/operator/ltOp_carry__2_n_0
    SLICE_X18Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.067 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=95, routed)          0.199     5.266    control_merge1/tehb/control/CO[0]
    SLICE_X16Y82         LUT2 (Prop_lut2_I0_O)        0.127     5.393 r  control_merge1/tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.170     5.562    addf0/operator/p_1_in[0]
    SLICE_X17Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.824 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.824    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.977 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.335     6.312    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[1]
    SLICE_X15Y84         LUT6 (Prop_lut6_I4_O)        0.119     6.431 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.330     6.761    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X16Y84         LUT4 (Prop_lut4_I0_O)        0.043     6.804 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_1/O
                         net (fo=15, routed)          0.307     7.112    addf0/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X19Y85         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.030     7.030 r  
                                                      0.000     7.030 r  clk (IN)
                         net (fo=2110, unset)         0.483     7.513    addf0/operator/RightShifterComponent/clk
    SLICE_X19Y85         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000     7.513    
                         clock uncertainty           -0.035     7.477    
    SLICE_X19Y85         FDRE (Setup_fdre_C_R)       -0.295     7.182    addf0/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.182    
                         arrival time                          -7.112    
  -------------------------------------------------------------------
                         slack                                  0.071    




