{"version":"1.1.0","info":[["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/litedram_core.v",[[[[[["litedram_core",[[3,0],[57,2]],[[3,7],[3,20]],[],["module"]],[19091,9]],[[["serial_tx",[[4,1],[4,21]],[[4,12],[4,21]],["litedram_core"],["port","reg"]],["serial_rx",[[5,1],[5,21]],[[5,12],[5,21]],["litedram_core"],["port","wire"]],["clk",[[6,1],[6,15]],[[6,12],[6,15]],["litedram_core"],["port","wire"]],["rst",[[7,1],[7,15]],[[7,12],[7,15]],["litedram_core"],["port","wire"]],["pll_locked",[[8,1],[8,23]],[[8,13],[8,23]],["litedram_core"],["port","wire"]],["ddram_a",[[9,1],[9,27]],[[9,20],[9,27]],["litedram_core"],["port","wire"]],["ddram_ba",[[10,1],[10,27]],[[10,19],[10,27]],["litedram_core"],["port","wire"]],["ddram_ras_n",[[11,1],[11,24]],[[11,13],[11,24]],["litedram_core"],["port","wire"]],["ddram_cas_n",[[12,1],[12,24]],[[12,13],[12,24]],["litedram_core"],["port","wire"]],["ddram_we_n",[[13,1],[13,23]],[[13,13],[13,23]],["litedram_core"],["port","wire"]],["ddram_cs_n",[[14,1],[14,23]],[[14,13],[14,23]],["litedram_core"],["port","wire"]],["ddram_dm",[[15,1],[15,27]],[[15,19],[15,27]],["litedram_core"],["port","wire"]],["ddram_dq",[[16,1],[16,27]],[[16,19],[16,27]],["litedram_core"],["port","wire"]],["ddram_dqs_p",[[17,1],[17,29]],[[17,18],[17,29]],["litedram_core"],["port","wire"]],["ddram_dqs_n",[[18,1],[18,29]],[[18,18],[18,29]],["litedram_core"],["port","wire"]],["ddram_clk_p",[[19,1],[19,24]],[[19,13],[19,24]],["litedram_core"],["port","wire"]],["ddram_clk_n",[[20,1],[20,24]],[[20,13],[20,24]],["litedram_core"],["port","wire"]],["ddram_cke",[[21,1],[21,22]],[[21,13],[21,22]],["litedram_core"],["port","wire"]],["ddram_odt",[[22,1],[22,22]],[[22,13],[22,22]],["litedram_core"],["port","wire"]],["ddram_reset_n",[[23,1],[23,26]],[[23,13],[23,26]],["litedram_core"],["port","wire"]],["init_done",[[24,1],[24,22]],[[24,13],[24,22]],["litedram_core"],["port","wire"]],["init_error",[[25,1],[25,23]],[[25,13],[25,23]],["litedram_core"],["port","wire"]],["user_clk",[[26,1],[26,21]],[[26,13],[26,21]],["litedram_core"],["port","wire"]],["user_rst",[[27,1],[27,21]],[[27,13],[27,21]],["litedram_core"],["port","wire"]],["user_port_axi_0_awvalid",[[28,1],[28,35]],[[28,12],[28,35]],["litedram_core"],["port","wire"]],["user_port_axi_0_awready",[[29,1],[29,36]],[[29,13],[29,36]],["litedram_core"],["port","wire"]],["user_port_axi_0_awaddr",[[30,1],[30,41]],[[30,19],[30,41]],["litedram_core"],["port","wire"]],["user_port_axi_0_awburst",[[31,1],[31,41]],[[31,18],[31,41]],["litedram_core"],["port","wire"]],["user_port_axi_0_awlen",[[32,1],[32,39]],[[32,18],[32,39]],["litedram_core"],["port","wire"]],["user_port_axi_0_awsize",[[33,1],[33,40]],[[33,18],[33,40]],["litedram_core"],["port","wire"]],["user_port_axi_0_awid",[[34,1],[34,38]],[[34,18],[34,38]],["litedram_core"],["port","wire"]],["user_port_axi_0_wvalid",[[35,1],[35,34]],[[35,12],[35,34]],["litedram_core"],["port","wire"]],["user_port_axi_0_wready",[[36,1],[36,35]],[[36,13],[36,35]],["litedram_core"],["port","wire"]],["user_port_axi_0_wlast",[[37,1],[37,33]],[[37,12],[37,33]],["litedram_core"],["port","wire"]],["user_port_axi_0_wstrb",[[38,1],[38,39]],[[38,18],[38,39]],["litedram_core"],["port","wire"]],["user_port_axi_0_wdata",[[39,1],[39,40]],[[39,19],[39,40]],["litedram_core"],["port","wire"]],["user_port_axi_0_bvalid",[[40,1],[40,35]],[[40,13],[40,35]],["litedram_core"],["port","wire"]],["user_port_axi_0_bready",[[41,1],[41,34]],[[41,12],[41,34]],["litedram_core"],["port","wire"]],["user_port_axi_0_bresp",[[42,1],[42,40]],[[42,19],[42,40]],["litedram_core"],["port","wire"]],["user_port_axi_0_bid",[[43,1],[43,38]],[[43,19],[43,38]],["litedram_core"],["port","wire"]],["user_port_axi_0_arvalid",[[44,1],[44,35]],[[44,12],[44,35]],["litedram_core"],["port","wire"]],["user_port_axi_0_arready",[[45,1],[45,36]],[[45,13],[45,36]],["litedram_core"],["port","wire"]],["user_port_axi_0_araddr",[[46,1],[46,41]],[[46,19],[46,41]],["litedram_core"],["port","wire"]],["user_port_axi_0_arburst",[[47,1],[47,41]],[[47,18],[47,41]],["litedram_core"],["port","wire"]],["user_port_axi_0_arlen",[[48,1],[48,39]],[[48,18],[48,39]],["litedram_core"],["port","wire"]],["user_port_axi_0_arsize",[[49,1],[49,40]],[[49,18],[49,40]],["litedram_core"],["port","wire"]],["user_port_axi_0_arid",[[50,1],[50,38]],[[50,18],[50,38]],["litedram_core"],["port","wire"]],["user_port_axi_0_rvalid",[[51,1],[51,35]],[[51,13],[51,35]],["litedram_core"],["port","wire"]],["user_port_axi_0_rready",[[52,1],[52,34]],[[52,12],[52,34]],["litedram_core"],["port","wire"]],["user_port_axi_0_rlast",[[53,1],[53,34]],[[53,13],[53,34]],["litedram_core"],["port","wire"]],["user_port_axi_0_rresp",[[54,1],[54,40]],[[54,19],[54,40]],["litedram_core"],["port","wire"]],["user_port_axi_0_rdata",[[55,1],[55,41]],[[55,20],[55,41]],["litedram_core"],["port","wire"]],["user_port_axi_0_rid",[[56,1],[56,38]],[[56,19],[56,38]],["litedram_core"],["port","wire"]],["soccontroller_reset_storage",[[59,0],[59,38]],[[59,4],[59,31]],["litedram_core"],["variable","reg"]],["soccontroller_reset_re",[[60,0],[60,33]],[[60,4],[60,26]],["litedram_core"],["variable","reg"]],["soccontroller_scratch_storage",[[61,0],[61,56]],[[61,11],[61,40]],["litedram_core"],["variable","reg"]],["soccontroller_scratch_re",[[62,0],[62,35]],[[62,4],[62,28]],["litedram_core"],["variable","reg"]],["soccontroller_bus_errors_status",[[63,0],[63,43]],[[63,12],[63,43]],["litedram_core"],["variable","wire"]],["soccontroller_bus_errors_we",[[64,0],[64,32]],[[64,5],[64,32]],["litedram_core"],["variable","wire"]],["soccontroller_bus_errors_re",[[65,0],[65,38]],[[65,4],[65,31]],["litedram_core"],["variable","reg"]],["soccontroller_reset",[[66,0],[66,24]],[[66,5],[66,24]],["litedram_core"],["variable","wire"]],["soccontroller_bus_error",[[67,0],[67,28]],[[67,5],[67,28]],["litedram_core"],["variable","wire"]],["soccontroller_bus_errors",[[68,0],[68,43]],[[68,11],[68,35]],["litedram_core"],["variable","reg"]],["serv_reset",[[69,0],[69,15]],[[69,5],[69,15]],["litedram_core"],["variable","wire"]],["serv_ibus_adr",[[70,0],[70,25]],[[70,12],[70,25]],["litedram_core"],["variable","wire"]],["serv_ibus_dat_w",[[71,0],[71,34]],[[71,11],[71,26]],["litedram_core"],["variable","reg"]],["serv_ibus_dat_r",[[72,0],[72,27]],[[72,12],[72,27]],["litedram_core"],["variable","wire"]],["serv_ibus_sel",[[73,0],[73,24]],[[73,11],[73,24]],["litedram_core"],["variable","wire"]],["serv_ibus_cyc",[[74,0],[74,18]],[[74,5],[74,18]],["litedram_core"],["variable","wire"]],["serv_ibus_stb",[[75,0],[75,18]],[[75,5],[75,18]],["litedram_core"],["variable","wire"]],["serv_ibus_ack",[[76,0],[76,18]],[[76,5],[76,18]],["litedram_core"],["variable","wire"]],["serv_ibus_we",[[77,0],[77,23]],[[77,4],[77,16]],["litedram_core"],["variable","reg"]],["serv_ibus_cti",[[78,0],[78,30]],[[78,10],[78,23]],["litedram_core"],["variable","reg"]],["serv_ibus_bte",[[79,0],[79,30]],[[79,10],[79,23]],["litedram_core"],["variable","reg"]],["serv_ibus_err",[[80,0],[80,18]],[[80,5],[80,18]],["litedram_core"],["variable","wire"]],["serv_dbus_adr",[[81,0],[81,25]],[[81,12],[81,25]],["litedram_core"],["variable","wire"]],["serv_dbus_dat_w",[[82,0],[82,27]],[[82,12],[82,27]],["litedram_core"],["variable","wire"]],["serv_dbus_dat_r",[[83,0],[83,27]],[[83,12],[83,27]],["litedram_core"],["variable","wire"]],["serv_dbus_sel",[[84,0],[84,24]],[[84,11],[84,24]],["litedram_core"],["variable","wire"]],["serv_dbus_cyc",[[85,0],[85,18]],[[85,5],[85,18]],["litedram_core"],["variable","wire"]],["serv_dbus_stb",[[86,0],[86,18]],[[86,5],[86,18]],["litedram_core"],["variable","wire"]],["serv_dbus_ack",[[87,0],[87,18]],[[87,5],[87,18]],["litedram_core"],["variable","wire"]],["serv_dbus_we",[[88,0],[88,17]],[[88,5],[88,17]],["litedram_core"],["variable","wire"]],["serv_dbus_cti",[[89,0],[89,30]],[[89,10],[89,23]],["litedram_core"],["variable","reg"]],["serv_dbus_bte",[[90,0],[90,30]],[[90,10],[90,23]],["litedram_core"],["variable","reg"]],["serv_dbus_err",[[91,0],[91,18]],[[91,5],[91,18]],["litedram_core"],["variable","wire"]],["serv0",[[92,0],[92,16]],[[92,11],[92,16]],["litedram_core"],["variable","wire"]],["serv1",[[93,0],[93,16]],[[93,11],[93,16]],["litedram_core"],["variable","wire"]],["litedramcore_ram_bus_adr",[[94,0],[94,36]],[[94,12],[94,36]],["litedram_core"],["variable","wire"]],["litedramcore_ram_bus_dat_w",[[95,0],[95,38]],[[95,12],[95,38]],["litedram_core"],["variable","wire"]],["litedramcore_ram_bus_dat_r",[[96,0],[96,38]],[[96,12],[96,38]],["litedram_core"],["variable","wire"]],["litedramcore_ram_bus_sel",[[97,0],[97,35]],[[97,11],[97,35]],["litedram_core"],["variable","wire"]],["litedramcore_ram_bus_cyc",[[98,0],[98,29]],[[98,5],[98,29]],["litedram_core"],["variable","wire"]],["litedramcore_ram_bus_stb",[[99,0],[99,29]],[[99,5],[99,29]],["litedram_core"],["variable","wire"]],["litedramcore_ram_bus_ack",[[100,0],[100,35]],[[100,4],[100,28]],["litedram_core"],["variable","reg"]],["litedramcore_ram_bus_we",[[101,0],[101,28]],[[101,5],[101,28]],["litedram_core"],["variable","wire"]],["litedramcore_ram_bus_cti",[[102,0],[102,35]],[[102,11],[102,35]],["litedram_core"],["variable","wire"]],["litedramcore_ram_bus_bte",[[103,0],[103,35]],[[103,11],[103,35]],["litedram_core"],["variable","wire"]],["litedramcore_ram_bus_err",[[104,0],[104,35]],[[104,4],[104,28]],["litedram_core"],["variable","reg"]],["litedramcore_adr",[[105,0],[105,28]],[[105,12],[105,28]],["litedram_core"],["variable","wire"]],["litedramcore_dat_r",[[106,0],[106,30]],[[106,12],[106,30]],["litedram_core"],["variable","wire"]],["ram_bus_ram_bus_adr",[[107,0],[107,31]],[[107,12],[107,31]],["litedram_core"],["variable","wire"]],["ram_bus_ram_bus_dat_w",[[108,0],[108,33]],[[108,12],[108,33]],["litedram_core"],["variable","wire"]],["ram_bus_ram_bus_dat_r",[[109,0],[109,33]],[[109,12],[109,33]],["litedram_core"],["variable","wire"]],["ram_bus_ram_bus_sel",[[110,0],[110,30]],[[110,11],[110,30]],["litedram_core"],["variable","wire"]],["ram_bus_ram_bus_cyc",[[111,0],[111,24]],[[111,5],[111,24]],["litedram_core"],["variable","wire"]],["ram_bus_ram_bus_stb",[[112,0],[112,24]],[[112,5],[112,24]],["litedram_core"],["variable","wire"]],["ram_bus_ram_bus_ack",[[113,0],[113,30]],[[113,4],[113,23]],["litedram_core"],["variable","reg"]],["ram_bus_ram_bus_we",[[114,0],[114,23]],[[114,5],[114,23]],["litedram_core"],["variable","wire"]],["ram_bus_ram_bus_cti",[[115,0],[115,30]],[[115,11],[115,30]],["litedram_core"],["variable","wire"]],["ram_bus_ram_bus_bte",[[116,0],[116,30]],[[116,11],[116,30]],["litedram_core"],["variable","wire"]],["ram_bus_ram_bus_err",[[117,0],[117,30]],[[117,4],[117,23]],["litedram_core"],["variable","reg"]],["ram_adr",[[118,0],[118,19]],[[118,12],[118,19]],["litedram_core"],["variable","wire"]],["ram_dat_r",[[119,0],[119,21]],[[119,12],[119,21]],["litedram_core"],["variable","wire"]],["ram_we",[[120,0],[120,23]],[[120,10],[120,16]],["litedram_core"],["variable","reg"]],["ram_dat_w",[[121,0],[121,21]],[[121,12],[121,21]],["litedram_core"],["variable","wire"]],["uart_phy_storage",[[122,0],[122,41]],[[122,11],[122,27]],["litedram_core"],["variable","reg"]],["uart_phy_re",[[123,0],[123,22]],[[123,4],[123,15]],["litedram_core"],["variable","reg"]],["uart_phy_sink_valid",[[124,0],[124,24]],[[124,5],[124,24]],["litedram_core"],["variable","wire"]],["uart_phy_sink_ready",[[125,0],[125,30]],[[125,4],[125,23]],["litedram_core"],["variable","reg"]],["uart_phy_sink_first",[[126,0],[126,24]],[[126,5],[126,24]],["litedram_core"],["variable","wire"]],["uart_phy_sink_last",[[127,0],[127,23]],[[127,5],[127,23]],["litedram_core"],["variable","wire"]],["uart_phy_sink_payload_data",[[128,0],[128,37]],[[128,11],[128,37]],["litedram_core"],["variable","wire"]],["uart_phy_tx_clken",[[129,0],[129,28]],[[129,4],[129,21]],["litedram_core"],["variable","reg"]],["uart_phy_tx_clkphase",[[130,0],[130,39]],[[130,11],[130,31]],["litedram_core"],["variable","reg"]],["uart_phy_tx_reg",[[131,0],[131,32]],[[131,10],[131,25]],["litedram_core"],["variable","reg"]],["uart_phy_tx_bitcount",[[132,0],[132,37]],[[132,10],[132,30]],["litedram_core"],["variable","reg"]],["uart_phy_tx_busy",[[133,0],[133,27]],[[133,4],[133,20]],["litedram_core"],["variable","reg"]],["uart_phy_source_valid",[[134,0],[134,32]],[[134,4],[134,25]],["litedram_core"],["variable","reg"]],["uart_phy_source_ready",[[135,0],[135,26]],[[135,5],[135,26]],["litedram_core"],["variable","wire"]],["uart_phy_source_first",[[136,0],[136,32]],[[136,4],[136,25]],["litedram_core"],["variable","reg"]],["uart_phy_source_last",[[137,0],[137,31]],[[137,4],[137,24]],["litedram_core"],["variable","reg"]],["uart_phy_source_payload_data",[[138,0],[138,45]],[[138,10],[138,38]],["litedram_core"],["variable","reg"]],["uart_phy_rx_clken",[[139,0],[139,28]],[[139,4],[139,21]],["litedram_core"],["variable","reg"]],["uart_phy_rx_clkphase",[[140,0],[140,39]],[[140,11],[140,31]],["litedram_core"],["variable","reg"]],["uart_phy_rx",[[141,0],[141,16]],[[141,5],[141,16]],["litedram_core"],["variable","wire"]],["uart_phy_rx_r",[[142,0],[142,24]],[[142,4],[142,17]],["litedram_core"],["variable","reg"]],["uart_phy_rx_reg",[[143,0],[143,32]],[[143,10],[143,25]],["litedram_core"],["variable","reg"]],["uart_phy_rx_bitcount",[[144,0],[144,37]],[[144,10],[144,30]],["litedram_core"],["variable","reg"]],["uart_phy_rx_busy",[[145,0],[145,27]],[[145,4],[145,20]],["litedram_core"],["variable","reg"]],["uart_rxtx_re",[[146,0],[146,17]],[[146,5],[146,17]],["litedram_core"],["variable","wire"]],["uart_rxtx_r",[[147,0],[147,22]],[[147,11],[147,22]],["litedram_core"],["variable","wire"]],["uart_rxtx_we",[[148,0],[148,17]],[[148,5],[148,17]],["litedram_core"],["variable","wire"]],["uart_rxtx_w",[[149,0],[149,22]],[[149,11],[149,22]],["litedram_core"],["variable","wire"]],["uart_txfull_status",[[150,0],[150,23]],[[150,5],[150,23]],["litedram_core"],["variable","wire"]],["uart_txfull_we",[[151,0],[151,19]],[[151,5],[151,19]],["litedram_core"],["variable","wire"]],["uart_txfull_re",[[152,0],[152,25]],[[152,4],[152,18]],["litedram_core"],["variable","reg"]],["uart_rxempty_status",[[153,0],[153,24]],[[153,5],[153,24]],["litedram_core"],["variable","wire"]],["uart_rxempty_we",[[154,0],[154,20]],[[154,5],[154,20]],["litedram_core"],["variable","wire"]],["uart_rxempty_re",[[155,0],[155,26]],[[155,4],[155,19]],["litedram_core"],["variable","reg"]],["uart_irq",[[156,0],[156,13]],[[156,5],[156,13]],["litedram_core"],["variable","wire"]],["uart_tx_status",[[157,0],[157,19]],[[157,5],[157,19]],["litedram_core"],["variable","wire"]],["uart_tx_pending",[[158,0],[158,26]],[[158,4],[158,19]],["litedram_core"],["variable","reg"]],["uart_tx_trigger",[[159,0],[159,20]],[[159,5],[159,20]],["litedram_core"],["variable","wire"]],["uart_tx_clear",[[160,0],[160,24]],[[160,4],[160,17]],["litedram_core"],["variable","reg"]],["uart_tx_old_trigger",[[161,0],[161,30]],[[161,4],[161,23]],["litedram_core"],["variable","reg"]],["uart_rx_status",[[162,0],[162,19]],[[162,5],[162,19]],["litedram_core"],["variable","wire"]],["uart_rx_pending",[[163,0],[163,26]],[[163,4],[163,19]],["litedram_core"],["variable","reg"]],["uart_rx_trigger",[[164,0],[164,20]],[[164,5],[164,20]],["litedram_core"],["variable","wire"]],["uart_rx_clear",[[165,0],[165,24]],[[165,4],[165,17]],["litedram_core"],["variable","reg"]],["uart_rx_old_trigger",[[166,0],[166,30]],[[166,4],[166,23]],["litedram_core"],["variable","reg"]],["uart_tx0",[[167,0],[167,13]],[[167,5],[167,13]],["litedram_core"],["variable","wire"]],["uart_rx0",[[168,0],[168,13]],[[168,5],[168,13]],["litedram_core"],["variable","wire"]],["uart_status_status",[[169,0],[169,35]],[[169,10],[169,28]],["litedram_core"],["variable","reg"]],["uart_status_we",[[170,0],[170,19]],[[170,5],[170,19]],["litedram_core"],["variable","wire"]],["uart_status_re",[[171,0],[171,25]],[[171,4],[171,18]],["litedram_core"],["variable","reg"]],["uart_tx1",[[172,0],[172,13]],[[172,5],[172,13]],["litedram_core"],["variable","wire"]],["uart_rx1",[[173,0],[173,13]],[[173,5],[173,13]],["litedram_core"],["variable","wire"]],["uart_pending_status",[[174,0],[174,36]],[[174,10],[174,29]],["litedram_core"],["variable","reg"]],["uart_pending_we",[[175,0],[175,20]],[[175,5],[175,20]],["litedram_core"],["variable","wire"]],["uart_pending_re",[[176,0],[176,26]],[[176,4],[176,19]],["litedram_core"],["variable","reg"]],["uart_pending_r",[[177,0],[177,31]],[[177,10],[177,24]],["litedram_core"],["variable","reg"]],["uart_tx2",[[178,0],[178,13]],[[178,5],[178,13]],["litedram_core"],["variable","wire"]],["uart_rx2",[[179,0],[179,13]],[[179,5],[179,13]],["litedram_core"],["variable","wire"]],["uart_enable_storage",[[180,0],[180,36]],[[180,10],[180,29]],["litedram_core"],["variable","reg"]],["uart_enable_re",[[181,0],[181,25]],[[181,4],[181,18]],["litedram_core"],["variable","reg"]],["uart_txempty_status",[[182,0],[182,24]],[[182,5],[182,24]],["litedram_core"],["variable","wire"]],["uart_txempty_we",[[183,0],[183,20]],[[183,5],[183,20]],["litedram_core"],["variable","wire"]],["uart_txempty_re",[[184,0],[184,26]],[[184,4],[184,19]],["litedram_core"],["variable","reg"]],["uart_rxfull_status",[[185,0],[185,23]],[[185,5],[185,23]],["litedram_core"],["variable","wire"]],["uart_rxfull_we",[[186,0],[186,19]],[[186,5],[186,19]],["litedram_core"],["variable","wire"]],["uart_rxfull_re",[[187,0],[187,25]],[[187,4],[187,18]],["litedram_core"],["variable","reg"]],["uart_uart_sink_valid",[[188,0],[188,25]],[[188,5],[188,25]],["litedram_core"],["variable","wire"]],["uart_uart_sink_ready",[[189,0],[189,25]],[[189,5],[189,25]],["litedram_core"],["variable","wire"]],["uart_uart_sink_first",[[190,0],[190,25]],[[190,5],[190,25]],["litedram_core"],["variable","wire"]],["uart_uart_sink_last",[[191,0],[191,24]],[[191,5],[191,24]],["litedram_core"],["variable","wire"]],["uart_uart_sink_payload_data",[[192,0],[192,38]],[[192,11],[192,38]],["litedram_core"],["variable","wire"]],["uart_uart_source_valid",[[193,0],[193,27]],[[193,5],[193,27]],["litedram_core"],["variable","wire"]],["uart_uart_source_ready",[[194,0],[194,27]],[[194,5],[194,27]],["litedram_core"],["variable","wire"]],["uart_uart_source_first",[[195,0],[195,27]],[[195,5],[195,27]],["litedram_core"],["variable","wire"]],["uart_uart_source_last",[[196,0],[196,26]],[[196,5],[196,26]],["litedram_core"],["variable","wire"]],["uart_uart_source_payload_data",[[197,0],[197,40]],[[197,11],[197,40]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_sink_valid",[[198,0],[198,28]],[[198,5],[198,28]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_sink_ready",[[199,0],[199,28]],[[199,5],[199,28]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_sink_first",[[200,0],[200,34]],[[200,4],[200,27]],["litedram_core"],["variable","reg"]],["uart_tx_fifo_sink_last",[[201,0],[201,33]],[[201,4],[201,26]],["litedram_core"],["variable","reg"]],["uart_tx_fifo_sink_payload_data",[[202,0],[202,41]],[[202,11],[202,41]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_source_valid",[[203,0],[203,30]],[[203,5],[203,30]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_source_ready",[[204,0],[204,30]],[[204,5],[204,30]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_source_first",[[205,0],[205,30]],[[205,5],[205,30]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_source_last",[[206,0],[206,29]],[[206,5],[206,29]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_source_payload_data",[[207,0],[207,43]],[[207,11],[207,43]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_re",[[208,0],[208,20]],[[208,5],[208,20]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_readable",[[209,0],[209,32]],[[209,4],[209,25]],["litedram_core"],["variable","reg"]],["uart_tx_fifo_syncfifo_we",[[210,0],[210,29]],[[210,5],[210,29]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_syncfifo_writable",[[211,0],[211,35]],[[211,5],[211,35]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_syncfifo_re",[[212,0],[212,29]],[[212,5],[212,29]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_syncfifo_readable",[[213,0],[213,35]],[[213,5],[213,35]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_syncfifo_din",[[214,0],[214,36]],[[214,11],[214,36]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_syncfifo_dout",[[215,0],[215,37]],[[215,11],[215,37]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_level0",[[216,0],[216,36]],[[216,10],[216,29]],["litedram_core"],["variable","reg"]],["uart_tx_fifo_replace",[[217,0],[217,31]],[[217,4],[217,24]],["litedram_core"],["variable","reg"]],["uart_tx_fifo_produce",[[218,0],[218,37]],[[218,10],[218,30]],["litedram_core"],["variable","reg"]],["uart_tx_fifo_consume",[[219,0],[219,37]],[[219,10],[219,30]],["litedram_core"],["variable","reg"]],["uart_tx_fifo_wrport_adr",[[220,0],[220,40]],[[220,10],[220,33]],["litedram_core"],["variable","reg"]],["uart_tx_fifo_wrport_dat_r",[[221,0],[221,36]],[[221,11],[221,36]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_wrport_we",[[222,0],[222,27]],[[222,5],[222,27]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_wrport_dat_w",[[223,0],[223,36]],[[223,11],[223,36]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_do_read",[[224,0],[224,25]],[[224,5],[224,25]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_rdport_adr",[[225,0],[225,34]],[[225,11],[225,34]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_rdport_dat_r",[[226,0],[226,36]],[[226,11],[226,36]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_rdport_re",[[227,0],[227,27]],[[227,5],[227,27]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_level1",[[228,0],[228,30]],[[228,11],[228,30]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_fifo_in_payload_data",[[229,0],[229,44]],[[229,11],[229,44]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_fifo_in_first",[[230,0],[230,31]],[[230,5],[230,31]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_fifo_in_last",[[231,0],[231,30]],[[231,5],[231,30]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_fifo_out_payload_data",[[232,0],[232,45]],[[232,11],[232,45]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_fifo_out_first",[[233,0],[233,32]],[[233,5],[233,32]],["litedram_core"],["variable","wire"]],["uart_tx_fifo_fifo_out_last",[[234,0],[234,31]],[[234,5],[234,31]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_sink_valid",[[235,0],[235,28]],[[235,5],[235,28]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_sink_ready",[[236,0],[236,28]],[[236,5],[236,28]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_sink_first",[[237,0],[237,28]],[[237,5],[237,28]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_sink_last",[[238,0],[238,27]],[[238,5],[238,27]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_sink_payload_data",[[239,0],[239,41]],[[239,11],[239,41]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_source_valid",[[240,0],[240,30]],[[240,5],[240,30]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_source_ready",[[241,0],[241,30]],[[241,5],[241,30]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_source_first",[[242,0],[242,30]],[[242,5],[242,30]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_source_last",[[243,0],[243,29]],[[243,5],[243,29]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_source_payload_data",[[244,0],[244,43]],[[244,11],[244,43]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_re",[[245,0],[245,20]],[[245,5],[245,20]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_readable",[[246,0],[246,32]],[[246,4],[246,25]],["litedram_core"],["variable","reg"]],["uart_rx_fifo_syncfifo_we",[[247,0],[247,29]],[[247,5],[247,29]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_syncfifo_writable",[[248,0],[248,35]],[[248,5],[248,35]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_syncfifo_re",[[249,0],[249,29]],[[249,5],[249,29]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_syncfifo_readable",[[250,0],[250,35]],[[250,5],[250,35]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_syncfifo_din",[[251,0],[251,36]],[[251,11],[251,36]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_syncfifo_dout",[[252,0],[252,37]],[[252,11],[252,37]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_level0",[[253,0],[253,36]],[[253,10],[253,29]],["litedram_core"],["variable","reg"]],["uart_rx_fifo_replace",[[254,0],[254,31]],[[254,4],[254,24]],["litedram_core"],["variable","reg"]],["uart_rx_fifo_produce",[[255,0],[255,37]],[[255,10],[255,30]],["litedram_core"],["variable","reg"]],["uart_rx_fifo_consume",[[256,0],[256,37]],[[256,10],[256,30]],["litedram_core"],["variable","reg"]],["uart_rx_fifo_wrport_adr",[[257,0],[257,40]],[[257,10],[257,33]],["litedram_core"],["variable","reg"]],["uart_rx_fifo_wrport_dat_r",[[258,0],[258,36]],[[258,11],[258,36]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_wrport_we",[[259,0],[259,27]],[[259,5],[259,27]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_wrport_dat_w",[[260,0],[260,36]],[[260,11],[260,36]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_do_read",[[261,0],[261,25]],[[261,5],[261,25]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_rdport_adr",[[262,0],[262,34]],[[262,11],[262,34]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_rdport_dat_r",[[263,0],[263,36]],[[263,11],[263,36]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_rdport_re",[[264,0],[264,27]],[[264,5],[264,27]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_level1",[[265,0],[265,30]],[[265,11],[265,30]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_fifo_in_payload_data",[[266,0],[266,44]],[[266,11],[266,44]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_fifo_in_first",[[267,0],[267,31]],[[267,5],[267,31]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_fifo_in_last",[[268,0],[268,30]],[[268,5],[268,30]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_fifo_out_payload_data",[[269,0],[269,45]],[[269,11],[269,45]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_fifo_out_first",[[270,0],[270,32]],[[270,5],[270,32]],["litedram_core"],["variable","wire"]],["uart_rx_fifo_fifo_out_last",[[271,0],[271,31]],[[271,5],[271,31]],["litedram_core"],["variable","wire"]],["uart_reset",[[272,0],[272,21]],[[272,4],[272,14]],["litedram_core"],["variable","reg"]],["timer_load_storage",[[273,0],[273,37]],[[273,11],[273,29]],["litedram_core"],["variable","reg"]],["timer_load_re",[[274,0],[274,24]],[[274,4],[274,17]],["litedram_core"],["variable","reg"]],["timer_reload_storage",[[275,0],[275,39]],[[275,11],[275,31]],["litedram_core"],["variable","reg"]],["timer_reload_re",[[276,0],[276,26]],[[276,4],[276,19]],["litedram_core"],["variable","reg"]],["timer_en_storage",[[277,0],[277,27]],[[277,4],[277,20]],["litedram_core"],["variable","reg"]],["timer_en_re",[[278,0],[278,22]],[[278,4],[278,15]],["litedram_core"],["variable","reg"]],["timer_update_value_storage",[[279,0],[279,37]],[[279,4],[279,30]],["litedram_core"],["variable","reg"]],["timer_update_value_re",[[280,0],[280,32]],[[280,4],[280,25]],["litedram_core"],["variable","reg"]],["timer_value_status",[[281,0],[281,37]],[[281,11],[281,29]],["litedram_core"],["variable","reg"]],["timer_value_we",[[282,0],[282,19]],[[282,5],[282,19]],["litedram_core"],["variable","wire"]],["timer_value_re",[[283,0],[283,25]],[[283,4],[283,18]],["litedram_core"],["variable","reg"]],["timer_irq",[[284,0],[284,14]],[[284,5],[284,14]],["litedram_core"],["variable","wire"]],["timer_zero_status",[[285,0],[285,22]],[[285,5],[285,22]],["litedram_core"],["variable","wire"]],["timer_zero_pending",[[286,0],[286,29]],[[286,4],[286,22]],["litedram_core"],["variable","reg"]],["timer_zero_trigger",[[287,0],[287,23]],[[287,5],[287,23]],["litedram_core"],["variable","wire"]],["timer_zero_clear",[[288,0],[288,27]],[[288,4],[288,20]],["litedram_core"],["variable","reg"]],["timer_zero_old_trigger",[[289,0],[289,33]],[[289,4],[289,26]],["litedram_core"],["variable","reg"]],["timer_zero0",[[290,0],[290,16]],[[290,5],[290,16]],["litedram_core"],["variable","wire"]],["timer_status_status",[[291,0],[291,24]],[[291,5],[291,24]],["litedram_core"],["variable","wire"]],["timer_status_we",[[292,0],[292,20]],[[292,5],[292,20]],["litedram_core"],["variable","wire"]],["timer_status_re",[[293,0],[293,26]],[[293,4],[293,19]],["litedram_core"],["variable","reg"]],["timer_zero1",[[294,0],[294,16]],[[294,5],[294,16]],["litedram_core"],["variable","wire"]],["timer_pending_status",[[295,0],[295,25]],[[295,5],[295,25]],["litedram_core"],["variable","wire"]],["timer_pending_we",[[296,0],[296,21]],[[296,5],[296,21]],["litedram_core"],["variable","wire"]],["timer_pending_re",[[297,0],[297,27]],[[297,4],[297,20]],["litedram_core"],["variable","reg"]],["timer_pending_r",[[298,0],[298,26]],[[298,4],[298,19]],["litedram_core"],["variable","reg"]],["timer_zero2",[[299,0],[299,16]],[[299,5],[299,16]],["litedram_core"],["variable","wire"]],["timer_enable_storage",[[300,0],[300,31]],[[300,4],[300,24]],["litedram_core"],["variable","reg"]],["timer_enable_re",[[301,0],[301,26]],[[301,4],[301,19]],["litedram_core"],["variable","reg"]],["timer_value",[[302,0],[302,30]],[[302,11],[302,22]],["litedram_core"],["variable","reg"]],["sys_clk",[[303,0],[303,12]],[[303,5],[303,12]],["litedram_core"],["variable","wire"]],["sys_rst",[[304,0],[304,12]],[[304,5],[304,12]],["litedram_core"],["variable","wire"]],["sys2x_clk",[[305,0],[305,14]],[[305,5],[305,14]],["litedram_core"],["variable","wire"]],["sys2x_dqs_clk",[[306,0],[306,18]],[[306,5],[306,18]],["litedram_core"],["variable","wire"]],["iodelay_clk",[[307,0],[307,16]],[[307,5],[307,16]],["litedram_core"],["variable","wire"]],["iodelay_rst",[[308,0],[308,16]],[[308,5],[308,16]],["litedram_core"],["variable","wire"]],["reset",[[309,0],[309,10]],[[309,5],[309,10]],["litedram_core"],["variable","wire"]],["locked",[[310,0],[310,11]],[[310,5],[310,11]],["litedram_core"],["variable","wire"]],["clkin",[[311,0],[311,10]],[[311,5],[311,10]],["litedram_core"],["variable","wire"]],["clkout0",[[312,0],[312,12]],[[312,5],[312,12]],["litedram_core"],["variable","wire"]],["clkout_buf0",[[313,0],[313,16]],[[313,5],[313,16]],["litedram_core"],["variable","wire"]],["clkout1",[[314,0],[314,12]],[[314,5],[314,12]],["litedram_core"],["variable","wire"]],["clkout_buf1",[[315,0],[315,16]],[[315,5],[315,16]],["litedram_core"],["variable","wire"]],["clkout2",[[316,0],[316,12]],[[316,5],[316,12]],["litedram_core"],["variable","wire"]],["clkout_buf2",[[317,0],[317,16]],[[317,5],[317,16]],["litedram_core"],["variable","wire"]],["clkout3",[[318,0],[318,12]],[[318,5],[318,12]],["litedram_core"],["variable","wire"]],["clkout_buf3",[[319,0],[319,16]],[[319,5],[319,16]],["litedram_core"],["variable","wire"]],["reset_counter",[[320,0],[320,31]],[[320,10],[320,23]],["litedram_core"],["variable","reg"]],["ic_reset",[[321,0],[321,19]],[[321,4],[321,12]],["litedram_core"],["variable","reg"]],["a7ddrphy_rst_storage",[[322,0],[322,31]],[[322,4],[322,24]],["litedram_core"],["variable","reg"]],["a7ddrphy_rst_re",[[323,0],[323,26]],[[323,4],[323,19]],["litedram_core"],["variable","reg"]],["a7ddrphy_half_sys8x_taps_storage",[[324,0],[324,50]],[[324,10],[324,42]],["litedram_core"],["variable","reg"]],["a7ddrphy_half_sys8x_taps_re",[[325,0],[325,38]],[[325,4],[325,31]],["litedram_core"],["variable","reg"]],["a7ddrphy_wlevel_en_storage",[[326,0],[326,37]],[[326,4],[326,30]],["litedram_core"],["variable","reg"]],["a7ddrphy_wlevel_en_re",[[327,0],[327,32]],[[327,4],[327,25]],["litedram_core"],["variable","reg"]],["a7ddrphy_wlevel_strobe_re",[[328,0],[328,30]],[[328,5],[328,30]],["litedram_core"],["variable","wire"]],["a7ddrphy_wlevel_strobe_r",[[329,0],[329,29]],[[329,5],[329,29]],["litedram_core"],["variable","wire"]],["a7ddrphy_wlevel_strobe_we",[[330,0],[330,30]],[[330,5],[330,30]],["litedram_core"],["variable","wire"]],["a7ddrphy_wlevel_strobe_w",[[331,0],[331,35]],[[331,4],[331,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_dly_sel_storage",[[332,0],[332,41]],[[332,10],[332,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_dly_sel_re",[[333,0],[333,30]],[[333,4],[333,23]],["litedram_core"],["variable","reg"]],["a7ddrphy_rdly_dq_rst_re",[[334,0],[334,28]],[[334,5],[334,28]],["litedram_core"],["variable","wire"]],["a7ddrphy_rdly_dq_rst_r",[[335,0],[335,27]],[[335,5],[335,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_rdly_dq_rst_we",[[336,0],[336,28]],[[336,5],[336,28]],["litedram_core"],["variable","wire"]],["a7ddrphy_rdly_dq_rst_w",[[337,0],[337,33]],[[337,4],[337,26]],["litedram_core"],["variable","reg"]],["a7ddrphy_rdly_dq_inc_re",[[338,0],[338,28]],[[338,5],[338,28]],["litedram_core"],["variable","wire"]],["a7ddrphy_rdly_dq_inc_r",[[339,0],[339,27]],[[339,5],[339,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_rdly_dq_inc_we",[[340,0],[340,28]],[[340,5],[340,28]],["litedram_core"],["variable","wire"]],["a7ddrphy_rdly_dq_inc_w",[[341,0],[341,33]],[[341,4],[341,26]],["litedram_core"],["variable","reg"]],["a7ddrphy_rdly_dq_bitslip_rst_re",[[342,0],[342,36]],[[342,5],[342,36]],["litedram_core"],["variable","wire"]],["a7ddrphy_rdly_dq_bitslip_rst_r",[[343,0],[343,35]],[[343,5],[343,35]],["litedram_core"],["variable","wire"]],["a7ddrphy_rdly_dq_bitslip_rst_we",[[344,0],[344,36]],[[344,5],[344,36]],["litedram_core"],["variable","wire"]],["a7ddrphy_rdly_dq_bitslip_rst_w",[[345,0],[345,41]],[[345,4],[345,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_rdly_dq_bitslip_re",[[346,0],[346,32]],[[346,5],[346,32]],["litedram_core"],["variable","wire"]],["a7ddrphy_rdly_dq_bitslip_r",[[347,0],[347,31]],[[347,5],[347,31]],["litedram_core"],["variable","wire"]],["a7ddrphy_rdly_dq_bitslip_we",[[348,0],[348,32]],[[348,5],[348,32]],["litedram_core"],["variable","wire"]],["a7ddrphy_rdly_dq_bitslip_w",[[349,0],[349,37]],[[349,4],[349,30]],["litedram_core"],["variable","reg"]],["a7ddrphy_wdly_dq_bitslip_rst_re",[[350,0],[350,36]],[[350,5],[350,36]],["litedram_core"],["variable","wire"]],["a7ddrphy_wdly_dq_bitslip_rst_r",[[351,0],[351,35]],[[351,5],[351,35]],["litedram_core"],["variable","wire"]],["a7ddrphy_wdly_dq_bitslip_rst_we",[[352,0],[352,36]],[[352,5],[352,36]],["litedram_core"],["variable","wire"]],["a7ddrphy_wdly_dq_bitslip_rst_w",[[353,0],[353,41]],[[353,4],[353,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_wdly_dq_bitslip_re",[[354,0],[354,32]],[[354,5],[354,32]],["litedram_core"],["variable","wire"]],["a7ddrphy_wdly_dq_bitslip_r",[[355,0],[355,31]],[[355,5],[355,31]],["litedram_core"],["variable","wire"]],["a7ddrphy_wdly_dq_bitslip_we",[[356,0],[356,32]],[[356,5],[356,32]],["litedram_core"],["variable","wire"]],["a7ddrphy_wdly_dq_bitslip_w",[[357,0],[357,37]],[[357,4],[357,30]],["litedram_core"],["variable","reg"]],["a7ddrphy_rdphase_storage",[[358,0],[358,35]],[[358,4],[358,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_rdphase_re",[[359,0],[359,30]],[[359,4],[359,23]],["litedram_core"],["variable","reg"]],["a7ddrphy_wrphase_storage",[[360,0],[360,35]],[[360,4],[360,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_wrphase_re",[[361,0],[361,30]],[[361,4],[361,23]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p0_address",[[362,0],[362,35]],[[362,12],[362,35]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p0_bank",[[363,0],[363,31]],[[363,11],[363,31]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p0_cas_n",[[364,0],[364,26]],[[364,5],[364,26]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p0_cs_n",[[365,0],[365,25]],[[365,5],[365,25]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p0_ras_n",[[366,0],[366,26]],[[366,5],[366,26]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p0_we_n",[[367,0],[367,25]],[[367,5],[367,25]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p0_cke",[[368,0],[368,24]],[[368,5],[368,24]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p0_odt",[[369,0],[369,24]],[[369,5],[369,24]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p0_reset_n",[[370,0],[370,28]],[[370,5],[370,28]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p0_act_n",[[371,0],[371,26]],[[371,5],[371,26]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p0_wrdata",[[372,0],[372,34]],[[372,12],[372,34]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p0_wrdata_en",[[373,0],[373,30]],[[373,5],[373,30]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p0_wrdata_mask",[[374,0],[374,38]],[[374,11],[374,38]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p0_rddata_en",[[375,0],[375,30]],[[375,5],[375,30]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p0_rddata",[[376,0],[376,41]],[[376,11],[376,33]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p0_rddata_valid",[[377,0],[377,33]],[[377,5],[377,33]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p1_address",[[378,0],[378,35]],[[378,12],[378,35]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p1_bank",[[379,0],[379,31]],[[379,11],[379,31]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p1_cas_n",[[380,0],[380,26]],[[380,5],[380,26]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p1_cs_n",[[381,0],[381,25]],[[381,5],[381,25]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p1_ras_n",[[382,0],[382,26]],[[382,5],[382,26]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p1_we_n",[[383,0],[383,25]],[[383,5],[383,25]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p1_cke",[[384,0],[384,24]],[[384,5],[384,24]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p1_odt",[[385,0],[385,24]],[[385,5],[385,24]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p1_reset_n",[[386,0],[386,28]],[[386,5],[386,28]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p1_act_n",[[387,0],[387,26]],[[387,5],[387,26]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p1_wrdata",[[388,0],[388,34]],[[388,12],[388,34]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p1_wrdata_en",[[389,0],[389,30]],[[389,5],[389,30]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p1_wrdata_mask",[[390,0],[390,38]],[[390,11],[390,38]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p1_rddata_en",[[391,0],[391,30]],[[391,5],[391,30]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p1_rddata",[[392,0],[392,41]],[[392,11],[392,33]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p1_rddata_valid",[[393,0],[393,33]],[[393,5],[393,33]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p2_address",[[394,0],[394,42]],[[394,11],[394,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p2_bank",[[395,0],[395,37]],[[395,10],[395,30]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p2_cas_n",[[396,0],[396,32]],[[396,4],[396,25]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p2_cs_n",[[397,0],[397,31]],[[397,4],[397,24]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p2_ras_n",[[398,0],[398,32]],[[398,4],[398,25]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p2_we_n",[[399,0],[399,31]],[[399,4],[399,24]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p2_cke",[[400,0],[400,30]],[[400,4],[400,23]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p2_odt",[[401,0],[401,30]],[[401,4],[401,23]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p2_reset_n",[[402,0],[402,34]],[[402,4],[402,27]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p2_wrdata",[[403,0],[403,41]],[[403,11],[403,33]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p2_wrdata_mask",[[404,0],[404,44]],[[404,10],[404,37]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p2_rddata",[[405,0],[405,41]],[[405,11],[405,33]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p2_rddata_valid",[[406,0],[406,33]],[[406,5],[406,33]],["litedram_core"],["variable","wire"]],["a7ddrphy_dfi_p3_address",[[407,0],[407,42]],[[407,11],[407,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p3_bank",[[408,0],[408,37]],[[408,10],[408,30]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p3_cas_n",[[409,0],[409,32]],[[409,4],[409,25]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p3_cs_n",[[410,0],[410,31]],[[410,4],[410,24]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p3_ras_n",[[411,0],[411,32]],[[411,4],[411,25]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p3_we_n",[[412,0],[412,31]],[[412,4],[412,24]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p3_cke",[[413,0],[413,30]],[[413,4],[413,23]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p3_odt",[[414,0],[414,30]],[[414,4],[414,23]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p3_reset_n",[[415,0],[415,34]],[[415,4],[415,27]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p3_wrdata",[[416,0],[416,41]],[[416,11],[416,33]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p3_wrdata_mask",[[417,0],[417,44]],[[417,10],[417,37]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p3_rddata",[[418,0],[418,41]],[[418,11],[418,33]],["litedram_core"],["variable","reg"]],["a7ddrphy_dfi_p3_rddata_valid",[[419,0],[419,33]],[[419,5],[419,33]],["litedram_core"],["variable","wire"]],["a7ddrphy_sd_clk_se_nodelay",[[420,0],[420,31]],[[420,5],[420,31]],["litedram_core"],["variable","wire"]],["a7ddrphy_dqs_oe",[[421,0],[421,26]],[[421,4],[421,19]],["litedram_core"],["variable","reg"]],["a7ddrphy_dqs_preamble",[[422,0],[422,26]],[[422,5],[422,26]],["litedram_core"],["variable","wire"]],["a7ddrphy_dqs_postamble",[[423,0],[423,27]],[[423,5],[423,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dqs_oe_delay_tappeddelayline",[[424,0],[424,42]],[[424,5],[424,42]],["litedram_core"],["variable","wire"]],["a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline",[[425,0],[425,64]],[[425,4],[425,57]],["litedram_core"],["variable","reg"]],["a7ddrphy_dqspattern0",[[426,0],[426,31]],[[426,4],[426,24]],["litedram_core"],["variable","reg"]],["a7ddrphy_dqspattern1",[[427,0],[427,31]],[[427,4],[427,24]],["litedram_core"],["variable","reg"]],["a7ddrphy_dqspattern_o0",[[428,0],[428,39]],[[428,10],[428,32]],["litedram_core"],["variable","reg"]],["a7ddrphy_dqspattern_o1",[[429,0],[429,39]],[[429,10],[429,32]],["litedram_core"],["variable","reg"]],["a7ddrphy_dqs_o_no_delay0",[[430,0],[430,29]],[[430,5],[430,29]],["litedram_core"],["variable","wire"]],["a7ddrphy_dqs_t0",[[431,0],[431,20]],[[431,5],[431,20]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip00",[[432,0],[432,35]],[[432,10],[432,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip0_value0",[[433,0],[433,41]],[[433,10],[433,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip0_r0",[[434,0],[434,39]],[[434,11],[434,31]],["litedram_core"],["variable","reg"]],["a7ddrphy0",[[435,0],[435,14]],[[435,5],[435,14]],["litedram_core"],["variable","wire"]],["a7ddrphy_dqs_o_no_delay1",[[436,0],[436,29]],[[436,5],[436,29]],["litedram_core"],["variable","wire"]],["a7ddrphy_dqs_t1",[[437,0],[437,20]],[[437,5],[437,20]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip10",[[438,0],[438,35]],[[438,10],[438,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip1_value0",[[439,0],[439,41]],[[439,10],[439,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip1_r0",[[440,0],[440,39]],[[440,11],[440,31]],["litedram_core"],["variable","reg"]],["a7ddrphy1",[[441,0],[441,14]],[[441,5],[441,14]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip01",[[442,0],[442,35]],[[442,10],[442,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip0_value1",[[443,0],[443,41]],[[443,10],[443,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip0_r1",[[444,0],[444,39]],[[444,11],[444,31]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip11",[[445,0],[445,35]],[[445,10],[445,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip1_value1",[[446,0],[446,41]],[[446,10],[446,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip1_r1",[[447,0],[447,39]],[[447,11],[447,31]],["litedram_core"],["variable","reg"]],["a7ddrphy_dq_oe",[[448,0],[448,19]],[[448,5],[448,19]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_oe_delay_tappeddelayline",[[449,0],[449,41]],[[449,5],[449,41]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline",[[450,0],[450,63]],[[450,4],[450,56]],["litedram_core"],["variable","reg"]],["a7ddrphy_dq_o_nodelay0",[[451,0],[451,27]],[[451,5],[451,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_nodelay0",[[452,0],[452,27]],[[452,5],[452,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_delayed0",[[453,0],[453,27]],[[453,5],[453,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_t0",[[454,0],[454,19]],[[454,5],[454,19]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip02",[[455,0],[455,35]],[[455,10],[455,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip0_value2",[[456,0],[456,41]],[[456,10],[456,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip0_r2",[[457,0],[457,39]],[[457,11],[457,31]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip03",[[458,0],[458,29]],[[458,11],[458,29]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip04",[[459,0],[459,35]],[[459,10],[459,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip0_value3",[[460,0],[460,41]],[[460,10],[460,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip0_r3",[[461,0],[461,39]],[[461,11],[461,31]],["litedram_core"],["variable","reg"]],["a7ddrphy_dq_o_nodelay1",[[462,0],[462,27]],[[462,5],[462,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_nodelay1",[[463,0],[463,27]],[[463,5],[463,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_delayed1",[[464,0],[464,27]],[[464,5],[464,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_t1",[[465,0],[465,19]],[[465,5],[465,19]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip12",[[466,0],[466,35]],[[466,10],[466,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip1_value2",[[467,0],[467,41]],[[467,10],[467,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip1_r2",[[468,0],[468,39]],[[468,11],[468,31]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip13",[[469,0],[469,29]],[[469,11],[469,29]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip14",[[470,0],[470,35]],[[470,10],[470,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip1_value3",[[471,0],[471,41]],[[471,10],[471,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip1_r3",[[472,0],[472,39]],[[472,11],[472,31]],["litedram_core"],["variable","reg"]],["a7ddrphy_dq_o_nodelay2",[[473,0],[473,27]],[[473,5],[473,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_nodelay2",[[474,0],[474,27]],[[474,5],[474,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_delayed2",[[475,0],[475,27]],[[475,5],[475,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_t2",[[476,0],[476,19]],[[476,5],[476,19]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip20",[[477,0],[477,35]],[[477,10],[477,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip2_value0",[[478,0],[478,41]],[[478,10],[478,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip2_r0",[[479,0],[479,39]],[[479,11],[479,31]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip21",[[480,0],[480,29]],[[480,11],[480,29]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip22",[[481,0],[481,35]],[[481,10],[481,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip2_value1",[[482,0],[482,41]],[[482,10],[482,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip2_r1",[[483,0],[483,39]],[[483,11],[483,31]],["litedram_core"],["variable","reg"]],["a7ddrphy_dq_o_nodelay3",[[484,0],[484,27]],[[484,5],[484,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_nodelay3",[[485,0],[485,27]],[[485,5],[485,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_delayed3",[[486,0],[486,27]],[[486,5],[486,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_t3",[[487,0],[487,19]],[[487,5],[487,19]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip30",[[488,0],[488,35]],[[488,10],[488,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip3_value0",[[489,0],[489,41]],[[489,10],[489,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip3_r0",[[490,0],[490,39]],[[490,11],[490,31]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip31",[[491,0],[491,29]],[[491,11],[491,29]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip32",[[492,0],[492,35]],[[492,10],[492,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip3_value1",[[493,0],[493,41]],[[493,10],[493,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip3_r1",[[494,0],[494,39]],[[494,11],[494,31]],["litedram_core"],["variable","reg"]],["a7ddrphy_dq_o_nodelay4",[[495,0],[495,27]],[[495,5],[495,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_nodelay4",[[496,0],[496,27]],[[496,5],[496,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_delayed4",[[497,0],[497,27]],[[497,5],[497,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_t4",[[498,0],[498,19]],[[498,5],[498,19]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip40",[[499,0],[499,35]],[[499,10],[499,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip4_value0",[[500,0],[500,41]],[[500,10],[500,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip4_r0",[[501,0],[501,39]],[[501,11],[501,31]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip41",[[502,0],[502,29]],[[502,11],[502,29]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip42",[[503,0],[503,35]],[[503,10],[503,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip4_value1",[[504,0],[504,41]],[[504,10],[504,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip4_r1",[[505,0],[505,39]],[[505,11],[505,31]],["litedram_core"],["variable","reg"]],["a7ddrphy_dq_o_nodelay5",[[506,0],[506,27]],[[506,5],[506,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_nodelay5",[[507,0],[507,27]],[[507,5],[507,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_delayed5",[[508,0],[508,27]],[[508,5],[508,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_t5",[[509,0],[509,19]],[[509,5],[509,19]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip50",[[510,0],[510,35]],[[510,10],[510,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip5_value0",[[511,0],[511,41]],[[511,10],[511,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip5_r0",[[512,0],[512,39]],[[512,11],[512,31]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip51",[[513,0],[513,29]],[[513,11],[513,29]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip52",[[514,0],[514,35]],[[514,10],[514,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip5_value1",[[515,0],[515,41]],[[515,10],[515,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip5_r1",[[516,0],[516,39]],[[516,11],[516,31]],["litedram_core"],["variable","reg"]],["a7ddrphy_dq_o_nodelay6",[[517,0],[517,27]],[[517,5],[517,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_nodelay6",[[518,0],[518,27]],[[518,5],[518,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_delayed6",[[519,0],[519,27]],[[519,5],[519,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_t6",[[520,0],[520,19]],[[520,5],[520,19]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip60",[[521,0],[521,35]],[[521,10],[521,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip6_value0",[[522,0],[522,41]],[[522,10],[522,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip6_r0",[[523,0],[523,39]],[[523,11],[523,31]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip61",[[524,0],[524,29]],[[524,11],[524,29]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip62",[[525,0],[525,35]],[[525,10],[525,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip6_value1",[[526,0],[526,41]],[[526,10],[526,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip6_r1",[[527,0],[527,39]],[[527,11],[527,31]],["litedram_core"],["variable","reg"]],["a7ddrphy_dq_o_nodelay7",[[528,0],[528,27]],[[528,5],[528,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_nodelay7",[[529,0],[529,27]],[[529,5],[529,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_delayed7",[[530,0],[530,27]],[[530,5],[530,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_t7",[[531,0],[531,19]],[[531,5],[531,19]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip70",[[532,0],[532,35]],[[532,10],[532,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip7_value0",[[533,0],[533,41]],[[533,10],[533,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip7_r0",[[534,0],[534,39]],[[534,11],[534,31]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip71",[[535,0],[535,29]],[[535,11],[535,29]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip72",[[536,0],[536,35]],[[536,10],[536,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip7_value1",[[537,0],[537,41]],[[537,10],[537,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip7_r1",[[538,0],[538,39]],[[538,11],[538,31]],["litedram_core"],["variable","reg"]],["a7ddrphy_dq_o_nodelay8",[[539,0],[539,27]],[[539,5],[539,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_nodelay8",[[540,0],[540,27]],[[540,5],[540,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_delayed8",[[541,0],[541,27]],[[541,5],[541,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_t8",[[542,0],[542,19]],[[542,5],[542,19]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip80",[[543,0],[543,35]],[[543,10],[543,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip8_value0",[[544,0],[544,41]],[[544,10],[544,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip8_r0",[[545,0],[545,39]],[[545,11],[545,31]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip81",[[546,0],[546,29]],[[546,11],[546,29]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip82",[[547,0],[547,35]],[[547,10],[547,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip8_value1",[[548,0],[548,41]],[[548,10],[548,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip8_r1",[[549,0],[549,39]],[[549,11],[549,31]],["litedram_core"],["variable","reg"]],["a7ddrphy_dq_o_nodelay9",[[550,0],[550,27]],[[550,5],[550,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_nodelay9",[[551,0],[551,27]],[[551,5],[551,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_delayed9",[[552,0],[552,27]],[[552,5],[552,27]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_t9",[[553,0],[553,19]],[[553,5],[553,19]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip90",[[554,0],[554,35]],[[554,10],[554,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip9_value0",[[555,0],[555,41]],[[555,10],[555,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip9_r0",[[556,0],[556,39]],[[556,11],[556,31]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip91",[[557,0],[557,29]],[[557,11],[557,29]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip92",[[558,0],[558,35]],[[558,10],[558,28]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip9_value1",[[559,0],[559,41]],[[559,10],[559,34]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip9_r1",[[560,0],[560,39]],[[560,11],[560,31]],["litedram_core"],["variable","reg"]],["a7ddrphy_dq_o_nodelay10",[[561,0],[561,28]],[[561,5],[561,28]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_nodelay10",[[562,0],[562,28]],[[562,5],[562,28]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_delayed10",[[563,0],[563,28]],[[563,5],[563,28]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_t10",[[564,0],[564,20]],[[564,5],[564,20]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip100",[[565,0],[565,36]],[[565,10],[565,29]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip10_value0",[[566,0],[566,42]],[[566,10],[566,35]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip10_r0",[[567,0],[567,40]],[[567,11],[567,32]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip101",[[568,0],[568,30]],[[568,11],[568,30]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip102",[[569,0],[569,36]],[[569,10],[569,29]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip10_value1",[[570,0],[570,42]],[[570,10],[570,35]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip10_r1",[[571,0],[571,40]],[[571,11],[571,32]],["litedram_core"],["variable","reg"]],["a7ddrphy_dq_o_nodelay11",[[572,0],[572,28]],[[572,5],[572,28]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_nodelay11",[[573,0],[573,28]],[[573,5],[573,28]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_delayed11",[[574,0],[574,28]],[[574,5],[574,28]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_t11",[[575,0],[575,20]],[[575,5],[575,20]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip110",[[576,0],[576,36]],[[576,10],[576,29]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip11_value0",[[577,0],[577,42]],[[577,10],[577,35]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip11_r0",[[578,0],[578,40]],[[578,11],[578,32]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip111",[[579,0],[579,30]],[[579,11],[579,30]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip112",[[580,0],[580,36]],[[580,10],[580,29]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip11_value1",[[581,0],[581,42]],[[581,10],[581,35]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip11_r1",[[582,0],[582,40]],[[582,11],[582,32]],["litedram_core"],["variable","reg"]],["a7ddrphy_dq_o_nodelay12",[[583,0],[583,28]],[[583,5],[583,28]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_nodelay12",[[584,0],[584,28]],[[584,5],[584,28]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_delayed12",[[585,0],[585,28]],[[585,5],[585,28]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_t12",[[586,0],[586,20]],[[586,5],[586,20]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip120",[[587,0],[587,36]],[[587,10],[587,29]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip12_value0",[[588,0],[588,42]],[[588,10],[588,35]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip12_r0",[[589,0],[589,40]],[[589,11],[589,32]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip121",[[590,0],[590,30]],[[590,11],[590,30]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip122",[[591,0],[591,36]],[[591,10],[591,29]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip12_value1",[[592,0],[592,42]],[[592,10],[592,35]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip12_r1",[[593,0],[593,40]],[[593,11],[593,32]],["litedram_core"],["variable","reg"]],["a7ddrphy_dq_o_nodelay13",[[594,0],[594,28]],[[594,5],[594,28]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_nodelay13",[[595,0],[595,28]],[[595,5],[595,28]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_delayed13",[[596,0],[596,28]],[[596,5],[596,28]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_t13",[[597,0],[597,20]],[[597,5],[597,20]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip130",[[598,0],[598,36]],[[598,10],[598,29]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip13_value0",[[599,0],[599,42]],[[599,10],[599,35]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip13_r0",[[600,0],[600,40]],[[600,11],[600,32]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip131",[[601,0],[601,30]],[[601,11],[601,30]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip132",[[602,0],[602,36]],[[602,10],[602,29]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip13_value1",[[603,0],[603,42]],[[603,10],[603,35]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip13_r1",[[604,0],[604,40]],[[604,11],[604,32]],["litedram_core"],["variable","reg"]],["a7ddrphy_dq_o_nodelay14",[[605,0],[605,28]],[[605,5],[605,28]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_nodelay14",[[606,0],[606,28]],[[606,5],[606,28]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_delayed14",[[607,0],[607,28]],[[607,5],[607,28]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_t14",[[608,0],[608,20]],[[608,5],[608,20]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip140",[[609,0],[609,36]],[[609,10],[609,29]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip14_value0",[[610,0],[610,42]],[[610,10],[610,35]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip14_r0",[[611,0],[611,40]],[[611,11],[611,32]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip141",[[612,0],[612,30]],[[612,11],[612,30]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip142",[[613,0],[613,36]],[[613,10],[613,29]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip14_value1",[[614,0],[614,42]],[[614,10],[614,35]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip14_r1",[[615,0],[615,40]],[[615,11],[615,32]],["litedram_core"],["variable","reg"]],["a7ddrphy_dq_o_nodelay15",[[616,0],[616,28]],[[616,5],[616,28]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_nodelay15",[[617,0],[617,28]],[[617,5],[617,28]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_i_delayed15",[[618,0],[618,28]],[[618,5],[618,28]],["litedram_core"],["variable","wire"]],["a7ddrphy_dq_t15",[[619,0],[619,20]],[[619,5],[619,20]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip150",[[620,0],[620,36]],[[620,10],[620,29]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip15_value0",[[621,0],[621,42]],[[621,10],[621,35]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip15_r0",[[622,0],[622,40]],[[622,11],[622,32]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip151",[[623,0],[623,30]],[[623,11],[623,30]],["litedram_core"],["variable","wire"]],["a7ddrphy_bitslip152",[[624,0],[624,36]],[[624,10],[624,29]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip15_value1",[[625,0],[625,42]],[[625,10],[625,35]],["litedram_core"],["variable","reg"]],["a7ddrphy_bitslip15_r1",[[626,0],[626,40]],[[626,11],[626,32]],["litedram_core"],["variable","reg"]],["a7ddrphy_rddata_en_tappeddelayline0",[[627,0],[627,46]],[[627,4],[627,39]],["litedram_core"],["variable","reg"]],["a7ddrphy_rddata_en_tappeddelayline1",[[628,0],[628,46]],[[628,4],[628,39]],["litedram_core"],["variable","reg"]],["a7ddrphy_rddata_en_tappeddelayline2",[[629,0],[629,46]],[[629,4],[629,39]],["litedram_core"],["variable","reg"]],["a7ddrphy_rddata_en_tappeddelayline3",[[630,0],[630,46]],[[630,4],[630,39]],["litedram_core"],["variable","reg"]],["a7ddrphy_rddata_en_tappeddelayline4",[[631,0],[631,46]],[[631,4],[631,39]],["litedram_core"],["variable","reg"]],["a7ddrphy_rddata_en_tappeddelayline5",[[632,0],[632,46]],[[632,4],[632,39]],["litedram_core"],["variable","reg"]],["a7ddrphy_rddata_en_tappeddelayline6",[[633,0],[633,46]],[[633,4],[633,39]],["litedram_core"],["variable","reg"]],["a7ddrphy_rddata_en_tappeddelayline7",[[634,0],[634,46]],[[634,4],[634,39]],["litedram_core"],["variable","reg"]],["a7ddrphy_wrdata_en_tappeddelayline0",[[635,0],[635,46]],[[635,4],[635,39]],["litedram_core"],["variable","reg"]],["a7ddrphy_wrdata_en_tappeddelayline1",[[636,0],[636,46]],[[636,4],[636,39]],["litedram_core"],["variable","reg"]],["sdram_inti_p0_address",[[637,0],[637,33]],[[637,12],[637,33]],["litedram_core"],["variable","wire"]],["sdram_inti_p0_bank",[[638,0],[638,29]],[[638,11],[638,29]],["litedram_core"],["variable","wire"]],["sdram_inti_p0_cas_n",[[639,0],[639,30]],[[639,4],[639,23]],["litedram_core"],["variable","reg"]],["sdram_inti_p0_cs_n",[[640,0],[640,29]],[[640,4],[640,22]],["litedram_core"],["variable","reg"]],["sdram_inti_p0_ras_n",[[641,0],[641,30]],[[641,4],[641,23]],["litedram_core"],["variable","reg"]],["sdram_inti_p0_we_n",[[642,0],[642,29]],[[642,4],[642,22]],["litedram_core"],["variable","reg"]],["sdram_inti_p0_cke",[[643,0],[643,22]],[[643,5],[643,22]],["litedram_core"],["variable","wire"]],["sdram_inti_p0_odt",[[644,0],[644,22]],[[644,5],[644,22]],["litedram_core"],["variable","wire"]],["sdram_inti_p0_reset_n",[[645,0],[645,26]],[[645,5],[645,26]],["litedram_core"],["variable","wire"]],["sdram_inti_p0_act_n",[[646,0],[646,30]],[[646,4],[646,23]],["litedram_core"],["variable","reg"]],["sdram_inti_p0_wrdata",[[647,0],[647,32]],[[647,12],[647,32]],["litedram_core"],["variable","wire"]],["sdram_inti_p0_wrdata_en",[[648,0],[648,28]],[[648,5],[648,28]],["litedram_core"],["variable","wire"]],["sdram_inti_p0_wrdata_mask",[[649,0],[649,36]],[[649,11],[649,36]],["litedram_core"],["variable","wire"]],["sdram_inti_p0_rddata_en",[[650,0],[650,28]],[[650,5],[650,28]],["litedram_core"],["variable","wire"]],["sdram_inti_p0_rddata",[[651,0],[651,39]],[[651,11],[651,31]],["litedram_core"],["variable","reg"]],["sdram_inti_p0_rddata_valid",[[652,0],[652,37]],[[652,4],[652,30]],["litedram_core"],["variable","reg"]],["sdram_inti_p1_address",[[653,0],[653,33]],[[653,12],[653,33]],["litedram_core"],["variable","wire"]],["sdram_inti_p1_bank",[[654,0],[654,29]],[[654,11],[654,29]],["litedram_core"],["variable","wire"]],["sdram_inti_p1_cas_n",[[655,0],[655,30]],[[655,4],[655,23]],["litedram_core"],["variable","reg"]],["sdram_inti_p1_cs_n",[[656,0],[656,29]],[[656,4],[656,22]],["litedram_core"],["variable","reg"]],["sdram_inti_p1_ras_n",[[657,0],[657,30]],[[657,4],[657,23]],["litedram_core"],["variable","reg"]],["sdram_inti_p1_we_n",[[658,0],[658,29]],[[658,4],[658,22]],["litedram_core"],["variable","reg"]],["sdram_inti_p1_cke",[[659,0],[659,22]],[[659,5],[659,22]],["litedram_core"],["variable","wire"]],["sdram_inti_p1_odt",[[660,0],[660,22]],[[660,5],[660,22]],["litedram_core"],["variable","wire"]],["sdram_inti_p1_reset_n",[[661,0],[661,26]],[[661,5],[661,26]],["litedram_core"],["variable","wire"]],["sdram_inti_p1_act_n",[[662,0],[662,30]],[[662,4],[662,23]],["litedram_core"],["variable","reg"]],["sdram_inti_p1_wrdata",[[663,0],[663,32]],[[663,12],[663,32]],["litedram_core"],["variable","wire"]],["sdram_inti_p1_wrdata_en",[[664,0],[664,28]],[[664,5],[664,28]],["litedram_core"],["variable","wire"]],["sdram_inti_p1_wrdata_mask",[[665,0],[665,36]],[[665,11],[665,36]],["litedram_core"],["variable","wire"]],["sdram_inti_p1_rddata_en",[[666,0],[666,28]],[[666,5],[666,28]],["litedram_core"],["variable","wire"]],["sdram_inti_p1_rddata",[[667,0],[667,39]],[[667,11],[667,31]],["litedram_core"],["variable","reg"]],["sdram_inti_p1_rddata_valid",[[668,0],[668,37]],[[668,4],[668,30]],["litedram_core"],["variable","reg"]],["sdram_slave_p0_address",[[669,0],[669,34]],[[669,12],[669,34]],["litedram_core"],["variable","wire"]],["sdram_slave_p0_bank",[[670,0],[670,30]],[[670,11],[670,30]],["litedram_core"],["variable","wire"]],["sdram_slave_p0_cas_n",[[671,0],[671,25]],[[671,5],[671,25]],["litedram_core"],["variable","wire"]],["sdram_slave_p0_cs_n",[[672,0],[672,24]],[[672,5],[672,24]],["litedram_core"],["variable","wire"]],["sdram_slave_p0_ras_n",[[673,0],[673,25]],[[673,5],[673,25]],["litedram_core"],["variable","wire"]],["sdram_slave_p0_we_n",[[674,0],[674,24]],[[674,5],[674,24]],["litedram_core"],["variable","wire"]],["sdram_slave_p0_cke",[[675,0],[675,23]],[[675,5],[675,23]],["litedram_core"],["variable","wire"]],["sdram_slave_p0_odt",[[676,0],[676,23]],[[676,5],[676,23]],["litedram_core"],["variable","wire"]],["sdram_slave_p0_reset_n",[[677,0],[677,27]],[[677,5],[677,27]],["litedram_core"],["variable","wire"]],["sdram_slave_p0_act_n",[[678,0],[678,25]],[[678,5],[678,25]],["litedram_core"],["variable","wire"]],["sdram_slave_p0_wrdata",[[679,0],[679,33]],[[679,12],[679,33]],["litedram_core"],["variable","wire"]],["sdram_slave_p0_wrdata_en",[[680,0],[680,29]],[[680,5],[680,29]],["litedram_core"],["variable","wire"]],["sdram_slave_p0_wrdata_mask",[[681,0],[681,37]],[[681,11],[681,37]],["litedram_core"],["variable","wire"]],["sdram_slave_p0_rddata_en",[[682,0],[682,29]],[[682,5],[682,29]],["litedram_core"],["variable","wire"]],["sdram_slave_p0_rddata",[[683,0],[683,40]],[[683,11],[683,32]],["litedram_core"],["variable","reg"]],["sdram_slave_p0_rddata_valid",[[684,0],[684,38]],[[684,4],[684,31]],["litedram_core"],["variable","reg"]],["sdram_slave_p1_address",[[685,0],[685,34]],[[685,12],[685,34]],["litedram_core"],["variable","wire"]],["sdram_slave_p1_bank",[[686,0],[686,30]],[[686,11],[686,30]],["litedram_core"],["variable","wire"]],["sdram_slave_p1_cas_n",[[687,0],[687,25]],[[687,5],[687,25]],["litedram_core"],["variable","wire"]],["sdram_slave_p1_cs_n",[[688,0],[688,24]],[[688,5],[688,24]],["litedram_core"],["variable","wire"]],["sdram_slave_p1_ras_n",[[689,0],[689,25]],[[689,5],[689,25]],["litedram_core"],["variable","wire"]],["sdram_slave_p1_we_n",[[690,0],[690,24]],[[690,5],[690,24]],["litedram_core"],["variable","wire"]],["sdram_slave_p1_cke",[[691,0],[691,23]],[[691,5],[691,23]],["litedram_core"],["variable","wire"]],["sdram_slave_p1_odt",[[692,0],[692,23]],[[692,5],[692,23]],["litedram_core"],["variable","wire"]],["sdram_slave_p1_reset_n",[[693,0],[693,27]],[[693,5],[693,27]],["litedram_core"],["variable","wire"]],["sdram_slave_p1_act_n",[[694,0],[694,25]],[[694,5],[694,25]],["litedram_core"],["variable","wire"]],["sdram_slave_p1_wrdata",[[695,0],[695,33]],[[695,12],[695,33]],["litedram_core"],["variable","wire"]],["sdram_slave_p1_wrdata_en",[[696,0],[696,29]],[[696,5],[696,29]],["litedram_core"],["variable","wire"]],["sdram_slave_p1_wrdata_mask",[[697,0],[697,37]],[[697,11],[697,37]],["litedram_core"],["variable","wire"]],["sdram_slave_p1_rddata_en",[[698,0],[698,29]],[[698,5],[698,29]],["litedram_core"],["variable","wire"]],["sdram_slave_p1_rddata",[[699,0],[699,40]],[[699,11],[699,32]],["litedram_core"],["variable","reg"]],["sdram_slave_p1_rddata_valid",[[700,0],[700,38]],[[700,4],[700,31]],["litedram_core"],["variable","reg"]],["sdram_master_p0_address",[[701,0],[701,42]],[[701,11],[701,34]],["litedram_core"],["variable","reg"]],["sdram_master_p0_bank",[[702,0],[702,37]],[[702,10],[702,30]],["litedram_core"],["variable","reg"]],["sdram_master_p0_cas_n",[[703,0],[703,32]],[[703,4],[703,25]],["litedram_core"],["variable","reg"]],["sdram_master_p0_cs_n",[[704,0],[704,31]],[[704,4],[704,24]],["litedram_core"],["variable","reg"]],["sdram_master_p0_ras_n",[[705,0],[705,32]],[[705,4],[705,25]],["litedram_core"],["variable","reg"]],["sdram_master_p0_we_n",[[706,0],[706,31]],[[706,4],[706,24]],["litedram_core"],["variable","reg"]],["sdram_master_p0_cke",[[707,0],[707,30]],[[707,4],[707,23]],["litedram_core"],["variable","reg"]],["sdram_master_p0_odt",[[708,0],[708,30]],[[708,4],[708,23]],["litedram_core"],["variable","reg"]],["sdram_master_p0_reset_n",[[709,0],[709,34]],[[709,4],[709,27]],["litedram_core"],["variable","reg"]],["sdram_master_p0_act_n",[[710,0],[710,32]],[[710,4],[710,25]],["litedram_core"],["variable","reg"]],["sdram_master_p0_wrdata",[[711,0],[711,41]],[[711,11],[711,33]],["litedram_core"],["variable","reg"]],["sdram_master_p0_wrdata_en",[[712,0],[712,36]],[[712,4],[712,29]],["litedram_core"],["variable","reg"]],["sdram_master_p0_wrdata_mask",[[713,0],[713,44]],[[713,10],[713,37]],["litedram_core"],["variable","reg"]],["sdram_master_p0_rddata_en",[[714,0],[714,36]],[[714,4],[714,29]],["litedram_core"],["variable","reg"]],["sdram_master_p0_rddata",[[715,0],[715,34]],[[715,12],[715,34]],["litedram_core"],["variable","wire"]],["sdram_master_p0_rddata_valid",[[716,0],[716,33]],[[716,5],[716,33]],["litedram_core"],["variable","wire"]],["sdram_master_p1_address",[[717,0],[717,42]],[[717,11],[717,34]],["litedram_core"],["variable","reg"]],["sdram_master_p1_bank",[[718,0],[718,37]],[[718,10],[718,30]],["litedram_core"],["variable","reg"]],["sdram_master_p1_cas_n",[[719,0],[719,32]],[[719,4],[719,25]],["litedram_core"],["variable","reg"]],["sdram_master_p1_cs_n",[[720,0],[720,31]],[[720,4],[720,24]],["litedram_core"],["variable","reg"]],["sdram_master_p1_ras_n",[[721,0],[721,32]],[[721,4],[721,25]],["litedram_core"],["variable","reg"]],["sdram_master_p1_we_n",[[722,0],[722,31]],[[722,4],[722,24]],["litedram_core"],["variable","reg"]],["sdram_master_p1_cke",[[723,0],[723,30]],[[723,4],[723,23]],["litedram_core"],["variable","reg"]],["sdram_master_p1_odt",[[724,0],[724,30]],[[724,4],[724,23]],["litedram_core"],["variable","reg"]],["sdram_master_p1_reset_n",[[725,0],[725,34]],[[725,4],[725,27]],["litedram_core"],["variable","reg"]],["sdram_master_p1_act_n",[[726,0],[726,32]],[[726,4],[726,25]],["litedram_core"],["variable","reg"]],["sdram_master_p1_wrdata",[[727,0],[727,41]],[[727,11],[727,33]],["litedram_core"],["variable","reg"]],["sdram_master_p1_wrdata_en",[[728,0],[728,36]],[[728,4],[728,29]],["litedram_core"],["variable","reg"]],["sdram_master_p1_wrdata_mask",[[729,0],[729,44]],[[729,10],[729,37]],["litedram_core"],["variable","reg"]],["sdram_master_p1_rddata_en",[[730,0],[730,36]],[[730,4],[730,29]],["litedram_core"],["variable","reg"]],["sdram_master_p1_rddata",[[731,0],[731,34]],[[731,12],[731,34]],["litedram_core"],["variable","wire"]],["sdram_master_p1_rddata_valid",[[732,0],[732,33]],[[732,5],[732,33]],["litedram_core"],["variable","wire"]],["sdram_sel",[[733,0],[733,14]],[[733,5],[733,14]],["litedram_core"],["variable","wire"]],["sdram_cke",[[734,0],[734,14]],[[734,5],[734,14]],["litedram_core"],["variable","wire"]],["sdram_odt",[[735,0],[735,14]],[[735,5],[735,14]],["litedram_core"],["variable","wire"]],["sdram_reset_n",[[736,0],[736,18]],[[736,5],[736,18]],["litedram_core"],["variable","wire"]],["sdram_storage",[[737,0],[737,30]],[[737,10],[737,23]],["litedram_core"],["variable","reg"]],["sdram_re",[[738,0],[738,19]],[[738,4],[738,12]],["litedram_core"],["variable","reg"]],["sdram_phaseinjector0_command_storage",[[739,0],[739,53]],[[739,10],[739,46]],["litedram_core"],["variable","reg"]],["sdram_phaseinjector0_command_re",[[740,0],[740,42]],[[740,4],[740,35]],["litedram_core"],["variable","reg"]],["sdram_phaseinjector0_command_issue_re",[[741,0],[741,42]],[[741,5],[741,42]],["litedram_core"],["variable","wire"]],["sdram_phaseinjector0_command_issue_r",[[742,0],[742,41]],[[742,5],[742,41]],["litedram_core"],["variable","wire"]],["sdram_phaseinjector0_command_issue_we",[[743,0],[743,42]],[[743,5],[743,42]],["litedram_core"],["variable","wire"]],["sdram_phaseinjector0_command_issue_w",[[744,0],[744,47]],[[744,4],[744,40]],["litedram_core"],["variable","reg"]],["sdram_phaseinjector0_address_storage",[[745,0],[745,55]],[[745,11],[745,47]],["litedram_core"],["variable","reg"]],["sdram_phaseinjector0_address_re",[[746,0],[746,42]],[[746,4],[746,35]],["litedram_core"],["variable","reg"]],["sdram_phaseinjector0_baddress_storage",[[747,0],[747,54]],[[747,10],[747,47]],["litedram_core"],["variable","reg"]],["sdram_phaseinjector0_baddress_re",[[748,0],[748,43]],[[748,4],[748,36]],["litedram_core"],["variable","reg"]],["sdram_phaseinjector0_wrdata_storage",[[749,0],[749,54]],[[749,11],[749,46]],["litedram_core"],["variable","reg"]],["sdram_phaseinjector0_wrdata_re",[[750,0],[750,41]],[[750,4],[750,34]],["litedram_core"],["variable","reg"]],["sdram_phaseinjector0_rddata_status",[[751,0],[751,53]],[[751,11],[751,45]],["litedram_core"],["variable","reg"]],["sdram_phaseinjector0_rddata_we",[[752,0],[752,35]],[[752,5],[752,35]],["litedram_core"],["variable","wire"]],["sdram_phaseinjector0_rddata_re",[[753,0],[753,41]],[[753,4],[753,34]],["litedram_core"],["variable","reg"]],["sdram_phaseinjector1_command_storage",[[754,0],[754,53]],[[754,10],[754,46]],["litedram_core"],["variable","reg"]],["sdram_phaseinjector1_command_re",[[755,0],[755,42]],[[755,4],[755,35]],["litedram_core"],["variable","reg"]],["sdram_phaseinjector1_command_issue_re",[[756,0],[756,42]],[[756,5],[756,42]],["litedram_core"],["variable","wire"]],["sdram_phaseinjector1_command_issue_r",[[757,0],[757,41]],[[757,5],[757,41]],["litedram_core"],["variable","wire"]],["sdram_phaseinjector1_command_issue_we",[[758,0],[758,42]],[[758,5],[758,42]],["litedram_core"],["variable","wire"]],["sdram_phaseinjector1_command_issue_w",[[759,0],[759,47]],[[759,4],[759,40]],["litedram_core"],["variable","reg"]],["sdram_phaseinjector1_address_storage",[[760,0],[760,55]],[[760,11],[760,47]],["litedram_core"],["variable","reg"]],["sdram_phaseinjector1_address_re",[[761,0],[761,42]],[[761,4],[761,35]],["litedram_core"],["variable","reg"]],["sdram_phaseinjector1_baddress_storage",[[762,0],[762,54]],[[762,10],[762,47]],["litedram_core"],["variable","reg"]],["sdram_phaseinjector1_baddress_re",[[763,0],[763,43]],[[763,4],[763,36]],["litedram_core"],["variable","reg"]],["sdram_phaseinjector1_wrdata_storage",[[764,0],[764,54]],[[764,11],[764,46]],["litedram_core"],["variable","reg"]],["sdram_phaseinjector1_wrdata_re",[[765,0],[765,41]],[[765,4],[765,34]],["litedram_core"],["variable","reg"]],["sdram_phaseinjector1_rddata_status",[[766,0],[766,53]],[[766,11],[766,45]],["litedram_core"],["variable","reg"]],["sdram_phaseinjector1_rddata_we",[[767,0],[767,35]],[[767,5],[767,35]],["litedram_core"],["variable","wire"]],["sdram_phaseinjector1_rddata_re",[[768,0],[768,41]],[[768,4],[768,34]],["litedram_core"],["variable","reg"]],["sdram_interface_bank0_valid",[[769,0],[769,32]],[[769,5],[769,32]],["litedram_core"],["variable","wire"]],["sdram_interface_bank0_ready",[[770,0],[770,32]],[[770,5],[770,32]],["litedram_core"],["variable","wire"]],["sdram_interface_bank0_we",[[771,0],[771,29]],[[771,5],[771,29]],["litedram_core"],["variable","wire"]],["sdram_interface_bank0_addr",[[772,0],[772,38]],[[772,12],[772,38]],["litedram_core"],["variable","wire"]],["sdram_interface_bank0_lock",[[773,0],[773,31]],[[773,5],[773,31]],["litedram_core"],["variable","wire"]],["sdram_interface_bank0_wdata_ready",[[774,0],[774,38]],[[774,5],[774,38]],["litedram_core"],["variable","wire"]],["sdram_interface_bank0_rdata_valid",[[775,0],[775,38]],[[775,5],[775,38]],["litedram_core"],["variable","wire"]],["sdram_interface_bank1_valid",[[776,0],[776,32]],[[776,5],[776,32]],["litedram_core"],["variable","wire"]],["sdram_interface_bank1_ready",[[777,0],[777,32]],[[777,5],[777,32]],["litedram_core"],["variable","wire"]],["sdram_interface_bank1_we",[[778,0],[778,29]],[[778,5],[778,29]],["litedram_core"],["variable","wire"]],["sdram_interface_bank1_addr",[[779,0],[779,38]],[[779,12],[779,38]],["litedram_core"],["variable","wire"]],["sdram_interface_bank1_lock",[[780,0],[780,31]],[[780,5],[780,31]],["litedram_core"],["variable","wire"]],["sdram_interface_bank1_wdata_ready",[[781,0],[781,38]],[[781,5],[781,38]],["litedram_core"],["variable","wire"]],["sdram_interface_bank1_rdata_valid",[[782,0],[782,38]],[[782,5],[782,38]],["litedram_core"],["variable","wire"]],["sdram_interface_bank2_valid",[[783,0],[783,32]],[[783,5],[783,32]],["litedram_core"],["variable","wire"]],["sdram_interface_bank2_ready",[[784,0],[784,32]],[[784,5],[784,32]],["litedram_core"],["variable","wire"]],["sdram_interface_bank2_we",[[785,0],[785,29]],[[785,5],[785,29]],["litedram_core"],["variable","wire"]],["sdram_interface_bank2_addr",[[786,0],[786,38]],[[786,12],[786,38]],["litedram_core"],["variable","wire"]],["sdram_interface_bank2_lock",[[787,0],[787,31]],[[787,5],[787,31]],["litedram_core"],["variable","wire"]],["sdram_interface_bank2_wdata_ready",[[788,0],[788,38]],[[788,5],[788,38]],["litedram_core"],["variable","wire"]],["sdram_interface_bank2_rdata_valid",[[789,0],[789,38]],[[789,5],[789,38]],["litedram_core"],["variable","wire"]],["sdram_interface_bank3_valid",[[790,0],[790,32]],[[790,5],[790,32]],["litedram_core"],["variable","wire"]],["sdram_interface_bank3_ready",[[791,0],[791,32]],[[791,5],[791,32]],["litedram_core"],["variable","wire"]],["sdram_interface_bank3_we",[[792,0],[792,29]],[[792,5],[792,29]],["litedram_core"],["variable","wire"]],["sdram_interface_bank3_addr",[[793,0],[793,38]],[[793,12],[793,38]],["litedram_core"],["variable","wire"]],["sdram_interface_bank3_lock",[[794,0],[794,31]],[[794,5],[794,31]],["litedram_core"],["variable","wire"]],["sdram_interface_bank3_wdata_ready",[[795,0],[795,38]],[[795,5],[795,38]],["litedram_core"],["variable","wire"]],["sdram_interface_bank3_rdata_valid",[[796,0],[796,38]],[[796,5],[796,38]],["litedram_core"],["variable","wire"]],["sdram_interface_bank4_valid",[[797,0],[797,32]],[[797,5],[797,32]],["litedram_core"],["variable","wire"]],["sdram_interface_bank4_ready",[[798,0],[798,32]],[[798,5],[798,32]],["litedram_core"],["variable","wire"]],["sdram_interface_bank4_we",[[799,0],[799,29]],[[799,5],[799,29]],["litedram_core"],["variable","wire"]],["sdram_interface_bank4_addr",[[800,0],[800,38]],[[800,12],[800,38]],["litedram_core"],["variable","wire"]],["sdram_interface_bank4_lock",[[801,0],[801,31]],[[801,5],[801,31]],["litedram_core"],["variable","wire"]],["sdram_interface_bank4_wdata_ready",[[802,0],[802,38]],[[802,5],[802,38]],["litedram_core"],["variable","wire"]],["sdram_interface_bank4_rdata_valid",[[803,0],[803,38]],[[803,5],[803,38]],["litedram_core"],["variable","wire"]],["sdram_interface_bank5_valid",[[804,0],[804,32]],[[804,5],[804,32]],["litedram_core"],["variable","wire"]],["sdram_interface_bank5_ready",[[805,0],[805,32]],[[805,5],[805,32]],["litedram_core"],["variable","wire"]],["sdram_interface_bank5_we",[[806,0],[806,29]],[[806,5],[806,29]],["litedram_core"],["variable","wire"]],["sdram_interface_bank5_addr",[[807,0],[807,38]],[[807,12],[807,38]],["litedram_core"],["variable","wire"]],["sdram_interface_bank5_lock",[[808,0],[808,31]],[[808,5],[808,31]],["litedram_core"],["variable","wire"]],["sdram_interface_bank5_wdata_ready",[[809,0],[809,38]],[[809,5],[809,38]],["litedram_core"],["variable","wire"]],["sdram_interface_bank5_rdata_valid",[[810,0],[810,38]],[[810,5],[810,38]],["litedram_core"],["variable","wire"]],["sdram_interface_bank6_valid",[[811,0],[811,32]],[[811,5],[811,32]],["litedram_core"],["variable","wire"]],["sdram_interface_bank6_ready",[[812,0],[812,32]],[[812,5],[812,32]],["litedram_core"],["variable","wire"]],["sdram_interface_bank6_we",[[813,0],[813,29]],[[813,5],[813,29]],["litedram_core"],["variable","wire"]],["sdram_interface_bank6_addr",[[814,0],[814,38]],[[814,12],[814,38]],["litedram_core"],["variable","wire"]],["sdram_interface_bank6_lock",[[815,0],[815,31]],[[815,5],[815,31]],["litedram_core"],["variable","wire"]],["sdram_interface_bank6_wdata_ready",[[816,0],[816,38]],[[816,5],[816,38]],["litedram_core"],["variable","wire"]],["sdram_interface_bank6_rdata_valid",[[817,0],[817,38]],[[817,5],[817,38]],["litedram_core"],["variable","wire"]],["sdram_interface_bank7_valid",[[818,0],[818,32]],[[818,5],[818,32]],["litedram_core"],["variable","wire"]],["sdram_interface_bank7_ready",[[819,0],[819,32]],[[819,5],[819,32]],["litedram_core"],["variable","wire"]],["sdram_interface_bank7_we",[[820,0],[820,29]],[[820,5],[820,29]],["litedram_core"],["variable","wire"]],["sdram_interface_bank7_addr",[[821,0],[821,38]],[[821,12],[821,38]],["litedram_core"],["variable","wire"]],["sdram_interface_bank7_lock",[[822,0],[822,31]],[[822,5],[822,31]],["litedram_core"],["variable","wire"]],["sdram_interface_bank7_wdata_ready",[[823,0],[823,38]],[[823,5],[823,38]],["litedram_core"],["variable","wire"]],["sdram_interface_bank7_rdata_valid",[[824,0],[824,38]],[[824,5],[824,38]],["litedram_core"],["variable","wire"]],["sdram_interface_wdata",[[825,0],[825,40]],[[825,11],[825,32]],["litedram_core"],["variable","reg"]],["sdram_interface_wdata_we",[[826,0],[826,41]],[[826,10],[826,34]],["litedram_core"],["variable","reg"]],["sdram_interface_rdata",[[827,0],[827,33]],[[827,12],[827,33]],["litedram_core"],["variable","wire"]],["sdram_dfi_p0_address",[[828,0],[828,39]],[[828,11],[828,31]],["litedram_core"],["variable","reg"]],["sdram_dfi_p0_bank",[[829,0],[829,34]],[[829,10],[829,27]],["litedram_core"],["variable","reg"]],["sdram_dfi_p0_cas_n",[[830,0],[830,29]],[[830,4],[830,22]],["litedram_core"],["variable","reg"]],["sdram_dfi_p0_cs_n",[[831,0],[831,28]],[[831,4],[831,21]],["litedram_core"],["variable","reg"]],["sdram_dfi_p0_ras_n",[[832,0],[832,29]],[[832,4],[832,22]],["litedram_core"],["variable","reg"]],["sdram_dfi_p0_we_n",[[833,0],[833,28]],[[833,4],[833,21]],["litedram_core"],["variable","reg"]],["sdram_dfi_p0_cke",[[834,0],[834,21]],[[834,5],[834,21]],["litedram_core"],["variable","wire"]],["sdram_dfi_p0_odt",[[835,0],[835,21]],[[835,5],[835,21]],["litedram_core"],["variable","wire"]],["sdram_dfi_p0_reset_n",[[836,0],[836,25]],[[836,5],[836,25]],["litedram_core"],["variable","wire"]],["sdram_dfi_p0_act_n",[[837,0],[837,29]],[[837,4],[837,22]],["litedram_core"],["variable","reg"]],["sdram_dfi_p0_wrdata",[[838,0],[838,31]],[[838,12],[838,31]],["litedram_core"],["variable","wire"]],["sdram_dfi_p0_wrdata_en",[[839,0],[839,33]],[[839,4],[839,26]],["litedram_core"],["variable","reg"]],["sdram_dfi_p0_wrdata_mask",[[840,0],[840,35]],[[840,11],[840,35]],["litedram_core"],["variable","wire"]],["sdram_dfi_p0_rddata_en",[[841,0],[841,33]],[[841,4],[841,26]],["litedram_core"],["variable","reg"]],["sdram_dfi_p0_rddata",[[842,0],[842,31]],[[842,12],[842,31]],["litedram_core"],["variable","wire"]],["sdram_dfi_p0_rddata_valid",[[843,0],[843,30]],[[843,5],[843,30]],["litedram_core"],["variable","wire"]],["sdram_dfi_p1_address",[[844,0],[844,39]],[[844,11],[844,31]],["litedram_core"],["variable","reg"]],["sdram_dfi_p1_bank",[[845,0],[845,34]],[[845,10],[845,27]],["litedram_core"],["variable","reg"]],["sdram_dfi_p1_cas_n",[[846,0],[846,29]],[[846,4],[846,22]],["litedram_core"],["variable","reg"]],["sdram_dfi_p1_cs_n",[[847,0],[847,28]],[[847,4],[847,21]],["litedram_core"],["variable","reg"]],["sdram_dfi_p1_ras_n",[[848,0],[848,29]],[[848,4],[848,22]],["litedram_core"],["variable","reg"]],["sdram_dfi_p1_we_n",[[849,0],[849,28]],[[849,4],[849,21]],["litedram_core"],["variable","reg"]],["sdram_dfi_p1_cke",[[850,0],[850,21]],[[850,5],[850,21]],["litedram_core"],["variable","wire"]],["sdram_dfi_p1_odt",[[851,0],[851,21]],[[851,5],[851,21]],["litedram_core"],["variable","wire"]],["sdram_dfi_p1_reset_n",[[852,0],[852,25]],[[852,5],[852,25]],["litedram_core"],["variable","wire"]],["sdram_dfi_p1_act_n",[[853,0],[853,29]],[[853,4],[853,22]],["litedram_core"],["variable","reg"]],["sdram_dfi_p1_wrdata",[[854,0],[854,31]],[[854,12],[854,31]],["litedram_core"],["variable","wire"]],["sdram_dfi_p1_wrdata_en",[[855,0],[855,33]],[[855,4],[855,26]],["litedram_core"],["variable","reg"]],["sdram_dfi_p1_wrdata_mask",[[856,0],[856,35]],[[856,11],[856,35]],["litedram_core"],["variable","wire"]],["sdram_dfi_p1_rddata_en",[[857,0],[857,33]],[[857,4],[857,26]],["litedram_core"],["variable","reg"]],["sdram_dfi_p1_rddata",[[858,0],[858,31]],[[858,12],[858,31]],["litedram_core"],["variable","wire"]],["sdram_dfi_p1_rddata_valid",[[859,0],[859,30]],[[859,5],[859,30]],["litedram_core"],["variable","wire"]],["sdram_cmd_valid",[[860,0],[860,26]],[[860,4],[860,19]],["litedram_core"],["variable","reg"]],["sdram_cmd_ready",[[861,0],[861,26]],[[861,4],[861,19]],["litedram_core"],["variable","reg"]],["sdram_cmd_last",[[862,0],[862,25]],[[862,4],[862,18]],["litedram_core"],["variable","reg"]],["sdram_cmd_payload_a",[[863,0],[863,38]],[[863,11],[863,30]],["litedram_core"],["variable","reg"]],["sdram_cmd_payload_ba",[[864,0],[864,37]],[[864,10],[864,30]],["litedram_core"],["variable","reg"]],["sdram_cmd_payload_cas",[[865,0],[865,32]],[[865,4],[865,25]],["litedram_core"],["variable","reg"]],["sdram_cmd_payload_ras",[[866,0],[866,32]],[[866,4],[866,25]],["litedram_core"],["variable","reg"]],["sdram_cmd_payload_we",[[867,0],[867,31]],[[867,4],[867,24]],["litedram_core"],["variable","reg"]],["sdram_cmd_payload_is_read",[[868,0],[868,36]],[[868,4],[868,29]],["litedram_core"],["variable","reg"]],["sdram_cmd_payload_is_write",[[869,0],[869,37]],[[869,4],[869,30]],["litedram_core"],["variable","reg"]],["sdram_wants_refresh",[[870,0],[870,24]],[[870,5],[870,24]],["litedram_core"],["variable","wire"]],["sdram_timer_wait",[[871,0],[871,21]],[[871,5],[871,21]],["litedram_core"],["variable","wire"]],["sdram_timer_done0",[[872,0],[872,22]],[[872,5],[872,22]],["litedram_core"],["variable","wire"]],["sdram_timer_count0",[[873,0],[873,29]],[[873,11],[873,29]],["litedram_core"],["variable","wire"]],["sdram_timer_done1",[[874,0],[874,22]],[[874,5],[874,22]],["litedram_core"],["variable","wire"]],["sdram_timer_count1",[[875,0],[875,38]],[[875,10],[875,28]],["litedram_core"],["variable","reg"]],["sdram_postponer_req_i",[[876,0],[876,26]],[[876,5],[876,26]],["litedram_core"],["variable","wire"]],["sdram_postponer_req_o",[[877,0],[877,32]],[[877,4],[877,25]],["litedram_core"],["variable","reg"]],["sdram_postponer_count",[[878,0],[878,32]],[[878,4],[878,25]],["litedram_core"],["variable","reg"]],["sdram_sequencer_start0",[[879,0],[879,33]],[[879,4],[879,26]],["litedram_core"],["variable","reg"]],["sdram_sequencer_done0",[[880,0],[880,26]],[[880,5],[880,26]],["litedram_core"],["variable","wire"]],["sdram_sequencer_start1",[[881,0],[881,27]],[[881,5],[881,27]],["litedram_core"],["variable","wire"]],["sdram_sequencer_done1",[[882,0],[882,32]],[[882,4],[882,25]],["litedram_core"],["variable","reg"]],["sdram_sequencer_counter",[[883,0],[883,40]],[[883,10],[883,33]],["litedram_core"],["variable","reg"]],["sdram_sequencer_count",[[884,0],[884,32]],[[884,4],[884,25]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_req_valid",[[885,0],[885,33]],[[885,5],[885,33]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_req_ready",[[886,0],[886,33]],[[886,5],[886,33]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_req_we",[[887,0],[887,30]],[[887,5],[887,30]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_req_addr",[[888,0],[888,39]],[[888,12],[888,39]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_req_lock",[[889,0],[889,32]],[[889,5],[889,32]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_req_wdata_ready",[[890,0],[890,45]],[[890,4],[890,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_req_rdata_valid",[[891,0],[891,45]],[[891,4],[891,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_refresh_req",[[892,0],[892,35]],[[892,5],[892,35]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_refresh_gnt",[[893,0],[893,41]],[[893,4],[893,34]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_cmd_valid",[[894,0],[894,39]],[[894,4],[894,32]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_cmd_ready",[[895,0],[895,39]],[[895,4],[895,32]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_cmd_payload_a",[[896,0],[896,51]],[[896,11],[896,43]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_cmd_payload_ba",[[897,0],[897,44]],[[897,11],[897,44]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_payload_cas",[[898,0],[898,45]],[[898,4],[898,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_cmd_payload_ras",[[899,0],[899,45]],[[899,4],[899,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_cmd_payload_we",[[900,0],[900,44]],[[900,4],[900,37]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_cmd_payload_is_cmd",[[901,0],[901,48]],[[901,4],[901,41]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_cmd_payload_is_read",[[902,0],[902,49]],[[902,4],[902,42]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_cmd_payload_is_write",[[903,0],[903,50]],[[903,4],[903,43]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_auto_precharge",[[904,0],[904,44]],[[904,4],[904,37]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_cmd_buffer_lookahead_sink_valid",[[905,0],[905,55]],[[905,5],[905,55]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_sink_ready",[[906,0],[906,55]],[[906,5],[906,55]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_sink_first",[[907,0],[907,61]],[[907,4],[907,54]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_cmd_buffer_lookahead_sink_last",[[908,0],[908,60]],[[908,4],[908,53]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we",[[909,0],[909,60]],[[909,5],[909,60]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr",[[910,0],[910,69]],[[910,12],[910,69]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_source_valid",[[911,0],[911,57]],[[911,5],[911,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_source_ready",[[912,0],[912,57]],[[912,5],[912,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_source_first",[[913,0],[913,57]],[[913,5],[913,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_source_last",[[914,0],[914,56]],[[914,5],[914,56]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we",[[915,0],[915,62]],[[915,5],[915,62]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr",[[916,0],[916,71]],[[916,12],[916,71]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we",[[917,0],[917,57]],[[917,5],[917,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable",[[918,0],[918,63]],[[918,5],[918,63]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re",[[919,0],[919,57]],[[919,5],[919,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable",[[920,0],[920,63]],[[920,5],[920,63]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din",[[921,0],[921,65]],[[921,12],[921,65]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout",[[922,0],[922,66]],[[922,12],[922,66]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_level",[[923,0],[923,62]],[[923,10],[923,55]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_cmd_buffer_lookahead_replace",[[924,0],[924,58]],[[924,4],[924,51]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_cmd_buffer_lookahead_produce",[[925,0],[925,64]],[[925,10],[925,57]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_cmd_buffer_lookahead_consume",[[926,0],[926,64]],[[926,10],[926,57]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr",[[927,0],[927,67]],[[927,10],[927,60]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r",[[928,0],[928,64]],[[928,12],[928,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_wrport_we",[[929,0],[929,54]],[[929,5],[929,54]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w",[[930,0],[930,64]],[[930,12],[930,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_do_read",[[931,0],[931,52]],[[931,5],[931,52]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr",[[932,0],[932,61]],[[932,11],[932,61]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r",[[933,0],[933,64]],[[933,12],[933,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we",[[934,0],[934,63]],[[934,5],[934,63]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr",[[935,0],[935,72]],[[935,12],[935,72]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first",[[936,0],[936,58]],[[936,5],[936,58]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last",[[937,0],[937,57]],[[937,5],[937,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we",[[938,0],[938,64]],[[938,5],[938,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr",[[939,0],[939,73]],[[939,12],[939,73]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first",[[940,0],[940,59]],[[940,5],[940,59]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last",[[941,0],[941,58]],[[941,5],[941,58]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_sink_valid",[[942,0],[942,45]],[[942,5],[942,45]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_sink_ready",[[943,0],[943,45]],[[943,5],[943,45]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_sink_first",[[944,0],[944,45]],[[944,5],[944,45]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_sink_last",[[945,0],[945,44]],[[945,5],[945,44]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_sink_payload_we",[[946,0],[946,50]],[[946,5],[946,50]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_sink_payload_addr",[[947,0],[947,59]],[[947,12],[947,59]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_source_valid",[[948,0],[948,53]],[[948,4],[948,46]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_cmd_buffer_source_ready",[[949,0],[949,47]],[[949,5],[949,47]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_cmd_buffer_source_first",[[950,0],[950,53]],[[950,4],[950,46]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_cmd_buffer_source_last",[[951,0],[951,52]],[[951,4],[951,45]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_cmd_buffer_source_payload_we",[[952,0],[952,58]],[[952,4],[952,51]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_cmd_buffer_source_payload_addr",[[953,0],[953,68]],[[953,11],[953,60]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_row",[[954,0],[954,41]],[[954,11],[954,33]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_row_opened",[[955,0],[955,40]],[[955,4],[955,33]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_row_hit",[[956,0],[956,31]],[[956,5],[956,31]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_row_open",[[957,0],[957,38]],[[957,4],[957,31]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_row_close",[[958,0],[958,39]],[[958,4],[958,32]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_row_col_n_addr_sel",[[959,0],[959,48]],[[959,4],[959,41]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_twtpcon_valid",[[960,0],[960,37]],[[960,5],[960,37]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_twtpcon_ready",[[961,26],[961,69]],[[961,30],[961,62]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_twtpcon_count",[[962,0],[962,49]],[[962,10],[962,42]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_trccon_valid",[[963,0],[963,36]],[[963,5],[963,36]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_trccon_ready",[[964,26],[964,68]],[[964,30],[964,61]],["litedram_core"],["variable","reg"]],["sdram_bankmachine0_trascon_valid",[[965,0],[965,37]],[[965,5],[965,37]],["litedram_core"],["variable","wire"]],["sdram_bankmachine0_trascon_ready",[[966,26],[966,69]],[[966,30],[966,62]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_req_valid",[[967,0],[967,33]],[[967,5],[967,33]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_req_ready",[[968,0],[968,33]],[[968,5],[968,33]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_req_we",[[969,0],[969,30]],[[969,5],[969,30]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_req_addr",[[970,0],[970,39]],[[970,12],[970,39]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_req_lock",[[971,0],[971,32]],[[971,5],[971,32]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_req_wdata_ready",[[972,0],[972,45]],[[972,4],[972,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_req_rdata_valid",[[973,0],[973,45]],[[973,4],[973,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_refresh_req",[[974,0],[974,35]],[[974,5],[974,35]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_refresh_gnt",[[975,0],[975,41]],[[975,4],[975,34]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_cmd_valid",[[976,0],[976,39]],[[976,4],[976,32]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_cmd_ready",[[977,0],[977,39]],[[977,4],[977,32]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_cmd_payload_a",[[978,0],[978,51]],[[978,11],[978,43]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_cmd_payload_ba",[[979,0],[979,44]],[[979,11],[979,44]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_payload_cas",[[980,0],[980,45]],[[980,4],[980,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_cmd_payload_ras",[[981,0],[981,45]],[[981,4],[981,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_cmd_payload_we",[[982,0],[982,44]],[[982,4],[982,37]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_cmd_payload_is_cmd",[[983,0],[983,48]],[[983,4],[983,41]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_cmd_payload_is_read",[[984,0],[984,49]],[[984,4],[984,42]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_cmd_payload_is_write",[[985,0],[985,50]],[[985,4],[985,43]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_auto_precharge",[[986,0],[986,44]],[[986,4],[986,37]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_cmd_buffer_lookahead_sink_valid",[[987,0],[987,55]],[[987,5],[987,55]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_sink_ready",[[988,0],[988,55]],[[988,5],[988,55]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_sink_first",[[989,0],[989,61]],[[989,4],[989,54]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_cmd_buffer_lookahead_sink_last",[[990,0],[990,60]],[[990,4],[990,53]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we",[[991,0],[991,60]],[[991,5],[991,60]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr",[[992,0],[992,69]],[[992,12],[992,69]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_source_valid",[[993,0],[993,57]],[[993,5],[993,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_source_ready",[[994,0],[994,57]],[[994,5],[994,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_source_first",[[995,0],[995,57]],[[995,5],[995,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_source_last",[[996,0],[996,56]],[[996,5],[996,56]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we",[[997,0],[997,62]],[[997,5],[997,62]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr",[[998,0],[998,71]],[[998,12],[998,71]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we",[[999,0],[999,57]],[[999,5],[999,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable",[[1000,0],[1000,63]],[[1000,5],[1000,63]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re",[[1001,0],[1001,57]],[[1001,5],[1001,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable",[[1002,0],[1002,63]],[[1002,5],[1002,63]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din",[[1003,0],[1003,65]],[[1003,12],[1003,65]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout",[[1004,0],[1004,66]],[[1004,12],[1004,66]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_level",[[1005,0],[1005,62]],[[1005,10],[1005,55]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_cmd_buffer_lookahead_replace",[[1006,0],[1006,58]],[[1006,4],[1006,51]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_cmd_buffer_lookahead_produce",[[1007,0],[1007,64]],[[1007,10],[1007,57]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_cmd_buffer_lookahead_consume",[[1008,0],[1008,64]],[[1008,10],[1008,57]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr",[[1009,0],[1009,67]],[[1009,10],[1009,60]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r",[[1010,0],[1010,64]],[[1010,12],[1010,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_wrport_we",[[1011,0],[1011,54]],[[1011,5],[1011,54]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w",[[1012,0],[1012,64]],[[1012,12],[1012,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_do_read",[[1013,0],[1013,52]],[[1013,5],[1013,52]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr",[[1014,0],[1014,61]],[[1014,11],[1014,61]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r",[[1015,0],[1015,64]],[[1015,12],[1015,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we",[[1016,0],[1016,63]],[[1016,5],[1016,63]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr",[[1017,0],[1017,72]],[[1017,12],[1017,72]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first",[[1018,0],[1018,58]],[[1018,5],[1018,58]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last",[[1019,0],[1019,57]],[[1019,5],[1019,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we",[[1020,0],[1020,64]],[[1020,5],[1020,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr",[[1021,0],[1021,73]],[[1021,12],[1021,73]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first",[[1022,0],[1022,59]],[[1022,5],[1022,59]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last",[[1023,0],[1023,58]],[[1023,5],[1023,58]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_sink_valid",[[1024,0],[1024,45]],[[1024,5],[1024,45]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_sink_ready",[[1025,0],[1025,45]],[[1025,5],[1025,45]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_sink_first",[[1026,0],[1026,45]],[[1026,5],[1026,45]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_sink_last",[[1027,0],[1027,44]],[[1027,5],[1027,44]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_sink_payload_we",[[1028,0],[1028,50]],[[1028,5],[1028,50]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_sink_payload_addr",[[1029,0],[1029,59]],[[1029,12],[1029,59]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_source_valid",[[1030,0],[1030,53]],[[1030,4],[1030,46]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_cmd_buffer_source_ready",[[1031,0],[1031,47]],[[1031,5],[1031,47]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_cmd_buffer_source_first",[[1032,0],[1032,53]],[[1032,4],[1032,46]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_cmd_buffer_source_last",[[1033,0],[1033,52]],[[1033,4],[1033,45]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_cmd_buffer_source_payload_we",[[1034,0],[1034,58]],[[1034,4],[1034,51]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_cmd_buffer_source_payload_addr",[[1035,0],[1035,68]],[[1035,11],[1035,60]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_row",[[1036,0],[1036,41]],[[1036,11],[1036,33]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_row_opened",[[1037,0],[1037,40]],[[1037,4],[1037,33]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_row_hit",[[1038,0],[1038,31]],[[1038,5],[1038,31]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_row_open",[[1039,0],[1039,38]],[[1039,4],[1039,31]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_row_close",[[1040,0],[1040,39]],[[1040,4],[1040,32]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_row_col_n_addr_sel",[[1041,0],[1041,48]],[[1041,4],[1041,41]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_twtpcon_valid",[[1042,0],[1042,37]],[[1042,5],[1042,37]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_twtpcon_ready",[[1043,26],[1043,69]],[[1043,30],[1043,62]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_twtpcon_count",[[1044,0],[1044,49]],[[1044,10],[1044,42]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_trccon_valid",[[1045,0],[1045,36]],[[1045,5],[1045,36]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_trccon_ready",[[1046,26],[1046,68]],[[1046,30],[1046,61]],["litedram_core"],["variable","reg"]],["sdram_bankmachine1_trascon_valid",[[1047,0],[1047,37]],[[1047,5],[1047,37]],["litedram_core"],["variable","wire"]],["sdram_bankmachine1_trascon_ready",[[1048,26],[1048,69]],[[1048,30],[1048,62]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_req_valid",[[1049,0],[1049,33]],[[1049,5],[1049,33]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_req_ready",[[1050,0],[1050,33]],[[1050,5],[1050,33]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_req_we",[[1051,0],[1051,30]],[[1051,5],[1051,30]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_req_addr",[[1052,0],[1052,39]],[[1052,12],[1052,39]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_req_lock",[[1053,0],[1053,32]],[[1053,5],[1053,32]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_req_wdata_ready",[[1054,0],[1054,45]],[[1054,4],[1054,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_req_rdata_valid",[[1055,0],[1055,45]],[[1055,4],[1055,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_refresh_req",[[1056,0],[1056,35]],[[1056,5],[1056,35]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_refresh_gnt",[[1057,0],[1057,41]],[[1057,4],[1057,34]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_cmd_valid",[[1058,0],[1058,39]],[[1058,4],[1058,32]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_cmd_ready",[[1059,0],[1059,39]],[[1059,4],[1059,32]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_cmd_payload_a",[[1060,0],[1060,51]],[[1060,11],[1060,43]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_cmd_payload_ba",[[1061,0],[1061,44]],[[1061,11],[1061,44]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_payload_cas",[[1062,0],[1062,45]],[[1062,4],[1062,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_cmd_payload_ras",[[1063,0],[1063,45]],[[1063,4],[1063,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_cmd_payload_we",[[1064,0],[1064,44]],[[1064,4],[1064,37]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_cmd_payload_is_cmd",[[1065,0],[1065,48]],[[1065,4],[1065,41]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_cmd_payload_is_read",[[1066,0],[1066,49]],[[1066,4],[1066,42]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_cmd_payload_is_write",[[1067,0],[1067,50]],[[1067,4],[1067,43]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_auto_precharge",[[1068,0],[1068,44]],[[1068,4],[1068,37]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_cmd_buffer_lookahead_sink_valid",[[1069,0],[1069,55]],[[1069,5],[1069,55]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_sink_ready",[[1070,0],[1070,55]],[[1070,5],[1070,55]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_sink_first",[[1071,0],[1071,61]],[[1071,4],[1071,54]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_cmd_buffer_lookahead_sink_last",[[1072,0],[1072,60]],[[1072,4],[1072,53]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we",[[1073,0],[1073,60]],[[1073,5],[1073,60]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr",[[1074,0],[1074,69]],[[1074,12],[1074,69]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_source_valid",[[1075,0],[1075,57]],[[1075,5],[1075,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_source_ready",[[1076,0],[1076,57]],[[1076,5],[1076,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_source_first",[[1077,0],[1077,57]],[[1077,5],[1077,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_source_last",[[1078,0],[1078,56]],[[1078,5],[1078,56]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we",[[1079,0],[1079,62]],[[1079,5],[1079,62]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr",[[1080,0],[1080,71]],[[1080,12],[1080,71]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we",[[1081,0],[1081,57]],[[1081,5],[1081,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable",[[1082,0],[1082,63]],[[1082,5],[1082,63]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re",[[1083,0],[1083,57]],[[1083,5],[1083,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable",[[1084,0],[1084,63]],[[1084,5],[1084,63]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din",[[1085,0],[1085,65]],[[1085,12],[1085,65]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout",[[1086,0],[1086,66]],[[1086,12],[1086,66]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_level",[[1087,0],[1087,62]],[[1087,10],[1087,55]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_cmd_buffer_lookahead_replace",[[1088,0],[1088,58]],[[1088,4],[1088,51]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_cmd_buffer_lookahead_produce",[[1089,0],[1089,64]],[[1089,10],[1089,57]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_cmd_buffer_lookahead_consume",[[1090,0],[1090,64]],[[1090,10],[1090,57]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr",[[1091,0],[1091,67]],[[1091,10],[1091,60]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r",[[1092,0],[1092,64]],[[1092,12],[1092,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_wrport_we",[[1093,0],[1093,54]],[[1093,5],[1093,54]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w",[[1094,0],[1094,64]],[[1094,12],[1094,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_do_read",[[1095,0],[1095,52]],[[1095,5],[1095,52]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr",[[1096,0],[1096,61]],[[1096,11],[1096,61]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r",[[1097,0],[1097,64]],[[1097,12],[1097,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we",[[1098,0],[1098,63]],[[1098,5],[1098,63]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr",[[1099,0],[1099,72]],[[1099,12],[1099,72]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first",[[1100,0],[1100,58]],[[1100,5],[1100,58]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last",[[1101,0],[1101,57]],[[1101,5],[1101,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we",[[1102,0],[1102,64]],[[1102,5],[1102,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr",[[1103,0],[1103,73]],[[1103,12],[1103,73]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first",[[1104,0],[1104,59]],[[1104,5],[1104,59]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last",[[1105,0],[1105,58]],[[1105,5],[1105,58]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_sink_valid",[[1106,0],[1106,45]],[[1106,5],[1106,45]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_sink_ready",[[1107,0],[1107,45]],[[1107,5],[1107,45]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_sink_first",[[1108,0],[1108,45]],[[1108,5],[1108,45]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_sink_last",[[1109,0],[1109,44]],[[1109,5],[1109,44]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_sink_payload_we",[[1110,0],[1110,50]],[[1110,5],[1110,50]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_sink_payload_addr",[[1111,0],[1111,59]],[[1111,12],[1111,59]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_source_valid",[[1112,0],[1112,53]],[[1112,4],[1112,46]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_cmd_buffer_source_ready",[[1113,0],[1113,47]],[[1113,5],[1113,47]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_cmd_buffer_source_first",[[1114,0],[1114,53]],[[1114,4],[1114,46]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_cmd_buffer_source_last",[[1115,0],[1115,52]],[[1115,4],[1115,45]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_cmd_buffer_source_payload_we",[[1116,0],[1116,58]],[[1116,4],[1116,51]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_cmd_buffer_source_payload_addr",[[1117,0],[1117,68]],[[1117,11],[1117,60]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_row",[[1118,0],[1118,41]],[[1118,11],[1118,33]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_row_opened",[[1119,0],[1119,40]],[[1119,4],[1119,33]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_row_hit",[[1120,0],[1120,31]],[[1120,5],[1120,31]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_row_open",[[1121,0],[1121,38]],[[1121,4],[1121,31]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_row_close",[[1122,0],[1122,39]],[[1122,4],[1122,32]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_row_col_n_addr_sel",[[1123,0],[1123,48]],[[1123,4],[1123,41]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_twtpcon_valid",[[1124,0],[1124,37]],[[1124,5],[1124,37]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_twtpcon_ready",[[1125,26],[1125,69]],[[1125,30],[1125,62]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_twtpcon_count",[[1126,0],[1126,49]],[[1126,10],[1126,42]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_trccon_valid",[[1127,0],[1127,36]],[[1127,5],[1127,36]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_trccon_ready",[[1128,26],[1128,68]],[[1128,30],[1128,61]],["litedram_core"],["variable","reg"]],["sdram_bankmachine2_trascon_valid",[[1129,0],[1129,37]],[[1129,5],[1129,37]],["litedram_core"],["variable","wire"]],["sdram_bankmachine2_trascon_ready",[[1130,26],[1130,69]],[[1130,30],[1130,62]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_req_valid",[[1131,0],[1131,33]],[[1131,5],[1131,33]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_req_ready",[[1132,0],[1132,33]],[[1132,5],[1132,33]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_req_we",[[1133,0],[1133,30]],[[1133,5],[1133,30]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_req_addr",[[1134,0],[1134,39]],[[1134,12],[1134,39]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_req_lock",[[1135,0],[1135,32]],[[1135,5],[1135,32]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_req_wdata_ready",[[1136,0],[1136,45]],[[1136,4],[1136,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_req_rdata_valid",[[1137,0],[1137,45]],[[1137,4],[1137,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_refresh_req",[[1138,0],[1138,35]],[[1138,5],[1138,35]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_refresh_gnt",[[1139,0],[1139,41]],[[1139,4],[1139,34]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_cmd_valid",[[1140,0],[1140,39]],[[1140,4],[1140,32]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_cmd_ready",[[1141,0],[1141,39]],[[1141,4],[1141,32]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_cmd_payload_a",[[1142,0],[1142,51]],[[1142,11],[1142,43]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_cmd_payload_ba",[[1143,0],[1143,44]],[[1143,11],[1143,44]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_payload_cas",[[1144,0],[1144,45]],[[1144,4],[1144,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_cmd_payload_ras",[[1145,0],[1145,45]],[[1145,4],[1145,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_cmd_payload_we",[[1146,0],[1146,44]],[[1146,4],[1146,37]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_cmd_payload_is_cmd",[[1147,0],[1147,48]],[[1147,4],[1147,41]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_cmd_payload_is_read",[[1148,0],[1148,49]],[[1148,4],[1148,42]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_cmd_payload_is_write",[[1149,0],[1149,50]],[[1149,4],[1149,43]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_auto_precharge",[[1150,0],[1150,44]],[[1150,4],[1150,37]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_cmd_buffer_lookahead_sink_valid",[[1151,0],[1151,55]],[[1151,5],[1151,55]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_sink_ready",[[1152,0],[1152,55]],[[1152,5],[1152,55]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_sink_first",[[1153,0],[1153,61]],[[1153,4],[1153,54]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_cmd_buffer_lookahead_sink_last",[[1154,0],[1154,60]],[[1154,4],[1154,53]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we",[[1155,0],[1155,60]],[[1155,5],[1155,60]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr",[[1156,0],[1156,69]],[[1156,12],[1156,69]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_source_valid",[[1157,0],[1157,57]],[[1157,5],[1157,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_source_ready",[[1158,0],[1158,57]],[[1158,5],[1158,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_source_first",[[1159,0],[1159,57]],[[1159,5],[1159,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_source_last",[[1160,0],[1160,56]],[[1160,5],[1160,56]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we",[[1161,0],[1161,62]],[[1161,5],[1161,62]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr",[[1162,0],[1162,71]],[[1162,12],[1162,71]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we",[[1163,0],[1163,57]],[[1163,5],[1163,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable",[[1164,0],[1164,63]],[[1164,5],[1164,63]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re",[[1165,0],[1165,57]],[[1165,5],[1165,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable",[[1166,0],[1166,63]],[[1166,5],[1166,63]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din",[[1167,0],[1167,65]],[[1167,12],[1167,65]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout",[[1168,0],[1168,66]],[[1168,12],[1168,66]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_level",[[1169,0],[1169,62]],[[1169,10],[1169,55]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_cmd_buffer_lookahead_replace",[[1170,0],[1170,58]],[[1170,4],[1170,51]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_cmd_buffer_lookahead_produce",[[1171,0],[1171,64]],[[1171,10],[1171,57]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_cmd_buffer_lookahead_consume",[[1172,0],[1172,64]],[[1172,10],[1172,57]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr",[[1173,0],[1173,67]],[[1173,10],[1173,60]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r",[[1174,0],[1174,64]],[[1174,12],[1174,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_wrport_we",[[1175,0],[1175,54]],[[1175,5],[1175,54]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w",[[1176,0],[1176,64]],[[1176,12],[1176,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_do_read",[[1177,0],[1177,52]],[[1177,5],[1177,52]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr",[[1178,0],[1178,61]],[[1178,11],[1178,61]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r",[[1179,0],[1179,64]],[[1179,12],[1179,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we",[[1180,0],[1180,63]],[[1180,5],[1180,63]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr",[[1181,0],[1181,72]],[[1181,12],[1181,72]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first",[[1182,0],[1182,58]],[[1182,5],[1182,58]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last",[[1183,0],[1183,57]],[[1183,5],[1183,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we",[[1184,0],[1184,64]],[[1184,5],[1184,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr",[[1185,0],[1185,73]],[[1185,12],[1185,73]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first",[[1186,0],[1186,59]],[[1186,5],[1186,59]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last",[[1187,0],[1187,58]],[[1187,5],[1187,58]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_sink_valid",[[1188,0],[1188,45]],[[1188,5],[1188,45]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_sink_ready",[[1189,0],[1189,45]],[[1189,5],[1189,45]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_sink_first",[[1190,0],[1190,45]],[[1190,5],[1190,45]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_sink_last",[[1191,0],[1191,44]],[[1191,5],[1191,44]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_sink_payload_we",[[1192,0],[1192,50]],[[1192,5],[1192,50]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_sink_payload_addr",[[1193,0],[1193,59]],[[1193,12],[1193,59]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_source_valid",[[1194,0],[1194,53]],[[1194,4],[1194,46]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_cmd_buffer_source_ready",[[1195,0],[1195,47]],[[1195,5],[1195,47]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_cmd_buffer_source_first",[[1196,0],[1196,53]],[[1196,4],[1196,46]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_cmd_buffer_source_last",[[1197,0],[1197,52]],[[1197,4],[1197,45]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_cmd_buffer_source_payload_we",[[1198,0],[1198,58]],[[1198,4],[1198,51]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_cmd_buffer_source_payload_addr",[[1199,0],[1199,68]],[[1199,11],[1199,60]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_row",[[1200,0],[1200,41]],[[1200,11],[1200,33]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_row_opened",[[1201,0],[1201,40]],[[1201,4],[1201,33]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_row_hit",[[1202,0],[1202,31]],[[1202,5],[1202,31]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_row_open",[[1203,0],[1203,38]],[[1203,4],[1203,31]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_row_close",[[1204,0],[1204,39]],[[1204,4],[1204,32]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_row_col_n_addr_sel",[[1205,0],[1205,48]],[[1205,4],[1205,41]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_twtpcon_valid",[[1206,0],[1206,37]],[[1206,5],[1206,37]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_twtpcon_ready",[[1207,26],[1207,69]],[[1207,30],[1207,62]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_twtpcon_count",[[1208,0],[1208,49]],[[1208,10],[1208,42]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_trccon_valid",[[1209,0],[1209,36]],[[1209,5],[1209,36]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_trccon_ready",[[1210,26],[1210,68]],[[1210,30],[1210,61]],["litedram_core"],["variable","reg"]],["sdram_bankmachine3_trascon_valid",[[1211,0],[1211,37]],[[1211,5],[1211,37]],["litedram_core"],["variable","wire"]],["sdram_bankmachine3_trascon_ready",[[1212,26],[1212,69]],[[1212,30],[1212,62]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_req_valid",[[1213,0],[1213,33]],[[1213,5],[1213,33]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_req_ready",[[1214,0],[1214,33]],[[1214,5],[1214,33]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_req_we",[[1215,0],[1215,30]],[[1215,5],[1215,30]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_req_addr",[[1216,0],[1216,39]],[[1216,12],[1216,39]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_req_lock",[[1217,0],[1217,32]],[[1217,5],[1217,32]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_req_wdata_ready",[[1218,0],[1218,45]],[[1218,4],[1218,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_req_rdata_valid",[[1219,0],[1219,45]],[[1219,4],[1219,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_refresh_req",[[1220,0],[1220,35]],[[1220,5],[1220,35]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_refresh_gnt",[[1221,0],[1221,41]],[[1221,4],[1221,34]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_cmd_valid",[[1222,0],[1222,39]],[[1222,4],[1222,32]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_cmd_ready",[[1223,0],[1223,39]],[[1223,4],[1223,32]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_cmd_payload_a",[[1224,0],[1224,51]],[[1224,11],[1224,43]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_cmd_payload_ba",[[1225,0],[1225,44]],[[1225,11],[1225,44]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_payload_cas",[[1226,0],[1226,45]],[[1226,4],[1226,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_cmd_payload_ras",[[1227,0],[1227,45]],[[1227,4],[1227,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_cmd_payload_we",[[1228,0],[1228,44]],[[1228,4],[1228,37]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_cmd_payload_is_cmd",[[1229,0],[1229,48]],[[1229,4],[1229,41]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_cmd_payload_is_read",[[1230,0],[1230,49]],[[1230,4],[1230,42]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_cmd_payload_is_write",[[1231,0],[1231,50]],[[1231,4],[1231,43]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_auto_precharge",[[1232,0],[1232,44]],[[1232,4],[1232,37]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_cmd_buffer_lookahead_sink_valid",[[1233,0],[1233,55]],[[1233,5],[1233,55]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_sink_ready",[[1234,0],[1234,55]],[[1234,5],[1234,55]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_sink_first",[[1235,0],[1235,61]],[[1235,4],[1235,54]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_cmd_buffer_lookahead_sink_last",[[1236,0],[1236,60]],[[1236,4],[1236,53]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_we",[[1237,0],[1237,60]],[[1237,5],[1237,60]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_addr",[[1238,0],[1238,69]],[[1238,12],[1238,69]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_source_valid",[[1239,0],[1239,57]],[[1239,5],[1239,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_source_ready",[[1240,0],[1240,57]],[[1240,5],[1240,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_source_first",[[1241,0],[1241,57]],[[1241,5],[1241,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_source_last",[[1242,0],[1242,56]],[[1242,5],[1242,56]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_source_payload_we",[[1243,0],[1243,62]],[[1243,5],[1243,62]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr",[[1244,0],[1244,71]],[[1244,12],[1244,71]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we",[[1245,0],[1245,57]],[[1245,5],[1245,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable",[[1246,0],[1246,63]],[[1246,5],[1246,63]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_re",[[1247,0],[1247,57]],[[1247,5],[1247,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable",[[1248,0],[1248,63]],[[1248,5],[1248,63]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_din",[[1249,0],[1249,65]],[[1249,12],[1249,65]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout",[[1250,0],[1250,66]],[[1250,12],[1250,66]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_level",[[1251,0],[1251,62]],[[1251,10],[1251,55]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_cmd_buffer_lookahead_replace",[[1252,0],[1252,58]],[[1252,4],[1252,51]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_cmd_buffer_lookahead_produce",[[1253,0],[1253,64]],[[1253,10],[1253,57]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_cmd_buffer_lookahead_consume",[[1254,0],[1254,64]],[[1254,10],[1254,57]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr",[[1255,0],[1255,67]],[[1255,10],[1255,60]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r",[[1256,0],[1256,64]],[[1256,12],[1256,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_wrport_we",[[1257,0],[1257,54]],[[1257,5],[1257,54]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_w",[[1258,0],[1258,64]],[[1258,12],[1258,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_do_read",[[1259,0],[1259,52]],[[1259,5],[1259,52]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_rdport_adr",[[1260,0],[1260,61]],[[1260,11],[1260,61]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r",[[1261,0],[1261,64]],[[1261,12],[1261,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we",[[1262,0],[1262,63]],[[1262,5],[1262,63]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr",[[1263,0],[1263,72]],[[1263,12],[1263,72]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_first",[[1264,0],[1264,58]],[[1264,5],[1264,58]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_last",[[1265,0],[1265,57]],[[1265,5],[1265,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we",[[1266,0],[1266,64]],[[1266,5],[1266,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr",[[1267,0],[1267,73]],[[1267,12],[1267,73]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first",[[1268,0],[1268,59]],[[1268,5],[1268,59]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last",[[1269,0],[1269,58]],[[1269,5],[1269,58]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_sink_valid",[[1270,0],[1270,45]],[[1270,5],[1270,45]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_sink_ready",[[1271,0],[1271,45]],[[1271,5],[1271,45]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_sink_first",[[1272,0],[1272,45]],[[1272,5],[1272,45]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_sink_last",[[1273,0],[1273,44]],[[1273,5],[1273,44]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_sink_payload_we",[[1274,0],[1274,50]],[[1274,5],[1274,50]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_sink_payload_addr",[[1275,0],[1275,59]],[[1275,12],[1275,59]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_source_valid",[[1276,0],[1276,53]],[[1276,4],[1276,46]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_cmd_buffer_source_ready",[[1277,0],[1277,47]],[[1277,5],[1277,47]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_cmd_buffer_source_first",[[1278,0],[1278,53]],[[1278,4],[1278,46]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_cmd_buffer_source_last",[[1279,0],[1279,52]],[[1279,4],[1279,45]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_cmd_buffer_source_payload_we",[[1280,0],[1280,58]],[[1280,4],[1280,51]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_cmd_buffer_source_payload_addr",[[1281,0],[1281,68]],[[1281,11],[1281,60]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_row",[[1282,0],[1282,41]],[[1282,11],[1282,33]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_row_opened",[[1283,0],[1283,40]],[[1283,4],[1283,33]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_row_hit",[[1284,0],[1284,31]],[[1284,5],[1284,31]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_row_open",[[1285,0],[1285,38]],[[1285,4],[1285,31]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_row_close",[[1286,0],[1286,39]],[[1286,4],[1286,32]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_row_col_n_addr_sel",[[1287,0],[1287,48]],[[1287,4],[1287,41]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_twtpcon_valid",[[1288,0],[1288,37]],[[1288,5],[1288,37]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_twtpcon_ready",[[1289,26],[1289,69]],[[1289,30],[1289,62]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_twtpcon_count",[[1290,0],[1290,49]],[[1290,10],[1290,42]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_trccon_valid",[[1291,0],[1291,36]],[[1291,5],[1291,36]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_trccon_ready",[[1292,26],[1292,68]],[[1292,30],[1292,61]],["litedram_core"],["variable","reg"]],["sdram_bankmachine4_trascon_valid",[[1293,0],[1293,37]],[[1293,5],[1293,37]],["litedram_core"],["variable","wire"]],["sdram_bankmachine4_trascon_ready",[[1294,26],[1294,69]],[[1294,30],[1294,62]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_req_valid",[[1295,0],[1295,33]],[[1295,5],[1295,33]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_req_ready",[[1296,0],[1296,33]],[[1296,5],[1296,33]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_req_we",[[1297,0],[1297,30]],[[1297,5],[1297,30]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_req_addr",[[1298,0],[1298,39]],[[1298,12],[1298,39]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_req_lock",[[1299,0],[1299,32]],[[1299,5],[1299,32]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_req_wdata_ready",[[1300,0],[1300,45]],[[1300,4],[1300,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_req_rdata_valid",[[1301,0],[1301,45]],[[1301,4],[1301,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_refresh_req",[[1302,0],[1302,35]],[[1302,5],[1302,35]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_refresh_gnt",[[1303,0],[1303,41]],[[1303,4],[1303,34]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_cmd_valid",[[1304,0],[1304,39]],[[1304,4],[1304,32]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_cmd_ready",[[1305,0],[1305,39]],[[1305,4],[1305,32]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_cmd_payload_a",[[1306,0],[1306,51]],[[1306,11],[1306,43]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_cmd_payload_ba",[[1307,0],[1307,44]],[[1307,11],[1307,44]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_payload_cas",[[1308,0],[1308,45]],[[1308,4],[1308,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_cmd_payload_ras",[[1309,0],[1309,45]],[[1309,4],[1309,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_cmd_payload_we",[[1310,0],[1310,44]],[[1310,4],[1310,37]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_cmd_payload_is_cmd",[[1311,0],[1311,48]],[[1311,4],[1311,41]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_cmd_payload_is_read",[[1312,0],[1312,49]],[[1312,4],[1312,42]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_cmd_payload_is_write",[[1313,0],[1313,50]],[[1313,4],[1313,43]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_auto_precharge",[[1314,0],[1314,44]],[[1314,4],[1314,37]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_cmd_buffer_lookahead_sink_valid",[[1315,0],[1315,55]],[[1315,5],[1315,55]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_sink_ready",[[1316,0],[1316,55]],[[1316,5],[1316,55]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_sink_first",[[1317,0],[1317,61]],[[1317,4],[1317,54]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_cmd_buffer_lookahead_sink_last",[[1318,0],[1318,60]],[[1318,4],[1318,53]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_we",[[1319,0],[1319,60]],[[1319,5],[1319,60]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_addr",[[1320,0],[1320,69]],[[1320,12],[1320,69]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_source_valid",[[1321,0],[1321,57]],[[1321,5],[1321,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_source_ready",[[1322,0],[1322,57]],[[1322,5],[1322,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_source_first",[[1323,0],[1323,57]],[[1323,5],[1323,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_source_last",[[1324,0],[1324,56]],[[1324,5],[1324,56]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_source_payload_we",[[1325,0],[1325,62]],[[1325,5],[1325,62]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr",[[1326,0],[1326,71]],[[1326,12],[1326,71]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we",[[1327,0],[1327,57]],[[1327,5],[1327,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable",[[1328,0],[1328,63]],[[1328,5],[1328,63]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_re",[[1329,0],[1329,57]],[[1329,5],[1329,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable",[[1330,0],[1330,63]],[[1330,5],[1330,63]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_din",[[1331,0],[1331,65]],[[1331,12],[1331,65]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout",[[1332,0],[1332,66]],[[1332,12],[1332,66]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_level",[[1333,0],[1333,62]],[[1333,10],[1333,55]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_cmd_buffer_lookahead_replace",[[1334,0],[1334,58]],[[1334,4],[1334,51]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_cmd_buffer_lookahead_produce",[[1335,0],[1335,64]],[[1335,10],[1335,57]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_cmd_buffer_lookahead_consume",[[1336,0],[1336,64]],[[1336,10],[1336,57]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr",[[1337,0],[1337,67]],[[1337,10],[1337,60]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r",[[1338,0],[1338,64]],[[1338,12],[1338,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_wrport_we",[[1339,0],[1339,54]],[[1339,5],[1339,54]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_w",[[1340,0],[1340,64]],[[1340,12],[1340,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_do_read",[[1341,0],[1341,52]],[[1341,5],[1341,52]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_rdport_adr",[[1342,0],[1342,61]],[[1342,11],[1342,61]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r",[[1343,0],[1343,64]],[[1343,12],[1343,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we",[[1344,0],[1344,63]],[[1344,5],[1344,63]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr",[[1345,0],[1345,72]],[[1345,12],[1345,72]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_first",[[1346,0],[1346,58]],[[1346,5],[1346,58]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_last",[[1347,0],[1347,57]],[[1347,5],[1347,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we",[[1348,0],[1348,64]],[[1348,5],[1348,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr",[[1349,0],[1349,73]],[[1349,12],[1349,73]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first",[[1350,0],[1350,59]],[[1350,5],[1350,59]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last",[[1351,0],[1351,58]],[[1351,5],[1351,58]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_sink_valid",[[1352,0],[1352,45]],[[1352,5],[1352,45]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_sink_ready",[[1353,0],[1353,45]],[[1353,5],[1353,45]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_sink_first",[[1354,0],[1354,45]],[[1354,5],[1354,45]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_sink_last",[[1355,0],[1355,44]],[[1355,5],[1355,44]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_sink_payload_we",[[1356,0],[1356,50]],[[1356,5],[1356,50]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_sink_payload_addr",[[1357,0],[1357,59]],[[1357,12],[1357,59]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_source_valid",[[1358,0],[1358,53]],[[1358,4],[1358,46]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_cmd_buffer_source_ready",[[1359,0],[1359,47]],[[1359,5],[1359,47]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_cmd_buffer_source_first",[[1360,0],[1360,53]],[[1360,4],[1360,46]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_cmd_buffer_source_last",[[1361,0],[1361,52]],[[1361,4],[1361,45]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_cmd_buffer_source_payload_we",[[1362,0],[1362,58]],[[1362,4],[1362,51]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_cmd_buffer_source_payload_addr",[[1363,0],[1363,68]],[[1363,11],[1363,60]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_row",[[1364,0],[1364,41]],[[1364,11],[1364,33]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_row_opened",[[1365,0],[1365,40]],[[1365,4],[1365,33]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_row_hit",[[1366,0],[1366,31]],[[1366,5],[1366,31]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_row_open",[[1367,0],[1367,38]],[[1367,4],[1367,31]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_row_close",[[1368,0],[1368,39]],[[1368,4],[1368,32]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_row_col_n_addr_sel",[[1369,0],[1369,48]],[[1369,4],[1369,41]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_twtpcon_valid",[[1370,0],[1370,37]],[[1370,5],[1370,37]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_twtpcon_ready",[[1371,26],[1371,69]],[[1371,30],[1371,62]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_twtpcon_count",[[1372,0],[1372,49]],[[1372,10],[1372,42]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_trccon_valid",[[1373,0],[1373,36]],[[1373,5],[1373,36]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_trccon_ready",[[1374,26],[1374,68]],[[1374,30],[1374,61]],["litedram_core"],["variable","reg"]],["sdram_bankmachine5_trascon_valid",[[1375,0],[1375,37]],[[1375,5],[1375,37]],["litedram_core"],["variable","wire"]],["sdram_bankmachine5_trascon_ready",[[1376,26],[1376,69]],[[1376,30],[1376,62]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_req_valid",[[1377,0],[1377,33]],[[1377,5],[1377,33]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_req_ready",[[1378,0],[1378,33]],[[1378,5],[1378,33]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_req_we",[[1379,0],[1379,30]],[[1379,5],[1379,30]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_req_addr",[[1380,0],[1380,39]],[[1380,12],[1380,39]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_req_lock",[[1381,0],[1381,32]],[[1381,5],[1381,32]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_req_wdata_ready",[[1382,0],[1382,45]],[[1382,4],[1382,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_req_rdata_valid",[[1383,0],[1383,45]],[[1383,4],[1383,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_refresh_req",[[1384,0],[1384,35]],[[1384,5],[1384,35]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_refresh_gnt",[[1385,0],[1385,41]],[[1385,4],[1385,34]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_cmd_valid",[[1386,0],[1386,39]],[[1386,4],[1386,32]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_cmd_ready",[[1387,0],[1387,39]],[[1387,4],[1387,32]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_cmd_payload_a",[[1388,0],[1388,51]],[[1388,11],[1388,43]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_cmd_payload_ba",[[1389,0],[1389,44]],[[1389,11],[1389,44]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_payload_cas",[[1390,0],[1390,45]],[[1390,4],[1390,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_cmd_payload_ras",[[1391,0],[1391,45]],[[1391,4],[1391,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_cmd_payload_we",[[1392,0],[1392,44]],[[1392,4],[1392,37]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_cmd_payload_is_cmd",[[1393,0],[1393,48]],[[1393,4],[1393,41]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_cmd_payload_is_read",[[1394,0],[1394,49]],[[1394,4],[1394,42]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_cmd_payload_is_write",[[1395,0],[1395,50]],[[1395,4],[1395,43]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_auto_precharge",[[1396,0],[1396,44]],[[1396,4],[1396,37]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_cmd_buffer_lookahead_sink_valid",[[1397,0],[1397,55]],[[1397,5],[1397,55]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_sink_ready",[[1398,0],[1398,55]],[[1398,5],[1398,55]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_sink_first",[[1399,0],[1399,61]],[[1399,4],[1399,54]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_cmd_buffer_lookahead_sink_last",[[1400,0],[1400,60]],[[1400,4],[1400,53]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_we",[[1401,0],[1401,60]],[[1401,5],[1401,60]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_addr",[[1402,0],[1402,69]],[[1402,12],[1402,69]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_source_valid",[[1403,0],[1403,57]],[[1403,5],[1403,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_source_ready",[[1404,0],[1404,57]],[[1404,5],[1404,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_source_first",[[1405,0],[1405,57]],[[1405,5],[1405,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_source_last",[[1406,0],[1406,56]],[[1406,5],[1406,56]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_source_payload_we",[[1407,0],[1407,62]],[[1407,5],[1407,62]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr",[[1408,0],[1408,71]],[[1408,12],[1408,71]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we",[[1409,0],[1409,57]],[[1409,5],[1409,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable",[[1410,0],[1410,63]],[[1410,5],[1410,63]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_re",[[1411,0],[1411,57]],[[1411,5],[1411,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable",[[1412,0],[1412,63]],[[1412,5],[1412,63]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_din",[[1413,0],[1413,65]],[[1413,12],[1413,65]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout",[[1414,0],[1414,66]],[[1414,12],[1414,66]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_level",[[1415,0],[1415,62]],[[1415,10],[1415,55]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_cmd_buffer_lookahead_replace",[[1416,0],[1416,58]],[[1416,4],[1416,51]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_cmd_buffer_lookahead_produce",[[1417,0],[1417,64]],[[1417,10],[1417,57]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_cmd_buffer_lookahead_consume",[[1418,0],[1418,64]],[[1418,10],[1418,57]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr",[[1419,0],[1419,67]],[[1419,10],[1419,60]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r",[[1420,0],[1420,64]],[[1420,12],[1420,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_wrport_we",[[1421,0],[1421,54]],[[1421,5],[1421,54]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_w",[[1422,0],[1422,64]],[[1422,12],[1422,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_do_read",[[1423,0],[1423,52]],[[1423,5],[1423,52]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_rdport_adr",[[1424,0],[1424,61]],[[1424,11],[1424,61]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r",[[1425,0],[1425,64]],[[1425,12],[1425,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we",[[1426,0],[1426,63]],[[1426,5],[1426,63]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr",[[1427,0],[1427,72]],[[1427,12],[1427,72]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_first",[[1428,0],[1428,58]],[[1428,5],[1428,58]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_last",[[1429,0],[1429,57]],[[1429,5],[1429,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we",[[1430,0],[1430,64]],[[1430,5],[1430,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr",[[1431,0],[1431,73]],[[1431,12],[1431,73]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first",[[1432,0],[1432,59]],[[1432,5],[1432,59]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last",[[1433,0],[1433,58]],[[1433,5],[1433,58]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_sink_valid",[[1434,0],[1434,45]],[[1434,5],[1434,45]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_sink_ready",[[1435,0],[1435,45]],[[1435,5],[1435,45]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_sink_first",[[1436,0],[1436,45]],[[1436,5],[1436,45]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_sink_last",[[1437,0],[1437,44]],[[1437,5],[1437,44]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_sink_payload_we",[[1438,0],[1438,50]],[[1438,5],[1438,50]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_sink_payload_addr",[[1439,0],[1439,59]],[[1439,12],[1439,59]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_source_valid",[[1440,0],[1440,53]],[[1440,4],[1440,46]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_cmd_buffer_source_ready",[[1441,0],[1441,47]],[[1441,5],[1441,47]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_cmd_buffer_source_first",[[1442,0],[1442,53]],[[1442,4],[1442,46]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_cmd_buffer_source_last",[[1443,0],[1443,52]],[[1443,4],[1443,45]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_cmd_buffer_source_payload_we",[[1444,0],[1444,58]],[[1444,4],[1444,51]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_cmd_buffer_source_payload_addr",[[1445,0],[1445,68]],[[1445,11],[1445,60]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_row",[[1446,0],[1446,41]],[[1446,11],[1446,33]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_row_opened",[[1447,0],[1447,40]],[[1447,4],[1447,33]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_row_hit",[[1448,0],[1448,31]],[[1448,5],[1448,31]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_row_open",[[1449,0],[1449,38]],[[1449,4],[1449,31]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_row_close",[[1450,0],[1450,39]],[[1450,4],[1450,32]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_row_col_n_addr_sel",[[1451,0],[1451,48]],[[1451,4],[1451,41]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_twtpcon_valid",[[1452,0],[1452,37]],[[1452,5],[1452,37]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_twtpcon_ready",[[1453,26],[1453,69]],[[1453,30],[1453,62]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_twtpcon_count",[[1454,0],[1454,49]],[[1454,10],[1454,42]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_trccon_valid",[[1455,0],[1455,36]],[[1455,5],[1455,36]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_trccon_ready",[[1456,26],[1456,68]],[[1456,30],[1456,61]],["litedram_core"],["variable","reg"]],["sdram_bankmachine6_trascon_valid",[[1457,0],[1457,37]],[[1457,5],[1457,37]],["litedram_core"],["variable","wire"]],["sdram_bankmachine6_trascon_ready",[[1458,26],[1458,69]],[[1458,30],[1458,62]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_req_valid",[[1459,0],[1459,33]],[[1459,5],[1459,33]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_req_ready",[[1460,0],[1460,33]],[[1460,5],[1460,33]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_req_we",[[1461,0],[1461,30]],[[1461,5],[1461,30]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_req_addr",[[1462,0],[1462,39]],[[1462,12],[1462,39]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_req_lock",[[1463,0],[1463,32]],[[1463,5],[1463,32]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_req_wdata_ready",[[1464,0],[1464,45]],[[1464,4],[1464,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_req_rdata_valid",[[1465,0],[1465,45]],[[1465,4],[1465,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_refresh_req",[[1466,0],[1466,35]],[[1466,5],[1466,35]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_refresh_gnt",[[1467,0],[1467,41]],[[1467,4],[1467,34]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_cmd_valid",[[1468,0],[1468,39]],[[1468,4],[1468,32]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_cmd_ready",[[1469,0],[1469,39]],[[1469,4],[1469,32]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_cmd_payload_a",[[1470,0],[1470,51]],[[1470,11],[1470,43]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_cmd_payload_ba",[[1471,0],[1471,44]],[[1471,11],[1471,44]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_payload_cas",[[1472,0],[1472,45]],[[1472,4],[1472,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_cmd_payload_ras",[[1473,0],[1473,45]],[[1473,4],[1473,38]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_cmd_payload_we",[[1474,0],[1474,44]],[[1474,4],[1474,37]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_cmd_payload_is_cmd",[[1475,0],[1475,48]],[[1475,4],[1475,41]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_cmd_payload_is_read",[[1476,0],[1476,49]],[[1476,4],[1476,42]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_cmd_payload_is_write",[[1477,0],[1477,50]],[[1477,4],[1477,43]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_auto_precharge",[[1478,0],[1478,44]],[[1478,4],[1478,37]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_cmd_buffer_lookahead_sink_valid",[[1479,0],[1479,55]],[[1479,5],[1479,55]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_sink_ready",[[1480,0],[1480,55]],[[1480,5],[1480,55]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_sink_first",[[1481,0],[1481,61]],[[1481,4],[1481,54]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_cmd_buffer_lookahead_sink_last",[[1482,0],[1482,60]],[[1482,4],[1482,53]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_we",[[1483,0],[1483,60]],[[1483,5],[1483,60]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_addr",[[1484,0],[1484,69]],[[1484,12],[1484,69]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_source_valid",[[1485,0],[1485,57]],[[1485,5],[1485,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_source_ready",[[1486,0],[1486,57]],[[1486,5],[1486,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_source_first",[[1487,0],[1487,57]],[[1487,5],[1487,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_source_last",[[1488,0],[1488,56]],[[1488,5],[1488,56]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_source_payload_we",[[1489,0],[1489,62]],[[1489,5],[1489,62]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr",[[1490,0],[1490,71]],[[1490,12],[1490,71]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we",[[1491,0],[1491,57]],[[1491,5],[1491,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable",[[1492,0],[1492,63]],[[1492,5],[1492,63]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_re",[[1493,0],[1493,57]],[[1493,5],[1493,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable",[[1494,0],[1494,63]],[[1494,5],[1494,63]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_din",[[1495,0],[1495,65]],[[1495,12],[1495,65]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout",[[1496,0],[1496,66]],[[1496,12],[1496,66]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_level",[[1497,0],[1497,62]],[[1497,10],[1497,55]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_cmd_buffer_lookahead_replace",[[1498,0],[1498,58]],[[1498,4],[1498,51]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_cmd_buffer_lookahead_produce",[[1499,0],[1499,64]],[[1499,10],[1499,57]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_cmd_buffer_lookahead_consume",[[1500,0],[1500,64]],[[1500,10],[1500,57]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr",[[1501,0],[1501,67]],[[1501,10],[1501,60]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r",[[1502,0],[1502,64]],[[1502,12],[1502,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_wrport_we",[[1503,0],[1503,54]],[[1503,5],[1503,54]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_w",[[1504,0],[1504,64]],[[1504,12],[1504,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_do_read",[[1505,0],[1505,52]],[[1505,5],[1505,52]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_rdport_adr",[[1506,0],[1506,61]],[[1506,11],[1506,61]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r",[[1507,0],[1507,64]],[[1507,12],[1507,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we",[[1508,0],[1508,63]],[[1508,5],[1508,63]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr",[[1509,0],[1509,72]],[[1509,12],[1509,72]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_first",[[1510,0],[1510,58]],[[1510,5],[1510,58]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_last",[[1511,0],[1511,57]],[[1511,5],[1511,57]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we",[[1512,0],[1512,64]],[[1512,5],[1512,64]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr",[[1513,0],[1513,73]],[[1513,12],[1513,73]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first",[[1514,0],[1514,59]],[[1514,5],[1514,59]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last",[[1515,0],[1515,58]],[[1515,5],[1515,58]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_sink_valid",[[1516,0],[1516,45]],[[1516,5],[1516,45]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_sink_ready",[[1517,0],[1517,45]],[[1517,5],[1517,45]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_sink_first",[[1518,0],[1518,45]],[[1518,5],[1518,45]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_sink_last",[[1519,0],[1519,44]],[[1519,5],[1519,44]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_sink_payload_we",[[1520,0],[1520,50]],[[1520,5],[1520,50]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_sink_payload_addr",[[1521,0],[1521,59]],[[1521,12],[1521,59]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_source_valid",[[1522,0],[1522,53]],[[1522,4],[1522,46]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_cmd_buffer_source_ready",[[1523,0],[1523,47]],[[1523,5],[1523,47]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_cmd_buffer_source_first",[[1524,0],[1524,53]],[[1524,4],[1524,46]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_cmd_buffer_source_last",[[1525,0],[1525,52]],[[1525,4],[1525,45]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_cmd_buffer_source_payload_we",[[1526,0],[1526,58]],[[1526,4],[1526,51]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_cmd_buffer_source_payload_addr",[[1527,0],[1527,68]],[[1527,11],[1527,60]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_row",[[1528,0],[1528,41]],[[1528,11],[1528,33]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_row_opened",[[1529,0],[1529,40]],[[1529,4],[1529,33]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_row_hit",[[1530,0],[1530,31]],[[1530,5],[1530,31]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_row_open",[[1531,0],[1531,38]],[[1531,4],[1531,31]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_row_close",[[1532,0],[1532,39]],[[1532,4],[1532,32]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_row_col_n_addr_sel",[[1533,0],[1533,48]],[[1533,4],[1533,41]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_twtpcon_valid",[[1534,0],[1534,37]],[[1534,5],[1534,37]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_twtpcon_ready",[[1535,26],[1535,69]],[[1535,30],[1535,62]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_twtpcon_count",[[1536,0],[1536,49]],[[1536,10],[1536,42]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_trccon_valid",[[1537,0],[1537,36]],[[1537,5],[1537,36]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_trccon_ready",[[1538,26],[1538,68]],[[1538,30],[1538,61]],["litedram_core"],["variable","reg"]],["sdram_bankmachine7_trascon_valid",[[1539,0],[1539,37]],[[1539,5],[1539,37]],["litedram_core"],["variable","wire"]],["sdram_bankmachine7_trascon_ready",[[1540,26],[1540,69]],[[1540,30],[1540,62]],["litedram_core"],["variable","reg"]],["sdram_ras_allowed",[[1541,0],[1541,22]],[[1541,5],[1541,22]],["litedram_core"],["variable","wire"]],["sdram_cas_allowed",[[1542,0],[1542,22]],[[1542,5],[1542,22]],["litedram_core"],["variable","wire"]],["sdram_rdcmdphase",[[1543,0],[1543,21]],[[1543,5],[1543,21]],["litedram_core"],["variable","wire"]],["sdram_wrcmdphase",[[1544,0],[1544,21]],[[1544,5],[1544,21]],["litedram_core"],["variable","wire"]],["sdram_choose_cmd_want_reads",[[1545,0],[1545,38]],[[1545,4],[1545,31]],["litedram_core"],["variable","reg"]],["sdram_choose_cmd_want_writes",[[1546,0],[1546,39]],[[1546,4],[1546,32]],["litedram_core"],["variable","reg"]],["sdram_choose_cmd_want_cmds",[[1547,0],[1547,37]],[[1547,4],[1547,30]],["litedram_core"],["variable","reg"]],["sdram_choose_cmd_want_activates",[[1548,0],[1548,42]],[[1548,4],[1548,35]],["litedram_core"],["variable","reg"]],["sdram_choose_cmd_cmd_valid",[[1549,0],[1549,31]],[[1549,5],[1549,31]],["litedram_core"],["variable","wire"]],["sdram_choose_cmd_cmd_ready",[[1550,0],[1550,37]],[[1550,4],[1550,30]],["litedram_core"],["variable","reg"]],["sdram_choose_cmd_cmd_payload_a",[[1551,0],[1551,42]],[[1551,12],[1551,42]],["litedram_core"],["variable","wire"]],["sdram_choose_cmd_cmd_payload_ba",[[1552,0],[1552,42]],[[1552,11],[1552,42]],["litedram_core"],["variable","wire"]],["sdram_choose_cmd_cmd_payload_cas",[[1553,0],[1553,43]],[[1553,4],[1553,36]],["litedram_core"],["variable","reg"]],["sdram_choose_cmd_cmd_payload_ras",[[1554,0],[1554,43]],[[1554,4],[1554,36]],["litedram_core"],["variable","reg"]],["sdram_choose_cmd_cmd_payload_we",[[1555,0],[1555,42]],[[1555,4],[1555,35]],["litedram_core"],["variable","reg"]],["sdram_choose_cmd_cmd_payload_is_cmd",[[1556,0],[1556,40]],[[1556,5],[1556,40]],["litedram_core"],["variable","wire"]],["sdram_choose_cmd_cmd_payload_is_read",[[1557,0],[1557,41]],[[1557,5],[1557,41]],["litedram_core"],["variable","wire"]],["sdram_choose_cmd_cmd_payload_is_write",[[1558,0],[1558,42]],[[1558,5],[1558,42]],["litedram_core"],["variable","wire"]],["sdram_choose_cmd_valids",[[1559,0],[1559,40]],[[1559,10],[1559,33]],["litedram_core"],["variable","reg"]],["sdram_choose_cmd_request",[[1560,0],[1560,35]],[[1560,11],[1560,35]],["litedram_core"],["variable","wire"]],["sdram_choose_cmd_grant",[[1561,0],[1561,39]],[[1561,10],[1561,32]],["litedram_core"],["variable","reg"]],["sdram_choose_cmd_ce",[[1562,0],[1562,24]],[[1562,5],[1562,24]],["litedram_core"],["variable","wire"]],["sdram_choose_req_want_reads",[[1563,0],[1563,38]],[[1563,4],[1563,31]],["litedram_core"],["variable","reg"]],["sdram_choose_req_want_writes",[[1564,0],[1564,39]],[[1564,4],[1564,32]],["litedram_core"],["variable","reg"]],["sdram_choose_req_want_cmds",[[1565,0],[1565,37]],[[1565,4],[1565,30]],["litedram_core"],["variable","reg"]],["sdram_choose_req_want_activates",[[1566,0],[1566,42]],[[1566,4],[1566,35]],["litedram_core"],["variable","reg"]],["sdram_choose_req_cmd_valid",[[1567,0],[1567,31]],[[1567,5],[1567,31]],["litedram_core"],["variable","wire"]],["sdram_choose_req_cmd_ready",[[1568,0],[1568,37]],[[1568,4],[1568,30]],["litedram_core"],["variable","reg"]],["sdram_choose_req_cmd_payload_a",[[1569,0],[1569,42]],[[1569,12],[1569,42]],["litedram_core"],["variable","wire"]],["sdram_choose_req_cmd_payload_ba",[[1570,0],[1570,42]],[[1570,11],[1570,42]],["litedram_core"],["variable","wire"]],["sdram_choose_req_cmd_payload_cas",[[1571,0],[1571,43]],[[1571,4],[1571,36]],["litedram_core"],["variable","reg"]],["sdram_choose_req_cmd_payload_ras",[[1572,0],[1572,43]],[[1572,4],[1572,36]],["litedram_core"],["variable","reg"]],["sdram_choose_req_cmd_payload_we",[[1573,0],[1573,42]],[[1573,4],[1573,35]],["litedram_core"],["variable","reg"]],["sdram_choose_req_cmd_payload_is_cmd",[[1574,0],[1574,40]],[[1574,5],[1574,40]],["litedram_core"],["variable","wire"]],["sdram_choose_req_cmd_payload_is_read",[[1575,0],[1575,41]],[[1575,5],[1575,41]],["litedram_core"],["variable","wire"]],["sdram_choose_req_cmd_payload_is_write",[[1576,0],[1576,42]],[[1576,5],[1576,42]],["litedram_core"],["variable","wire"]],["sdram_choose_req_valids",[[1577,0],[1577,40]],[[1577,10],[1577,33]],["litedram_core"],["variable","reg"]],["sdram_choose_req_request",[[1578,0],[1578,35]],[[1578,11],[1578,35]],["litedram_core"],["variable","wire"]],["sdram_choose_req_grant",[[1579,0],[1579,39]],[[1579,10],[1579,32]],["litedram_core"],["variable","reg"]],["sdram_choose_req_ce",[[1580,0],[1580,24]],[[1580,5],[1580,24]],["litedram_core"],["variable","wire"]],["sdram_nop_a",[[1581,0],[1581,30]],[[1581,11],[1581,22]],["litedram_core"],["variable","reg"]],["sdram_nop_ba",[[1582,0],[1582,29]],[[1582,10],[1582,22]],["litedram_core"],["variable","reg"]],["sdram_steerer_sel0",[[1583,0],[1583,35]],[[1583,10],[1583,28]],["litedram_core"],["variable","reg"]],["sdram_steerer_sel1",[[1584,0],[1584,35]],[[1584,10],[1584,28]],["litedram_core"],["variable","reg"]],["sdram_steerer0",[[1585,0],[1585,25]],[[1585,4],[1585,18]],["litedram_core"],["variable","reg"]],["sdram_steerer1",[[1586,0],[1586,25]],[[1586,4],[1586,18]],["litedram_core"],["variable","reg"]],["sdram_steerer2",[[1587,0],[1587,25]],[[1587,4],[1587,18]],["litedram_core"],["variable","reg"]],["sdram_steerer3",[[1588,0],[1588,25]],[[1588,4],[1588,18]],["litedram_core"],["variable","reg"]],["sdram_trrdcon_valid",[[1589,0],[1589,24]],[[1589,5],[1589,24]],["litedram_core"],["variable","wire"]],["sdram_trrdcon_ready",[[1590,26],[1590,56]],[[1590,30],[1590,49]],["litedram_core"],["variable","reg"]],["sdram_tfawcon_valid",[[1591,0],[1591,24]],[[1591,5],[1591,24]],["litedram_core"],["variable","wire"]],["sdram_tfawcon_ready",[[1592,26],[1592,56]],[[1592,30],[1592,49]],["litedram_core"],["variable","reg"]],["sdram_tccdcon_valid",[[1593,0],[1593,24]],[[1593,5],[1593,24]],["litedram_core"],["variable","wire"]],["sdram_tccdcon_ready",[[1594,26],[1594,56]],[[1594,30],[1594,49]],["litedram_core"],["variable","reg"]],["sdram_tccdcon_count",[[1595,0],[1595,30]],[[1595,4],[1595,23]],["litedram_core"],["variable","reg"]],["sdram_twtrcon_valid",[[1596,0],[1596,24]],[[1596,5],[1596,24]],["litedram_core"],["variable","wire"]],["sdram_twtrcon_ready",[[1597,26],[1597,56]],[[1597,30],[1597,49]],["litedram_core"],["variable","reg"]],["sdram_twtrcon_count",[[1598,0],[1598,36]],[[1598,10],[1598,29]],["litedram_core"],["variable","reg"]],["sdram_read_available",[[1599,0],[1599,25]],[[1599,5],[1599,25]],["litedram_core"],["variable","wire"]],["sdram_write_available",[[1600,0],[1600,26]],[[1600,5],[1600,26]],["litedram_core"],["variable","wire"]],["sdram_en0",[[1601,0],[1601,20]],[[1601,4],[1601,13]],["litedram_core"],["variable","reg"]],["sdram_max_time0",[[1602,0],[1602,20]],[[1602,5],[1602,20]],["litedram_core"],["variable","wire"]],["sdram_time0",[[1603,0],[1603,28]],[[1603,10],[1603,21]],["litedram_core"],["variable","reg"]],["sdram_en1",[[1604,0],[1604,20]],[[1604,4],[1604,13]],["litedram_core"],["variable","reg"]],["sdram_max_time1",[[1605,0],[1605,20]],[[1605,5],[1605,20]],["litedram_core"],["variable","wire"]],["sdram_time1",[[1606,0],[1606,28]],[[1606,10],[1606,21]],["litedram_core"],["variable","reg"]],["sdram_go_to_refresh",[[1607,0],[1607,24]],[[1607,5],[1607,24]],["litedram_core"],["variable","wire"]],["port_flush",[[1608,0],[1608,15]],[[1608,5],[1608,15]],["litedram_core"],["variable","wire"]],["port_cmd_valid",[[1609,0],[1609,19]],[[1609,5],[1609,19]],["litedram_core"],["variable","wire"]],["port_cmd_ready",[[1610,0],[1610,19]],[[1610,5],[1610,19]],["litedram_core"],["variable","wire"]],["port_cmd_last",[[1611,0],[1611,18]],[[1611,5],[1611,18]],["litedram_core"],["variable","wire"]],["port_cmd_payload_we",[[1612,0],[1612,24]],[[1612,5],[1612,24]],["litedram_core"],["variable","wire"]],["port_cmd_payload_addr",[[1613,0],[1613,33]],[[1613,12],[1613,33]],["litedram_core"],["variable","wire"]],["port_wdata_valid",[[1614,0],[1614,21]],[[1614,5],[1614,21]],["litedram_core"],["variable","wire"]],["port_wdata_ready",[[1615,0],[1615,21]],[[1615,5],[1615,21]],["litedram_core"],["variable","wire"]],["port_wdata_payload_data",[[1616,0],[1616,35]],[[1616,12],[1616,35]],["litedram_core"],["variable","wire"]],["port_wdata_payload_we",[[1617,0],[1617,32]],[[1617,11],[1617,32]],["litedram_core"],["variable","wire"]],["port_rdata_valid",[[1618,0],[1618,21]],[[1618,5],[1618,21]],["litedram_core"],["variable","wire"]],["port_rdata_ready",[[1619,0],[1619,21]],[[1619,5],[1619,21]],["litedram_core"],["variable","wire"]],["port_rdata_payload_data",[[1620,0],[1620,35]],[[1620,12],[1620,35]],["litedram_core"],["variable","wire"]],["wb_sdram_adr",[[1621,0],[1621,24]],[[1621,12],[1621,24]],["litedram_core"],["variable","wire"]],["wb_sdram_dat_w",[[1622,0],[1622,26]],[[1622,12],[1622,26]],["litedram_core"],["variable","wire"]],["wb_sdram_dat_r",[[1623,0],[1623,33]],[[1623,11],[1623,25]],["litedram_core"],["variable","reg"]],["wb_sdram_sel",[[1624,0],[1624,23]],[[1624,11],[1624,23]],["litedram_core"],["variable","wire"]],["wb_sdram_cyc",[[1625,0],[1625,17]],[[1625,5],[1625,17]],["litedram_core"],["variable","wire"]],["wb_sdram_stb",[[1626,0],[1626,17]],[[1626,5],[1626,17]],["litedram_core"],["variable","wire"]],["wb_sdram_ack",[[1627,0],[1627,23]],[[1627,4],[1627,16]],["litedram_core"],["variable","reg"]],["wb_sdram_we",[[1628,0],[1628,16]],[[1628,5],[1628,16]],["litedram_core"],["variable","wire"]],["wb_sdram_cti",[[1629,0],[1629,23]],[[1629,11],[1629,23]],["litedram_core"],["variable","wire"]],["wb_sdram_bte",[[1630,0],[1630,23]],[[1630,11],[1630,23]],["litedram_core"],["variable","wire"]],["wb_sdram_err",[[1631,0],[1631,23]],[[1631,4],[1631,16]],["litedram_core"],["variable","reg"]],["interface_adr",[[1632,0],[1632,25]],[[1632,12],[1632,25]],["litedram_core"],["variable","wire"]],["interface_dat_w",[[1633,0],[1633,27]],[[1633,12],[1633,27]],["litedram_core"],["variable","wire"]],["interface_dat_r",[[1634,0],[1634,27]],[[1634,12],[1634,27]],["litedram_core"],["variable","wire"]],["interface_sel",[[1635,0],[1635,24]],[[1635,11],[1635,24]],["litedram_core"],["variable","wire"]],["interface_cyc",[[1636,0],[1636,24]],[[1636,4],[1636,17]],["litedram_core"],["variable","reg"]],["interface_stb",[[1637,0],[1637,24]],[[1637,4],[1637,17]],["litedram_core"],["variable","reg"]],["interface_ack",[[1638,0],[1638,18]],[[1638,5],[1638,18]],["litedram_core"],["variable","wire"]],["interface_we",[[1639,0],[1639,23]],[[1639,4],[1639,16]],["litedram_core"],["variable","reg"]],["data_port_adr",[[1640,0],[1640,18]],[[1640,5],[1640,18]],["litedram_core"],["variable","wire"]],["data_port_dat_r",[[1641,0],[1641,27]],[[1641,12],[1641,27]],["litedram_core"],["variable","wire"]],["data_port_we",[[1642,0],[1642,29]],[[1642,10],[1642,22]],["litedram_core"],["variable","reg"]],["data_port_dat_w",[[1643,0],[1643,34]],[[1643,11],[1643,26]],["litedram_core"],["variable","reg"]],["write_from_slave",[[1644,0],[1644,27]],[[1644,4],[1644,20]],["litedram_core"],["variable","reg"]],["adr_offset_r",[[1645,0],[1645,23]],[[1645,4],[1645,16]],["litedram_core"],["variable","reg"]],["tag_port_adr",[[1646,0],[1646,17]],[[1646,5],[1646,17]],["litedram_core"],["variable","wire"]],["tag_port_dat_r",[[1647,0],[1647,26]],[[1647,12],[1647,26]],["litedram_core"],["variable","wire"]],["tag_port_we",[[1648,0],[1648,22]],[[1648,4],[1648,15]],["litedram_core"],["variable","reg"]],["tag_port_dat_w",[[1649,0],[1649,26]],[[1649,12],[1649,26]],["litedram_core"],["variable","wire"]],["tag_do_tag",[[1650,0],[1650,22]],[[1650,12],[1650,22]],["litedram_core"],["variable","wire"]],["tag_do_dirty",[[1651,0],[1651,17]],[[1651,5],[1651,17]],["litedram_core"],["variable","wire"]],["tag_di_tag",[[1652,0],[1652,22]],[[1652,12],[1652,22]],["litedram_core"],["variable","wire"]],["tag_di_dirty",[[1653,0],[1653,23]],[[1653,4],[1653,16]],["litedram_core"],["variable","reg"]],["word_clr",[[1654,0],[1654,19]],[[1654,4],[1654,12]],["litedram_core"],["variable","reg"]],["word_inc",[[1655,0],[1655,19]],[[1655,4],[1655,12]],["litedram_core"],["variable","reg"]],["cmd_consumed",[[1656,0],[1656,23]],[[1656,4],[1656,16]],["litedram_core"],["variable","reg"]],["wdata_consumed",[[1657,0],[1657,25]],[[1657,4],[1657,18]],["litedram_core"],["variable","reg"]],["ack_cmd",[[1658,0],[1658,12]],[[1658,5],[1658,12]],["litedram_core"],["variable","wire"]],["ack_wdata",[[1659,0],[1659,14]],[[1659,5],[1659,14]],["litedram_core"],["variable","wire"]],["ack_rdata",[[1660,0],[1660,14]],[[1660,5],[1660,14]],["litedram_core"],["variable","wire"]],["init_done_storage",[[1661,0],[1661,28]],[[1661,4],[1661,21]],["litedram_core"],["variable","reg"]],["init_done_re",[[1662,0],[1662,23]],[[1662,4],[1662,16]],["litedram_core"],["variable","reg"]],["init_error_storage",[[1663,0],[1663,29]],[[1663,4],[1663,22]],["litedram_core"],["variable","reg"]],["init_error_re",[[1664,0],[1664,24]],[[1664,4],[1664,17]],["litedram_core"],["variable","reg"]],["cmd_valid",[[1665,0],[1665,20]],[[1665,4],[1665,13]],["litedram_core"],["variable","reg"]],["cmd_ready",[[1666,0],[1666,14]],[[1666,5],[1666,14]],["litedram_core"],["variable","wire"]],["cmd_payload_we",[[1667,0],[1667,25]],[[1667,4],[1667,18]],["litedram_core"],["variable","reg"]],["cmd_payload_addr",[[1668,0],[1668,35]],[[1668,11],[1668,27]],["litedram_core"],["variable","reg"]],["wdata_valid",[[1669,0],[1669,16]],[[1669,5],[1669,16]],["litedram_core"],["variable","wire"]],["wdata_ready",[[1670,0],[1670,16]],[[1670,5],[1670,16]],["litedram_core"],["variable","wire"]],["wdata_first",[[1671,0],[1671,16]],[[1671,5],[1671,16]],["litedram_core"],["variable","wire"]],["wdata_last",[[1672,0],[1672,15]],[[1672,5],[1672,15]],["litedram_core"],["variable","wire"]],["wdata_payload_data",[[1673,0],[1673,30]],[[1673,12],[1673,30]],["litedram_core"],["variable","wire"]],["wdata_payload_we",[[1674,0],[1674,27]],[[1674,11],[1674,27]],["litedram_core"],["variable","wire"]],["rdata_valid",[[1675,0],[1675,16]],[[1675,5],[1675,16]],["litedram_core"],["variable","wire"]],["rdata_ready",[[1676,0],[1676,16]],[[1676,5],[1676,16]],["litedram_core"],["variable","wire"]],["rdata_first",[[1677,0],[1677,22]],[[1677,4],[1677,15]],["litedram_core"],["variable","reg"]],["rdata_last",[[1678,0],[1678,21]],[[1678,4],[1678,14]],["litedram_core"],["variable","reg"]],["rdata_payload_data",[[1679,0],[1679,30]],[[1679,12],[1679,30]],["litedram_core"],["variable","wire"]],["aw_valid",[[1680,0],[1680,13]],[[1680,5],[1680,13]],["litedram_core"],["variable","wire"]],["aw_ready",[[1681,0],[1681,13]],[[1681,5],[1681,13]],["litedram_core"],["variable","wire"]],["aw_first",[[1682,0],[1682,19]],[[1682,4],[1682,12]],["litedram_core"],["variable","reg"]],["aw_last",[[1683,0],[1683,18]],[[1683,4],[1683,11]],["litedram_core"],["variable","reg"]],["aw_payload_addr",[[1684,0],[1684,27]],[[1684,12],[1684,27]],["litedram_core"],["variable","wire"]],["aw_payload_burst",[[1685,0],[1685,27]],[[1685,11],[1685,27]],["litedram_core"],["variable","wire"]],["aw_payload_len",[[1686,0],[1686,25]],[[1686,11],[1686,25]],["litedram_core"],["variable","wire"]],["aw_payload_size",[[1687,0],[1687,26]],[[1687,11],[1687,26]],["litedram_core"],["variable","wire"]],["aw_payload_lock",[[1688,0],[1688,32]],[[1688,10],[1688,25]],["litedram_core"],["variable","reg"]],["aw_payload_prot",[[1689,0],[1689,32]],[[1689,10],[1689,25]],["litedram_core"],["variable","reg"]],["aw_payload_cache",[[1690,0],[1690,33]],[[1690,10],[1690,26]],["litedram_core"],["variable","reg"]],["aw_payload_qos",[[1691,0],[1691,31]],[[1691,10],[1691,24]],["litedram_core"],["variable","reg"]],["aw_payload_id",[[1692,0],[1692,24]],[[1692,11],[1692,24]],["litedram_core"],["variable","wire"]],["w_valid",[[1693,0],[1693,12]],[[1693,5],[1693,12]],["litedram_core"],["variable","wire"]],["w_ready",[[1694,0],[1694,18]],[[1694,4],[1694,11]],["litedram_core"],["variable","reg"]],["w_first",[[1695,0],[1695,18]],[[1695,4],[1695,11]],["litedram_core"],["variable","reg"]],["w_last",[[1696,0],[1696,11]],[[1696,5],[1696,11]],["litedram_core"],["variable","wire"]],["w_payload_data",[[1697,0],[1697,26]],[[1697,12],[1697,26]],["litedram_core"],["variable","wire"]],["w_payload_strb",[[1698,0],[1698,25]],[[1698,11],[1698,25]],["litedram_core"],["variable","wire"]],["w_payload_id",[[1699,0],[1699,29]],[[1699,10],[1699,22]],["litedram_core"],["variable","reg"]],["b_valid",[[1700,0],[1700,12]],[[1700,5],[1700,12]],["litedram_core"],["variable","wire"]],["b_ready",[[1701,0],[1701,12]],[[1701,5],[1701,12]],["litedram_core"],["variable","wire"]],["b_first",[[1702,0],[1702,12]],[[1702,5],[1702,12]],["litedram_core"],["variable","wire"]],["b_last",[[1703,0],[1703,11]],[[1703,5],[1703,11]],["litedram_core"],["variable","wire"]],["b_payload_resp",[[1704,0],[1704,25]],[[1704,11],[1704,25]],["litedram_core"],["variable","wire"]],["b_payload_id",[[1705,0],[1705,23]],[[1705,11],[1705,23]],["litedram_core"],["variable","wire"]],["ar_valid",[[1706,0],[1706,13]],[[1706,5],[1706,13]],["litedram_core"],["variable","wire"]],["ar_ready",[[1707,0],[1707,13]],[[1707,5],[1707,13]],["litedram_core"],["variable","wire"]],["ar_first",[[1708,0],[1708,19]],[[1708,4],[1708,12]],["litedram_core"],["variable","reg"]],["ar_last",[[1709,0],[1709,18]],[[1709,4],[1709,11]],["litedram_core"],["variable","reg"]],["ar_payload_addr",[[1710,0],[1710,27]],[[1710,12],[1710,27]],["litedram_core"],["variable","wire"]],["ar_payload_burst",[[1711,0],[1711,27]],[[1711,11],[1711,27]],["litedram_core"],["variable","wire"]],["ar_payload_len",[[1712,0],[1712,25]],[[1712,11],[1712,25]],["litedram_core"],["variable","wire"]],["ar_payload_size",[[1713,0],[1713,26]],[[1713,11],[1713,26]],["litedram_core"],["variable","wire"]],["ar_payload_lock",[[1714,0],[1714,32]],[[1714,10],[1714,25]],["litedram_core"],["variable","reg"]],["ar_payload_prot",[[1715,0],[1715,32]],[[1715,10],[1715,25]],["litedram_core"],["variable","reg"]],["ar_payload_cache",[[1716,0],[1716,33]],[[1716,10],[1716,26]],["litedram_core"],["variable","reg"]],["ar_payload_qos",[[1717,0],[1717,31]],[[1717,10],[1717,24]],["litedram_core"],["variable","reg"]],["ar_payload_id",[[1718,0],[1718,24]],[[1718,11],[1718,24]],["litedram_core"],["variable","wire"]],["r_valid",[[1719,0],[1719,12]],[[1719,5],[1719,12]],["litedram_core"],["variable","wire"]],["r_ready",[[1720,0],[1720,12]],[[1720,5],[1720,12]],["litedram_core"],["variable","wire"]],["r_first",[[1721,0],[1721,12]],[[1721,5],[1721,12]],["litedram_core"],["variable","wire"]],["r_last",[[1722,0],[1722,11]],[[1722,5],[1722,11]],["litedram_core"],["variable","wire"]],["r_payload_resp",[[1723,0],[1723,31]],[[1723,10],[1723,24]],["litedram_core"],["variable","reg"]],["r_payload_data",[[1724,0],[1724,26]],[[1724,12],[1724,26]],["litedram_core"],["variable","wire"]],["r_payload_id",[[1725,0],[1725,23]],[[1725,11],[1725,23]],["litedram_core"],["variable","wire"]],["write_cmd_request",[[1726,0],[1726,22]],[[1726,5],[1726,22]],["litedram_core"],["variable","wire"]],["write_cmd_grant",[[1727,0],[1727,20]],[[1727,5],[1727,20]],["litedram_core"],["variable","wire"]],["write_aw_buffer_sink_valid",[[1728,0],[1728,31]],[[1728,5],[1728,31]],["litedram_core"],["variable","wire"]],["write_aw_buffer_sink_ready",[[1729,0],[1729,31]],[[1729,5],[1729,31]],["litedram_core"],["variable","wire"]],["write_aw_buffer_sink_first",[[1730,0],[1730,31]],[[1730,5],[1730,31]],["litedram_core"],["variable","wire"]],["write_aw_buffer_sink_last",[[1731,0],[1731,30]],[[1731,5],[1731,30]],["litedram_core"],["variable","wire"]],["write_aw_buffer_sink_payload_addr",[[1732,0],[1732,45]],[[1732,12],[1732,45]],["litedram_core"],["variable","wire"]],["write_aw_buffer_sink_payload_burst",[[1733,0],[1733,45]],[[1733,11],[1733,45]],["litedram_core"],["variable","wire"]],["write_aw_buffer_sink_payload_len",[[1734,0],[1734,43]],[[1734,11],[1734,43]],["litedram_core"],["variable","wire"]],["write_aw_buffer_sink_payload_size",[[1735,0],[1735,44]],[[1735,11],[1735,44]],["litedram_core"],["variable","wire"]],["write_aw_buffer_sink_payload_lock",[[1736,0],[1736,44]],[[1736,11],[1736,44]],["litedram_core"],["variable","wire"]],["write_aw_buffer_sink_payload_prot",[[1737,0],[1737,44]],[[1737,11],[1737,44]],["litedram_core"],["variable","wire"]],["write_aw_buffer_sink_payload_cache",[[1738,0],[1738,45]],[[1738,11],[1738,45]],["litedram_core"],["variable","wire"]],["write_aw_buffer_sink_payload_qos",[[1739,0],[1739,43]],[[1739,11],[1739,43]],["litedram_core"],["variable","wire"]],["write_aw_buffer_sink_payload_id",[[1740,0],[1740,42]],[[1740,11],[1740,42]],["litedram_core"],["variable","wire"]],["write_aw_buffer_source_valid",[[1741,0],[1741,39]],[[1741,4],[1741,32]],["litedram_core"],["variable","reg"]],["write_aw_buffer_source_ready",[[1742,0],[1742,39]],[[1742,4],[1742,32]],["litedram_core"],["variable","reg"]],["write_aw_buffer_source_first",[[1743,0],[1743,39]],[[1743,4],[1743,32]],["litedram_core"],["variable","reg"]],["write_aw_buffer_source_last",[[1744,0],[1744,38]],[[1744,4],[1744,31]],["litedram_core"],["variable","reg"]],["write_aw_buffer_source_payload_addr",[[1745,0],[1745,54]],[[1745,11],[1745,46]],["litedram_core"],["variable","reg"]],["write_aw_buffer_source_payload_burst",[[1746,0],[1746,53]],[[1746,10],[1746,46]],["litedram_core"],["variable","reg"]],["write_aw_buffer_source_payload_len",[[1747,0],[1747,51]],[[1747,10],[1747,44]],["litedram_core"],["variable","reg"]],["write_aw_buffer_source_payload_size",[[1748,0],[1748,52]],[[1748,10],[1748,45]],["litedram_core"],["variable","reg"]],["write_aw_buffer_source_payload_lock",[[1749,0],[1749,52]],[[1749,10],[1749,45]],["litedram_core"],["variable","reg"]],["write_aw_buffer_source_payload_prot",[[1750,0],[1750,52]],[[1750,10],[1750,45]],["litedram_core"],["variable","reg"]],["write_aw_buffer_source_payload_cache",[[1751,0],[1751,53]],[[1751,10],[1751,46]],["litedram_core"],["variable","reg"]],["write_aw_buffer_source_payload_qos",[[1752,0],[1752,51]],[[1752,10],[1752,44]],["litedram_core"],["variable","reg"]],["write_aw_buffer_source_payload_id",[[1753,0],[1753,50]],[[1753,10],[1753,43]],["litedram_core"],["variable","reg"]],["write_aw_valid",[[1754,0],[1754,19]],[[1754,5],[1754,19]],["litedram_core"],["variable","wire"]],["write_aw_ready",[[1755,0],[1755,25]],[[1755,4],[1755,18]],["litedram_core"],["variable","reg"]],["write_aw_first",[[1756,0],[1756,19]],[[1756,5],[1756,19]],["litedram_core"],["variable","wire"]],["write_aw_last",[[1757,0],[1757,18]],[[1757,5],[1757,18]],["litedram_core"],["variable","wire"]],["write_aw_payload_addr",[[1758,0],[1758,33]],[[1758,12],[1758,33]],["litedram_core"],["variable","wire"]],["write_aw_payload_id",[[1759,0],[1759,30]],[[1759,11],[1759,30]],["litedram_core"],["variable","wire"]],["write_beat_count",[[1760,0],[1760,33]],[[1760,10],[1760,26]],["litedram_core"],["variable","reg"]],["write_beat_size",[[1761,0],[1761,27]],[[1761,12],[1761,27]],["litedram_core"],["variable","wire"]],["write_beat_offset",[[1762,0],[1762,36]],[[1762,11],[1762,28]],["litedram_core"],["variable","reg"]],["write_beat_wrap",[[1763,0],[1763,27]],[[1763,12],[1763,27]],["litedram_core"],["variable","wire"]],["write_w_buffer_sink_valid",[[1764,0],[1764,36]],[[1764,4],[1764,29]],["litedram_core"],["variable","reg"]],["write_w_buffer_sink_ready",[[1765,0],[1765,30]],[[1765,5],[1765,30]],["litedram_core"],["variable","wire"]],["write_w_buffer_sink_first",[[1766,0],[1766,36]],[[1766,4],[1766,29]],["litedram_core"],["variable","reg"]],["write_w_buffer_sink_last",[[1767,0],[1767,35]],[[1767,4],[1767,28]],["litedram_core"],["variable","reg"]],["write_w_buffer_sink_payload_data",[[1768,0],[1768,51]],[[1768,11],[1768,43]],["litedram_core"],["variable","reg"]],["write_w_buffer_sink_payload_strb",[[1769,0],[1769,49]],[[1769,10],[1769,42]],["litedram_core"],["variable","reg"]],["write_w_buffer_sink_payload_id",[[1770,0],[1770,47]],[[1770,10],[1770,40]],["litedram_core"],["variable","reg"]],["write_w_buffer_source_valid",[[1771,0],[1771,32]],[[1771,5],[1771,32]],["litedram_core"],["variable","wire"]],["write_w_buffer_source_ready",[[1772,0],[1772,32]],[[1772,5],[1772,32]],["litedram_core"],["variable","wire"]],["write_w_buffer_source_first",[[1773,0],[1773,32]],[[1773,5],[1773,32]],["litedram_core"],["variable","wire"]],["write_w_buffer_source_last",[[1774,0],[1774,31]],[[1774,5],[1774,31]],["litedram_core"],["variable","wire"]],["write_w_buffer_source_payload_data",[[1775,0],[1775,46]],[[1775,12],[1775,46]],["litedram_core"],["variable","wire"]],["write_w_buffer_source_payload_strb",[[1776,0],[1776,45]],[[1776,11],[1776,45]],["litedram_core"],["variable","wire"]],["write_w_buffer_source_payload_id",[[1777,0],[1777,43]],[[1777,11],[1777,43]],["litedram_core"],["variable","wire"]],["write_w_buffer_re",[[1778,0],[1778,22]],[[1778,5],[1778,22]],["litedram_core"],["variable","wire"]],["write_w_buffer_readable",[[1779,0],[1779,34]],[[1779,4],[1779,27]],["litedram_core"],["variable","reg"]],["write_w_buffer_syncfifo_we",[[1780,0],[1780,31]],[[1780,5],[1780,31]],["litedram_core"],["variable","wire"]],["write_w_buffer_syncfifo_writable",[[1781,0],[1781,37]],[[1781,5],[1781,37]],["litedram_core"],["variable","wire"]],["write_w_buffer_syncfifo_re",[[1782,0],[1782,31]],[[1782,5],[1782,31]],["litedram_core"],["variable","wire"]],["write_w_buffer_syncfifo_readable",[[1783,0],[1783,37]],[[1783,5],[1783,37]],["litedram_core"],["variable","wire"]],["write_w_buffer_syncfifo_din",[[1784,0],[1784,39]],[[1784,12],[1784,39]],["litedram_core"],["variable","wire"]],["write_w_buffer_syncfifo_dout",[[1785,0],[1785,40]],[[1785,12],[1785,40]],["litedram_core"],["variable","wire"]],["write_w_buffer_level0",[[1786,0],[1786,38]],[[1786,10],[1786,31]],["litedram_core"],["variable","reg"]],["write_w_buffer_replace",[[1787,0],[1787,33]],[[1787,4],[1787,26]],["litedram_core"],["variable","reg"]],["write_w_buffer_produce",[[1788,0],[1788,39]],[[1788,10],[1788,32]],["litedram_core"],["variable","reg"]],["write_w_buffer_consume",[[1789,0],[1789,39]],[[1789,10],[1789,32]],["litedram_core"],["variable","reg"]],["write_w_buffer_wrport_adr",[[1790,0],[1790,42]],[[1790,10],[1790,35]],["litedram_core"],["variable","reg"]],["write_w_buffer_wrport_dat_r",[[1791,0],[1791,39]],[[1791,12],[1791,39]],["litedram_core"],["variable","wire"]],["write_w_buffer_wrport_we",[[1792,0],[1792,29]],[[1792,5],[1792,29]],["litedram_core"],["variable","wire"]],["write_w_buffer_wrport_dat_w",[[1793,0],[1793,39]],[[1793,12],[1793,39]],["litedram_core"],["variable","wire"]],["write_w_buffer_do_read",[[1794,0],[1794,27]],[[1794,5],[1794,27]],["litedram_core"],["variable","wire"]],["write_w_buffer_rdport_adr",[[1795,0],[1795,36]],[[1795,11],[1795,36]],["litedram_core"],["variable","wire"]],["write_w_buffer_rdport_dat_r",[[1796,0],[1796,39]],[[1796,12],[1796,39]],["litedram_core"],["variable","wire"]],["write_w_buffer_rdport_re",[[1797,0],[1797,29]],[[1797,5],[1797,29]],["litedram_core"],["variable","wire"]],["write_w_buffer_level1",[[1798,0],[1798,32]],[[1798,11],[1798,32]],["litedram_core"],["variable","wire"]],["write_w_buffer_fifo_in_payload_data",[[1799,0],[1799,47]],[[1799,12],[1799,47]],["litedram_core"],["variable","wire"]],["write_w_buffer_fifo_in_payload_strb",[[1800,0],[1800,46]],[[1800,11],[1800,46]],["litedram_core"],["variable","wire"]],["write_w_buffer_fifo_in_payload_id",[[1801,0],[1801,44]],[[1801,11],[1801,44]],["litedram_core"],["variable","wire"]],["write_w_buffer_fifo_in_first",[[1802,0],[1802,33]],[[1802,5],[1802,33]],["litedram_core"],["variable","wire"]],["write_w_buffer_fifo_in_last",[[1803,0],[1803,32]],[[1803,5],[1803,32]],["litedram_core"],["variable","wire"]],["write_w_buffer_fifo_out_payload_data",[[1804,0],[1804,48]],[[1804,12],[1804,48]],["litedram_core"],["variable","wire"]],["write_w_buffer_fifo_out_payload_strb",[[1805,0],[1805,47]],[[1805,11],[1805,47]],["litedram_core"],["variable","wire"]],["write_w_buffer_fifo_out_payload_id",[[1806,0],[1806,45]],[[1806,11],[1806,45]],["litedram_core"],["variable","wire"]],["write_w_buffer_fifo_out_first",[[1807,0],[1807,34]],[[1807,5],[1807,34]],["litedram_core"],["variable","wire"]],["write_w_buffer_fifo_out_last",[[1808,0],[1808,33]],[[1808,5],[1808,33]],["litedram_core"],["variable","wire"]],["write_id_buffer_sink_valid",[[1809,0],[1809,31]],[[1809,5],[1809,31]],["litedram_core"],["variable","wire"]],["write_id_buffer_sink_ready",[[1810,0],[1810,31]],[[1810,5],[1810,31]],["litedram_core"],["variable","wire"]],["write_id_buffer_sink_first",[[1811,0],[1811,37]],[[1811,4],[1811,30]],["litedram_core"],["variable","reg"]],["write_id_buffer_sink_last",[[1812,0],[1812,36]],[[1812,4],[1812,29]],["litedram_core"],["variable","reg"]],["write_id_buffer_sink_payload_id",[[1813,0],[1813,42]],[[1813,11],[1813,42]],["litedram_core"],["variable","wire"]],["write_id_buffer_source_valid",[[1814,0],[1814,33]],[[1814,5],[1814,33]],["litedram_core"],["variable","wire"]],["write_id_buffer_source_ready",[[1815,0],[1815,39]],[[1815,4],[1815,32]],["litedram_core"],["variable","reg"]],["write_id_buffer_source_first",[[1816,0],[1816,33]],[[1816,5],[1816,33]],["litedram_core"],["variable","wire"]],["write_id_buffer_source_last",[[1817,0],[1817,32]],[[1817,5],[1817,32]],["litedram_core"],["variable","wire"]],["write_id_buffer_source_payload_id",[[1818,0],[1818,44]],[[1818,11],[1818,44]],["litedram_core"],["variable","wire"]],["write_id_buffer_syncfifo_we",[[1819,0],[1819,32]],[[1819,5],[1819,32]],["litedram_core"],["variable","wire"]],["write_id_buffer_syncfifo_writable",[[1820,0],[1820,38]],[[1820,5],[1820,38]],["litedram_core"],["variable","wire"]],["write_id_buffer_syncfifo_re",[[1821,0],[1821,32]],[[1821,5],[1821,32]],["litedram_core"],["variable","wire"]],["write_id_buffer_syncfifo_readable",[[1822,0],[1822,38]],[[1822,5],[1822,38]],["litedram_core"],["variable","wire"]],["write_id_buffer_syncfifo_din",[[1823,0],[1823,39]],[[1823,11],[1823,39]],["litedram_core"],["variable","wire"]],["write_id_buffer_syncfifo_dout",[[1824,0],[1824,40]],[[1824,11],[1824,40]],["litedram_core"],["variable","wire"]],["write_id_buffer_level",[[1825,0],[1825,38]],[[1825,10],[1825,31]],["litedram_core"],["variable","reg"]],["write_id_buffer_replace",[[1826,0],[1826,34]],[[1826,4],[1826,27]],["litedram_core"],["variable","reg"]],["write_id_buffer_produce",[[1827,0],[1827,40]],[[1827,10],[1827,33]],["litedram_core"],["variable","reg"]],["write_id_buffer_consume",[[1828,0],[1828,40]],[[1828,10],[1828,33]],["litedram_core"],["variable","reg"]],["write_id_buffer_wrport_adr",[[1829,0],[1829,43]],[[1829,10],[1829,36]],["litedram_core"],["variable","reg"]],["write_id_buffer_wrport_dat_r",[[1830,0],[1830,39]],[[1830,11],[1830,39]],["litedram_core"],["variable","wire"]],["write_id_buffer_wrport_we",[[1831,0],[1831,30]],[[1831,5],[1831,30]],["litedram_core"],["variable","wire"]],["write_id_buffer_wrport_dat_w",[[1832,0],[1832,39]],[[1832,11],[1832,39]],["litedram_core"],["variable","wire"]],["write_id_buffer_do_read",[[1833,0],[1833,28]],[[1833,5],[1833,28]],["litedram_core"],["variable","wire"]],["write_id_buffer_rdport_adr",[[1834,0],[1834,37]],[[1834,11],[1834,37]],["litedram_core"],["variable","wire"]],["write_id_buffer_rdport_dat_r",[[1835,0],[1835,39]],[[1835,11],[1835,39]],["litedram_core"],["variable","wire"]],["write_id_buffer_fifo_in_payload_id",[[1836,0],[1836,45]],[[1836,11],[1836,45]],["litedram_core"],["variable","wire"]],["write_id_buffer_fifo_in_first",[[1837,0],[1837,34]],[[1837,5],[1837,34]],["litedram_core"],["variable","wire"]],["write_id_buffer_fifo_in_last",[[1838,0],[1838,33]],[[1838,5],[1838,33]],["litedram_core"],["variable","wire"]],["write_id_buffer_fifo_out_payload_id",[[1839,0],[1839,46]],[[1839,11],[1839,46]],["litedram_core"],["variable","wire"]],["write_id_buffer_fifo_out_first",[[1840,0],[1840,35]],[[1840,5],[1840,35]],["litedram_core"],["variable","wire"]],["write_id_buffer_fifo_out_last",[[1841,0],[1841,34]],[[1841,5],[1841,34]],["litedram_core"],["variable","wire"]],["write_resp_buffer_sink_valid",[[1842,0],[1842,39]],[[1842,4],[1842,32]],["litedram_core"],["variable","reg"]],["write_resp_buffer_sink_ready",[[1843,0],[1843,33]],[[1843,5],[1843,33]],["litedram_core"],["variable","wire"]],["write_resp_buffer_sink_first",[[1844,0],[1844,39]],[[1844,4],[1844,32]],["litedram_core"],["variable","reg"]],["write_resp_buffer_sink_last",[[1845,0],[1845,38]],[[1845,4],[1845,31]],["litedram_core"],["variable","reg"]],["write_resp_buffer_sink_payload_id",[[1846,0],[1846,50]],[[1846,10],[1846,43]],["litedram_core"],["variable","reg"]],["write_resp_buffer_sink_payload_resp",[[1847,0],[1847,52]],[[1847,10],[1847,45]],["litedram_core"],["variable","reg"]],["write_resp_buffer_source_valid",[[1848,0],[1848,35]],[[1848,5],[1848,35]],["litedram_core"],["variable","wire"]],["write_resp_buffer_source_ready",[[1849,0],[1849,35]],[[1849,5],[1849,35]],["litedram_core"],["variable","wire"]],["write_resp_buffer_source_first",[[1850,0],[1850,35]],[[1850,5],[1850,35]],["litedram_core"],["variable","wire"]],["write_resp_buffer_source_last",[[1851,0],[1851,34]],[[1851,5],[1851,34]],["litedram_core"],["variable","wire"]],["write_resp_buffer_source_payload_id",[[1852,0],[1852,46]],[[1852,11],[1852,46]],["litedram_core"],["variable","wire"]],["write_resp_buffer_source_payload_resp",[[1853,0],[1853,48]],[[1853,11],[1853,48]],["litedram_core"],["variable","wire"]],["write_resp_buffer_syncfifo_we",[[1854,0],[1854,34]],[[1854,5],[1854,34]],["litedram_core"],["variable","wire"]],["write_resp_buffer_syncfifo_writable",[[1855,0],[1855,40]],[[1855,5],[1855,40]],["litedram_core"],["variable","wire"]],["write_resp_buffer_syncfifo_re",[[1856,0],[1856,34]],[[1856,5],[1856,34]],["litedram_core"],["variable","wire"]],["write_resp_buffer_syncfifo_readable",[[1857,0],[1857,40]],[[1857,5],[1857,40]],["litedram_core"],["variable","wire"]],["write_resp_buffer_syncfifo_din",[[1858,0],[1858,41]],[[1858,11],[1858,41]],["litedram_core"],["variable","wire"]],["write_resp_buffer_syncfifo_dout",[[1859,0],[1859,42]],[[1859,11],[1859,42]],["litedram_core"],["variable","wire"]],["write_resp_buffer_level",[[1860,0],[1860,40]],[[1860,10],[1860,33]],["litedram_core"],["variable","reg"]],["write_resp_buffer_replace",[[1861,0],[1861,36]],[[1861,4],[1861,29]],["litedram_core"],["variable","reg"]],["write_resp_buffer_produce",[[1862,0],[1862,42]],[[1862,10],[1862,35]],["litedram_core"],["variable","reg"]],["write_resp_buffer_consume",[[1863,0],[1863,42]],[[1863,10],[1863,35]],["litedram_core"],["variable","reg"]],["write_resp_buffer_wrport_adr",[[1864,0],[1864,45]],[[1864,10],[1864,38]],["litedram_core"],["variable","reg"]],["write_resp_buffer_wrport_dat_r",[[1865,0],[1865,41]],[[1865,11],[1865,41]],["litedram_core"],["variable","wire"]],["write_resp_buffer_wrport_we",[[1866,0],[1866,32]],[[1866,5],[1866,32]],["litedram_core"],["variable","wire"]],["write_resp_buffer_wrport_dat_w",[[1867,0],[1867,41]],[[1867,11],[1867,41]],["litedram_core"],["variable","wire"]],["write_resp_buffer_do_read",[[1868,0],[1868,30]],[[1868,5],[1868,30]],["litedram_core"],["variable","wire"]],["write_resp_buffer_rdport_adr",[[1869,0],[1869,39]],[[1869,11],[1869,39]],["litedram_core"],["variable","wire"]],["write_resp_buffer_rdport_dat_r",[[1870,0],[1870,41]],[[1870,11],[1870,41]],["litedram_core"],["variable","wire"]],["write_resp_buffer_fifo_in_payload_id",[[1871,0],[1871,47]],[[1871,11],[1871,47]],["litedram_core"],["variable","wire"]],["write_resp_buffer_fifo_in_payload_resp",[[1872,0],[1872,49]],[[1872,11],[1872,49]],["litedram_core"],["variable","wire"]],["write_resp_buffer_fifo_in_first",[[1873,0],[1873,36]],[[1873,5],[1873,36]],["litedram_core"],["variable","wire"]],["write_resp_buffer_fifo_in_last",[[1874,0],[1874,35]],[[1874,5],[1874,35]],["litedram_core"],["variable","wire"]],["write_resp_buffer_fifo_out_payload_id",[[1875,0],[1875,48]],[[1875,11],[1875,48]],["litedram_core"],["variable","wire"]],["write_resp_buffer_fifo_out_payload_resp",[[1876,0],[1876,50]],[[1876,11],[1876,50]],["litedram_core"],["variable","wire"]],["write_resp_buffer_fifo_out_first",[[1877,0],[1877,37]],[[1877,5],[1877,37]],["litedram_core"],["variable","wire"]],["write_resp_buffer_fifo_out_last",[[1878,0],[1878,36]],[[1878,5],[1878,36]],["litedram_core"],["variable","wire"]],["read_cmd_request",[[1879,0],[1879,21]],[[1879,5],[1879,21]],["litedram_core"],["variable","wire"]],["read_cmd_grant",[[1880,0],[1880,19]],[[1880,5],[1880,19]],["litedram_core"],["variable","wire"]],["read_can_read",[[1881,0],[1881,18]],[[1881,5],[1881,18]],["litedram_core"],["variable","wire"]],["read_ar_buffer_sink_valid",[[1882,0],[1882,30]],[[1882,5],[1882,30]],["litedram_core"],["variable","wire"]],["read_ar_buffer_sink_ready",[[1883,0],[1883,30]],[[1883,5],[1883,30]],["litedram_core"],["variable","wire"]],["read_ar_buffer_sink_first",[[1884,0],[1884,30]],[[1884,5],[1884,30]],["litedram_core"],["variable","wire"]],["read_ar_buffer_sink_last",[[1885,0],[1885,29]],[[1885,5],[1885,29]],["litedram_core"],["variable","wire"]],["read_ar_buffer_sink_payload_addr",[[1886,0],[1886,44]],[[1886,12],[1886,44]],["litedram_core"],["variable","wire"]],["read_ar_buffer_sink_payload_burst",[[1887,0],[1887,44]],[[1887,11],[1887,44]],["litedram_core"],["variable","wire"]],["read_ar_buffer_sink_payload_len",[[1888,0],[1888,42]],[[1888,11],[1888,42]],["litedram_core"],["variable","wire"]],["read_ar_buffer_sink_payload_size",[[1889,0],[1889,43]],[[1889,11],[1889,43]],["litedram_core"],["variable","wire"]],["read_ar_buffer_sink_payload_lock",[[1890,0],[1890,43]],[[1890,11],[1890,43]],["litedram_core"],["variable","wire"]],["read_ar_buffer_sink_payload_prot",[[1891,0],[1891,43]],[[1891,11],[1891,43]],["litedram_core"],["variable","wire"]],["read_ar_buffer_sink_payload_cache",[[1892,0],[1892,44]],[[1892,11],[1892,44]],["litedram_core"],["variable","wire"]],["read_ar_buffer_sink_payload_qos",[[1893,0],[1893,42]],[[1893,11],[1893,42]],["litedram_core"],["variable","wire"]],["read_ar_buffer_sink_payload_id",[[1894,0],[1894,41]],[[1894,11],[1894,41]],["litedram_core"],["variable","wire"]],["read_ar_buffer_source_valid",[[1895,0],[1895,38]],[[1895,4],[1895,31]],["litedram_core"],["variable","reg"]],["read_ar_buffer_source_ready",[[1896,0],[1896,38]],[[1896,4],[1896,31]],["litedram_core"],["variable","reg"]],["read_ar_buffer_source_first",[[1897,0],[1897,38]],[[1897,4],[1897,31]],["litedram_core"],["variable","reg"]],["read_ar_buffer_source_last",[[1898,0],[1898,37]],[[1898,4],[1898,30]],["litedram_core"],["variable","reg"]],["read_ar_buffer_source_payload_addr",[[1899,0],[1899,53]],[[1899,11],[1899,45]],["litedram_core"],["variable","reg"]],["read_ar_buffer_source_payload_burst",[[1900,0],[1900,52]],[[1900,10],[1900,45]],["litedram_core"],["variable","reg"]],["read_ar_buffer_source_payload_len",[[1901,0],[1901,50]],[[1901,10],[1901,43]],["litedram_core"],["variable","reg"]],["read_ar_buffer_source_payload_size",[[1902,0],[1902,51]],[[1902,10],[1902,44]],["litedram_core"],["variable","reg"]],["read_ar_buffer_source_payload_lock",[[1903,0],[1903,51]],[[1903,10],[1903,44]],["litedram_core"],["variable","reg"]],["read_ar_buffer_source_payload_prot",[[1904,0],[1904,51]],[[1904,10],[1904,44]],["litedram_core"],["variable","reg"]],["read_ar_buffer_source_payload_cache",[[1905,0],[1905,52]],[[1905,10],[1905,45]],["litedram_core"],["variable","reg"]],["read_ar_buffer_source_payload_qos",[[1906,0],[1906,50]],[[1906,10],[1906,43]],["litedram_core"],["variable","reg"]],["read_ar_buffer_source_payload_id",[[1907,0],[1907,49]],[[1907,10],[1907,42]],["litedram_core"],["variable","reg"]],["read_ar_valid",[[1908,0],[1908,18]],[[1908,5],[1908,18]],["litedram_core"],["variable","wire"]],["read_ar_ready",[[1909,0],[1909,24]],[[1909,4],[1909,17]],["litedram_core"],["variable","reg"]],["read_ar_first",[[1910,0],[1910,18]],[[1910,5],[1910,18]],["litedram_core"],["variable","wire"]],["read_ar_last",[[1911,0],[1911,17]],[[1911,5],[1911,17]],["litedram_core"],["variable","wire"]],["read_ar_payload_addr",[[1912,0],[1912,32]],[[1912,12],[1912,32]],["litedram_core"],["variable","wire"]],["read_ar_payload_id",[[1913,0],[1913,29]],[[1913,11],[1913,29]],["litedram_core"],["variable","wire"]],["read_beat_count",[[1914,0],[1914,32]],[[1914,10],[1914,25]],["litedram_core"],["variable","reg"]],["read_beat_size",[[1915,0],[1915,26]],[[1915,12],[1915,26]],["litedram_core"],["variable","wire"]],["read_beat_offset",[[1916,0],[1916,35]],[[1916,11],[1916,27]],["litedram_core"],["variable","reg"]],["read_beat_wrap",[[1917,0],[1917,26]],[[1917,12],[1917,26]],["litedram_core"],["variable","wire"]],["read_r_buffer_sink_valid",[[1918,0],[1918,29]],[[1918,5],[1918,29]],["litedram_core"],["variable","wire"]],["read_r_buffer_sink_ready",[[1919,0],[1919,29]],[[1919,5],[1919,29]],["litedram_core"],["variable","wire"]],["read_r_buffer_sink_first",[[1920,0],[1920,29]],[[1920,5],[1920,29]],["litedram_core"],["variable","wire"]],["read_r_buffer_sink_last",[[1921,0],[1921,28]],[[1921,5],[1921,28]],["litedram_core"],["variable","wire"]],["read_r_buffer_sink_payload_resp",[[1922,0],[1922,48]],[[1922,10],[1922,41]],["litedram_core"],["variable","reg"]],["read_r_buffer_sink_payload_data",[[1923,0],[1923,43]],[[1923,12],[1923,43]],["litedram_core"],["variable","wire"]],["read_r_buffer_sink_payload_id",[[1924,0],[1924,46]],[[1924,10],[1924,39]],["litedram_core"],["variable","reg"]],["read_r_buffer_source_valid",[[1925,0],[1925,31]],[[1925,5],[1925,31]],["litedram_core"],["variable","wire"]],["read_r_buffer_source_ready",[[1926,0],[1926,31]],[[1926,5],[1926,31]],["litedram_core"],["variable","wire"]],["read_r_buffer_source_first",[[1927,0],[1927,31]],[[1927,5],[1927,31]],["litedram_core"],["variable","wire"]],["read_r_buffer_source_last",[[1928,0],[1928,30]],[[1928,5],[1928,30]],["litedram_core"],["variable","wire"]],["read_r_buffer_source_payload_resp",[[1929,0],[1929,44]],[[1929,11],[1929,44]],["litedram_core"],["variable","wire"]],["read_r_buffer_source_payload_data",[[1930,0],[1930,45]],[[1930,12],[1930,45]],["litedram_core"],["variable","wire"]],["read_r_buffer_source_payload_id",[[1931,0],[1931,42]],[[1931,11],[1931,42]],["litedram_core"],["variable","wire"]],["read_r_buffer_re",[[1932,0],[1932,21]],[[1932,5],[1932,21]],["litedram_core"],["variable","wire"]],["read_r_buffer_readable",[[1933,0],[1933,33]],[[1933,4],[1933,26]],["litedram_core"],["variable","reg"]],["read_r_buffer_syncfifo_we",[[1934,0],[1934,30]],[[1934,5],[1934,30]],["litedram_core"],["variable","wire"]],["read_r_buffer_syncfifo_writable",[[1935,0],[1935,36]],[[1935,5],[1935,36]],["litedram_core"],["variable","wire"]],["read_r_buffer_syncfifo_re",[[1936,0],[1936,30]],[[1936,5],[1936,30]],["litedram_core"],["variable","wire"]],["read_r_buffer_syncfifo_readable",[[1937,0],[1937,36]],[[1937,5],[1937,36]],["litedram_core"],["variable","wire"]],["read_r_buffer_syncfifo_din",[[1938,0],[1938,38]],[[1938,12],[1938,38]],["litedram_core"],["variable","wire"]],["read_r_buffer_syncfifo_dout",[[1939,0],[1939,39]],[[1939,12],[1939,39]],["litedram_core"],["variable","wire"]],["read_r_buffer_level0",[[1940,0],[1940,37]],[[1940,10],[1940,30]],["litedram_core"],["variable","reg"]],["read_r_buffer_replace",[[1941,0],[1941,32]],[[1941,4],[1941,25]],["litedram_core"],["variable","reg"]],["read_r_buffer_produce",[[1942,0],[1942,38]],[[1942,10],[1942,31]],["litedram_core"],["variable","reg"]],["read_r_buffer_consume",[[1943,0],[1943,38]],[[1943,10],[1943,31]],["litedram_core"],["variable","reg"]],["read_r_buffer_wrport_adr",[[1944,0],[1944,41]],[[1944,10],[1944,34]],["litedram_core"],["variable","reg"]],["read_r_buffer_wrport_dat_r",[[1945,0],[1945,38]],[[1945,12],[1945,38]],["litedram_core"],["variable","wire"]],["read_r_buffer_wrport_we",[[1946,0],[1946,28]],[[1946,5],[1946,28]],["litedram_core"],["variable","wire"]],["read_r_buffer_wrport_dat_w",[[1947,0],[1947,38]],[[1947,12],[1947,38]],["litedram_core"],["variable","wire"]],["read_r_buffer_do_read",[[1948,0],[1948,26]],[[1948,5],[1948,26]],["litedram_core"],["variable","wire"]],["read_r_buffer_rdport_adr",[[1949,0],[1949,35]],[[1949,11],[1949,35]],["litedram_core"],["variable","wire"]],["read_r_buffer_rdport_dat_r",[[1950,0],[1950,38]],[[1950,12],[1950,38]],["litedram_core"],["variable","wire"]],["read_r_buffer_rdport_re",[[1951,0],[1951,28]],[[1951,5],[1951,28]],["litedram_core"],["variable","wire"]],["read_r_buffer_level1",[[1952,0],[1952,31]],[[1952,11],[1952,31]],["litedram_core"],["variable","wire"]],["read_r_buffer_fifo_in_payload_resp",[[1953,0],[1953,45]],[[1953,11],[1953,45]],["litedram_core"],["variable","wire"]],["read_r_buffer_fifo_in_payload_data",[[1954,0],[1954,46]],[[1954,12],[1954,46]],["litedram_core"],["variable","wire"]],["read_r_buffer_fifo_in_payload_id",[[1955,0],[1955,43]],[[1955,11],[1955,43]],["litedram_core"],["variable","wire"]],["read_r_buffer_fifo_in_first",[[1956,0],[1956,32]],[[1956,5],[1956,32]],["litedram_core"],["variable","wire"]],["read_r_buffer_fifo_in_last",[[1957,0],[1957,31]],[[1957,5],[1957,31]],["litedram_core"],["variable","wire"]],["read_r_buffer_fifo_out_payload_resp",[[1958,0],[1958,46]],[[1958,11],[1958,46]],["litedram_core"],["variable","wire"]],["read_r_buffer_fifo_out_payload_data",[[1959,0],[1959,47]],[[1959,12],[1959,47]],["litedram_core"],["variable","wire"]],["read_r_buffer_fifo_out_payload_id",[[1960,0],[1960,44]],[[1960,11],[1960,44]],["litedram_core"],["variable","wire"]],["read_r_buffer_fifo_out_first",[[1961,0],[1961,33]],[[1961,5],[1961,33]],["litedram_core"],["variable","wire"]],["read_r_buffer_fifo_out_last",[[1962,0],[1962,32]],[[1962,5],[1962,32]],["litedram_core"],["variable","wire"]],["read_r_buffer_queue",[[1963,0],[1963,24]],[[1963,5],[1963,24]],["litedram_core"],["variable","wire"]],["read_r_buffer_dequeue",[[1964,0],[1964,26]],[[1964,5],[1964,26]],["litedram_core"],["variable","wire"]],["read_r_buffer_level2",[[1965,0],[1965,37]],[[1965,10],[1965,30]],["litedram_core"],["variable","reg"]],["read_id_buffer_sink_valid",[[1966,0],[1966,30]],[[1966,5],[1966,30]],["litedram_core"],["variable","wire"]],["read_id_buffer_sink_ready",[[1967,0],[1967,30]],[[1967,5],[1967,30]],["litedram_core"],["variable","wire"]],["read_id_buffer_sink_first",[[1968,0],[1968,36]],[[1968,4],[1968,29]],["litedram_core"],["variable","reg"]],["read_id_buffer_sink_last",[[1969,0],[1969,29]],[[1969,5],[1969,29]],["litedram_core"],["variable","wire"]],["read_id_buffer_sink_payload_id",[[1970,0],[1970,41]],[[1970,11],[1970,41]],["litedram_core"],["variable","wire"]],["read_id_buffer_source_valid",[[1971,0],[1971,32]],[[1971,5],[1971,32]],["litedram_core"],["variable","wire"]],["read_id_buffer_source_ready",[[1972,0],[1972,32]],[[1972,5],[1972,32]],["litedram_core"],["variable","wire"]],["read_id_buffer_source_first",[[1973,0],[1973,32]],[[1973,5],[1973,32]],["litedram_core"],["variable","wire"]],["read_id_buffer_source_last",[[1974,0],[1974,31]],[[1974,5],[1974,31]],["litedram_core"],["variable","wire"]],["read_id_buffer_source_payload_id",[[1975,0],[1975,43]],[[1975,11],[1975,43]],["litedram_core"],["variable","wire"]],["read_id_buffer_syncfifo_we",[[1976,0],[1976,31]],[[1976,5],[1976,31]],["litedram_core"],["variable","wire"]],["read_id_buffer_syncfifo_writable",[[1977,0],[1977,37]],[[1977,5],[1977,37]],["litedram_core"],["variable","wire"]],["read_id_buffer_syncfifo_re",[[1978,0],[1978,31]],[[1978,5],[1978,31]],["litedram_core"],["variable","wire"]],["read_id_buffer_syncfifo_readable",[[1979,0],[1979,37]],[[1979,5],[1979,37]],["litedram_core"],["variable","wire"]],["read_id_buffer_syncfifo_din",[[1980,0],[1980,38]],[[1980,11],[1980,38]],["litedram_core"],["variable","wire"]],["read_id_buffer_syncfifo_dout",[[1981,0],[1981,39]],[[1981,11],[1981,39]],["litedram_core"],["variable","wire"]],["read_id_buffer_level",[[1982,0],[1982,37]],[[1982,10],[1982,30]],["litedram_core"],["variable","reg"]],["read_id_buffer_replace",[[1983,0],[1983,33]],[[1983,4],[1983,26]],["litedram_core"],["variable","reg"]],["read_id_buffer_produce",[[1984,0],[1984,39]],[[1984,10],[1984,32]],["litedram_core"],["variable","reg"]],["read_id_buffer_consume",[[1985,0],[1985,39]],[[1985,10],[1985,32]],["litedram_core"],["variable","reg"]],["read_id_buffer_wrport_adr",[[1986,0],[1986,42]],[[1986,10],[1986,35]],["litedram_core"],["variable","reg"]],["read_id_buffer_wrport_dat_r",[[1987,0],[1987,38]],[[1987,11],[1987,38]],["litedram_core"],["variable","wire"]],["read_id_buffer_wrport_we",[[1988,0],[1988,29]],[[1988,5],[1988,29]],["litedram_core"],["variable","wire"]],["read_id_buffer_wrport_dat_w",[[1989,0],[1989,38]],[[1989,11],[1989,38]],["litedram_core"],["variable","wire"]],["read_id_buffer_do_read",[[1990,0],[1990,27]],[[1990,5],[1990,27]],["litedram_core"],["variable","wire"]],["read_id_buffer_rdport_adr",[[1991,0],[1991,36]],[[1991,11],[1991,36]],["litedram_core"],["variable","wire"]],["read_id_buffer_rdport_dat_r",[[1992,0],[1992,38]],[[1992,11],[1992,38]],["litedram_core"],["variable","wire"]],["read_id_buffer_fifo_in_payload_id",[[1993,0],[1993,44]],[[1993,11],[1993,44]],["litedram_core"],["variable","wire"]],["read_id_buffer_fifo_in_first",[[1994,0],[1994,33]],[[1994,5],[1994,33]],["litedram_core"],["variable","wire"]],["read_id_buffer_fifo_in_last",[[1995,0],[1995,32]],[[1995,5],[1995,32]],["litedram_core"],["variable","wire"]],["read_id_buffer_fifo_out_payload_id",[[1996,0],[1996,45]],[[1996,11],[1996,45]],["litedram_core"],["variable","wire"]],["read_id_buffer_fifo_out_first",[[1997,0],[1997,34]],[[1997,5],[1997,34]],["litedram_core"],["variable","wire"]],["read_id_buffer_fifo_out_last",[[1998,0],[1998,33]],[[1998,5],[1998,33]],["litedram_core"],["variable","wire"]],["request",[[1999,0],[1999,24]],[[1999,10],[1999,17]],["litedram_core"],["variable","reg"]],["grant",[[2000,0],[2000,16]],[[2000,4],[2000,9]],["litedram_core"],["variable","reg"]],["ce",[[2001,0],[2001,7]],[[2001,5],[2001,7]],["litedram_core"],["variable","wire"]],["subfragments_reset0",[[2002,0],[2002,24]],[[2002,5],[2002,24]],["litedram_core"],["variable","wire"]],["subfragments_reset1",[[2003,0],[2003,24]],[[2003,5],[2003,24]],["litedram_core"],["variable","wire"]],["subfragments_reset2",[[2004,0],[2004,24]],[[2004,5],[2004,24]],["litedram_core"],["variable","wire"]],["subfragments_reset3",[[2005,0],[2005,24]],[[2005,5],[2005,24]],["litedram_core"],["variable","wire"]],["subfragments_reset4",[[2006,0],[2006,24]],[[2006,5],[2006,24]],["litedram_core"],["variable","wire"]],["subfragments_reset5",[[2007,0],[2007,24]],[[2007,5],[2007,24]],["litedram_core"],["variable","wire"]],["subfragments_reset6",[[2008,0],[2008,24]],[[2008,5],[2008,24]],["litedram_core"],["variable","wire"]],["subfragments_reset7",[[2009,0],[2009,24]],[[2009,5],[2009,24]],["litedram_core"],["variable","wire"]],["subfragments_pll_fb",[[2010,0],[2010,24]],[[2010,5],[2010,24]],["litedram_core"],["variable","wire"]],["subfragments_refresher_state",[[2011,0],[2011,45]],[[2011,10],[2011,38]],["litedram_core"],["variable","reg"]],["subfragments_refresher_next_state",[[2012,0],[2012,50]],[[2012,10],[2012,43]],["litedram_core"],["variable","reg"]],["subfragments_bankmachine0_state",[[2013,0],[2013,48]],[[2013,10],[2013,41]],["litedram_core"],["variable","reg"]],["subfragments_bankmachine0_next_state",[[2014,0],[2014,53]],[[2014,10],[2014,46]],["litedram_core"],["variable","reg"]],["subfragments_bankmachine1_state",[[2015,0],[2015,48]],[[2015,10],[2015,41]],["litedram_core"],["variable","reg"]],["subfragments_bankmachine1_next_state",[[2016,0],[2016,53]],[[2016,10],[2016,46]],["litedram_core"],["variable","reg"]],["subfragments_bankmachine2_state",[[2017,0],[2017,48]],[[2017,10],[2017,41]],["litedram_core"],["variable","reg"]],["subfragments_bankmachine2_next_state",[[2018,0],[2018,53]],[[2018,10],[2018,46]],["litedram_core"],["variable","reg"]],["subfragments_bankmachine3_state",[[2019,0],[2019,48]],[[2019,10],[2019,41]],["litedram_core"],["variable","reg"]],["subfragments_bankmachine3_next_state",[[2020,0],[2020,53]],[[2020,10],[2020,46]],["litedram_core"],["variable","reg"]],["subfragments_bankmachine4_state",[[2021,0],[2021,48]],[[2021,10],[2021,41]],["litedram_core"],["variable","reg"]],["subfragments_bankmachine4_next_state",[[2022,0],[2022,53]],[[2022,10],[2022,46]],["litedram_core"],["variable","reg"]],["subfragments_bankmachine5_state",[[2023,0],[2023,48]],[[2023,10],[2023,41]],["litedram_core"],["variable","reg"]],["subfragments_bankmachine5_next_state",[[2024,0],[2024,53]],[[2024,10],[2024,46]],["litedram_core"],["variable","reg"]],["subfragments_bankmachine6_state",[[2025,0],[2025,48]],[[2025,10],[2025,41]],["litedram_core"],["variable","reg"]],["subfragments_bankmachine6_next_state",[[2026,0],[2026,53]],[[2026,10],[2026,46]],["litedram_core"],["variable","reg"]],["subfragments_bankmachine7_state",[[2027,0],[2027,48]],[[2027,10],[2027,41]],["litedram_core"],["variable","reg"]],["subfragments_bankmachine7_next_state",[[2028,0],[2028,53]],[[2028,10],[2028,46]],["litedram_core"],["variable","reg"]],["subfragments_multiplexer_state",[[2029,0],[2029,47]],[[2029,10],[2029,40]],["litedram_core"],["variable","reg"]],["subfragments_multiplexer_next_state",[[2030,0],[2030,52]],[[2030,10],[2030,45]],["litedram_core"],["variable","reg"]],["subfragments_roundrobin0_request",[[2031,0],[2031,43]],[[2031,11],[2031,43]],["litedram_core"],["variable","wire"]],["subfragments_roundrobin0_grant",[[2032,0],[2032,41]],[[2032,4],[2032,34]],["litedram_core"],["variable","reg"]],["subfragments_roundrobin0_ce",[[2033,0],[2033,32]],[[2033,5],[2033,32]],["litedram_core"],["variable","wire"]],["subfragments_roundrobin1_request",[[2034,0],[2034,43]],[[2034,11],[2034,43]],["litedram_core"],["variable","wire"]],["subfragments_roundrobin1_grant",[[2035,0],[2035,41]],[[2035,4],[2035,34]],["litedram_core"],["variable","reg"]],["subfragments_roundrobin1_ce",[[2036,0],[2036,32]],[[2036,5],[2036,32]],["litedram_core"],["variable","wire"]],["subfragments_roundrobin2_request",[[2037,0],[2037,43]],[[2037,11],[2037,43]],["litedram_core"],["variable","wire"]],["subfragments_roundrobin2_grant",[[2038,0],[2038,41]],[[2038,4],[2038,34]],["litedram_core"],["variable","reg"]],["subfragments_roundrobin2_ce",[[2039,0],[2039,32]],[[2039,5],[2039,32]],["litedram_core"],["variable","wire"]],["subfragments_roundrobin3_request",[[2040,0],[2040,43]],[[2040,11],[2040,43]],["litedram_core"],["variable","wire"]],["subfragments_roundrobin3_grant",[[2041,0],[2041,41]],[[2041,4],[2041,34]],["litedram_core"],["variable","reg"]],["subfragments_roundrobin3_ce",[[2042,0],[2042,32]],[[2042,5],[2042,32]],["litedram_core"],["variable","wire"]],["subfragments_roundrobin4_request",[[2043,0],[2043,43]],[[2043,11],[2043,43]],["litedram_core"],["variable","wire"]],["subfragments_roundrobin4_grant",[[2044,0],[2044,41]],[[2044,4],[2044,34]],["litedram_core"],["variable","reg"]],["subfragments_roundrobin4_ce",[[2045,0],[2045,32]],[[2045,5],[2045,32]],["litedram_core"],["variable","wire"]],["subfragments_roundrobin5_request",[[2046,0],[2046,43]],[[2046,11],[2046,43]],["litedram_core"],["variable","wire"]],["subfragments_roundrobin5_grant",[[2047,0],[2047,41]],[[2047,4],[2047,34]],["litedram_core"],["variable","reg"]],["subfragments_roundrobin5_ce",[[2048,0],[2048,32]],[[2048,5],[2048,32]],["litedram_core"],["variable","wire"]],["subfragments_roundrobin6_request",[[2049,0],[2049,43]],[[2049,11],[2049,43]],["litedram_core"],["variable","wire"]],["subfragments_roundrobin6_grant",[[2050,0],[2050,41]],[[2050,4],[2050,34]],["litedram_core"],["variable","reg"]],["subfragments_roundrobin6_ce",[[2051,0],[2051,32]],[[2051,5],[2051,32]],["litedram_core"],["variable","wire"]],["subfragments_roundrobin7_request",[[2052,0],[2052,43]],[[2052,11],[2052,43]],["litedram_core"],["variable","wire"]],["subfragments_roundrobin7_grant",[[2053,0],[2053,41]],[[2053,4],[2053,34]],["litedram_core"],["variable","reg"]],["subfragments_roundrobin7_ce",[[2054,0],[2054,32]],[[2054,5],[2054,32]],["litedram_core"],["variable","wire"]],["subfragments_locked0",[[2055,0],[2055,31]],[[2055,4],[2055,24]],["litedram_core"],["variable","reg"]],["subfragments_locked1",[[2056,0],[2056,31]],[[2056,4],[2056,24]],["litedram_core"],["variable","reg"]],["subfragments_locked2",[[2057,0],[2057,31]],[[2057,4],[2057,24]],["litedram_core"],["variable","reg"]],["subfragments_locked3",[[2058,0],[2058,31]],[[2058,4],[2058,24]],["litedram_core"],["variable","reg"]],["subfragments_locked4",[[2059,0],[2059,31]],[[2059,4],[2059,24]],["litedram_core"],["variable","reg"]],["subfragments_locked5",[[2060,0],[2060,31]],[[2060,4],[2060,24]],["litedram_core"],["variable","reg"]],["subfragments_locked6",[[2061,0],[2061,31]],[[2061,4],[2061,24]],["litedram_core"],["variable","reg"]],["subfragments_locked7",[[2062,0],[2062,31]],[[2062,4],[2062,24]],["litedram_core"],["variable","reg"]],["subfragments_locked8",[[2063,0],[2063,31]],[[2063,4],[2063,24]],["litedram_core"],["variable","reg"]],["subfragments_locked9",[[2064,0],[2064,31]],[[2064,4],[2064,24]],["litedram_core"],["variable","reg"]],["subfragments_locked10",[[2065,0],[2065,32]],[[2065,4],[2065,25]],["litedram_core"],["variable","reg"]],["subfragments_locked11",[[2066,0],[2066,32]],[[2066,4],[2066,25]],["litedram_core"],["variable","reg"]],["subfragments_locked12",[[2067,0],[2067,32]],[[2067,4],[2067,25]],["litedram_core"],["variable","reg"]],["subfragments_locked13",[[2068,0],[2068,32]],[[2068,4],[2068,25]],["litedram_core"],["variable","reg"]],["subfragments_locked14",[[2069,0],[2069,32]],[[2069,4],[2069,25]],["litedram_core"],["variable","reg"]],["subfragments_locked15",[[2070,0],[2070,32]],[[2070,4],[2070,25]],["litedram_core"],["variable","reg"]],["subfragments_new_master_wdata_ready0",[[2071,0],[2071,47]],[[2071,4],[2071,40]],["litedram_core"],["variable","reg"]],["subfragments_new_master_wdata_ready1",[[2072,0],[2072,47]],[[2072,4],[2072,40]],["litedram_core"],["variable","reg"]],["subfragments_new_master_rdata_valid0",[[2073,0],[2073,47]],[[2073,4],[2073,40]],["litedram_core"],["variable","reg"]],["subfragments_new_master_rdata_valid1",[[2074,0],[2074,47]],[[2074,4],[2074,40]],["litedram_core"],["variable","reg"]],["subfragments_new_master_rdata_valid2",[[2075,0],[2075,47]],[[2075,4],[2075,40]],["litedram_core"],["variable","reg"]],["subfragments_new_master_rdata_valid3",[[2076,0],[2076,47]],[[2076,4],[2076,40]],["litedram_core"],["variable","reg"]],["subfragments_new_master_rdata_valid4",[[2077,0],[2077,47]],[[2077,4],[2077,40]],["litedram_core"],["variable","reg"]],["subfragments_new_master_rdata_valid5",[[2078,0],[2078,47]],[[2078,4],[2078,40]],["litedram_core"],["variable","reg"]],["subfragments_new_master_rdata_valid6",[[2079,0],[2079,47]],[[2079,4],[2079,40]],["litedram_core"],["variable","reg"]],["subfragments_new_master_rdata_valid7",[[2080,0],[2080,47]],[[2080,4],[2080,40]],["litedram_core"],["variable","reg"]],["subfragments_new_master_rdata_valid8",[[2081,0],[2081,47]],[[2081,4],[2081,40]],["litedram_core"],["variable","reg"]],["subfragments_new_master_rdata_valid9",[[2082,0],[2082,47]],[[2082,4],[2082,40]],["litedram_core"],["variable","reg"]],["subfragments_new_master_rdata_valid10",[[2083,0],[2083,48]],[[2083,4],[2083,41]],["litedram_core"],["variable","reg"]],["subfragments_new_master_rdata_valid11",[[2084,0],[2084,48]],[[2084,4],[2084,41]],["litedram_core"],["variable","reg"]],["subfragments_new_master_rdata_valid12",[[2085,0],[2085,48]],[[2085,4],[2085,41]],["litedram_core"],["variable","reg"]],["subfragments_new_master_rdata_valid13",[[2086,0],[2086,48]],[[2086,4],[2086,41]],["litedram_core"],["variable","reg"]],["subfragments_new_master_rdata_valid14",[[2087,0],[2087,48]],[[2087,4],[2087,41]],["litedram_core"],["variable","reg"]],["subfragments_new_master_rdata_valid15",[[2088,0],[2088,48]],[[2088,4],[2088,41]],["litedram_core"],["variable","reg"]],["subfragments_new_master_rdata_valid16",[[2089,0],[2089,48]],[[2089,4],[2089,41]],["litedram_core"],["variable","reg"]],["subfragments_new_master_rdata_valid17",[[2090,0],[2090,48]],[[2090,4],[2090,41]],["litedram_core"],["variable","reg"]],["subfragments_state",[[2091,0],[2091,35]],[[2091,10],[2091,28]],["litedram_core"],["variable","reg"]],["subfragments_next_state",[[2092,0],[2092,40]],[[2092,10],[2092,33]],["litedram_core"],["variable","reg"]],["litedramcore_litedramcore_adr",[[2093,0],[2093,48]],[[2093,11],[2093,40]],["litedram_core"],["variable","reg"]],["litedramcore_litedramcore_we",[[2094,0],[2094,39]],[[2094,4],[2094,32]],["litedram_core"],["variable","reg"]],["litedramcore_litedramcore_dat_w",[[2095,0],[2095,48]],[[2095,10],[2095,41]],["litedram_core"],["variable","reg"]],["litedramcore_litedramcore_dat_r",[[2096,0],[2096,42]],[[2096,11],[2096,42]],["litedram_core"],["variable","wire"]],["litedramcore_litedramcore_wishbone_adr",[[2097,0],[2097,50]],[[2097,12],[2097,50]],["litedram_core"],["variable","wire"]],["litedramcore_litedramcore_wishbone_dat_w",[[2098,0],[2098,52]],[[2098,12],[2098,52]],["litedram_core"],["variable","wire"]],["litedramcore_litedramcore_wishbone_dat_r",[[2099,0],[2099,59]],[[2099,11],[2099,51]],["litedram_core"],["variable","reg"]],["litedramcore_litedramcore_wishbone_sel",[[2100,0],[2100,49]],[[2100,11],[2100,49]],["litedram_core"],["variable","wire"]],["litedramcore_litedramcore_wishbone_cyc",[[2101,0],[2101,43]],[[2101,5],[2101,43]],["litedram_core"],["variable","wire"]],["litedramcore_litedramcore_wishbone_stb",[[2102,0],[2102,43]],[[2102,5],[2102,43]],["litedram_core"],["variable","wire"]],["litedramcore_litedramcore_wishbone_ack",[[2103,0],[2103,49]],[[2103,4],[2103,42]],["litedram_core"],["variable","reg"]],["litedramcore_litedramcore_wishbone_we",[[2104,0],[2104,42]],[[2104,5],[2104,42]],["litedram_core"],["variable","wire"]],["litedramcore_litedramcore_wishbone_cti",[[2105,0],[2105,49]],[[2105,11],[2105,49]],["litedram_core"],["variable","wire"]],["litedramcore_litedramcore_wishbone_bte",[[2106,0],[2106,49]],[[2106,11],[2106,49]],["litedram_core"],["variable","wire"]],["litedramcore_litedramcore_wishbone_err",[[2107,0],[2107,49]],[[2107,4],[2107,42]],["litedram_core"],["variable","reg"]],["litedramcore_shared_adr",[[2108,0],[2108,35]],[[2108,12],[2108,35]],["litedram_core"],["variable","wire"]],["litedramcore_shared_dat_w",[[2109,0],[2109,37]],[[2109,12],[2109,37]],["litedram_core"],["variable","wire"]],["litedramcore_shared_dat_r",[[2110,0],[2110,44]],[[2110,11],[2110,36]],["litedram_core"],["variable","reg"]],["litedramcore_shared_sel",[[2111,0],[2111,34]],[[2111,11],[2111,34]],["litedram_core"],["variable","wire"]],["litedramcore_shared_cyc",[[2112,0],[2112,28]],[[2112,5],[2112,28]],["litedram_core"],["variable","wire"]],["litedramcore_shared_stb",[[2113,0],[2113,28]],[[2113,5],[2113,28]],["litedram_core"],["variable","wire"]],["litedramcore_shared_ack",[[2114,0],[2114,34]],[[2114,4],[2114,27]],["litedram_core"],["variable","reg"]],["litedramcore_shared_we",[[2115,0],[2115,27]],[[2115,5],[2115,27]],["litedram_core"],["variable","wire"]],["litedramcore_shared_cti",[[2116,0],[2116,34]],[[2116,11],[2116,34]],["litedram_core"],["variable","wire"]],["litedramcore_shared_bte",[[2117,0],[2117,34]],[[2117,11],[2117,34]],["litedram_core"],["variable","wire"]],["litedramcore_shared_err",[[2118,0],[2118,28]],[[2118,5],[2118,28]],["litedram_core"],["variable","wire"]],["litedramcore_request",[[2119,0],[2119,31]],[[2119,11],[2119,31]],["litedram_core"],["variable","wire"]],["litedramcore_grant",[[2120,0],[2120,29]],[[2120,4],[2120,22]],["litedram_core"],["variable","reg"]],["litedramcore_slave_sel",[[2121,0],[2121,39]],[[2121,10],[2121,32]],["litedram_core"],["variable","reg"]],["litedramcore_slave_sel_r",[[2122,0],[2122,41]],[[2122,10],[2122,34]],["litedram_core"],["variable","reg"]],["litedramcore_error",[[2123,0],[2123,29]],[[2123,4],[2123,22]],["litedram_core"],["variable","reg"]],["litedramcore_wait",[[2124,0],[2124,22]],[[2124,5],[2124,22]],["litedram_core"],["variable","wire"]],["litedramcore_done",[[2125,0],[2125,22]],[[2125,5],[2125,22]],["litedram_core"],["variable","wire"]],["litedramcore_count",[[2126,0],[2126,43]],[[2126,11],[2126,29]],["litedram_core"],["variable","reg"]],["litedramcore_interface0_bank_bus_adr",[[2127,0],[2127,48]],[[2127,12],[2127,48]],["litedram_core"],["variable","wire"]],["litedramcore_interface0_bank_bus_we",[[2128,0],[2128,40]],[[2128,5],[2128,40]],["litedram_core"],["variable","wire"]],["litedramcore_interface0_bank_bus_dat_w",[[2129,0],[2129,49]],[[2129,11],[2129,49]],["litedram_core"],["variable","wire"]],["litedramcore_interface0_bank_bus_dat_r",[[2130,0],[2130,55]],[[2130,10],[2130,48]],["litedram_core"],["variable","reg"]],["litedramcore_csrbank0_reset0_re",[[2131,0],[2131,36]],[[2131,5],[2131,36]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_reset0_r",[[2132,0],[2132,35]],[[2132,5],[2132,35]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_reset0_we",[[2133,0],[2133,36]],[[2133,5],[2133,36]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_reset0_w",[[2134,0],[2134,35]],[[2134,5],[2134,35]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_scratch3_re",[[2135,0],[2135,38]],[[2135,5],[2135,38]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_scratch3_r",[[2136,0],[2136,43]],[[2136,11],[2136,43]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_scratch3_we",[[2137,0],[2137,38]],[[2137,5],[2137,38]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_scratch3_w",[[2138,0],[2138,43]],[[2138,11],[2138,43]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_scratch2_re",[[2139,0],[2139,38]],[[2139,5],[2139,38]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_scratch2_r",[[2140,0],[2140,43]],[[2140,11],[2140,43]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_scratch2_we",[[2141,0],[2141,38]],[[2141,5],[2141,38]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_scratch2_w",[[2142,0],[2142,43]],[[2142,11],[2142,43]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_scratch1_re",[[2143,0],[2143,38]],[[2143,5],[2143,38]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_scratch1_r",[[2144,0],[2144,43]],[[2144,11],[2144,43]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_scratch1_we",[[2145,0],[2145,38]],[[2145,5],[2145,38]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_scratch1_w",[[2146,0],[2146,43]],[[2146,11],[2146,43]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_scratch0_re",[[2147,0],[2147,38]],[[2147,5],[2147,38]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_scratch0_r",[[2148,0],[2148,43]],[[2148,11],[2148,43]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_scratch0_we",[[2149,0],[2149,38]],[[2149,5],[2149,38]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_scratch0_w",[[2150,0],[2150,43]],[[2150,11],[2150,43]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_bus_errors3_re",[[2151,0],[2151,41]],[[2151,5],[2151,41]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_bus_errors3_r",[[2152,0],[2152,46]],[[2152,11],[2152,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_bus_errors3_we",[[2153,0],[2153,41]],[[2153,5],[2153,41]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_bus_errors3_w",[[2154,0],[2154,46]],[[2154,11],[2154,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_bus_errors2_re",[[2155,0],[2155,41]],[[2155,5],[2155,41]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_bus_errors2_r",[[2156,0],[2156,46]],[[2156,11],[2156,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_bus_errors2_we",[[2157,0],[2157,41]],[[2157,5],[2157,41]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_bus_errors2_w",[[2158,0],[2158,46]],[[2158,11],[2158,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_bus_errors1_re",[[2159,0],[2159,41]],[[2159,5],[2159,41]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_bus_errors1_r",[[2160,0],[2160,46]],[[2160,11],[2160,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_bus_errors1_we",[[2161,0],[2161,41]],[[2161,5],[2161,41]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_bus_errors1_w",[[2162,0],[2162,46]],[[2162,11],[2162,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_bus_errors0_re",[[2163,0],[2163,41]],[[2163,5],[2163,41]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_bus_errors0_r",[[2164,0],[2164,46]],[[2164,11],[2164,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_bus_errors0_we",[[2165,0],[2165,41]],[[2165,5],[2165,41]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_bus_errors0_w",[[2166,0],[2166,46]],[[2166,11],[2166,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank0_sel",[[2167,0],[2167,30]],[[2167,5],[2167,30]],["litedram_core"],["variable","wire"]],["litedramcore_interface1_bank_bus_adr",[[2168,0],[2168,48]],[[2168,12],[2168,48]],["litedram_core"],["variable","wire"]],["litedramcore_interface1_bank_bus_we",[[2169,0],[2169,40]],[[2169,5],[2169,40]],["litedram_core"],["variable","wire"]],["litedramcore_interface1_bank_bus_dat_w",[[2170,0],[2170,49]],[[2170,11],[2170,49]],["litedram_core"],["variable","wire"]],["litedramcore_interface1_bank_bus_dat_r",[[2171,0],[2171,55]],[[2171,10],[2171,48]],["litedram_core"],["variable","reg"]],["litedramcore_csrbank1_init_done0_re",[[2172,0],[2172,40]],[[2172,5],[2172,40]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank1_init_done0_r",[[2173,0],[2173,39]],[[2173,5],[2173,39]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank1_init_done0_we",[[2174,0],[2174,40]],[[2174,5],[2174,40]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank1_init_done0_w",[[2175,0],[2175,39]],[[2175,5],[2175,39]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank1_init_error0_re",[[2176,0],[2176,41]],[[2176,5],[2176,41]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank1_init_error0_r",[[2177,0],[2177,40]],[[2177,5],[2177,40]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank1_init_error0_we",[[2178,0],[2178,41]],[[2178,5],[2178,41]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank1_init_error0_w",[[2179,0],[2179,40]],[[2179,5],[2179,40]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank1_sel",[[2180,0],[2180,30]],[[2180,5],[2180,30]],["litedram_core"],["variable","wire"]],["litedramcore_interface2_bank_bus_adr",[[2181,0],[2181,48]],[[2181,12],[2181,48]],["litedram_core"],["variable","wire"]],["litedramcore_interface2_bank_bus_we",[[2182,0],[2182,40]],[[2182,5],[2182,40]],["litedram_core"],["variable","wire"]],["litedramcore_interface2_bank_bus_dat_w",[[2183,0],[2183,49]],[[2183,11],[2183,49]],["litedram_core"],["variable","wire"]],["litedramcore_interface2_bank_bus_dat_r",[[2184,0],[2184,55]],[[2184,10],[2184,48]],["litedram_core"],["variable","reg"]],["litedramcore_csrbank2_rst0_re",[[2185,0],[2185,34]],[[2185,5],[2185,34]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank2_rst0_r",[[2186,0],[2186,33]],[[2186,5],[2186,33]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank2_rst0_we",[[2187,0],[2187,34]],[[2187,5],[2187,34]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank2_rst0_w",[[2188,0],[2188,33]],[[2188,5],[2188,33]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank2_half_sys8x_taps0_re",[[2189,0],[2189,46]],[[2189,5],[2189,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank2_half_sys8x_taps0_r",[[2190,0],[2190,51]],[[2190,11],[2190,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank2_half_sys8x_taps0_we",[[2191,0],[2191,46]],[[2191,5],[2191,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank2_half_sys8x_taps0_w",[[2192,0],[2192,51]],[[2192,11],[2192,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank2_wlevel_en0_re",[[2193,0],[2193,40]],[[2193,5],[2193,40]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank2_wlevel_en0_r",[[2194,0],[2194,39]],[[2194,5],[2194,39]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank2_wlevel_en0_we",[[2195,0],[2195,40]],[[2195,5],[2195,40]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank2_wlevel_en0_w",[[2196,0],[2196,39]],[[2196,5],[2196,39]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank2_dly_sel0_re",[[2197,0],[2197,38]],[[2197,5],[2197,38]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank2_dly_sel0_r",[[2198,0],[2198,43]],[[2198,11],[2198,43]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank2_dly_sel0_we",[[2199,0],[2199,38]],[[2199,5],[2199,38]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank2_dly_sel0_w",[[2200,0],[2200,43]],[[2200,11],[2200,43]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank2_rdphase0_re",[[2201,0],[2201,38]],[[2201,5],[2201,38]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank2_rdphase0_r",[[2202,0],[2202,37]],[[2202,5],[2202,37]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank2_rdphase0_we",[[2203,0],[2203,38]],[[2203,5],[2203,38]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank2_rdphase0_w",[[2204,0],[2204,37]],[[2204,5],[2204,37]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank2_wrphase0_re",[[2205,0],[2205,38]],[[2205,5],[2205,38]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank2_wrphase0_r",[[2206,0],[2206,37]],[[2206,5],[2206,37]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank2_wrphase0_we",[[2207,0],[2207,38]],[[2207,5],[2207,38]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank2_wrphase0_w",[[2208,0],[2208,37]],[[2208,5],[2208,37]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank2_sel",[[2209,0],[2209,30]],[[2209,5],[2209,30]],["litedram_core"],["variable","wire"]],["litedramcore_interface3_bank_bus_adr",[[2210,0],[2210,48]],[[2210,12],[2210,48]],["litedram_core"],["variable","wire"]],["litedramcore_interface3_bank_bus_we",[[2211,0],[2211,40]],[[2211,5],[2211,40]],["litedram_core"],["variable","wire"]],["litedramcore_interface3_bank_bus_dat_w",[[2212,0],[2212,49]],[[2212,11],[2212,49]],["litedram_core"],["variable","wire"]],["litedramcore_interface3_bank_bus_dat_r",[[2213,0],[2213,55]],[[2213,10],[2213,48]],["litedram_core"],["variable","reg"]],["litedramcore_csrbank3_dfii_control0_re",[[2214,0],[2214,43]],[[2214,5],[2214,43]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_control0_r",[[2215,0],[2215,48]],[[2215,11],[2215,48]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_control0_we",[[2216,0],[2216,43]],[[2216,5],[2216,43]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_control0_w",[[2217,0],[2217,48]],[[2217,11],[2217,48]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_command0_re",[[2218,0],[2218,47]],[[2218,5],[2218,47]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_command0_r",[[2219,0],[2219,52]],[[2219,11],[2219,52]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_command0_we",[[2220,0],[2220,47]],[[2220,5],[2220,47]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_command0_w",[[2221,0],[2221,52]],[[2221,11],[2221,52]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_address1_re",[[2222,0],[2222,47]],[[2222,5],[2222,47]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_address1_r",[[2223,0],[2223,52]],[[2223,11],[2223,52]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_address1_we",[[2224,0],[2224,47]],[[2224,5],[2224,47]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_address1_w",[[2225,0],[2225,52]],[[2225,11],[2225,52]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_address0_re",[[2226,0],[2226,47]],[[2226,5],[2226,47]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_address0_r",[[2227,0],[2227,52]],[[2227,11],[2227,52]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_address0_we",[[2228,0],[2228,47]],[[2228,5],[2228,47]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_address0_w",[[2229,0],[2229,52]],[[2229,11],[2229,52]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_baddress0_re",[[2230,0],[2230,48]],[[2230,5],[2230,48]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_baddress0_r",[[2231,0],[2231,53]],[[2231,11],[2231,53]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_baddress0_we",[[2232,0],[2232,48]],[[2232,5],[2232,48]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_baddress0_w",[[2233,0],[2233,53]],[[2233,11],[2233,53]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_wrdata3_re",[[2234,0],[2234,46]],[[2234,5],[2234,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_wrdata3_r",[[2235,0],[2235,51]],[[2235,11],[2235,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_wrdata3_we",[[2236,0],[2236,46]],[[2236,5],[2236,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_wrdata3_w",[[2237,0],[2237,51]],[[2237,11],[2237,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_wrdata2_re",[[2238,0],[2238,46]],[[2238,5],[2238,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_wrdata2_r",[[2239,0],[2239,51]],[[2239,11],[2239,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_wrdata2_we",[[2240,0],[2240,46]],[[2240,5],[2240,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_wrdata2_w",[[2241,0],[2241,51]],[[2241,11],[2241,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_wrdata1_re",[[2242,0],[2242,46]],[[2242,5],[2242,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_wrdata1_r",[[2243,0],[2243,51]],[[2243,11],[2243,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_wrdata1_we",[[2244,0],[2244,46]],[[2244,5],[2244,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_wrdata1_w",[[2245,0],[2245,51]],[[2245,11],[2245,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_wrdata0_re",[[2246,0],[2246,46]],[[2246,5],[2246,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_wrdata0_r",[[2247,0],[2247,51]],[[2247,11],[2247,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_wrdata0_we",[[2248,0],[2248,46]],[[2248,5],[2248,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_wrdata0_w",[[2249,0],[2249,51]],[[2249,11],[2249,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_rddata3_re",[[2250,0],[2250,46]],[[2250,5],[2250,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_rddata3_r",[[2251,0],[2251,51]],[[2251,11],[2251,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_rddata3_we",[[2252,0],[2252,46]],[[2252,5],[2252,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_rddata3_w",[[2253,0],[2253,51]],[[2253,11],[2253,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_rddata2_re",[[2254,0],[2254,46]],[[2254,5],[2254,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_rddata2_r",[[2255,0],[2255,51]],[[2255,11],[2255,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_rddata2_we",[[2256,0],[2256,46]],[[2256,5],[2256,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_rddata2_w",[[2257,0],[2257,51]],[[2257,11],[2257,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_rddata1_re",[[2258,0],[2258,46]],[[2258,5],[2258,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_rddata1_r",[[2259,0],[2259,51]],[[2259,11],[2259,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_rddata1_we",[[2260,0],[2260,46]],[[2260,5],[2260,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_rddata1_w",[[2261,0],[2261,51]],[[2261,11],[2261,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_rddata0_re",[[2262,0],[2262,46]],[[2262,5],[2262,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_rddata0_r",[[2263,0],[2263,51]],[[2263,11],[2263,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_rddata0_we",[[2264,0],[2264,46]],[[2264,5],[2264,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi0_rddata0_w",[[2265,0],[2265,51]],[[2265,11],[2265,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_command0_re",[[2266,0],[2266,47]],[[2266,5],[2266,47]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_command0_r",[[2267,0],[2267,52]],[[2267,11],[2267,52]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_command0_we",[[2268,0],[2268,47]],[[2268,5],[2268,47]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_command0_w",[[2269,0],[2269,52]],[[2269,11],[2269,52]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_address1_re",[[2270,0],[2270,47]],[[2270,5],[2270,47]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_address1_r",[[2271,0],[2271,52]],[[2271,11],[2271,52]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_address1_we",[[2272,0],[2272,47]],[[2272,5],[2272,47]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_address1_w",[[2273,0],[2273,52]],[[2273,11],[2273,52]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_address0_re",[[2274,0],[2274,47]],[[2274,5],[2274,47]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_address0_r",[[2275,0],[2275,52]],[[2275,11],[2275,52]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_address0_we",[[2276,0],[2276,47]],[[2276,5],[2276,47]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_address0_w",[[2277,0],[2277,52]],[[2277,11],[2277,52]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_baddress0_re",[[2278,0],[2278,48]],[[2278,5],[2278,48]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_baddress0_r",[[2279,0],[2279,53]],[[2279,11],[2279,53]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_baddress0_we",[[2280,0],[2280,48]],[[2280,5],[2280,48]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_baddress0_w",[[2281,0],[2281,53]],[[2281,11],[2281,53]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_wrdata3_re",[[2282,0],[2282,46]],[[2282,5],[2282,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_wrdata3_r",[[2283,0],[2283,51]],[[2283,11],[2283,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_wrdata3_we",[[2284,0],[2284,46]],[[2284,5],[2284,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_wrdata3_w",[[2285,0],[2285,51]],[[2285,11],[2285,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_wrdata2_re",[[2286,0],[2286,46]],[[2286,5],[2286,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_wrdata2_r",[[2287,0],[2287,51]],[[2287,11],[2287,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_wrdata2_we",[[2288,0],[2288,46]],[[2288,5],[2288,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_wrdata2_w",[[2289,0],[2289,51]],[[2289,11],[2289,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_wrdata1_re",[[2290,0],[2290,46]],[[2290,5],[2290,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_wrdata1_r",[[2291,0],[2291,51]],[[2291,11],[2291,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_wrdata1_we",[[2292,0],[2292,46]],[[2292,5],[2292,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_wrdata1_w",[[2293,0],[2293,51]],[[2293,11],[2293,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_wrdata0_re",[[2294,0],[2294,46]],[[2294,5],[2294,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_wrdata0_r",[[2295,0],[2295,51]],[[2295,11],[2295,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_wrdata0_we",[[2296,0],[2296,46]],[[2296,5],[2296,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_wrdata0_w",[[2297,0],[2297,51]],[[2297,11],[2297,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_rddata3_re",[[2298,0],[2298,46]],[[2298,5],[2298,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_rddata3_r",[[2299,0],[2299,51]],[[2299,11],[2299,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_rddata3_we",[[2300,0],[2300,46]],[[2300,5],[2300,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_rddata3_w",[[2301,0],[2301,51]],[[2301,11],[2301,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_rddata2_re",[[2302,0],[2302,46]],[[2302,5],[2302,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_rddata2_r",[[2303,0],[2303,51]],[[2303,11],[2303,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_rddata2_we",[[2304,0],[2304,46]],[[2304,5],[2304,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_rddata2_w",[[2305,0],[2305,51]],[[2305,11],[2305,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_rddata1_re",[[2306,0],[2306,46]],[[2306,5],[2306,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_rddata1_r",[[2307,0],[2307,51]],[[2307,11],[2307,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_rddata1_we",[[2308,0],[2308,46]],[[2308,5],[2308,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_rddata1_w",[[2309,0],[2309,51]],[[2309,11],[2309,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_rddata0_re",[[2310,0],[2310,46]],[[2310,5],[2310,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_rddata0_r",[[2311,0],[2311,51]],[[2311,11],[2311,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_rddata0_we",[[2312,0],[2312,46]],[[2312,5],[2312,46]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_dfii_pi1_rddata0_w",[[2313,0],[2313,51]],[[2313,11],[2313,51]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank3_sel",[[2314,0],[2314,30]],[[2314,5],[2314,30]],["litedram_core"],["variable","wire"]],["litedramcore_interface4_bank_bus_adr",[[2315,0],[2315,48]],[[2315,12],[2315,48]],["litedram_core"],["variable","wire"]],["litedramcore_interface4_bank_bus_we",[[2316,0],[2316,40]],[[2316,5],[2316,40]],["litedram_core"],["variable","wire"]],["litedramcore_interface4_bank_bus_dat_w",[[2317,0],[2317,49]],[[2317,11],[2317,49]],["litedram_core"],["variable","wire"]],["litedramcore_interface4_bank_bus_dat_r",[[2318,0],[2318,55]],[[2318,10],[2318,48]],["litedram_core"],["variable","reg"]],["litedramcore_csrbank4_load3_re",[[2319,0],[2319,35]],[[2319,5],[2319,35]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_load3_r",[[2320,0],[2320,40]],[[2320,11],[2320,40]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_load3_we",[[2321,0],[2321,35]],[[2321,5],[2321,35]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_load3_w",[[2322,0],[2322,40]],[[2322,11],[2322,40]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_load2_re",[[2323,0],[2323,35]],[[2323,5],[2323,35]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_load2_r",[[2324,0],[2324,40]],[[2324,11],[2324,40]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_load2_we",[[2325,0],[2325,35]],[[2325,5],[2325,35]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_load2_w",[[2326,0],[2326,40]],[[2326,11],[2326,40]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_load1_re",[[2327,0],[2327,35]],[[2327,5],[2327,35]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_load1_r",[[2328,0],[2328,40]],[[2328,11],[2328,40]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_load1_we",[[2329,0],[2329,35]],[[2329,5],[2329,35]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_load1_w",[[2330,0],[2330,40]],[[2330,11],[2330,40]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_load0_re",[[2331,0],[2331,35]],[[2331,5],[2331,35]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_load0_r",[[2332,0],[2332,40]],[[2332,11],[2332,40]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_load0_we",[[2333,0],[2333,35]],[[2333,5],[2333,35]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_load0_w",[[2334,0],[2334,40]],[[2334,11],[2334,40]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_reload3_re",[[2335,0],[2335,37]],[[2335,5],[2335,37]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_reload3_r",[[2336,0],[2336,42]],[[2336,11],[2336,42]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_reload3_we",[[2337,0],[2337,37]],[[2337,5],[2337,37]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_reload3_w",[[2338,0],[2338,42]],[[2338,11],[2338,42]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_reload2_re",[[2339,0],[2339,37]],[[2339,5],[2339,37]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_reload2_r",[[2340,0],[2340,42]],[[2340,11],[2340,42]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_reload2_we",[[2341,0],[2341,37]],[[2341,5],[2341,37]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_reload2_w",[[2342,0],[2342,42]],[[2342,11],[2342,42]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_reload1_re",[[2343,0],[2343,37]],[[2343,5],[2343,37]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_reload1_r",[[2344,0],[2344,42]],[[2344,11],[2344,42]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_reload1_we",[[2345,0],[2345,37]],[[2345,5],[2345,37]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_reload1_w",[[2346,0],[2346,42]],[[2346,11],[2346,42]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_reload0_re",[[2347,0],[2347,37]],[[2347,5],[2347,37]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_reload0_r",[[2348,0],[2348,42]],[[2348,11],[2348,42]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_reload0_we",[[2349,0],[2349,37]],[[2349,5],[2349,37]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_reload0_w",[[2350,0],[2350,42]],[[2350,11],[2350,42]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_en0_re",[[2351,0],[2351,33]],[[2351,5],[2351,33]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_en0_r",[[2352,0],[2352,32]],[[2352,5],[2352,32]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_en0_we",[[2353,0],[2353,33]],[[2353,5],[2353,33]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_en0_w",[[2354,0],[2354,32]],[[2354,5],[2354,32]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_update_value0_re",[[2355,0],[2355,43]],[[2355,5],[2355,43]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_update_value0_r",[[2356,0],[2356,42]],[[2356,5],[2356,42]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_update_value0_we",[[2357,0],[2357,43]],[[2357,5],[2357,43]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_update_value0_w",[[2358,0],[2358,42]],[[2358,5],[2358,42]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_value3_re",[[2359,0],[2359,36]],[[2359,5],[2359,36]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_value3_r",[[2360,0],[2360,41]],[[2360,11],[2360,41]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_value3_we",[[2361,0],[2361,36]],[[2361,5],[2361,36]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_value3_w",[[2362,0],[2362,41]],[[2362,11],[2362,41]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_value2_re",[[2363,0],[2363,36]],[[2363,5],[2363,36]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_value2_r",[[2364,0],[2364,41]],[[2364,11],[2364,41]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_value2_we",[[2365,0],[2365,36]],[[2365,5],[2365,36]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_value2_w",[[2366,0],[2366,41]],[[2366,11],[2366,41]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_value1_re",[[2367,0],[2367,36]],[[2367,5],[2367,36]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_value1_r",[[2368,0],[2368,41]],[[2368,11],[2368,41]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_value1_we",[[2369,0],[2369,36]],[[2369,5],[2369,36]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_value1_w",[[2370,0],[2370,41]],[[2370,11],[2370,41]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_value0_re",[[2371,0],[2371,36]],[[2371,5],[2371,36]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_value0_r",[[2372,0],[2372,41]],[[2372,11],[2372,41]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_value0_we",[[2373,0],[2373,36]],[[2373,5],[2373,36]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_value0_w",[[2374,0],[2374,41]],[[2374,11],[2374,41]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_ev_status_re",[[2375,0],[2375,39]],[[2375,5],[2375,39]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_ev_status_r",[[2376,0],[2376,38]],[[2376,5],[2376,38]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_ev_status_we",[[2377,0],[2377,39]],[[2377,5],[2377,39]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_ev_status_w",[[2378,0],[2378,38]],[[2378,5],[2378,38]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_ev_pending_re",[[2379,0],[2379,40]],[[2379,5],[2379,40]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_ev_pending_r",[[2380,0],[2380,39]],[[2380,5],[2380,39]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_ev_pending_we",[[2381,0],[2381,40]],[[2381,5],[2381,40]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_ev_pending_w",[[2382,0],[2382,39]],[[2382,5],[2382,39]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_ev_enable0_re",[[2383,0],[2383,40]],[[2383,5],[2383,40]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_ev_enable0_r",[[2384,0],[2384,39]],[[2384,5],[2384,39]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_ev_enable0_we",[[2385,0],[2385,40]],[[2385,5],[2385,40]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_ev_enable0_w",[[2386,0],[2386,39]],[[2386,5],[2386,39]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank4_sel",[[2387,0],[2387,30]],[[2387,5],[2387,30]],["litedram_core"],["variable","wire"]],["litedramcore_interface5_bank_bus_adr",[[2388,0],[2388,48]],[[2388,12],[2388,48]],["litedram_core"],["variable","wire"]],["litedramcore_interface5_bank_bus_we",[[2389,0],[2389,40]],[[2389,5],[2389,40]],["litedram_core"],["variable","wire"]],["litedramcore_interface5_bank_bus_dat_w",[[2390,0],[2390,49]],[[2390,11],[2390,49]],["litedram_core"],["variable","wire"]],["litedramcore_interface5_bank_bus_dat_r",[[2391,0],[2391,55]],[[2391,10],[2391,48]],["litedram_core"],["variable","reg"]],["litedramcore_csrbank5_txfull_re",[[2392,0],[2392,36]],[[2392,5],[2392,36]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_txfull_r",[[2393,0],[2393,35]],[[2393,5],[2393,35]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_txfull_we",[[2394,0],[2394,36]],[[2394,5],[2394,36]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_txfull_w",[[2395,0],[2395,35]],[[2395,5],[2395,35]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_rxempty_re",[[2396,0],[2396,37]],[[2396,5],[2396,37]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_rxempty_r",[[2397,0],[2397,36]],[[2397,5],[2397,36]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_rxempty_we",[[2398,0],[2398,37]],[[2398,5],[2398,37]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_rxempty_w",[[2399,0],[2399,36]],[[2399,5],[2399,36]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_ev_status_re",[[2400,0],[2400,39]],[[2400,5],[2400,39]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_ev_status_r",[[2401,0],[2401,44]],[[2401,11],[2401,44]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_ev_status_we",[[2402,0],[2402,39]],[[2402,5],[2402,39]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_ev_status_w",[[2403,0],[2403,44]],[[2403,11],[2403,44]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_ev_pending_re",[[2404,0],[2404,40]],[[2404,5],[2404,40]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_ev_pending_r",[[2405,0],[2405,45]],[[2405,11],[2405,45]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_ev_pending_we",[[2406,0],[2406,40]],[[2406,5],[2406,40]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_ev_pending_w",[[2407,0],[2407,45]],[[2407,11],[2407,45]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_ev_enable0_re",[[2408,0],[2408,40]],[[2408,5],[2408,40]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_ev_enable0_r",[[2409,0],[2409,45]],[[2409,11],[2409,45]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_ev_enable0_we",[[2410,0],[2410,40]],[[2410,5],[2410,40]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_ev_enable0_w",[[2411,0],[2411,45]],[[2411,11],[2411,45]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_txempty_re",[[2412,0],[2412,37]],[[2412,5],[2412,37]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_txempty_r",[[2413,0],[2413,36]],[[2413,5],[2413,36]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_txempty_we",[[2414,0],[2414,37]],[[2414,5],[2414,37]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_txempty_w",[[2415,0],[2415,36]],[[2415,5],[2415,36]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_rxfull_re",[[2416,0],[2416,36]],[[2416,5],[2416,36]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_rxfull_r",[[2417,0],[2417,35]],[[2417,5],[2417,35]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_rxfull_we",[[2418,0],[2418,36]],[[2418,5],[2418,36]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_rxfull_w",[[2419,0],[2419,35]],[[2419,5],[2419,35]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank5_sel",[[2420,0],[2420,30]],[[2420,5],[2420,30]],["litedram_core"],["variable","wire"]],["litedramcore_interface6_bank_bus_adr",[[2421,0],[2421,48]],[[2421,12],[2421,48]],["litedram_core"],["variable","wire"]],["litedramcore_interface6_bank_bus_we",[[2422,0],[2422,40]],[[2422,5],[2422,40]],["litedram_core"],["variable","wire"]],["litedramcore_interface6_bank_bus_dat_w",[[2423,0],[2423,49]],[[2423,11],[2423,49]],["litedram_core"],["variable","wire"]],["litedramcore_interface6_bank_bus_dat_r",[[2424,0],[2424,55]],[[2424,10],[2424,48]],["litedram_core"],["variable","reg"]],["litedramcore_csrbank6_tuning_word3_re",[[2425,0],[2425,42]],[[2425,5],[2425,42]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank6_tuning_word3_r",[[2426,0],[2426,47]],[[2426,11],[2426,47]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank6_tuning_word3_we",[[2427,0],[2427,42]],[[2427,5],[2427,42]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank6_tuning_word3_w",[[2428,0],[2428,47]],[[2428,11],[2428,47]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank6_tuning_word2_re",[[2429,0],[2429,42]],[[2429,5],[2429,42]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank6_tuning_word2_r",[[2430,0],[2430,47]],[[2430,11],[2430,47]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank6_tuning_word2_we",[[2431,0],[2431,42]],[[2431,5],[2431,42]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank6_tuning_word2_w",[[2432,0],[2432,47]],[[2432,11],[2432,47]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank6_tuning_word1_re",[[2433,0],[2433,42]],[[2433,5],[2433,42]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank6_tuning_word1_r",[[2434,0],[2434,47]],[[2434,11],[2434,47]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank6_tuning_word1_we",[[2435,0],[2435,42]],[[2435,5],[2435,42]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank6_tuning_word1_w",[[2436,0],[2436,47]],[[2436,11],[2436,47]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank6_tuning_word0_re",[[2437,0],[2437,42]],[[2437,5],[2437,42]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank6_tuning_word0_r",[[2438,0],[2438,47]],[[2438,11],[2438,47]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank6_tuning_word0_we",[[2439,0],[2439,42]],[[2439,5],[2439,42]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank6_tuning_word0_w",[[2440,0],[2440,47]],[[2440,11],[2440,47]],["litedram_core"],["variable","wire"]],["litedramcore_csrbank6_sel",[[2441,0],[2441,30]],[[2441,5],[2441,30]],["litedram_core"],["variable","wire"]],["litedramcore_csr_interconnect_adr",[[2442,0],[2442,45]],[[2442,12],[2442,45]],["litedram_core"],["variable","wire"]],["litedramcore_csr_interconnect_we",[[2443,0],[2443,37]],[[2443,5],[2443,37]],["litedram_core"],["variable","wire"]],["litedramcore_csr_interconnect_dat_w",[[2444,0],[2444,46]],[[2444,11],[2444,46]],["litedram_core"],["variable","wire"]],["litedramcore_csr_interconnect_dat_r",[[2445,0],[2445,46]],[[2445,11],[2445,46]],["litedram_core"],["variable","wire"]],["litedramcore_state",[[2446,0],[2446,35]],[[2446,10],[2446,28]],["litedram_core"],["variable","reg"]],["litedramcore_next_state",[[2447,0],[2447,40]],[[2447,10],[2447,33]],["litedram_core"],["variable","reg"]],["litedramcore_litedramcore_dat_w_next_value0",[[2448,0],[2448,60]],[[2448,10],[2448,53]],["litedram_core"],["variable","reg"]],["litedramcore_litedramcore_dat_w_next_value_ce0",[[2449,0],[2449,57]],[[2449,4],[2449,50]],["litedram_core"],["variable","reg"]],["litedramcore_litedramcore_adr_next_value1",[[2450,0],[2450,60]],[[2450,11],[2450,52]],["litedram_core"],["variable","reg"]],["litedramcore_litedramcore_adr_next_value_ce1",[[2451,0],[2451,55]],[[2451,4],[2451,48]],["litedram_core"],["variable","reg"]],["litedramcore_litedramcore_we_next_value2",[[2452,0],[2452,51]],[[2452,4],[2452,44]],["litedram_core"],["variable","reg"]],["litedramcore_litedramcore_we_next_value_ce2",[[2453,0],[2453,54]],[[2453,4],[2453,47]],["litedram_core"],["variable","reg"]],["rhs_array_muxed0",[[2454,0],[2454,27]],[[2454,4],[2454,20]],["litedram_core"],["variable","reg"]],["rhs_array_muxed1",[[2455,0],[2455,35]],[[2455,11],[2455,27]],["litedram_core"],["variable","reg"]],["rhs_array_muxed2",[[2456,0],[2456,33]],[[2456,10],[2456,26]],["litedram_core"],["variable","reg"]],["rhs_array_muxed3",[[2457,0],[2457,27]],[[2457,4],[2457,20]],["litedram_core"],["variable","reg"]],["rhs_array_muxed4",[[2458,0],[2458,27]],[[2458,4],[2458,20]],["litedram_core"],["variable","reg"]],["rhs_array_muxed5",[[2459,0],[2459,27]],[[2459,4],[2459,20]],["litedram_core"],["variable","reg"]],["t_array_muxed0",[[2460,0],[2460,25]],[[2460,4],[2460,18]],["litedram_core"],["variable","reg"]],["t_array_muxed1",[[2461,0],[2461,25]],[[2461,4],[2461,18]],["litedram_core"],["variable","reg"]],["t_array_muxed2",[[2462,0],[2462,25]],[[2462,4],[2462,18]],["litedram_core"],["variable","reg"]],["rhs_array_muxed6",[[2463,0],[2463,27]],[[2463,4],[2463,20]],["litedram_core"],["variable","reg"]],["rhs_array_muxed7",[[2464,0],[2464,35]],[[2464,11],[2464,27]],["litedram_core"],["variable","reg"]],["rhs_array_muxed8",[[2465,0],[2465,33]],[[2465,10],[2465,26]],["litedram_core"],["variable","reg"]],["rhs_array_muxed9",[[2466,0],[2466,27]],[[2466,4],[2466,20]],["litedram_core"],["variable","reg"]],["rhs_array_muxed10",[[2467,0],[2467,28]],[[2467,4],[2467,21]],["litedram_core"],["variable","reg"]],["rhs_array_muxed11",[[2468,0],[2468,28]],[[2468,4],[2468,21]],["litedram_core"],["variable","reg"]],["t_array_muxed3",[[2469,0],[2469,25]],[[2469,4],[2469,18]],["litedram_core"],["variable","reg"]],["t_array_muxed4",[[2470,0],[2470,25]],[[2470,4],[2470,18]],["litedram_core"],["variable","reg"]],["t_array_muxed5",[[2471,0],[2471,25]],[[2471,4],[2471,18]],["litedram_core"],["variable","reg"]],["rhs_array_muxed12",[[2472,0],[2472,36]],[[2472,11],[2472,28]],["litedram_core"],["variable","reg"]],["rhs_array_muxed13",[[2473,0],[2473,28]],[[2473,4],[2473,21]],["litedram_core"],["variable","reg"]],["rhs_array_muxed14",[[2474,0],[2474,28]],[[2474,4],[2474,21]],["litedram_core"],["variable","reg"]],["rhs_array_muxed15",[[2475,0],[2475,36]],[[2475,11],[2475,28]],["litedram_core"],["variable","reg"]],["rhs_array_muxed16",[[2476,0],[2476,28]],[[2476,4],[2476,21]],["litedram_core"],["variable","reg"]],["rhs_array_muxed17",[[2477,0],[2477,28]],[[2477,4],[2477,21]],["litedram_core"],["variable","reg"]],["rhs_array_muxed18",[[2478,0],[2478,36]],[[2478,11],[2478,28]],["litedram_core"],["variable","reg"]],["rhs_array_muxed19",[[2479,0],[2479,28]],[[2479,4],[2479,21]],["litedram_core"],["variable","reg"]],["rhs_array_muxed20",[[2480,0],[2480,28]],[[2480,4],[2480,21]],["litedram_core"],["variable","reg"]],["rhs_array_muxed21",[[2481,0],[2481,36]],[[2481,11],[2481,28]],["litedram_core"],["variable","reg"]],["rhs_array_muxed22",[[2482,0],[2482,28]],[[2482,4],[2482,21]],["litedram_core"],["variable","reg"]],["rhs_array_muxed23",[[2483,0],[2483,28]],[[2483,4],[2483,21]],["litedram_core"],["variable","reg"]],["rhs_array_muxed24",[[2484,0],[2484,36]],[[2484,11],[2484,28]],["litedram_core"],["variable","reg"]],["rhs_array_muxed25",[[2485,0],[2485,28]],[[2485,4],[2485,21]],["litedram_core"],["variable","reg"]],["rhs_array_muxed26",[[2486,0],[2486,28]],[[2486,4],[2486,21]],["litedram_core"],["variable","reg"]],["rhs_array_muxed27",[[2487,0],[2487,36]],[[2487,11],[2487,28]],["litedram_core"],["variable","reg"]],["rhs_array_muxed28",[[2488,0],[2488,28]],[[2488,4],[2488,21]],["litedram_core"],["variable","reg"]],["rhs_array_muxed29",[[2489,0],[2489,28]],[[2489,4],[2489,21]],["litedram_core"],["variable","reg"]],["rhs_array_muxed30",[[2490,0],[2490,36]],[[2490,11],[2490,28]],["litedram_core"],["variable","reg"]],["rhs_array_muxed31",[[2491,0],[2491,28]],[[2491,4],[2491,21]],["litedram_core"],["variable","reg"]],["rhs_array_muxed32",[[2492,0],[2492,28]],[[2492,4],[2492,21]],["litedram_core"],["variable","reg"]],["rhs_array_muxed33",[[2493,0],[2493,36]],[[2493,11],[2493,28]],["litedram_core"],["variable","reg"]],["rhs_array_muxed34",[[2494,0],[2494,28]],[[2494,4],[2494,21]],["litedram_core"],["variable","reg"]],["rhs_array_muxed35",[[2495,0],[2495,28]],[[2495,4],[2495,21]],["litedram_core"],["variable","reg"]],["rhs_array_muxed36",[[2496,0],[2496,36]],[[2496,11],[2496,28]],["litedram_core"],["variable","reg"]],["rhs_array_muxed37",[[2497,0],[2497,36]],[[2497,11],[2497,28]],["litedram_core"],["variable","reg"]],["rhs_array_muxed38",[[2498,0],[2498,34]],[[2498,10],[2498,27]],["litedram_core"],["variable","reg"]],["rhs_array_muxed39",[[2499,0],[2499,28]],[[2499,4],[2499,21]],["litedram_core"],["variable","reg"]],["rhs_array_muxed40",[[2500,0],[2500,28]],[[2500,4],[2500,21]],["litedram_core"],["variable","reg"]],["rhs_array_muxed41",[[2501,0],[2501,28]],[[2501,4],[2501,21]],["litedram_core"],["variable","reg"]],["rhs_array_muxed42",[[2502,0],[2502,34]],[[2502,10],[2502,27]],["litedram_core"],["variable","reg"]],["rhs_array_muxed43",[[2503,0],[2503,34]],[[2503,10],[2503,27]],["litedram_core"],["variable","reg"]],["array_muxed0",[[2504,0],[2504,29]],[[2504,10],[2504,22]],["litedram_core"],["variable","reg"]],["array_muxed1",[[2505,0],[2505,31]],[[2505,11],[2505,23]],["litedram_core"],["variable","reg"]],["array_muxed2",[[2506,0],[2506,23]],[[2506,4],[2506,16]],["litedram_core"],["variable","reg"]],["array_muxed3",[[2507,0],[2507,23]],[[2507,4],[2507,16]],["litedram_core"],["variable","reg"]],["array_muxed4",[[2508,0],[2508,23]],[[2508,4],[2508,16]],["litedram_core"],["variable","reg"]],["array_muxed5",[[2509,0],[2509,23]],[[2509,4],[2509,16]],["litedram_core"],["variable","reg"]],["array_muxed6",[[2510,0],[2510,23]],[[2510,4],[2510,16]],["litedram_core"],["variable","reg"]],["array_muxed7",[[2511,0],[2511,29]],[[2511,10],[2511,22]],["litedram_core"],["variable","reg"]],["array_muxed8",[[2512,0],[2512,31]],[[2512,11],[2512,23]],["litedram_core"],["variable","reg"]],["array_muxed9",[[2513,0],[2513,23]],[[2513,4],[2513,16]],["litedram_core"],["variable","reg"]],["array_muxed10",[[2514,0],[2514,24]],[[2514,4],[2514,17]],["litedram_core"],["variable","reg"]],["array_muxed11",[[2515,0],[2515,24]],[[2515,4],[2515,17]],["litedram_core"],["variable","reg"]],["array_muxed12",[[2516,0],[2516,24]],[[2516,4],[2516,17]],["litedram_core"],["variable","reg"]],["array_muxed13",[[2517,0],[2517,24]],[[2517,4],[2517,17]],["litedram_core"],["variable","reg"]],["regs0",[[2518,62],[2518,78]],[[2518,66],[2518,71]],["litedram_core"],["variable","reg"]],["regs1",[[2519,46],[2519,62]],[[2519,50],[2519,55]],["litedram_core"],["variable","reg"]],["xilinxasyncresetsynchronizerimpl0",[[2520,0],[2520,38]],[[2520,5],[2520,38]],["litedram_core"],["variable","wire"]],["xilinxasyncresetsynchronizerimpl0_rst_meta",[[2521,0],[2521,47]],[[2521,5],[2521,47]],["litedram_core"],["variable","wire"]],["xilinxasyncresetsynchronizerimpl1",[[2522,0],[2522,38]],[[2522,5],[2522,38]],["litedram_core"],["variable","wire"]],["xilinxasyncresetsynchronizerimpl1_rst_meta",[[2523,0],[2523,47]],[[2523,5],[2523,47]],["litedram_core"],["variable","wire"]],["xilinxasyncresetsynchronizerimpl2",[[2524,0],[2524,38]],[[2524,5],[2524,38]],["litedram_core"],["variable","wire"]],["xilinxasyncresetsynchronizerimpl2_rst_meta",[[2525,0],[2525,47]],[[2525,5],[2525,47]],["litedram_core"],["variable","wire"]],["xilinxasyncresetsynchronizerimpl2_expr",[[2526,0],[2526,43]],[[2526,5],[2526,43]],["litedram_core"],["variable","wire"]],["xilinxasyncresetsynchronizerimpl3",[[2527,0],[2527,38]],[[2527,5],[2527,38]],["litedram_core"],["variable","wire"]],["xilinxasyncresetsynchronizerimpl3_rst_meta",[[2528,0],[2528,47]],[[2528,5],[2528,47]],["litedram_core"],["variable","wire"]],["xilinxasyncresetsynchronizerimpl3_expr",[[2529,0],[2529,43]],[[2529,5],[2529,43]],["litedram_core"],["variable","wire"]],["dummy_s",[[2532,0],[2532,11]],[[2532,4],[2532,11]],["litedram_core"],["variable","reg"]],["dummy_d",[[2579,0],[2579,11]],[[2579,4],[2579,11]],["litedram_core"],["variable","reg"]],["dummy_d_1",[[2628,0],[2628,13]],[[2628,4],[2628,13]],["litedram_core"],["variable","reg"]],["dummy_d_2",[[2643,0],[2643,13]],[[2643,4],[2643,13]],["litedram_core"],["variable","reg"]],["dummy_d_3",[[2675,0],[2675,13]],[[2675,4],[2675,13]],["litedram_core"],["variable","reg"]],["dummy_d_4",[[2714,0],[2714,13]],[[2714,4],[2714,13]],["litedram_core"],["variable","reg"]],["dummy_d_5",[[2740,0],[2740,13]],[[2740,4],[2740,13]],["litedram_core"],["variable","reg"]],["dummy_d_6",[[2764,0],[2764,13]],[[2764,4],[2764,13]],["litedram_core"],["variable","reg"]],["dummy_d_7",[[2806,0],[2806,13]],[[2806,4],[2806,13]],["litedram_core"],["variable","reg"]],["dummy_d_8",[[2848,0],[2848,13]],[[2848,4],[2848,13]],["litedram_core"],["variable","reg"]],["dummy_d_9",[[2890,0],[2890,13]],[[2890,4],[2890,13]],["litedram_core"],["variable","reg"]],["dummy_d_10",[[2937,0],[2937,14]],[[2937,4],[2937,14]],["litedram_core"],["variable","reg"]],["dummy_d_11",[[2954,0],[2954,14]],[[2954,4],[2954,14]],["litedram_core"],["variable","reg"]],["dummy_d_12",[[2977,0],[2977,14]],[[2977,4],[2977,14]],["litedram_core"],["variable","reg"]],["dummy_d_13",[[3013,0],[3013,14]],[[3013,4],[3013,14]],["litedram_core"],["variable","reg"]],["dummy_d_14",[[3049,0],[3049,14]],[[3049,4],[3049,14]],["litedram_core"],["variable","reg"]],["dummy_d_15",[[3085,0],[3085,14]],[[3085,4],[3085,14]],["litedram_core"],["variable","reg"]],["dummy_d_16",[[3121,0],[3121,14]],[[3121,4],[3121,14]],["litedram_core"],["variable","reg"]],["dummy_d_17",[[3157,0],[3157,14]],[[3157,4],[3157,14]],["litedram_core"],["variable","reg"]],["dummy_d_18",[[3193,0],[3193,14]],[[3193,4],[3193,14]],["litedram_core"],["variable","reg"]],["dummy_d_19",[[3229,0],[3229,14]],[[3229,4],[3229,14]],["litedram_core"],["variable","reg"]],["dummy_d_20",[[3265,0],[3265,14]],[[3265,4],[3265,14]],["litedram_core"],["variable","reg"]],["dummy_d_21",[[3301,0],[3301,14]],[[3301,4],[3301,14]],["litedram_core"],["variable","reg"]],["dummy_d_22",[[3337,0],[3337,14]],[[3337,4],[3337,14]],["litedram_core"],["variable","reg"]],["dummy_d_23",[[3373,0],[3373,14]],[[3373,4],[3373,14]],["litedram_core"],["variable","reg"]],["dummy_d_24",[[3409,0],[3409,14]],[[3409,4],[3409,14]],["litedram_core"],["variable","reg"]],["dummy_d_25",[[3445,0],[3445,14]],[[3445,4],[3445,14]],["litedram_core"],["variable","reg"]],["dummy_d_26",[[3481,0],[3481,14]],[[3481,4],[3481,14]],["litedram_core"],["variable","reg"]],["dummy_d_27",[[3517,0],[3517,14]],[[3517,4],[3517,14]],["litedram_core"],["variable","reg"]],["dummy_d_28",[[3553,0],[3553,14]],[[3553,4],[3553,14]],["litedram_core"],["variable","reg"]],["dummy_d_29",[[3589,0],[3589,14]],[[3589,4],[3589,14]],["litedram_core"],["variable","reg"]],["dummy_d_30",[[3625,0],[3625,14]],[[3625,4],[3625,14]],["litedram_core"],["variable","reg"]],["dummy_d_31",[[3661,0],[3661,14]],[[3661,4],[3661,14]],["litedram_core"],["variable","reg"]],["dummy_d_32",[[3697,0],[3697,14]],[[3697,4],[3697,14]],["litedram_core"],["variable","reg"]],["dummy_d_33",[[3733,0],[3733,14]],[[3733,4],[3733,14]],["litedram_core"],["variable","reg"]],["dummy_d_34",[[3769,0],[3769,14]],[[3769,4],[3769,14]],["litedram_core"],["variable","reg"]],["dummy_d_35",[[3805,0],[3805,14]],[[3805,4],[3805,14]],["litedram_core"],["variable","reg"]],["dummy_d_36",[[3841,0],[3841,14]],[[3841,4],[3841,14]],["litedram_core"],["variable","reg"]],["dummy_d_37",[[3877,0],[3877,14]],[[3877,4],[3877,14]],["litedram_core"],["variable","reg"]],["dummy_d_38",[[3913,0],[3913,14]],[[3913,4],[3913,14]],["litedram_core"],["variable","reg"]],["dummy_d_39",[[3949,0],[3949,14]],[[3949,4],[3949,14]],["litedram_core"],["variable","reg"]],["dummy_d_40",[[3985,0],[3985,14]],[[3985,4],[3985,14]],["litedram_core"],["variable","reg"]],["dummy_d_41",[[4021,0],[4021,14]],[[4021,4],[4021,14]],["litedram_core"],["variable","reg"]],["dummy_d_42",[[4057,0],[4057,14]],[[4057,4],[4057,14]],["litedram_core"],["variable","reg"]],["dummy_d_43",[[4093,0],[4093,14]],[[4093,4],[4093,14]],["litedram_core"],["variable","reg"]],["dummy_d_44",[[4129,0],[4129,14]],[[4129,4],[4129,14]],["litedram_core"],["variable","reg"]],["dummy_d_45",[[4165,0],[4165,14]],[[4165,4],[4165,14]],["litedram_core"],["variable","reg"]],["dummy_d_46",[[4201,0],[4201,14]],[[4201,4],[4201,14]],["litedram_core"],["variable","reg"]],["dummy_d_47",[[4237,0],[4237,14]],[[4237,4],[4237,14]],["litedram_core"],["variable","reg"]],["dummy_d_48",[[4337,0],[4337,14]],[[4337,4],[4337,14]],["litedram_core"],["variable","reg"]],["dummy_d_49",[[4352,0],[4352,14]],[[4352,4],[4352,14]],["litedram_core"],["variable","reg"]],["dummy_d_50",[[4367,0],[4367,14]],[[4367,4],[4367,14]],["litedram_core"],["variable","reg"]],["dummy_d_51",[[4382,0],[4382,14]],[[4382,4],[4382,14]],["litedram_core"],["variable","reg"]],["dummy_d_52",[[4396,0],[4396,14]],[[4396,4],[4396,14]],["litedram_core"],["variable","reg"]],["dummy_d_53",[[4410,0],[4410,14]],[[4410,4],[4410,14]],["litedram_core"],["variable","reg"]],["dummy_d_54",[[4424,0],[4424,14]],[[4424,4],[4424,14]],["litedram_core"],["variable","reg"]],["dummy_d_55",[[4438,0],[4438,14]],[[4438,4],[4438,14]],["litedram_core"],["variable","reg"]],["dummy_d_56",[[4453,0],[4453,14]],[[4453,4],[4453,14]],["litedram_core"],["variable","reg"]],["dummy_d_57",[[4468,0],[4468,14]],[[4468,4],[4468,14]],["litedram_core"],["variable","reg"]],["dummy_d_58",[[4483,0],[4483,14]],[[4483,4],[4483,14]],["litedram_core"],["variable","reg"]],["dummy_d_59",[[4498,0],[4498,14]],[[4498,4],[4498,14]],["litedram_core"],["variable","reg"]],["dummy_d_60",[[4513,0],[4513,14]],[[4513,4],[4513,14]],["litedram_core"],["variable","reg"]],["dummy_d_61",[[4527,0],[4527,14]],[[4527,4],[4527,14]],["litedram_core"],["variable","reg"]],["dummy_d_62",[[4542,0],[4542,14]],[[4542,4],[4542,14]],["litedram_core"],["variable","reg"]],["dummy_d_63",[[4556,0],[4556,14]],[[4556,4],[4556,14]],["litedram_core"],["variable","reg"]],["dummy_d_64",[[4571,0],[4571,14]],[[4571,4],[4571,14]],["litedram_core"],["variable","reg"]],["dummy_d_65",[[4586,0],[4586,14]],[[4586,4],[4586,14]],["litedram_core"],["variable","reg"]],["dummy_d_66",[[4601,0],[4601,14]],[[4601,4],[4601,14]],["litedram_core"],["variable","reg"]],["dummy_d_67",[[4616,0],[4616,14]],[[4616,4],[4616,14]],["litedram_core"],["variable","reg"]],["dummy_d_68",[[4631,0],[4631,14]],[[4631,4],[4631,14]],["litedram_core"],["variable","reg"]],["dummy_d_69",[[4646,0],[4646,14]],[[4646,4],[4646,14]],["litedram_core"],["variable","reg"]],["dummy_d_70",[[4661,0],[4661,14]],[[4661,4],[4661,14]],["litedram_core"],["variable","reg"]],["dummy_d_71",[[4676,0],[4676,14]],[[4676,4],[4676,14]],["litedram_core"],["variable","reg"]],["dummy_d_72",[[4691,0],[4691,14]],[[4691,4],[4691,14]],["litedram_core"],["variable","reg"]],["dummy_d_73",[[4706,0],[4706,14]],[[4706,4],[4706,14]],["litedram_core"],["variable","reg"]],["dummy_d_74",[[4721,0],[4721,14]],[[4721,4],[4721,14]],["litedram_core"],["variable","reg"]],["dummy_d_75",[[4736,0],[4736,14]],[[4736,4],[4736,14]],["litedram_core"],["variable","reg"]],["dummy_d_76",[[4751,0],[4751,14]],[[4751,4],[4751,14]],["litedram_core"],["variable","reg"]],["dummy_d_77",[[4765,0],[4765,14]],[[4765,4],[4765,14]],["litedram_core"],["variable","reg"]],["dummy_d_78",[[4780,0],[4780,14]],[[4780,4],[4780,14]],["litedram_core"],["variable","reg"]],["dummy_d_79",[[4794,0],[4794,14]],[[4794,4],[4794,14]],["litedram_core"],["variable","reg"]],["dummy_d_80",[[4809,0],[4809,14]],[[4809,4],[4809,14]],["litedram_core"],["variable","reg"]],["dummy_d_81",[[4824,0],[4824,14]],[[4824,4],[4824,14]],["litedram_core"],["variable","reg"]],["dummy_d_82",[[4839,0],[4839,14]],[[4839,4],[4839,14]],["litedram_core"],["variable","reg"]],["dummy_d_83",[[4854,0],[4854,14]],[[4854,4],[4854,14]],["litedram_core"],["variable","reg"]],["dummy_d_84",[[4875,0],[4875,14]],[[4875,4],[4875,14]],["litedram_core"],["variable","reg"]],["dummy_d_85",[[4890,0],[4890,14]],[[4890,4],[4890,14]],["litedram_core"],["variable","reg"]],["dummy_d_86",[[4905,0],[4905,14]],[[4905,4],[4905,14]],["litedram_core"],["variable","reg"]],["dummy_d_87",[[4920,0],[4920,14]],[[4920,4],[4920,14]],["litedram_core"],["variable","reg"]],["dummy_d_88",[[4941,0],[4941,14]],[[4941,4],[4941,14]],["litedram_core"],["variable","reg"]],["dummy_d_89",[[4956,0],[4956,14]],[[4956,4],[4956,14]],["litedram_core"],["variable","reg"]],["dummy_d_90",[[4971,0],[4971,14]],[[4971,4],[4971,14]],["litedram_core"],["variable","reg"]],["dummy_d_91",[[4986,0],[4986,14]],[[4986,4],[4986,14]],["litedram_core"],["variable","reg"]],["dummy_d_92",[[5071,0],[5071,14]],[[5071,4],[5071,14]],["litedram_core"],["variable","reg"]],["dummy_d_93",[[5101,0],[5101,14]],[[5101,4],[5101,14]],["litedram_core"],["variable","reg"]],["dummy_d_94",[[5124,0],[5124,14]],[[5124,4],[5124,14]],["litedram_core"],["variable","reg"]],["dummy_d_95",[[5145,0],[5145,14]],[[5145,4],[5145,14]],["litedram_core"],["variable","reg"]],["dummy_d_96",[[5180,0],[5180,14]],[[5180,4],[5180,14]],["litedram_core"],["variable","reg"]],["dummy_d_97",[[5198,0],[5198,14]],[[5198,4],[5198,14]],["litedram_core"],["variable","reg"]],["dummy_d_98",[[5230,0],[5230,14]],[[5230,4],[5230,14]],["litedram_core"],["variable","reg"]],["dummy_d_99",[[5253,0],[5253,14]],[[5253,4],[5253,14]],["litedram_core"],["variable","reg"]],["dummy_d_100",[[5315,0],[5315,15]],[[5315,4],[5315,15]],["litedram_core"],["variable","reg"]],["dummy_d_101",[[5344,0],[5344,15]],[[5344,4],[5344,15]],["litedram_core"],["variable","reg"]],["dummy_d_102",[[5388,0],[5388,15]],[[5388,4],[5388,15]],["litedram_core"],["variable","reg"]],["dummy_d_103",[[5417,0],[5417,15]],[[5417,4],[5417,15]],["litedram_core"],["variable","reg"]],["dummy_d_104",[[5446,0],[5446,15]],[[5446,4],[5446,15]],["litedram_core"],["variable","reg"]],["dummy_d_105",[[5484,0],[5484,15]],[[5484,4],[5484,15]],["litedram_core"],["variable","reg"]],["dummy_d_106",[[5516,0],[5516,15]],[[5516,4],[5516,15]],["litedram_core"],["variable","reg"]],["dummy_d_107",[[5560,0],[5560,15]],[[5560,4],[5560,15]],["litedram_core"],["variable","reg"]],["dummy_d_108",[[5589,0],[5589,15]],[[5589,4],[5589,15]],["litedram_core"],["variable","reg"]],["dummy_d_109",[[5622,0],[5622,15]],[[5622,4],[5622,15]],["litedram_core"],["variable","reg"]],["dummy_d_110",[[5663,0],[5663,15]],[[5663,4],[5663,15]],["litedram_core"],["variable","reg"]],["dummy_d_111",[[5704,0],[5704,15]],[[5704,4],[5704,15]],["litedram_core"],["variable","reg"]],["dummy_d_112",[[5745,0],[5745,15]],[[5745,4],[5745,15]],["litedram_core"],["variable","reg"]],["dummy_d_113",[[5800,0],[5800,15]],[[5800,4],[5800,15]],["litedram_core"],["variable","reg"]],["dummy_d_114",[[5818,0],[5818,15]],[[5818,4],[5818,15]],["litedram_core"],["variable","reg"]],["dummy_d_115",[[5850,0],[5850,15]],[[5850,4],[5850,15]],["litedram_core"],["variable","reg"]],["dummy_d_116",[[5873,0],[5873,15]],[[5873,4],[5873,15]],["litedram_core"],["variable","reg"]],["dummy_d_117",[[5935,0],[5935,15]],[[5935,4],[5935,15]],["litedram_core"],["variable","reg"]],["dummy_d_118",[[5976,0],[5976,15]],[[5976,4],[5976,15]],["litedram_core"],["variable","reg"]],["dummy_d_119",[[6017,0],[6017,15]],[[6017,4],[6017,15]],["litedram_core"],["variable","reg"]],["dummy_d_120",[[6058,0],[6058,15]],[[6058,4],[6058,15]],["litedram_core"],["variable","reg"]],["dummy_d_121",[[6099,0],[6099,15]],[[6099,4],[6099,15]],["litedram_core"],["variable","reg"]],["dummy_d_122",[[6128,0],[6128,15]],[[6128,4],[6128,15]],["litedram_core"],["variable","reg"]],["dummy_d_123",[[6172,0],[6172,15]],[[6172,4],[6172,15]],["litedram_core"],["variable","reg"]],["dummy_d_124",[[6201,0],[6201,15]],[[6201,4],[6201,15]],["litedram_core"],["variable","reg"]],["dummy_d_125",[[6230,0],[6230,15]],[[6230,4],[6230,15]],["litedram_core"],["variable","reg"]],["dummy_d_126",[[6268,0],[6268,15]],[[6268,4],[6268,15]],["litedram_core"],["variable","reg"]],["dummy_d_127",[[6300,0],[6300,15]],[[6300,4],[6300,15]],["litedram_core"],["variable","reg"]],["dummy_d_128",[[6344,0],[6344,15]],[[6344,4],[6344,15]],["litedram_core"],["variable","reg"]],["dummy_d_129",[[6373,0],[6373,15]],[[6373,4],[6373,15]],["litedram_core"],["variable","reg"]],["dummy_d_130",[[6420,0],[6420,15]],[[6420,4],[6420,15]],["litedram_core"],["variable","reg"]],["dummy_d_131",[[6438,0],[6438,15]],[[6438,4],[6438,15]],["litedram_core"],["variable","reg"]],["dummy_d_132",[[6470,0],[6470,15]],[[6470,4],[6470,15]],["litedram_core"],["variable","reg"]],["dummy_d_133",[[6493,0],[6493,15]],[[6493,4],[6493,15]],["litedram_core"],["variable","reg"]],["dummy_d_134",[[6555,0],[6555,15]],[[6555,4],[6555,15]],["litedram_core"],["variable","reg"]],["dummy_d_135",[[6593,0],[6593,15]],[[6593,4],[6593,15]],["litedram_core"],["variable","reg"]],["dummy_d_136",[[6625,0],[6625,15]],[[6625,4],[6625,15]],["litedram_core"],["variable","reg"]],["dummy_d_137",[[6669,0],[6669,15]],[[6669,4],[6669,15]],["litedram_core"],["variable","reg"]],["dummy_d_138",[[6698,0],[6698,15]],[[6698,4],[6698,15]],["litedram_core"],["variable","reg"]],["dummy_d_139",[[6731,0],[6731,15]],[[6731,4],[6731,15]],["litedram_core"],["variable","reg"]],["dummy_d_140",[[6772,0],[6772,15]],[[6772,4],[6772,15]],["litedram_core"],["variable","reg"]],["dummy_d_141",[[6813,0],[6813,15]],[[6813,4],[6813,15]],["litedram_core"],["variable","reg"]],["dummy_d_142",[[6854,0],[6854,15]],[[6854,4],[6854,15]],["litedram_core"],["variable","reg"]],["dummy_d_143",[[6895,0],[6895,15]],[[6895,4],[6895,15]],["litedram_core"],["variable","reg"]],["dummy_d_144",[[6924,0],[6924,15]],[[6924,4],[6924,15]],["litedram_core"],["variable","reg"]],["dummy_d_145",[[6968,0],[6968,15]],[[6968,4],[6968,15]],["litedram_core"],["variable","reg"]],["dummy_d_146",[[6997,0],[6997,15]],[[6997,4],[6997,15]],["litedram_core"],["variable","reg"]],["dummy_d_147",[[7040,0],[7040,15]],[[7040,4],[7040,15]],["litedram_core"],["variable","reg"]],["dummy_d_148",[[7058,0],[7058,15]],[[7058,4],[7058,15]],["litedram_core"],["variable","reg"]],["dummy_d_149",[[7090,0],[7090,15]],[[7090,4],[7090,15]],["litedram_core"],["variable","reg"]],["dummy_d_150",[[7113,0],[7113,15]],[[7113,4],[7113,15]],["litedram_core"],["variable","reg"]],["dummy_d_151",[[7175,0],[7175,15]],[[7175,4],[7175,15]],["litedram_core"],["variable","reg"]],["dummy_d_152",[[7204,0],[7204,15]],[[7204,4],[7204,15]],["litedram_core"],["variable","reg"]],["dummy_d_153",[[7233,0],[7233,15]],[[7233,4],[7233,15]],["litedram_core"],["variable","reg"]],["dummy_d_154",[[7271,0],[7271,15]],[[7271,4],[7271,15]],["litedram_core"],["variable","reg"]],["dummy_d_155",[[7303,0],[7303,15]],[[7303,4],[7303,15]],["litedram_core"],["variable","reg"]],["dummy_d_156",[[7347,0],[7347,15]],[[7347,4],[7347,15]],["litedram_core"],["variable","reg"]],["dummy_d_157",[[7376,0],[7376,15]],[[7376,4],[7376,15]],["litedram_core"],["variable","reg"]],["dummy_d_158",[[7409,0],[7409,15]],[[7409,4],[7409,15]],["litedram_core"],["variable","reg"]],["dummy_d_159",[[7450,0],[7450,15]],[[7450,4],[7450,15]],["litedram_core"],["variable","reg"]],["dummy_d_160",[[7491,0],[7491,15]],[[7491,4],[7491,15]],["litedram_core"],["variable","reg"]],["dummy_d_161",[[7532,0],[7532,15]],[[7532,4],[7532,15]],["litedram_core"],["variable","reg"]],["dummy_d_162",[[7573,0],[7573,15]],[[7573,4],[7573,15]],["litedram_core"],["variable","reg"]],["dummy_d_163",[[7617,0],[7617,15]],[[7617,4],[7617,15]],["litedram_core"],["variable","reg"]],["dummy_d_164",[[7660,0],[7660,15]],[[7660,4],[7660,15]],["litedram_core"],["variable","reg"]],["dummy_d_165",[[7678,0],[7678,15]],[[7678,4],[7678,15]],["litedram_core"],["variable","reg"]],["dummy_d_166",[[7710,0],[7710,15]],[[7710,4],[7710,15]],["litedram_core"],["variable","reg"]],["dummy_d_167",[[7733,0],[7733,15]],[[7733,4],[7733,15]],["litedram_core"],["variable","reg"]],["dummy_d_168",[[7795,0],[7795,15]],[[7795,4],[7795,15]],["litedram_core"],["variable","reg"]],["dummy_d_169",[[7824,0],[7824,15]],[[7824,4],[7824,15]],["litedram_core"],["variable","reg"]],["dummy_d_170",[[7868,0],[7868,15]],[[7868,4],[7868,15]],["litedram_core"],["variable","reg"]],["dummy_d_171",[[7897,0],[7897,15]],[[7897,4],[7897,15]],["litedram_core"],["variable","reg"]],["dummy_d_172",[[7926,0],[7926,15]],[[7926,4],[7926,15]],["litedram_core"],["variable","reg"]],["dummy_d_173",[[7964,0],[7964,15]],[[7964,4],[7964,15]],["litedram_core"],["variable","reg"]],["dummy_d_174",[[7996,0],[7996,15]],[[7996,4],[7996,15]],["litedram_core"],["variable","reg"]],["dummy_d_175",[[8040,0],[8040,15]],[[8040,4],[8040,15]],["litedram_core"],["variable","reg"]],["dummy_d_176",[[8069,0],[8069,15]],[[8069,4],[8069,15]],["litedram_core"],["variable","reg"]],["dummy_d_177",[[8102,0],[8102,15]],[[8102,4],[8102,15]],["litedram_core"],["variable","reg"]],["dummy_d_178",[[8143,0],[8143,15]],[[8143,4],[8143,15]],["litedram_core"],["variable","reg"]],["dummy_d_179",[[8184,0],[8184,15]],[[8184,4],[8184,15]],["litedram_core"],["variable","reg"]],["dummy_d_180",[[8225,0],[8225,15]],[[8225,4],[8225,15]],["litedram_core"],["variable","reg"]],["dummy_d_181",[[8280,0],[8280,15]],[[8280,4],[8280,15]],["litedram_core"],["variable","reg"]],["dummy_d_182",[[8298,0],[8298,15]],[[8298,4],[8298,15]],["litedram_core"],["variable","reg"]],["dummy_d_183",[[8330,0],[8330,15]],[[8330,4],[8330,15]],["litedram_core"],["variable","reg"]],["dummy_d_184",[[8353,0],[8353,15]],[[8353,4],[8353,15]],["litedram_core"],["variable","reg"]],["dummy_d_185",[[8415,0],[8415,15]],[[8415,4],[8415,15]],["litedram_core"],["variable","reg"]],["dummy_d_186",[[8456,0],[8456,15]],[[8456,4],[8456,15]],["litedram_core"],["variable","reg"]],["dummy_d_187",[[8497,0],[8497,15]],[[8497,4],[8497,15]],["litedram_core"],["variable","reg"]],["dummy_d_188",[[8538,0],[8538,15]],[[8538,4],[8538,15]],["litedram_core"],["variable","reg"]],["dummy_d_189",[[8579,0],[8579,15]],[[8579,4],[8579,15]],["litedram_core"],["variable","reg"]],["dummy_d_190",[[8608,0],[8608,15]],[[8608,4],[8608,15]],["litedram_core"],["variable","reg"]],["dummy_d_191",[[8652,0],[8652,15]],[[8652,4],[8652,15]],["litedram_core"],["variable","reg"]],["dummy_d_192",[[8681,0],[8681,15]],[[8681,4],[8681,15]],["litedram_core"],["variable","reg"]],["dummy_d_193",[[8710,0],[8710,15]],[[8710,4],[8710,15]],["litedram_core"],["variable","reg"]],["dummy_d_194",[[8748,0],[8748,15]],[[8748,4],[8748,15]],["litedram_core"],["variable","reg"]],["dummy_d_195",[[8780,0],[8780,15]],[[8780,4],[8780,15]],["litedram_core"],["variable","reg"]],["dummy_d_196",[[8824,0],[8824,15]],[[8824,4],[8824,15]],["litedram_core"],["variable","reg"]],["dummy_d_197",[[8853,0],[8853,15]],[[8853,4],[8853,15]],["litedram_core"],["variable","reg"]],["dummy_d_198",[[8900,0],[8900,15]],[[8900,4],[8900,15]],["litedram_core"],["variable","reg"]],["dummy_d_199",[[8918,0],[8918,15]],[[8918,4],[8918,15]],["litedram_core"],["variable","reg"]],["dummy_d_200",[[8950,0],[8950,15]],[[8950,4],[8950,15]],["litedram_core"],["variable","reg"]],["dummy_d_201",[[8973,0],[8973,15]],[[8973,4],[8973,15]],["litedram_core"],["variable","reg"]],["dummy_d_202",[[9035,0],[9035,15]],[[9035,4],[9035,15]],["litedram_core"],["variable","reg"]],["dummy_d_203",[[9073,0],[9073,15]],[[9073,4],[9073,15]],["litedram_core"],["variable","reg"]],["dummy_d_204",[[9105,0],[9105,15]],[[9105,4],[9105,15]],["litedram_core"],["variable","reg"]],["dummy_d_205",[[9149,0],[9149,15]],[[9149,4],[9149,15]],["litedram_core"],["variable","reg"]],["dummy_d_206",[[9178,0],[9178,15]],[[9178,4],[9178,15]],["litedram_core"],["variable","reg"]],["dummy_d_207",[[9211,0],[9211,15]],[[9211,4],[9211,15]],["litedram_core"],["variable","reg"]],["dummy_d_208",[[9252,0],[9252,15]],[[9252,4],[9252,15]],["litedram_core"],["variable","reg"]],["dummy_d_209",[[9293,0],[9293,15]],[[9293,4],[9293,15]],["litedram_core"],["variable","reg"]],["dummy_d_210",[[9334,0],[9334,15]],[[9334,4],[9334,15]],["litedram_core"],["variable","reg"]],["dummy_d_211",[[9375,0],[9375,15]],[[9375,4],[9375,15]],["litedram_core"],["variable","reg"]],["dummy_d_212",[[9404,0],[9404,15]],[[9404,4],[9404,15]],["litedram_core"],["variable","reg"]],["dummy_d_213",[[9448,0],[9448,15]],[[9448,4],[9448,15]],["litedram_core"],["variable","reg"]],["dummy_d_214",[[9477,0],[9477,15]],[[9477,4],[9477,15]],["litedram_core"],["variable","reg"]],["dummy_d_215",[[9520,0],[9520,15]],[[9520,4],[9520,15]],["litedram_core"],["variable","reg"]],["dummy_d_216",[[9538,0],[9538,15]],[[9538,4],[9538,15]],["litedram_core"],["variable","reg"]],["dummy_d_217",[[9570,0],[9570,15]],[[9570,4],[9570,15]],["litedram_core"],["variable","reg"]],["dummy_d_218",[[9593,0],[9593,15]],[[9593,4],[9593,15]],["litedram_core"],["variable","reg"]],["dummy_d_219",[[9655,0],[9655,15]],[[9655,4],[9655,15]],["litedram_core"],["variable","reg"]],["dummy_d_220",[[9684,0],[9684,15]],[[9684,4],[9684,15]],["litedram_core"],["variable","reg"]],["dummy_d_221",[[9713,0],[9713,15]],[[9713,4],[9713,15]],["litedram_core"],["variable","reg"]],["dummy_d_222",[[9751,0],[9751,15]],[[9751,4],[9751,15]],["litedram_core"],["variable","reg"]],["dummy_d_223",[[9783,0],[9783,15]],[[9783,4],[9783,15]],["litedram_core"],["variable","reg"]],["dummy_d_224",[[9827,0],[9827,15]],[[9827,4],[9827,15]],["litedram_core"],["variable","reg"]],["dummy_d_225",[[9856,0],[9856,15]],[[9856,4],[9856,15]],["litedram_core"],["variable","reg"]],["dummy_d_226",[[9889,0],[9889,15]],[[9889,4],[9889,15]],["litedram_core"],["variable","reg"]],["dummy_d_227",[[9930,0],[9930,15]],[[9930,4],[9930,15]],["litedram_core"],["variable","reg"]],["dummy_d_228",[[9971,0],[9971,15]],[[9971,4],[9971,15]],["litedram_core"],["variable","reg"]],["dummy_d_229",[[10012,0],[10012,15]],[[10012,4],[10012,15]],["litedram_core"],["variable","reg"]],["dummy_d_230",[[10053,0],[10053,15]],[[10053,4],[10053,15]],["litedram_core"],["variable","reg"]],["dummy_d_231",[[10082,0],[10082,15]],[[10082,4],[10082,15]],["litedram_core"],["variable","reg"]],["dummy_d_232",[[10152,0],[10152,15]],[[10152,4],[10152,15]],["litedram_core"],["variable","reg"]],["dummy_d_233",[[10177,0],[10177,15]],[[10177,4],[10177,15]],["litedram_core"],["variable","reg"]],["dummy_d_234",[[10190,0],[10190,15]],[[10190,4],[10190,15]],["litedram_core"],["variable","reg"]],["dummy_d_235",[[10203,0],[10203,15]],[[10203,4],[10203,15]],["litedram_core"],["variable","reg"]],["dummy_d_236",[[10216,0],[10216,15]],[[10216,4],[10216,15]],["litedram_core"],["variable","reg"]],["dummy_d_237",[[10232,0],[10232,15]],[[10232,4],[10232,15]],["litedram_core"],["variable","reg"]],["dummy_d_238",[[10248,0],[10248,15]],[[10248,4],[10248,15]],["litedram_core"],["variable","reg"]],["dummy_d_239",[[10264,0],[10264,15]],[[10264,4],[10264,15]],["litedram_core"],["variable","reg"]],["dummy_d_240",[[10280,0],[10280,15]],[[10280,4],[10280,15]],["litedram_core"],["variable","reg"]],["dummy_d_241",[[10296,0],[10296,15]],[[10296,4],[10296,15]],["litedram_core"],["variable","reg"]],["dummy_d_242",[[10312,0],[10312,15]],[[10312,4],[10312,15]],["litedram_core"],["variable","reg"]],["dummy_d_243",[[10328,0],[10328,15]],[[10328,4],[10328,15]],["litedram_core"],["variable","reg"]],["dummy_d_244",[[10345,0],[10345,15]],[[10345,4],[10345,15]],["litedram_core"],["variable","reg"]],["dummy_d_245",[[10370,0],[10370,15]],[[10370,4],[10370,15]],["litedram_core"],["variable","reg"]],["dummy_d_246",[[10383,0],[10383,15]],[[10383,4],[10383,15]],["litedram_core"],["variable","reg"]],["dummy_d_247",[[10396,0],[10396,15]],[[10396,4],[10396,15]],["litedram_core"],["variable","reg"]],["dummy_d_248",[[10416,0],[10416,15]],[[10416,4],[10416,15]],["litedram_core"],["variable","reg"]],["dummy_d_249",[[10480,0],[10480,15]],[[10480,4],[10480,15]],["litedram_core"],["variable","reg"]],["dummy_d_250",[[10528,0],[10528,15]],[[10528,4],[10528,15]],["litedram_core"],["variable","reg"]],["dummy_d_251",[[10570,0],[10570,15]],[[10570,4],[10570,15]],["litedram_core"],["variable","reg"]],["dummy_d_252",[[10612,0],[10612,15]],[[10612,4],[10612,15]],["litedram_core"],["variable","reg"]],["dummy_d_253",[[10647,0],[10647,15]],[[10647,4],[10647,15]],["litedram_core"],["variable","reg"]],["dummy_d_254",[[10682,0],[10682,15]],[[10682,4],[10682,15]],["litedram_core"],["variable","reg"]],["dummy_d_255",[[10717,0],[10717,15]],[[10717,4],[10717,15]],["litedram_core"],["variable","reg"]],["dummy_d_256",[[10761,0],[10761,15]],[[10761,4],[10761,15]],["litedram_core"],["variable","reg"]],["dummy_d_257",[[10796,0],[10796,15]],[[10796,4],[10796,15]],["litedram_core"],["variable","reg"]],["dummy_d_258",[[10831,0],[10831,15]],[[10831,4],[10831,15]],["litedram_core"],["variable","reg"]],["dummy_d_259",[[10926,0],[10926,15]],[[10926,4],[10926,15]],["litedram_core"],["variable","reg"]],["dummy_d_260",[[10947,0],[10947,15]],[[10947,4],[10947,15]],["litedram_core"],["variable","reg"]],["dummy_d_261",[[10971,0],[10971,15]],[[10971,4],[10971,15]],["litedram_core"],["variable","reg"]],["dummy_d_262",[[10988,0],[10988,15]],[[10988,4],[10988,15]],["litedram_core"],["variable","reg"]],["dummy_d_263",[[11005,0],[11005,15]],[[11005,4],[11005,15]],["litedram_core"],["variable","reg"]],["dummy_d_264",[[11029,0],[11029,15]],[[11029,4],[11029,15]],["litedram_core"],["variable","reg"]],["dummy_d_265",[[11074,0],[11074,15]],[[11074,4],[11074,15]],["litedram_core"],["variable","reg"]],["dummy_d_266",[[11100,0],[11100,15]],[[11100,4],[11100,15]],["litedram_core"],["variable","reg"]],["dummy_d_267",[[11122,0],[11122,15]],[[11122,4],[11122,15]],["litedram_core"],["variable","reg"]],["dummy_d_268",[[11155,0],[11155,15]],[[11155,4],[11155,15]],["litedram_core"],["variable","reg"]],["dummy_d_269",[[11181,0],[11181,15]],[[11181,4],[11181,15]],["litedram_core"],["variable","reg"]],["dummy_d_270",[[11205,0],[11205,15]],[[11205,4],[11205,15]],["litedram_core"],["variable","reg"]],["dummy_d_271",[[11240,0],[11240,15]],[[11240,4],[11240,15]],["litedram_core"],["variable","reg"]],["dummy_d_272",[[11263,0],[11263,15]],[[11263,4],[11263,15]],["litedram_core"],["variable","reg"]],["dummy_d_273",[[11285,0],[11285,15]],[[11285,4],[11285,15]],["litedram_core"],["variable","reg"]],["dummy_d_274",[[11322,0],[11322,15]],[[11322,4],[11322,15]],["litedram_core"],["variable","reg"]],["dummy_d_275",[[11351,0],[11351,15]],[[11351,4],[11351,15]],["litedram_core"],["variable","reg"]],["dummy_d_276",[[11364,0],[11364,15]],[[11364,4],[11364,15]],["litedram_core"],["variable","reg"]],["dummy_d_277",[[11377,0],[11377,15]],[[11377,4],[11377,15]],["litedram_core"],["variable","reg"]],["dummy_d_278",[[11390,0],[11390,15]],[[11390,4],[11390,15]],["litedram_core"],["variable","reg"]],["dummy_d_279",[[11410,0],[11410,15]],[[11410,4],[11410,15]],["litedram_core"],["variable","reg"]],["dummy_d_280",[[11426,0],[11426,15]],[[11426,4],[11426,15]],["litedram_core"],["variable","reg"]],["dummy_d_281",[[11439,0],[11439,15]],[[11439,4],[11439,15]],["litedram_core"],["variable","reg"]],["dummy_d_282",[[11452,0],[11452,15]],[[11452,4],[11452,15]],["litedram_core"],["variable","reg"]],["dummy_d_283",[[11465,0],[11465,15]],[[11465,4],[11465,15]],["litedram_core"],["variable","reg"]],["dummy_d_284",[[11478,0],[11478,15]],[[11478,4],[11478,15]],["litedram_core"],["variable","reg"]],["dummy_d_285",[[11494,0],[11494,15]],[[11494,4],[11494,15]],["litedram_core"],["variable","reg"]],["dummy_d_286",[[11510,0],[11510,15]],[[11510,4],[11510,15]],["litedram_core"],["variable","reg"]],["dummy_d_287",[[11525,0],[11525,15]],[[11525,4],[11525,15]],["litedram_core"],["variable","reg"]],["dummy_d_288",[[11538,0],[11538,15]],[[11538,4],[11538,15]],["litedram_core"],["variable","reg"]],["dummy_d_289",[[11553,0],[11553,15]],[[11553,4],[11553,15]],["litedram_core"],["variable","reg"]],["dummy_d_290",[[11580,0],[11580,15]],[[11580,4],[11580,15]],["litedram_core"],["variable","reg"]],["dummy_d_291",[[11617,0],[11617,15]],[[11617,4],[11617,15]],["litedram_core"],["variable","reg"]],["dummy_d_292",[[11654,0],[11654,15]],[[11654,4],[11654,15]],["litedram_core"],["variable","reg"]],["dummy_d_293",[[11693,0],[11693,15]],[[11693,4],[11693,15]],["litedram_core"],["variable","reg"]],["dummy_d_294",[[11738,0],[11738,15]],[[11738,4],[11738,15]],["litedram_core"],["variable","reg"]],["dummy_d_295",[[11759,0],[11759,15]],[[11759,4],[11759,15]],["litedram_core"],["variable","reg"]],["dummy_d_296",[[11780,0],[11780,15]],[[11780,4],[11780,15]],["litedram_core"],["variable","reg"]],["dummy_d_297",[[11817,0],[11817,15]],[[11817,4],[11817,15]],["litedram_core"],["variable","reg"]],["dummy_d_298",[[11854,0],[11854,15]],[[11854,4],[11854,15]],["litedram_core"],["variable","reg"]],["dummy_d_299",[[11876,0],[11876,15]],[[11876,4],[11876,15]],["litedram_core"],["variable","reg"]],["dummy_d_300",[[11900,0],[11900,15]],[[11900,4],[11900,15]],["litedram_core"],["variable","reg"]],["dummy_d_301",[[11919,0],[11919,15]],[[11919,4],[11919,15]],["litedram_core"],["variable","reg"]],["dummy_d_302",[[11938,0],[11938,15]],[[11938,4],[11938,15]],["litedram_core"],["variable","reg"]],["dummy_d_303",[[11957,0],[11957,15]],[[11957,4],[11957,15]],["litedram_core"],["variable","reg"]],["dummy_d_304",[[11979,0],[11979,15]],[[11979,4],[11979,15]],["litedram_core"],["variable","reg"]],["dummy_d_305",[[12001,0],[12001,15]],[[12001,4],[12001,15]],["litedram_core"],["variable","reg"]],["dummy_d_306",[[12023,0],[12023,15]],[[12023,4],[12023,15]],["litedram_core"],["variable","reg"]],["dummy_d_307",[[12045,0],[12045,15]],[[12045,4],[12045,15]],["litedram_core"],["variable","reg"]],["dummy_d_308",[[12079,0],[12079,15]],[[12079,4],[12079,15]],["litedram_core"],["variable","reg"]],["dummy_d_309",[[12125,0],[12125,15]],[[12125,4],[12125,15]],["litedram_core"],["variable","reg"]],["dummy_d_310",[[12140,0],[12140,15]],[[12140,4],[12140,15]],["litedram_core"],["variable","reg"]],["dummy_d_311",[[12155,0],[12155,15]],[[12155,4],[12155,15]],["litedram_core"],["variable","reg"]],["dummy_d_312",[[12479,0],[12479,15]],[[12479,4],[12479,15]],["litedram_core"],["variable","reg"]],["dummy_d_313",[[12493,0],[12493,15]],[[12493,4],[12493,15]],["litedram_core"],["variable","reg"]],["dummy_d_314",[[12557,0],[12557,15]],[[12557,4],[12557,15]],["litedram_core"],["variable","reg"]],["dummy_d_315",[[12593,0],[12593,15]],[[12593,4],[12593,15]],["litedram_core"],["variable","reg"]],["dummy_d_316",[[12629,0],[12629,15]],[[12629,4],[12629,15]],["litedram_core"],["variable","reg"]],["dummy_d_317",[[12665,0],[12665,15]],[[12665,4],[12665,15]],["litedram_core"],["variable","reg"]],["dummy_d_318",[[12701,0],[12701,15]],[[12701,4],[12701,15]],["litedram_core"],["variable","reg"]],["dummy_d_319",[[12737,0],[12737,15]],[[12737,4],[12737,15]],["litedram_core"],["variable","reg"]],["dummy_d_320",[[12773,0],[12773,15]],[[12773,4],[12773,15]],["litedram_core"],["variable","reg"]],["dummy_d_321",[[12809,0],[12809,15]],[[12809,4],[12809,15]],["litedram_core"],["variable","reg"]],["dummy_d_322",[[12845,0],[12845,15]],[[12845,4],[12845,15]],["litedram_core"],["variable","reg"]],["dummy_d_323",[[12881,0],[12881,15]],[[12881,4],[12881,15]],["litedram_core"],["variable","reg"]],["dummy_d_324",[[12917,0],[12917,15]],[[12917,4],[12917,15]],["litedram_core"],["variable","reg"]],["dummy_d_325",[[12953,0],[12953,15]],[[12953,4],[12953,15]],["litedram_core"],["variable","reg"]],["dummy_d_326",[[12989,0],[12989,15]],[[12989,4],[12989,15]],["litedram_core"],["variable","reg"]],["dummy_d_327",[[13025,0],[13025,15]],[[13025,4],[13025,15]],["litedram_core"],["variable","reg"]],["dummy_d_328",[[13061,0],[13061,15]],[[13061,4],[13061,15]],["litedram_core"],["variable","reg"]],["dummy_d_329",[[13097,0],[13097,15]],[[13097,4],[13097,15]],["litedram_core"],["variable","reg"]],["dummy_d_330",[[13133,0],[13133,15]],[[13133,4],[13133,15]],["litedram_core"],["variable","reg"]],["dummy_d_331",[[13169,0],[13169,15]],[[13169,4],[13169,15]],["litedram_core"],["variable","reg"]],["dummy_d_332",[[13205,0],[13205,15]],[[13205,4],[13205,15]],["litedram_core"],["variable","reg"]],["dummy_d_333",[[13223,0],[13223,15]],[[13223,4],[13223,15]],["litedram_core"],["variable","reg"]],["dummy_d_334",[[13241,0],[13241,15]],[[13241,4],[13241,15]],["litedram_core"],["variable","reg"]],["dummy_d_335",[[13259,0],[13259,15]],[[13259,4],[13259,15]],["litedram_core"],["variable","reg"]],["dummy_d_336",[[13277,0],[13277,15]],[[13277,4],[13277,15]],["litedram_core"],["variable","reg"]],["dummy_d_337",[[13295,0],[13295,15]],[[13295,4],[13295,15]],["litedram_core"],["variable","reg"]],["dummy_d_338",[[13313,0],[13313,15]],[[13313,4],[13313,15]],["litedram_core"],["variable","reg"]],["dummy_d_339",[[13331,0],[13331,15]],[[13331,4],[13331,15]],["litedram_core"],["variable","reg"]],["dummy_d_340",[[13349,0],[13349,15]],[[13349,4],[13349,15]],["litedram_core"],["variable","reg"]],["dummy_d_341",[[13367,0],[13367,15]],[[13367,4],[13367,15]],["litedram_core"],["variable","reg"]],["dummy_d_342",[[13385,0],[13385,15]],[[13385,4],[13385,15]],["litedram_core"],["variable","reg"]],["dummy_d_343",[[13403,0],[13403,15]],[[13403,4],[13403,15]],["litedram_core"],["variable","reg"]],["dummy_d_344",[[13421,0],[13421,15]],[[13421,4],[13421,15]],["litedram_core"],["variable","reg"]],["dummy_d_345",[[13439,0],[13439,15]],[[13439,4],[13439,15]],["litedram_core"],["variable","reg"]],["dummy_d_346",[[13457,0],[13457,15]],[[13457,4],[13457,15]],["litedram_core"],["variable","reg"]],["dummy_d_347",[[13475,0],[13475,15]],[[13475,4],[13475,15]],["litedram_core"],["variable","reg"]],["dummy_d_348",[[13493,0],[13493,15]],[[13493,4],[13493,15]],["litedram_core"],["variable","reg"]],["dummy_d_349",[[13511,0],[13511,15]],[[13511,4],[13511,15]],["litedram_core"],["variable","reg"]],["dummy_d_350",[[13529,0],[13529,15]],[[13529,4],[13529,15]],["litedram_core"],["variable","reg"]],["dummy_d_351",[[13547,0],[13547,15]],[[13547,4],[13547,15]],["litedram_core"],["variable","reg"]],["dummy_d_352",[[13565,0],[13565,15]],[[13565,4],[13565,15]],["litedram_core"],["variable","reg"]],["dummy_d_353",[[13583,0],[13583,15]],[[13583,4],[13583,15]],["litedram_core"],["variable","reg"]],["dummy_d_354",[[13601,0],[13601,15]],[[13601,4],[13601,15]],["litedram_core"],["variable","reg"]],["dummy_d_355",[[13619,0],[13619,15]],[[13619,4],[13619,15]],["litedram_core"],["variable","reg"]],["dummy_d_356",[[13637,0],[13637,15]],[[13637,4],[13637,15]],["litedram_core"],["variable","reg"]],["dummy_d_357",[[13655,0],[13655,15]],[[13655,4],[13655,15]],["litedram_core"],["variable","reg"]],["dummy_d_358",[[13673,0],[13673,15]],[[13673,4],[13673,15]],["litedram_core"],["variable","reg"]],["dummy_d_359",[[13691,0],[13691,15]],[[13691,4],[13691,15]],["litedram_core"],["variable","reg"]],["dummy_d_360",[[13709,0],[13709,15]],[[13709,4],[13709,15]],["litedram_core"],["variable","reg"]],["dummy_d_361",[[13727,0],[13727,15]],[[13727,4],[13727,15]],["litedram_core"],["variable","reg"]],["dummy_d_362",[[13745,0],[13745,15]],[[13745,4],[13745,15]],["litedram_core"],["variable","reg"]],["dummy_d_363",[[13763,0],[13763,15]],[[13763,4],[13763,15]],["litedram_core"],["variable","reg"]],["dummy_d_364",[[13781,0],[13781,15]],[[13781,4],[13781,15]],["litedram_core"],["variable","reg"]],["dummy_d_365",[[13805,0],[13805,15]],[[13805,4],[13805,15]],["litedram_core"],["variable","reg"]],["dummy_d_366",[[13829,0],[13829,15]],[[13829,4],[13829,15]],["litedram_core"],["variable","reg"]],["dummy_d_367",[[13853,0],[13853,15]],[[13853,4],[13853,15]],["litedram_core"],["variable","reg"]],["dummy_d_368",[[13877,0],[13877,15]],[[13877,4],[13877,15]],["litedram_core"],["variable","reg"]],["dummy_d_369",[[13901,0],[13901,15]],[[13901,4],[13901,15]],["litedram_core"],["variable","reg"]],["dummy_d_370",[[13925,0],[13925,15]],[[13925,4],[13925,15]],["litedram_core"],["variable","reg"]],["dummy_d_371",[[13949,0],[13949,15]],[[13949,4],[13949,15]],["litedram_core"],["variable","reg"]],["dummy_d_372",[[13973,0],[13973,15]],[[13973,4],[13973,15]],["litedram_core"],["variable","reg"]],["dummy_d_373",[[13997,0],[13997,15]],[[13997,4],[13997,15]],["litedram_core"],["variable","reg"]],["dummy_d_374",[[14021,0],[14021,15]],[[14021,4],[14021,15]],["litedram_core"],["variable","reg"]],["dummy_d_375",[[14045,0],[14045,15]],[[14045,4],[14045,15]],["litedram_core"],["variable","reg"]],["dummy_d_376",[[14069,0],[14069,15]],[[14069,4],[14069,15]],["litedram_core"],["variable","reg"]],["dummy_d_377",[[14093,0],[14093,15]],[[14093,4],[14093,15]],["litedram_core"],["variable","reg"]],["mem",[[16689,0],[16689,22]],[[16689,11],[16689,14]],["litedram_core"],["variable","reg"]],["memdat",[[16690,0],[16690,17]],[[16690,11],[16690,17]],["litedram_core"],["variable","reg"]],["mem_1",[[16701,0],[16701,24]],[[16701,11],[16701,16]],["litedram_core"],["variable","reg"]],["memadr",[[16702,0],[16702,17]],[[16702,11],[16702,17]],["litedram_core"],["variable","reg"]],["storage",[[16721,0],[16721,23]],[[16721,10],[16721,17]],["litedram_core"],["variable","reg"]],["memdat_1",[[16722,0],[16722,18]],[[16722,10],[16722,18]],["litedram_core"],["variable","reg"]],["memdat_2",[[16723,0],[16723,18]],[[16723,10],[16723,18]],["litedram_core"],["variable","reg"]],["storage_1",[[16738,0],[16738,25]],[[16738,10],[16738,19]],["litedram_core"],["variable","reg"]],["memdat_3",[[16739,0],[16739,18]],[[16739,10],[16739,18]],["litedram_core"],["variable","reg"]],["memdat_4",[[16740,0],[16740,18]],[[16740,10],[16740,18]],["litedram_core"],["variable","reg"]],["BUFG",[[16755,0],[16758,1]],[[16755,5],[16755,9]],["litedram_core"],["instance","BUFG"]],["BUFG_1",[[16760,0],[16763,1]],[[16760,5],[16760,11]],["litedram_core"],["instance","BUFG"]],["BUFG_2",[[16765,0],[16768,1]],[[16765,5],[16765,11]],["litedram_core"],["instance","BUFG"]],["BUFG_3",[[16770,0],[16773,1]],[[16770,5],[16770,11]],["litedram_core"],["instance","BUFG"]],["IDELAYCTRL",[[16775,0],[16778,1]],[[16775,11],[16775,21]],["litedram_core"],["instance","IDELAYCTRL"]],["OSERDESE2",[[16780,0],[16800,1]],[[16786,2],[16786,11]],["litedram_core"],["instance","OSERDESE2"]],["OBUFDS",[[16802,0],[16806,1]],[[16802,7],[16802,13]],["litedram_core"],["instance","OBUFDS"]],["OSERDESE2_1",[[16808,0],[16828,1]],[[16814,2],[16814,13]],["litedram_core"],["instance","OSERDESE2"]],["OSERDESE2_2",[[16830,0],[16850,1]],[[16836,2],[16836,13]],["litedram_core"],["instance","OSERDESE2"]],["OSERDESE2_3",[[16852,0],[16872,1]],[[16858,2],[16858,13]],["litedram_core"],["instance","OSERDESE2"]],["OSERDESE2_4",[[16874,0],[16894,1]],[[16880,2],[16880,13]],["litedram_core"],["instance","OSERDESE2"]],["OSERDESE2_5",[[16896,0],[16916,1]],[[16902,2],[16902,13]],["litedram_core"],["instance","OSERDESE2"]],["OSERDESE2_6",[[16918,0],[16938,1]],[[16924,2],[16924,13]],["litedram_core"],["instance","OSERDESE2"]],["OSERDESE2_7",[[16940,0],[16960,1]],[[16946,2],[16946,13]],["litedram_core"],["instance","OSERDESE2"]],["OSERDESE2_8",[[16962,0],[16982,1]],[[16968,2],[16968,13]],["litedram_core"],["instance","OSERDESE2"]],["OSERDESE2_9",[[16984,0],[17004,1]],[[16990,2],[16990,13]],["litedram_core"],["instance","OSERDESE2"]],["OSERDESE2_10",[[17006,0],[17026,1]],[[17012,2],[17012,14]],["litedram_core"],["instance","OSERDESE2"]],["OSERDESE2_11",[[17028,0],[17048,1]],[[17034,2],[17034,14]],["litedram_core"],["instance","OSERDESE2"]],["OSERDESE2_12",[[17050,0],[17070,1]],[[17056,2],[17056,14]],["litedram_core"],["instance","OSERDESE2"]],["OSERDESE2_13",[[17072,0],[17092,1]],[[17078,2],[17078,14]],["litedram_core"],["instance","OSERDESE2"]],["OSERDESE2_14",[[17094,0],[17114,1]],[[17100,2],[17100,14]],["litedram_core"],["instance","OSERDESE2"]],["OSERDESE2_15",[[17116,0],[17136,1]],[[17122,2],[17122,14]],["litedram_core"],["instance","OSERDESE2"]],["OSERDESE2_16",[[17138,0],[17158,1]],[[17144,2],[17144,14]],["litedram_core"],["instance","OSERDESE2"]],["OSERDESE2_17",[[17160,0],[17180,1]],[[17166,2],[17166,14]],["litedram_core"],["instance","OSERDESE2"]],["OSERDESE2_18",[[17182,0],[17202,1]],[[17188,2],[17188,14]],["litedram_core"],["instance","OSERDESE2"]],["OSERDESE2_19",[[17204,0],[17224,1]],[[17210,2],[17210,14]],["litedram_core"],["instance","OSERDESE2"]],["OSERDESE2_20",[[17226,0],[17246,1]],[[17232,2],[17232,14]],["litedram_core"],["instance","OSERDESE2"]],["OSERDESE2_21",[[17248,0],[17268,1]],[[17254,2],[17254,14]],["litedram_core"],["instance","OSERDESE2"]],["OSERDESE2_22",[[17270,0],[17290,1]],[[17276,2],[17276,14]],["litedram_core"],["instance","OSERDESE2"]],["OSERDESE2_23",[[17292,0],[17312,1]],[[17298,2],[17298,14]],["litedram_core"],["instance","OSERDESE2"]],["OSERDESE2_24",[[17314,0],[17338,1]],[[17320,2],[17320,14]],["litedram_core"],["instance","OSERDESE2"]],["IOBUFDS",[[17340,0],[17345,1]],[[17340,8],[17340,15]],["litedram_core"],["instance","IOBUFDS"]],["OSERDESE2_25",[[17347,0],[17371,1]],[[17353,2],[17353,14]],["litedram_core"],["instance","OSERDESE2"]],["IOBUFDS_1",[[17373,0],[17378,1]],[[17373,8],[17373,17]],["litedram_core"],["instance","IOBUFDS"]],["OSERDESE2_26",[[17380,0],[17400,1]],[[17386,2],[17386,14]],["litedram_core"],["instance","OSERDESE2"]],["OSERDESE2_27",[[17402,0],[17422,1]],[[17408,2],[17408,14]],["litedram_core"],["instance","OSERDESE2"]],["OSERDESE2_28",[[17424,0],[17447,1]],[[17430,2],[17430,14]],["litedram_core"],["instance","OSERDESE2"]],["ISERDESE2",[[17449,0],[17472,1]],[[17456,2],[17456,11]],["litedram_core"],["instance","ISERDESE2"]],["IDELAYE2",[[17474,0],[17491,1]],[[17483,2],[17483,10]],["litedram_core"],["instance","IDELAYE2"]],["IOBUF",[[17493,0],[17498,1]],[[17493,6],[17493,11]],["litedram_core"],["instance","IOBUF"]],["OSERDESE2_29",[[17500,0],[17523,1]],[[17506,2],[17506,14]],["litedram_core"],["instance","OSERDESE2"]],["ISERDESE2_1",[[17525,0],[17548,1]],[[17532,2],[17532,13]],["litedram_core"],["instance","ISERDESE2"]],["IDELAYE2_1",[[17550,0],[17567,1]],[[17559,2],[17559,12]],["litedram_core"],["instance","IDELAYE2"]],["IOBUF_1",[[17569,0],[17574,1]],[[17569,6],[17569,13]],["litedram_core"],["instance","IOBUF"]],["OSERDESE2_30",[[17576,0],[17599,1]],[[17582,2],[17582,14]],["litedram_core"],["instance","OSERDESE2"]],["ISERDESE2_2",[[17601,0],[17624,1]],[[17608,2],[17608,13]],["litedram_core"],["instance","ISERDESE2"]],["IDELAYE2_2",[[17626,0],[17643,1]],[[17635,2],[17635,12]],["litedram_core"],["instance","IDELAYE2"]],["IOBUF_2",[[17645,0],[17650,1]],[[17645,6],[17645,13]],["litedram_core"],["instance","IOBUF"]],["OSERDESE2_31",[[17652,0],[17675,1]],[[17658,2],[17658,14]],["litedram_core"],["instance","OSERDESE2"]],["ISERDESE2_3",[[17677,0],[17700,1]],[[17684,2],[17684,13]],["litedram_core"],["instance","ISERDESE2"]],["IDELAYE2_3",[[17702,0],[17719,1]],[[17711,2],[17711,12]],["litedram_core"],["instance","IDELAYE2"]],["IOBUF_3",[[17721,0],[17726,1]],[[17721,6],[17721,13]],["litedram_core"],["instance","IOBUF"]],["OSERDESE2_32",[[17728,0],[17751,1]],[[17734,2],[17734,14]],["litedram_core"],["instance","OSERDESE2"]],["ISERDESE2_4",[[17753,0],[17776,1]],[[17760,2],[17760,13]],["litedram_core"],["instance","ISERDESE2"]],["IDELAYE2_4",[[17778,0],[17795,1]],[[17787,2],[17787,12]],["litedram_core"],["instance","IDELAYE2"]],["IOBUF_4",[[17797,0],[17802,1]],[[17797,6],[17797,13]],["litedram_core"],["instance","IOBUF"]],["OSERDESE2_33",[[17804,0],[17827,1]],[[17810,2],[17810,14]],["litedram_core"],["instance","OSERDESE2"]],["ISERDESE2_5",[[17829,0],[17852,1]],[[17836,2],[17836,13]],["litedram_core"],["instance","ISERDESE2"]],["IDELAYE2_5",[[17854,0],[17871,1]],[[17863,2],[17863,12]],["litedram_core"],["instance","IDELAYE2"]],["IOBUF_5",[[17873,0],[17878,1]],[[17873,6],[17873,13]],["litedram_core"],["instance","IOBUF"]],["OSERDESE2_34",[[17880,0],[17903,1]],[[17886,2],[17886,14]],["litedram_core"],["instance","OSERDESE2"]],["ISERDESE2_6",[[17905,0],[17928,1]],[[17912,2],[17912,13]],["litedram_core"],["instance","ISERDESE2"]],["IDELAYE2_6",[[17930,0],[17947,1]],[[17939,2],[17939,12]],["litedram_core"],["instance","IDELAYE2"]],["IOBUF_6",[[17949,0],[17954,1]],[[17949,6],[17949,13]],["litedram_core"],["instance","IOBUF"]],["OSERDESE2_35",[[17956,0],[17979,1]],[[17962,2],[17962,14]],["litedram_core"],["instance","OSERDESE2"]],["ISERDESE2_7",[[17981,0],[18004,1]],[[17988,2],[17988,13]],["litedram_core"],["instance","ISERDESE2"]],["IDELAYE2_7",[[18006,0],[18023,1]],[[18015,2],[18015,12]],["litedram_core"],["instance","IDELAYE2"]],["IOBUF_7",[[18025,0],[18030,1]],[[18025,6],[18025,13]],["litedram_core"],["instance","IOBUF"]],["OSERDESE2_36",[[18032,0],[18055,1]],[[18038,2],[18038,14]],["litedram_core"],["instance","OSERDESE2"]],["ISERDESE2_8",[[18057,0],[18080,1]],[[18064,2],[18064,13]],["litedram_core"],["instance","ISERDESE2"]],["IDELAYE2_8",[[18082,0],[18099,1]],[[18091,2],[18091,12]],["litedram_core"],["instance","IDELAYE2"]],["IOBUF_8",[[18101,0],[18106,1]],[[18101,6],[18101,13]],["litedram_core"],["instance","IOBUF"]],["OSERDESE2_37",[[18108,0],[18131,1]],[[18114,2],[18114,14]],["litedram_core"],["instance","OSERDESE2"]],["ISERDESE2_9",[[18133,0],[18156,1]],[[18140,2],[18140,13]],["litedram_core"],["instance","ISERDESE2"]],["IDELAYE2_9",[[18158,0],[18175,1]],[[18167,2],[18167,12]],["litedram_core"],["instance","IDELAYE2"]],["IOBUF_9",[[18177,0],[18182,1]],[[18177,6],[18177,13]],["litedram_core"],["instance","IOBUF"]],["OSERDESE2_38",[[18184,0],[18207,1]],[[18190,2],[18190,14]],["litedram_core"],["instance","OSERDESE2"]],["ISERDESE2_10",[[18209,0],[18232,1]],[[18216,2],[18216,14]],["litedram_core"],["instance","ISERDESE2"]],["IDELAYE2_10",[[18234,0],[18251,1]],[[18243,2],[18243,13]],["litedram_core"],["instance","IDELAYE2"]],["IOBUF_10",[[18253,0],[18258,1]],[[18253,6],[18253,14]],["litedram_core"],["instance","IOBUF"]],["OSERDESE2_39",[[18260,0],[18283,1]],[[18266,2],[18266,14]],["litedram_core"],["instance","OSERDESE2"]],["ISERDESE2_11",[[18285,0],[18308,1]],[[18292,2],[18292,14]],["litedram_core"],["instance","ISERDESE2"]],["IDELAYE2_11",[[18310,0],[18327,1]],[[18319,2],[18319,13]],["litedram_core"],["instance","IDELAYE2"]],["IOBUF_11",[[18329,0],[18334,1]],[[18329,6],[18329,14]],["litedram_core"],["instance","IOBUF"]],["OSERDESE2_40",[[18336,0],[18359,1]],[[18342,2],[18342,14]],["litedram_core"],["instance","OSERDESE2"]],["ISERDESE2_12",[[18361,0],[18384,1]],[[18368,2],[18368,14]],["litedram_core"],["instance","ISERDESE2"]],["IDELAYE2_12",[[18386,0],[18403,1]],[[18395,2],[18395,13]],["litedram_core"],["instance","IDELAYE2"]],["IOBUF_12",[[18405,0],[18410,1]],[[18405,6],[18405,14]],["litedram_core"],["instance","IOBUF"]],["OSERDESE2_41",[[18412,0],[18435,1]],[[18418,2],[18418,14]],["litedram_core"],["instance","OSERDESE2"]],["ISERDESE2_13",[[18437,0],[18460,1]],[[18444,2],[18444,14]],["litedram_core"],["instance","ISERDESE2"]],["IDELAYE2_13",[[18462,0],[18479,1]],[[18471,2],[18471,13]],["litedram_core"],["instance","IDELAYE2"]],["IOBUF_13",[[18481,0],[18486,1]],[[18481,6],[18481,14]],["litedram_core"],["instance","IOBUF"]],["OSERDESE2_42",[[18488,0],[18511,1]],[[18494,2],[18494,14]],["litedram_core"],["instance","OSERDESE2"]],["ISERDESE2_14",[[18513,0],[18536,1]],[[18520,2],[18520,14]],["litedram_core"],["instance","ISERDESE2"]],["IDELAYE2_14",[[18538,0],[18555,1]],[[18547,2],[18547,13]],["litedram_core"],["instance","IDELAYE2"]],["IOBUF_14",[[18557,0],[18562,1]],[[18557,6],[18557,14]],["litedram_core"],["instance","IOBUF"]],["OSERDESE2_43",[[18564,0],[18587,1]],[[18570,2],[18570,14]],["litedram_core"],["instance","OSERDESE2"]],["ISERDESE2_15",[[18589,0],[18612,1]],[[18596,2],[18596,14]],["litedram_core"],["instance","ISERDESE2"]],["IDELAYE2_15",[[18614,0],[18631,1]],[[18623,2],[18623,13]],["litedram_core"],["instance","IDELAYE2"]],["IOBUF_15",[[18633,0],[18638,1]],[[18633,6],[18633,14]],["litedram_core"],["instance","IOBUF"]],["storage_2",[[18640,0],[18640,26]],[[18640,11],[18640,20]],["litedram_core"],["variable","reg"]],["memdat_5",[[18641,0],[18641,19]],[[18641,11],[18641,19]],["litedram_core"],["variable","reg"]],["storage_3",[[18654,0],[18654,26]],[[18654,11],[18654,20]],["litedram_core"],["variable","reg"]],["memdat_6",[[18655,0],[18655,19]],[[18655,11],[18655,19]],["litedram_core"],["variable","reg"]],["storage_4",[[18668,0],[18668,26]],[[18668,11],[18668,20]],["litedram_core"],["variable","reg"]],["memdat_7",[[18669,0],[18669,19]],[[18669,11],[18669,19]],["litedram_core"],["variable","reg"]],["storage_5",[[18682,0],[18682,26]],[[18682,11],[18682,20]],["litedram_core"],["variable","reg"]],["memdat_8",[[18683,0],[18683,19]],[[18683,11],[18683,19]],["litedram_core"],["variable","reg"]],["storage_6",[[18696,0],[18696,26]],[[18696,11],[18696,20]],["litedram_core"],["variable","reg"]],["memdat_9",[[18697,0],[18697,19]],[[18697,11],[18697,19]],["litedram_core"],["variable","reg"]],["storage_7",[[18710,0],[18710,26]],[[18710,11],[18710,20]],["litedram_core"],["variable","reg"]],["memdat_10",[[18711,0],[18711,20]],[[18711,11],[18711,20]],["litedram_core"],["variable","reg"]],["storage_8",[[18724,0],[18724,26]],[[18724,11],[18724,20]],["litedram_core"],["variable","reg"]],["memdat_11",[[18725,0],[18725,20]],[[18725,11],[18725,20]],["litedram_core"],["variable","reg"]],["storage_9",[[18738,0],[18738,26]],[[18738,11],[18738,20]],["litedram_core"],["variable","reg"]],["memdat_12",[[18739,0],[18739,20]],[[18739,11],[18739,20]],["litedram_core"],["variable","reg"]],["tag_mem",[[18752,0],[18752,23]],[[18752,11],[18752,18]],["litedram_core"],["variable","reg"]],["memadr_1",[[18753,0],[18753,18]],[[18753,10],[18753,18]],["litedram_core"],["variable","reg"]],["storage_10",[[18762,0],[18762,27]],[[18762,11],[18762,21]],["litedram_core"],["variable","reg"]],["memdat_13",[[18763,0],[18763,20]],[[18763,11],[18763,20]],["litedram_core"],["variable","reg"]],["memdat_14",[[18764,0],[18764,20]],[[18764,11],[18764,20]],["litedram_core"],["variable","reg"]],["storage_11",[[18779,0],[18779,26]],[[18779,10],[18779,20]],["litedram_core"],["variable","reg"]],["memdat_15",[[18780,0],[18780,19]],[[18780,10],[18780,19]],["litedram_core"],["variable","reg"]],["storage_12",[[18793,0],[18793,26]],[[18793,10],[18793,20]],["litedram_core"],["variable","reg"]],["memdat_16",[[18794,0],[18794,19]],[[18794,10],[18794,19]],["litedram_core"],["variable","reg"]],["storage_13",[[18807,0],[18807,27]],[[18807,11],[18807,21]],["litedram_core"],["variable","reg"]],["memdat_17",[[18808,0],[18808,20]],[[18808,11],[18808,20]],["litedram_core"],["variable","reg"]],["memdat_18",[[18809,0],[18809,20]],[[18809,11],[18809,20]],["litedram_core"],["variable","reg"]],["storage_14",[[18824,0],[18824,26]],[[18824,10],[18824,20]],["litedram_core"],["variable","reg"]],["memdat_19",[[18825,0],[18825,19]],[[18825,10],[18825,19]],["litedram_core"],["variable","reg"]],["serv_rf_top",[[18838,0],[18855,1]],[[18840,2],[18840,13]],["litedram_core"],["instance","serv_rf_top"]],["FD",[[18857,0],[18861,1]],[[18857,3],[18857,5]],["litedram_core"],["instance","FD"]],["FD_1",[[18863,0],[18867,1]],[[18863,3],[18863,7]],["litedram_core"],["instance","FD"]],["FD_2",[[18869,0],[18873,1]],[[18869,3],[18869,7]],["litedram_core"],["instance","FD"]],["FD_3",[[18875,0],[18879,1]],[[18875,3],[18875,7]],["litedram_core"],["instance","FD"]],["FD_4",[[18881,0],[18885,1]],[[18881,3],[18881,7]],["litedram_core"],["instance","FD"]],["FD_5",[[18887,0],[18891,1]],[[18887,3],[18887,7]],["litedram_core"],["instance","FD"]],["FD_6",[[18893,0],[18897,1]],[[18893,3],[18893,7]],["litedram_core"],["instance","FD"]],["FD_7",[[18899,0],[18903,1]],[[18899,3],[18899,7]],["litedram_core"],["instance","FD"]],["PLLE2_ADV",[[18905,0],[18929,1]],[[18919,2],[18919,11]],["litedram_core"],["instance","PLLE2_ADV"]],["data_mem_grain0",[[18931,0],[18931,30]],[[18931,10],[18931,25]],["litedram_core"],["variable","reg"]],["memadr_2",[[18932,0],[18932,18]],[[18932,10],[18932,18]],["litedram_core"],["variable","reg"]],["data_mem_grain1",[[18941,0],[18941,30]],[[18941,10],[18941,25]],["litedram_core"],["variable","reg"]],["memadr_3",[[18942,0],[18942,18]],[[18942,10],[18942,18]],["litedram_core"],["variable","reg"]],["data_mem_grain2",[[18951,0],[18951,30]],[[18951,10],[18951,25]],["litedram_core"],["variable","reg"]],["memadr_4",[[18952,0],[18952,18]],[[18952,10],[18952,18]],["litedram_core"],["variable","reg"]],["data_mem_grain3",[[18961,0],[18961,30]],[[18961,10],[18961,25]],["litedram_core"],["variable","reg"]],["memadr_5",[[18962,0],[18962,18]],[[18962,10],[18962,18]],["litedram_core"],["variable","reg"]],["data_mem_grain4",[[18971,0],[18971,30]],[[18971,10],[18971,25]],["litedram_core"],["variable","reg"]],["memadr_6",[[18972,0],[18972,18]],[[18972,10],[18972,18]],["litedram_core"],["variable","reg"]],["data_mem_grain5",[[18981,0],[18981,30]],[[18981,10],[18981,25]],["litedram_core"],["variable","reg"]],["memadr_7",[[18982,0],[18982,18]],[[18982,10],[18982,18]],["litedram_core"],["variable","reg"]],["data_mem_grain6",[[18991,0],[18991,30]],[[18991,10],[18991,25]],["litedram_core"],["variable","reg"]],["memadr_8",[[18992,0],[18992,18]],[[18992,10],[18992,18]],["litedram_core"],["variable","reg"]],["data_mem_grain7",[[19001,0],[19001,30]],[[19001,10],[19001,25]],["litedram_core"],["variable","reg"]],["memadr_9",[[19002,0],[19002,18]],[[19002,10],[19002,18]],["litedram_core"],["variable","reg"]],["FDPE",[[19011,43],[19019,1]],[[19013,2],[19013,6]],["litedram_core"],["instance","FDPE"]],["FDPE_1",[[19021,43],[19029,1]],[[19023,2],[19023,8]],["litedram_core"],["instance","FDPE"]],["FDPE_2",[[19031,43],[19039,1]],[[19033,2],[19033,8]],["litedram_core"],["instance","FDPE"]],["FDPE_3",[[19041,43],[19049,1]],[[19043,2],[19043,8]],["litedram_core"],["instance","FDPE"]],["FDPE_4",[[19051,43],[19059,1]],[[19053,2],[19053,8]],["litedram_core"],["instance","FDPE"]],["FDPE_5",[[19061,43],[19069,1]],[[19063,2],[19063,8]],["litedram_core"],["instance","FDPE"]],["FDPE_6",[[19071,43],[19079,1]],[[19073,2],[19073,8]],["litedram_core"],["instance","FDPE"]],["FDPE_7",[[19081,43],[19089,1]],[[19083,2],[19083,8]],["litedram_core"],["instance","FDPE"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/litedram_top.v",[[[[[["litedram_top",[[26,0],[85,34]],[[26,7],[26,19]],[],["module"]],[161,21]],[[["ID_WIDTH",[[27,4],[27,26]],[[27,14],[27,22]],["litedram_top"],["parameter-port","parameter"]],["serial_tx",[[29,4],[29,33]],[[29,24],[29,33]],["litedram_top"],["port","reg"]],["serial_rx",[[30,4],[30,33]],[[30,24],[30,33]],["litedram_top"],["port","wire"]],["clk100",[[31,4],[31,30]],[[31,24],[31,30]],["litedram_top"],["port","wire"]],["rst_n",[[32,4],[32,29]],[[32,24],[32,29]],["litedram_top"],["port","wire"]],["pll_locked",[[33,4],[33,34]],[[33,24],[33,34]],["litedram_top"],["port","wire"]],["user_clk",[[34,4],[34,32]],[[34,24],[34,32]],["litedram_top"],["port","wire"]],["user_rst",[[35,4],[35,32]],[[35,24],[35,32]],["litedram_top"],["port","wire"]],["ddram_a",[[36,4],[36,38]],[[36,31],[36,38]],["litedram_top"],["port","wire"]],["ddram_ba",[[37,4],[37,38]],[[37,30],[37,38]],["litedram_top"],["port","wire"]],["ddram_ras_n",[[38,4],[38,35]],[[38,24],[38,35]],["litedram_top"],["port","wire"]],["ddram_cas_n",[[39,4],[39,35]],[[39,24],[39,35]],["litedram_top"],["port","wire"]],["ddram_we_n",[[40,4],[40,34]],[[40,24],[40,34]],["litedram_top"],["port","wire"]],["ddram_cs_n",[[41,4],[41,34]],[[41,24],[41,34]],["litedram_top"],["port","wire"]],["ddram_dm",[[42,4],[42,38]],[[42,30],[42,38]],["litedram_top"],["port","wire"]],["ddram_dq",[[43,4],[43,38]],[[43,30],[43,38]],["litedram_top"],["port","wire"]],["ddram_dqs_p",[[44,4],[44,41]],[[44,30],[44,41]],["litedram_top"],["port","wire"]],["ddram_dqs_n",[[45,4],[45,41]],[[45,30],[45,41]],["litedram_top"],["port","wire"]],["ddram_clk_p",[[46,4],[46,35]],[[46,24],[46,35]],["litedram_top"],["port","wire"]],["ddram_clk_n",[[47,4],[47,35]],[[47,24],[47,35]],["litedram_top"],["port","wire"]],["ddram_cke",[[48,4],[48,33]],[[48,24],[48,33]],["litedram_top"],["port","wire"]],["ddram_odt",[[49,4],[49,33]],[[49,24],[49,33]],["litedram_top"],["port","wire"]],["init_done",[[51,4],[51,33]],[[51,24],[51,33]],["litedram_top"],["port","reg"]],["init_error",[[52,4],[52,34]],[[52,24],[52,34]],["litedram_top"],["port","reg"]],["i_awid",[[53,4],[53,37]],[[53,31],[53,37]],["litedram_top"],["port","wire"]],["i_awaddr",[[54,4],[54,38]],[[54,30],[54,38]],["litedram_top"],["port","wire"]],["i_awlen",[[55,4],[55,36]],[[55,29],[55,36]],["litedram_top"],["port","wire"]],["i_awsize",[[56,4],[56,37]],[[56,29],[56,37]],["litedram_top"],["port","wire"]],["i_awburst",[[57,4],[57,38]],[[57,29],[57,38]],["litedram_top"],["port","wire"]],["i_awvalid",[[58,4],[58,33]],[[58,24],[58,33]],["litedram_top"],["port","wire"]],["o_awready",[[59,4],[59,33]],[[59,24],[59,33]],["litedram_top"],["port","wire"]],["i_arid",[[61,4],[61,37]],[[61,31],[61,37]],["litedram_top"],["port","wire"]],["i_araddr",[[62,4],[62,38]],[[62,30],[62,38]],["litedram_top"],["port","wire"]],["i_arlen",[[63,4],[63,36]],[[63,29],[63,36]],["litedram_top"],["port","wire"]],["i_arsize",[[64,4],[64,37]],[[64,29],[64,37]],["litedram_top"],["port","wire"]],["i_arburst",[[65,4],[65,38]],[[65,29],[65,38]],["litedram_top"],["port","wire"]],["i_arvalid",[[66,4],[66,33]],[[66,24],[66,33]],["litedram_top"],["port","wire"]],["o_arready",[[67,4],[67,33]],[[67,24],[67,33]],["litedram_top"],["port","wire"]],["i_wdata",[[69,4],[69,37]],[[69,30],[69,37]],["litedram_top"],["port","wire"]],["i_wstrb",[[70,4],[70,36]],[[70,29],[70,36]],["litedram_top"],["port","wire"]],["i_wlast",[[71,4],[71,31]],[[71,24],[71,31]],["litedram_top"],["port","wire"]],["i_wvalid",[[72,4],[72,32]],[[72,24],[72,32]],["litedram_top"],["port","wire"]],["o_wready",[[73,4],[73,32]],[[73,24],[73,32]],["litedram_top"],["port","wire"]],["o_bid",[[75,4],[75,36]],[[75,31],[75,36]],["litedram_top"],["port","wire"]],["o_bresp",[[76,4],[76,37]],[[76,30],[76,37]],["litedram_top"],["port","wire"]],["o_bvalid",[[77,4],[77,32]],[[77,24],[77,32]],["litedram_top"],["port","wire"]],["i_bready",[[78,4],[78,32]],[[78,24],[78,32]],["litedram_top"],["port","wire"]],["o_rid",[[80,4],[80,36]],[[80,31],[80,36]],["litedram_top"],["port","wire"]],["o_rdata",[[81,4],[81,38]],[[81,31],[81,38]],["litedram_top"],["port","wire"]],["o_rresp",[[82,4],[82,37]],[[82,30],[82,37]],["litedram_top"],["port","wire"]],["o_rlast",[[83,4],[83,31]],[[83,24],[83,31]],["litedram_top"],["port","wire"]],["o_rvalid",[[84,4],[84,32]],[[84,24],[84,32]],["litedram_top"],["port","wire"]],["i_rready",[[85,4],[85,32]],[[85,24],[85,32]],["litedram_top"],["port","wire"]],["serial_rx_int",[[87,3],[87,30]],[[87,17],[87,30]],["litedram_top"],["variable","reg"]],["serial_tx_int",[[88,3],[88,30]],[[88,17],[88,30]],["litedram_top"],["variable","wire"]],["init_done_int",[[90,3],[90,30]],[[90,17],[90,30]],["litedram_top"],["variable","wire"]],["init_error_int",[[91,3],[91,31]],[[91,17],[91,31]],["litedram_top"],["variable","wire"]],["init_done_int_r",[[92,3],[92,32]],[[92,17],[92,32]],["litedram_top"],["variable","reg"]],["init_error_int_r",[[93,3],[93,33]],[[93,17],[93,33]],["litedram_top"],["variable","reg"]],["ldc",[[104,0],[158,39]],[[104,14],[104,17]],["litedram_top"],["instance","litedram_core"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_alu.v",[[[[[["serv_alu",[[1,0],[24,26]],[[1,7],[1,15]],[],["module"]],[105,9]],[[["clk",[[3,3],[3,22]],[[3,19],[3,22]],["serv_alu"],["port","wire"]],["i_rst",[[4,3],[4,24]],[[4,19],[4,24]],["serv_alu"],["port","wire"]],["i_en",[[5,3],[5,23]],[[5,19],[5,23]],["serv_alu"],["port","wire"]],["i_cnt0",[[6,3],[6,25]],[[6,19],[6,25]],["serv_alu"],["port","wire"]],["i_rs1",[[7,3],[7,24]],[[7,19],[7,24]],["serv_alu"],["port","wire"]],["i_rs2",[[8,3],[8,24]],[[8,19],[8,24]],["serv_alu"],["port","wire"]],["i_imm",[[9,3],[9,24]],[[9,19],[9,24]],["serv_alu"],["port","wire"]],["i_op_b_rs2",[[10,3],[10,29]],[[10,19],[10,29]],["serv_alu"],["port","wire"]],["i_buf",[[11,3],[11,24]],[[11,19],[11,24]],["serv_alu"],["port","wire"]],["i_init",[[12,3],[12,25]],[[12,19],[12,25]],["serv_alu"],["port","wire"]],["i_cnt_done",[[13,3],[13,29]],[[13,19],[13,29]],["serv_alu"],["port","wire"]],["i_sub",[[14,3],[14,24]],[[14,19],[14,24]],["serv_alu"],["port","wire"]],["i_bool_op",[[15,3],[15,29]],[[15,20],[15,29]],["serv_alu"],["port","wire"]],["i_cmp_eq",[[16,3],[16,27]],[[16,19],[16,27]],["serv_alu"],["port","wire"]],["i_cmp_uns",[[17,3],[17,28]],[[17,19],[17,28]],["serv_alu"],["port","wire"]],["o_cmp",[[18,3],[18,25]],[[18,20],[18,25]],["serv_alu"],["port","wire"]],["i_shamt_en",[[19,3],[19,29]],[[19,19],[19,29]],["serv_alu"],["port","wire"]],["i_sh_right",[[20,3],[20,29]],[[20,19],[20,29]],["serv_alu"],["port","wire"]],["i_sh_signed",[[21,3],[21,30]],[[21,19],[21,30]],["serv_alu"],["port","wire"]],["o_sh_done",[[22,3],[22,29]],[[22,20],[22,29]],["serv_alu"],["port","wire"]],["i_rd_sel",[[23,3],[23,28]],[[23,20],[23,28]],["serv_alu"],["port","wire"]],["o_rd",[[24,3],[24,24]],[[24,20],[24,24]],["serv_alu"],["port","wire"]],["result_add",[[26,3],[26,25]],[[26,15],[26,25]],["serv_alu"],["variable","wire"]],["result_eq",[[27,3],[27,24]],[[27,15],[27,24]],["serv_alu"],["variable","wire"]],["result_lt",[[28,3],[28,24]],[[28,15],[28,24]],["serv_alu"],["variable","wire"]],["result_sh",[[29,3],[29,24]],[[29,15],[29,24]],["serv_alu"],["variable","wire"]],["result_lt_r",[[31,3],[31,26]],[[31,15],[31,26]],["serv_alu"],["variable","reg"]],["shamt",[[33,3],[33,20]],[[33,15],[33,20]],["serv_alu"],["variable","reg"]],["shamt_msb",[[34,3],[34,24]],[[34,15],[34,24]],["serv_alu"],["variable","reg"]],["shamt_ser",[[36,3],[36,24]],[[36,15],[36,24]],["serv_alu"],["variable","wire"]],["plus_1",[[37,3],[37,21]],[[37,15],[37,21]],["serv_alu"],["variable","wire"]],["add_cy",[[39,3],[39,21]],[[39,15],[39,21]],["serv_alu"],["variable","wire"]],["add_cy_r",[[40,3],[40,23]],[[40,15],[40,23]],["serv_alu"],["variable","reg"]],["b_inv_plus_1",[[42,3],[42,27]],[[42,15],[42,27]],["serv_alu"],["variable","wire"]],["b_inv_plus_1_cy",[[43,3],[43,30]],[[43,15],[43,30]],["serv_alu"],["variable","wire"]],["b_inv_plus_1_cy_r",[[44,3],[44,32]],[[44,15],[44,32]],["serv_alu"],["variable","reg"]],["op_b",[[46,3],[46,41]],[[46,8],[46,12]],["serv_alu"],["variable","wire"]],["shift",[[49,3],[59,23]],[[49,14],[49,19]],["serv_alu"],["instance","serv_shift"]],["add_b",[[61,3],[61,43]],[[61,8],[61,13]],["serv_alu"],["variable","wire"]],["lt_r",[[65,3],[65,18]],[[65,14],[65,18]],["serv_alu"],["variable","reg"]],["eq_r",[[67,3],[67,18]],[[67,14],[67,18]],["serv_alu"],["variable","reg"]],["lt_sign",[[69,3],[69,47]],[[69,14],[69,21]],["serv_alu"],["variable","wire"]],["eq",[[71,3],[71,34]],[[71,14],[71,16]],["serv_alu"],["variable","wire"]],["BOOL_LUT",[[79,3],[79,41]],[[79,21],[79,29]],["serv_alu"],["localparam"]],["result_bool",[[80,3],[80,56]],[[80,8],[80,19]],["serv_alu"],["variable","wire"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_bufreg.v",[[[[[["serv_bufreg",[[0,0],[15,27]],[[0,7],[0,18]],[],["module"]],[41,9]],[[["i_clk",[[2,3],[2,26]],[[2,21],[2,26]],["serv_bufreg"],["port","wire"]],["i_cnt0",[[3,3],[3,27]],[[3,21],[3,27]],["serv_bufreg"],["port","wire"]],["i_cnt1",[[4,3],[4,27]],[[4,21],[4,27]],["serv_bufreg"],["port","wire"]],["i_en",[[5,3],[5,25]],[[5,21],[5,25]],["serv_bufreg"],["port","wire"]],["i_init",[[6,3],[6,27]],[[6,21],[6,27]],["serv_bufreg"],["port","wire"]],["i_loop",[[7,3],[7,27]],[[7,21],[7,27]],["serv_bufreg"],["port","wire"]],["i_rs1",[[8,3],[8,26]],[[8,21],[8,26]],["serv_bufreg"],["port","wire"]],["i_rs1_en",[[9,3],[9,29]],[[9,21],[9,29]],["serv_bufreg"],["port","wire"]],["i_imm",[[10,3],[10,26]],[[10,21],[10,26]],["serv_bufreg"],["port","wire"]],["i_imm_en",[[11,3],[11,29]],[[11,21],[11,29]],["serv_bufreg"],["port","wire"]],["i_clr_lsb",[[12,3],[12,30]],[[12,21],[12,30]],["serv_bufreg"],["port","wire"]],["o_lsb",[[13,3],[13,27]],[[13,22],[13,27]],["serv_bufreg"],["port","reg"]],["o_dbus_adr",[[14,3],[14,32]],[[14,22],[14,32]],["serv_bufreg"],["port","wire"]],["o_q",[[15,3],[15,25]],[[15,22],[15,25]],["serv_bufreg"],["port","wire"]],["c",[[17,3],[17,16]],[[17,15],[17,16]],["serv_bufreg"],["variable","wire"]],["q",[[17,3],[17,19]],[[17,18],[17,19]],["serv_bufreg"],["variable","c"]],["c_r",[[18,3],[18,18]],[[18,15],[18,18]],["serv_bufreg"],["variable","reg"]],["data",[[19,3],[19,25]],[[19,21],[19,25]],["serv_bufreg"],["variable","reg"]],["clr_lsb",[[21,3],[21,43]],[[21,15],[21,22]],["serv_bufreg"],["variable","wire"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_csr.v",[[[[[["serv_csr",[[1,0],[29,25]],[[1,7],[1,15]],[],["module"]],[107,9]],[[["i_clk",[[3,3],[3,24]],[[3,19],[3,24]],["serv_csr"],["port","wire"]],["i_en",[[4,3],[4,23]],[[4,19],[4,23]],["serv_csr"],["port","wire"]],["i_cnt0to3",[[5,3],[5,28]],[[5,19],[5,28]],["serv_csr"],["port","wire"]],["i_cnt2",[[6,3],[6,25]],[[6,19],[6,25]],["serv_csr"],["port","wire"]],["i_cnt3",[[7,3],[7,25]],[[7,19],[7,25]],["serv_csr"],["port","wire"]],["i_cnt7",[[8,3],[8,25]],[[8,19],[8,25]],["serv_csr"],["port","wire"]],["i_cnt_done",[[9,3],[9,29]],[[9,19],[9,29]],["serv_csr"],["port","wire"]],["i_e_op",[[10,3],[10,25]],[[10,19],[10,25]],["serv_csr"],["port","wire"]],["i_ebreak",[[11,3],[11,27]],[[11,19],[11,27]],["serv_csr"],["port","wire"]],["i_mem_cmd",[[12,3],[12,28]],[[12,19],[12,28]],["serv_csr"],["port","wire"]],["i_mem_misalign",[[13,3],[13,33]],[[13,19],[13,33]],["serv_csr"],["port","wire"]],["i_rf_csr_out",[[15,3],[15,31]],[[15,19],[15,31]],["serv_csr"],["port","wire"]],["o_csr_in",[[17,3],[17,28]],[[17,20],[17,28]],["serv_csr"],["port","wire"]],["i_mtip",[[19,3],[19,25]],[[19,19],[19,25]],["serv_csr"],["port","wire"]],["o_new_irq",[[20,3],[20,29]],[[20,20],[20,29]],["serv_csr"],["port","wire"]],["i_pending_irq",[[21,3],[21,32]],[[21,19],[21,32]],["serv_csr"],["port","wire"]],["i_trap_taken",[[22,3],[22,31]],[[22,19],[22,31]],["serv_csr"],["port","wire"]],["i_mstatus_en",[[23,3],[23,31]],[[23,19],[23,31]],["serv_csr"],["port","wire"]],["i_mie_en",[[24,3],[24,27]],[[24,19],[24,27]],["serv_csr"],["port","wire"]],["i_mcause_en",[[25,3],[25,30]],[[25,19],[25,30]],["serv_csr"],["port","wire"]],["i_csr_source",[[26,3],[26,32]],[[26,20],[26,32]],["serv_csr"],["port","wire"]],["i_mret",[[27,3],[27,25]],[[27,19],[27,25]],["serv_csr"],["port","wire"]],["i_d",[[28,3],[28,22]],[[28,19],[28,22]],["serv_csr"],["port","wire"]],["o_q",[[29,3],[29,23]],[[29,20],[29,23]],["serv_csr"],["port","wire"]],["CSR_SOURCE_CSR",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_params.vh",[[0,0],[4,25]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_params.vh",[[1,2],[1,16]]],["serv_csr"],["localparam"]],["CSR_MSCRATCH",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_params.vh",[[6,0],[10,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_params.vh",[[7,2],[7,14]]],["serv_csr"],["localparam"]],["mstatus",[[33,3],[33,20]],[[33,13],[33,20]],["serv_csr"],["variable","reg"]],["mstatus_mie",[[34,3],[34,24]],[[34,13],[34,24]],["serv_csr"],["variable","reg"]],["mstatus_mpie",[[35,3],[35,25]],[[35,13],[35,25]],["serv_csr"],["variable","reg"]],["mie_mtie",[[36,3],[36,21]],[[36,13],[36,21]],["serv_csr"],["variable","reg"]],["mcause31",[[38,3],[38,17]],[[38,9],[38,17]],["serv_csr"],["variable","reg"]],["mcause3_0",[[39,3],[39,23]],[[39,14],[39,23]],["serv_csr"],["variable","reg"]],["mcause",[[40,3],[40,15]],[[40,9],[40,15]],["serv_csr"],["variable","wire"]],["csr_in",[[42,3],[42,15]],[[42,9],[42,15]],["serv_csr"],["variable","wire"]],["csr_out",[[43,3],[43,16]],[[43,9],[43,16]],["serv_csr"],["variable","wire"]],["timer_irq_r",[[45,3],[45,20]],[[45,9],[45,20]],["serv_csr"],["variable","reg"]],["timer_irq",[[59,3],[59,52]],[[59,9],[59,18]],["serv_csr"],["variable","wire"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_params.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_ctrl.v",[[[[[["serv_ctrl",[[1,0],[25,33]],[[1,7],[1,16]],[],["module"]],[86,9]],[[["clk",[[3,3],[3,24]],[[3,21],[3,24]],["serv_ctrl"],["port","wire"]],["i_rst",[[4,3],[4,26]],[[4,21],[4,26]],["serv_ctrl"],["port","wire"]],["i_pc_en",[[6,3],[6,28]],[[6,21],[6,28]],["serv_ctrl"],["port","wire"]],["i_cnt12to31",[[7,3],[7,32]],[[7,21],[7,32]],["serv_ctrl"],["port","wire"]],["i_cnt2",[[8,3],[8,27]],[[8,21],[8,27]],["serv_ctrl"],["port","wire"]],["i_cnt_done",[[9,3],[9,31]],[[9,21],[9,31]],["serv_ctrl"],["port","wire"]],["i_jump",[[11,3],[11,27]],[[11,21],[11,27]],["serv_ctrl"],["port","wire"]],["i_jal_or_jalr",[[12,3],[12,34]],[[12,21],[12,34]],["serv_ctrl"],["port","wire"]],["i_utype",[[13,3],[13,28]],[[13,21],[13,28]],["serv_ctrl"],["port","wire"]],["i_pc_rel",[[14,3],[14,29]],[[14,21],[14,29]],["serv_ctrl"],["port","wire"]],["i_trap",[[15,3],[15,27]],[[15,21],[15,27]],["serv_ctrl"],["port","wire"]],["i_imm",[[17,3],[17,26]],[[17,21],[17,26]],["serv_ctrl"],["port","wire"]],["i_buf",[[18,3],[18,26]],[[18,21],[18,26]],["serv_ctrl"],["port","wire"]],["i_csr_pc",[[19,3],[19,29]],[[19,21],[19,29]],["serv_ctrl"],["port","wire"]],["o_rd",[[20,3],[20,26]],[[20,22],[20,26]],["serv_ctrl"],["port","wire"]],["o_bad_pc",[[21,3],[21,30]],[[21,22],[21,30]],["serv_ctrl"],["port","wire"]],["o_ibus_adr",[[23,3],[23,31]],[[23,21],[23,31]],["serv_ctrl"],["port","reg"]],["o_ibus_cyc",[[24,3],[24,32]],[[24,22],[24,32]],["serv_ctrl"],["port","wire"]],["i_ibus_ack",[[25,3],[25,31]],[[25,21],[25,31]],["serv_ctrl"],["port","wire"]],["RESET_PC",[[27,3],[27,30]],[[27,13],[27,21]],["serv_ctrl"],["parameter"]],["WITH_CSR",[[28,3],[28,26]],[[28,13],[28,21]],["serv_ctrl"],["parameter"]],["en_pc_r",[[30,3],[30,21]],[[30,14],[30,21]],["serv_ctrl"],["variable","reg"]],["pc_plus_4",[[32,3],[32,23]],[[32,14],[32,23]],["serv_ctrl"],["variable","wire"]],["pc_plus_4_cy",[[33,3],[33,26]],[[33,14],[33,26]],["serv_ctrl"],["variable","wire"]],["pc_plus_4_cy_r",[[34,3],[34,28]],[[34,14],[34,28]],["serv_ctrl"],["variable","reg"]],["pc_plus_offset",[[35,3],[35,28]],[[35,14],[35,28]],["serv_ctrl"],["variable","wire"]],["pc_plus_offset_cy",[[36,3],[36,31]],[[36,14],[36,31]],["serv_ctrl"],["variable","wire"]],["pc_plus_offset_cy_r",[[37,3],[37,33]],[[37,14],[37,33]],["serv_ctrl"],["variable","reg"]],["pc_plus_offset_aligned",[[38,3],[38,36]],[[38,14],[38,36]],["serv_ctrl"],["variable","wire"]],["plus_4",[[39,3],[39,20]],[[39,14],[39,20]],["serv_ctrl"],["variable","wire"]],["pc",[[41,3],[41,32]],[[41,14],[41,16]],["serv_ctrl"],["variable","wire"]],["new_pc",[[43,3],[43,20]],[[43,14],[43,20]],["serv_ctrl"],["variable","wire"]],["offset_a",[[45,3],[45,22]],[[45,14],[45,22]],["serv_ctrl"],["variable","wire"]],["offset_b",[[46,3],[46,22]],[[46,14],[46,22]],["serv_ctrl"],["variable","wire"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_decode.v",[[[[[["serv_decode",[[1,0],[59,34]],[[1,7],[1,18]],[],["module"]],[238,9]],[[["clk",[[3,3],[3,23]],[[3,20],[3,23]],["serv_decode"],["port","wire"]],["i_cnt_en",[[5,3],[5,28]],[[5,20],[5,28]],["serv_decode"],["port","wire"]],["i_cnt_done",[[6,3],[6,30]],[[6,20],[6,30]],["serv_decode"],["port","wire"]],["i_wb_rdt",[[7,3],[7,29]],[[7,21],[7,29]],["serv_decode"],["port","wire"]],["i_wb_en",[[8,3],[8,27]],[[8,20],[8,27]],["serv_decode"],["port","wire"]],["i_alu_cmp",[[9,3],[9,29]],[[9,20],[9,29]],["serv_decode"],["port","wire"]],["o_take_branch",[[11,3],[11,34]],[[11,21],[11,34]],["serv_decode"],["port","wire"]],["o_e_op",[[12,3],[12,27]],[[12,21],[12,27]],["serv_decode"],["port","wire"]],["o_ebreak",[[13,3],[13,29]],[[13,21],[13,29]],["serv_decode"],["port","wire"]],["o_branch_op",[[14,3],[14,32]],[[14,21],[14,32]],["serv_decode"],["port","wire"]],["o_mem_op",[[15,3],[15,29]],[[15,21],[15,29]],["serv_decode"],["port","wire"]],["o_shift_op",[[16,3],[16,31]],[[16,21],[16,31]],["serv_decode"],["port","wire"]],["o_slt_op",[[17,3],[17,29]],[[17,21],[17,29]],["serv_decode"],["port","wire"]],["o_rd_op",[[18,3],[18,28]],[[18,21],[18,28]],["serv_decode"],["port","wire"]],["o_bufreg_loop",[[20,3],[20,34]],[[20,21],[20,34]],["serv_decode"],["port","wire"]],["o_bufreg_rs1_en",[[21,3],[21,36]],[[21,21],[21,36]],["serv_decode"],["port","wire"]],["o_bufreg_imm_en",[[22,3],[22,36]],[[22,21],[22,36]],["serv_decode"],["port","wire"]],["o_bufreg_clr_lsb",[[23,3],[23,37]],[[23,21],[23,37]],["serv_decode"],["port","wire"]],["o_ctrl_jal_or_jalr",[[25,3],[25,39]],[[25,21],[25,39]],["serv_decode"],["port","wire"]],["o_ctrl_utype",[[26,3],[26,33]],[[26,21],[26,33]],["serv_decode"],["port","wire"]],["o_ctrl_pc_rel",[[27,3],[27,34]],[[27,21],[27,34]],["serv_decode"],["port","wire"]],["o_ctrl_mret",[[28,3],[28,32]],[[28,21],[28,32]],["serv_decode"],["port","wire"]],["o_alu_sub",[[30,3],[30,30]],[[30,21],[30,30]],["serv_decode"],["port","wire"]],["o_alu_bool_op",[[31,3],[31,34]],[[31,21],[31,34]],["serv_decode"],["port","wire"]],["o_alu_cmp_eq",[[32,3],[32,33]],[[32,21],[32,33]],["serv_decode"],["port","wire"]],["o_alu_cmp_uns",[[33,3],[33,34]],[[33,21],[33,34]],["serv_decode"],["port","wire"]],["o_alu_sh_signed",[[34,3],[34,36]],[[34,21],[34,36]],["serv_decode"],["port","wire"]],["o_alu_sh_right",[[35,3],[35,35]],[[35,21],[35,35]],["serv_decode"],["port","wire"]],["o_alu_rd_sel",[[36,3],[36,34]],[[36,22],[36,34]],["serv_decode"],["port","wire"]],["o_rf_rd_addr",[[38,3],[38,33]],[[38,21],[38,33]],["serv_decode"],["port","reg"]],["o_rf_rs1_addr",[[39,3],[39,34]],[[39,21],[39,34]],["serv_decode"],["port","reg"]],["o_rf_rs2_addr",[[40,3],[40,34]],[[40,21],[40,34]],["serv_decode"],["port","reg"]],["o_mem_signed",[[42,3],[42,33]],[[42,21],[42,33]],["serv_decode"],["port","wire"]],["o_mem_word",[[43,3],[43,31]],[[43,21],[43,31]],["serv_decode"],["port","wire"]],["o_mem_half",[[44,3],[44,31]],[[44,21],[44,31]],["serv_decode"],["port","wire"]],["o_mem_cmd",[[45,3],[45,30]],[[45,21],[45,30]],["serv_decode"],["port","wire"]],["o_csr_en",[[47,3],[47,29]],[[47,21],[47,29]],["serv_decode"],["port","wire"]],["o_csr_addr",[[48,3],[48,31]],[[48,21],[48,31]],["serv_decode"],["port","wire"]],["o_csr_mstatus_en",[[49,3],[49,37]],[[49,21],[49,37]],["serv_decode"],["port","wire"]],["o_csr_mie_en",[[50,3],[50,33]],[[50,21],[50,33]],["serv_decode"],["port","wire"]],["o_csr_mcause_en",[[51,3],[51,36]],[[51,21],[51,36]],["serv_decode"],["port","wire"]],["o_csr_source",[[52,3],[52,33]],[[52,21],[52,33]],["serv_decode"],["port","wire"]],["o_csr_d_sel",[[53,3],[53,32]],[[53,21],[53,32]],["serv_decode"],["port","wire"]],["o_csr_imm",[[54,3],[54,30]],[[54,21],[54,30]],["serv_decode"],["port","wire"]],["o_imm",[[56,3],[56,26]],[[56,21],[56,26]],["serv_decode"],["port","wire"]],["o_op_b_source",[[57,3],[57,34]],[[57,21],[57,34]],["serv_decode"],["port","wire"]],["o_rd_csr_en",[[58,3],[58,32]],[[58,21],[58,32]],["serv_decode"],["port","wire"]],["o_rd_alu_en",[[59,3],[59,32]],[[59,21],[59,32]],["serv_decode"],["port","wire"]],["CSR_SOURCE_CSR",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_params.vh",[[0,0],[4,25]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_params.vh",[[1,2],[1,16]]],["serv_decode"],["localparam"]],["CSR_MSCRATCH",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_params.vh",[[6,0],[10,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_params.vh",[[7,2],[7,14]]],["serv_decode"],["localparam"]],["opcode",[[63,3],[63,19]],[[63,13],[63,19]],["serv_decode"],["variable","reg"]],["funct3",[[64,3],[64,19]],[[64,13],[64,19]],["serv_decode"],["variable","reg"]],["op20",[[65,3],[65,18]],[[65,14],[65,18]],["serv_decode"],["variable","reg"]],["op21",[[66,3],[66,18]],[[66,14],[66,18]],["serv_decode"],["variable","reg"]],["op22",[[67,3],[67,18]],[[67,14],[67,18]],["serv_decode"],["variable","reg"]],["op26",[[68,3],[68,18]],[[68,14],[68,18]],["serv_decode"],["variable","reg"]],["imm30",[[70,3],[70,18]],[[70,13],[70,18]],["serv_decode"],["variable","reg"]],["op_or_opimm",[[72,3],[72,64]],[[72,13],[72,24]],["serv_decode"],["variable","wire"]],["csr_valid",[[141,3],[141,49]],[[141,8],[141,17]],["serv_decode"],["variable","wire"]],["csr_op",[[144,3],[144,50]],[[144,8],[144,14]],["serv_decode"],["variable","wire"]],["signbit",[[174,3],[174,21]],[[174,14],[174,21]],["serv_decode"],["variable","reg"]],["imm19_12_20",[[176,3],[176,25]],[[176,14],[176,25]],["serv_decode"],["variable","reg"]],["imm7",[[177,3],[177,18]],[[177,14],[177,18]],["serv_decode"],["variable","reg"]],["imm30_25",[[178,3],[178,22]],[[178,14],[178,22]],["serv_decode"],["variable","reg"]],["imm24_20",[[179,3],[179,22]],[[179,14],[179,22]],["serv_decode"],["variable","reg"]],["imm11_7",[[180,3],[180,21]],[[180,14],[180,21]],["serv_decode"],["variable","reg"]],["m2",[[182,3],[182,16]],[[182,14],[182,16]],["serv_decode"],["variable","wire"]],["m3",[[187,3],[187,22]],[[187,8],[187,10]],["serv_decode"],["variable","wire"]],["m1",[[227,3],[227,35]],[[227,8],[227,10]],["serv_decode"],["variable","wire"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_params.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_mem_if.v",[[[[[["serv_mem_if",[[1,0],[19,31]],[[1,7],[1,18]],[],["module"]],[67,9]],[[["WITH_CSR",[[2,4],[2,26]],[[2,14],[2,22]],["serv_mem_if"],["parameter-port","parameter"]],["i_clk",[[4,3],[4,26]],[[4,21],[4,26]],["serv_mem_if"],["port","wire"]],["i_en",[[5,3],[5,25]],[[5,21],[5,25]],["serv_mem_if"],["port","wire"]],["i_mem_op",[[6,3],[6,29]],[[6,21],[6,29]],["serv_mem_if"],["port","wire"]],["i_signed",[[7,3],[7,29]],[[7,21],[7,29]],["serv_mem_if"],["port","wire"]],["i_word",[[8,3],[8,27]],[[8,21],[8,27]],["serv_mem_if"],["port","wire"]],["i_half",[[9,3],[9,27]],[[9,21],[9,27]],["serv_mem_if"],["port","wire"]],["i_bytecnt",[[10,3],[10,31]],[[10,22],[10,31]],["serv_mem_if"],["port","wire"]],["i_rs2",[[11,3],[11,26]],[[11,21],[11,26]],["serv_mem_if"],["port","wire"]],["o_rd",[[12,3],[12,26]],[[12,22],[12,26]],["serv_mem_if"],["port","wire"]],["i_lsb",[[13,3],[13,27]],[[13,22],[13,27]],["serv_mem_if"],["port","wire"]],["o_misalign",[[14,3],[14,32]],[[14,22],[14,32]],["serv_mem_if"],["port","wire"]],["o_wb_dat",[[16,3],[16,30]],[[16,22],[16,30]],["serv_mem_if"],["port","wire"]],["o_wb_sel",[[17,3],[17,30]],[[17,22],[17,30]],["serv_mem_if"],["port","wire"]],["i_wb_rdt",[[18,3],[18,30]],[[18,22],[18,30]],["serv_mem_if"],["port","wire"]],["i_wb_ack",[[19,3],[19,29]],[[19,21],[19,29]],["serv_mem_if"],["port","wire"]],["signbit",[[21,3],[21,24]],[[21,17],[21,24]],["serv_mem_if"],["variable","reg"]],["tmp",[[23,3],[23,51]],[[23,16],[23,19]],["serv_mem_if"],["variable","wire"]],["dat",[[25,3],[25,17]],[[25,14],[25,17]],["serv_mem_if"],["variable","reg"]],["dat_en",[[27,3],[27,31]],[[27,8],[27,14]],["serv_mem_if"],["variable","wire"]],["dat_cur",[[29,3],[33,29]],[[29,10],[29,17]],["serv_mem_if"],["variable","wire"]],["dat_valid",[[35,3],[35,76]],[[35,8],[35,17]],["serv_mem_if"],["variable","wire"]],["misalign",[[58,2],[58,17]],[[58,9],[58,17]],["serv_mem_if"],["variable","reg"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_params.vh",[[null,[],null,null,[["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_params.vh",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_if.v",[[[[[["serv_rf_if",[[1,0],[43,28]],[[1,7],[1,17]],[],["module"]],[121,9]],[[["WITH_CSR",[[2,4],[2,26]],[[2,14],[2,22]],["serv_rf_if"],["parameter-port","parameter"]],["o_wreg0",[[4,3],[4,37]],[[4,30],[4,37]],["serv_rf_if"],["port","wire"]],["o_wreg1",[[5,3],[5,37]],[[5,30],[5,37]],["serv_rf_if"],["port","wire"]],["o_wen0",[[6,3],[6,27]],[[6,21],[6,27]],["serv_rf_if"],["port","wire"]],["o_wen1",[[7,3],[7,27]],[[7,21],[7,27]],["serv_rf_if"],["port","wire"]],["o_wdata0",[[8,3],[8,29]],[[8,21],[8,29]],["serv_rf_if"],["port","wire"]],["o_wdata1",[[9,3],[9,29]],[[9,21],[9,29]],["serv_rf_if"],["port","wire"]],["o_rreg0",[[10,3],[10,37]],[[10,30],[10,37]],["serv_rf_if"],["port","wire"]],["o_rreg1",[[11,3],[11,37]],[[11,30],[11,37]],["serv_rf_if"],["port","wire"]],["i_rdata0",[[12,3],[12,28]],[[12,20],[12,28]],["serv_rf_if"],["port","wire"]],["i_rdata1",[[13,3],[13,28]],[[13,20],[13,28]],["serv_rf_if"],["port","wire"]],["i_trap",[[16,3],[16,26]],[[16,20],[16,26]],["serv_rf_if"],["port","wire"]],["i_mret",[[17,3],[17,26]],[[17,20],[17,26]],["serv_rf_if"],["port","wire"]],["i_mepc",[[18,3],[18,26]],[[18,20],[18,26]],["serv_rf_if"],["port","wire"]],["i_mem_misalign",[[19,3],[19,34]],[[19,20],[19,34]],["serv_rf_if"],["port","wire"]],["i_bufreg_q",[[20,3],[20,30]],[[20,20],[20,30]],["serv_rf_if"],["port","wire"]],["i_bad_pc",[[21,3],[21,28]],[[21,20],[21,28]],["serv_rf_if"],["port","wire"]],["o_csr_pc",[[22,3],[22,29]],[[22,21],[22,29]],["serv_rf_if"],["port","wire"]],["i_csr_en",[[24,3],[24,28]],[[24,20],[24,28]],["serv_rf_if"],["port","wire"]],["i_csr_addr",[[25,3],[25,31]],[[25,21],[25,31]],["serv_rf_if"],["port","wire"]],["i_csr",[[26,3],[26,25]],[[26,20],[26,25]],["serv_rf_if"],["port","wire"]],["o_csr",[[27,3],[27,26]],[[27,21],[27,26]],["serv_rf_if"],["port","wire"]],["i_rd_wen",[[29,3],[29,28]],[[29,20],[29,28]],["serv_rf_if"],["port","wire"]],["i_rd_waddr",[[30,3],[30,31]],[[30,21],[30,31]],["serv_rf_if"],["port","wire"]],["i_ctrl_rd",[[31,3],[31,29]],[[31,20],[31,29]],["serv_rf_if"],["port","wire"]],["i_alu_rd",[[32,3],[32,28]],[[32,20],[32,28]],["serv_rf_if"],["port","wire"]],["i_rd_alu_en",[[33,3],[33,31]],[[33,20],[33,31]],["serv_rf_if"],["port","wire"]],["i_csr_rd",[[34,3],[34,28]],[[34,20],[34,28]],["serv_rf_if"],["port","wire"]],["i_rd_csr_en",[[35,3],[35,31]],[[35,20],[35,31]],["serv_rf_if"],["port","wire"]],["i_mem_rd",[[36,3],[36,28]],[[36,20],[36,28]],["serv_rf_if"],["port","wire"]],["i_rs1_raddr",[[39,3],[39,32]],[[39,21],[39,32]],["serv_rf_if"],["port","wire"]],["o_rs1",[[40,3],[40,26]],[[40,21],[40,26]],["serv_rf_if"],["port","wire"]],["i_rs2_raddr",[[42,3],[42,32]],[[42,21],[42,32]],["serv_rf_if"],["port","wire"]],["o_rs2",[[43,3],[43,26]],[[43,21],[43,26]],["serv_rf_if"],["port","wire"]],["CSR_SOURCE_CSR",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_params.vh",[[0,0],[4,25]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_params.vh",[[1,2],[1,16]]],["serv_rf_if"],["localparam"]],["CSR_MSCRATCH",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_params.vh",[[6,0],[10,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_params.vh",[[7,2],[7,14]]],["serv_rf_if"],["localparam"]],["rd",[[97,6],[99,15]],[[97,17],[97,19]],["serv_rf_if"],["variable","wire"]],["mtval",[[59,3],[59,60]],[[59,14],[59,19]],["serv_rf_if"],["variable","wire"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_params.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram_if.v",[[[[[["serv_rf_ram_if",[[1,0],[28,37]],[[1,7],[1,21]],[],["module"]],[160,9]],[[["width",[[2,4],[2,21]],[[2,14],[2,19]],["serv_rf_ram_if"],["parameter-port","parameter"]],["csr_regs",[[3,4],[3,24]],[[3,14],[3,22]],["serv_rf_ram_if"],["parameter-port","parameter"]],["depth",[[4,4],[4,42]],[[4,14],[4,19]],["serv_rf_ram_if"],["parameter-port","parameter"]],["l2w",[[5,4],[5,33]],[[5,14],[5,17]],["serv_rf_ram_if"],["parameter-port","parameter"]],["i_clk",[[8,3],[8,23]],[[8,18],[8,23]],["serv_rf_ram_if"],["port","wire"]],["i_rst",[[9,3],[9,23]],[[9,18],[9,23]],["serv_rf_ram_if"],["port","wire"]],["i_wreq",[[10,3],[10,24]],[[10,18],[10,24]],["serv_rf_ram_if"],["port","wire"]],["i_rreq",[[11,3],[11,24]],[[11,18],[11,24]],["serv_rf_ram_if"],["port","wire"]],["o_ready",[[12,3],[12,26]],[[12,19],[12,26]],["serv_rf_ram_if"],["port","wire"]],["i_wreg0",[[13,3],[13,47]],[[13,40],[13,47]],["serv_rf_ram_if"],["port","wire"]],["i_wreg1",[[14,3],[14,47]],[[14,40],[14,47]],["serv_rf_ram_if"],["port","wire"]],["i_wen0",[[15,3],[15,24]],[[15,18],[15,24]],["serv_rf_ram_if"],["port","wire"]],["i_wen1",[[16,3],[16,24]],[[16,18],[16,24]],["serv_rf_ram_if"],["port","wire"]],["i_wdata0",[[17,3],[17,26]],[[17,18],[17,26]],["serv_rf_ram_if"],["port","wire"]],["i_wdata1",[[18,3],[18,26]],[[18,18],[18,26]],["serv_rf_ram_if"],["port","wire"]],["i_rreg0",[[19,3],[19,47]],[[19,40],[19,47]],["serv_rf_ram_if"],["port","wire"]],["i_rreg1",[[20,3],[20,47]],[[20,40],[20,47]],["serv_rf_ram_if"],["port","wire"]],["o_rdata0",[[21,3],[21,27]],[[21,19],[21,27]],["serv_rf_ram_if"],["port","wire"]],["o_rdata1",[[22,3],[22,27]],[[22,19],[22,27]],["serv_rf_ram_if"],["port","wire"]],["o_waddr",[[24,3],[24,43]],[[24,36],[24,43]],["serv_rf_ram_if"],["port","wire"]],["o_wdata",[[25,3],[25,36]],[[25,29],[25,36]],["serv_rf_ram_if"],["port","wire"]],["o_wen",[[26,3],[26,24]],[[26,19],[26,24]],["serv_rf_ram_if"],["port","wire"]],["o_raddr",[[27,3],[27,43]],[[27,36],[27,43]],["serv_rf_ram_if"],["port","wire"]],["i_rdata",[[28,3],[28,35]],[[28,28],[28,35]],["serv_rf_ram_if"],["port","wire"]],["rgnt",[[30,3],[30,18]],[[30,14],[30,18]],["serv_rf_ram_if"],["variable","reg"]],["wcnt",[[37,3],[37,23]],[[37,19],[37,23]],["serv_rf_ram_if"],["variable","reg"]],["wgo",[[38,3],[38,17]],[[38,14],[38,17]],["serv_rf_ram_if"],["variable","reg"]],["wdata0_r",[[41,3],[41,29]],[[41,21],[41,29]],["serv_rf_ram_if"],["variable","reg"]],["wdata1_r",[[42,3],[42,29]],[[42,21],[42,29]],["serv_rf_ram_if"],["variable","reg"]],["wen0_r",[[44,3],[44,20]],[[44,14],[44,20]],["serv_rf_ram_if"],["variable","reg"]],["wen1_r",[[45,3],[45,20]],[[45,14],[45,20]],["serv_rf_ram_if"],["variable","reg"]],["wtrig0",[[46,3],[46,20]],[[46,14],[46,20]],["serv_rf_ram_if"],["variable","wire"]],["wtrig1",[[47,3],[47,20]],[[47,14],[47,20]],["serv_rf_ram_if"],["variable","wire"]],["wtrig0_r",[[53,6],[53,18]],[[53,10],[53,18]],["serv_rf_ram_if"],["variable","reg"]],["wreg",[[64,3],[64,68]],[[64,34],[64,38]],["serv_rf_ram_if"],["variable","wire"]],["wreq_r",[[73,3],[73,20]],[[73,14],[73,20]],["serv_rf_ram_if"],["variable","reg"]],["rcnt",[[107,3],[107,20]],[[107,16],[107,20]],["serv_rf_ram_if"],["variable","reg"]],["rtrig0",[[109,3],[109,17]],[[109,11],[109,17]],["serv_rf_ram_if"],["variable","wire"]],["rtrig1",[[110,3],[110,17]],[[110,11],[110,17]],["serv_rf_ram_if"],["variable","reg"]],["rreg",[[112,3],[112,67]],[[112,34],[112,38]],["serv_rf_ram_if"],["variable","wire"]],["rdata0",[[119,3],[119,26]],[[119,20],[119,26]],["serv_rf_ram_if"],["variable","reg"]],["rdata1",[[120,3],[120,26]],[[120,20],[120,26]],["serv_rf_ram_if"],["variable","reg"]],["rreq_r",[[127,3],[127,20]],[[127,14],[127,20]],["serv_rf_ram_if"],["variable","reg"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram.v",[[[[[["serv_rf_ram",[[0,0],[9,40]],[[0,7],[0,18]],[],["module"]],[25,9]],[[["width",[[1,4],[1,21]],[[1,14],[1,19]],["serv_rf_ram"],["parameter-port","parameter"]],["csr_regs",[[2,4],[2,24]],[[2,14],[2,22]],["serv_rf_ram"],["parameter-port","parameter"]],["depth",[[3,4],[3,42]],[[3,14],[3,19]],["serv_rf_ram"],["parameter-port","parameter"]],["i_clk",[[4,4],[4,20]],[[4,15],[4,20]],["serv_rf_ram"],["port","wire"]],["i_waddr",[[5,4],[5,42]],[[5,35],[5,42]],["serv_rf_ram"],["port","wire"]],["i_wdata",[[6,4],[6,38]],[[6,31],[6,38]],["serv_rf_ram"],["port","wire"]],["i_wen",[[7,4],[7,26]],[[7,21],[7,26]],["serv_rf_ram"],["port","wire"]],["i_raddr",[[8,4],[8,42]],[[8,35],[8,42]],["serv_rf_ram"],["port","wire"]],["o_rdata",[[9,4],[9,38]],[[9,31],[9,38]],["serv_rf_ram"],["port","reg"]],["memory",[[11,3],[11,42]],[[11,24],[11,30]],["serv_rf_ram"],["variable","reg"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_top.v",[[[[[["serv_rf_top",[[2,0],[44,33]],[[2,7],[2,18]],[],["module"]],[163,21]],[[["RESET_PC",[[3,4],[3,30]],[[3,14],[3,22]],["serv_rf_top"],["parameter-port","parameter"]],["WITH_CSR",[[4,4],[4,26]],[[4,14],[4,22]],["serv_rf_top"],["parameter-port","parameter"]],["RF_WIDTH",[[5,4],[5,26]],[[5,14],[5,22]],["serv_rf_top"],["parameter-port","parameter"]],["RF_L2D",[[6,1],[6,59]],[[6,11],[6,17]],["serv_rf_top"],["parameter-port","parameter"]],["clk",[[8,3],[8,24]],[[8,21],[8,24]],["serv_rf_top"],["port","wire"]],["i_rst",[[9,3],[9,26]],[[9,21],[9,26]],["serv_rf_top"],["port","wire"]],["i_timer_irq",[[10,3],[10,32]],[[10,21],[10,32]],["serv_rf_top"],["port","wire"]],["o_ibus_adr",[[34,3],[34,32]],[[34,22],[34,32]],["serv_rf_top"],["port","wire"]],["o_ibus_cyc",[[35,3],[35,32]],[[35,22],[35,32]],["serv_rf_top"],["port","wire"]],["i_ibus_rdt",[[36,3],[36,32]],[[36,22],[36,32]],["serv_rf_top"],["port","wire"]],["i_ibus_ack",[[37,3],[37,31]],[[37,21],[37,31]],["serv_rf_top"],["port","wire"]],["o_dbus_adr",[[38,3],[38,32]],[[38,22],[38,32]],["serv_rf_top"],["port","wire"]],["o_dbus_dat",[[39,3],[39,32]],[[39,22],[39,32]],["serv_rf_top"],["port","wire"]],["o_dbus_sel",[[40,3],[40,32]],[[40,22],[40,32]],["serv_rf_top"],["port","wire"]],["o_dbus_we",[[41,3],[41,31]],[[41,22],[41,31]],["serv_rf_top"],["port","wire"]],["o_dbus_cyc",[[42,3],[42,32]],[[42,22],[42,32]],["serv_rf_top"],["port","wire"]],["i_dbus_rdt",[[43,3],[43,32]],[[43,22],[43,32]],["serv_rf_top"],["port","wire"]],["i_dbus_ack",[[44,3],[44,31]],[[44,21],[44,31]],["serv_rf_top"],["port","wire"]],["CSR_REGS",[[46,3],[46,36]],[[46,14],[46,22]],["serv_rf_top"],["localparam"]],["rf_wreq",[[48,3],[48,22]],[[48,15],[48,22]],["serv_rf_top"],["variable","wire"]],["rf_rreq",[[49,3],[49,22]],[[49,15],[49,22]],["serv_rf_top"],["variable","wire"]],["wreg0",[[50,3],[50,28]],[[50,23],[50,28]],["serv_rf_top"],["variable","wire"]],["wreg1",[[51,3],[51,28]],[[51,23],[51,28]],["serv_rf_top"],["variable","wire"]],["wen0",[[52,3],[52,19]],[[52,15],[52,19]],["serv_rf_top"],["variable","wire"]],["wen1",[[53,3],[53,19]],[[53,15],[53,19]],["serv_rf_top"],["variable","wire"]],["wdata0",[[54,3],[54,21]],[[54,15],[54,21]],["serv_rf_top"],["variable","wire"]],["wdata1",[[55,3],[55,21]],[[55,15],[55,21]],["serv_rf_top"],["variable","wire"]],["rreg0",[[56,3],[56,28]],[[56,23],[56,28]],["serv_rf_top"],["variable","wire"]],["rreg1",[[57,3],[57,28]],[[57,23],[57,28]],["serv_rf_top"],["variable","wire"]],["rf_ready",[[58,3],[58,23]],[[58,15],[58,23]],["serv_rf_top"],["variable","wire"]],["rdata0",[[59,3],[59,21]],[[59,15],[59,21]],["serv_rf_top"],["variable","wire"]],["rdata1",[[60,3],[60,21]],[[60,15],[60,21]],["serv_rf_top"],["variable","wire"]],["waddr",[[62,3],[62,28]],[[62,23],[62,28]],["serv_rf_top"],["variable","wire"]],["wdata",[[63,3],[63,28]],[[63,23],[63,28]],["serv_rf_top"],["variable","wire"]],["wen",[[64,3],[64,19]],[[64,16],[64,19]],["serv_rf_top"],["variable","wire"]],["raddr",[[65,3],[65,28]],[[65,23],[65,28]],["serv_rf_top"],["variable","wire"]],["rdata",[[66,3],[66,28]],[[66,23],[66,28]],["serv_rf_top"],["variable","wire"]],["rf_ram_if",[[68,3],[91,24]],[[71,3],[71,12]],["serv_rf_top"],["instance","serv_rf_ram_if"]],["rf_ram",[[93,3],[102,23]],[[96,3],[96,9]],["serv_rf_top"],["instance","serv_rf_ram"]],["cpu",[[104,3],[160,33]],[[107,3],[107,6]],["serv_rf_top"],["instance","serv_top"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_shift.v",[[[[[["serv_shift",[[1,0],[11,25]],[[1,7],[1,17]],[],["module"]],[29,9]],[[["i_clk",[[3,3],[3,24]],[[3,19],[3,24]],["serv_shift"],["port","wire"]],["i_load",[[4,3],[4,25]],[[4,19],[4,25]],["serv_shift"],["port","wire"]],["i_shamt",[[5,3],[5,27]],[[5,20],[5,27]],["serv_shift"],["port","wire"]],["i_shamt_msb",[[6,3],[6,30]],[[6,19],[6,30]],["serv_shift"],["port","wire"]],["i_signbit",[[7,3],[7,28]],[[7,19],[7,28]],["serv_shift"],["port","wire"]],["i_right",[[8,3],[8,26]],[[8,19],[8,26]],["serv_shift"],["port","wire"]],["o_done",[[9,3],[9,26]],[[9,20],[9,26]],["serv_shift"],["port","wire"]],["i_d",[[10,3],[10,22]],[[10,19],[10,22]],["serv_shift"],["port","wire"]],["o_q",[[11,3],[11,23]],[[11,20],[11,23]],["serv_shift"],["port","wire"]],["signbit",[[13,3],[13,20]],[[13,13],[13,20]],["serv_shift"],["variable","reg"]],["cnt",[[14,3],[14,21]],[[14,18],[14,21]],["serv_shift"],["variable","reg"]],["wrapped",[[15,3],[15,20]],[[15,13],[15,20]],["serv_shift"],["variable","reg"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_state.v",[[[[[["serv_state",[[0,0],[39,36]],[[0,7],[0,17]],[],["module"]],[152,9]],[[["i_clk",[[2,3],[2,25]],[[2,20],[2,25]],["serv_state"],["port","wire"]],["i_rst",[[3,3],[3,25]],[[3,20],[3,25]],["serv_state"],["port","wire"]],["i_new_irq",[[4,3],[4,29]],[[4,20],[4,29]],["serv_state"],["port","wire"]],["o_trap_taken",[[5,3],[5,33]],[[5,21],[5,33]],["serv_state"],["port","wire"]],["o_pending_irq",[[6,3],[6,33]],[[6,20],[6,33]],["serv_state"],["port","reg"]],["i_dbus_ack",[[7,3],[7,30]],[[7,20],[7,30]],["serv_state"],["port","wire"]],["i_ibus_ack",[[8,3],[8,30]],[[8,20],[8,30]],["serv_state"],["port","wire"]],["o_rf_rreq",[[9,3],[9,30]],[[9,21],[9,30]],["serv_state"],["port","wire"]],["o_rf_wreq",[[10,3],[10,30]],[[10,21],[10,30]],["serv_state"],["port","wire"]],["i_rf_ready",[[11,3],[11,30]],[[11,20],[11,30]],["serv_state"],["port","wire"]],["o_rf_rd_en",[[12,3],[12,31]],[[12,21],[12,31]],["serv_state"],["port","wire"]],["i_take_branch",[[13,3],[13,33]],[[13,20],[13,33]],["serv_state"],["port","wire"]],["i_branch_op",[[14,3],[14,31]],[[14,20],[14,31]],["serv_state"],["port","wire"]],["i_mem_op",[[15,3],[15,28]],[[15,20],[15,28]],["serv_state"],["port","wire"]],["i_shift_op",[[16,3],[16,30]],[[16,20],[16,30]],["serv_state"],["port","wire"]],["i_slt_op",[[17,3],[17,28]],[[17,20],[17,28]],["serv_state"],["port","wire"]],["i_e_op",[[18,3],[18,26]],[[18,20],[18,26]],["serv_state"],["port","wire"]],["i_rd_op",[[19,3],[19,27]],[[19,20],[19,27]],["serv_state"],["port","wire"]],["o_init",[[20,3],[20,26]],[[20,20],[20,26]],["serv_state"],["port","reg"]],["o_cnt_en",[[21,3],[21,28]],[[21,20],[21,28]],["serv_state"],["port","reg"]],["o_cnt0",[[22,3],[22,27]],[[22,21],[22,27]],["serv_state"],["port","wire"]],["o_cnt0to3",[[23,3],[23,30]],[[23,21],[23,30]],["serv_state"],["port","wire"]],["o_cnt12to31",[[24,3],[24,32]],[[24,21],[24,32]],["serv_state"],["port","wire"]],["o_cnt1",[[25,3],[25,27]],[[25,21],[25,27]],["serv_state"],["port","wire"]],["o_cnt2",[[26,3],[26,27]],[[26,21],[26,27]],["serv_state"],["port","wire"]],["o_cnt3",[[27,3],[27,27]],[[27,21],[27,27]],["serv_state"],["port","wire"]],["o_cnt7",[[28,3],[28,27]],[[28,21],[28,27]],["serv_state"],["port","wire"]],["o_ctrl_pc_en",[[29,3],[29,33]],[[29,21],[29,33]],["serv_state"],["port","wire"]],["o_ctrl_jump",[[30,3],[30,31]],[[30,20],[30,31]],["serv_state"],["port","reg"]],["o_ctrl_trap",[[31,3],[31,32]],[[31,21],[31,32]],["serv_state"],["port","wire"]],["i_ctrl_misalign",[[32,3],[32,35]],[[32,20],[32,35]],["serv_state"],["port","wire"]],["o_alu_shamt_en",[[33,3],[33,35]],[[33,21],[33,35]],["serv_state"],["port","wire"]],["i_alu_sh_done",[[34,3],[34,33]],[[34,20],[34,33]],["serv_state"],["port","wire"]],["o_dbus_cyc",[[35,3],[35,31]],[[35,21],[35,31]],["serv_state"],["port","wire"]],["o_mem_bytecnt",[[36,3],[36,34]],[[36,21],[36,34]],["serv_state"],["port","wire"]],["i_mem_misalign",[[37,3],[37,34]],[[37,20],[37,34]],["serv_state"],["port","wire"]],["o_cnt_done",[[38,3],[38,30]],[[38,20],[38,30]],["serv_state"],["port","reg"]],["o_bufreg_hold",[[39,3],[39,34]],[[39,21],[39,34]],["serv_state"],["port","wire"]],["WITH_CSR",[[41,3],[41,26]],[[41,13],[41,21]],["serv_state"],["parameter"]],["cnt4",[[43,3],[43,18]],[[43,14],[43,18]],["serv_state"],["variable","wire"]],["stage_two_req",[[45,3],[45,21]],[[45,8],[45,21]],["serv_state"],["variable","reg"]],["o_cnt",[[47,3],[47,18]],[[47,13],[47,18]],["serv_state"],["variable","reg"]],["o_cnt_r",[[48,3],[48,20]],[[48,13],[48,20]],["serv_state"],["variable","reg"]],["two_stage_op",[[69,3],[69,69]],[[69,8],[69,20]],["serv_state"],["variable","wire"]],["stage_two_pending",[[71,3],[71,25]],[[71,8],[71,25]],["serv_state"],["variable","reg"]],["trap_pending",[[75,3],[75,84]],[[75,8],[75,20]],["serv_state"],["variable","wire"]],["irq_sync",[[127,3],[127,16]],[[127,8],[127,16]],["serv_state"],["variable","reg"]],["misalign_trap_sync",[[128,3],[128,26]],[[128,8],[128,26]],["serv_state"],["variable","reg"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl/serv_top.v",[[[[[["serv_top",[[2,0],[57,34]],[[2,7],[2,15]],[],["module"]],[494,21]],[[["WITH_CSR",[[3,4],[3,26]],[[3,14],[3,22]],["serv_top"],["parameter-port","parameter"]],["RESET_PC",[[4,4],[4,30]],[[4,14],[4,22]],["serv_top"],["parameter-port","parameter"]],["clk",[[6,3],[6,25]],[[6,22],[6,25]],["serv_top"],["port","wire"]],["i_rst",[[7,3],[7,27]],[[7,22],[7,27]],["serv_top"],["port","wire"]],["i_timer_irq",[[8,3],[8,33]],[[8,22],[8,33]],["serv_top"],["port","wire"]],["o_rf_rreq",[[33,3],[33,32]],[[33,23],[33,32]],["serv_top"],["port","wire"]],["o_rf_wreq",[[34,3],[34,32]],[[34,23],[34,32]],["serv_top"],["port","wire"]],["i_rf_ready",[[35,3],[35,32]],[[35,22],[35,32]],["serv_top"],["port","wire"]],["o_wreg0",[[36,3],[36,37]],[[36,30],[36,37]],["serv_top"],["port","wire"]],["o_wreg1",[[37,3],[37,37]],[[37,30],[37,37]],["serv_top"],["port","wire"]],["o_wen0",[[38,3],[38,29]],[[38,23],[38,29]],["serv_top"],["port","wire"]],["o_wen1",[[39,3],[39,29]],[[39,23],[39,29]],["serv_top"],["port","wire"]],["o_wdata0",[[40,3],[40,31]],[[40,23],[40,31]],["serv_top"],["port","wire"]],["o_wdata1",[[41,3],[41,31]],[[41,23],[41,31]],["serv_top"],["port","wire"]],["o_rreg0",[[42,3],[42,37]],[[42,30],[42,37]],["serv_top"],["port","wire"]],["o_rreg1",[[43,3],[43,37]],[[43,30],[43,37]],["serv_top"],["port","wire"]],["i_rdata0",[[44,3],[44,30]],[[44,22],[44,30]],["serv_top"],["port","wire"]],["i_rdata1",[[45,3],[45,30]],[[45,22],[45,30]],["serv_top"],["port","wire"]],["o_ibus_adr",[[47,3],[47,39]],[[47,29],[47,39]],["serv_top"],["port","wire"]],["o_ibus_cyc",[[48,3],[48,33]],[[48,23],[48,33]],["serv_top"],["port","wire"]],["i_ibus_rdt",[[49,3],[49,38]],[[49,28],[49,38]],["serv_top"],["port","wire"]],["i_ibus_ack",[[50,3],[50,32]],[[50,22],[50,32]],["serv_top"],["port","wire"]],["o_dbus_adr",[[51,3],[51,39]],[[51,29],[51,39]],["serv_top"],["port","wire"]],["o_dbus_dat",[[52,3],[52,39]],[[52,29],[52,39]],["serv_top"],["port","wire"]],["o_dbus_sel",[[53,3],[53,38]],[[53,28],[53,38]],["serv_top"],["port","wire"]],["o_dbus_we",[[54,3],[54,32]],[[54,23],[54,32]],["serv_top"],["port","wire"]],["o_dbus_cyc",[[55,3],[55,33]],[[55,23],[55,33]],["serv_top"],["port","wire"]],["i_dbus_rdt",[[56,3],[56,38]],[[56,28],[56,38]],["serv_top"],["port","wire"]],["i_dbus_ack",[[57,3],[57,32]],[[57,22],[57,32]],["serv_top"],["port","wire"]],["rd_addr",[[59,3],[59,24]],[[59,17],[59,24]],["serv_top"],["variable","wire"]],["rs1_addr",[[60,3],[60,25]],[[60,17],[60,25]],["serv_top"],["variable","wire"]],["rs2_addr",[[61,3],[61,25]],[[61,17],[61,25]],["serv_top"],["variable","wire"]],["take_branch",[[63,3],[63,21]],[[63,10],[63,21]],["serv_top"],["variable","wire"]],["e_op",[[64,3],[64,14]],[[64,10],[64,14]],["serv_top"],["variable","wire"]],["ebreak",[[65,3],[65,16]],[[65,10],[65,16]],["serv_top"],["variable","wire"]],["branch_op",[[66,3],[66,19]],[[66,10],[66,19]],["serv_top"],["variable","wire"]],["mem_op",[[67,3],[67,23]],[[67,17],[67,23]],["serv_top"],["variable","wire"]],["shift_op",[[68,3],[68,18]],[[68,10],[68,18]],["serv_top"],["variable","wire"]],["slt_op",[[69,3],[69,16]],[[69,10],[69,16]],["serv_top"],["variable","wire"]],["rd_op",[[70,3],[70,15]],[[70,10],[70,15]],["serv_top"],["variable","wire"]],["rd_alu_en",[[72,3],[72,19]],[[72,10],[72,19]],["serv_top"],["variable","wire"]],["rd_csr_en",[[73,3],[73,19]],[[73,10],[73,19]],["serv_top"],["variable","wire"]],["ctrl_rd",[[74,3],[74,24]],[[74,17],[74,24]],["serv_top"],["variable","wire"]],["alu_rd",[[75,3],[75,23]],[[75,17],[75,23]],["serv_top"],["variable","wire"]],["mem_rd",[[76,3],[76,23]],[[76,17],[76,23]],["serv_top"],["variable","wire"]],["csr_rd",[[77,3],[77,23]],[[77,17],[77,23]],["serv_top"],["variable","wire"]],["ctrl_pc_en",[[79,3],[79,27]],[[79,17],[79,27]],["serv_top"],["variable","wire"]],["jump",[[80,3],[80,21]],[[80,17],[80,21]],["serv_top"],["variable","wire"]],["jal_or_jalr",[[81,3],[81,28]],[[81,17],[81,28]],["serv_top"],["variable","wire"]],["utype",[[82,3],[82,22]],[[82,17],[82,22]],["serv_top"],["variable","wire"]],["mret",[[83,3],[83,14]],[[83,10],[83,14]],["serv_top"],["variable","wire"]],["imm",[[84,3],[84,20]],[[84,17],[84,20]],["serv_top"],["variable","wire"]],["trap",[[85,3],[85,14]],[[85,10],[85,14]],["serv_top"],["variable","wire"]],["pc_rel",[[86,3],[86,16]],[[86,10],[86,16]],["serv_top"],["variable","wire"]],["init",[[88,3],[88,21]],[[88,17],[88,21]],["serv_top"],["variable","wire"]],["cnt_en",[[89,3],[89,23]],[[89,17],[89,23]],["serv_top"],["variable","wire"]],["cnt0to3",[[90,3],[90,17]],[[90,10],[90,17]],["serv_top"],["variable","wire"]],["cnt12to31",[[91,3],[91,19]],[[91,10],[91,19]],["serv_top"],["variable","wire"]],["cnt0",[[92,3],[92,21]],[[92,17],[92,21]],["serv_top"],["variable","wire"]],["cnt1",[[93,3],[93,21]],[[93,17],[93,21]],["serv_top"],["variable","wire"]],["cnt2",[[94,3],[94,21]],[[94,17],[94,21]],["serv_top"],["variable","wire"]],["cnt3",[[95,3],[95,21]],[[95,17],[95,21]],["serv_top"],["variable","wire"]],["cnt7",[[96,3],[96,21]],[[96,17],[96,21]],["serv_top"],["variable","wire"]],["cnt_done",[[98,3],[98,18]],[[98,10],[98,18]],["serv_top"],["variable","wire"]],["bufreg_hold",[[100,3],[100,21]],[[100,10],[100,21]],["serv_top"],["variable","wire"]],["bufreg_rs1_en",[[101,3],[101,23]],[[101,10],[101,23]],["serv_top"],["variable","wire"]],["bufreg_imm_en",[[102,3],[102,23]],[[102,10],[102,23]],["serv_top"],["variable","wire"]],["bufreg_loop",[[103,3],[103,21]],[[103,10],[103,21]],["serv_top"],["variable","wire"]],["bufreg_q",[[104,3],[104,18]],[[104,10],[104,18]],["serv_top"],["variable","wire"]],["alu_sub",[[106,3],[106,24]],[[106,17],[106,24]],["serv_top"],["variable","wire"]],["alu_bool_op",[[107,3],[107,27]],[[107,16],[107,27]],["serv_top"],["variable","wire"]],["alu_cmp_eq",[[108,3],[108,27]],[[108,17],[108,27]],["serv_top"],["variable","wire"]],["alu_cmp_uns",[[109,3],[109,28]],[[109,17],[109,28]],["serv_top"],["variable","wire"]],["alu_cmp",[[110,3],[110,24]],[[110,17],[110,24]],["serv_top"],["variable","wire"]],["alu_shamt_en",[[111,3],[111,29]],[[111,17],[111,29]],["serv_top"],["variable","wire"]],["alu_sh_signed",[[112,3],[112,30]],[[112,17],[112,30]],["serv_top"],["variable","wire"]],["alu_sh_right",[[113,3],[113,29]],[[113,17],[113,29]],["serv_top"],["variable","wire"]],["alu_sh_done",[[114,3],[114,21]],[[114,10],[114,21]],["serv_top"],["variable","wire"]],["alu_rd_sel",[[115,3],[115,27]],[[115,17],[115,27]],["serv_top"],["variable","wire"]],["rs1",[[117,3],[117,20]],[[117,17],[117,20]],["serv_top"],["variable","wire"]],["rs2",[[118,3],[118,20]],[[118,17],[118,20]],["serv_top"],["variable","wire"]],["rd_en",[[119,3],[119,22]],[[119,17],[119,22]],["serv_top"],["variable","wire"]],["op_b_source",[[121,3],[121,28]],[[121,17],[121,28]],["serv_top"],["variable","wire"]],["op_b",[[122,3],[122,21]],[[122,17],[122,21]],["serv_top"],["variable","wire"]],["mem_signed",[[124,3],[124,27]],[[124,17],[124,27]],["serv_top"],["variable","wire"]],["mem_word",[[125,3],[125,25]],[[125,17],[125,25]],["serv_top"],["variable","wire"]],["mem_half",[[126,3],[126,25]],[[126,17],[126,25]],["serv_top"],["variable","wire"]],["mem_bytecnt",[[127,3],[127,27]],[[127,16],[127,27]],["serv_top"],["variable","wire"]],["mem_misalign",[[129,3],[129,22]],[[129,10],[129,22]],["serv_top"],["variable","wire"]],["bad_pc",[[131,3],[131,16]],[[131,10],[131,16]],["serv_top"],["variable","wire"]],["csr_mstatus_en",[[133,3],[133,24]],[[133,10],[133,24]],["serv_top"],["variable","wire"]],["csr_mie_en",[[134,3],[134,20]],[[134,10],[134,20]],["serv_top"],["variable","wire"]],["csr_mcause_en",[[135,3],[135,23]],[[135,10],[135,23]],["serv_top"],["variable","wire"]],["csr_source",[[136,3],[136,25]],[[136,15],[136,25]],["serv_top"],["variable","wire"]],["csr_imm",[[137,3],[137,17]],[[137,10],[137,17]],["serv_top"],["variable","wire"]],["csr_d_sel",[[138,3],[138,19]],[[138,10],[138,19]],["serv_top"],["variable","wire"]],["csr_en",[[139,3],[139,16]],[[139,10],[139,16]],["serv_top"],["variable","wire"]],["csr_addr",[[140,3],[140,24]],[[140,16],[140,24]],["serv_top"],["variable","wire"]],["csr_pc",[[141,3],[141,16]],[[141,10],[141,16]],["serv_top"],["variable","wire"]],["new_irq",[[144,3],[144,17]],[[144,10],[144,17]],["serv_top"],["variable","wire"]],["trap_taken",[[145,3],[145,20]],[[145,10],[145,20]],["serv_top"],["variable","wire"]],["pending_irq",[[146,3],[146,21]],[[146,10],[146,21]],["serv_top"],["variable","wire"]],["lsb",[[148,3],[148,19]],[[148,16],[148,19]],["serv_top"],["variable","wire"]],["state",[[150,3],[191,37]],[[152,3],[152,8]],["serv_top"],["instance","serv_state"]],["bufreg_clr_lsb",[[193,3],[193,23]],[[193,9],[193,23]],["serv_top"],["variable","wire"]],["decode",[[195,3],[253,38]],[[195,15],[195,21]],["serv_top"],["instance","serv_decode"]],["bufreg",[[255,3],[270,27]],[[255,15],[255,21]],["serv_top"],["instance","serv_bufreg"]],["ctrl",[[272,3],[299,31]],[[275,3],[275,7]],["serv_top"],["instance","serv_ctrl"]],["alu",[[302,3],[325,27]],[[302,12],[302,15]],["serv_top"],["instance","serv_alu"]],["csr_in",[[327,3],[327,16]],[[327,10],[327,16]],["serv_top"],["variable","wire"]],["rf_csr_out",[[328,3],[328,20]],[[328,10],[328,20]],["serv_top"],["variable","wire"]],["rf_if",[[330,3],[375,32]],[[332,3],[332,8]],["serv_top"],["instance","serv_rf_if"]],["mem_if",[[377,3],[396,31]],[[379,3],[379,9]],["serv_top"],["instance","serv_mem_if"]],["csr",[[400,2],[425,28]],[[400,11],[400,14]],["serv_top"],["instance","serv_csr"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/axi_ram.v",[[[[[["axi_ram",[[32,0],[84,2]],[[32,7],[32,14]],[],["module"]],[371,9]],[[["DATA_WIDTH",[[35,4],[35,29]],[[35,14],[35,24]],["axi_ram"],["port","parameter"]],["ADDR_WIDTH",[[37,4],[37,29]],[[37,14],[37,24]],["axi_ram"],["port","parameter"]],["STRB_WIDTH",[[39,4],[39,41]],[[39,14],[39,24]],["axi_ram"],["port","parameter"]],["ID_WIDTH",[[41,4],[41,26]],[[41,14],[41,22]],["axi_ram"],["port","parameter"]],["PIPELINE_OUTPUT",[[43,4],[43,33]],[[43,14],[43,29]],["axi_ram"],["port","parameter"]],["VALID_ADDR_WIDTH",[[86,0],[86,61]],[[86,10],[86,26]],["axi_ram"],["parameter"]],["WORD_WIDTH",[[87,0],[87,34]],[[87,10],[87,20]],["axi_ram"],["parameter"]],["WORD_SIZE",[[88,0],[88,44]],[[88,10],[88,19]],["axi_ram"],["parameter"]],["READ_STATE_IDLE",[[103,0],[105,28]],[[104,4],[104,19]],["axi_ram"],["localparam"]],["read_state_reg",[[107,0],[107,42]],[[107,10],[107,24]],["axi_ram"],["variable","reg"]],["read_state_next",[[107,0],[107,59]],[[107,44],[107,59]],["axi_ram"],["variable","read_state_reg"]],["WRITE_STATE_IDLE",[[109,0],[112,28]],[[110,4],[110,20]],["axi_ram"],["localparam"]],["write_state_reg",[[114,0],[114,44]],[[114,10],[114,25]],["axi_ram"],["variable","reg"]],["write_state_next",[[114,0],[114,62]],[[114,46],[114,62]],["axi_ram"],["variable","write_state_reg"]],["mem_wr_en",[[116,0],[116,13]],[[116,4],[116,13]],["axi_ram"],["variable","reg"]],["mem_rd_en",[[117,0],[117,13]],[[117,4],[117,13]],["axi_ram"],["variable","reg"]],["read_id_reg",[[119,0],[119,49]],[[119,19],[119,30]],["axi_ram"],["variable","reg"]],["read_id_next",[[119,0],[119,63]],[[119,51],[119,63]],["axi_ram"],["variable","read_id_reg"]],["read_addr_reg",[[120,0],[120,55]],[[120,21],[120,34]],["axi_ram"],["variable","reg"]],["read_addr_next",[[120,0],[120,71]],[[120,57],[120,71]],["axi_ram"],["variable","read_addr_reg"]],["read_count_reg",[[121,0],[121,31]],[[121,10],[121,24]],["axi_ram"],["variable","reg"]],["read_count_next",[[121,0],[121,48]],[[121,33],[121,48]],["axi_ram"],["variable","read_count_reg"]],["read_size_reg",[[122,0],[122,30]],[[122,10],[122,23]],["axi_ram"],["variable","reg"]],["read_size_next",[[122,0],[122,46]],[[122,32],[122,46]],["axi_ram"],["variable","read_size_reg"]],["read_burst_reg",[[123,0],[123,31]],[[123,10],[123,24]],["axi_ram"],["variable","reg"]],["read_burst_next",[[123,0],[123,48]],[[123,33],[123,48]],["axi_ram"],["variable","read_burst_reg"]],["write_id_reg",[[124,0],[124,50]],[[124,19],[124,31]],["axi_ram"],["variable","reg"]],["write_id_next",[[124,0],[124,65]],[[124,52],[124,65]],["axi_ram"],["variable","write_id_reg"]],["write_addr_reg",[[125,0],[125,56]],[[125,21],[125,35]],["axi_ram"],["variable","reg"]],["write_addr_next",[[125,0],[125,73]],[[125,58],[125,73]],["axi_ram"],["variable","write_addr_reg"]],["write_count_reg",[[126,0],[126,32]],[[126,10],[126,25]],["axi_ram"],["variable","reg"]],["write_count_next",[[126,0],[126,50]],[[126,34],[126,50]],["axi_ram"],["variable","write_count_reg"]],["write_size_reg",[[127,0],[127,31]],[[127,10],[127,24]],["axi_ram"],["variable","reg"]],["write_size_next",[[127,0],[127,48]],[[127,33],[127,48]],["axi_ram"],["variable","write_size_reg"]],["write_burst_reg",[[128,0],[128,32]],[[128,10],[128,25]],["axi_ram"],["variable","reg"]],["write_burst_next",[[128,0],[128,50]],[[128,34],[128,50]],["axi_ram"],["variable","write_burst_reg"]],["s_axi_awready_reg",[[130,0],[130,28]],[[130,4],[130,21]],["axi_ram"],["variable","reg"]],["s_axi_awready_next",[[130,0],[130,48]],[[130,30],[130,48]],["axi_ram"],["variable","s_axi_awready_reg"]],["s_axi_wready_reg",[[131,0],[131,27]],[[131,4],[131,20]],["axi_ram"],["variable","reg"]],["s_axi_wready_next",[[131,0],[131,46]],[[131,29],[131,46]],["axi_ram"],["variable","s_axi_wready_reg"]],["s_axi_bid_reg",[[132,0],[132,51]],[[132,19],[132,32]],["axi_ram"],["variable","reg"]],["s_axi_bid_next",[[132,0],[132,67]],[[132,53],[132,67]],["axi_ram"],["variable","s_axi_bid_reg"]],["s_axi_bvalid_reg",[[133,0],[133,27]],[[133,4],[133,20]],["axi_ram"],["variable","reg"]],["s_axi_bvalid_next",[[133,0],[133,46]],[[133,29],[133,46]],["axi_ram"],["variable","s_axi_bvalid_reg"]],["s_axi_arready_reg",[[134,0],[134,28]],[[134,4],[134,21]],["axi_ram"],["variable","reg"]],["s_axi_arready_next",[[134,0],[134,48]],[[134,30],[134,48]],["axi_ram"],["variable","s_axi_arready_reg"]],["s_axi_rid_reg",[[135,0],[135,51]],[[135,19],[135,32]],["axi_ram"],["variable","reg"]],["s_axi_rid_next",[[135,0],[135,67]],[[135,53],[135,67]],["axi_ram"],["variable","s_axi_rid_reg"]],["s_axi_rdata_reg",[[136,0],[136,57]],[[136,21],[136,36]],["axi_ram"],["variable","reg"]],["s_axi_rdata_next",[[136,0],[136,75]],[[136,59],[136,75]],["axi_ram"],["variable","s_axi_rdata_reg"]],["s_axi_rlast_reg",[[137,0],[137,26]],[[137,4],[137,19]],["axi_ram"],["variable","reg"]],["s_axi_rlast_next",[[137,0],[137,44]],[[137,28],[137,44]],["axi_ram"],["variable","s_axi_rlast_reg"]],["s_axi_rvalid_reg",[[138,0],[138,27]],[[138,4],[138,20]],["axi_ram"],["variable","reg"]],["s_axi_rvalid_next",[[138,0],[138,46]],[[138,29],[138,46]],["axi_ram"],["variable","s_axi_rvalid_reg"]],["s_axi_rid_pipe_reg",[[139,0],[139,56]],[[139,19],[139,37]],["axi_ram"],["variable","reg"]],["s_axi_rdata_pipe_reg",[[140,0],[140,62]],[[140,21],[140,41]],["axi_ram"],["variable","reg"]],["s_axi_rlast_pipe_reg",[[141,0],[141,31]],[[141,4],[141,24]],["axi_ram"],["variable","reg"]],["s_axi_rvalid_pipe_reg",[[142,0],[142,32]],[[142,4],[142,25]],["axi_ram"],["variable","reg"]],["mem",[[145,0],[145,51]],[[145,21],[145,24]],["axi_ram"],["variable","reg"]],["s_axi_awaddr_valid",[[147,0],[147,96]],[[147,28],[147,46]],["axi_ram"],["variable","wire"]],["s_axi_araddr_valid",[[148,0],[148,96]],[[148,28],[148,46]],["axi_ram"],["variable","wire"]],["read_addr_valid",[[149,0],[149,94]],[[149,28],[149,43]],["axi_ram"],["variable","wire"]],["write_addr_valid",[[150,0],[150,96]],[[150,28],[150,44]],["axi_ram"],["variable","wire"]],["i",[[164,0],[164,9]],[[164,8],[164,9]],["axi_ram"],["variable","integer"]],["j",[[164,0],[164,12]],[[164,11],[164,12]],["axi_ram"],["variable","i"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/bscan_tap.sv",[[[[[["bscan_tap",[[15,0],[34,36]],[[15,7],[15,16]],[],["module"]],[158,9]],[[["AWIDTH",[[17,4],[17,24]],[[17,14],[17,20]],["bscan_tap"],["parameter-port","parameter"]],["clk",[[20,4],[20,25]],[[20,22],[20,25]],["bscan_tap"],["port","wire"]],["rst",[[21,4],[21,25]],[[21,22],[21,25]],["bscan_tap"],["port","wire"]],["dmi_reg_wdata",[[22,4],[22,42]],[[22,29],[22,42]],["bscan_tap"],["port","wire"]],["dmi_reg_addr",[[23,4],[23,41]],[[23,29],[23,41]],["bscan_tap"],["port","wire"]],["dmi_reg_wr_en",[[24,4],[24,35]],[[24,22],[24,35]],["bscan_tap"],["port","wire"]],["dmi_reg_en",[[25,4],[25,32]],[[25,22],[25,32]],["bscan_tap"],["port","wire"]],["dmi_reg_rdata",[[27,4],[27,41]],[[27,28],[27,41]],["bscan_tap"],["port","wire"]],["rd_status",[[28,4],[28,36]],[[28,27],[28,36]],["bscan_tap"],["port","wire"]],["dmi_hard_reset",[[30,4],[30,36]],[[30,22],[30,36]],["bscan_tap"],["port","reg"]],["idle",[[31,4],[31,31]],[[31,27],[31,31]],["bscan_tap"],["port","wire"]],["dmi_stat",[[32,4],[32,35]],[[32,27],[32,35]],["bscan_tap"],["port","wire"]],["jtag_id",[[33,4],[33,35]],[[33,28],[33,35]],["bscan_tap"],["port","wire"]],["version",[[34,4],[34,34]],[[34,27],[34,34]],["bscan_tap"],["port","wire"]],["idcode_capture",[[36,3],[36,24]],[[36,10],[36,24]],["bscan_tap"],["variable","wire"]],["idcode_tck",[[37,3],[37,20]],[[37,10],[37,20]],["bscan_tap"],["variable","wire"]],["idcode_sel",[[38,3],[38,20]],[[38,10],[38,20]],["bscan_tap"],["variable","wire"]],["idcode_shift",[[39,3],[39,22]],[[39,10],[39,22]],["bscan_tap"],["variable","wire"]],["idcode",[[40,3],[40,22]],[[40,16],[40,22]],["bscan_tap"],["variable","reg"]],["tap_idcode",[[42,3],[55,18]],[[44,3],[44,13]],["bscan_tap"],["instance","BSCANE2"]],["dmi_capture",[[65,3],[65,19]],[[65,8],[65,19]],["bscan_tap"],["variable","wire"]],["dmi_tck",[[66,3],[66,15]],[[66,8],[66,15]],["bscan_tap"],["variable","wire"]],["dmi",[[67,3],[67,17]],[[67,14],[67,17]],["bscan_tap"],["variable","reg"]],["dmi_sel",[[68,3],[68,21]],[[68,14],[68,21]],["bscan_tap"],["variable","wire"]],["dmi_shift",[[69,3],[69,23]],[[69,14],[69,23]],["bscan_tap"],["variable","wire"]],["dmi_tdi",[[70,3],[70,15]],[[70,8],[70,15]],["bscan_tap"],["variable","wire"]],["dmi_update",[[71,3],[71,18]],[[71,8],[71,18]],["bscan_tap"],["variable","wire"]],["tap_dmi",[[73,3],[86,28]],[[75,3],[75,10]],["bscan_tap"],["instance","BSCANE2"]],["dtmcs",[[99,3],[99,19]],[[99,14],[99,19]],["bscan_tap"],["variable","reg"]],["dtmcs_r",[[100,3],[100,21]],[[100,14],[100,21]],["bscan_tap"],["variable","reg"]],["dtmcs_capture",[[101,3],[101,27]],[[101,14],[101,27]],["bscan_tap"],["variable","wire"]],["dtmcs_tck",[[102,3],[102,23]],[[102,14],[102,23]],["bscan_tap"],["variable","wire"]],["dtmcs_sel",[[103,3],[103,23]],[[103,14],[103,23]],["bscan_tap"],["variable","wire"]],["dtmcs_shift",[[104,3],[104,25]],[[104,14],[104,25]],["bscan_tap"],["variable","wire"]],["dtmcs_tdi",[[105,3],[105,23]],[[105,14],[105,23]],["bscan_tap"],["variable","wire"]],["dtmcs_update",[[106,3],[106,26]],[[106,14],[106,26]],["bscan_tap"],["variable","wire"]],["tap_dtmcs",[[108,3],[121,30]],[[110,3],[110,12]],["bscan_tap"],["instance","BSCANE2"]],["wr_en",[[134,3],[134,13]],[[134,8],[134,13]],["bscan_tap"],["variable","wire"]],["rd_en",[[134,3],[134,20]],[[134,15],[134,20]],["bscan_tap"],["variable","wr_en"]],["rden",[[140,2],[140,16]],[[140,12],[140,16]],["bscan_tap"],["variable","reg"]],["wren",[[140,2],[140,22]],[[140,18],[140,22]],["bscan_tap"],["variable","rden"]],["c_rd_en",[[142,3],[142,40]],[[142,12],[142,19]],["bscan_tap"],["variable","wire"]],["c_wr_en",[[143,3],[143,40]],[[143,12],[143,19]],["bscan_tap"],["variable","wire"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/clk_gen_nexys.v",[[[[[["clk_gen_nexys",[[23,0],[27,26]],[[23,7],[23,20]],[],["module"]],[59,9]],[[["i_clk",[[24,3],[24,20]],[[24,15],[24,20]],["clk_gen_nexys"],["port","wire"]],["i_rst",[[25,3],[25,24]],[[25,19],[25,24]],["clk_gen_nexys"],["port","wire"]],["o_clk_core",[[26,3],[26,29]],[[26,19],[26,29]],["clk_gen_nexys"],["port","wire"]],["o_rst_core",[[27,3],[27,24]],[[27,14],[27,24]],["clk_gen_nexys"],["port","reg"]],["clkfb",[[29,3],[29,15]],[[29,10],[29,15]],["clk_gen_nexys"],["variable","wire"]],["locked",[[30,3],[30,16]],[[30,10],[30,16]],["clk_gen_nexys"],["variable","wire"]],["locked_r",[[31,3],[31,18]],[[31,10],[31,18]],["clk_gen_nexys"],["variable","reg"]],["PLLE2_BASE_inst",[[33,3],[52,22]],[[40,3],[40,18]],["clk_gen_nexys"],["instance","PLLE2_BASE"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include/common_cells/registers.svh",[[null,[],null,null,[["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include/common_cells/registers.svh",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["COMMON_CELLS_REGISTERS_SVH_",[[13,0],[15,0]],[[13,8],[13,35]],["source.systemverilog"],["macro"]],["FF",[[38,0],[47,0]],[[38,8],[38,10]],["source.systemverilog"],["macro"]],["FFAR",[[53,0],[62,0]],[[53,8],[53,12]],["source.systemverilog"],["macro"]],["FFARN",[[68,0],[77,0]],[[68,8],[68,13]],["source.systemverilog"],["macro"]],["FFSR",[[83,0],[91,0]],[[83,8],[83,12]],["source.systemverilog"],["macro"]],["FFSRN",[[97,0],[105,0]],[[97,8],[97,13]],["source.systemverilog"],["macro"]],["FFNR",[[109,0],[114,0]],[[109,8],[109,12]],["source.systemverilog"],["macro"]],["FFL",[[122,0],[131,0]],[[122,8],[122,11]],["source.systemverilog"],["macro"]],["FFLAR",[[138,0],[147,0]],[[138,8],[138,13]],["source.systemverilog"],["macro"]],["FFLARN",[[154,0],[163,0]],[[154,8],[154,14]],["source.systemverilog"],["macro"]],["FFLSR",[[170,0],[178,0]],[[170,8],[170,13]],["source.systemverilog"],["macro"]],["FFLSRN",[[185,0],[193,0]],[[185,8],[185,14]],["source.systemverilog"],["macro"]],["FFLARNC",[[201,0],[213,0]],[[201,8],[201,15]],["source.systemverilog"],["macro"]],["FFLNR",[[218,0],[223,0]],[[218,8],[218,13]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv",[[[[[["addr_decode",[[29,0],[78,2]],[[29,7],[29,18]],[],["module"]],[160,9]],[[["NoIndices",[[31,2],[31,42]],[[31,25],[31,34]],["addr_decode"],["parameter-port","unsigned"]],["NoRules",[[33,2],[33,42]],[[33,25],[33,32]],["addr_decode"],["parameter-port","unsigned"]],["addr_t",[[35,2],[35,42]],[[35,25],[35,31]],["addr_decode"],["parameter-port","#Unknown"]],["rule_t",[[48,2],[48,42]],[[48,25],[48,31]],["addr_decode"],["parameter-port","#Unknown"]],["IdxWidth",[[52,2],[52,70]],[[52,25],[52,33]],["addr_decode"],["parameter-port","#Unknown"]],["idx_t",[[56,2],[56,57]],[[56,25],[56,30]],["addr_decode"],["parameter-port","#Unknown"]],["addr_i",[[59,2],[59,36]],[[59,30],[59,36]],["addr_decode"],["port","addr_t"]],["addr_map_i",[[61,2],[61,40]],[[61,30],[61,40]],["addr_decode"],["port","rule_t"]],["idx_o",[[63,2],[63,35]],[[63,30],[63,35]],["addr_decode"],["port","idx_t"]],["dec_valid_o",[[65,2],[65,41]],[[65,30],[65,41]],["addr_decode"],["port","logic"]],["dec_error_o",[[67,2],[67,41]],[[67,30],[67,41]],["addr_decode"],["port","logic"]],["en_default_idx_i",[[71,2],[71,46]],[[71,30],[71,46]],["addr_decode"],["port","logic"]],["default_idx_i",[[77,2],[77,43]],[[77,30],[77,43]],["addr_decode"],["port","idx_t"]],["matched_rules",[[80,2],[80,35]],[[80,22],[80,35]],["addr_decode"],["variable","logic"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv",[[[[[["binary_to_gray",[[14,0],[19,2]],[[14,7],[14,21]],[],["module"]],[21,9]],[[["N",[[15,4],[15,24]],[[15,18],[15,19]],["binary_to_gray"],["parameter-port","int"]],["A",[[17,4],[17,26]],[[17,25],[17,26]],["binary_to_gray"],["port","logic"]],["Z",[[18,4],[18,26]],[[18,25],[18,26]],["binary_to_gray"],["port","logic"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cb_filter_pkg.sv",[[[[[["cb_filter_pkg",[[13,0],[13,22]],[[13,8],[13,21]],[],["package"]],[25,10]],[[["cb_seed_t",[[14,2],[17,14]],[[17,4],[17,13]],["cb_filter_pkg"],["typedef","#AnonymousStructUnion0"]],["EgSeeds",[[20,2],[24,4]],[[20,29],[20,36]],["cb_filter_pkg"],["localparam","cb_seed_t"]]],[],[[[["#AnonymousStructUnion0",[[14,10],[17,3]],[[14,10],[14,16]],["cb_filter_pkg"],["struct"]],[17,2]],[[["PermuteSeed",[[15,4],[15,28]],[[15,17],[15,28]],["cb_filter_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["XorSeed",[[16,4],[16,24]],[[16,17],[16,24]],["cb_filter_pkg","#AnonymousStructUnion0"],["struct_union_member"]]]]]]]]]],[],0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cb_filter.sv",[[[[[["cb_filter",[[42,0],[68,2]],[[42,7],[42,16]],[],["module"]],[198,0]],[[["KHashes",[[43,2],[43,45]],[[43,25],[43,32]],["cb_filter"],["parameter-port","unsigned"]],["HashWidth",[[44,2],[44,45]],[[44,25],[44,34]],["cb_filter"],["parameter-port","unsigned"]],["HashRounds",[[45,2],[45,45]],[[45,25],[45,35]],["cb_filter"],["parameter-port","unsigned"]],["InpWidth",[[46,2],[46,46]],[[46,25],[46,33]],["cb_filter"],["parameter-port","unsigned"]],["BucketWidth",[[47,2],[47,45]],[[47,25],[47,36]],["cb_filter"],["parameter-port","unsigned"]],["Seeds",[[49,2],[49,81]],[[49,51],[49,56]],["cb_filter"],["parameter-port","cb_filter_pkg::cb_seed_t"]],["clk_i",[[51,2],[51,36]],[[51,31],[51,36]],["cb_filter"],["port","logic"]],["rst_ni",[[52,2],[52,37]],[[52,31],[52,37]],["cb_filter"],["port","logic"]],["look_data_i",[[54,2],[54,42]],[[54,31],[54,42]],["cb_filter"],["port","logic"]],["look_valid_o",[[55,2],[55,43]],[[55,31],[55,43]],["cb_filter"],["port","logic"]],["incr_data_i",[[57,2],[57,42]],[[57,31],[57,42]],["cb_filter"],["port","logic"]],["incr_valid_i",[[58,2],[58,43]],[[58,31],[58,43]],["cb_filter"],["port","logic"]],["decr_data_i",[[60,2],[60,42]],[[60,31],[60,42]],["cb_filter"],["port","logic"]],["decr_valid_i",[[61,2],[61,43]],[[61,31],[61,43]],["cb_filter"],["port","logic"]],["filter_clear_i",[[63,2],[63,45]],[[63,31],[63,45]],["cb_filter"],["port","logic"]],["filter_usage_o",[[64,2],[64,45]],[[64,31],[64,45]],["cb_filter"],["port","logic"]],["filter_full_o",[[65,2],[65,44]],[[65,31],[65,44]],["cb_filter"],["port","logic"]],["filter_empty_o",[[66,2],[66,45]],[[66,31],[66,45]],["cb_filter"],["port","logic"]],["filter_error_o",[[67,2],[67,45]],[[67,31],[67,45]],["cb_filter"],["port","logic"]],["NoCounters",[[70,2],[70,53]],[[70,26],[70,36]],["cb_filter"],["localparam","unsigned"]],["look_ind",[[73,2],[73,33]],[[73,25],[73,33]],["cb_filter"],["variable","logic"]],["incr_ind",[[74,2],[74,33]],[[74,25],[74,33]],["cb_filter"],["variable","logic"]],["decr_ind",[[75,2],[75,33]],[[75,25],[75,33]],["cb_filter"],["variable","logic"]],["bucket_en",[[77,2],[77,34]],[[77,25],[77,34]],["cb_filter"],["variable","logic"]],["bucket_down",[[78,2],[78,36]],[[78,25],[78,36]],["cb_filter"],["variable","logic"]],["bucket_occupied",[[79,2],[79,40]],[[79,25],[79,40]],["cb_filter"],["variable","logic"]],["bucket_overflow",[[80,2],[80,40]],[[80,25],[80,40]],["cb_filter"],["variable","logic"]],["bucket_full",[[81,2],[81,36]],[[81,25],[81,36]],["cb_filter"],["variable","logic"]],["bucket_empty",[[82,2],[82,37]],[[82,25],[82,37]],["cb_filter"],["variable","logic"]],["data_in_bucket",[[84,2],[84,39]],[[84,25],[84,39]],["cb_filter"],["variable","logic"]],["cnt_en",[[86,2],[86,14]],[[86,8],[86,14]],["cb_filter"],["variable","logic"]],["cnt_down",[[87,2],[87,16]],[[87,8],[87,16]],["cb_filter"],["variable","logic"]],["cnt_overflow",[[88,2],[88,20]],[[88,8],[88,20]],["cb_filter"],["variable","logic"]],["i_look_hashes",[[93,2],[102,3]],[[99,4],[99,17]],["cb_filter"],["instance","hash_block"]],["i_incr_hashes",[[109,2],[118,3]],[[115,4],[115,17]],["cb_filter"],["instance","hash_block"]],["i_decr_hashes",[[123,2],[132,3]],[[129,4],[129,17]],["cb_filter"],["instance","hash_block"]],["bucket_content",[[153,4],[153,42]],[[153,28],[153,42]],["cb_filter"],["variable","logic"]],["i_bucket",[[154,4],[166,5]],[[156,6],[156,14]],["cb_filter"],["instance","counter"]],["i_tot_count",[[177,2],[189,3]],[[179,4],[179,15]],["cb_filter"],["instance","counter"]]]]],[[["hash_block",[[200,0],[209,2]],[[200,7],[200,17]],[],["module"]],[245,9]],[[["NoHashes",[[201,2],[201,65]],[[201,25],[201,33]],["hash_block"],["parameter-port","unsigned"]],["InpWidth",[[202,2],[202,66]],[[202,25],[202,33]],["hash_block"],["parameter-port","unsigned"]],["HashWidth",[[203,2],[203,65]],[[203,25],[203,34]],["hash_block"],["parameter-port","unsigned"]],["NoRounds",[[204,2],[204,65]],[[204,25],[204,33]],["hash_block"],["parameter-port","unsigned"]],["Seeds",[[205,2],[205,82]],[[205,52],[205,57]],["hash_block"],["parameter-port","cb_filter_pkg::cb_seed_t"]],["data_i",[[207,2],[207,40]],[[207,34],[207,40]],["hash_block"],["port","logic"]],["indicator_o",[[208,2],[208,45]],[[208,34],[208,45]],["hash_block"],["port","logic"]],["hashes",[[211,2],[211,47]],[[211,41],[211,47]],["hash_block"],["variable","logic"]],["i_hash",[[214,4],[224,5]],[[220,6],[220,12]],["hash_block"],["instance","sub_per_hash"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_2phase.sv",[[[[[["cdc_2phase",[[18,0],[32,2]],[[18,7],[18,17]],[],["module"]],[65,0]],[[["T",[[19,2],[19,26]],[[19,17],[19,18]],["cdc_2phase"],["parameter-port","#Unknown"]],["src_rst_ni",[[21,2],[21,25]],[[21,15],[21,25]],["cdc_2phase"],["port","logic"]],["src_clk_i",[[22,2],[22,24]],[[22,15],[22,24]],["cdc_2phase"],["port","logic"]],["src_data_i",[[23,2],[23,25]],[[23,15],[23,25]],["cdc_2phase"],["port","T"]],["src_valid_i",[[24,2],[24,26]],[[24,15],[24,26]],["cdc_2phase"],["port","logic"]],["src_ready_o",[[25,2],[25,26]],[[25,15],[25,26]],["cdc_2phase"],["port","logic"]],["dst_rst_ni",[[27,2],[27,25]],[[27,15],[27,25]],["cdc_2phase"],["port","logic"]],["dst_clk_i",[[28,2],[28,24]],[[28,15],[28,24]],["cdc_2phase"],["port","logic"]],["dst_data_o",[[29,2],[29,25]],[[29,15],[29,25]],["cdc_2phase"],["port","T"]],["dst_valid_o",[[30,2],[30,26]],[[30,15],[30,26]],["cdc_2phase"],["port","logic"]],["dst_ready_i",[[31,2],[31,26]],[[31,15],[31,26]],["cdc_2phase"],["port","logic"]],["async_req",[[35,28],[35,43]],[[35,34],[35,43]],["cdc_2phase"],["variable","logic"]],["async_ack",[[36,28],[36,43]],[[36,34],[36,43]],["cdc_2phase"],["variable","logic"]],["async_data",[[37,28],[37,40]],[[37,30],[37,40]],["cdc_2phase"],["variable","T"]],["i_src",[[40,2],[49,3]],[[40,26],[40,31]],["cdc_2phase"],["instance","cdc_2phase_src"]],["i_dst",[[52,2],[61,3]],[[52,26],[52,31]],["cdc_2phase"],["instance","cdc_2phase_dst"]]]]],[[["cdc_2phase_src",[[67,0],[78,2]],[[67,7],[67,21]],[],["module"]],[114,0]],[[["T",[[68,2],[68,26]],[[68,17],[68,18]],["cdc_2phase_src"],["parameter-port","#Unknown"]],["rst_ni",[[70,2],[70,21]],[[70,15],[70,21]],["cdc_2phase_src"],["port","logic"]],["clk_i",[[71,2],[71,20]],[[71,15],[71,20]],["cdc_2phase_src"],["port","logic"]],["data_i",[[72,2],[72,21]],[[72,15],[72,21]],["cdc_2phase_src"],["port","T"]],["valid_i",[[73,2],[73,22]],[[73,15],[73,22]],["cdc_2phase_src"],["port","logic"]],["ready_o",[[74,2],[74,22]],[[74,15],[74,22]],["cdc_2phase_src"],["port","logic"]],["async_req_o",[[75,2],[75,26]],[[75,15],[75,26]],["cdc_2phase_src"],["port","logic"]],["async_ack_i",[[76,2],[76,26]],[[76,15],[76,26]],["cdc_2phase_src"],["port","logic"]],["async_data_o",[[77,2],[77,27]],[[77,15],[77,27]],["cdc_2phase_src"],["port","T"]],["req_src_q",[[81,2],[81,17]],[[81,8],[81,17]],["cdc_2phase_src"],["variable","logic"]],["ack_src_q",[[81,2],[81,28]],[[81,19],[81,28]],["cdc_2phase_src"],["variable","req_src_q"]],["ack_q",[[81,2],[81,35]],[[81,30],[81,35]],["cdc_2phase_src"],["variable","ack_src_q"]],["data_src_q",[[83,2],[83,14]],[[83,4],[83,14]],["cdc_2phase_src"],["variable","T"]]]]],[[["cdc_2phase_dst",[[117,0],[128,2]],[[117,7],[117,21]],[],["module"]],[173,9]],[[["T",[[118,2],[118,26]],[[118,17],[118,18]],["cdc_2phase_dst"],["parameter-port","#Unknown"]],["rst_ni",[[120,2],[120,21]],[[120,15],[120,21]],["cdc_2phase_dst"],["port","logic"]],["clk_i",[[121,2],[121,20]],[[121,15],[121,20]],["cdc_2phase_dst"],["port","logic"]],["data_o",[[122,2],[122,21]],[[122,15],[122,21]],["cdc_2phase_dst"],["port","T"]],["valid_o",[[123,2],[123,22]],[[123,15],[123,22]],["cdc_2phase_dst"],["port","logic"]],["ready_i",[[124,2],[124,22]],[[124,15],[124,22]],["cdc_2phase_dst"],["port","logic"]],["async_req_i",[[125,2],[125,26]],[[125,15],[125,26]],["cdc_2phase_dst"],["port","logic"]],["async_ack_o",[[126,2],[126,26]],[[126,15],[126,26]],["cdc_2phase_dst"],["port","logic"]],["async_data_i",[[127,2],[127,27]],[[127,15],[127,27]],["cdc_2phase_dst"],["port","T"]],["req_dst_q",[[132,2],[132,17]],[[132,8],[132,17]],["cdc_2phase_dst"],["variable","logic"]],["req_q0",[[132,2],[132,25]],[[132,19],[132,25]],["cdc_2phase_dst"],["variable","req_dst_q"]],["req_q1",[[132,2],[132,33]],[[132,27],[132,33]],["cdc_2phase_dst"],["variable","req_q0"]],["ack_dst_q",[[132,2],[132,44]],[[132,35],[132,44]],["cdc_2phase_dst"],["variable","req_q1"]],["data_dst_q",[[134,2],[134,14]],[[134,4],[134,14]],["cdc_2phase_dst"],["variable","T"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_2phase.sv",[[[[[["cdc_fifo_2phase",[[21,0],[38,2]],[[21,7],[21,22]],[],["module"]],[133,9]],[[["T",[[23,2],[23,26]],[[23,17],[23,18]],["cdc_fifo_2phase"],["parameter-port","#Unknown"]],["LOG_DEPTH",[[25,2],[25,29]],[[25,16],[25,25]],["cdc_fifo_2phase"],["parameter-port","#Unknown"]],["src_rst_ni",[[27,2],[27,25]],[[27,15],[27,25]],["cdc_fifo_2phase"],["port","logic"]],["src_clk_i",[[28,2],[28,24]],[[28,15],[28,24]],["cdc_fifo_2phase"],["port","logic"]],["src_data_i",[[29,2],[29,25]],[[29,15],[29,25]],["cdc_fifo_2phase"],["port","T"]],["src_valid_i",[[30,2],[30,26]],[[30,15],[30,26]],["cdc_fifo_2phase"],["port","logic"]],["src_ready_o",[[31,2],[31,26]],[[31,15],[31,26]],["cdc_fifo_2phase"],["port","logic"]],["dst_rst_ni",[[33,2],[33,25]],[[33,15],[33,25]],["cdc_fifo_2phase"],["port","logic"]],["dst_clk_i",[[34,2],[34,24]],[[34,15],[34,24]],["cdc_fifo_2phase"],["port","logic"]],["dst_data_o",[[35,2],[35,25]],[[35,15],[35,25]],["cdc_fifo_2phase"],["port","T"]],["dst_valid_o",[[36,2],[36,26]],[[36,15],[36,26]],["cdc_fifo_2phase"],["port","logic"]],["dst_ready_i",[[37,2],[37,26]],[[37,15],[37,26]],["cdc_fifo_2phase"],["port","logic"]],["PtrWidth",[[47,2],[47,40]],[[47,17],[47,25]],["cdc_fifo_2phase"],["localparam","int"]],["pointer_t",[[48,2],[48,41]],[[48,31],[48,40]],["cdc_fifo_2phase"],["typedef","logic"]],["index_t",[[49,2],[49,40]],[[49,32],[49,39]],["cdc_fifo_2phase"],["typedef","logic"]],["PtrFull",[[51,2],[51,51]],[[51,23],[51,30]],["cdc_fifo_2phase"],["localparam","pointer_t"]],["PtrEmpty",[[52,2],[52,37]],[[52,23],[52,31]],["cdc_fifo_2phase"],["localparam","pointer_t"]],["fifo_widx",[[59,2],[59,19]],[[59,10],[59,19]],["cdc_fifo_2phase"],["variable","index_t"]],["fifo_ridx",[[59,2],[59,30]],[[59,21],[59,30]],["cdc_fifo_2phase"],["variable","fifo_widx"]],["fifo_write",[[60,2],[60,18]],[[60,8],[60,18]],["cdc_fifo_2phase"],["variable","logic"]],["fifo_wdata",[[61,2],[61,14]],[[61,4],[61,14]],["cdc_fifo_2phase"],["variable","T"]],["fifo_rdata",[[61,2],[61,26]],[[61,16],[61,26]],["cdc_fifo_2phase"],["variable","fifo_wdata"]],["fifo_data_q",[[62,2],[62,30]],[[62,4],[62,15]],["cdc_fifo_2phase"],["variable","T"]],["src_wptr_q",[[76,2],[76,22]],[[76,12],[76,22]],["cdc_fifo_2phase"],["variable","pointer_t"]],["dst_wptr",[[76,2],[76,32]],[[76,24],[76,32]],["cdc_fifo_2phase"],["variable","src_wptr_q"]],["src_rptr",[[76,2],[76,42]],[[76,34],[76,42]],["cdc_fifo_2phase"],["variable","dst_wptr"]],["dst_rptr_q",[[76,2],[76,54]],[[76,44],[76,54]],["cdc_fifo_2phase"],["variable","src_rptr"]],["i_cdc_wptr",[[100,2],[111,3]],[[100,32],[100,42]],["cdc_fifo_2phase"],["instance","cdc_2phase"]],["i_cdc_rptr",[[113,2],[124,3]],[[113,32],[113,42]],["cdc_fifo_2phase"],["instance","cdc_2phase"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv",[[[[[["cdc_fifo_gray",[[79,0],[100,2]],[[79,7],[79,20]],[],["module"]],[146,0]],[[["WIDTH",[[81,2],[81,34]],[[81,25],[81,30]],["cdc_fifo_gray"],["parameter-port","unsigned"]],["T",[[83,2],[83,38]],[[83,17],[83,18]],["cdc_fifo_gray"],["parameter-port","#Unknown"]],["LOG_DEPTH",[[85,2],[85,29]],[[85,16],[85,25]],["cdc_fifo_gray"],["parameter-port","#Unknown"]],["SYNC_STAGES",[[87,2],[87,31]],[[87,16],[87,27]],["cdc_fifo_gray"],["parameter-port","#Unknown"]],["src_rst_ni",[[89,2],[89,25]],[[89,15],[89,25]],["cdc_fifo_gray"],["port","logic"]],["src_clk_i",[[90,2],[90,24]],[[90,15],[90,24]],["cdc_fifo_gray"],["port","logic"]],["src_data_i",[[91,2],[91,25]],[[91,15],[91,25]],["cdc_fifo_gray"],["port","T"]],["src_valid_i",[[92,2],[92,26]],[[92,15],[92,26]],["cdc_fifo_gray"],["port","logic"]],["src_ready_o",[[93,2],[93,26]],[[93,15],[93,26]],["cdc_fifo_gray"],["port","logic"]],["dst_rst_ni",[[95,2],[95,25]],[[95,15],[95,25]],["cdc_fifo_gray"],["port","logic"]],["dst_clk_i",[[96,2],[96,24]],[[96,15],[96,24]],["cdc_fifo_gray"],["port","logic"]],["dst_data_o",[[97,2],[97,25]],[[97,15],[97,25]],["cdc_fifo_gray"],["port","T"]],["dst_valid_o",[[98,2],[98,26]],[[98,15],[98,26]],["cdc_fifo_gray"],["port","logic"]],["dst_ready_i",[[99,2],[99,26]],[[99,15],[99,26]],["cdc_fifo_gray"],["port","logic"]],["async_data",[[102,2],[102,33]],[[102,23],[102,33]],["cdc_fifo_gray"],["variable","T"]],["async_wptr",[[103,2],[103,33]],[[103,23],[103,33]],["cdc_fifo_gray"],["variable","logic"]],["async_rptr",[[104,2],[104,33]],[[104,23],[104,33]],["cdc_fifo_gray"],["variable","logic"]],["i_src",[[106,2],[119,3]],[[109,4],[109,9]],["cdc_fifo_gray"],["instance","cdc_fifo_gray_src"]],["i_dst",[[121,2],[134,3]],[[124,4],[124,9]],["cdc_fifo_gray"],["instance","cdc_fifo_gray_dst"]]]]],[[["cdc_fifo_gray_src",[[149,0],[163,2]],[[149,7],[149,24]],[],["module"]],[204,0]],[[["T",[[150,2],[150,26]],[[150,17],[150,18]],["cdc_fifo_gray_src"],["parameter-port","#Unknown"]],["LOG_DEPTH",[[151,2],[151,29]],[[151,16],[151,25]],["cdc_fifo_gray_src"],["parameter-port","#Unknown"]],["SYNC_STAGES",[[152,2],[152,31]],[[152,16],[152,27]],["cdc_fifo_gray_src"],["parameter-port","#Unknown"]],["src_rst_ni",[[154,2],[154,25]],[[154,15],[154,25]],["cdc_fifo_gray_src"],["port","logic"]],["src_clk_i",[[155,2],[155,24]],[[155,15],[155,24]],["cdc_fifo_gray_src"],["port","logic"]],["src_data_i",[[156,2],[156,25]],[[156,15],[156,25]],["cdc_fifo_gray_src"],["port","T"]],["src_valid_i",[[157,2],[157,26]],[[157,15],[157,26]],["cdc_fifo_gray_src"],["port","logic"]],["src_ready_o",[[158,2],[158,26]],[[158,15],[158,26]],["cdc_fifo_gray_src"],["port","logic"]],["async_data_o",[[160,2],[160,42]],[[160,30],[160,42]],["cdc_fifo_gray_src"],["port","T"]],["async_wptr_o",[[161,2],[161,42]],[[161,30],[161,42]],["cdc_fifo_gray_src"],["port","logic"]],["async_rptr_i",[[162,2],[162,42]],[[162,30],[162,42]],["cdc_fifo_gray_src"],["port","logic"]],["PtrWidth",[[165,2],[165,40]],[[165,17],[165,25]],["cdc_fifo_gray_src"],["localparam","int"]],["PtrFull",[[166,2],[166,61]],[[166,34],[166,41]],["cdc_fifo_gray_src"],["localparam","logic"]],["data_q",[[168,2],[168,29]],[[168,23],[168,29]],["cdc_fifo_gray_src"],["variable","T"]],["wptr_q",[[169,2],[169,29]],[[169,23],[169,29]],["cdc_fifo_gray_src"],["variable","logic"]],["wptr_d",[[169,2],[169,37]],[[169,31],[169,37]],["cdc_fifo_gray_src"],["variable","wptr_q"]],["wptr_bin",[[169,2],[169,47]],[[169,39],[169,47]],["cdc_fifo_gray_src"],["variable","wptr_d"]],["wptr_next",[[169,2],[169,58]],[[169,49],[169,58]],["cdc_fifo_gray_src"],["variable","wptr_bin"]],["rptr",[[169,2],[169,64]],[[169,60],[169,64]],["cdc_fifo_gray_src"],["variable","wptr_next"]],["rptr_bin",[[169,2],[169,74]],[[169,66],[169,74]],["cdc_fifo_gray_src"],["variable","rptr"]],["i_sync",[[180,4],[185,5]],[[180,33],[180,39]],["cdc_fifo_gray_src"],["instance","sync"]],["i_rptr_g2b",[[187,2],[187,64]],[[187,29],[187,39]],["cdc_fifo_gray_src"],["instance","gray_to_binary"]],["i_wptr_g2b",[[191,2],[191,66]],[[191,29],[191,39]],["cdc_fifo_gray_src"],["instance","gray_to_binary"]],["i_wptr_b2g",[[192,2],[192,67]],[[192,29],[192,39]],["cdc_fifo_gray_src"],["instance","binary_to_gray"]]]]],[[["cdc_fifo_gray_dst",[[207,0],[221,2]],[[207,7],[207,24]],[],["module"]],[270,9]],[[["T",[[208,2],[208,26]],[[208,17],[208,18]],["cdc_fifo_gray_dst"],["parameter-port","#Unknown"]],["LOG_DEPTH",[[209,2],[209,29]],[[209,16],[209,25]],["cdc_fifo_gray_dst"],["parameter-port","#Unknown"]],["SYNC_STAGES",[[210,2],[210,31]],[[210,16],[210,27]],["cdc_fifo_gray_dst"],["parameter-port","#Unknown"]],["dst_rst_ni",[[212,2],[212,25]],[[212,15],[212,25]],["cdc_fifo_gray_dst"],["port","logic"]],["dst_clk_i",[[213,2],[213,24]],[[213,15],[213,24]],["cdc_fifo_gray_dst"],["port","logic"]],["dst_data_o",[[214,2],[214,25]],[[214,15],[214,25]],["cdc_fifo_gray_dst"],["port","T"]],["dst_valid_o",[[215,2],[215,26]],[[215,15],[215,26]],["cdc_fifo_gray_dst"],["port","logic"]],["dst_ready_i",[[216,2],[216,26]],[[216,15],[216,26]],["cdc_fifo_gray_dst"],["port","logic"]],["async_data_i",[[218,2],[218,42]],[[218,30],[218,42]],["cdc_fifo_gray_dst"],["port","T"]],["async_wptr_i",[[219,2],[219,42]],[[219,30],[219,42]],["cdc_fifo_gray_dst"],["port","logic"]],["async_rptr_o",[[220,2],[220,42]],[[220,30],[220,42]],["cdc_fifo_gray_dst"],["port","logic"]],["PtrWidth",[[223,2],[223,40]],[[223,17],[223,25]],["cdc_fifo_gray_dst"],["localparam","int"]],["PtrEmpty",[[224,2],[224,48]],[[224,34],[224,42]],["cdc_fifo_gray_dst"],["localparam","logic"]],["dst_data",[[226,2],[226,12]],[[226,4],[226,12]],["cdc_fifo_gray_dst"],["variable","T"]],["rptr_q",[[227,2],[227,29]],[[227,23],[227,29]],["cdc_fifo_gray_dst"],["variable","logic"]],["rptr_d",[[227,2],[227,37]],[[227,31],[227,37]],["cdc_fifo_gray_dst"],["variable","rptr_q"]],["rptr_bin",[[227,2],[227,47]],[[227,39],[227,47]],["cdc_fifo_gray_dst"],["variable","rptr_d"]],["rptr_bin_d",[[227,2],[227,59]],[[227,49],[227,59]],["cdc_fifo_gray_dst"],["variable","rptr_bin"]],["rptr_next",[[227,2],[227,70]],[[227,61],[227,70]],["cdc_fifo_gray_dst"],["variable","rptr_bin_d"]],["wptr",[[227,2],[227,76]],[[227,72],[227,76]],["cdc_fifo_gray_dst"],["variable","rptr_next"]],["wptr_bin",[[227,2],[227,86]],[[227,78],[227,86]],["cdc_fifo_gray_dst"],["variable","wptr"]],["dst_valid",[[228,2],[228,17]],[[228,8],[228,17]],["cdc_fifo_gray_dst"],["variable","logic"]],["dst_ready",[[228,2],[228,28]],[[228,19],[228,28]],["cdc_fifo_gray_dst"],["variable","dst_valid"]],["i_rptr_g2b",[[234,2],[234,66]],[[234,29],[234,39]],["cdc_fifo_gray_dst"],["instance","gray_to_binary"]],["i_rptr_b2g",[[235,2],[235,67]],[[235,29],[235,39]],["cdc_fifo_gray_dst"],["instance","binary_to_gray"]],["i_sync",[[241,4],[246,5]],[[241,33],[241,39]],["cdc_fifo_gray_dst"],["instance","sync"]],["i_wptr_g2b",[[248,2],[248,64]],[[248,29],[248,39]],["cdc_fifo_gray_dst"],["instance","gray_to_binary"]],["i_spill_register",[[257,2],[268,3]],[[259,4],[259,20]],["cdc_fifo_gray_dst"],["instance","spill_register"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include/common_cells/registers.svh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cf_math_pkg.sv",[[[[[["cf_math_pkg",[[17,0],[17,20]],[[17,8],[17,19]],[],["package"]],[60,10]],[[],[],[[[["ceil_div",[[22,4],[22,87]],[[22,31],[22,39]],["cf_math_pkg"],["function"]],[45,14]],[[["dividend",[[22,41],[22,63]],[[22,55],[22,63]],["cf_math_pkg","ceil_div"],["port","longint"]],["divisor",[[22,65],[22,86]],[[22,79],[22,86]],["cf_math_pkg","ceil_div"],["port","longint"]],["remainder",[[23,8],[23,35]],[[23,26],[23,35]],["cf_math_pkg","ceil_div"],["variable","longint"]]]]],[[["idx_width",[[56,4],[56,82]],[[56,40],[56,49]],["cf_math_pkg"],["function"]],[58,14]],[[["num_idx",[[56,51],[56,81]],[[56,74],[56,81]],["cf_math_pkg","idx_width"],["port","unsigned"]]]]]]]]]],[],0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/clk_div.sv",[[[[[["clk_div",[[12,0],[20,2]],[[12,7],[12,14]],[],["module"]],[41,9]],[[["RATIO",[[13,4],[13,36]],[[13,27],[13,32]],["clk_div"],["parameter-port","unsigned"]],["clk_i",[[15,4],[15,22]],[[15,17],[15,22]],["clk_div"],["port","logic"]],["rst_ni",[[16,4],[16,23]],[[16,17],[16,23]],["clk_div"],["port","logic"]],["testmode_i",[[17,4],[17,27]],[[17,17],[17,27]],["clk_div"],["port","logic"]],["en_i",[[18,4],[18,21]],[[18,17],[18,21]],["clk_div"],["port","logic"]],["clk_o",[[19,4],[19,22]],[[19,17],[19,22]],["clk_div"],["port","logic"]],["counter_q",[[21,4],[21,31]],[[21,22],[21,31]],["clk_div"],["variable","logic"]],["clk_q",[[22,4],[22,15]],[[22,10],[22,15]],["clk_div"],["variable","logic"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv",[[[[[["counter",[[15,0],[28,2]],[[15,7],[15,14]],[],["module"]],[44,9]],[[["WIDTH",[[16,4],[16,36]],[[16,27],[16,32]],["counter"],["parameter-port","unsigned"]],["STICKY_OVERFLOW",[[17,4],[17,40]],[[17,18],[17,33]],["counter"],["parameter-port","bit"]],["clk_i",[[19,4],[19,34]],[[19,29],[19,34]],["counter"],["port","logic"]],["rst_ni",[[20,4],[20,35]],[[20,29],[20,35]],["counter"],["port","logic"]],["clear_i",[[21,4],[21,36]],[[21,29],[21,36]],["counter"],["port","logic"]],["en_i",[[22,4],[22,33]],[[22,29],[22,33]],["counter"],["port","logic"]],["load_i",[[23,4],[23,35]],[[23,29],[23,35]],["counter"],["port","logic"]],["down_i",[[24,4],[24,35]],[[24,29],[24,35]],["counter"],["port","logic"]],["d_i",[[25,4],[25,32]],[[25,29],[25,32]],["counter"],["port","logic"]],["q_o",[[26,4],[26,32]],[[26,29],[26,32]],["counter"],["port","logic"]],["overflow_o",[[27,4],[27,39]],[[27,29],[27,39]],["counter"],["port","logic"]],["i_counter",[[29,4],[43,5]],[[32,6],[32,15]],["counter"],["instance","delta_counter"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv",[[[[[["delta_counter",[[12,0],[26,2]],[[12,7],[12,20]],[],["module"]],[73,9]],[[["WIDTH",[[13,4],[13,36]],[[13,27],[13,32]],["delta_counter"],["parameter-port","unsigned"]],["STICKY_OVERFLOW",[[14,4],[14,40]],[[14,18],[14,33]],["delta_counter"],["parameter-port","bit"]],["clk_i",[[16,4],[16,34]],[[16,29],[16,34]],["delta_counter"],["port","logic"]],["rst_ni",[[17,4],[17,35]],[[17,29],[17,35]],["delta_counter"],["port","logic"]],["clear_i",[[18,4],[18,36]],[[18,29],[18,36]],["delta_counter"],["port","logic"]],["en_i",[[19,4],[19,33]],[[19,29],[19,33]],["delta_counter"],["port","logic"]],["load_i",[[20,4],[20,35]],[[20,29],[20,35]],["delta_counter"],["port","logic"]],["down_i",[[21,4],[21,35]],[[21,29],[21,35]],["delta_counter"],["port","logic"]],["delta_i",[[22,4],[22,36]],[[22,29],[22,36]],["delta_counter"],["port","logic"]],["d_i",[[23,4],[23,32]],[[23,29],[23,32]],["delta_counter"],["port","logic"]],["q_o",[[24,4],[24,32]],[[24,29],[24,32]],["delta_counter"],["port","logic"]],["overflow_o",[[25,4],[25,39]],[[25,29],[25,39]],["delta_counter"],["port","logic"]],["counter_q",[[27,4],[27,29]],[[27,20],[27,29]],["delta_counter"],["variable","logic"]],["counter_d",[[27,4],[27,40]],[[27,31],[27,40]],["delta_counter"],["variable","counter_q"]],["overflow_d",[[29,8],[29,24]],[[29,14],[29,24]],["delta_counter"],["variable","logic"]],["overflow_q",[[29,8],[29,36]],[[29,26],[29,36]],["delta_counter"],["variable","overflow_d"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider_counter.sv",[[[[[["clock_divider_counter",[[42,0],[54,2]],[[42,7],[42,28]],[],["module"]],[210,9]],[[["BYPASS_INIT",[[44,4],[44,29]],[[44,14],[44,25]],["clock_divider_counter"],["parameter-port","parameter"]],["DIV_INIT",[[45,4],[45,32]],[[45,14],[45,22]],["clock_divider_counter"],["parameter-port","parameter"]],["clk",[[48,4],[48,26]],[[48,23],[48,26]],["clock_divider_counter"],["port","logic"]],["rstn",[[49,4],[49,27]],[[49,23],[49,27]],["clock_divider_counter"],["port","logic"]],["test_mode",[[50,4],[50,32]],[[50,23],[50,32]],["clock_divider_counter"],["port","logic"]],["clk_div",[[51,4],[51,30]],[[51,23],[51,30]],["clock_divider_counter"],["port","logic"]],["clk_div_valid",[[52,4],[52,36]],[[52,23],[52,36]],["clock_divider_counter"],["port","logic"]],["clk_out",[[53,4],[53,30]],[[53,23],[53,30]],["clock_divider_counter"],["port","logic"]],["counter",[[56,4],[56,31]],[[56,24],[56,31]],["clock_divider_counter"],["variable","logic"]],["counter_next",[[57,4],[57,36]],[[57,24],[57,36]],["clock_divider_counter"],["variable","logic"]],["clk_cnt",[[58,4],[58,31]],[[58,24],[58,31]],["clock_divider_counter"],["variable","logic"]],["en1",[[59,4],[59,27]],[[59,24],[59,27]],["clock_divider_counter"],["variable","logic"]],["en2",[[60,4],[60,27]],[[60,24],[60,27]],["clock_divider_counter"],["variable","logic"]],["is_odd",[[62,4],[62,30]],[[62,24],[62,30]],["clock_divider_counter"],["variable","logic"]],["div1",[[64,4],[64,28]],[[64,24],[64,28]],["clock_divider_counter"],["variable","logic"]],["div2",[[65,4],[65,28]],[[65,24],[65,28]],["clock_divider_counter"],["variable","logic"]],["div2_neg_sync",[[66,4],[66,37]],[[66,24],[66,37]],["clock_divider_counter"],["variable","logic"]],["clk_cnt_odd",[[68,4],[68,35]],[[68,24],[68,35]],["clock_divider_counter"],["variable","logic"]],["clk_cnt_odd_incr",[[69,4],[69,40]],[[69,24],[69,40]],["clock_divider_counter"],["variable","logic"]],["clk_cnt_even",[[70,4],[70,36]],[[70,24],[70,36]],["clock_divider_counter"],["variable","logic"]],["clk_cnt_en2",[[71,4],[71,35]],[[71,24],[71,35]],["clock_divider_counter"],["variable","logic"]],["bypass",[[73,4],[73,30]],[[73,24],[73,30]],["clock_divider_counter"],["variable","logic"]],["clk_out_gen",[[75,4],[75,35]],[[75,24],[75,35]],["clock_divider_counter"],["variable","logic"]],["clk_div_valid_reg",[[76,4],[76,41]],[[76,24],[76,41]],["clock_divider_counter"],["variable","logic"]],["clk_inv_test",[[78,4],[78,36]],[[78,24],[78,36]],["clock_divider_counter"],["variable","logic"]],["clk_inv",[[79,4],[79,31]],[[79,24],[79,31]],["clock_divider_counter"],["variable","logic"]],["clk_inv_i",[[158,4],[162,5]],[[158,24],[158,33]],["clock_divider_counter"],["instance","pulp_clock_inverter"]],["clock_xor_i",[[195,4],[200,5]],[[195,20],[195,31]],["clock_divider_counter"],["instance","pulp_clock_xor2"]],["clk_mux_i",[[202,4],[208,5]],[[202,20],[202,29]],["clock_divider_counter"],["instance","pulp_clock_mux2"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider.sv",[[[[[["clock_divider",[[42,0],[56,2]],[[42,7],[42,20]],[],["module"]],[190,9]],[[["DIV_INIT",[[44,4],[44,30]],[[44,14],[44,22]],["clock_divider"],["parameter-port","parameter"]],["BYPASS_INIT",[[45,4],[45,30]],[[45,14],[45,25]],["clock_divider"],["parameter-port","parameter"]],["clk_i",[[48,4],[48,28]],[[48,23],[48,28]],["clock_divider"],["port","logic"]],["rstn_i",[[49,4],[49,29]],[[49,23],[49,29]],["clock_divider"],["port","logic"]],["test_mode_i",[[50,4],[50,34]],[[50,23],[50,34]],["clock_divider"],["port","logic"]],["clk_gate_async_i",[[51,4],[51,39]],[[51,23],[51,39]],["clock_divider"],["port","logic"]],["clk_div_data_i",[[52,4],[52,37]],[[52,23],[52,37]],["clock_divider"],["port","logic"]],["clk_div_valid_i",[[53,4],[53,38]],[[53,23],[53,38]],["clock_divider"],["port","logic"]],["clk_div_ack_o",[[54,4],[54,36]],[[54,23],[54,36]],["clock_divider"],["port","logic"]],["clk_o",[[55,4],[55,28]],[[55,23],[55,28]],["clock_divider"],["port","logic"]],["IDLE",[[58,36],[58,40]],[[58,36],[58,40]],["clock_divider"],["enum_member","#AnonymousEnum0"]],["STOP",[[58,42],[58,46]],[[58,42],[58,46]],["clock_divider"],["enum_member","#AnonymousEnum0"]],["WAIT",[[58,48],[58,52]],[[58,48],[58,52]],["clock_divider"],["enum_member","#AnonymousEnum0"]],["RELEASE",[[58,54],[58,61]],[[58,54],[58,61]],["clock_divider"],["enum_member","#AnonymousEnum0"]],["state",[[58,3],[58,68]],[[58,63],[58,68]],["clock_divider"],["variable","#AnonymousEnum0"]],["state_next",[[58,3],[58,80]],[[58,70],[58,80]],["clock_divider"],["variable","#AnonymousEnum0"]],["s_clk_out",[[60,3],[60,32]],[[60,23],[60,32]],["clock_divider"],["variable","logic"]],["s_clock_enable",[[61,3],[61,37]],[[61,23],[61,37]],["clock_divider"],["variable","logic"]],["s_clock_enable_gate",[[62,3],[62,42]],[[62,23],[62,42]],["clock_divider"],["variable","logic"]],["s_clk_div_valid",[[63,3],[63,38]],[[63,23],[63,38]],["clock_divider"],["variable","logic"]],["reg_clk_div",[[65,3],[65,34]],[[65,23],[65,34]],["clock_divider"],["variable","logic"]],["s_clk_div_valid_sync",[[66,3],[66,43]],[[66,23],[66,43]],["clock_divider"],["variable","logic"]],["s_rstn_sync",[[68,3],[68,34]],[[68,23],[68,34]],["clock_divider"],["variable","logic"]],["reg_ext_gate_sync",[[70,3],[70,40]],[[70,23],[70,40]],["clock_divider"],["variable","logic"]],["i_rst_gen",[[75,4],[87,5]],[[75,11],[75,20]],["clock_divider"],["instance","rstgen"]],["i_edge_prop",[[94,4],[103,5]],[[94,20],[94,31]],["clock_divider"],["instance","pulp_sync_wedge"]],["i_clkdiv_cnt",[[105,4],[118,5]],[[110,4],[110,16]],["clock_divider"],["instance","clock_divider_counter"]],["i_clk_gate",[[120,4],[126,5]],[[120,22],[120,32]],["clock_divider"],["instance","pulp_clock_gating"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v1.sv",[[[[[["fifo",[[13,0],[34,2]],[[13,7],[13,11]],[],["module"]],[55,9]],[[["FALL_THROUGH",[[14,4],[14,46]],[[14,27],[14,39]],["fifo"],["parameter-port","bit"]],["DATA_WIDTH",[[15,4],[15,44]],[[15,27],[15,37]],["fifo"],["parameter-port","unsigned"]],["DEPTH",[[16,4],[16,43]],[[16,27],[16,32]],["fifo"],["parameter-port","unsigned"]],["THRESHOLD",[[17,4],[17,43]],[[17,27],[17,36]],["fifo"],["parameter-port","unsigned"]],["dtype",[[18,4],[18,64]],[[18,19],[18,24]],["fifo"],["parameter-port","#Unknown"]],["clk_i",[[20,4],[20,23]],[[20,18],[20,23]],["fifo"],["port","logic"]],["rst_ni",[[21,4],[21,24]],[[21,18],[21,24]],["fifo"],["port","logic"]],["flush_i",[[22,4],[22,25]],[[22,18],[22,25]],["fifo"],["port","logic"]],["testmode_i",[[23,4],[23,28]],[[23,18],[23,28]],["fifo"],["port","logic"]],["full_o",[[25,4],[25,24]],[[25,18],[25,24]],["fifo"],["port","logic"]],["empty_o",[[26,4],[26,25]],[[26,18],[26,25]],["fifo"],["port","logic"]],["threshold_o",[[27,4],[27,29]],[[27,18],[27,29]],["fifo"],["port","logic"]],["data_i",[[29,4],[29,24]],[[29,18],[29,24]],["fifo"],["port","dtype"]],["push_i",[[30,4],[30,24]],[[30,18],[30,24]],["fifo"],["port","logic"]],["data_o",[[32,4],[32,24]],[[32,18],[32,24]],["fifo"],["port","dtype"]],["pop_i",[[33,4],[33,23]],[[33,18],[33,23]],["fifo"],["port","logic"]],["impl",[[35,4],[54,5]],[[41,6],[41,10]],["fifo"],["instance","fifo_v2"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v2.sv",[[[[[["fifo_v2",[[12,0],[37,2]],[[12,7],[12,14]],[],["module"]],[78,9]],[[["FALL_THROUGH",[[13,4],[13,46]],[[13,27],[13,39]],["fifo_v2"],["parameter-port","bit"]],["DATA_WIDTH",[[14,4],[14,44]],[[14,27],[14,37]],["fifo_v2"],["parameter-port","unsigned"]],["DEPTH",[[15,4],[15,43]],[[15,27],[15,32]],["fifo_v2"],["parameter-port","unsigned"]],["ALM_EMPTY_TH",[[16,4],[16,43]],[[16,27],[16,39]],["fifo_v2"],["parameter-port","unsigned"]],["ALM_FULL_TH",[[17,4],[17,43]],[[17,27],[17,38]],["fifo_v2"],["parameter-port","unsigned"]],["dtype",[[18,4],[18,64]],[[18,19],[18,24]],["fifo_v2"],["parameter-port","#Unknown"]],["ADDR_DEPTH",[[20,4],[20,73]],[[20,27],[20,37]],["fifo_v2"],["parameter-port","#Unknown"]],["clk_i",[[22,4],[22,23]],[[22,18],[22,23]],["fifo_v2"],["port","logic"]],["rst_ni",[[23,4],[23,24]],[[23,18],[23,24]],["fifo_v2"],["port","logic"]],["flush_i",[[24,4],[24,25]],[[24,18],[24,25]],["fifo_v2"],["port","logic"]],["testmode_i",[[25,4],[25,28]],[[25,18],[25,28]],["fifo_v2"],["port","logic"]],["full_o",[[27,4],[27,24]],[[27,18],[27,24]],["fifo_v2"],["port","logic"]],["empty_o",[[28,4],[28,25]],[[28,18],[28,25]],["fifo_v2"],["port","logic"]],["alm_full_o",[[29,4],[29,28]],[[29,18],[29,28]],["fifo_v2"],["port","logic"]],["alm_empty_o",[[30,4],[30,29]],[[30,18],[30,29]],["fifo_v2"],["port","logic"]],["data_i",[[32,4],[32,24]],[[32,18],[32,24]],["fifo_v2"],["port","dtype"]],["push_i",[[33,4],[33,24]],[[33,18],[33,24]],["fifo_v2"],["port","logic"]],["data_o",[[35,4],[35,24]],[[35,18],[35,24]],["fifo_v2"],["port","dtype"]],["pop_i",[[36,4],[36,23]],[[36,18],[36,23]],["fifo_v2"],["port","logic"]],["usage",[[39,4],[39,32]],[[39,27],[39,32]],["fifo_v2"],["variable","logic"]],["i_fifo_v3",[[50,4],[67,5]],[[55,6],[55,15]],["fifo_v2"],["instance","fifo_v3"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/find_first_one.sv",[[[[[["find_first_one",[[16,0],[24,2]],[[16,7],[16,21]],[],["module"]],[82,9]],[[["WIDTH",[[18,4],[18,28]],[[18,18],[18,23]],["find_first_one"],["parameter-port","int"]],["FLIP",[[19,4],[19,26]],[[19,18],[19,22]],["find_first_one"],["parameter-port","int"]],["in_i",[[21,4],[21,41]],[[21,37],[21,41]],["find_first_one"],["port","logic"]],["first_one_o",[[22,4],[22,48]],[[22,37],[22,48]],["find_first_one"],["port","logic"]],["no_ones_o",[[23,4],[23,46]],[[23,37],[23,46]],["find_first_one"],["port","logic"]],["NUM_LEVELS",[[26,4],[26,46]],[[26,19],[26,29]],["find_first_one"],["localparam","int"]],["index_lut",[[34,4],[34,56]],[[34,47],[34,56]],["find_first_one"],["variable","logic"]],["sel_nodes",[[35,4],[35,56]],[[35,47],[35,56]],["find_first_one"],["variable","logic"]],["index_nodes",[[36,4],[36,58]],[[36,47],[36,58]],["find_first_one"],["variable","logic"]],["in_tmp",[[38,4],[38,28]],[[38,22],[38,28]],["find_first_one"],["variable","logic"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_fifo.sv",[[[[[["generic_fifo",[[37,0],[55,2]],[[37,7],[37,19]],[],["module"]],[273,9]],[[["DATA_WIDTH",[[39,3],[39,50]],[[39,35],[39,45]],["generic_fifo"],["parameter-port","unsigned"]],["DATA_DEPTH",[[40,3],[40,49]],[[40,35],[40,45]],["generic_fifo"],["parameter-port","unsigned"]],["clk",[[43,3],[43,54]],[[43,51],[43,54]],["generic_fifo"],["port","logic"]],["rst_n",[[44,3],[44,56]],[[44,51],[44,56]],["generic_fifo"],["port","logic"]],["data_i",[[46,3],[46,57]],[[46,51],[46,57]],["generic_fifo"],["port","logic"]],["valid_i",[[47,3],[47,58]],[[47,51],[47,58]],["generic_fifo"],["port","logic"]],["grant_o",[[48,3],[48,58]],[[48,51],[48,58]],["generic_fifo"],["port","logic"]],["data_o",[[50,3],[50,57]],[[50,51],[50,57]],["generic_fifo"],["port","logic"]],["valid_o",[[51,3],[51,58]],[[51,51],[51,58]],["generic_fifo"],["port","logic"]],["grant_i",[[52,3],[52,58]],[[52,51],[52,58]],["generic_fifo"],["port","logic"]],["test_mode_i",[[54,3],[54,62]],[[54,51],[54,62]],["generic_fifo"],["port","logic"]],["ADDR_DEPTH",[[59,3],[59,59]],[[59,27],[59,37]],["generic_fifo"],["localparam","unsigned"]],["EMPTY",[[60,22],[60,27]],[[60,22],[60,27]],["generic_fifo"],["enum_member","#AnonymousEnum1"]],["FULL",[[60,29],[60,33]],[[60,29],[60,33]],["generic_fifo"],["enum_member","#AnonymousEnum1"]],["MIDDLE",[[60,35],[60,41]],[[60,35],[60,41]],["generic_fifo"],["enum_member","#AnonymousEnum1"]],["CS",[[60,3],[60,46]],[[60,44],[60,46]],["generic_fifo"],["variable","#AnonymousEnum1"]],["NS",[[60,3],[60,50]],[[60,48],[60,50]],["generic_fifo"],["variable","#AnonymousEnum1"]],["gate_clock",[[63,3],[63,25]],[[63,15],[63,25]],["generic_fifo"],["variable","logic"]],["clk_gated",[[64,3],[64,24]],[[64,15],[64,24]],["generic_fifo"],["variable","logic"]],["Pop_Pointer_CS",[[66,3],[66,41]],[[66,27],[66,41]],["generic_fifo"],["variable","logic"]],["Pop_Pointer_NS",[[66,3],[66,58]],[[66,44],[66,58]],["generic_fifo"],["variable","Pop_Pointer_CS"]],["Push_Pointer_CS",[[67,3],[67,42]],[[67,27],[67,42]],["generic_fifo"],["variable","logic"]],["Push_Pointer_NS",[[67,3],[67,59]],[[67,44],[67,59]],["generic_fifo"],["variable","Push_Pointer_CS"]],["FIFO_REGISTERS",[[68,3],[68,57]],[[68,27],[68,41]],["generic_fifo"],["variable","logic"]],["i",[[69,3],[69,28]],[[69,27],[69,28]],["generic_fifo"],["variable","unsigned"]],["cg_cell",[[90,3],[96,4]],[[90,24],[90,31]],["generic_fifo"],["instance","cluster_clock_gating"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_LFSR_8bit.sv",[[[[[["generic_LFSR_8bit",[[12,0],[24,6]],[[12,7],[12,24]],[],["module"]],[63,9]],[[["OH_WIDTH",[[14,4],[14,31]],[[14,14],[14,22]],["generic_LFSR_8bit"],["parameter-port","parameter"]],["BIN_WIDTH",[[15,4],[15,46]],[[15,14],[15,23]],["generic_LFSR_8bit"],["parameter-port","parameter"]],["SEED",[[16,4],[16,41]],[[16,14],[16,18]],["generic_LFSR_8bit"],["parameter-port","parameter"]],["data_OH_o",[[19,4],[19,44]],[[19,35],[19,44]],["generic_LFSR_8bit"],["port","logic"]],["data_BIN_o",[[20,4],[20,45]],[[20,35],[20,45]],["generic_LFSR_8bit"],["port","logic"]],["enable_i",[[21,4],[21,43]],[[21,35],[21,43]],["generic_LFSR_8bit"],["port","logic"]],["clk",[[22,4],[22,38]],[[22,35],[22,38]],["generic_LFSR_8bit"],["port","logic"]],["rst_n",[[23,4],[23,40]],[[23,35],[23,40]],["generic_LFSR_8bit"],["port","logic"]],["out",[[26,3],[26,24]],[[26,21],[26,24]],["generic_LFSR_8bit"],["variable","logic"]],["linear_feedback",[[27,3],[27,50]],[[27,35],[27,50]],["generic_LFSR_8bit"],["variable","logic"]],["temp_ref_way",[[28,3],[28,41]],[[28,29],[28,41]],["generic_LFSR_8bit"],["variable","logic"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/prioarbiter.sv",[[[[[["prioarbiter",[[17,0],[31,2]],[[17,7],[17,18]],[],["module"]],[85,22]],[[["NUM_REQ",[[18,2],[18,37]],[[18,25],[18,32]],["prioarbiter"],["parameter-port","unsigned"]],["LOCK_IN",[[19,2],[19,36]],[[19,25],[19,32]],["prioarbiter"],["parameter-port","unsigned"]],["clk_i",[[21,2],[21,43]],[[21,38],[21,43]],["prioarbiter"],["port","logic"]],["rst_ni",[[22,2],[22,44]],[[22,38],[22,44]],["prioarbiter"],["port","logic"]],["flush_i",[[24,2],[24,45]],[[24,38],[24,45]],["prioarbiter"],["port","logic"]],["en_i",[[25,2],[25,42]],[[25,38],[25,42]],["prioarbiter"],["port","logic"]],["req_i",[[26,2],[26,43]],[[26,38],[26,43]],["prioarbiter"],["port","logic"]],["ack_o",[[28,2],[28,43]],[[28,38],[28,43]],["prioarbiter"],["port","logic"]],["vld_o",[[29,2],[29,43]],[[29,38],[29,43]],["prioarbiter"],["port","logic"]],["idx_o",[[30,2],[30,43]],[[30,38],[30,43]],["prioarbiter"],["port","logic"]],["SEL_WIDTH",[[33,2],[33,41]],[[33,13],[33,22]],["prioarbiter"],["localparam"]],["arb_sel_lock_d",[[35,2],[35,38]],[[35,24],[35,38]],["prioarbiter"],["variable","logic"]],["arb_sel_lock_q",[[35,2],[35,54]],[[35,40],[35,54]],["prioarbiter"],["variable","arb_sel_lock_d"]],["lock_d",[[36,2],[36,14]],[[36,8],[36,14]],["prioarbiter"],["variable","logic"]],["lock_q",[[36,2],[36,22]],[[36,16],[36,22]],["prioarbiter"],["variable","lock_d"]],["idx",[[38,2],[38,33]],[[38,30],[38,33]],["prioarbiter"],["variable","logic"]],["i_onehot_to_bin",[[53,2],[58,3]],[[55,4],[55,19]],["prioarbiter"],["instance","onehot_to_bin"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync_wedge.sv",[[[[[["pulp_sync_wedge",[[12,0],[22,2]],[[12,7],[12,22]],[],["module"]],[54,9]],[[["STAGES",[[13,4],[13,37]],[[13,27],[13,33]],["pulp_sync_wedge"],["parameter-port","unsigned"]],["clk_i",[[15,4],[15,22]],[[15,17],[15,22]],["pulp_sync_wedge"],["port","logic"]],["rstn_i",[[16,4],[16,23]],[[16,17],[16,23]],["pulp_sync_wedge"],["port","logic"]],["en_i",[[17,4],[17,21]],[[17,17],[17,21]],["pulp_sync_wedge"],["port","logic"]],["serial_i",[[18,4],[18,25]],[[18,17],[18,25]],["pulp_sync_wedge"],["port","logic"]],["r_edge_o",[[19,4],[19,25]],[[19,17],[19,25]],["pulp_sync_wedge"],["port","logic"]],["f_edge_o",[[20,4],[20,25]],[[20,17],[20,25]],["pulp_sync_wedge"],["port","logic"]],["serial_o",[[21,4],[21,25]],[[21,17],[21,25]],["pulp_sync_wedge"],["port","logic"]],["clk",[[23,4],[23,13]],[[23,10],[23,13]],["pulp_sync_wedge"],["variable","logic"]],["serial",[[24,4],[24,16]],[[24,10],[24,16]],["pulp_sync_wedge"],["variable","logic"]],["serial_q",[[24,4],[24,26]],[[24,18],[24,26]],["pulp_sync_wedge"],["variable","serial"]],["i_pulp_sync",[[30,4],[37,5]],[[32,6],[32,17]],["pulp_sync_wedge"],["instance","pulp_sync"]],["i_pulp_clock_gating",[[39,4],[44,5]],[[39,22],[39,41]],["pulp_sync_wedge"],["instance","pulp_clock_gating"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync.sv",[[[[[["pulp_sync",[[12,0],[21,6]],[[12,7],[12,16]],[],["module"]],[35,9]],[[["STAGES",[[14,4],[14,24]],[[14,14],[14,20]],["pulp_sync"],["parameter-port","parameter"]],["clk_i",[[17,4],[17,22]],[[17,17],[17,22]],["pulp_sync"],["port","logic"]],["rstn_i",[[18,4],[18,23]],[[18,17],[18,23]],["pulp_sync"],["port","logic"]],["serial_i",[[19,4],[19,25]],[[19,17],[19,25]],["pulp_sync"],["port","logic"]],["serial_o",[[20,4],[20,25]],[[20,17],[20,25]],["pulp_sync"],["port","logic"]],["r_reg",[[23,3],[23,27]],[[23,22],[23,27]],["pulp_sync"],["variable","logic"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/rrarbiter.sv",[[[[[["rrarbiter",[[23,0],[37,2]],[[23,7],[23,16]],[],["module"]],[60,20]],[[["NUM_REQ",[[24,2],[24,39]],[[24,25],[24,32]],["rrarbiter"],["parameter-port","unsigned"]],["LOCK_IN",[[25,2],[25,41]],[[25,25],[25,32]],["rrarbiter"],["parameter-port","bit"]],["clk_i",[[27,2],[27,43]],[[27,38],[27,43]],["rrarbiter"],["port","logic"]],["rst_ni",[[28,2],[28,44]],[[28,38],[28,44]],["rrarbiter"],["port","logic"]],["flush_i",[[30,2],[30,45]],[[30,38],[30,45]],["rrarbiter"],["port","logic"]],["en_i",[[31,2],[31,42]],[[31,38],[31,42]],["rrarbiter"],["port","logic"]],["req_i",[[32,2],[32,43]],[[32,38],[32,43]],["rrarbiter"],["port","logic"]],["ack_o",[[34,2],[34,43]],[[34,38],[34,43]],["rrarbiter"],["port","logic"]],["vld_o",[[35,2],[35,43]],[[35,38],[35,43]],["rrarbiter"],["port","logic"]],["idx_o",[[36,2],[36,43]],[[36,38],[36,43]],["rrarbiter"],["port","logic"]],["req",[[39,2],[39,11]],[[39,8],[39,11]],["rrarbiter"],["variable","logic"]],["i_rr_arb_tree",[[42,2],[58,3]],[[46,2],[46,15]],["rrarbiter"],["instance","rr_arb_tree"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/ecc_decode.sv",[[[[[["ecc_decode",[[28,0],[52,2]],[[28,7],[28,17]],[],["module"]],[127,9]],[[["DataWidth",[[30,2],[30,42]],[[30,26],[30,35]],["ecc_decode"],["parameter-port","unsigned"]],["data_t",[[32,2],[32,55]],[[32,17],[32,23]],["ecc_decode"],["parameter-port","#Unknown"]],["parity_t",[[33,2],[33,73]],[[33,17],[33,25]],["ecc_decode"],["parameter-port","#Unknown"]],["code_word_t",[[34,2],[34,69]],[[34,17],[34,28]],["ecc_decode"],["parameter-port","#Unknown"]],["encoded_data_t",[[35,2],[38,35]],[[35,17],[35,31]],["ecc_decode"],["parameter-port","#Unknown"]],["data_i",[[41,2],[41,30]],[[41,24],[41,30]],["ecc_decode"],["port","encoded_data_t"]],["data_o",[[43,2],[43,30]],[[43,24],[43,30]],["ecc_decode"],["port","data_t"]],["syndrome_o",[[45,2],[45,34]],[[45,24],[45,34]],["ecc_decode"],["port","parity_t"]],["single_error_o",[[47,2],[47,38]],[[47,24],[47,38]],["ecc_decode"],["port","logic"]],["parity_error_o",[[49,2],[49,38]],[[49,24],[49,38]],["ecc_decode"],["port","logic"]],["double_error_o",[[51,2],[51,38]],[[51,24],[51,38]],["ecc_decode"],["port","logic"]],["parity",[[54,2],[54,20]],[[54,14],[54,20]],["ecc_decode"],["variable","logic"]],["data_wo_parity",[[55,2],[55,28]],[[55,14],[55,28]],["ecc_decode"],["variable","data_t"]],["syndrome",[[56,2],[56,22]],[[56,14],[56,22]],["ecc_decode"],["variable","parity_t"]],["syndrome_not_zero",[[57,2],[57,31]],[[57,14],[57,31]],["ecc_decode"],["variable","logic"]],["correct_data",[[58,2],[58,26]],[[58,14],[58,26]],["ecc_decode"],["variable","code_word_t"]]],[["ecc_pkg",["*"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/ecc_encode.sv",[[[[[["ecc_encode",[[21,0],[37,2]],[[21,7],[21,17]],[],["module"]],[77,9]],[[["DataWidth",[[23,2],[23,42]],[[23,26],[23,35]],["ecc_encode"],["parameter-port","unsigned"]],["data_t",[[25,2],[25,55]],[[25,17],[25,23]],["ecc_encode"],["parameter-port","#Unknown"]],["parity_t",[[26,2],[26,73]],[[26,17],[26,25]],["ecc_encode"],["parameter-port","#Unknown"]],["code_word_t",[[27,2],[27,69]],[[27,17],[27,28]],["ecc_encode"],["parameter-port","#Unknown"]],["encoded_data_t",[[28,2],[31,35]],[[28,17],[28,31]],["ecc_encode"],["parameter-port","#Unknown"]],["data_i",[[34,2],[34,30]],[[34,24],[34,30]],["ecc_encode"],["port","data_t"]],["data_o",[[36,2],[36,30]],[[36,24],[36,30]],["ecc_encode"],["port","encoded_data_t"]],["parity_code_word",[[39,2],[39,27]],[[39,11],[39,27]],["ecc_encode"],["variable","parity_t"]],["data",[[40,2],[40,18]],[[40,14],[40,18]],["ecc_encode"],["variable","code_word_t"]],["codeword",[[40,2],[40,28]],[[40,20],[40,28]],["ecc_encode"],["variable","data"]]],[["ecc_pkg",["*"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/ecc_pkg.sv",[[[[[["ecc_pkg",[[14,0],[14,16]],[[14,8],[14,15]],[],["package"]],[30,10]],[[],[],[[[["get_parity_width",[[17,2],[17,82]],[[17,34],[17,50]],["ecc_pkg"],["function"]],[22,12]],[[["data_width",[[17,52],[17,81]],[[17,71],[17,81]],["ecc_pkg","get_parity_width"],["port","unsigned"]],["cw_width",[[19,4],[19,29]],[[19,17],[19,25]],["ecc_pkg","get_parity_width"],["variable","unsigned"]]]]],[[["get_cw_width",[[25,2],[25,78]],[[25,34],[25,46]],["ecc_pkg"],["function"]],[28,12]],[[["data_width",[[25,48],[25,77]],[[25,67],[25,77]],["ecc_pkg","get_cw_width"],["port","unsigned"]]]]]]]]]],[],0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_detect.sv",[[[[[["edge_detect",[[13,0],[19,2]],[[13,7],[13,18]],[],["module"]],[31,9]],[[["clk_i",[[14,4],[14,22]],[[14,17],[14,22]],["edge_detect"],["port","logic"]],["rst_ni",[[15,4],[15,23]],[[15,17],[15,23]],["edge_detect"],["port","logic"]],["d_i",[[16,4],[16,20]],[[16,17],[16,20]],["edge_detect"],["port","logic"]],["re_o",[[17,4],[17,21]],[[17,17],[17,21]],["edge_detect"],["port","logic"]],["fe_o",[[18,4],[18,21]],[[18,17],[18,21]],["edge_detect"],["port","logic"]],["i_sync_wedge",[[21,4],[29,5]],[[21,15],[21,27]],["edge_detect"],["instance","sync_wedge"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_rx.sv",[[[[[["edge_propagator_rx",[[12,0],[18,2]],[[12,7],[12,25]],[],["module"]],[30,9]],[[["clk_i",[[13,4],[13,22]],[[13,17],[13,22]],["edge_propagator_rx"],["port","logic"]],["rstn_i",[[14,4],[14,23]],[[14,17],[14,23]],["edge_propagator_rx"],["port","logic"]],["valid_i",[[15,4],[15,24]],[[15,17],[15,24]],["edge_propagator_rx"],["port","logic"]],["ack_o",[[16,4],[16,22]],[[16,17],[16,22]],["edge_propagator_rx"],["port","logic"]],["valid_o",[[17,4],[17,24]],[[17,17],[17,24]],["edge_propagator_rx"],["port","logic"]],["i_sync_clkb",[[20,4],[28,5]],[[20,20],[20,31]],["edge_propagator_rx"],["instance","pulp_sync_wedge"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_tx.sv",[[[[[["edge_propagator_tx",[[12,0],[18,2]],[[12,7],[12,25]],[],["module"]],[39,9]],[[["clk_i",[[13,4],[13,22]],[[13,17],[13,22]],["edge_propagator_tx"],["port","logic"]],["rstn_i",[[14,4],[14,23]],[[14,17],[14,23]],["edge_propagator_tx"],["port","logic"]],["valid_i",[[15,4],[15,24]],[[15,17],[15,24]],["edge_propagator_tx"],["port","logic"]],["ack_i",[[16,4],[16,22]],[[16,17],[16,22]],["edge_propagator_tx"],["port","logic"]],["valid_o",[[17,4],[17,24]],[[17,17],[17,24]],["edge_propagator_tx"],["port","logic"]],["sync_a",[[20,4],[20,24]],[[20,18],[20,24]],["edge_propagator_tx"],["variable","logic"]],["r_input_reg",[[22,4],[22,24]],[[22,13],[22,24]],["edge_propagator_tx"],["variable","logic"]],["s_input_reg_next",[[23,4],[23,29]],[[23,13],[23,29]],["edge_propagator_tx"],["variable","logic"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_propagator.sv",[[[[[["edge_propagator",[[12,0],[19,2]],[[12,7],[12,22]],[],["module"]],[49,9]],[[["clk_tx_i",[[13,4],[13,25]],[[13,17],[13,25]],["edge_propagator"],["port","logic"]],["rstn_tx_i",[[14,4],[14,26]],[[14,17],[14,26]],["edge_propagator"],["port","logic"]],["edge_i",[[15,4],[15,23]],[[15,17],[15,23]],["edge_propagator"],["port","logic"]],["clk_rx_i",[[16,4],[16,25]],[[16,17],[16,25]],["edge_propagator"],["port","logic"]],["rstn_rx_i",[[17,4],[17,26]],[[17,17],[17,26]],["edge_propagator"],["port","logic"]],["edge_o",[[18,4],[18,23]],[[18,17],[18,23]],["edge_propagator"],["port","logic"]],["sync_a",[[21,4],[21,22]],[[21,16],[21,22]],["edge_propagator"],["variable","logic"]],["sync_b",[[22,4],[22,22]],[[22,16],[22,22]],["edge_propagator"],["variable","logic"]],["r_input_reg",[[24,4],[24,21]],[[24,10],[24,21]],["edge_propagator"],["variable","logic"]],["s_input_reg_next",[[25,4],[25,26]],[[25,10],[25,26]],["edge_propagator"],["variable","logic"]],["i_sync_clkb",[[39,4],[47,5]],[[39,20],[39,31]],["edge_propagator"],["instance","pulp_sync_wedge"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/exp_backoff.sv",[[[[[["exp_backoff",[[22,0],[36,2]],[[22,7],[22,18]],[],["module"]],[97,9]],[[["Seed",[[24,2],[24,40]],[[24,25],[24,29]],["exp_backoff"],["parameter-port","unsigned"]],["MaxExp",[[26,2],[26,36]],[[26,25],[26,31]],["exp_backoff"],["parameter-port","unsigned"]],["clk_i",[[28,2],[28,20]],[[28,15],[28,20]],["exp_backoff"],["port","logic"]],["rst_ni",[[29,2],[29,21]],[[29,15],[29,21]],["exp_backoff"],["port","logic"]],["set_i",[[31,2],[31,20]],[[31,15],[31,20]],["exp_backoff"],["port","logic"]],["clr_i",[[33,2],[33,20]],[[33,15],[33,20]],["exp_backoff"],["port","logic"]],["is_zero_o",[[35,2],[35,24]],[[35,15],[35,24]],["exp_backoff"],["port","logic"]],["WIDTH",[[39,2],[39,37]],[[39,26],[39,31]],["exp_backoff"],["localparam","unsigned"]],["lfsr_d",[[41,2],[41,26]],[[41,20],[41,26]],["exp_backoff"],["variable","logic"]],["lfsr_q",[[41,2],[41,34]],[[41,28],[41,34]],["exp_backoff"],["variable","lfsr_d"]],["cnt_d",[[41,2],[41,41]],[[41,36],[41,41]],["exp_backoff"],["variable","lfsr_q"]],["cnt_q",[[41,2],[41,48]],[[41,43],[41,48]],["exp_backoff"],["variable","cnt_d"]],["mask_d",[[41,2],[41,56]],[[41,50],[41,56]],["exp_backoff"],["variable","cnt_q"]],["mask_q",[[41,2],[41,64]],[[41,58],[41,64]],["exp_backoff"],["variable","mask_d"]],["lfsr",[[42,2],[42,12]],[[42,8],[42,12]],["exp_backoff"],["variable","logic"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fall_through_register.sv",[[[[[["fall_through_register",[[14,0],[29,2]],[[14,7],[14,28]],[],["module"]],[57,9]],[[["T",[[15,4],[15,28]],[[15,19],[15,20]],["fall_through_register"],["parameter-port","#Unknown"]],["clk_i",[[17,4],[17,25]],[[17,20],[17,25]],["fall_through_register"],["port","logic"]],["rst_ni",[[18,4],[18,26]],[[18,20],[18,26]],["fall_through_register"],["port","logic"]],["clr_i",[[19,4],[19,25]],[[19,20],[19,25]],["fall_through_register"],["port","logic"]],["testmode_i",[[20,4],[20,30]],[[20,20],[20,30]],["fall_through_register"],["port","logic"]],["valid_i",[[22,4],[22,27]],[[22,20],[22,27]],["fall_through_register"],["port","logic"]],["ready_o",[[23,4],[23,27]],[[23,20],[23,27]],["fall_through_register"],["port","logic"]],["data_i",[[24,4],[24,26]],[[24,20],[24,26]],["fall_through_register"],["port","T"]],["valid_o",[[26,4],[26,27]],[[26,20],[26,27]],["fall_through_register"],["port","logic"]],["ready_i",[[27,4],[27,27]],[[27,20],[27,27]],["fall_through_register"],["port","logic"]],["data_o",[[28,4],[28,26]],[[28,20],[28,26]],["fall_through_register"],["port","T"]],["fifo_empty",[[31,4],[31,22]],[[31,12],[31,22]],["fall_through_register"],["variable","logic"]],["fifo_full",[[31,4],[32,21]],[[32,12],[32,21]],["fall_through_register"],["variable","fifo_empty"]],["i_fifo",[[34,4],[52,5]],[[39,6],[39,12]],["fall_through_register"],["instance","fifo_v2"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv",[[],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv",[[[[[["gray_to_binary",[[14,0],[19,2]],[[14,7],[14,21]],[],["module"]],[22,9]],[[["N",[[15,4],[15,24]],[[15,18],[15,19]],["gray_to_binary"],["parameter-port","int"]],["A",[[17,4],[17,26]],[[17,25],[17,26]],["gray_to_binary"],["port","logic"]],["Z",[[18,4],[18,26]],[[18,25],[18,26]],["gray_to_binary"],["port","logic"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/id_queue.sv",[[[[[["id_queue",[[41,0],[69,2]],[[41,7],[41,15]],[],["module"]],[277,9]],[[["ID_WIDTH",[[42,4],[42,31]],[[42,18],[42,26]],["id_queue"],["parameter-port","int"]],["CAPACITY",[[43,4],[43,31]],[[43,18],[43,26]],["id_queue"],["parameter-port","int"]],["data_t",[[44,4],[44,35]],[[44,19],[44,25]],["id_queue"],["parameter-port","#Unknown"]],["id_t",[[46,4],[46,49]],[[46,20],[46,24]],["id_queue"],["parameter-port","#Unknown"]],["mask_t",[[47,4],[47,54]],[[47,20],[47,26]],["id_queue"],["parameter-port","#Unknown"]],["clk_i",[[49,4],[49,25]],[[49,20],[49,25]],["id_queue"],["port","logic"]],["rst_ni",[[50,4],[50,26]],[[50,20],[50,26]],["id_queue"],["port","logic"]],["inp_id_i",[[52,4],[52,28]],[[52,20],[52,28]],["id_queue"],["port","id_t"]],["inp_data_i",[[53,4],[53,30]],[[53,20],[53,30]],["id_queue"],["port","data_t"]],["inp_req_i",[[54,4],[54,29]],[[54,20],[54,29]],["id_queue"],["port","logic"]],["inp_gnt_o",[[55,4],[55,29]],[[55,20],[55,29]],["id_queue"],["port","logic"]],["exists_data_i",[[57,4],[57,33]],[[57,20],[57,33]],["id_queue"],["port","data_t"]],["exists_mask_i",[[58,4],[58,33]],[[58,20],[58,33]],["id_queue"],["port","mask_t"]],["exists_req_i",[[59,4],[59,32]],[[59,20],[59,32]],["id_queue"],["port","logic"]],["exists_o",[[60,4],[60,28]],[[60,20],[60,28]],["id_queue"],["port","logic"]],["exists_gnt_o",[[61,4],[61,32]],[[61,20],[61,32]],["id_queue"],["port","logic"]],["oup_id_i",[[63,4],[63,28]],[[63,20],[63,28]],["id_queue"],["port","id_t"]],["oup_pop_i",[[64,4],[64,29]],[[64,20],[64,29]],["id_queue"],["port","logic"]],["oup_req_i",[[65,4],[65,29]],[[65,20],[65,29]],["id_queue"],["port","logic"]],["oup_data_o",[[66,4],[66,30]],[[66,20],[66,30]],["id_queue"],["port","data_t"]],["oup_data_valid_o",[[67,4],[67,36]],[[67,20],[67,36]],["id_queue"],["port","logic"]],["oup_gnt_o",[[68,4],[68,29]],[[68,20],[68,29]],["id_queue"],["port","logic"]],["NIds",[[73,4],[73,38]],[[73,19],[73,23]],["id_queue"],["localparam","int"]],["HtCapacity",[[74,4],[74,69]],[[74,19],[74,29]],["id_queue"],["localparam","int"]],["HtIdxWidth",[[75,4],[75,82]],[[75,28],[75,38]],["id_queue"],["localparam","unsigned"]],["LdIdxWidth",[[76,4],[76,81]],[[76,28],[76,38]],["id_queue"],["localparam","unsigned"]],["ht_idx_t",[[79,4],[79,44]],[[79,35],[79,43]],["id_queue"],["typedef","logic"]],["ld_idx_t",[[82,4],[82,44]],[[82,35],[82,43]],["id_queue"],["typedef","logic"]],["head_tail_t",[[85,4],[90,18]],[[90,6],[90,17]],["id_queue"],["typedef","#AnonymousStructUnion1"]],["linked_data_t",[[93,4],[97,20]],[[97,6],[97,19]],["id_queue"],["typedef","#AnonymousStructUnion2"]],["head_tail_d",[[99,4],[99,46]],[[99,35],[99,46]],["id_queue"],["variable","head_tail_t"]],["head_tail_q",[[99,4],[99,62]],[[99,51],[99,62]],["id_queue"],["variable","head_tail_d"]],["linked_data_d",[[101,4],[101,49]],[[101,36],[101,49]],["id_queue"],["variable","linked_data_t"]],["linked_data_q",[[101,4],[101,65]],[[101,52],[101,65]],["id_queue"],["variable","linked_data_d"]],["full",[[103,4],[103,40]],[[103,36],[103,40]],["id_queue"],["variable","logic"]],["match_id_valid",[[103,4],[104,50]],[[104,36],[104,50]],["id_queue"],["variable","full"]],["no_id_match",[[103,4],[105,47]],[[105,36],[105,47]],["id_queue"],["variable","match_id_valid"]],["head_tail_free",[[107,4],[107,49]],[[107,35],[107,49]],["id_queue"],["variable","logic"]],["idx_matches_id",[[107,4],[108,50]],[[108,36],[108,50]],["id_queue"],["variable","head_tail_free"]],["exists_match",[[110,4],[110,48]],[[110,36],[110,48]],["id_queue"],["variable","logic"]],["linked_data_free",[[110,4],[111,52]],[[111,36],[111,52]],["id_queue"],["variable","exists_match"]],["match_id",[[113,4],[113,44]],[[113,36],[113,44]],["id_queue"],["variable","id_t"]],["head_tail_free_idx",[[115,4],[115,54]],[[115,36],[115,54]],["id_queue"],["variable","ht_idx_t"]],["match_idx",[[115,4],[116,45]],[[116,36],[116,45]],["id_queue"],["variable","head_tail_free_idx"]],["linked_data_free_idx",[[118,4],[118,56]],[[118,36],[118,56]],["id_queue"],["variable","ld_idx_t"]],["i_id_ohb",[[126,4],[131,5]],[[128,6],[128,14]],["id_queue"],["instance","onehot_to_bin"]],["i_ht_free_lzc",[[137,4],[144,5]],[[140,6],[140,19]],["id_queue"],["instance","lzc"]],["i_ld_free_lzc",[[150,4],[157,5]],[[153,6],[153,19]],["id_queue"],["instance","lzc"]],["exists_match_bits",[[218,8],[218,32]],[[218,15],[218,32]],["id_queue"],["variable","mask_t"]]],[],[[[["#AnonymousStructUnion1",[[85,12],[90,5]],[[85,12],[85,18]],["id_queue"],["struct"]],[90,4]],[[["id",[[86,8],[86,22]],[[86,20],[86,22]],["id_queue","#AnonymousStructUnion1"],["struct_union_member"]],["tail",[[87,8],[88,24]],[[88,20],[88,24]],["id_queue","#AnonymousStructUnion1"],["struct_union_member"]],["free",[[89,8],[89,24]],[[89,20],[89,24]],["id_queue","#AnonymousStructUnion1"],["struct_union_member"]]]]],[[["#AnonymousStructUnion2",[[93,12],[97,5]],[[93,12],[93,18]],["id_queue"],["struct"]],[97,4]],[[["data",[[94,8],[94,24]],[[94,20],[94,24]],["id_queue","#AnonymousStructUnion2"],["struct_union_member"]],["next",[[95,8],[95,24]],[[95,20],[95,24]],["id_queue","#AnonymousStructUnion2"],["struct_union_member"]],["free",[[96,8],[96,24]],[[96,20],[96,24]],["id_queue","#AnonymousStructUnion2"],["struct_union_member"]]]]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/isochronous_spill_register.sv",[[[[[["isochronous_spill_register",[[29,0],[55,2]],[[29,7],[29,33]],[],["module"]],[86,9]],[[["T",[[31,2],[31,31]],[[31,17],[31,18]],["isochronous_spill_register"],["parameter-port","#Unknown"]],["Bypass",[[33,2],[33,30]],[[33,17],[33,23]],["isochronous_spill_register"],["parameter-port","#Unknown"]],["src_clk_i",[[36,2],[36,24]],[[36,15],[36,24]],["isochronous_spill_register"],["port","logic"]],["src_rst_ni",[[38,2],[38,25]],[[38,15],[38,25]],["isochronous_spill_register"],["port","logic"]],["src_valid_i",[[40,2],[40,26]],[[40,15],[40,26]],["isochronous_spill_register"],["port","logic"]],["src_ready_o",[[42,2],[42,26]],[[42,15],[42,26]],["isochronous_spill_register"],["port","logic"]],["src_data_i",[[44,2],[44,25]],[[44,15],[44,25]],["isochronous_spill_register"],["port","T"]],["dst_clk_i",[[46,2],[46,24]],[[46,15],[46,24]],["isochronous_spill_register"],["port","logic"]],["dst_rst_ni",[[48,2],[48,25]],[[48,15],[48,25]],["isochronous_spill_register"],["port","logic"]],["dst_valid_o",[[50,2],[50,26]],[[50,15],[50,26]],["isochronous_spill_register"],["port","logic"]],["dst_ready_i",[[52,2],[52,26]],[[52,15],[52,26]],["isochronous_spill_register"],["port","logic"]],["dst_data_o",[[54,2],[54,25]],[[54,15],[54,25]],["isochronous_spill_register"],["port","T"]],["rd_pointer_q",[[68,4],[68,28]],[[68,16],[68,28]],["isochronous_spill_register"],["variable","logic"]],["wr_pointer_q",[[68,4],[68,42]],[[68,30],[68,42]],["isochronous_spill_register"],["variable","rd_pointer_q"]],["mem_d",[[74,4],[74,17]],[[74,12],[74,17]],["isochronous_spill_register"],["variable","T"]],["mem_q",[[74,4],[74,24]],[[74,19],[74,24]],["isochronous_spill_register"],["variable","mem_d"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include/common_cells/registers.svh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lfsr_16bit.sv",[[[[[["lfsr_16bit",[[20,0],[29,2]],[[20,7],[20,17]],[],["module"]],[67,9]],[[["SEED",[[21,4],[21,39]],[[21,27],[21,31]],["lfsr_16bit"],["parameter-port","logic"]],["WIDTH",[[22,4],[22,37]],[[22,27],[22,32]],["lfsr_16bit"],["parameter-port","unsigned"]],["clk_i",[[24,4],[24,43]],[[24,38],[24,43]],["lfsr_16bit"],["port","logic"]],["rst_ni",[[25,4],[25,44]],[[25,38],[25,44]],["lfsr_16bit"],["port","logic"]],["en_i",[[26,4],[26,42]],[[26,38],[26,42]],["lfsr_16bit"],["port","logic"]],["refill_way_oh",[[27,4],[27,51]],[[27,38],[27,51]],["lfsr_16bit"],["port","logic"]],["refill_way_bin",[[28,4],[28,52]],[[28,38],[28,52]],["lfsr_16bit"],["port","logic"]],["LogWidth",[[31,4],[31,53]],[[31,28],[31,36]],["lfsr_16bit"],["localparam","unsigned"]],["shift_d",[[33,4],[33,24]],[[33,17],[33,24]],["lfsr_16bit"],["variable","logic"]],["shift_q",[[33,4],[33,33]],[[33,26],[33,33]],["lfsr_16bit"],["variable","shift_d"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lfsr_8bit.sv",[[[[[["lfsr_8bit",[[16,0],[25,2]],[[16,7],[16,16]],[],["module"]],[60,9]],[[["SEED",[[17,2],[17,43]],[[17,31],[17,35]],["lfsr_8bit"],["parameter-port","logic"]],["WIDTH",[[18,2],[18,40]],[[18,31],[18,36]],["lfsr_8bit"],["parameter-port","unsigned"]],["clk_i",[[20,2],[20,40]],[[20,35],[20,40]],["lfsr_8bit"],["port","logic"]],["rst_ni",[[21,2],[21,41]],[[21,35],[21,41]],["lfsr_8bit"],["port","logic"]],["en_i",[[22,2],[22,39]],[[22,35],[22,39]],["lfsr_8bit"],["port","logic"]],["refill_way_oh",[[23,2],[23,48]],[[23,35],[23,48]],["lfsr_8bit"],["port","logic"]],["refill_way_bin",[[24,2],[24,49]],[[24,35],[24,49]],["lfsr_8bit"],["port","logic"]],["LogWidth",[[27,2],[27,51]],[[27,26],[27,34]],["lfsr_8bit"],["localparam","unsigned"]],["shift_d",[[29,2],[29,21]],[[29,14],[29,21]],["lfsr_8bit"],["variable","logic"]],["shift_q",[[29,2],[29,30]],[[29,23],[29,30]],["lfsr_8bit"],["variable","shift_d"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lfsr.sv",[[],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lzc.sv",[[[[[["lzc",[[24,0],[40,2]],[[24,7],[24,10]],[],["module"]],[111,14]],[[["WIDTH",[[26,2],[26,34]],[[26,25],[26,30]],["lzc"],["parameter-port","unsigned"]],["MODE",[[28,2],[28,37]],[[28,25],[28,29]],["lzc"],["parameter-port","bit"]],["CNT_WIDTH",[[32,2],[32,66]],[[32,25],[32,34]],["lzc"],["parameter-port","unsigned"]],["in_i",[[35,2],[35,35]],[[35,31],[35,35]],["lzc"],["port","logic"]],["cnt_o",[[37,2],[37,36]],[[37,31],[37,36]],["lzc"],["port","logic"]],["empty_o",[[39,2],[39,38]],[[39,31],[39,38]],["lzc"],["port","logic"]],["NumLevels",[[49,4],[49,54]],[[49,28],[49,37]],["lzc"],["localparam","unsigned"]],["index_lut",[[57,4],[57,46]],[[57,37],[57,46]],["lzc"],["variable","logic"]],["sel_nodes",[[58,4],[58,38]],[[58,29],[58,38]],["lzc"],["variable","logic"]],["index_nodes",[[59,4],[59,55]],[[59,44],[59,55]],["lzc"],["variable","logic"]],["in_tmp",[[61,4],[61,28]],[[61,22],[61,28]],["lzc"],["variable","logic"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/max_counter.sv",[[[[[["max_counter",[[12,0],[28,2]],[[12,7],[12,18]],[],["module"]],[76,9]],[[["WIDTH",[[13,4],[13,36]],[[13,27],[13,32]],["max_counter"],["parameter-port","unsigned"]],["clk_i",[[15,4],[15,34]],[[15,29],[15,34]],["max_counter"],["port","logic"]],["rst_ni",[[16,4],[16,35]],[[16,29],[16,35]],["max_counter"],["port","logic"]],["clear_i",[[17,4],[17,36]],[[17,29],[17,36]],["max_counter"],["port","logic"]],["clear_max_i",[[18,4],[18,40]],[[18,29],[18,40]],["max_counter"],["port","logic"]],["en_i",[[19,4],[19,33]],[[19,29],[19,33]],["max_counter"],["port","logic"]],["load_i",[[20,4],[20,35]],[[20,29],[20,35]],["max_counter"],["port","logic"]],["down_i",[[21,4],[21,35]],[[21,29],[21,35]],["max_counter"],["port","logic"]],["delta_i",[[22,4],[22,36]],[[22,29],[22,36]],["max_counter"],["port","logic"]],["d_i",[[23,4],[23,32]],[[23,29],[23,32]],["max_counter"],["port","logic"]],["q_o",[[24,4],[24,32]],[[24,29],[24,32]],["max_counter"],["port","logic"]],["max_o",[[25,4],[25,34]],[[25,29],[25,34]],["max_counter"],["port","logic"]],["overflow_o",[[26,4],[26,39]],[[26,29],[26,39]],["max_counter"],["port","logic"]],["overflow_max_o",[[27,4],[27,43]],[[27,29],[27,43]],["max_counter"],["port","logic"]],["max_d",[[29,4],[29,27]],[[29,22],[29,27]],["max_counter"],["variable","logic"]],["max_q",[[29,4],[29,34]],[[29,29],[29,34]],["max_counter"],["variable","max_d"]],["overflow_max_d",[[30,4],[30,24]],[[30,10],[30,24]],["max_counter"],["variable","logic"]],["overflow_max_q",[[30,4],[30,40]],[[30,26],[30,40]],["max_counter"],["variable","overflow_max_d"]],["i_counter",[[32,4],[46,5]],[[35,6],[35,15]],["max_counter"],["instance","delta_counter"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/mv_filter.sv",[[[[[["mv_filter",[[12,0],[22,2]],[[12,7],[12,16]],[],["module"]],[54,9]],[[["WIDTH",[[13,4],[13,40]],[[13,27],[13,32]],["mv_filter"],["parameter-port","unsigned"]],["THRESHOLD",[[14,4],[14,41]],[[14,27],[14,36]],["mv_filter"],["parameter-port","unsigned"]],["clk_i",[[16,4],[16,22]],[[16,17],[16,22]],["mv_filter"],["port","logic"]],["rst_ni",[[17,4],[17,23]],[[17,17],[17,23]],["mv_filter"],["port","logic"]],["sample_i",[[18,4],[18,25]],[[18,17],[18,25]],["mv_filter"],["port","logic"]],["clear_i",[[19,4],[19,24]],[[19,17],[19,24]],["mv_filter"],["port","logic"]],["d_i",[[20,4],[20,20]],[[20,17],[20,20]],["mv_filter"],["port","logic"]],["q_o",[[21,4],[21,20]],[[21,17],[21,20]],["mv_filter"],["port","logic"]],["counter_q",[[23,4],[23,31]],[[23,22],[23,31]],["mv_filter"],["variable","logic"]],["counter_d",[[23,4],[23,42]],[[23,33],[23,42]],["mv_filter"],["variable","counter_q"]],["d",[[24,4],[24,11]],[[24,10],[24,11]],["mv_filter"],["variable","logic"]],["q",[[24,4],[24,14]],[[24,13],[24,14]],["mv_filter"],["variable","d"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/onehot_to_bin.sv",[[[[[["onehot_to_bin",[[12,0],[19,2]],[[12,7],[12,20]],[],["module"]],[37,9]],[[["ONEHOT_WIDTH",[[13,4],[13,44]],[[13,27],[13,39]],["onehot_to_bin"],["parameter-port","unsigned"]],["BIN_WIDTH",[[15,4],[15,86]],[[15,27],[15,36]],["onehot_to_bin"],["parameter-port","unsigned"]],["onehot",[[17,4],[17,42]],[[17,36],[17,42]],["onehot_to_bin"],["port","logic"]],["bin",[[18,4],[18,39]],[[18,36],[18,39]],["onehot_to_bin"],["port","logic"]],["tmp_mask",[[22,8],[22,41]],[[22,33],[22,41]],["onehot_to_bin"],["variable","logic"]],["tmp_i",[[24,16],[24,43]],[[24,38],[24,43]],["onehot_to_bin"],["variable","logic"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/plru_tree.sv",[[[[[["plru_tree",[[16,0],[23,2]],[[16,7],[16,16]],[],["module"]],[119,9]],[[["ENTRIES",[[17,2],[17,37]],[[17,25],[17,32]],["plru_tree"],["parameter-port","unsigned"]],["clk_i",[[19,2],[19,34]],[[19,29],[19,34]],["plru_tree"],["port","logic"]],["rst_ni",[[20,2],[20,35]],[[20,29],[20,35]],["plru_tree"],["port","logic"]],["used_i",[[21,2],[21,35]],[[21,29],[21,35]],["plru_tree"],["port","logic"]],["plru_o",[[22,2],[22,35]],[[22,29],[22,35]],["plru_tree"],["port","logic"]],["LogEntries",[[25,4],[25,57]],[[25,28],[25,38]],["plru_tree"],["localparam","unsigned"]],["plru_tree_q",[[27,4],[27,41]],[[27,30],[27,41]],["plru_tree"],["variable","logic"]],["plru_tree_d",[[27,4],[27,54]],[[27,43],[27,54]],["plru_tree"],["variable","plru_tree_q"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/popcount.sv",[[[[[["popcount",[[18,0],[24,2]],[[18,7],[18,15]],[],["module"]],[59,19]],[[["INPUT_WIDTH",[[19,4],[19,44]],[[19,27],[19,38]],["popcount"],["parameter-port","unsigned"]],["PopcountWidth",[[20,4],[20,65]],[[20,28],[20,41]],["popcount"],["parameter-port","unsigned"]],["data_i",[[22,4],[22,44]],[[22,38],[22,44]],["popcount"],["port","logic"]],["popcount_o",[[23,4],[23,47]],[[23,37],[23,47]],["popcount"],["port","logic"]],["PaddedWidth",[[26,3],[26,66]],[[26,27],[26,38]],["popcount"],["localparam","unsigned"]],["padded_input",[[28,3],[28,49]],[[28,37],[28,49]],["popcount"],["variable","logic"]],["left_child_result",[[29,3],[29,54]],[[29,37],[29,54]],["popcount"],["variable","logic"]],["right_child_result",[[29,3],[29,74]],[[29,56],[29,74]],["popcount"],["variable","left_child_result"]],["left_child",[[45,5],[48,51]],[[46,9],[46,19]],["popcount"],["instance","popcount"]],["right_child",[[50,5],[53,53]],[[51,9],[51,20]],["popcount"],["instance","popcount"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv",[[],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rstgen_bypass.sv",[[[[[["rstgen_bypass",[[14,0],[23,2]],[[14,7],[14,20]],[],["module"]],[56,9]],[[["NumRegs",[[15,4],[15,38]],[[15,27],[15,34]],["rstgen_bypass"],["parameter-port","unsigned"]],["clk_i",[[17,4],[17,22]],[[17,17],[17,22]],["rstgen_bypass"],["port","logic"]],["rst_ni",[[18,4],[18,23]],[[18,17],[18,23]],["rstgen_bypass"],["port","logic"]],["rst_test_mode_ni",[[19,4],[19,33]],[[19,17],[19,33]],["rstgen_bypass"],["port","logic"]],["test_mode_i",[[20,4],[20,28]],[[20,17],[20,28]],["rstgen_bypass"],["port","logic"]],["rst_no",[[21,4],[21,23]],[[21,17],[21,23]],["rstgen_bypass"],["port","logic"]],["init_no",[[22,4],[22,24]],[[22,17],[22,24]],["rstgen_bypass"],["port","logic"]],["rst_n",[[26,4],[26,15]],[[26,10],[26,15]],["rstgen_bypass"],["variable","logic"]],["synch_regs_q",[[28,4],[28,36]],[[28,24],[28,36]],["rstgen_bypass"],["variable","logic"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rstgen.sv",[[[[[["rstgen",[[12,0],[18,2]],[[12,7],[12,13]],[],["module"]],[29,9]],[[["clk_i",[[13,4],[13,22]],[[13,17],[13,22]],["rstgen"],["port","logic"]],["rst_ni",[[14,4],[14,23]],[[14,17],[14,23]],["rstgen"],["port","logic"]],["test_mode_i",[[15,4],[15,28]],[[15,17],[15,28]],["rstgen"],["port","logic"]],["rst_no",[[16,4],[16,23]],[[16,17],[16,23]],["rstgen"],["port","logic"]],["init_no",[[17,4],[17,24]],[[17,17],[17,24]],["rstgen"],["port","logic"]],["i_rstgen_bypass",[[20,4],[27,5]],[[20,18],[20,33]],["rstgen"],["instance","rstgen_bypass"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/serial_deglitch.sv",[[[[[["serial_deglitch",[[14,0],[22,2]],[[14,7],[14,22]],[],["module"]],[49,9]],[[["SIZE",[[15,4],[15,35]],[[15,27],[15,31]],["serial_deglitch"],["parameter-port","unsigned"]],["clk_i",[[17,4],[17,22]],[[17,17],[17,22]],["serial_deglitch"],["port","logic"]],["rst_ni",[[18,4],[18,23]],[[18,17],[18,23]],["serial_deglitch"],["port","logic"]],["en_i",[[19,4],[19,21]],[[19,17],[19,21]],["serial_deglitch"],["port","logic"]],["d_i",[[20,4],[20,20]],[[20,17],[20,20]],["serial_deglitch"],["port","logic"]],["q_o",[[21,4],[21,20]],[[21,17],[21,20]],["serial_deglitch"],["port","logic"]],["count_q",[[23,4],[23,28]],[[23,21],[23,28]],["serial_deglitch"],["variable","logic"]],["q",[[24,4],[24,11]],[[24,10],[24,11]],["serial_deglitch"],["variable","logic"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/shift_reg.sv",[[[[[["shift_reg",[[15,0],[23,2]],[[15,7],[15,16]],[],["module"]],[52,9]],[[["dtype",[[16,4],[16,40]],[[16,19],[16,24]],["shift_reg"],["parameter-port","#Unknown"]],["Depth",[[17,4],[17,36]],[[17,27],[17,32]],["shift_reg"],["parameter-port","#Unknown"]],["clk_i",[[19,4],[19,22]],[[19,17],[19,22]],["shift_reg"],["port","logic"]],["rst_ni",[[20,4],[20,23]],[[20,17],[20,23]],["shift_reg"],["port","logic"]],["d_i",[[21,4],[21,20]],[[21,17],[21,20]],["shift_reg"],["port","dtype"]],["d_o",[[22,4],[22,20]],[[22,17],[22,20]],["shift_reg"],["port","dtype"]],["reg_d",[[39,8],[39,31]],[[39,26],[39,31]],["shift_reg"],["variable","dtype"]],["reg_q",[[39,8],[39,38]],[[39,33],[39,38]],["shift_reg"],["variable","reg_d"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv",[[[[[["spill_register",[[16,0],[28,2]],[[16,7],[16,21]],[],["module"]],[94,9]],[[["T",[[17,2],[17,31]],[[17,17],[17,18]],["spill_register"],["parameter-port","#Unknown"]],["Bypass",[[18,2],[18,30]],[[18,17],[18,23]],["spill_register"],["parameter-port","#Unknown"]],["clk_i",[[20,2],[20,20]],[[20,15],[20,20]],["spill_register"],["port","logic"]],["rst_ni",[[21,2],[21,21]],[[21,15],[21,21]],["spill_register"],["port","logic"]],["valid_i",[[22,2],[22,22]],[[22,15],[22,22]],["spill_register"],["port","logic"]],["ready_o",[[23,2],[23,22]],[[23,15],[23,22]],["spill_register"],["port","logic"]],["data_i",[[24,2],[24,21]],[[24,15],[24,21]],["spill_register"],["port","T"]],["valid_o",[[25,2],[25,22]],[[25,15],[25,22]],["spill_register"],["port","logic"]],["ready_i",[[26,2],[26,22]],[[26,15],[26,22]],["spill_register"],["port","logic"]],["data_o",[[27,2],[27,21]],[[27,15],[27,21]],["spill_register"],["port","T"]],["a_data_q",[[36,4],[36,14]],[[36,6],[36,14]],["spill_register"],["variable","T"]],["a_full_q",[[37,4],[37,18]],[[37,10],[37,18]],["spill_register"],["variable","logic"]],["a_fill",[[38,4],[38,16]],[[38,10],[38,16]],["spill_register"],["variable","logic"]],["a_drain",[[38,4],[38,25]],[[38,18],[38,25]],["spill_register"],["variable","a_fill"]],["a_en",[[39,4],[39,14]],[[39,10],[39,14]],["spill_register"],["variable","logic"]],["a_en_data",[[39,4],[39,25]],[[39,16],[39,25]],["spill_register"],["variable","a_en"]],["b_data_q",[[56,4],[56,14]],[[56,6],[56,14]],["spill_register"],["variable","T"]],["b_full_q",[[57,4],[57,18]],[[57,10],[57,18]],["spill_register"],["variable","logic"]],["b_fill",[[58,4],[58,16]],[[58,10],[58,16]],["spill_register"],["variable","logic"]],["b_drain",[[58,4],[58,25]],[[58,18],[58,25]],["spill_register"],["variable","b_fill"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter_flushable.sv",[[[[[["stream_arbiter_flushable",[[15,0],[31,2]],[[15,7],[15,31]],[],["module"]],[81,9]],[[["DATA_T",[[16,4],[16,38]],[[16,24],[16,30]],["stream_arbiter_flushable"],["parameter-port","#Unknown"]],["N_INP",[[17,4],[17,34]],[[17,24],[17,29]],["stream_arbiter_flushable"],["parameter-port","#Unknown"]],["ARBITER",[[18,4],[18,38]],[[18,24],[18,31]],["stream_arbiter_flushable"],["parameter-port","#Unknown"]],["clk_i",[[20,4],[20,35]],[[20,30],[20,35]],["stream_arbiter_flushable"],["port","logic"]],["rst_ni",[[21,4],[21,36]],[[21,30],[21,36]],["stream_arbiter_flushable"],["port","logic"]],["flush_i",[[22,4],[22,37]],[[22,30],[22,37]],["stream_arbiter_flushable"],["port","logic"]],["inp_data_i",[[24,4],[24,40]],[[24,30],[24,40]],["stream_arbiter_flushable"],["port","DATA_T"]],["inp_valid_i",[[25,4],[25,41]],[[25,30],[25,41]],["stream_arbiter_flushable"],["port","logic"]],["inp_ready_o",[[26,4],[26,41]],[[26,30],[26,41]],["stream_arbiter_flushable"],["port","logic"]],["oup_data_o",[[28,4],[28,40]],[[28,30],[28,40]],["stream_arbiter_flushable"],["port","DATA_T"]],["oup_valid_o",[[29,4],[29,41]],[[29,30],[29,41]],["stream_arbiter_flushable"],["port","logic"]],["oup_ready_i",[[30,4],[30,41]],[[30,30],[30,41]],["stream_arbiter_flushable"],["port","logic"]],["i_arbiter",[[55,4],[73,5]],[[61,6],[61,15]],["stream_arbiter_flushable"],["instance","rr_arb_tree"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter.sv",[[[[[["stream_arbiter",[[15,0],[30,2]],[[15,7],[15,21]],[],["module"]],[48,9]],[[["DATA_T",[[16,4],[16,38]],[[16,24],[16,30]],["stream_arbiter"],["parameter-port","#Unknown"]],["N_INP",[[17,4],[17,34]],[[17,24],[17,29]],["stream_arbiter"],["parameter-port","#Unknown"]],["ARBITER",[[18,4],[18,38]],[[18,24],[18,31]],["stream_arbiter"],["parameter-port","#Unknown"]],["clk_i",[[20,4],[20,35]],[[20,30],[20,35]],["stream_arbiter"],["port","logic"]],["rst_ni",[[21,4],[21,36]],[[21,30],[21,36]],["stream_arbiter"],["port","logic"]],["inp_data_i",[[23,4],[23,40]],[[23,30],[23,40]],["stream_arbiter"],["port","DATA_T"]],["inp_valid_i",[[24,4],[24,41]],[[24,30],[24,41]],["stream_arbiter"],["port","logic"]],["inp_ready_o",[[25,4],[25,41]],[[25,30],[25,41]],["stream_arbiter"],["port","logic"]],["oup_data_o",[[27,4],[27,40]],[[27,30],[27,40]],["stream_arbiter"],["port","DATA_T"]],["oup_valid_o",[[28,4],[28,41]],[[28,30],[28,41]],["stream_arbiter"],["port","logic"]],["oup_ready_i",[[29,4],[29,41]],[[29,30],[29,41]],["stream_arbiter"],["port","logic"]],["i_arb",[[32,2],[46,3]],[[36,4],[36,9]],["stream_arbiter"],["instance","stream_arbiter_flushable"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_delay.sv",[[[[[["stream_delay",[[13,0],[28,2]],[[13,7],[13,19]],[],["module"]],[131,9]],[[["StallRandom",[[14,4],[14,35]],[[14,20],[14,31]],["stream_delay"],["parameter-port","bit"]],["FixedDelay",[[15,4],[15,35]],[[15,20],[15,30]],["stream_delay"],["parameter-port","int"]],["payload_t",[[16,4],[16,38]],[[16,20],[16,29]],["stream_delay"],["parameter-port","#Unknown"]],["clk_i",[[18,4],[18,26]],[[18,21],[18,26]],["stream_delay"],["port","logic"]],["rst_ni",[[19,4],[19,27]],[[19,21],[19,27]],["stream_delay"],["port","logic"]],["payload_i",[[21,4],[21,30]],[[21,21],[21,30]],["stream_delay"],["port","payload_t"]],["ready_o",[[22,4],[22,28]],[[22,21],[22,28]],["stream_delay"],["port","logic"]],["valid_i",[[23,4],[23,28]],[[23,21],[23,28]],["stream_delay"],["port","logic"]],["payload_o",[[25,4],[25,30]],[[25,21],[25,30]],["stream_delay"],["port","payload_t"]],["ready_i",[[26,4],[26,28]],[[26,21],[26,28]],["stream_delay"],["port","logic"]],["valid_o",[[27,4],[27,28]],[[27,21],[27,28]],["stream_delay"],["port","logic"]],["CounterBits",[[36,8],[36,48]],[[36,32],[36,43]],["stream_delay"],["localparam","unsigned"]],["Idle",[[39,12],[39,16]],[[39,12],[39,16]],["stream_delay"],["enum_member","#AnonymousEnum2"]],["Valid",[[39,18],[39,23]],[[39,18],[39,23]],["stream_delay"],["enum_member","#AnonymousEnum2"]],["Ready",[[39,25],[39,30]],[[39,25],[39,30]],["stream_delay"],["enum_member","#AnonymousEnum2"]],["state_e",[[38,8],[40,18]],[[40,10],[40,17]],["stream_delay"],["typedef","#AnonymousEnum2"]],["state_d",[[42,8],[42,23]],[[42,16],[42,23]],["stream_delay"],["variable","state_e"]],["state_q",[[42,8],[42,32]],[[42,25],[42,32]],["stream_delay"],["variable","state_d"]],["load",[[44,8],[44,24]],[[44,20],[44,24]],["stream_delay"],["variable","logic"]],["count_out",[[45,8],[45,29]],[[45,20],[45,29]],["stream_delay"],["variable","logic"]],["en",[[46,8],[46,22]],[[46,20],[46,22]],["stream_delay"],["variable","logic"]],["counter_load",[[48,8],[48,44]],[[48,32],[48,44]],["stream_delay"],["variable","logic"]],["i_lfsr_16bit",[[95,12],[103,13]],[[97,14],[97,26]],["stream_delay"],["instance","lfsr_16bit"]],["i_counter",[[108,8],[120,9]],[[110,10],[110,19]],["stream_delay"],["instance","counter"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_demux.sv",[[[[[["stream_demux",[[14,0],[27,2]],[[14,7],[14,19]],[],["module"]],[35,9]],[[["N_OUP",[[16,2],[16,42]],[[16,25],[16,30]],["stream_demux"],["parameter-port","unsigned"]],["LOG_N_OUP",[[18,2],[18,86]],[[18,25],[18,34]],["stream_demux"],["parameter-port","unsigned"]],["inp_valid_i",[[20,2],[20,42]],[[20,31],[20,42]],["stream_demux"],["port","logic"]],["inp_ready_o",[[21,2],[21,42]],[[21,31],[21,42]],["stream_demux"],["port","logic"]],["oup_sel_i",[[23,2],[23,40]],[[23,31],[23,40]],["stream_demux"],["port","logic"]],["oup_valid_o",[[25,2],[25,42]],[[25,31],[25,42]],["stream_demux"],["port","logic"]],["oup_ready_i",[[26,2],[26,42]],[[26,31],[26,42]],["stream_demux"],["port","logic"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_fifo.sv",[[[[[["stream_fifo",[[12,0],[36,2]],[[12,7],[12,18]],[],["module"]],[65,9]],[[["FALL_THROUGH",[[14,4],[14,46]],[[14,27],[14,39]],["stream_fifo"],["parameter-port","bit"]],["DATA_WIDTH",[[16,4],[16,44]],[[16,27],[16,37]],["stream_fifo"],["parameter-port","unsigned"]],["DEPTH",[[18,4],[18,43]],[[18,27],[18,32]],["stream_fifo"],["parameter-port","unsigned"]],["T",[[19,4],[19,64]],[[19,27],[19,28]],["stream_fifo"],["parameter-port","#Unknown"]],["ADDR_DEPTH",[[21,4],[21,72]],[[21,27],[21,37]],["stream_fifo"],["parameter-port","#Unknown"]],["clk_i",[[23,4],[23,39]],[[23,34],[23,39]],["stream_fifo"],["port","logic"]],["rst_ni",[[24,4],[24,40]],[[24,34],[24,40]],["stream_fifo"],["port","logic"]],["flush_i",[[25,4],[25,41]],[[25,34],[25,41]],["stream_fifo"],["port","logic"]],["testmode_i",[[26,4],[26,44]],[[26,34],[26,44]],["stream_fifo"],["port","logic"]],["usage_o",[[27,4],[27,41]],[[27,34],[27,41]],["stream_fifo"],["port","logic"]],["data_i",[[29,4],[29,40]],[[29,34],[29,40]],["stream_fifo"],["port","T"]],["valid_i",[[30,4],[30,41]],[[30,34],[30,41]],["stream_fifo"],["port","logic"]],["ready_o",[[31,4],[31,41]],[[31,34],[31,41]],["stream_fifo"],["port","logic"]],["data_o",[[33,4],[33,40]],[[33,34],[33,40]],["stream_fifo"],["port","T"]],["valid_o",[[34,4],[34,41]],[[34,34],[34,41]],["stream_fifo"],["port","logic"]],["ready_i",[[35,4],[35,41]],[[35,34],[35,41]],["stream_fifo"],["port","logic"]],["push",[[38,4],[38,14]],[[38,10],[38,14]],["stream_fifo"],["variable","logic"]],["pop",[[38,4],[38,19]],[[38,16],[38,19]],["stream_fifo"],["variable","push"]],["empty",[[39,4],[39,15]],[[39,10],[39,15]],["stream_fifo"],["variable","logic"]],["full",[[39,4],[39,21]],[[39,17],[39,21]],["stream_fifo"],["variable","empty"]],["fifo_i",[[46,4],[63,5]],[[51,6],[51,12]],["stream_fifo"],["instance","fifo_v3"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_filter.sv",[[[[[["stream_filter",[[12,0],[20,2]],[[12,7],[12,20]],[],["module"]],[25,9]],[[["valid_i",[[13,4],[13,24]],[[13,17],[13,24]],["stream_filter"],["port","logic"]],["ready_o",[[14,4],[14,24]],[[14,17],[14,24]],["stream_filter"],["port","logic"]],["drop_i",[[16,4],[16,23]],[[16,17],[16,23]],["stream_filter"],["port","logic"]],["valid_o",[[18,4],[18,24]],[[18,17],[18,24]],["stream_filter"],["port","logic"]],["ready_i",[[19,4],[19,24]],[[19,17],[19,24]],["stream_filter"],["port","logic"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_fork_dynamic.sv",[[[[[["stream_fork_dynamic",[[21,0],[43,2]],[[21,7],[21,26]],[],["module"]],[94,9]],[[["N_OUP",[[23,2],[23,38]],[[23,25],[23,30]],["stream_fork_dynamic"],["parameter-port","unsigned"]],["clk_i",[[26,2],[26,32]],[[26,27],[26,32]],["stream_fork_dynamic"],["port","logic"]],["rst_ni",[[28,2],[28,33]],[[28,27],[28,33]],["stream_fork_dynamic"],["port","logic"]],["valid_i",[[30,2],[30,34]],[[30,27],[30,34]],["stream_fork_dynamic"],["port","logic"]],["ready_o",[[32,2],[32,34]],[[32,27],[32,34]],["stream_fork_dynamic"],["port","logic"]],["sel_i",[[34,2],[34,32]],[[34,27],[34,32]],["stream_fork_dynamic"],["port","logic"]],["sel_valid_i",[[36,2],[36,38]],[[36,27],[36,38]],["stream_fork_dynamic"],["port","logic"]],["sel_ready_o",[[38,2],[38,38]],[[38,27],[38,38]],["stream_fork_dynamic"],["port","logic"]],["valid_o",[[40,2],[40,34]],[[40,27],[40,34]],["stream_fork_dynamic"],["port","logic"]],["ready_i",[[42,2],[42,34]],[[42,27],[42,34]],["stream_fork_dynamic"],["port","logic"]],["int_inp_valid",[[45,2],[45,33]],[[45,20],[45,33]],["stream_fork_dynamic"],["variable","logic"]],["int_inp_ready",[[45,2],[45,49]],[[45,36],[45,49]],["stream_fork_dynamic"],["variable","int_inp_valid"]],["int_oup_valid",[[46,2],[46,33]],[[46,20],[46,33]],["stream_fork_dynamic"],["variable","logic"]],["int_oup_ready",[[46,2],[46,49]],[[46,36],[46,49]],["stream_fork_dynamic"],["variable","int_oup_valid"]],["i_fork",[[76,2],[85,3]],[[78,4],[78,10]],["stream_fork_dynamic"],["instance","stream_fork"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_fork.sv",[[[[[["stream_fork",[[18,0],[27,2]],[[18,7],[18,18]],[],["module"]],[132,9]],[[["N_OUP",[[19,4],[19,36]],[[19,27],[19,32]],["stream_fork"],["parameter-port","unsigned"]],["clk_i",[[21,4],[21,37]],[[21,32],[21,37]],["stream_fork"],["port","logic"]],["rst_ni",[[22,4],[22,38]],[[22,32],[22,38]],["stream_fork"],["port","logic"]],["valid_i",[[23,4],[23,39]],[[23,32],[23,39]],["stream_fork"],["port","logic"]],["ready_o",[[24,4],[24,39]],[[24,32],[24,39]],["stream_fork"],["port","logic"]],["valid_o",[[25,4],[25,39]],[[25,32],[25,39]],["stream_fork"],["port","logic"]],["ready_i",[[26,4],[26,39]],[[26,32],[26,39]],["stream_fork"],["port","logic"]],["READY",[[29,24],[29,29]],[[29,24],[29,29]],["stream_fork"],["enum_member","#AnonymousEnum3"]],["WAIT",[[29,31],[29,35]],[[29,31],[29,35]],["stream_fork"],["enum_member","#AnonymousEnum3"]],["state_t",[[29,4],[29,45]],[[29,37],[29,44]],["stream_fork"],["typedef","#AnonymousEnum3"]],["oup_ready",[[31,4],[31,33]],[[31,24],[31,33]],["stream_fork"],["variable","logic"]],["all_ones",[[31,4],[32,32]],[[32,24],[32,32]],["stream_fork"],["variable","oup_ready"]],["inp_state_d",[[34,4],[34,23]],[[34,12],[34,23]],["stream_fork"],["variable","state_t"]],["inp_state_q",[[34,4],[34,36]],[[34,25],[34,36]],["stream_fork"],["variable","inp_state_d"]],["oup_state_d",[[81,8],[81,27]],[[81,16],[81,27]],["stream_fork"],["variable","state_t"]],["oup_state_q",[[81,8],[81,40]],[[81,29],[81,40]],["stream_fork"],["variable","oup_state_d"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_intf.sv",[[],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_join.sv",[[[[[["stream_join",[[16,0],[28,2]],[[16,7],[16,18]],[],["module"]],[42,9]],[[["N_INP",[[18,2],[18,38]],[[18,25],[18,30]],["stream_join"],["parameter-port","unsigned"]],["inp_valid_i",[[21,2],[21,39]],[[21,28],[21,39]],["stream_join"],["port","logic"]],["inp_ready_o",[[23,2],[23,39]],[[23,28],[23,39]],["stream_join"],["port","logic"]],["oup_valid_o",[[25,2],[25,39]],[[25,28],[25,39]],["stream_join"],["port","logic"]],["oup_ready_i",[[27,2],[27,39]],[[27,28],[27,39]],["stream_join"],["port","logic"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_mux.sv",[[[[[["stream_mux",[[13,0],[28,2]],[[13,7],[13,17]],[],["module"]],[45,9]],[[["DATA_T",[[14,2],[14,31]],[[14,17],[14,23]],["stream_mux"],["parameter-port","#Unknown"]],["N_INP",[[15,2],[15,29]],[[15,20],[15,25]],["stream_mux"],["parameter-port","#Unknown"]],["LOG_N_INP",[[17,2],[17,45]],[[17,20],[17,29]],["stream_mux"],["parameter-port","#Unknown"]],["inp_data_i",[[19,2],[19,42]],[[19,32],[19,42]],["stream_mux"],["port","DATA_T"]],["inp_valid_i",[[20,2],[20,43]],[[20,32],[20,43]],["stream_mux"],["port","logic"]],["inp_ready_o",[[21,2],[21,43]],[[21,32],[21,43]],["stream_mux"],["port","logic"]],["inp_sel_i",[[23,2],[23,41]],[[23,32],[23,41]],["stream_mux"],["port","logic"]],["oup_data_o",[[25,2],[25,42]],[[25,32],[25,42]],["stream_mux"],["port","DATA_T"]],["oup_valid_o",[[26,2],[26,43]],[[26,32],[26,43]],["stream_mux"],["port","logic"]],["oup_ready_i",[[27,2],[27,43]],[[27,32],[27,43]],["stream_mux"],["port","logic"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_omega_net.sv",[[],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_register.sv",[[[[[["stream_register",[[13,0],[28,2]],[[13,7],[13,22]],[],["module"]],[56,9]],[[["T",[[14,4],[14,28]],[[14,19],[14,20]],["stream_register"],["parameter-port","#Unknown"]],["clk_i",[[16,4],[16,25]],[[16,20],[16,25]],["stream_register"],["port","logic"]],["rst_ni",[[17,4],[17,26]],[[17,20],[17,26]],["stream_register"],["port","logic"]],["clr_i",[[18,4],[18,25]],[[18,20],[18,25]],["stream_register"],["port","logic"]],["testmode_i",[[19,4],[19,30]],[[19,20],[19,30]],["stream_register"],["port","logic"]],["valid_i",[[21,4],[21,27]],[[21,20],[21,27]],["stream_register"],["port","logic"]],["ready_o",[[22,4],[22,27]],[[22,20],[22,27]],["stream_register"],["port","logic"]],["data_i",[[23,4],[23,26]],[[23,20],[23,26]],["stream_register"],["port","T"]],["valid_o",[[25,4],[25,27]],[[25,20],[25,27]],["stream_register"],["port","logic"]],["ready_i",[[26,4],[26,27]],[[26,20],[26,27]],["stream_register"],["port","logic"]],["data_o",[[27,4],[27,26]],[[27,20],[27,26]],["stream_register"],["port","T"]],["fifo_empty",[[30,4],[30,22]],[[30,12],[30,22]],["stream_register"],["variable","logic"]],["fifo_full",[[30,4],[31,21]],[[31,12],[31,21]],["stream_register"],["variable","fifo_empty"]],["i_fifo",[[33,4],[51,5]],[[38,6],[38,12]],["stream_register"],["instance","fifo_v2"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_to_mem.sv",[[],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_xbar.sv",[[],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sub_per_hash.sv",[[[[[["sub_per_hash",[[38,0],[49,2]],[[38,7],[38,19]],[],["module"]],[172,9]],[[["InpWidth",[[39,2],[39,44]],[[39,25],[39,33]],["sub_per_hash"],["parameter-port","unsigned"]],["HashWidth",[[40,2],[40,43]],[[40,25],[40,34]],["sub_per_hash"],["parameter-port","unsigned"]],["NoRounds",[[41,2],[41,43]],[[41,25],[41,33]],["sub_per_hash"],["parameter-port","unsigned"]],["PermuteKey",[[42,2],[42,51]],[[42,25],[42,35]],["sub_per_hash"],["parameter-port","unsigned"]],["XorKey",[[43,2],[43,49]],[[43,25],[43,31]],["sub_per_hash"],["parameter-port","unsigned"]],["data_i",[[46,2],[46,40]],[[46,34],[46,40]],["sub_per_hash"],["port","logic"]],["hash_o",[[47,2],[47,40]],[[47,34],[47,40]],["sub_per_hash"],["port","logic"]],["hash_onehot_o",[[48,2],[48,47]],[[48,34],[48,47]],["sub_per_hash"],["port","logic"]],["perm_lists_t",[[52,2],[52,57]],[[52,23],[52,35]],["sub_per_hash"],["typedef","unsigned"]],["PERMUTATIONS",[[53,2],[53,70]],[[53,26],[53,38]],["sub_per_hash"],["localparam","perm_lists_t"]],["xor_stages_t",[[57,2],[57,60]],[[57,23],[57,35]],["sub_per_hash"],["typedef","unsigned"]],["XorStages",[[58,2],[58,61]],[[58,26],[58,35]],["sub_per_hash"],["localparam","xor_stages_t"]],["permuted",[[61,2],[61,45]],[[61,37],[61,45]],["sub_per_hash"],["variable","logic"]],["xored",[[61,2],[61,52]],[[61,47],[61,52]],["sub_per_hash"],["variable","permuted"]],["xor_array",[[131,14],[140,26]],[[140,17],[140,26]],["sub_per_hash"],["variable","xor_stages_t"]],["A",[[141,4],[141,32]],[[141,21],[141,22]],["sub_per_hash"],["variable","unsigned"]],["C",[[142,4],[142,35]],[[142,21],[142,22]],["sub_per_hash"],["variable","unsigned"]],["M",[[143,4],[143,30]],[[143,21],[143,22]],["sub_per_hash"],["variable","unsigned"]],["index",[[144,4],[144,32]],[[144,21],[144,26]],["sub_per_hash"],["variable","unsigned"]],["advance",[[146,4],[146,32]],[[146,21],[146,28]],["sub_per_hash"],["variable","unsigned"]],["rand_number",[[147,4],[147,53]],[[147,21],[147,32]],["sub_per_hash"],["variable","unsigned"]],["xor_array",[[170,4],[170,20]],[[170,11],[170,20]],["sub_per_hash"],["variable","return"]]],[],[[[["get_permutations",[[94,2],[94,75]],[[94,34],[94,50]],["sub_per_hash"],["function"]],[131,12]],[[["seed",[[94,51],[94,74]],[[94,70],[94,74]],["sub_per_hash","get_permutations"],["port","unsigned"]],["indices",[[95,4],[95,24]],[[95,17],[95,24]],["sub_per_hash","get_permutations"],["variable","perm_lists_t"]],["perm_array",[[96,4],[96,27]],[[96,17],[96,27]],["sub_per_hash","get_permutations"],["variable","perm_lists_t"]],["A",[[97,4],[97,35]],[[97,21],[97,22]],["sub_per_hash","get_permutations"],["variable","unsigned"]],["C",[[98,4],[98,35]],[[98,21],[98,22]],["sub_per_hash","get_permutations"],["variable","unsigned"]],["M",[[99,4],[99,34]],[[99,21],[99,22]],["sub_per_hash","get_permutations"],["variable","unsigned"]],["index",[[100,4],[100,32]],[[100,21],[100,26]],["sub_per_hash","get_permutations"],["variable","unsigned"]],["advance",[[101,4],[101,32]],[[101,21],[101,28]],["sub_per_hash","get_permutations"],["variable","unsigned"]],["rand_number",[[102,4],[102,53]],[[102,21],[102,32]],["sub_per_hash","get_permutations"],["variable","unsigned"]]]]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync_wedge.sv",[[[[[["sync_wedge",[[12,0],[22,2]],[[12,7],[12,17]],[],["module"]],[55,9]],[[["STAGES",[[13,4],[13,37]],[[13,27],[13,33]],["sync_wedge"],["parameter-port","unsigned"]],["clk_i",[[15,4],[15,22]],[[15,17],[15,22]],["sync_wedge"],["port","logic"]],["rst_ni",[[16,4],[16,23]],[[16,17],[16,23]],["sync_wedge"],["port","logic"]],["en_i",[[17,4],[17,21]],[[17,17],[17,21]],["sync_wedge"],["port","logic"]],["serial_i",[[18,4],[18,25]],[[18,17],[18,25]],["sync_wedge"],["port","logic"]],["r_edge_o",[[19,4],[19,25]],[[19,17],[19,25]],["sync_wedge"],["port","logic"]],["f_edge_o",[[20,4],[20,25]],[[20,17],[20,25]],["sync_wedge"],["port","logic"]],["serial_o",[[21,4],[21,25]],[[21,17],[21,25]],["sync_wedge"],["port","logic"]],["clk",[[23,4],[23,13]],[[23,10],[23,13]],["sync_wedge"],["variable","logic"]],["serial",[[24,4],[24,16]],[[24,10],[24,16]],["sync_wedge"],["variable","logic"]],["serial_q",[[24,4],[24,26]],[[24,18],[24,26]],["sync_wedge"],["variable","serial"]],["i_sync",[[30,4],[37,5]],[[32,6],[32,12]],["sync_wedge"],["instance","sync"]],["i_pulp_clock_gating",[[39,4],[44,5]],[[39,22],[39,41]],["sync_wedge"],["instance","pulp_clock_gating"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv",[[[[[["sync",[[12,0],[19,2]],[[12,7],[12,11]],[],["module"]],[33,9]],[[["STAGES",[[13,4],[13,37]],[[13,27],[13,33]],["sync"],["parameter-port","unsigned"]],["clk_i",[[15,4],[15,22]],[[15,17],[15,22]],["sync"],["port","logic"]],["rst_ni",[[16,4],[16,23]],[[16,17],[16,23]],["sync"],["port","logic"]],["serial_i",[[17,4],[17,25]],[[17,17],[17,25]],["sync"],["port","logic"]],["serial_o",[[18,4],[18,25]],[[18,17],[18,25]],["sync"],["port","logic"]],["reg_q",[[21,3],[21,27]],[[21,22],[21,27]],["sync"],["variable","logic"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/unread.sv",[[[[[["unread",[[15,0],[17,2]],[[15,7],[15,13]],[],["module"]],[19,9]],[[["d_i",[[16,4],[16,19]],[[16,16],[16,19]],["unread"],["port","logic"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/verilog-arbiter_0-r3/src/arbiter.v",[[[[[["arbiter",[[29,0],[39,2]],[[29,7],[29,14]],[],["module"]],[137,6]],[[["NUM_PORTS",[[30,4],[31,17]],[[31,4],[31,13]],["arbiter"],["parameter-port","parameter"]],["SEL_WIDTH",[[32,4],[32,57]],[[32,4],[32,13]],["arbiter"],["parameter-port","NUM_PORTS"]],["clk",[[33,4],[33,35]],[[33,32],[33,35]],["arbiter"],["port","input"]],["rst",[[34,4],[34,35]],[[34,32],[34,35]],["arbiter"],["port","input"]],["request",[[35,4],[35,39]],[[35,32],[35,39]],["arbiter"],["port","input"]],["grant",[[36,4],[36,37]],[[36,32],[36,37]],["arbiter"],["port","reg"]],["select",[[37,4],[37,38]],[[37,32],[37,38]],["arbiter"],["port","reg"]],["active",[[38,4],[38,38]],[[38,32],[38,38]],["arbiter"],["port","reg"]],["WRAP_LENGTH",[[45,4],[45,41]],[[45,15],[45,26]],["arbiter"],["localparam"]],["yy",[[79,4],[79,30]],[[79,28],[79,30]],["arbiter"],["variable","integer"]],["next",[[81,4],[81,32]],[[81,28],[81,32]],["arbiter"],["variable","wire"]],["order",[[82,4],[82,33]],[[82,28],[82,33]],["arbiter"],["variable","wire"]],["token",[[84,4],[84,33]],[[84,28],[84,33]],["arbiter"],["variable","reg"]],["token_lookahead",[[85,4],[85,59]],[[85,28],[85,43]],["arbiter"],["variable","wire"]],["token_wrap",[[86,4],[86,38]],[[86,28],[86,38]],["arbiter"],["variable","wire"]],["xx",[[123,4],[123,13]],[[123,11],[123,13]],["arbiter"],["variable","genvar"]]],[],[[[["ff1",[[50,4],[52,5]],[[50,29],[50,32]],["arbiter"],["function"]],[67,14]],[[["in",[[51,8],[51,32]],[[51,30],[51,32]],["arbiter","ff1"],["port","input"]],["set",[[53,8],[53,19]],[[53,16],[53,19]],["arbiter","ff1"],["variable","reg"]],["i",[[54,8],[54,17]],[[54,16],[54,17]],["arbiter","ff1"],["variable","integer"]]]]]]]]],null,null,null,[["_arbiter_",[[26,18],[29,0]],[[26,26],[26,35]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/rvfpganexys.sv",[[[[[["rvfpganexys",[[24,0],[55,6]],[[24,7],[24,18]],[],["module"]],[270,9]],[[["bootrom_file",[[25,4],[25,45]],[[25,14],[25,26]],["rvfpganexys"],["parameter-port","parameter"]],["clk",[[26,4],[26,26]],[[26,23],[26,26]],["rvfpganexys"],["port","wire"]],["rstn",[[27,4],[27,27]],[[27,23],[27,27]],["rvfpganexys"],["port","wire"]],["ddram_a",[[28,4],[28,30]],[[28,23],[28,30]],["rvfpganexys"],["port","wire"]],["ddram_ba",[[29,4],[29,31]],[[29,23],[29,31]],["rvfpganexys"],["port","wire"]],["ddram_ras_n",[[30,4],[30,34]],[[30,23],[30,34]],["rvfpganexys"],["port","wire"]],["ddram_cas_n",[[31,4],[31,34]],[[31,23],[31,34]],["rvfpganexys"],["port","wire"]],["ddram_we_n",[[32,4],[32,33]],[[32,23],[32,33]],["rvfpganexys"],["port","wire"]],["ddram_cs_n",[[33,4],[33,33]],[[33,23],[33,33]],["rvfpganexys"],["port","wire"]],["ddram_dm",[[34,4],[34,31]],[[34,23],[34,31]],["rvfpganexys"],["port","wire"]],["ddram_dq",[[35,4],[35,31]],[[35,23],[35,31]],["rvfpganexys"],["port","wire"]],["ddram_dqs_p",[[36,4],[36,33]],[[36,22],[36,33]],["rvfpganexys"],["port","wire"]],["ddram_dqs_n",[[37,4],[37,33]],[[37,22],[37,33]],["rvfpganexys"],["port","wire"]],["ddram_clk_p",[[38,4],[38,34]],[[38,23],[38,34]],["rvfpganexys"],["port","wire"]],["ddram_clk_n",[[39,4],[39,34]],[[39,23],[39,34]],["rvfpganexys"],["port","wire"]],["ddram_cke",[[40,4],[40,32]],[[40,23],[40,32]],["rvfpganexys"],["port","wire"]],["ddram_odt",[[41,4],[41,32]],[[41,23],[41,32]],["rvfpganexys"],["port","wire"]],["o_flash_cs_n",[[42,4],[42,35]],[[42,23],[42,35]],["rvfpganexys"],["port","wire"]],["o_flash_mosi",[[43,4],[43,35]],[[43,23],[43,35]],["rvfpganexys"],["port","wire"]],["i_flash_miso",[[44,4],[44,35]],[[44,23],[44,35]],["rvfpganexys"],["port","wire"]],["i_uart_rx",[[45,4],[45,32]],[[45,23],[45,32]],["rvfpganexys"],["port","wire"]],["o_uart_tx",[[46,4],[46,32]],[[46,23],[46,32]],["rvfpganexys"],["port","wire"]],["i_sw",[[47,4],[47,27]],[[47,23],[47,27]],["rvfpganexys"],["port","wire"]],["o_led",[[48,4],[48,28]],[[48,23],[48,28]],["rvfpganexys"],["port","reg"]],["AN",[[49,4],[49,25]],[[49,23],[49,25]],["rvfpganexys"],["port","reg"]],["CA",[[50,4],[50,25]],[[50,23],[50,25]],["rvfpganexys"],["port","reg"]],["CB",[[50,27],[50,29]],[[50,27],[50,29]],["rvfpganexys"],["port","CA"]],["CC",[[50,31],[50,33]],[[50,31],[50,33]],["rvfpganexys"],["port","CB"]],["CD",[[50,35],[50,37]],[[50,35],[50,37]],["rvfpganexys"],["port","CC"]],["CE",[[50,39],[50,41]],[[50,39],[50,41]],["rvfpganexys"],["port","CD"]],["CF",[[50,43],[50,45]],[[50,43],[50,45]],["rvfpganexys"],["port","CE"]],["CG",[[50,47],[50,49]],[[50,47],[50,49]],["rvfpganexys"],["port","CF"]],["o_accel_cs_n",[[51,4],[51,35]],[[51,23],[51,35]],["rvfpganexys"],["port","wire"]],["o_accel_mosi",[[52,4],[52,35]],[[52,23],[52,35]],["rvfpganexys"],["port","wire"]],["i_accel_miso",[[53,4],[53,35]],[[53,23],[53,35]],["rvfpganexys"],["port","wire"]],["accel_sclk",[[54,4],[54,33]],[[54,23],[54,33]],["rvfpganexys"],["port","wire"]],["gpio_out",[[57,3],[57,31]],[[57,23],[57,31]],["rvfpganexys"],["variable","wire"]],["cpu_tx",[[59,3],[59,23]],[[59,17],[59,23]],["rvfpganexys"],["variable","wire"]],["litedram_tx",[[59,3],[59,35]],[[59,24],[59,35]],["rvfpganexys"],["variable","cpu_tx"]],["litedram_init_done",[[61,3],[61,35]],[[61,17],[61,35]],["rvfpganexys"],["variable","wire"]],["litedram_init_error",[[62,3],[62,36]],[[62,17],[62,36]],["rvfpganexys"],["variable","wire"]],["clk_core",[[64,3],[64,19]],[[64,11],[64,19]],["rvfpganexys"],["variable","wire"]],["rst_core",[[65,3],[65,19]],[[65,11],[65,19]],["rvfpganexys"],["variable","wire"]],["user_clk",[[66,3],[66,19]],[[66,11],[66,19]],["rvfpganexys"],["variable","wire"]],["user_rst",[[67,3],[67,19]],[[67,11],[67,19]],["rvfpganexys"],["variable","wire"]],["clk_gen",[[69,3],[73,29]],[[69,17],[69,24]],["rvfpganexys"],["instance","clk_gen_nexys"]],["mem",[[75,3],[75,32]],[[75,27],[75,30]],["rvfpganexys"],["instance","AXI_BUS"]],["cpu",[[76,3],[76,32]],[[76,27],[76,30]],["rvfpganexys"],["instance","AXI_BUS"]],["cdc",[[87,3],[99,24]],[[92,3],[92,6]],["rvfpganexys"],["instance","axi_cdc_intf"]],["ddr2",[[101,3],[155,32]],[[103,3],[103,7]],["rvfpganexys"],["instance","litedram_top"]],["dmi_reg_en",[[157,3],[157,25]],[[157,15],[157,25]],["rvfpganexys"],["variable","wire"]],["dmi_reg_addr",[[158,3],[158,27]],[[158,15],[158,27]],["rvfpganexys"],["variable","wire"]],["dmi_reg_wr_en",[[159,3],[159,28]],[[159,15],[159,28]],["rvfpganexys"],["variable","wire"]],["dmi_reg_wdata",[[160,3],[160,28]],[[160,15],[160,28]],["rvfpganexys"],["variable","wire"]],["dmi_reg_rdata",[[161,3],[161,28]],[[161,15],[161,28]],["rvfpganexys"],["variable","wire"]],["dmi_hard_reset",[[162,3],[162,29]],[[162,15],[162,29]],["rvfpganexys"],["variable","wire"]],["flash_sclk",[[163,3],[163,25]],[[163,15],[163,25]],["rvfpganexys"],["variable","wire"]],["STARTUPE2",[[165,3],[179,24]],[[165,13],[165,22]],["rvfpganexys"],["instance","STARTUPE2"]],["tap",[[181,3],[194,29]],[[181,13],[181,16]],["rvfpganexys"],["instance","bscan_tap"]],["swervolf",[[196,3],[261,37]],[[199,3],[199,11]],["rvfpganexys"],["instance","veerwolf_core"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/BootROM/dpram64.v",[[[[[["dpram64",[[23,0],[32,30]],[[23,7],[23,14]],[],["module"]],[65,9]],[[["SIZE",[[24,4],[24,20]],[[24,14],[24,18]],["dpram64"],["parameter-port","parameter"]],["mem_clear",[[25,4],[25,27]],[[25,14],[25,23]],["dpram64"],["parameter-port","parameter"]],["memfile",[[26,4],[26,26]],[[26,14],[26,21]],["dpram64"],["parameter-port","parameter"]],["clk",[[27,3],[27,17]],[[27,14],[27,17]],["dpram64"],["port","wire"]],["we",[[28,3],[28,25]],[[28,23],[28,25]],["dpram64"],["port","wire"]],["din",[[29,3],[29,27]],[[29,24],[29,27]],["dpram64"],["port","wire"]],["waddr",[[30,3],[30,38]],[[30,33],[30,38]],["dpram64"],["port","wire"]],["raddr",[[31,3],[31,38]],[[31,33],[31,38]],["dpram64"],["port","wire"]],["dout",[[32,3],[32,28]],[[32,24],[32,28]],["dpram64"],["port","reg"]],["AW",[[34,3],[34,32]],[[34,14],[34,16]],["dpram64"],["localparam"]],["mem",[[36,3],[36,34]],[[36,18],[36,21]],["dpram64"],["variable","reg"]],["i",[[38,3],[38,14]],[[38,13],[38,14]],["dpram64"],["variable","integer"]],["wadd",[[39,3],[39,37]],[[39,17],[39,21]],["dpram64"],["variable","wire"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/BootROM/sw/boot_main.vh",[[],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/BootROM/wb_mem_wrapper.v",[[[[[["wb_mem_wrapper",[[24,0],[38,39]],[[24,7],[24,21]],[],["module"]],[71,9]],[[["MEM_SIZE",[[25,4],[25,26]],[[25,14],[25,22]],["wb_mem_wrapper"],["parameter-port","parameter"]],["mem_clear",[[26,4],[26,27]],[[26,14],[26,23]],["wb_mem_wrapper"],["parameter-port","parameter"]],["INIT_FILE",[[27,4],[27,28]],[[27,14],[27,23]],["wb_mem_wrapper"],["parameter-port","parameter"]],["i_clk",[[29,3],[29,27]],[[29,22],[29,27]],["wb_mem_wrapper"],["port","wire"]],["i_rst",[[30,3],[30,27]],[[30,22],[30,27]],["wb_mem_wrapper"],["port","wire"]],["i_wb_adr",[[31,3],[31,45]],[[31,37],[31,45]],["wb_mem_wrapper"],["port","wire"]],["i_wb_dat",[[32,3],[32,36]],[[32,28],[32,36]],["wb_mem_wrapper"],["port","wire"]],["i_wb_sel",[[33,3],[33,35]],[[33,27],[33,35]],["wb_mem_wrapper"],["port","wire"]],["i_wb_we",[[34,3],[34,29]],[[34,22],[34,29]],["wb_mem_wrapper"],["port","wire"]],["i_wb_cyc",[[35,3],[35,30]],[[35,22],[35,30]],["wb_mem_wrapper"],["port","wire"]],["i_wb_stb",[[36,3],[36,30]],[[36,22],[36,30]],["wb_mem_wrapper"],["port","wire"]],["o_wb_ack",[[37,3],[37,30]],[[37,22],[37,30]],["wb_mem_wrapper"],["port","reg"]],["o_wb_rdt",[[38,3],[38,37]],[[38,29],[38,37]],["wb_mem_wrapper"],["port","wire"]],["mem_addr",[[40,3],[40,25]],[[40,17],[40,25]],["wb_mem_wrapper"],["variable","wire"]],["mem_wdata",[[41,3],[41,26]],[[41,17],[41,26]],["wb_mem_wrapper"],["variable","wire"]],["mem_rdata",[[42,3],[42,26]],[[42,17],[42,26]],["wb_mem_wrapper"],["variable","wire"]],["mem_we",[[44,3],[44,22]],[[44,16],[44,22]],["wb_mem_wrapper"],["variable","wire"]],["ram",[[59,3],[69,25]],[[63,3],[63,6]],["wb_mem_wrapper"],["instance","dpram64"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv",[[[[[["axi_intercon",[[3,0],[179,37]],[[3,7],[3,19]],[],["module"]],[473,9]],[[["clk_i",[[4,4],[4,28]],[[4,23],[4,28]],["axi_intercon"],["port","wire"]],["rst_ni",[[5,4],[5,29]],[[5,23],[5,29]],["axi_intercon"],["port","wire"]],["i_ifu_arid",[[6,4],[6,33]],[[6,23],[6,33]],["axi_intercon"],["port","wire"]],["i_ifu_araddr",[[7,4],[7,35]],[[7,23],[7,35]],["axi_intercon"],["port","wire"]],["i_ifu_arlen",[[8,4],[8,34]],[[8,23],[8,34]],["axi_intercon"],["port","wire"]],["i_ifu_arsize",[[9,4],[9,35]],[[9,23],[9,35]],["axi_intercon"],["port","wire"]],["i_ifu_arburst",[[10,4],[10,36]],[[10,23],[10,36]],["axi_intercon"],["port","wire"]],["i_ifu_arlock",[[11,4],[11,35]],[[11,23],[11,35]],["axi_intercon"],["port","wire"]],["i_ifu_arcache",[[12,4],[12,36]],[[12,23],[12,36]],["axi_intercon"],["port","wire"]],["i_ifu_arprot",[[13,4],[13,35]],[[13,23],[13,35]],["axi_intercon"],["port","wire"]],["i_ifu_arregion",[[14,4],[14,37]],[[14,23],[14,37]],["axi_intercon"],["port","wire"]],["i_ifu_arqos",[[15,4],[15,34]],[[15,23],[15,34]],["axi_intercon"],["port","wire"]],["i_ifu_arvalid",[[16,4],[16,36]],[[16,23],[16,36]],["axi_intercon"],["port","wire"]],["o_ifu_arready",[[17,4],[17,36]],[[17,23],[17,36]],["axi_intercon"],["port","wire"]],["o_ifu_rid",[[18,4],[18,32]],[[18,23],[18,32]],["axi_intercon"],["port","wire"]],["o_ifu_rdata",[[19,4],[19,34]],[[19,23],[19,34]],["axi_intercon"],["port","wire"]],["o_ifu_rresp",[[20,4],[20,34]],[[20,23],[20,34]],["axi_intercon"],["port","wire"]],["o_ifu_rlast",[[21,4],[21,34]],[[21,23],[21,34]],["axi_intercon"],["port","wire"]],["o_ifu_rvalid",[[22,4],[22,35]],[[22,23],[22,35]],["axi_intercon"],["port","wire"]],["i_ifu_rready",[[23,4],[23,35]],[[23,23],[23,35]],["axi_intercon"],["port","wire"]],["i_lsu_awid",[[24,4],[24,33]],[[24,23],[24,33]],["axi_intercon"],["port","wire"]],["i_lsu_awaddr",[[25,4],[25,35]],[[25,23],[25,35]],["axi_intercon"],["port","wire"]],["i_lsu_awlen",[[26,4],[26,34]],[[26,23],[26,34]],["axi_intercon"],["port","wire"]],["i_lsu_awsize",[[27,4],[27,35]],[[27,23],[27,35]],["axi_intercon"],["port","wire"]],["i_lsu_awburst",[[28,4],[28,36]],[[28,23],[28,36]],["axi_intercon"],["port","wire"]],["i_lsu_awlock",[[29,4],[29,35]],[[29,23],[29,35]],["axi_intercon"],["port","wire"]],["i_lsu_awcache",[[30,4],[30,36]],[[30,23],[30,36]],["axi_intercon"],["port","wire"]],["i_lsu_awprot",[[31,4],[31,35]],[[31,23],[31,35]],["axi_intercon"],["port","wire"]],["i_lsu_awregion",[[32,4],[32,37]],[[32,23],[32,37]],["axi_intercon"],["port","wire"]],["i_lsu_awqos",[[33,4],[33,34]],[[33,23],[33,34]],["axi_intercon"],["port","wire"]],["i_lsu_awvalid",[[34,4],[34,36]],[[34,23],[34,36]],["axi_intercon"],["port","wire"]],["o_lsu_awready",[[35,4],[35,36]],[[35,23],[35,36]],["axi_intercon"],["port","wire"]],["i_lsu_arid",[[36,4],[36,33]],[[36,23],[36,33]],["axi_intercon"],["port","wire"]],["i_lsu_araddr",[[37,4],[37,35]],[[37,23],[37,35]],["axi_intercon"],["port","wire"]],["i_lsu_arlen",[[38,4],[38,34]],[[38,23],[38,34]],["axi_intercon"],["port","wire"]],["i_lsu_arsize",[[39,4],[39,35]],[[39,23],[39,35]],["axi_intercon"],["port","wire"]],["i_lsu_arburst",[[40,4],[40,36]],[[40,23],[40,36]],["axi_intercon"],["port","wire"]],["i_lsu_arlock",[[41,4],[41,35]],[[41,23],[41,35]],["axi_intercon"],["port","wire"]],["i_lsu_arcache",[[42,4],[42,36]],[[42,23],[42,36]],["axi_intercon"],["port","wire"]],["i_lsu_arprot",[[43,4],[43,35]],[[43,23],[43,35]],["axi_intercon"],["port","wire"]],["i_lsu_arregion",[[44,4],[44,37]],[[44,23],[44,37]],["axi_intercon"],["port","wire"]],["i_lsu_arqos",[[45,4],[45,34]],[[45,23],[45,34]],["axi_intercon"],["port","wire"]],["i_lsu_arvalid",[[46,4],[46,36]],[[46,23],[46,36]],["axi_intercon"],["port","wire"]],["o_lsu_arready",[[47,4],[47,36]],[[47,23],[47,36]],["axi_intercon"],["port","wire"]],["i_lsu_wdata",[[48,4],[48,34]],[[48,23],[48,34]],["axi_intercon"],["port","wire"]],["i_lsu_wstrb",[[49,4],[49,34]],[[49,23],[49,34]],["axi_intercon"],["port","wire"]],["i_lsu_wlast",[[50,4],[50,34]],[[50,23],[50,34]],["axi_intercon"],["port","wire"]],["i_lsu_wvalid",[[51,4],[51,35]],[[51,23],[51,35]],["axi_intercon"],["port","wire"]],["o_lsu_wready",[[52,4],[52,35]],[[52,23],[52,35]],["axi_intercon"],["port","wire"]],["o_lsu_bid",[[53,4],[53,32]],[[53,23],[53,32]],["axi_intercon"],["port","wire"]],["o_lsu_bresp",[[54,4],[54,34]],[[54,23],[54,34]],["axi_intercon"],["port","wire"]],["o_lsu_bvalid",[[55,4],[55,35]],[[55,23],[55,35]],["axi_intercon"],["port","wire"]],["i_lsu_bready",[[56,4],[56,35]],[[56,23],[56,35]],["axi_intercon"],["port","wire"]],["o_lsu_rid",[[57,4],[57,32]],[[57,23],[57,32]],["axi_intercon"],["port","wire"]],["o_lsu_rdata",[[58,4],[58,34]],[[58,23],[58,34]],["axi_intercon"],["port","wire"]],["o_lsu_rresp",[[59,4],[59,34]],[[59,23],[59,34]],["axi_intercon"],["port","wire"]],["o_lsu_rlast",[[60,4],[60,34]],[[60,23],[60,34]],["axi_intercon"],["port","wire"]],["o_lsu_rvalid",[[61,4],[61,35]],[[61,23],[61,35]],["axi_intercon"],["port","wire"]],["i_lsu_rready",[[62,4],[62,35]],[[62,23],[62,35]],["axi_intercon"],["port","wire"]],["i_sb_awid",[[63,4],[63,32]],[[63,23],[63,32]],["axi_intercon"],["port","wire"]],["i_sb_awaddr",[[64,4],[64,34]],[[64,23],[64,34]],["axi_intercon"],["port","wire"]],["i_sb_awlen",[[65,4],[65,33]],[[65,23],[65,33]],["axi_intercon"],["port","wire"]],["i_sb_awsize",[[66,4],[66,34]],[[66,23],[66,34]],["axi_intercon"],["port","wire"]],["i_sb_awburst",[[67,4],[67,35]],[[67,23],[67,35]],["axi_intercon"],["port","wire"]],["i_sb_awlock",[[68,4],[68,34]],[[68,23],[68,34]],["axi_intercon"],["port","wire"]],["i_sb_awcache",[[69,4],[69,35]],[[69,23],[69,35]],["axi_intercon"],["port","wire"]],["i_sb_awprot",[[70,4],[70,34]],[[70,23],[70,34]],["axi_intercon"],["port","wire"]],["i_sb_awregion",[[71,4],[71,36]],[[71,23],[71,36]],["axi_intercon"],["port","wire"]],["i_sb_awqos",[[72,4],[72,33]],[[72,23],[72,33]],["axi_intercon"],["port","wire"]],["i_sb_awvalid",[[73,4],[73,35]],[[73,23],[73,35]],["axi_intercon"],["port","wire"]],["o_sb_awready",[[74,4],[74,35]],[[74,23],[74,35]],["axi_intercon"],["port","wire"]],["i_sb_arid",[[75,4],[75,32]],[[75,23],[75,32]],["axi_intercon"],["port","wire"]],["i_sb_araddr",[[76,4],[76,34]],[[76,23],[76,34]],["axi_intercon"],["port","wire"]],["i_sb_arlen",[[77,4],[77,33]],[[77,23],[77,33]],["axi_intercon"],["port","wire"]],["i_sb_arsize",[[78,4],[78,34]],[[78,23],[78,34]],["axi_intercon"],["port","wire"]],["i_sb_arburst",[[79,4],[79,35]],[[79,23],[79,35]],["axi_intercon"],["port","wire"]],["i_sb_arlock",[[80,4],[80,34]],[[80,23],[80,34]],["axi_intercon"],["port","wire"]],["i_sb_arcache",[[81,4],[81,35]],[[81,23],[81,35]],["axi_intercon"],["port","wire"]],["i_sb_arprot",[[82,4],[82,34]],[[82,23],[82,34]],["axi_intercon"],["port","wire"]],["i_sb_arregion",[[83,4],[83,36]],[[83,23],[83,36]],["axi_intercon"],["port","wire"]],["i_sb_arqos",[[84,4],[84,33]],[[84,23],[84,33]],["axi_intercon"],["port","wire"]],["i_sb_arvalid",[[85,4],[85,35]],[[85,23],[85,35]],["axi_intercon"],["port","wire"]],["o_sb_arready",[[86,4],[86,35]],[[86,23],[86,35]],["axi_intercon"],["port","wire"]],["i_sb_wdata",[[87,4],[87,33]],[[87,23],[87,33]],["axi_intercon"],["port","wire"]],["i_sb_wstrb",[[88,4],[88,33]],[[88,23],[88,33]],["axi_intercon"],["port","wire"]],["i_sb_wlast",[[89,4],[89,33]],[[89,23],[89,33]],["axi_intercon"],["port","wire"]],["i_sb_wvalid",[[90,4],[90,34]],[[90,23],[90,34]],["axi_intercon"],["port","wire"]],["o_sb_wready",[[91,4],[91,34]],[[91,23],[91,34]],["axi_intercon"],["port","wire"]],["o_sb_bid",[[92,4],[92,31]],[[92,23],[92,31]],["axi_intercon"],["port","wire"]],["o_sb_bresp",[[93,4],[93,33]],[[93,23],[93,33]],["axi_intercon"],["port","wire"]],["o_sb_bvalid",[[94,4],[94,34]],[[94,23],[94,34]],["axi_intercon"],["port","wire"]],["i_sb_bready",[[95,4],[95,34]],[[95,23],[95,34]],["axi_intercon"],["port","wire"]],["o_sb_rid",[[96,4],[96,31]],[[96,23],[96,31]],["axi_intercon"],["port","wire"]],["o_sb_rdata",[[97,4],[97,33]],[[97,23],[97,33]],["axi_intercon"],["port","wire"]],["o_sb_rresp",[[98,4],[98,33]],[[98,23],[98,33]],["axi_intercon"],["port","wire"]],["o_sb_rlast",[[99,4],[99,33]],[[99,23],[99,33]],["axi_intercon"],["port","wire"]],["o_sb_rvalid",[[100,4],[100,34]],[[100,23],[100,34]],["axi_intercon"],["port","wire"]],["i_sb_rready",[[101,4],[101,34]],[[101,23],[101,34]],["axi_intercon"],["port","wire"]],["o_io_awid",[[102,4],[102,32]],[[102,23],[102,32]],["axi_intercon"],["port","wire"]],["o_io_awaddr",[[103,4],[103,34]],[[103,23],[103,34]],["axi_intercon"],["port","wire"]],["o_io_awlen",[[104,4],[104,33]],[[104,23],[104,33]],["axi_intercon"],["port","wire"]],["o_io_awsize",[[105,4],[105,34]],[[105,23],[105,34]],["axi_intercon"],["port","wire"]],["o_io_awburst",[[106,4],[106,35]],[[106,23],[106,35]],["axi_intercon"],["port","wire"]],["o_io_awlock",[[107,4],[107,34]],[[107,23],[107,34]],["axi_intercon"],["port","wire"]],["o_io_awcache",[[108,4],[108,35]],[[108,23],[108,35]],["axi_intercon"],["port","wire"]],["o_io_awprot",[[109,4],[109,34]],[[109,23],[109,34]],["axi_intercon"],["port","wire"]],["o_io_awregion",[[110,4],[110,36]],[[110,23],[110,36]],["axi_intercon"],["port","wire"]],["o_io_awqos",[[111,4],[111,33]],[[111,23],[111,33]],["axi_intercon"],["port","wire"]],["o_io_awvalid",[[112,4],[112,35]],[[112,23],[112,35]],["axi_intercon"],["port","wire"]],["i_io_awready",[[113,4],[113,35]],[[113,23],[113,35]],["axi_intercon"],["port","wire"]],["o_io_arid",[[114,4],[114,32]],[[114,23],[114,32]],["axi_intercon"],["port","wire"]],["o_io_araddr",[[115,4],[115,34]],[[115,23],[115,34]],["axi_intercon"],["port","wire"]],["o_io_arlen",[[116,4],[116,33]],[[116,23],[116,33]],["axi_intercon"],["port","wire"]],["o_io_arsize",[[117,4],[117,34]],[[117,23],[117,34]],["axi_intercon"],["port","wire"]],["o_io_arburst",[[118,4],[118,35]],[[118,23],[118,35]],["axi_intercon"],["port","wire"]],["o_io_arlock",[[119,4],[119,34]],[[119,23],[119,34]],["axi_intercon"],["port","wire"]],["o_io_arcache",[[120,4],[120,35]],[[120,23],[120,35]],["axi_intercon"],["port","wire"]],["o_io_arprot",[[121,4],[121,34]],[[121,23],[121,34]],["axi_intercon"],["port","wire"]],["o_io_arregion",[[122,4],[122,36]],[[122,23],[122,36]],["axi_intercon"],["port","wire"]],["o_io_arqos",[[123,4],[123,33]],[[123,23],[123,33]],["axi_intercon"],["port","wire"]],["o_io_arvalid",[[124,4],[124,35]],[[124,23],[124,35]],["axi_intercon"],["port","wire"]],["i_io_arready",[[125,4],[125,35]],[[125,23],[125,35]],["axi_intercon"],["port","wire"]],["o_io_wdata",[[126,4],[126,33]],[[126,23],[126,33]],["axi_intercon"],["port","wire"]],["o_io_wstrb",[[127,4],[127,33]],[[127,23],[127,33]],["axi_intercon"],["port","wire"]],["o_io_wlast",[[128,4],[128,33]],[[128,23],[128,33]],["axi_intercon"],["port","wire"]],["o_io_wvalid",[[129,4],[129,34]],[[129,23],[129,34]],["axi_intercon"],["port","wire"]],["i_io_wready",[[130,4],[130,34]],[[130,23],[130,34]],["axi_intercon"],["port","wire"]],["i_io_bid",[[131,4],[131,31]],[[131,23],[131,31]],["axi_intercon"],["port","wire"]],["i_io_bresp",[[132,4],[132,33]],[[132,23],[132,33]],["axi_intercon"],["port","wire"]],["i_io_bvalid",[[133,4],[133,34]],[[133,23],[133,34]],["axi_intercon"],["port","wire"]],["o_io_bready",[[134,4],[134,34]],[[134,23],[134,34]],["axi_intercon"],["port","wire"]],["i_io_rid",[[135,4],[135,31]],[[135,23],[135,31]],["axi_intercon"],["port","wire"]],["i_io_rdata",[[136,4],[136,33]],[[136,23],[136,33]],["axi_intercon"],["port","wire"]],["i_io_rresp",[[137,4],[137,33]],[[137,23],[137,33]],["axi_intercon"],["port","wire"]],["i_io_rlast",[[138,4],[138,33]],[[138,23],[138,33]],["axi_intercon"],["port","wire"]],["i_io_rvalid",[[139,4],[139,34]],[[139,23],[139,34]],["axi_intercon"],["port","wire"]],["o_io_rready",[[140,4],[140,34]],[[140,23],[140,34]],["axi_intercon"],["port","wire"]],["o_ram_awid",[[141,4],[141,33]],[[141,23],[141,33]],["axi_intercon"],["port","wire"]],["o_ram_awaddr",[[142,4],[142,35]],[[142,23],[142,35]],["axi_intercon"],["port","wire"]],["o_ram_awlen",[[143,4],[143,34]],[[143,23],[143,34]],["axi_intercon"],["port","wire"]],["o_ram_awsize",[[144,4],[144,35]],[[144,23],[144,35]],["axi_intercon"],["port","wire"]],["o_ram_awburst",[[145,4],[145,36]],[[145,23],[145,36]],["axi_intercon"],["port","wire"]],["o_ram_awlock",[[146,4],[146,35]],[[146,23],[146,35]],["axi_intercon"],["port","wire"]],["o_ram_awcache",[[147,4],[147,36]],[[147,23],[147,36]],["axi_intercon"],["port","wire"]],["o_ram_awprot",[[148,4],[148,35]],[[148,23],[148,35]],["axi_intercon"],["port","wire"]],["o_ram_awregion",[[149,4],[149,37]],[[149,23],[149,37]],["axi_intercon"],["port","wire"]],["o_ram_awqos",[[150,4],[150,34]],[[150,23],[150,34]],["axi_intercon"],["port","wire"]],["o_ram_awvalid",[[151,4],[151,36]],[[151,23],[151,36]],["axi_intercon"],["port","wire"]],["i_ram_awready",[[152,4],[152,36]],[[152,23],[152,36]],["axi_intercon"],["port","wire"]],["o_ram_arid",[[153,4],[153,33]],[[153,23],[153,33]],["axi_intercon"],["port","wire"]],["o_ram_araddr",[[154,4],[154,35]],[[154,23],[154,35]],["axi_intercon"],["port","wire"]],["o_ram_arlen",[[155,4],[155,34]],[[155,23],[155,34]],["axi_intercon"],["port","wire"]],["o_ram_arsize",[[156,4],[156,35]],[[156,23],[156,35]],["axi_intercon"],["port","wire"]],["o_ram_arburst",[[157,4],[157,36]],[[157,23],[157,36]],["axi_intercon"],["port","wire"]],["o_ram_arlock",[[158,4],[158,35]],[[158,23],[158,35]],["axi_intercon"],["port","wire"]],["o_ram_arcache",[[159,4],[159,36]],[[159,23],[159,36]],["axi_intercon"],["port","wire"]],["o_ram_arprot",[[160,4],[160,35]],[[160,23],[160,35]],["axi_intercon"],["port","wire"]],["o_ram_arregion",[[161,4],[161,37]],[[161,23],[161,37]],["axi_intercon"],["port","wire"]],["o_ram_arqos",[[162,4],[162,34]],[[162,23],[162,34]],["axi_intercon"],["port","wire"]],["o_ram_arvalid",[[163,4],[163,36]],[[163,23],[163,36]],["axi_intercon"],["port","wire"]],["i_ram_arready",[[164,4],[164,36]],[[164,23],[164,36]],["axi_intercon"],["port","wire"]],["o_ram_wdata",[[165,4],[165,34]],[[165,23],[165,34]],["axi_intercon"],["port","wire"]],["o_ram_wstrb",[[166,4],[166,34]],[[166,23],[166,34]],["axi_intercon"],["port","wire"]],["o_ram_wlast",[[167,4],[167,34]],[[167,23],[167,34]],["axi_intercon"],["port","wire"]],["o_ram_wvalid",[[168,4],[168,35]],[[168,23],[168,35]],["axi_intercon"],["port","wire"]],["i_ram_wready",[[169,4],[169,35]],[[169,23],[169,35]],["axi_intercon"],["port","wire"]],["i_ram_bid",[[170,4],[170,32]],[[170,23],[170,32]],["axi_intercon"],["port","wire"]],["i_ram_bresp",[[171,4],[171,34]],[[171,23],[171,34]],["axi_intercon"],["port","wire"]],["i_ram_bvalid",[[172,4],[172,35]],[[172,23],[172,35]],["axi_intercon"],["port","wire"]],["o_ram_bready",[[173,4],[173,35]],[[173,23],[173,35]],["axi_intercon"],["port","wire"]],["i_ram_rid",[[174,4],[174,32]],[[174,23],[174,32]],["axi_intercon"],["port","wire"]],["i_ram_rdata",[[175,4],[175,34]],[[175,23],[175,34]],["axi_intercon"],["port","wire"]],["i_ram_rresp",[[176,4],[176,34]],[[176,23],[176,34]],["axi_intercon"],["port","wire"]],["i_ram_rlast",[[177,4],[177,34]],[[177,23],[177,34]],["axi_intercon"],["port","wire"]],["i_ram_rvalid",[[178,4],[178,35]],[[178,23],[178,35]],["axi_intercon"],["port","wire"]],["o_ram_rready",[[179,4],[179,35]],[[179,23],[179,35]],["axi_intercon"],["port","wire"]],["NoMasters",[[182,2],[182,46]],[[182,26],[182,35]],["axi_intercon"],["localparam","unsigned"]],["NoSlaves",[[183,2],[183,46]],[[183,26],[183,34]],["axi_intercon"],["localparam","unsigned"]],["AxiIdWidthMasters",[[186,2],[186,53]],[[186,26],[186,43]],["axi_intercon"],["localparam","unsigned"]],["AxiIdUsed",[[187,2],[187,53]],[[187,26],[187,35]],["axi_intercon"],["localparam","unsigned"]],["AxiIdWidthSlaves",[[188,2],[188,85]],[[188,26],[188,42]],["axi_intercon"],["localparam","unsigned"]],["AxiAddrWidth",[[189,2],[189,54]],[[189,26],[189,38]],["axi_intercon"],["localparam","unsigned"]],["AxiDataWidth",[[190,2],[190,54]],[[190,26],[190,38]],["axi_intercon"],["localparam","unsigned"]],["AxiStrbWidth",[[191,2],[191,64]],[[191,26],[191,38]],["axi_intercon"],["localparam","unsigned"]],["AxiUserWidth",[[192,2],[192,49]],[[192,26],[192,38]],["axi_intercon"],["localparam","unsigned"]],["xbar_cfg",[[193,2],[206,4]],[[193,33],[193,41]],["axi_intercon"],["localparam","axi_pkg::xbar_cfg_t"]],["id_mst_t",[[208,2],[208,49]],[[208,40],[208,48]],["axi_intercon"],["typedef","logic"]],["id_slv_t",[[209,2],[209,49]],[[209,40],[209,48]],["axi_intercon"],["typedef","logic"]],["addr_t",[[210,2],[210,47]],[[210,40],[210,46]],["axi_intercon"],["typedef","logic"]],["rule_t",[[211,2],[211,47]],[[211,40],[211,46]],["axi_intercon"],["typedef","axi_pkg::xbar_rule_32_t"]],["data_t",[[212,2],[212,47]],[[212,40],[212,46]],["axi_intercon"],["typedef","logic"]],["strb_t",[[213,2],[213,47]],[[213,40],[213,46]],["axi_intercon"],["typedef","logic"]],["user_t",[[214,2],[214,47]],[[214,40],[214,46]],["axi_intercon"],["typedef","logic"]],["AddrMap",[[232,2],[234,69]],[[232,26],[232,33]],["axi_intercon"],["localparam","rule_t"]],["masters_req",[[235,3],[235,31]],[[235,20],[235,31]],["axi_intercon"],["variable","slv_req_t"]],["masters_resp",[[236,3],[236,32]],[[236,20],[236,32]],["axi_intercon"],["variable","slv_resp_t"]],["slaves_req",[[237,3],[237,30]],[[237,20],[237,30]],["axi_intercon"],["variable","mst_req_t"]],["slaves_resp",[[238,3],[238,31]],[[238,20],[238,31]],["axi_intercon"],["variable","mst_resp_t"]],["axi_xbar",[[444,0],[471,32]],[[461,1],[461,9]],["axi_intercon"],["instance","axi_xbar"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[null,[],null,null,[["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/assign.svh",[[null,[],null,null,[["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/assign.svh",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["AXI_ASSIGN_SVH_",[[17,0],[19,0]],[[17,8],[17,23]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_AW",[[32,0],[47,0]],[[32,8],[32,21]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_W",[[47,0],[54,0]],[[47,8],[47,20]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_B",[[54,0],[60,0]],[[54,8],[54,20]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_AR",[[60,0],[74,0]],[[60,8],[60,21]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_R",[[74,0],[82,0]],[[74,8],[74,20]],["source.systemverilog"],["macro"]],["AXI_ASSIGN",[[82,0],[88,0]],[[82,8],[82,18]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_MONITOR",[[99,0],[145,0]],[[99,8],[99,26]],["source.systemverilog"],["macro"]],["AXI_FROM_AW",[[152,0],[165,0]],[[152,8],[152,19]],["source.systemverilog"],["macro"]],["AXI_FROM_W",[[165,0],[170,0]],[[165,8],[165,18]],["source.systemverilog"],["macro"]],["AXI_FROM_B",[[170,0],[174,0]],[[170,8],[170,18]],["source.systemverilog"],["macro"]],["AXI_FROM_AR",[[174,0],[186,0]],[[174,8],[174,19]],["source.systemverilog"],["macro"]],["AXI_FROM_R",[[186,0],[192,0]],[[186,8],[186,18]],["source.systemverilog"],["macro"]],["AXI_FROM_REQ",[[192,0],[201,0]],[[192,8],[192,20]],["source.systemverilog"],["macro"]],["AXI_FROM_RESP",[[201,0],[209,0]],[[201,8],[201,21]],["source.systemverilog"],["macro"]],["AXI_SET_FROM_AW",[[228,0],[229,0]],[[228,8],[228,23]],["source.systemverilog"],["macro"]],["AXI_SET_FROM_W",[[229,0],[230,0]],[[229,8],[229,22]],["source.systemverilog"],["macro"]],["AXI_SET_FROM_B",[[230,0],[231,0]],[[230,8],[230,22]],["source.systemverilog"],["macro"]],["AXI_SET_FROM_AR",[[231,0],[232,0]],[[231,8],[231,23]],["source.systemverilog"],["macro"]],["AXI_SET_FROM_R",[[232,0],[233,0]],[[232,8],[232,22]],["source.systemverilog"],["macro"]],["AXI_SET_FROM_REQ",[[233,0],[234,0]],[[233,8],[233,24]],["source.systemverilog"],["macro"]],["AXI_SET_FROM_RESP",[[234,0],[235,0]],[[234,8],[234,25]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_FROM_AW",[[252,0],[253,0]],[[252,8],[252,26]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_FROM_W",[[253,0],[254,0]],[[253,8],[253,25]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_FROM_B",[[254,0],[255,0]],[[254,8],[254,25]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_FROM_AR",[[255,0],[256,0]],[[255,8],[255,26]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_FROM_R",[[256,0],[257,0]],[[256,8],[256,25]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_FROM_REQ",[[257,0],[258,0]],[[257,8],[257,27]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_FROM_RESP",[[258,0],[259,0]],[[258,8],[258,28]],["source.systemverilog"],["macro"]],["AXI_TO_AW",[[266,0],[281,0]],[[266,8],[266,17]],["source.systemverilog"],["macro"]],["AXI_TO_W",[[281,0],[288,0]],[[281,8],[281,16]],["source.systemverilog"],["macro"]],["AXI_TO_B",[[288,0],[294,0]],[[288,8],[288,16]],["source.systemverilog"],["macro"]],["AXI_TO_AR",[[294,0],[308,0]],[[294,8],[294,17]],["source.systemverilog"],["macro"]],["AXI_TO_R",[[308,0],[316,0]],[[308,8],[308,16]],["source.systemverilog"],["macro"]],["AXI_TO_REQ",[[316,0],[325,0]],[[316,8],[316,18]],["source.systemverilog"],["macro"]],["AXI_TO_RESP",[[325,0],[333,0]],[[325,8],[325,19]],["source.systemverilog"],["macro"]],["AXI_SET_TO_AW",[[353,0],[354,0]],[[353,8],[353,21]],["source.systemverilog"],["macro"]],["AXI_SET_TO_W",[[354,0],[355,0]],[[354,8],[354,20]],["source.systemverilog"],["macro"]],["AXI_SET_TO_B",[[355,0],[356,0]],[[355,8],[355,20]],["source.systemverilog"],["macro"]],["AXI_SET_TO_AR",[[356,0],[357,0]],[[356,8],[356,21]],["source.systemverilog"],["macro"]],["AXI_SET_TO_R",[[357,0],[358,0]],[[357,8],[357,20]],["source.systemverilog"],["macro"]],["AXI_SET_TO_REQ",[[358,0],[359,0]],[[358,8],[358,22]],["source.systemverilog"],["macro"]],["AXI_SET_TO_RESP",[[359,0],[360,0]],[[359,8],[359,23]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_TO_AW",[[378,0],[379,0]],[[378,8],[378,24]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_TO_W",[[379,0],[380,0]],[[379,8],[379,23]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_TO_B",[[380,0],[381,0]],[[380,8],[380,23]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_TO_AR",[[381,0],[382,0]],[[381,8],[381,24]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_TO_R",[[382,0],[383,0]],[[382,8],[382,23]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_TO_REQ",[[383,0],[384,0]],[[383,8],[383,25]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_TO_RESP",[[384,0],[385,0]],[[384,8],[384,26]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_AW",[[401,0],[406,0]],[[401,8],[401,26]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_W",[[406,0],[411,0]],[[406,8],[406,25]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_B",[[411,0],[415,0]],[[411,8],[411,25]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_AR",[[415,0],[420,0]],[[415,8],[415,26]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_R",[[420,0],[425,0]],[[420,8],[420,25]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN",[[425,0],[431,0]],[[425,8],[425,23]],["source.systemverilog"],["macro"]],["AXI_LITE_FROM_AW",[[438,0],[441,0]],[[438,8],[438,24]],["source.systemverilog"],["macro"]],["AXI_LITE_FROM_W",[[441,0],[444,0]],[[441,8],[441,23]],["source.systemverilog"],["macro"]],["AXI_LITE_FROM_B",[[444,0],[446,0]],[[444,8],[444,23]],["source.systemverilog"],["macro"]],["AXI_LITE_FROM_AR",[[446,0],[449,0]],[[446,8],[446,24]],["source.systemverilog"],["macro"]],["AXI_LITE_FROM_R",[[449,0],[452,0]],[[449,8],[449,23]],["source.systemverilog"],["macro"]],["AXI_LITE_FROM_REQ",[[452,0],[461,0]],[[452,8],[452,25]],["source.systemverilog"],["macro"]],["AXI_LITE_FROM_RESP",[[461,0],[469,0]],[[461,8],[461,26]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_FROM_AW",[[488,0],[489,0]],[[488,8],[488,28]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_FROM_W",[[489,0],[490,0]],[[489,8],[489,27]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_FROM_B",[[490,0],[491,0]],[[490,8],[490,27]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_FROM_AR",[[491,0],[492,0]],[[491,8],[491,28]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_FROM_R",[[492,0],[493,0]],[[492,8],[492,27]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_FROM_REQ",[[493,0],[494,0]],[[493,8],[493,29]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_FROM_RESP",[[494,0],[495,0]],[[494,8],[494,30]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_FROM_AW",[[512,0],[513,0]],[[512,8],[512,31]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_FROM_W",[[513,0],[514,0]],[[513,8],[513,30]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_FROM_B",[[514,0],[515,0]],[[514,8],[514,30]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_FROM_AR",[[515,0],[516,0]],[[515,8],[515,31]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_FROM_R",[[516,0],[517,0]],[[516,8],[516,30]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_FROM_REQ",[[517,0],[518,0]],[[517,8],[517,32]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_FROM_RESP",[[518,0],[519,0]],[[518,8],[518,33]],["source.systemverilog"],["macro"]],["AXI_LITE_TO_AW",[[526,0],[531,2]],[[526,8],[526,22]],["source.systemverilog"],["macro"]],["AXI_LITE_TO_W",[[532,0],[537,0]],[[532,8],[532,21]],["source.systemverilog"],["macro"]],["AXI_LITE_TO_B",[[537,0],[541,0]],[[537,8],[537,21]],["source.systemverilog"],["macro"]],["AXI_LITE_TO_AR",[[541,0],[546,0]],[[541,8],[541,22]],["source.systemverilog"],["macro"]],["AXI_LITE_TO_R",[[546,0],[551,0]],[[546,8],[546,21]],["source.systemverilog"],["macro"]],["AXI_LITE_TO_REQ",[[551,0],[560,0]],[[551,8],[551,23]],["source.systemverilog"],["macro"]],["AXI_LITE_TO_RESP",[[560,0],[568,0]],[[560,8],[560,24]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_TO_AW",[[588,0],[589,0]],[[588,8],[588,26]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_TO_W",[[589,0],[590,0]],[[589,8],[589,25]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_TO_B",[[590,0],[591,0]],[[590,8],[590,25]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_TO_AR",[[591,0],[592,0]],[[591,8],[591,26]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_TO_R",[[592,0],[593,0]],[[592,8],[592,25]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_TO_REQ",[[593,0],[594,0]],[[593,8],[593,27]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_TO_RESP",[[594,0],[595,0]],[[594,8],[594,28]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_TO_AW",[[613,0],[614,0]],[[613,8],[613,29]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_TO_W",[[614,0],[615,0]],[[614,8],[614,28]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_TO_B",[[615,0],[616,0]],[[615,8],[615,28]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_TO_AR",[[616,0],[617,0]],[[616,8],[616,29]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_TO_R",[[617,0],[618,0]],[[617,8],[617,28]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_TO_REQ",[[618,0],[619,0]],[[618,8],[618,30]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_TO_RESP",[[619,0],[620,0]],[[619,8],[619,31]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh",[[null,[],null,null,[["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["AXI_TYPEDEF_SVH_",[[17,0],[19,0]],[[17,8],[17,24]],["source.systemverilog"],["macro"]],["AXI_TYPEDEF_AW_CHAN_T",[[30,0],[45,0]],[[30,8],[30,29]],["source.systemverilog"],["macro"]],["AXI_TYPEDEF_W_CHAN_T",[[45,0],[52,0]],[[45,8],[45,28]],["source.systemverilog"],["macro"]],["AXI_TYPEDEF_B_CHAN_T",[[52,0],[58,0]],[[52,8],[52,28]],["source.systemverilog"],["macro"]],["AXI_TYPEDEF_AR_CHAN_T",[[58,0],[72,0]],[[58,8],[58,29]],["source.systemverilog"],["macro"]],["AXI_TYPEDEF_R_CHAN_T",[[72,0],[80,0]],[[72,8],[72,28]],["source.systemverilog"],["macro"]],["AXI_TYPEDEF_REQ_T",[[80,0],[91,0]],[[80,8],[80,25]],["source.systemverilog"],["macro"]],["AXI_TYPEDEF_RESP_T",[[91,0],[101,0]],[[91,8],[91,26]],["source.systemverilog"],["macro"]],["AXI_LITE_TYPEDEF_AW_CHAN_T",[[115,0],[120,0]],[[115,8],[115,34]],["source.systemverilog"],["macro"]],["AXI_LITE_TYPEDEF_W_CHAN_T",[[120,0],[125,0]],[[120,8],[120,33]],["source.systemverilog"],["macro"]],["AXI_LITE_TYPEDEF_B_CHAN_T",[[125,0],[129,0]],[[125,8],[125,33]],["source.systemverilog"],["macro"]],["AXI_LITE_TYPEDEF_AR_CHAN_T",[[129,0],[134,0]],[[129,8],[129,34]],["source.systemverilog"],["macro"]],["AXI_LITE_TYPEDEF_R_CHAN_T",[[134,0],[139,0]],[[134,8],[134,33]],["source.systemverilog"],["macro"]],["AXI_LITE_TYPEDEF_REQ_T",[[139,0],[150,0]],[[139,8],[139,30]],["source.systemverilog"],["macro"]],["AXI_LITE_TYPEDEF_RESP_T",[[150,0],[160,0]],[[150,8],[150,31]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_atop_filter.sv",[[[[[["axi_atop_filter",[[35,0],[57,2]],[[35,7],[35,22]],[],["module"]],[368,0]],[[["AxiIdWidth",[[37,2],[37,39]],[[37,25],[37,35]],["axi_atop_filter"],["parameter-port","unsigned"]],["AxiMaxWriteTxns",[[39,2],[39,44]],[[39,25],[39,40]],["axi_atop_filter"],["parameter-port","unsigned"]],["req_t",[[41,2],[41,31]],[[41,17],[41,22]],["axi_atop_filter"],["parameter-port","#Unknown"]],["resp_t",[[43,2],[43,31]],[[43,17],[43,23]],["axi_atop_filter"],["parameter-port","#Unknown"]],["clk_i",[[46,2],[46,21]],[[46,16],[46,21]],["axi_atop_filter"],["port","logic"]],["rst_ni",[[48,2],[48,22]],[[48,16],[48,22]],["axi_atop_filter"],["port","logic"]],["slv_req_i",[[50,2],[50,25]],[[50,16],[50,25]],["axi_atop_filter"],["port","req_t"]],["slv_resp_o",[[52,2],[52,26]],[[52,16],[52,26]],["axi_atop_filter"],["port","resp_t"]],["mst_req_o",[[54,2],[54,25]],[[54,16],[54,25]],["axi_atop_filter"],["port","req_t"]],["mst_resp_i",[[56,2],[56,26]],[[56,16],[56,26]],["axi_atop_filter"],["port","resp_t"]],["COUNTER_WIDTH",[[60,2],[60,97]],[[60,26],[60,39]],["axi_atop_filter"],["localparam","unsigned"]],["cnt_t",[[61,2],[64,10]],[[64,4],[64,9]],["axi_atop_filter"],["typedef","#AnonymousStructUnion5"]],["w_cnt_d",[[65,2],[65,17]],[[65,10],[65,17]],["axi_atop_filter"],["variable","cnt_t"]],["w_cnt_q",[[65,2],[65,26]],[[65,19],[65,26]],["axi_atop_filter"],["variable","w_cnt_d"]],["W_FEEDTHROUGH",[[68,4],[68,17]],[[68,4],[68,17]],["axi_atop_filter"],["enum_member","#AnonymousEnum4"]],["BLOCK_AW",[[68,19],[68,27]],[[68,19],[68,27]],["axi_atop_filter"],["enum_member","#AnonymousEnum4"]],["ABSORB_W",[[68,29],[68,37]],[[68,29],[68,37]],["axi_atop_filter"],["enum_member","#AnonymousEnum4"]],["HOLD_B",[[68,39],[68,45]],[[68,39],[68,45]],["axi_atop_filter"],["enum_member","#AnonymousEnum4"]],["INJECT_B",[[68,47],[68,55]],[[68,47],[68,55]],["axi_atop_filter"],["enum_member","#AnonymousEnum4"]],["WAIT_R",[[68,57],[68,63]],[[68,57],[68,63]],["axi_atop_filter"],["enum_member","#AnonymousEnum4"]],["w_state_e",[[67,2],[69,14]],[[69,4],[69,13]],["axi_atop_filter"],["typedef","#AnonymousEnum4"]],["w_state_d",[[70,2],[70,23]],[[70,14],[70,23]],["axi_atop_filter"],["variable","w_state_e"]],["w_state_q",[[70,2],[70,34]],[[70,25],[70,34]],["axi_atop_filter"],["variable","w_state_d"]],["R_FEEDTHROUGH",[[72,29],[72,42]],[[72,29],[72,42]],["axi_atop_filter"],["enum_member","#AnonymousEnum5"]],["INJECT_R",[[72,44],[72,52]],[[72,44],[72,52]],["axi_atop_filter"],["enum_member","#AnonymousEnum5"]],["R_HOLD",[[72,54],[72,60]],[[72,54],[72,60]],["axi_atop_filter"],["enum_member","#AnonymousEnum5"]],["r_state_e",[[72,2],[72,73]],[[72,63],[72,72]],["axi_atop_filter"],["typedef","#AnonymousEnum5"]],["r_state_d",[[73,2],[73,23]],[[73,14],[73,23]],["axi_atop_filter"],["variable","r_state_e"]],["r_state_q",[[73,2],[73,34]],[[73,25],[73,34]],["axi_atop_filter"],["variable","r_state_d"]],["id_t",[[75,2],[75,38]],[[75,33],[75,37]],["axi_atop_filter"],["typedef","logic"]],["id_d",[[76,2],[76,12]],[[76,8],[76,12]],["axi_atop_filter"],["variable","id_t"]],["id_q",[[76,2],[76,18]],[[76,14],[76,18]],["axi_atop_filter"],["variable","id_d"]],["len_t",[[78,2],[78,28]],[[78,22],[78,27]],["axi_atop_filter"],["typedef","logic"]],["r_beats_d",[[79,2],[79,19]],[[79,10],[79,19]],["axi_atop_filter"],["variable","len_t"]],["r_beats_q",[[79,2],[79,31]],[[79,22],[79,31]],["axi_atop_filter"],["variable","r_beats_d"]],["r_resp_cmd_t",[[81,2],[83,17]],[[83,4],[83,16]],["axi_atop_filter"],["typedef","#AnonymousStructUnion6"]],["r_resp_cmd_push",[[84,2],[84,31]],[[84,16],[84,31]],["axi_atop_filter"],["variable","r_resp_cmd_t"]],["r_resp_cmd_pop",[[84,2],[84,47]],[[84,33],[84,47]],["axi_atop_filter"],["variable","r_resp_cmd_push"]],["aw_without_complete_w_downstream",[[86,2],[86,40]],[[86,8],[86,40]],["axi_atop_filter"],["variable","logic"]],["complete_w_without_aw_downstream",[[86,2],[87,40]],[[87,8],[87,40]],["axi_atop_filter"],["variable","aw_without_complete_w_downstream"]],["r_resp_cmd_push_valid",[[86,2],[88,29]],[[88,8],[88,29]],["axi_atop_filter"],["variable","complete_w_without_aw_downstream"]],["r_resp_cmd_push_ready",[[86,2],[88,53]],[[88,32],[88,53]],["axi_atop_filter"],["variable","r_resp_cmd_push_valid"]],["r_resp_cmd_pop_valid",[[86,2],[89,28]],[[89,8],[89,28]],["axi_atop_filter"],["variable","r_resp_cmd_push_ready"]],["r_resp_cmd_pop_ready",[[86,2],[89,52]],[[89,32],[89,52]],["axi_atop_filter"],["variable","r_resp_cmd_pop_valid"]],["r_resp_cmd",[[342,2],[355,3]],[[344,4],[344,14]],["axi_atop_filter"],["instance","stream_register"]]],[],[[[["#AnonymousStructUnion5",[[61,10],[64,3]],[[61,10],[61,16]],["axi_atop_filter"],["struct"]],[64,2]],[[["underflow",[[62,4],[62,39]],[[62,30],[62,39]],["axi_atop_filter","#AnonymousStructUnion5"],["struct_union_member"]],["cnt",[[63,4],[63,33]],[[63,30],[63,33]],["axi_atop_filter","#AnonymousStructUnion5"],["struct_union_member"]]]]],[[["#AnonymousStructUnion6",[[81,10],[83,3]],[[81,10],[81,16]],["axi_atop_filter"],["struct"]],[83,2]],[[["len",[[82,4],[82,13]],[[82,10],[82,13]],["axi_atop_filter","#AnonymousStructUnion6"],["struct_union_member"]]]]]]]],[[["axi_atop_filter_intf",[[373,0],[393,2]],[[373,7],[373,27]],[],["module"]],[442,9]],[[["AXI_ID_WIDTH",[[375,2],[375,43]],[[375,25],[375,37]],["axi_atop_filter_intf"],["parameter-port","unsigned"]],["AXI_ADDR_WIDTH",[[377,2],[377,43]],[[377,25],[377,39]],["axi_atop_filter_intf"],["parameter-port","unsigned"]],["AXI_DATA_WIDTH",[[379,2],[379,43]],[[379,25],[379,39]],["axi_atop_filter_intf"],["parameter-port","unsigned"]],["AXI_USER_WIDTH",[[381,2],[381,43]],[[381,25],[381,39]],["axi_atop_filter_intf"],["parameter-port","unsigned"]],["AXI_MAX_WRITE_TXNS",[[383,2],[383,47]],[[383,25],[383,43]],["axi_atop_filter_intf"],["parameter-port","unsigned"]],["clk_i",[[386,2],[386,23]],[[386,18],[386,23]],["axi_atop_filter_intf"],["port","logic"]],["rst_ni",[[388,2],[388,24]],[[388,18],[388,24]],["axi_atop_filter_intf"],["port","logic"]],["slv",[[390,2],[390,21]],[[390,18],[390,21]],["axi_atop_filter_intf"],["port","AXI_BUS.Slave"]],["mst",[[392,2],[392,21]],[[392,18],[392,21]],["axi_atop_filter_intf"],["port","AXI_BUS.Master"]],["id_t",[[395,2],[395,44]],[[395,39],[395,43]],["axi_atop_filter_intf"],["typedef","logic"]],["addr_t",[[396,2],[396,46]],[[396,39],[396,45]],["axi_atop_filter_intf"],["typedef","logic"]],["data_t",[[397,2],[397,46]],[[397,39],[397,45]],["axi_atop_filter_intf"],["typedef","logic"]],["strb_t",[[398,2],[398,46]],[[398,39],[398,45]],["axi_atop_filter_intf"],["typedef","logic"]],["user_t",[[399,2],[399,46]],[[399,39],[399,45]],["axi_atop_filter_intf"],["typedef","logic"]],["aw_chan_t",[[401,2],[401,57]],[[401,2],[401,57]],["axi_atop_filter_intf"],["typedef","#AnonymousStructUnion7"]],["w_chan_t",[[402,2],[402,57]],[[402,2],[402,57]],["axi_atop_filter_intf"],["typedef","#AnonymousStructUnion8"]],["b_chan_t",[[403,2],[403,47]],[[403,2],[403,47]],["axi_atop_filter_intf"],["typedef","#AnonymousStructUnion9"]],["ar_chan_t",[[404,2],[404,57]],[[404,2],[404,57]],["axi_atop_filter_intf"],["typedef","#AnonymousStructUnion10"]],["r_chan_t",[[405,2],[405,55]],[[405,2],[405,55]],["axi_atop_filter_intf"],["typedef","#AnonymousStructUnion11"]],["req_t",[[406,2],[406,59]],[[406,2],[406,59]],["axi_atop_filter_intf"],["typedef","#AnonymousStructUnion12"]],["resp_t",[[407,2],[407,49]],[[407,2],[407,49]],["axi_atop_filter_intf"],["typedef","#AnonymousStructUnion13"]],["slv_req",[[409,2],[409,16]],[[409,9],[409,16]],["axi_atop_filter_intf"],["variable","req_t"]],["mst_req",[[409,2],[409,26]],[[409,19],[409,26]],["axi_atop_filter_intf"],["variable","slv_req"]],["slv_resp",[[410,2],[410,17]],[[410,9],[410,17]],["axi_atop_filter_intf"],["variable","resp_t"]],["mst_resp",[[410,2],[410,27]],[[410,19],[410,27]],["axi_atop_filter_intf"],["variable","slv_resp"]],["i_axi_atop_filter",[[418,2],[432,3]],[[425,4],[425,21]],["axi_atop_filter_intf"],["instance","axi_atop_filter"]]],[],[[[["#AnonymousStructUnion7",[[401,2],[401,57]],[[401,2],[401,57]],["axi_atop_filter_intf"],["struct"]],[401,56]],[[["id",[[401,2],[401,57]],[[401,2],[401,57]],["axi_atop_filter_intf","#AnonymousStructUnion7"],["struct_union_member"]],["addr",[[401,2],[401,57]],[[401,2],[401,57]],["axi_atop_filter_intf","#AnonymousStructUnion7"],["struct_union_member"]],["len",[[401,2],[401,57]],[[401,2],[401,57]],["axi_atop_filter_intf","#AnonymousStructUnion7"],["struct_union_member"]],["size",[[401,2],[401,57]],[[401,2],[401,57]],["axi_atop_filter_intf","#AnonymousStructUnion7"],["struct_union_member"]],["burst",[[401,2],[401,57]],[[401,2],[401,57]],["axi_atop_filter_intf","#AnonymousStructUnion7"],["struct_union_member"]],["lock",[[401,2],[401,57]],[[401,2],[401,57]],["axi_atop_filter_intf","#AnonymousStructUnion7"],["struct_union_member"]],["cache",[[401,2],[401,57]],[[401,2],[401,57]],["axi_atop_filter_intf","#AnonymousStructUnion7"],["struct_union_member"]],["prot",[[401,2],[401,57]],[[401,2],[401,57]],["axi_atop_filter_intf","#AnonymousStructUnion7"],["struct_union_member"]],["qos",[[401,2],[401,57]],[[401,2],[401,57]],["axi_atop_filter_intf","#AnonymousStructUnion7"],["struct_union_member"]],["region",[[401,2],[401,57]],[[401,2],[401,57]],["axi_atop_filter_intf","#AnonymousStructUnion7"],["struct_union_member"]],["atop",[[401,2],[401,57]],[[401,2],[401,57]],["axi_atop_filter_intf","#AnonymousStructUnion7"],["struct_union_member"]],["user",[[401,2],[401,57]],[[401,2],[401,57]],["axi_atop_filter_intf","#AnonymousStructUnion7"],["struct_union_member"]]]]],[[["#AnonymousStructUnion8",[[402,2],[402,57]],[[402,2],[402,57]],["axi_atop_filter_intf"],["struct"]],[402,56]],[[["data",[[402,2],[402,57]],[[402,2],[402,57]],["axi_atop_filter_intf","#AnonymousStructUnion8"],["struct_union_member"]],["strb",[[402,2],[402,57]],[[402,2],[402,57]],["axi_atop_filter_intf","#AnonymousStructUnion8"],["struct_union_member"]],["last",[[402,2],[402,57]],[[402,2],[402,57]],["axi_atop_filter_intf","#AnonymousStructUnion8"],["struct_union_member"]],["user",[[402,2],[402,57]],[[402,2],[402,57]],["axi_atop_filter_intf","#AnonymousStructUnion8"],["struct_union_member"]]]]],[[["#AnonymousStructUnion9",[[403,2],[403,47]],[[403,2],[403,47]],["axi_atop_filter_intf"],["struct"]],[403,46]],[[["id",[[403,2],[403,47]],[[403,2],[403,47]],["axi_atop_filter_intf","#AnonymousStructUnion9"],["struct_union_member"]],["resp",[[403,2],[403,47]],[[403,2],[403,47]],["axi_atop_filter_intf","#AnonymousStructUnion9"],["struct_union_member"]],["user",[[403,2],[403,47]],[[403,2],[403,47]],["axi_atop_filter_intf","#AnonymousStructUnion9"],["struct_union_member"]]]]],[[["#AnonymousStructUnion10",[[404,2],[404,57]],[[404,2],[404,57]],["axi_atop_filter_intf"],["struct"]],[404,56]],[[["id",[[404,2],[404,57]],[[404,2],[404,57]],["axi_atop_filter_intf","#AnonymousStructUnion10"],["struct_union_member"]],["addr",[[404,2],[404,57]],[[404,2],[404,57]],["axi_atop_filter_intf","#AnonymousStructUnion10"],["struct_union_member"]],["len",[[404,2],[404,57]],[[404,2],[404,57]],["axi_atop_filter_intf","#AnonymousStructUnion10"],["struct_union_member"]],["size",[[404,2],[404,57]],[[404,2],[404,57]],["axi_atop_filter_intf","#AnonymousStructUnion10"],["struct_union_member"]],["burst",[[404,2],[404,57]],[[404,2],[404,57]],["axi_atop_filter_intf","#AnonymousStructUnion10"],["struct_union_member"]],["lock",[[404,2],[404,57]],[[404,2],[404,57]],["axi_atop_filter_intf","#AnonymousStructUnion10"],["struct_union_member"]],["cache",[[404,2],[404,57]],[[404,2],[404,57]],["axi_atop_filter_intf","#AnonymousStructUnion10"],["struct_union_member"]],["prot",[[404,2],[404,57]],[[404,2],[404,57]],["axi_atop_filter_intf","#AnonymousStructUnion10"],["struct_union_member"]],["qos",[[404,2],[404,57]],[[404,2],[404,57]],["axi_atop_filter_intf","#AnonymousStructUnion10"],["struct_union_member"]],["region",[[404,2],[404,57]],[[404,2],[404,57]],["axi_atop_filter_intf","#AnonymousStructUnion10"],["struct_union_member"]],["user",[[404,2],[404,57]],[[404,2],[404,57]],["axi_atop_filter_intf","#AnonymousStructUnion10"],["struct_union_member"]]]]],[[["#AnonymousStructUnion11",[[405,2],[405,55]],[[405,2],[405,55]],["axi_atop_filter_intf"],["struct"]],[405,54]],[[["id",[[405,2],[405,55]],[[405,2],[405,55]],["axi_atop_filter_intf","#AnonymousStructUnion11"],["struct_union_member"]],["data",[[405,2],[405,55]],[[405,2],[405,55]],["axi_atop_filter_intf","#AnonymousStructUnion11"],["struct_union_member"]],["resp",[[405,2],[405,55]],[[405,2],[405,55]],["axi_atop_filter_intf","#AnonymousStructUnion11"],["struct_union_member"]],["last",[[405,2],[405,55]],[[405,2],[405,55]],["axi_atop_filter_intf","#AnonymousStructUnion11"],["struct_union_member"]],["user",[[405,2],[405,55]],[[405,2],[405,55]],["axi_atop_filter_intf","#AnonymousStructUnion11"],["struct_union_member"]]]]],[[["#AnonymousStructUnion12",[[406,2],[406,59]],[[406,2],[406,59]],["axi_atop_filter_intf"],["struct"]],[406,58]],[[["aw",[[406,2],[406,59]],[[406,2],[406,59]],["axi_atop_filter_intf","#AnonymousStructUnion12"],["struct_union_member"]],["aw_valid",[[406,2],[406,59]],[[406,2],[406,59]],["axi_atop_filter_intf","#AnonymousStructUnion12"],["struct_union_member"]],["w",[[406,2],[406,59]],[[406,2],[406,59]],["axi_atop_filter_intf","#AnonymousStructUnion12"],["struct_union_member"]],["w_valid",[[406,2],[406,59]],[[406,2],[406,59]],["axi_atop_filter_intf","#AnonymousStructUnion12"],["struct_union_member"]],["b_ready",[[406,2],[406,59]],[[406,2],[406,59]],["axi_atop_filter_intf","#AnonymousStructUnion12"],["struct_union_member"]],["ar",[[406,2],[406,59]],[[406,2],[406,59]],["axi_atop_filter_intf","#AnonymousStructUnion12"],["struct_union_member"]],["ar_valid",[[406,2],[406,59]],[[406,2],[406,59]],["axi_atop_filter_intf","#AnonymousStructUnion12"],["struct_union_member"]],["r_ready",[[406,2],[406,59]],[[406,2],[406,59]],["axi_atop_filter_intf","#AnonymousStructUnion12"],["struct_union_member"]]]]],[[["#AnonymousStructUnion13",[[407,2],[407,49]],[[407,2],[407,49]],["axi_atop_filter_intf"],["struct"]],[407,48]],[[["aw_ready",[[407,2],[407,49]],[[407,2],[407,49]],["axi_atop_filter_intf","#AnonymousStructUnion13"],["struct_union_member"]],["ar_ready",[[407,2],[407,49]],[[407,2],[407,49]],["axi_atop_filter_intf","#AnonymousStructUnion13"],["struct_union_member"]],["w_ready",[[407,2],[407,49]],[[407,2],[407,49]],["axi_atop_filter_intf","#AnonymousStructUnion13"],["struct_union_member"]],["b_valid",[[407,2],[407,49]],[[407,2],[407,49]],["axi_atop_filter_intf","#AnonymousStructUnion13"],["struct_union_member"]],["b",[[407,2],[407,49]],[[407,2],[407,49]],["axi_atop_filter_intf","#AnonymousStructUnion13"],["struct_union_member"]],["r_valid",[[407,2],[407,49]],[[407,2],[407,49]],["axi_atop_filter_intf","#AnonymousStructUnion13"],["struct_union_member"]],["r",[[407,2],[407,49]],[[407,2],[407,49]],["axi_atop_filter_intf","#AnonymousStructUnion13"],["struct_union_member"]]]]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/assign.svh","/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_burst_splitter.sv",[[],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv",[[[[[["axi_cdc",[[22,0],[43,2]],[[22,7],[22,14]],[],["module"]],[127,0]],[[["aw_chan_t",[[23,2],[23,35]],[[23,17],[23,26]],["axi_cdc"],["parameter-port","#Unknown"]],["w_chan_t",[[24,2],[24,35]],[[24,17],[24,25]],["axi_cdc"],["parameter-port","#Unknown"]],["b_chan_t",[[25,2],[25,35]],[[25,17],[25,25]],["axi_cdc"],["parameter-port","#Unknown"]],["ar_chan_t",[[26,2],[26,35]],[[26,17],[26,26]],["axi_cdc"],["parameter-port","#Unknown"]],["r_chan_t",[[27,2],[27,35]],[[27,17],[27,25]],["axi_cdc"],["parameter-port","#Unknown"]],["axi_req_t",[[28,2],[28,35]],[[28,17],[28,26]],["axi_cdc"],["parameter-port","#Unknown"]],["axi_resp_t",[[29,2],[29,35]],[[29,17],[29,27]],["axi_cdc"],["parameter-port","#Unknown"]],["LogDepth",[[31,2],[31,39]],[[31,26],[31,34]],["axi_cdc"],["parameter-port","#Unknown"]],["src_clk_i",[[34,2],[34,29]],[[34,20],[34,29]],["axi_cdc"],["port","logic"]],["src_rst_ni",[[35,2],[35,30]],[[35,20],[35,30]],["axi_cdc"],["port","logic"]],["src_req_i",[[36,2],[36,29]],[[36,20],[36,29]],["axi_cdc"],["port","axi_req_t"]],["src_resp_o",[[37,2],[37,30]],[[37,20],[37,30]],["axi_cdc"],["port","axi_resp_t"]],["dst_clk_i",[[39,2],[39,29]],[[39,20],[39,29]],["axi_cdc"],["port","logic"]],["dst_rst_ni",[[40,2],[40,30]],[[40,20],[40,30]],["axi_cdc"],["port","logic"]],["dst_req_o",[[41,2],[41,29]],[[41,20],[41,29]],["axi_cdc"],["port","axi_req_t"]],["dst_resp_i",[[42,2],[42,30]],[[42,20],[42,30]],["axi_cdc"],["port","axi_resp_t"]],["i_cdc_fifo_gray_aw",[[45,4],[60,5]],[[49,6],[49,24]],["axi_cdc"],["instance","cdc_fifo_gray"]],["i_cdc_fifo_gray_w",[[62,4],[76,5]],[[65,6],[65,23]],["axi_cdc"],["instance","cdc_fifo_gray"]],["i_cdc_fifo_gray_b",[[78,4],[92,5]],[[81,6],[81,23]],["axi_cdc"],["instance","cdc_fifo_gray"]],["i_cdc_fifo_gray_ar",[[94,4],[108,5]],[[97,6],[97,24]],["axi_cdc"],["instance","cdc_fifo_gray"]],["i_cdc_fifo_gray_r",[[110,4],[124,5]],[[113,6],[113,23]],["axi_cdc"],["instance","cdc_fifo_gray"]]]]],[[["axi_cdc_intf",[[132,0],[148,2]],[[132,7],[132,19]],[],["module"]],[193,0]],[[["AXI_ID_WIDTH",[[133,2],[133,43]],[[133,25],[133,37]],["axi_cdc_intf"],["parameter-port","unsigned"]],["AXI_ADDR_WIDTH",[[134,2],[134,43]],[[134,25],[134,39]],["axi_cdc_intf"],["parameter-port","unsigned"]],["AXI_DATA_WIDTH",[[135,2],[135,43]],[[135,25],[135,39]],["axi_cdc_intf"],["parameter-port","unsigned"]],["AXI_USER_WIDTH",[[136,2],[136,43]],[[136,25],[136,39]],["axi_cdc_intf"],["parameter-port","unsigned"]],["LOG_DEPTH",[[138,2],[138,38]],[[138,25],[138,34]],["axi_cdc_intf"],["parameter-port","unsigned"]],["src_clk_i",[[141,2],[141,29]],[[141,20],[141,29]],["axi_cdc_intf"],["port","logic"]],["src_rst_ni",[[142,2],[142,30]],[[142,20],[142,30]],["axi_cdc_intf"],["port","logic"]],["src",[[143,2],[143,23]],[[143,20],[143,23]],["axi_cdc_intf"],["port","AXI_BUS.Slave"]],["dst_clk_i",[[145,2],[145,29]],[[145,20],[145,29]],["axi_cdc_intf"],["port","logic"]],["dst_rst_ni",[[146,2],[146,30]],[[146,20],[146,30]],["axi_cdc_intf"],["port","logic"]],["dst",[[147,2],[147,23]],[[147,20],[147,23]],["axi_cdc_intf"],["port","AXI_BUS.Master"]],["id_t",[[150,2],[150,44]],[[150,39],[150,43]],["axi_cdc_intf"],["typedef","logic"]],["addr_t",[[151,2],[151,46]],[[151,39],[151,45]],["axi_cdc_intf"],["typedef","logic"]],["data_t",[[152,2],[152,46]],[[152,39],[152,45]],["axi_cdc_intf"],["typedef","logic"]],["strb_t",[[153,2],[153,46]],[[153,39],[153,45]],["axi_cdc_intf"],["typedef","logic"]],["user_t",[[154,2],[154,46]],[[154,39],[154,45]],["axi_cdc_intf"],["typedef","logic"]],["aw_chan_t",[[155,2],[155,57]],[[155,2],[155,57]],["axi_cdc_intf"],["typedef","#AnonymousStructUnion19"]],["w_chan_t",[[156,2],[156,57]],[[156,2],[156,57]],["axi_cdc_intf"],["typedef","#AnonymousStructUnion20"]],["b_chan_t",[[157,2],[157,47]],[[157,2],[157,47]],["axi_cdc_intf"],["typedef","#AnonymousStructUnion21"]],["ar_chan_t",[[158,2],[158,57]],[[158,2],[158,57]],["axi_cdc_intf"],["typedef","#AnonymousStructUnion22"]],["r_chan_t",[[159,2],[159,55]],[[159,2],[159,55]],["axi_cdc_intf"],["typedef","#AnonymousStructUnion23"]],["req_t",[[160,2],[160,59]],[[160,2],[160,59]],["axi_cdc_intf"],["typedef","#AnonymousStructUnion24"]],["resp_t",[[161,2],[161,49]],[[161,2],[161,49]],["axi_cdc_intf"],["typedef","#AnonymousStructUnion25"]],["src_req",[[163,2],[163,16]],[[163,9],[163,16]],["axi_cdc_intf"],["variable","req_t"]],["dst_req",[[163,2],[163,26]],[[163,19],[163,26]],["axi_cdc_intf"],["variable","src_req"]],["src_resp",[[164,2],[164,17]],[[164,9],[164,17]],["axi_cdc_intf"],["variable","resp_t"]],["dst_resp",[[164,2],[164,27]],[[164,19],[164,27]],["axi_cdc_intf"],["variable","src_resp"]],["i_axi_cdc",[[172,2],[190,3]],[[181,4],[181,13]],["axi_cdc_intf"],["instance","axi_cdc"]]],[],[[[["#AnonymousStructUnion19",[[155,2],[155,57]],[[155,2],[155,57]],["axi_cdc_intf"],["struct"]],[155,56]],[[["id",[[155,2],[155,57]],[[155,2],[155,57]],["axi_cdc_intf","#AnonymousStructUnion19"],["struct_union_member"]],["addr",[[155,2],[155,57]],[[155,2],[155,57]],["axi_cdc_intf","#AnonymousStructUnion19"],["struct_union_member"]],["len",[[155,2],[155,57]],[[155,2],[155,57]],["axi_cdc_intf","#AnonymousStructUnion19"],["struct_union_member"]],["size",[[155,2],[155,57]],[[155,2],[155,57]],["axi_cdc_intf","#AnonymousStructUnion19"],["struct_union_member"]],["burst",[[155,2],[155,57]],[[155,2],[155,57]],["axi_cdc_intf","#AnonymousStructUnion19"],["struct_union_member"]],["lock",[[155,2],[155,57]],[[155,2],[155,57]],["axi_cdc_intf","#AnonymousStructUnion19"],["struct_union_member"]],["cache",[[155,2],[155,57]],[[155,2],[155,57]],["axi_cdc_intf","#AnonymousStructUnion19"],["struct_union_member"]],["prot",[[155,2],[155,57]],[[155,2],[155,57]],["axi_cdc_intf","#AnonymousStructUnion19"],["struct_union_member"]],["qos",[[155,2],[155,57]],[[155,2],[155,57]],["axi_cdc_intf","#AnonymousStructUnion19"],["struct_union_member"]],["region",[[155,2],[155,57]],[[155,2],[155,57]],["axi_cdc_intf","#AnonymousStructUnion19"],["struct_union_member"]],["atop",[[155,2],[155,57]],[[155,2],[155,57]],["axi_cdc_intf","#AnonymousStructUnion19"],["struct_union_member"]],["user",[[155,2],[155,57]],[[155,2],[155,57]],["axi_cdc_intf","#AnonymousStructUnion19"],["struct_union_member"]]]]],[[["#AnonymousStructUnion20",[[156,2],[156,57]],[[156,2],[156,57]],["axi_cdc_intf"],["struct"]],[156,56]],[[["data",[[156,2],[156,57]],[[156,2],[156,57]],["axi_cdc_intf","#AnonymousStructUnion20"],["struct_union_member"]],["strb",[[156,2],[156,57]],[[156,2],[156,57]],["axi_cdc_intf","#AnonymousStructUnion20"],["struct_union_member"]],["last",[[156,2],[156,57]],[[156,2],[156,57]],["axi_cdc_intf","#AnonymousStructUnion20"],["struct_union_member"]],["user",[[156,2],[156,57]],[[156,2],[156,57]],["axi_cdc_intf","#AnonymousStructUnion20"],["struct_union_member"]]]]],[[["#AnonymousStructUnion21",[[157,2],[157,47]],[[157,2],[157,47]],["axi_cdc_intf"],["struct"]],[157,46]],[[["id",[[157,2],[157,47]],[[157,2],[157,47]],["axi_cdc_intf","#AnonymousStructUnion21"],["struct_union_member"]],["resp",[[157,2],[157,47]],[[157,2],[157,47]],["axi_cdc_intf","#AnonymousStructUnion21"],["struct_union_member"]],["user",[[157,2],[157,47]],[[157,2],[157,47]],["axi_cdc_intf","#AnonymousStructUnion21"],["struct_union_member"]]]]],[[["#AnonymousStructUnion22",[[158,2],[158,57]],[[158,2],[158,57]],["axi_cdc_intf"],["struct"]],[158,56]],[[["id",[[158,2],[158,57]],[[158,2],[158,57]],["axi_cdc_intf","#AnonymousStructUnion22"],["struct_union_member"]],["addr",[[158,2],[158,57]],[[158,2],[158,57]],["axi_cdc_intf","#AnonymousStructUnion22"],["struct_union_member"]],["len",[[158,2],[158,57]],[[158,2],[158,57]],["axi_cdc_intf","#AnonymousStructUnion22"],["struct_union_member"]],["size",[[158,2],[158,57]],[[158,2],[158,57]],["axi_cdc_intf","#AnonymousStructUnion22"],["struct_union_member"]],["burst",[[158,2],[158,57]],[[158,2],[158,57]],["axi_cdc_intf","#AnonymousStructUnion22"],["struct_union_member"]],["lock",[[158,2],[158,57]],[[158,2],[158,57]],["axi_cdc_intf","#AnonymousStructUnion22"],["struct_union_member"]],["cache",[[158,2],[158,57]],[[158,2],[158,57]],["axi_cdc_intf","#AnonymousStructUnion22"],["struct_union_member"]],["prot",[[158,2],[158,57]],[[158,2],[158,57]],["axi_cdc_intf","#AnonymousStructUnion22"],["struct_union_member"]],["qos",[[158,2],[158,57]],[[158,2],[158,57]],["axi_cdc_intf","#AnonymousStructUnion22"],["struct_union_member"]],["region",[[158,2],[158,57]],[[158,2],[158,57]],["axi_cdc_intf","#AnonymousStructUnion22"],["struct_union_member"]],["user",[[158,2],[158,57]],[[158,2],[158,57]],["axi_cdc_intf","#AnonymousStructUnion22"],["struct_union_member"]]]]],[[["#AnonymousStructUnion23",[[159,2],[159,55]],[[159,2],[159,55]],["axi_cdc_intf"],["struct"]],[159,54]],[[["id",[[159,2],[159,55]],[[159,2],[159,55]],["axi_cdc_intf","#AnonymousStructUnion23"],["struct_union_member"]],["data",[[159,2],[159,55]],[[159,2],[159,55]],["axi_cdc_intf","#AnonymousStructUnion23"],["struct_union_member"]],["resp",[[159,2],[159,55]],[[159,2],[159,55]],["axi_cdc_intf","#AnonymousStructUnion23"],["struct_union_member"]],["last",[[159,2],[159,55]],[[159,2],[159,55]],["axi_cdc_intf","#AnonymousStructUnion23"],["struct_union_member"]],["user",[[159,2],[159,55]],[[159,2],[159,55]],["axi_cdc_intf","#AnonymousStructUnion23"],["struct_union_member"]]]]],[[["#AnonymousStructUnion24",[[160,2],[160,59]],[[160,2],[160,59]],["axi_cdc_intf"],["struct"]],[160,58]],[[["aw",[[160,2],[160,59]],[[160,2],[160,59]],["axi_cdc_intf","#AnonymousStructUnion24"],["struct_union_member"]],["aw_valid",[[160,2],[160,59]],[[160,2],[160,59]],["axi_cdc_intf","#AnonymousStructUnion24"],["struct_union_member"]],["w",[[160,2],[160,59]],[[160,2],[160,59]],["axi_cdc_intf","#AnonymousStructUnion24"],["struct_union_member"]],["w_valid",[[160,2],[160,59]],[[160,2],[160,59]],["axi_cdc_intf","#AnonymousStructUnion24"],["struct_union_member"]],["b_ready",[[160,2],[160,59]],[[160,2],[160,59]],["axi_cdc_intf","#AnonymousStructUnion24"],["struct_union_member"]],["ar",[[160,2],[160,59]],[[160,2],[160,59]],["axi_cdc_intf","#AnonymousStructUnion24"],["struct_union_member"]],["ar_valid",[[160,2],[160,59]],[[160,2],[160,59]],["axi_cdc_intf","#AnonymousStructUnion24"],["struct_union_member"]],["r_ready",[[160,2],[160,59]],[[160,2],[160,59]],["axi_cdc_intf","#AnonymousStructUnion24"],["struct_union_member"]]]]],[[["#AnonymousStructUnion25",[[161,2],[161,49]],[[161,2],[161,49]],["axi_cdc_intf"],["struct"]],[161,48]],[[["aw_ready",[[161,2],[161,49]],[[161,2],[161,49]],["axi_cdc_intf","#AnonymousStructUnion25"],["struct_union_member"]],["ar_ready",[[161,2],[161,49]],[[161,2],[161,49]],["axi_cdc_intf","#AnonymousStructUnion25"],["struct_union_member"]],["w_ready",[[161,2],[161,49]],[[161,2],[161,49]],["axi_cdc_intf","#AnonymousStructUnion25"],["struct_union_member"]],["b_valid",[[161,2],[161,49]],[[161,2],[161,49]],["axi_cdc_intf","#AnonymousStructUnion25"],["struct_union_member"]],["b",[[161,2],[161,49]],[[161,2],[161,49]],["axi_cdc_intf","#AnonymousStructUnion25"],["struct_union_member"]],["r_valid",[[161,2],[161,49]],[[161,2],[161,49]],["axi_cdc_intf","#AnonymousStructUnion25"],["struct_union_member"]],["r",[[161,2],[161,49]],[[161,2],[161,49]],["axi_cdc_intf","#AnonymousStructUnion25"],["struct_union_member"]]]]]]]],[[["axi_lite_cdc_intf",[[194,0],[208,2]],[[194,7],[194,24]],[],["module"]],[250,9]],[[["AXI_ADDR_WIDTH",[[195,2],[195,43]],[[195,25],[195,39]],["axi_lite_cdc_intf"],["parameter-port","unsigned"]],["AXI_DATA_WIDTH",[[196,2],[196,43]],[[196,25],[196,39]],["axi_lite_cdc_intf"],["parameter-port","unsigned"]],["LOG_DEPTH",[[198,2],[198,38]],[[198,25],[198,34]],["axi_lite_cdc_intf"],["parameter-port","unsigned"]],["src_clk_i",[[201,2],[201,29]],[[201,20],[201,29]],["axi_lite_cdc_intf"],["port","logic"]],["src_rst_ni",[[202,2],[202,30]],[[202,20],[202,30]],["axi_lite_cdc_intf"],["port","logic"]],["src",[[203,2],[203,23]],[[203,20],[203,23]],["axi_lite_cdc_intf"],["port","AXI_LITE.Slave"]],["dst_clk_i",[[205,2],[205,29]],[[205,20],[205,29]],["axi_lite_cdc_intf"],["port","logic"]],["dst_rst_ni",[[206,2],[206,30]],[[206,20],[206,30]],["axi_lite_cdc_intf"],["port","logic"]],["dst",[[207,2],[207,23]],[[207,20],[207,23]],["axi_lite_cdc_intf"],["port","AXI_LITE.Master"]],["addr_t",[[210,2],[210,46]],[[210,39],[210,45]],["axi_lite_cdc_intf"],["typedef","logic"]],["data_t",[[211,2],[211,46]],[[211,39],[211,45]],["axi_lite_cdc_intf"],["typedef","logic"]],["strb_t",[[212,2],[212,46]],[[212,39],[212,45]],["axi_lite_cdc_intf"],["typedef","logic"]],["aw_chan_t",[[213,2],[213,48]],[[213,2],[213,48]],["axi_lite_cdc_intf"],["typedef","#AnonymousStructUnion26"]],["w_chan_t",[[214,2],[214,54]],[[214,2],[214,54]],["axi_lite_cdc_intf"],["typedef","#AnonymousStructUnion27"]],["b_chan_t",[[215,2],[215,38]],[[215,2],[215,38]],["axi_lite_cdc_intf"],["typedef","#AnonymousStructUnion28"]],["ar_chan_t",[[216,2],[216,48]],[[216,2],[216,48]],["axi_lite_cdc_intf"],["typedef","#AnonymousStructUnion29"]],["r_chan_t",[[217,2],[217,46]],[[217,2],[217,46]],["axi_lite_cdc_intf"],["typedef","#AnonymousStructUnion30"]],["req_t",[[218,2],[218,64]],[[218,2],[218,64]],["axi_lite_cdc_intf"],["typedef","#AnonymousStructUnion31"]],["resp_t",[[219,2],[219,54]],[[219,2],[219,54]],["axi_lite_cdc_intf"],["typedef","#AnonymousStructUnion32"]],["src_req",[[221,2],[221,16]],[[221,9],[221,16]],["axi_lite_cdc_intf"],["variable","req_t"]],["dst_req",[[221,2],[221,26]],[[221,19],[221,26]],["axi_lite_cdc_intf"],["variable","src_req"]],["src_resp",[[222,2],[222,17]],[[222,9],[222,17]],["axi_lite_cdc_intf"],["variable","resp_t"]],["dst_resp",[[222,2],[222,27]],[[222,19],[222,27]],["axi_lite_cdc_intf"],["variable","src_resp"]],["i_axi_cdc",[[230,2],[248,3]],[[239,4],[239,13]],["axi_lite_cdc_intf"],["instance","axi_cdc"]]],[],[[[["#AnonymousStructUnion26",[[213,2],[213,48]],[[213,2],[213,48]],["axi_lite_cdc_intf"],["struct"]],[213,47]],[[["addr",[[213,2],[213,48]],[[213,2],[213,48]],["axi_lite_cdc_intf","#AnonymousStructUnion26"],["struct_union_member"]],["prot",[[213,2],[213,48]],[[213,2],[213,48]],["axi_lite_cdc_intf","#AnonymousStructUnion26"],["struct_union_member"]]]]],[[["#AnonymousStructUnion27",[[214,2],[214,54]],[[214,2],[214,54]],["axi_lite_cdc_intf"],["struct"]],[214,53]],[[["data",[[214,2],[214,54]],[[214,2],[214,54]],["axi_lite_cdc_intf","#AnonymousStructUnion27"],["struct_union_member"]],["strb",[[214,2],[214,54]],[[214,2],[214,54]],["axi_lite_cdc_intf","#AnonymousStructUnion27"],["struct_union_member"]]]]],[[["#AnonymousStructUnion28",[[215,2],[215,38]],[[215,2],[215,38]],["axi_lite_cdc_intf"],["struct"]],[215,37]],[[["resp",[[215,2],[215,38]],[[215,2],[215,38]],["axi_lite_cdc_intf","#AnonymousStructUnion28"],["struct_union_member"]]]]],[[["#AnonymousStructUnion29",[[216,2],[216,48]],[[216,2],[216,48]],["axi_lite_cdc_intf"],["struct"]],[216,47]],[[["addr",[[216,2],[216,48]],[[216,2],[216,48]],["axi_lite_cdc_intf","#AnonymousStructUnion29"],["struct_union_member"]],["prot",[[216,2],[216,48]],[[216,2],[216,48]],["axi_lite_cdc_intf","#AnonymousStructUnion29"],["struct_union_member"]]]]],[[["#AnonymousStructUnion30",[[217,2],[217,46]],[[217,2],[217,46]],["axi_lite_cdc_intf"],["struct"]],[217,45]],[[["data",[[217,2],[217,46]],[[217,2],[217,46]],["axi_lite_cdc_intf","#AnonymousStructUnion30"],["struct_union_member"]],["resp",[[217,2],[217,46]],[[217,2],[217,46]],["axi_lite_cdc_intf","#AnonymousStructUnion30"],["struct_union_member"]]]]],[[["#AnonymousStructUnion31",[[218,2],[218,64]],[[218,2],[218,64]],["axi_lite_cdc_intf"],["struct"]],[218,63]],[[["aw",[[218,2],[218,64]],[[218,2],[218,64]],["axi_lite_cdc_intf","#AnonymousStructUnion31"],["struct_union_member"]],["aw_valid",[[218,2],[218,64]],[[218,2],[218,64]],["axi_lite_cdc_intf","#AnonymousStructUnion31"],["struct_union_member"]],["w",[[218,2],[218,64]],[[218,2],[218,64]],["axi_lite_cdc_intf","#AnonymousStructUnion31"],["struct_union_member"]],["w_valid",[[218,2],[218,64]],[[218,2],[218,64]],["axi_lite_cdc_intf","#AnonymousStructUnion31"],["struct_union_member"]],["b_ready",[[218,2],[218,64]],[[218,2],[218,64]],["axi_lite_cdc_intf","#AnonymousStructUnion31"],["struct_union_member"]],["ar",[[218,2],[218,64]],[[218,2],[218,64]],["axi_lite_cdc_intf","#AnonymousStructUnion31"],["struct_union_member"]],["ar_valid",[[218,2],[218,64]],[[218,2],[218,64]],["axi_lite_cdc_intf","#AnonymousStructUnion31"],["struct_union_member"]],["r_ready",[[218,2],[218,64]],[[218,2],[218,64]],["axi_lite_cdc_intf","#AnonymousStructUnion31"],["struct_union_member"]]]]],[[["#AnonymousStructUnion32",[[219,2],[219,54]],[[219,2],[219,54]],["axi_lite_cdc_intf"],["struct"]],[219,53]],[[["aw_ready",[[219,2],[219,54]],[[219,2],[219,54]],["axi_lite_cdc_intf","#AnonymousStructUnion32"],["struct_union_member"]],["w_ready",[[219,2],[219,54]],[[219,2],[219,54]],["axi_lite_cdc_intf","#AnonymousStructUnion32"],["struct_union_member"]],["b",[[219,2],[219,54]],[[219,2],[219,54]],["axi_lite_cdc_intf","#AnonymousStructUnion32"],["struct_union_member"]],["b_valid",[[219,2],[219,54]],[[219,2],[219,54]],["axi_lite_cdc_intf","#AnonymousStructUnion32"],["struct_union_member"]],["ar_ready",[[219,2],[219,54]],[[219,2],[219,54]],["axi_lite_cdc_intf","#AnonymousStructUnion32"],["struct_union_member"]],["r",[[219,2],[219,54]],[[219,2],[219,54]],["axi_lite_cdc_intf","#AnonymousStructUnion32"],["struct_union_member"]],["r_valid",[[219,2],[219,54]],[[219,2],[219,54]],["axi_lite_cdc_intf","#AnonymousStructUnion32"],["struct_union_member"]]]]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/assign.svh","/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cut.sv",[[[[[["axi_cut",[[17,0],[38,2]],[[17,7],[17,14]],[],["module"]],[111,0]],[[["Bypass",[[19,2],[19,33]],[[19,17],[19,23]],["axi_cut"],["parameter-port","bit"]],["aw_chan_t",[[21,2],[21,34]],[[21,17],[21,26]],["axi_cut"],["parameter-port","#Unknown"]],["w_chan_t",[[22,2],[22,34]],[[22,18],[22,26]],["axi_cut"],["parameter-port","#Unknown"]],["b_chan_t",[[23,2],[23,34]],[[23,18],[23,26]],["axi_cut"],["parameter-port","#Unknown"]],["ar_chan_t",[[24,2],[24,34]],[[24,17],[24,26]],["axi_cut"],["parameter-port","#Unknown"]],["r_chan_t",[[25,2],[25,34]],[[25,18],[25,26]],["axi_cut"],["parameter-port","#Unknown"]],["req_t",[[27,2],[27,34]],[[27,21],[27,26]],["axi_cut"],["parameter-port","#Unknown"]],["resp_t",[[28,2],[28,34]],[[28,20],[28,26]],["axi_cut"],["parameter-port","#Unknown"]],["clk_i",[[30,2],[30,21]],[[30,16],[30,21]],["axi_cut"],["port","logic"]],["rst_ni",[[31,2],[31,22]],[[31,16],[31,22]],["axi_cut"],["port","logic"]],["slv_req_i",[[33,2],[33,25]],[[33,16],[33,25]],["axi_cut"],["port","req_t"]],["slv_resp_o",[[34,2],[34,26]],[[34,16],[34,26]],["axi_cut"],["port","resp_t"]],["mst_req_o",[[36,2],[36,25]],[[36,16],[36,25]],["axi_cut"],["port","req_t"]],["mst_resp_i",[[37,2],[37,26]],[[37,16],[37,26]],["axi_cut"],["port","resp_t"]],["i_reg_aw",[[41,2],[53,3]],[[44,4],[44,12]],["axi_cut"],["instance","spill_register"]],["i_reg_w",[[55,2],[67,3]],[[58,4],[58,11]],["axi_cut"],["instance","spill_register"]],["i_reg_b",[[69,2],[81,3]],[[72,4],[72,11]],["axi_cut"],["instance","spill_register"]],["i_reg_ar",[[83,2],[95,3]],[[86,4],[86,12]],["axi_cut"],["instance","spill_register"]],["i_reg_r",[[97,2],[109,3]],[[100,4],[100,11]],["axi_cut"],["instance","spill_register"]]]]],[[["axi_cut_intf",[[116,0],[132,2]],[[116,7],[116,19]],[],["module"]],[195,0]],[[["BYPASS",[[118,2],[118,42]],[[118,25],[118,31]],["axi_cut_intf"],["parameter-port","bit"]],["ADDR_WIDTH",[[120,2],[120,39]],[[120,25],[120,35]],["axi_cut_intf"],["parameter-port","unsigned"]],["DATA_WIDTH",[[122,2],[122,39]],[[122,25],[122,35]],["axi_cut_intf"],["parameter-port","unsigned"]],["ID_WIDTH",[[124,2],[124,39]],[[124,25],[124,33]],["axi_cut_intf"],["parameter-port","unsigned"]],["USER_WIDTH",[[126,2],[126,39]],[[126,25],[126,35]],["axi_cut_intf"],["parameter-port","unsigned"]],["clk_i",[[128,2],[128,23]],[[128,18],[128,23]],["axi_cut_intf"],["port","logic"]],["rst_ni",[[129,2],[129,24]],[[129,18],[129,24]],["axi_cut_intf"],["port","logic"]],["in",[[130,2],[130,20]],[[130,18],[130,20]],["axi_cut_intf"],["port","AXI_BUS.Slave"]],["out",[[131,2],[131,21]],[[131,18],[131,21]],["axi_cut_intf"],["port","AXI_BUS.Master"]],["id_t",[[134,2],[134,40]],[[134,35],[134,39]],["axi_cut_intf"],["typedef","logic"]],["addr_t",[[135,2],[135,42]],[[135,35],[135,41]],["axi_cut_intf"],["typedef","logic"]],["data_t",[[136,2],[136,42]],[[136,35],[136,41]],["axi_cut_intf"],["typedef","logic"]],["strb_t",[[137,2],[137,42]],[[137,35],[137,41]],["axi_cut_intf"],["typedef","logic"]],["user_t",[[138,2],[138,42]],[[138,35],[138,41]],["axi_cut_intf"],["typedef","logic"]],["aw_chan_t",[[140,2],[140,57]],[[140,2],[140,57]],["axi_cut_intf"],["typedef","#AnonymousStructUnion33"]],["w_chan_t",[[141,2],[141,57]],[[141,2],[141,57]],["axi_cut_intf"],["typedef","#AnonymousStructUnion34"]],["b_chan_t",[[142,2],[142,47]],[[142,2],[142,47]],["axi_cut_intf"],["typedef","#AnonymousStructUnion35"]],["ar_chan_t",[[143,2],[143,57]],[[143,2],[143,57]],["axi_cut_intf"],["typedef","#AnonymousStructUnion36"]],["r_chan_t",[[144,2],[144,55]],[[144,2],[144,55]],["axi_cut_intf"],["typedef","#AnonymousStructUnion37"]],["req_t",[[145,2],[145,59]],[[145,2],[145,59]],["axi_cut_intf"],["typedef","#AnonymousStructUnion38"]],["resp_t",[[146,2],[146,49]],[[146,2],[146,49]],["axi_cut_intf"],["typedef","#AnonymousStructUnion39"]],["slv_req",[[148,2],[148,16]],[[148,9],[148,16]],["axi_cut_intf"],["variable","req_t"]],["mst_req",[[148,2],[148,26]],[[148,19],[148,26]],["axi_cut_intf"],["variable","slv_req"]],["slv_resp",[[149,2],[149,17]],[[149,9],[149,17]],["axi_cut_intf"],["variable","resp_t"]],["mst_resp",[[149,2],[149,27]],[[149,19],[149,27]],["axi_cut_intf"],["variable","slv_resp"]],["i_axi_cut",[[157,2],[173,3]],[[166,4],[166,13]],["axi_cut_intf"],["instance","axi_cut"]]],[],[[[["#AnonymousStructUnion33",[[140,2],[140,57]],[[140,2],[140,57]],["axi_cut_intf"],["struct"]],[140,56]],[[["id",[[140,2],[140,57]],[[140,2],[140,57]],["axi_cut_intf","#AnonymousStructUnion33"],["struct_union_member"]],["addr",[[140,2],[140,57]],[[140,2],[140,57]],["axi_cut_intf","#AnonymousStructUnion33"],["struct_union_member"]],["len",[[140,2],[140,57]],[[140,2],[140,57]],["axi_cut_intf","#AnonymousStructUnion33"],["struct_union_member"]],["size",[[140,2],[140,57]],[[140,2],[140,57]],["axi_cut_intf","#AnonymousStructUnion33"],["struct_union_member"]],["burst",[[140,2],[140,57]],[[140,2],[140,57]],["axi_cut_intf","#AnonymousStructUnion33"],["struct_union_member"]],["lock",[[140,2],[140,57]],[[140,2],[140,57]],["axi_cut_intf","#AnonymousStructUnion33"],["struct_union_member"]],["cache",[[140,2],[140,57]],[[140,2],[140,57]],["axi_cut_intf","#AnonymousStructUnion33"],["struct_union_member"]],["prot",[[140,2],[140,57]],[[140,2],[140,57]],["axi_cut_intf","#AnonymousStructUnion33"],["struct_union_member"]],["qos",[[140,2],[140,57]],[[140,2],[140,57]],["axi_cut_intf","#AnonymousStructUnion33"],["struct_union_member"]],["region",[[140,2],[140,57]],[[140,2],[140,57]],["axi_cut_intf","#AnonymousStructUnion33"],["struct_union_member"]],["atop",[[140,2],[140,57]],[[140,2],[140,57]],["axi_cut_intf","#AnonymousStructUnion33"],["struct_union_member"]],["user",[[140,2],[140,57]],[[140,2],[140,57]],["axi_cut_intf","#AnonymousStructUnion33"],["struct_union_member"]]]]],[[["#AnonymousStructUnion34",[[141,2],[141,57]],[[141,2],[141,57]],["axi_cut_intf"],["struct"]],[141,56]],[[["data",[[141,2],[141,57]],[[141,2],[141,57]],["axi_cut_intf","#AnonymousStructUnion34"],["struct_union_member"]],["strb",[[141,2],[141,57]],[[141,2],[141,57]],["axi_cut_intf","#AnonymousStructUnion34"],["struct_union_member"]],["last",[[141,2],[141,57]],[[141,2],[141,57]],["axi_cut_intf","#AnonymousStructUnion34"],["struct_union_member"]],["user",[[141,2],[141,57]],[[141,2],[141,57]],["axi_cut_intf","#AnonymousStructUnion34"],["struct_union_member"]]]]],[[["#AnonymousStructUnion35",[[142,2],[142,47]],[[142,2],[142,47]],["axi_cut_intf"],["struct"]],[142,46]],[[["id",[[142,2],[142,47]],[[142,2],[142,47]],["axi_cut_intf","#AnonymousStructUnion35"],["struct_union_member"]],["resp",[[142,2],[142,47]],[[142,2],[142,47]],["axi_cut_intf","#AnonymousStructUnion35"],["struct_union_member"]],["user",[[142,2],[142,47]],[[142,2],[142,47]],["axi_cut_intf","#AnonymousStructUnion35"],["struct_union_member"]]]]],[[["#AnonymousStructUnion36",[[143,2],[143,57]],[[143,2],[143,57]],["axi_cut_intf"],["struct"]],[143,56]],[[["id",[[143,2],[143,57]],[[143,2],[143,57]],["axi_cut_intf","#AnonymousStructUnion36"],["struct_union_member"]],["addr",[[143,2],[143,57]],[[143,2],[143,57]],["axi_cut_intf","#AnonymousStructUnion36"],["struct_union_member"]],["len",[[143,2],[143,57]],[[143,2],[143,57]],["axi_cut_intf","#AnonymousStructUnion36"],["struct_union_member"]],["size",[[143,2],[143,57]],[[143,2],[143,57]],["axi_cut_intf","#AnonymousStructUnion36"],["struct_union_member"]],["burst",[[143,2],[143,57]],[[143,2],[143,57]],["axi_cut_intf","#AnonymousStructUnion36"],["struct_union_member"]],["lock",[[143,2],[143,57]],[[143,2],[143,57]],["axi_cut_intf","#AnonymousStructUnion36"],["struct_union_member"]],["cache",[[143,2],[143,57]],[[143,2],[143,57]],["axi_cut_intf","#AnonymousStructUnion36"],["struct_union_member"]],["prot",[[143,2],[143,57]],[[143,2],[143,57]],["axi_cut_intf","#AnonymousStructUnion36"],["struct_union_member"]],["qos",[[143,2],[143,57]],[[143,2],[143,57]],["axi_cut_intf","#AnonymousStructUnion36"],["struct_union_member"]],["region",[[143,2],[143,57]],[[143,2],[143,57]],["axi_cut_intf","#AnonymousStructUnion36"],["struct_union_member"]],["user",[[143,2],[143,57]],[[143,2],[143,57]],["axi_cut_intf","#AnonymousStructUnion36"],["struct_union_member"]]]]],[[["#AnonymousStructUnion37",[[144,2],[144,55]],[[144,2],[144,55]],["axi_cut_intf"],["struct"]],[144,54]],[[["id",[[144,2],[144,55]],[[144,2],[144,55]],["axi_cut_intf","#AnonymousStructUnion37"],["struct_union_member"]],["data",[[144,2],[144,55]],[[144,2],[144,55]],["axi_cut_intf","#AnonymousStructUnion37"],["struct_union_member"]],["resp",[[144,2],[144,55]],[[144,2],[144,55]],["axi_cut_intf","#AnonymousStructUnion37"],["struct_union_member"]],["last",[[144,2],[144,55]],[[144,2],[144,55]],["axi_cut_intf","#AnonymousStructUnion37"],["struct_union_member"]],["user",[[144,2],[144,55]],[[144,2],[144,55]],["axi_cut_intf","#AnonymousStructUnion37"],["struct_union_member"]]]]],[[["#AnonymousStructUnion38",[[145,2],[145,59]],[[145,2],[145,59]],["axi_cut_intf"],["struct"]],[145,58]],[[["aw",[[145,2],[145,59]],[[145,2],[145,59]],["axi_cut_intf","#AnonymousStructUnion38"],["struct_union_member"]],["aw_valid",[[145,2],[145,59]],[[145,2],[145,59]],["axi_cut_intf","#AnonymousStructUnion38"],["struct_union_member"]],["w",[[145,2],[145,59]],[[145,2],[145,59]],["axi_cut_intf","#AnonymousStructUnion38"],["struct_union_member"]],["w_valid",[[145,2],[145,59]],[[145,2],[145,59]],["axi_cut_intf","#AnonymousStructUnion38"],["struct_union_member"]],["b_ready",[[145,2],[145,59]],[[145,2],[145,59]],["axi_cut_intf","#AnonymousStructUnion38"],["struct_union_member"]],["ar",[[145,2],[145,59]],[[145,2],[145,59]],["axi_cut_intf","#AnonymousStructUnion38"],["struct_union_member"]],["ar_valid",[[145,2],[145,59]],[[145,2],[145,59]],["axi_cut_intf","#AnonymousStructUnion38"],["struct_union_member"]],["r_ready",[[145,2],[145,59]],[[145,2],[145,59]],["axi_cut_intf","#AnonymousStructUnion38"],["struct_union_member"]]]]],[[["#AnonymousStructUnion39",[[146,2],[146,49]],[[146,2],[146,49]],["axi_cut_intf"],["struct"]],[146,48]],[[["aw_ready",[[146,2],[146,49]],[[146,2],[146,49]],["axi_cut_intf","#AnonymousStructUnion39"],["struct_union_member"]],["ar_ready",[[146,2],[146,49]],[[146,2],[146,49]],["axi_cut_intf","#AnonymousStructUnion39"],["struct_union_member"]],["w_ready",[[146,2],[146,49]],[[146,2],[146,49]],["axi_cut_intf","#AnonymousStructUnion39"],["struct_union_member"]],["b_valid",[[146,2],[146,49]],[[146,2],[146,49]],["axi_cut_intf","#AnonymousStructUnion39"],["struct_union_member"]],["b",[[146,2],[146,49]],[[146,2],[146,49]],["axi_cut_intf","#AnonymousStructUnion39"],["struct_union_member"]],["r_valid",[[146,2],[146,49]],[[146,2],[146,49]],["axi_cut_intf","#AnonymousStructUnion39"],["struct_union_member"]],["r",[[146,2],[146,49]],[[146,2],[146,49]],["axi_cut_intf","#AnonymousStructUnion39"],["struct_union_member"]]]]]]]],[[["axi_lite_cut_intf",[[196,0],[208,2]],[[196,7],[196,24]],[],["module"]],[262,9]],[[["BYPASS",[[198,2],[198,42]],[[198,25],[198,31]],["axi_lite_cut_intf"],["parameter-port","bit"]],["ADDR_WIDTH",[[200,2],[200,39]],[[200,25],[200,35]],["axi_lite_cut_intf"],["parameter-port","unsigned"]],["DATA_WIDTH",[[202,2],[202,39]],[[202,25],[202,35]],["axi_lite_cut_intf"],["parameter-port","unsigned"]],["clk_i",[[204,2],[204,23]],[[204,18],[204,23]],["axi_lite_cut_intf"],["port","logic"]],["rst_ni",[[205,2],[205,24]],[[205,18],[205,24]],["axi_lite_cut_intf"],["port","logic"]],["in",[[206,2],[206,20]],[[206,18],[206,20]],["axi_lite_cut_intf"],["port","AXI_LITE.Slave"]],["out",[[207,2],[207,21]],[[207,18],[207,21]],["axi_lite_cut_intf"],["port","AXI_LITE.Master"]],["addr_t",[[210,2],[210,42]],[[210,35],[210,41]],["axi_lite_cut_intf"],["typedef","logic"]],["data_t",[[211,2],[211,42]],[[211,35],[211,41]],["axi_lite_cut_intf"],["typedef","logic"]],["strb_t",[[212,2],[212,42]],[[212,35],[212,41]],["axi_lite_cut_intf"],["typedef","logic"]],["aw_chan_t",[[214,2],[214,48]],[[214,2],[214,48]],["axi_lite_cut_intf"],["typedef","#AnonymousStructUnion40"]],["w_chan_t",[[215,2],[215,54]],[[215,2],[215,54]],["axi_lite_cut_intf"],["typedef","#AnonymousStructUnion41"]],["b_chan_t",[[216,2],[216,38]],[[216,2],[216,38]],["axi_lite_cut_intf"],["typedef","#AnonymousStructUnion42"]],["ar_chan_t",[[217,2],[217,48]],[[217,2],[217,48]],["axi_lite_cut_intf"],["typedef","#AnonymousStructUnion43"]],["r_chan_t",[[218,2],[218,46]],[[218,2],[218,46]],["axi_lite_cut_intf"],["typedef","#AnonymousStructUnion44"]],["req_t",[[219,2],[219,64]],[[219,2],[219,64]],["axi_lite_cut_intf"],["typedef","#AnonymousStructUnion45"]],["resp_t",[[220,2],[220,54]],[[220,2],[220,54]],["axi_lite_cut_intf"],["typedef","#AnonymousStructUnion46"]],["slv_req",[[222,2],[222,17]],[[222,10],[222,17]],["axi_lite_cut_intf"],["variable","req_t"]],["mst_req",[[222,2],[222,27]],[[222,20],[222,27]],["axi_lite_cut_intf"],["variable","slv_req"]],["slv_resp",[[223,2],[223,18]],[[223,10],[223,18]],["axi_lite_cut_intf"],["variable","resp_t"]],["mst_resp",[[223,2],[223,28]],[[223,20],[223,28]],["axi_lite_cut_intf"],["variable","slv_resp"]],["i_axi_cut",[[231,2],[247,3]],[[240,4],[240,13]],["axi_lite_cut_intf"],["instance","axi_cut"]]],[],[[[["#AnonymousStructUnion40",[[214,2],[214,48]],[[214,2],[214,48]],["axi_lite_cut_intf"],["struct"]],[214,47]],[[["addr",[[214,2],[214,48]],[[214,2],[214,48]],["axi_lite_cut_intf","#AnonymousStructUnion40"],["struct_union_member"]],["prot",[[214,2],[214,48]],[[214,2],[214,48]],["axi_lite_cut_intf","#AnonymousStructUnion40"],["struct_union_member"]]]]],[[["#AnonymousStructUnion41",[[215,2],[215,54]],[[215,2],[215,54]],["axi_lite_cut_intf"],["struct"]],[215,53]],[[["data",[[215,2],[215,54]],[[215,2],[215,54]],["axi_lite_cut_intf","#AnonymousStructUnion41"],["struct_union_member"]],["strb",[[215,2],[215,54]],[[215,2],[215,54]],["axi_lite_cut_intf","#AnonymousStructUnion41"],["struct_union_member"]]]]],[[["#AnonymousStructUnion42",[[216,2],[216,38]],[[216,2],[216,38]],["axi_lite_cut_intf"],["struct"]],[216,37]],[[["resp",[[216,2],[216,38]],[[216,2],[216,38]],["axi_lite_cut_intf","#AnonymousStructUnion42"],["struct_union_member"]]]]],[[["#AnonymousStructUnion43",[[217,2],[217,48]],[[217,2],[217,48]],["axi_lite_cut_intf"],["struct"]],[217,47]],[[["addr",[[217,2],[217,48]],[[217,2],[217,48]],["axi_lite_cut_intf","#AnonymousStructUnion43"],["struct_union_member"]],["prot",[[217,2],[217,48]],[[217,2],[217,48]],["axi_lite_cut_intf","#AnonymousStructUnion43"],["struct_union_member"]]]]],[[["#AnonymousStructUnion44",[[218,2],[218,46]],[[218,2],[218,46]],["axi_lite_cut_intf"],["struct"]],[218,45]],[[["data",[[218,2],[218,46]],[[218,2],[218,46]],["axi_lite_cut_intf","#AnonymousStructUnion44"],["struct_union_member"]],["resp",[[218,2],[218,46]],[[218,2],[218,46]],["axi_lite_cut_intf","#AnonymousStructUnion44"],["struct_union_member"]]]]],[[["#AnonymousStructUnion45",[[219,2],[219,64]],[[219,2],[219,64]],["axi_lite_cut_intf"],["struct"]],[219,63]],[[["aw",[[219,2],[219,64]],[[219,2],[219,64]],["axi_lite_cut_intf","#AnonymousStructUnion45"],["struct_union_member"]],["aw_valid",[[219,2],[219,64]],[[219,2],[219,64]],["axi_lite_cut_intf","#AnonymousStructUnion45"],["struct_union_member"]],["w",[[219,2],[219,64]],[[219,2],[219,64]],["axi_lite_cut_intf","#AnonymousStructUnion45"],["struct_union_member"]],["w_valid",[[219,2],[219,64]],[[219,2],[219,64]],["axi_lite_cut_intf","#AnonymousStructUnion45"],["struct_union_member"]],["b_ready",[[219,2],[219,64]],[[219,2],[219,64]],["axi_lite_cut_intf","#AnonymousStructUnion45"],["struct_union_member"]],["ar",[[219,2],[219,64]],[[219,2],[219,64]],["axi_lite_cut_intf","#AnonymousStructUnion45"],["struct_union_member"]],["ar_valid",[[219,2],[219,64]],[[219,2],[219,64]],["axi_lite_cut_intf","#AnonymousStructUnion45"],["struct_union_member"]],["r_ready",[[219,2],[219,64]],[[219,2],[219,64]],["axi_lite_cut_intf","#AnonymousStructUnion45"],["struct_union_member"]]]]],[[["#AnonymousStructUnion46",[[220,2],[220,54]],[[220,2],[220,54]],["axi_lite_cut_intf"],["struct"]],[220,53]],[[["aw_ready",[[220,2],[220,54]],[[220,2],[220,54]],["axi_lite_cut_intf","#AnonymousStructUnion46"],["struct_union_member"]],["w_ready",[[220,2],[220,54]],[[220,2],[220,54]],["axi_lite_cut_intf","#AnonymousStructUnion46"],["struct_union_member"]],["b",[[220,2],[220,54]],[[220,2],[220,54]],["axi_lite_cut_intf","#AnonymousStructUnion46"],["struct_union_member"]],["b_valid",[[220,2],[220,54]],[[220,2],[220,54]],["axi_lite_cut_intf","#AnonymousStructUnion46"],["struct_union_member"]],["ar_ready",[[220,2],[220,54]],[[220,2],[220,54]],["axi_lite_cut_intf","#AnonymousStructUnion46"],["struct_union_member"]],["r",[[220,2],[220,54]],[[220,2],[220,54]],["axi_lite_cut_intf","#AnonymousStructUnion46"],["struct_union_member"]],["r_valid",[[220,2],[220,54]],[[220,2],[220,54]],["axi_lite_cut_intf","#AnonymousStructUnion46"],["struct_union_member"]]]]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/assign.svh","/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_delayer.sv",[[[[[["axi_delayer",[[13,0],[37,2]],[[13,7],[13,18]],[],["module"]],[118,0]],[[["aw_chan_t",[[15,2],[15,34]],[[15,17],[15,26]],["axi_delayer"],["parameter-port","#Unknown"]],["w_chan_t",[[16,2],[16,34]],[[16,18],[16,26]],["axi_delayer"],["parameter-port","#Unknown"]],["b_chan_t",[[17,2],[17,34]],[[17,18],[17,26]],["axi_delayer"],["parameter-port","#Unknown"]],["ar_chan_t",[[18,2],[18,34]],[[18,17],[18,26]],["axi_delayer"],["parameter-port","#Unknown"]],["r_chan_t",[[19,2],[19,34]],[[19,18],[19,26]],["axi_delayer"],["parameter-port","#Unknown"]],["req_t",[[21,2],[21,34]],[[21,21],[21,26]],["axi_delayer"],["parameter-port","#Unknown"]],["resp_t",[[22,2],[22,34]],[[22,20],[22,26]],["axi_delayer"],["parameter-port","#Unknown"]],["StallRandomInput",[[24,2],[24,46]],[[24,25],[24,41]],["axi_delayer"],["parameter-port","#Unknown"]],["StallRandomOutput",[[25,2],[25,46]],[[25,25],[25,42]],["axi_delayer"],["parameter-port","#Unknown"]],["FixedDelayInput",[[26,2],[26,46]],[[26,25],[26,40]],["axi_delayer"],["parameter-port","#Unknown"]],["FixedDelayOutput",[[27,2],[27,46]],[[27,25],[27,41]],["axi_delayer"],["parameter-port","#Unknown"]],["clk_i",[[29,2],[29,21]],[[29,16],[29,21]],["axi_delayer"],["port","logic"]],["rst_ni",[[30,2],[30,22]],[[30,16],[30,22]],["axi_delayer"],["port","logic"]],["slv_req_i",[[32,2],[32,25]],[[32,16],[32,25]],["axi_delayer"],["port","req_t"]],["slv_resp_o",[[33,2],[33,26]],[[33,16],[33,26]],["axi_delayer"],["port","resp_t"]],["mst_req_o",[[35,2],[35,25]],[[35,16],[35,25]],["axi_delayer"],["port","req_t"]],["mst_resp_i",[[36,2],[36,26]],[[36,16],[36,26]],["axi_delayer"],["port","resp_t"]],["i_stream_delay_aw",[[39,2],[52,3]],[[43,4],[43,21]],["axi_delayer"],["instance","stream_delay"]],["i_stream_delay_ar",[[55,2],[68,3]],[[59,4],[59,21]],["axi_delayer"],["instance","stream_delay"]],["i_stream_delay_w",[[71,2],[84,3]],[[75,4],[75,20]],["axi_delayer"],["instance","stream_delay"]],["i_stream_delay_b",[[87,2],[100,3]],[[91,4],[91,20]],["axi_delayer"],["instance","stream_delay"]],["i_stream_delay_r",[[103,3],[116,3]],[[107,4],[107,20]],["axi_delayer"],["instance","stream_delay"]]]]],[[["axi_delayer_intf",[[123,0],[138,2]],[[123,7],[123,23]],[],["module"]],[194,9]],[[["AXI_ID_WIDTH",[[125,2],[125,48]],[[125,25],[125,37]],["axi_delayer_intf"],["parameter-port","unsigned"]],["AXI_ADDR_WIDTH",[[126,2],[126,48]],[[126,25],[126,39]],["axi_delayer_intf"],["parameter-port","unsigned"]],["AXI_DATA_WIDTH",[[127,2],[127,48]],[[127,25],[127,39]],["axi_delayer_intf"],["parameter-port","unsigned"]],["AXI_USER_WIDTH",[[128,2],[128,48]],[[128,25],[128,39]],["axi_delayer_intf"],["parameter-port","unsigned"]],["STALL_RANDOM_INPUT",[[129,2],[129,48]],[[129,25],[129,43]],["axi_delayer_intf"],["parameter-port","bit"]],["STALL_RANDOM_OUTPUT",[[130,2],[130,48]],[[130,25],[130,44]],["axi_delayer_intf"],["parameter-port","bit"]],["FIXED_DELAY_INPUT",[[131,2],[131,48]],[[131,25],[131,42]],["axi_delayer_intf"],["parameter-port","unsigned"]],["FIXED_DELAY_OUTPUT",[[132,2],[132,48]],[[132,25],[132,43]],["axi_delayer_intf"],["parameter-port","unsigned"]],["clk_i",[[134,2],[134,23]],[[134,18],[134,23]],["axi_delayer_intf"],["port","logic"]],["rst_ni",[[135,2],[135,24]],[[135,18],[135,24]],["axi_delayer_intf"],["port","logic"]],["slv",[[136,2],[136,21]],[[136,18],[136,21]],["axi_delayer_intf"],["port","AXI_BUS.Slave"]],["mst",[[137,2],[137,21]],[[137,18],[137,21]],["axi_delayer_intf"],["port","AXI_BUS.Master"]],["id_t",[[140,2],[140,44]],[[140,39],[140,43]],["axi_delayer_intf"],["typedef","logic"]],["addr_t",[[141,2],[141,46]],[[141,39],[141,45]],["axi_delayer_intf"],["typedef","logic"]],["data_t",[[142,2],[142,46]],[[142,39],[142,45]],["axi_delayer_intf"],["typedef","logic"]],["strb_t",[[143,2],[143,46]],[[143,39],[143,45]],["axi_delayer_intf"],["typedef","logic"]],["user_t",[[144,2],[144,46]],[[144,39],[144,45]],["axi_delayer_intf"],["typedef","logic"]],["aw_chan_t",[[146,2],[146,57]],[[146,2],[146,57]],["axi_delayer_intf"],["typedef","#AnonymousStructUnion47"]],["w_chan_t",[[147,2],[147,57]],[[147,2],[147,57]],["axi_delayer_intf"],["typedef","#AnonymousStructUnion48"]],["b_chan_t",[[148,2],[148,47]],[[148,2],[148,47]],["axi_delayer_intf"],["typedef","#AnonymousStructUnion49"]],["ar_chan_t",[[149,2],[149,57]],[[149,2],[149,57]],["axi_delayer_intf"],["typedef","#AnonymousStructUnion50"]],["r_chan_t",[[150,2],[150,55]],[[150,2],[150,55]],["axi_delayer_intf"],["typedef","#AnonymousStructUnion51"]],["req_t",[[151,2],[151,59]],[[151,2],[151,59]],["axi_delayer_intf"],["typedef","#AnonymousStructUnion52"]],["resp_t",[[152,2],[152,49]],[[152,2],[152,49]],["axi_delayer_intf"],["typedef","#AnonymousStructUnion53"]],["slv_req",[[154,2],[154,16]],[[154,9],[154,16]],["axi_delayer_intf"],["variable","req_t"]],["mst_req",[[154,2],[154,26]],[[154,19],[154,26]],["axi_delayer_intf"],["variable","slv_req"]],["slv_resp",[[155,2],[155,17]],[[155,9],[155,17]],["axi_delayer_intf"],["variable","resp_t"]],["mst_resp",[[155,2],[155,27]],[[155,19],[155,27]],["axi_delayer_intf"],["variable","slv_resp"]],["i_axi_delayer",[[163,2],[182,3]],[[175,4],[175,17]],["axi_delayer_intf"],["instance","axi_delayer"]]],[],[[[["#AnonymousStructUnion47",[[146,2],[146,57]],[[146,2],[146,57]],["axi_delayer_intf"],["struct"]],[146,56]],[[["id",[[146,2],[146,57]],[[146,2],[146,57]],["axi_delayer_intf","#AnonymousStructUnion47"],["struct_union_member"]],["addr",[[146,2],[146,57]],[[146,2],[146,57]],["axi_delayer_intf","#AnonymousStructUnion47"],["struct_union_member"]],["len",[[146,2],[146,57]],[[146,2],[146,57]],["axi_delayer_intf","#AnonymousStructUnion47"],["struct_union_member"]],["size",[[146,2],[146,57]],[[146,2],[146,57]],["axi_delayer_intf","#AnonymousStructUnion47"],["struct_union_member"]],["burst",[[146,2],[146,57]],[[146,2],[146,57]],["axi_delayer_intf","#AnonymousStructUnion47"],["struct_union_member"]],["lock",[[146,2],[146,57]],[[146,2],[146,57]],["axi_delayer_intf","#AnonymousStructUnion47"],["struct_union_member"]],["cache",[[146,2],[146,57]],[[146,2],[146,57]],["axi_delayer_intf","#AnonymousStructUnion47"],["struct_union_member"]],["prot",[[146,2],[146,57]],[[146,2],[146,57]],["axi_delayer_intf","#AnonymousStructUnion47"],["struct_union_member"]],["qos",[[146,2],[146,57]],[[146,2],[146,57]],["axi_delayer_intf","#AnonymousStructUnion47"],["struct_union_member"]],["region",[[146,2],[146,57]],[[146,2],[146,57]],["axi_delayer_intf","#AnonymousStructUnion47"],["struct_union_member"]],["atop",[[146,2],[146,57]],[[146,2],[146,57]],["axi_delayer_intf","#AnonymousStructUnion47"],["struct_union_member"]],["user",[[146,2],[146,57]],[[146,2],[146,57]],["axi_delayer_intf","#AnonymousStructUnion47"],["struct_union_member"]]]]],[[["#AnonymousStructUnion48",[[147,2],[147,57]],[[147,2],[147,57]],["axi_delayer_intf"],["struct"]],[147,56]],[[["data",[[147,2],[147,57]],[[147,2],[147,57]],["axi_delayer_intf","#AnonymousStructUnion48"],["struct_union_member"]],["strb",[[147,2],[147,57]],[[147,2],[147,57]],["axi_delayer_intf","#AnonymousStructUnion48"],["struct_union_member"]],["last",[[147,2],[147,57]],[[147,2],[147,57]],["axi_delayer_intf","#AnonymousStructUnion48"],["struct_union_member"]],["user",[[147,2],[147,57]],[[147,2],[147,57]],["axi_delayer_intf","#AnonymousStructUnion48"],["struct_union_member"]]]]],[[["#AnonymousStructUnion49",[[148,2],[148,47]],[[148,2],[148,47]],["axi_delayer_intf"],["struct"]],[148,46]],[[["id",[[148,2],[148,47]],[[148,2],[148,47]],["axi_delayer_intf","#AnonymousStructUnion49"],["struct_union_member"]],["resp",[[148,2],[148,47]],[[148,2],[148,47]],["axi_delayer_intf","#AnonymousStructUnion49"],["struct_union_member"]],["user",[[148,2],[148,47]],[[148,2],[148,47]],["axi_delayer_intf","#AnonymousStructUnion49"],["struct_union_member"]]]]],[[["#AnonymousStructUnion50",[[149,2],[149,57]],[[149,2],[149,57]],["axi_delayer_intf"],["struct"]],[149,56]],[[["id",[[149,2],[149,57]],[[149,2],[149,57]],["axi_delayer_intf","#AnonymousStructUnion50"],["struct_union_member"]],["addr",[[149,2],[149,57]],[[149,2],[149,57]],["axi_delayer_intf","#AnonymousStructUnion50"],["struct_union_member"]],["len",[[149,2],[149,57]],[[149,2],[149,57]],["axi_delayer_intf","#AnonymousStructUnion50"],["struct_union_member"]],["size",[[149,2],[149,57]],[[149,2],[149,57]],["axi_delayer_intf","#AnonymousStructUnion50"],["struct_union_member"]],["burst",[[149,2],[149,57]],[[149,2],[149,57]],["axi_delayer_intf","#AnonymousStructUnion50"],["struct_union_member"]],["lock",[[149,2],[149,57]],[[149,2],[149,57]],["axi_delayer_intf","#AnonymousStructUnion50"],["struct_union_member"]],["cache",[[149,2],[149,57]],[[149,2],[149,57]],["axi_delayer_intf","#AnonymousStructUnion50"],["struct_union_member"]],["prot",[[149,2],[149,57]],[[149,2],[149,57]],["axi_delayer_intf","#AnonymousStructUnion50"],["struct_union_member"]],["qos",[[149,2],[149,57]],[[149,2],[149,57]],["axi_delayer_intf","#AnonymousStructUnion50"],["struct_union_member"]],["region",[[149,2],[149,57]],[[149,2],[149,57]],["axi_delayer_intf","#AnonymousStructUnion50"],["struct_union_member"]],["user",[[149,2],[149,57]],[[149,2],[149,57]],["axi_delayer_intf","#AnonymousStructUnion50"],["struct_union_member"]]]]],[[["#AnonymousStructUnion51",[[150,2],[150,55]],[[150,2],[150,55]],["axi_delayer_intf"],["struct"]],[150,54]],[[["id",[[150,2],[150,55]],[[150,2],[150,55]],["axi_delayer_intf","#AnonymousStructUnion51"],["struct_union_member"]],["data",[[150,2],[150,55]],[[150,2],[150,55]],["axi_delayer_intf","#AnonymousStructUnion51"],["struct_union_member"]],["resp",[[150,2],[150,55]],[[150,2],[150,55]],["axi_delayer_intf","#AnonymousStructUnion51"],["struct_union_member"]],["last",[[150,2],[150,55]],[[150,2],[150,55]],["axi_delayer_intf","#AnonymousStructUnion51"],["struct_union_member"]],["user",[[150,2],[150,55]],[[150,2],[150,55]],["axi_delayer_intf","#AnonymousStructUnion51"],["struct_union_member"]]]]],[[["#AnonymousStructUnion52",[[151,2],[151,59]],[[151,2],[151,59]],["axi_delayer_intf"],["struct"]],[151,58]],[[["aw",[[151,2],[151,59]],[[151,2],[151,59]],["axi_delayer_intf","#AnonymousStructUnion52"],["struct_union_member"]],["aw_valid",[[151,2],[151,59]],[[151,2],[151,59]],["axi_delayer_intf","#AnonymousStructUnion52"],["struct_union_member"]],["w",[[151,2],[151,59]],[[151,2],[151,59]],["axi_delayer_intf","#AnonymousStructUnion52"],["struct_union_member"]],["w_valid",[[151,2],[151,59]],[[151,2],[151,59]],["axi_delayer_intf","#AnonymousStructUnion52"],["struct_union_member"]],["b_ready",[[151,2],[151,59]],[[151,2],[151,59]],["axi_delayer_intf","#AnonymousStructUnion52"],["struct_union_member"]],["ar",[[151,2],[151,59]],[[151,2],[151,59]],["axi_delayer_intf","#AnonymousStructUnion52"],["struct_union_member"]],["ar_valid",[[151,2],[151,59]],[[151,2],[151,59]],["axi_delayer_intf","#AnonymousStructUnion52"],["struct_union_member"]],["r_ready",[[151,2],[151,59]],[[151,2],[151,59]],["axi_delayer_intf","#AnonymousStructUnion52"],["struct_union_member"]]]]],[[["#AnonymousStructUnion53",[[152,2],[152,49]],[[152,2],[152,49]],["axi_delayer_intf"],["struct"]],[152,48]],[[["aw_ready",[[152,2],[152,49]],[[152,2],[152,49]],["axi_delayer_intf","#AnonymousStructUnion53"],["struct_union_member"]],["ar_ready",[[152,2],[152,49]],[[152,2],[152,49]],["axi_delayer_intf","#AnonymousStructUnion53"],["struct_union_member"]],["w_ready",[[152,2],[152,49]],[[152,2],[152,49]],["axi_delayer_intf","#AnonymousStructUnion53"],["struct_union_member"]],["b_valid",[[152,2],[152,49]],[[152,2],[152,49]],["axi_delayer_intf","#AnonymousStructUnion53"],["struct_union_member"]],["b",[[152,2],[152,49]],[[152,2],[152,49]],["axi_delayer_intf","#AnonymousStructUnion53"],["struct_union_member"]],["r_valid",[[152,2],[152,49]],[[152,2],[152,49]],["axi_delayer_intf","#AnonymousStructUnion53"],["struct_union_member"]],["r",[[152,2],[152,49]],[[152,2],[152,49]],["axi_delayer_intf","#AnonymousStructUnion53"],["struct_union_member"]]]]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh","/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/assign.svh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv",[[],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_dw_converter.sv",[[[[[["axi_dw_converter",[[16,0],[42,4]],[[16,7],[16,23]],[],["module"]],[109,27]],[[["AxiMaxReads",[[17,4],[17,50]],[[17,27],[17,38]],["axi_dw_converter"],["parameter-port","unsigned"]],["AxiSlvPortDataWidth",[[18,4],[18,50]],[[18,27],[18,46]],["axi_dw_converter"],["parameter-port","unsigned"]],["AxiMstPortDataWidth",[[19,4],[19,50]],[[19,27],[19,46]],["axi_dw_converter"],["parameter-port","unsigned"]],["AxiAddrWidth",[[20,4],[20,50]],[[20,27],[20,39]],["axi_dw_converter"],["parameter-port","unsigned"]],["AxiIdWidth",[[21,4],[21,50]],[[21,27],[21,37]],["axi_dw_converter"],["parameter-port","unsigned"]],["aw_chan_t",[[22,4],[22,54]],[[22,19],[22,28]],["axi_dw_converter"],["parameter-port","#Unknown"]],["mst_w_chan_t",[[23,4],[23,54]],[[23,19],[23,31]],["axi_dw_converter"],["parameter-port","#Unknown"]],["slv_w_chan_t",[[24,4],[24,54]],[[24,19],[24,31]],["axi_dw_converter"],["parameter-port","#Unknown"]],["b_chan_t",[[25,4],[25,54]],[[25,19],[25,27]],["axi_dw_converter"],["parameter-port","#Unknown"]],["ar_chan_t",[[26,4],[26,54]],[[26,19],[26,28]],["axi_dw_converter"],["parameter-port","#Unknown"]],["mst_r_chan_t",[[27,4],[27,54]],[[27,19],[27,31]],["axi_dw_converter"],["parameter-port","#Unknown"]],["slv_r_chan_t",[[28,4],[28,54]],[[28,19],[28,31]],["axi_dw_converter"],["parameter-port","#Unknown"]],["axi_mst_req_t",[[29,4],[29,54]],[[29,19],[29,32]],["axi_dw_converter"],["parameter-port","#Unknown"]],["axi_mst_resp_t",[[30,4],[30,54]],[[30,19],[30,33]],["axi_dw_converter"],["parameter-port","#Unknown"]],["axi_slv_req_t",[[31,4],[31,54]],[[31,19],[31,32]],["axi_dw_converter"],["parameter-port","#Unknown"]],["axi_slv_resp_t",[[32,4],[32,54]],[[32,19],[32,33]],["axi_dw_converter"],["parameter-port","#Unknown"]],["clk_i",[[34,4],[34,31]],[[34,26],[34,31]],["axi_dw_converter"],["port","logic"]],["rst_ni",[[35,4],[35,32]],[[35,26],[35,32]],["axi_dw_converter"],["port","logic"]],["slv_req_i",[[37,4],[37,35]],[[37,26],[37,35]],["axi_dw_converter"],["port","axi_slv_req_t"]],["slv_resp_o",[[38,4],[38,36]],[[38,26],[38,36]],["axi_dw_converter"],["port","axi_slv_resp_t"]],["mst_req_o",[[40,4],[40,35]],[[40,26],[40,35]],["axi_dw_converter"],["port","axi_mst_req_t"]],["mst_resp_i",[[41,4],[41,36]],[[41,26],[41,36]],["axi_dw_converter"],["port","axi_mst_resp_t"]],["i_axi_dw_upsizer",[[50,4],[76,5]],[[67,6],[67,22]],["axi_dw_converter"],["instance","axi_dw_upsizer"]],["i_axi_dw_downsizer",[[80,4],[106,5]],[[97,6],[97,24]],["axi_dw_converter"],["instance","axi_dw_downsizer"]]]]],[[["axi_dw_converter_intf",[[116,0],[128,4]],[[116,7],[116,28]],[],["module"]],[188,32]],[[["AXI_ID_WIDTH",[[117,4],[117,54]],[[117,27],[117,39]],["axi_dw_converter_intf"],["parameter-port","unsigned"]],["AXI_ADDR_WIDTH",[[118,4],[118,54]],[[118,27],[118,41]],["axi_dw_converter_intf"],["parameter-port","unsigned"]],["AXI_SLV_PORT_DATA_WIDTH",[[119,4],[119,54]],[[119,27],[119,50]],["axi_dw_converter_intf"],["parameter-port","unsigned"]],["AXI_MST_PORT_DATA_WIDTH",[[120,4],[120,54]],[[120,27],[120,50]],["axi_dw_converter_intf"],["parameter-port","unsigned"]],["AXI_USER_WIDTH",[[121,4],[121,54]],[[121,27],[121,41]],["axi_dw_converter_intf"],["parameter-port","unsigned"]],["AXI_MAX_READS",[[122,4],[122,54]],[[122,27],[122,40]],["axi_dw_converter_intf"],["parameter-port","unsigned"]],["clk_i",[[124,4],[124,30]],[[124,25],[124,30]],["axi_dw_converter_intf"],["port","logic"]],["rst_ni",[[125,4],[125,31]],[[125,25],[125,31]],["axi_dw_converter_intf"],["port","logic"]],["slv",[[126,4],[126,28]],[[126,25],[126,28]],["axi_dw_converter_intf"],["port","AXI_BUS.Slave"]],["mst",[[127,4],[127,28]],[[127,25],[127,28]],["axi_dw_converter_intf"],["port","AXI_BUS.Master"]],["id_t",[[130,2],[130,59]],[[130,35],[130,39]],["axi_dw_converter_intf"],["typedef","logic"]],["addr_t",[[131,2],[131,59]],[[131,37],[131,43]],["axi_dw_converter_intf"],["typedef","logic"]],["mst_data_t",[[132,2],[132,59]],[[132,46],[132,56]],["axi_dw_converter_intf"],["typedef","logic"]],["mst_strb_t",[[133,2],[133,59]],[[133,48],[133,58]],["axi_dw_converter_intf"],["typedef","logic"]],["slv_data_t",[[134,2],[134,59]],[[134,46],[134,56]],["axi_dw_converter_intf"],["typedef","logic"]],["slv_strb_t",[[135,2],[135,59]],[[135,48],[135,58]],["axi_dw_converter_intf"],["typedef","logic"]],["user_t",[[136,2],[136,59]],[[136,37],[136,43]],["axi_dw_converter_intf"],["typedef","logic"]],["aw_chan_t",[[137,2],[137,57]],[[137,2],[137,57]],["axi_dw_converter_intf"],["typedef","#AnonymousStructUnion56"]],["mst_w_chan_t",[[138,2],[138,69]],[[138,2],[138,69]],["axi_dw_converter_intf"],["typedef","#AnonymousStructUnion57"]],["slv_w_chan_t",[[139,2],[139,69]],[[139,2],[139,69]],["axi_dw_converter_intf"],["typedef","#AnonymousStructUnion58"]],["b_chan_t",[[140,2],[140,47]],[[140,2],[140,47]],["axi_dw_converter_intf"],["typedef","#AnonymousStructUnion59"]],["ar_chan_t",[[141,2],[141,57]],[[141,2],[141,57]],["axi_dw_converter_intf"],["typedef","#AnonymousStructUnion60"]],["mst_r_chan_t",[[142,2],[142,63]],[[142,2],[142,63]],["axi_dw_converter_intf"],["typedef","#AnonymousStructUnion61"]],["slv_r_chan_t",[[143,2],[143,63]],[[143,2],[143,63]],["axi_dw_converter_intf"],["typedef","#AnonymousStructUnion62"]],["mst_req_t",[[144,2],[144,67]],[[144,2],[144,67]],["axi_dw_converter_intf"],["typedef","#AnonymousStructUnion63"]],["mst_resp_t",[[145,2],[145,57]],[[145,2],[145,57]],["axi_dw_converter_intf"],["typedef","#AnonymousStructUnion64"]],["slv_req_t",[[146,2],[146,67]],[[146,2],[146,67]],["axi_dw_converter_intf"],["typedef","#AnonymousStructUnion65"]],["slv_resp_t",[[147,2],[147,57]],[[147,2],[147,57]],["axi_dw_converter_intf"],["typedef","#AnonymousStructUnion66"]],["slv_req",[[149,2],[149,20]],[[149,13],[149,20]],["axi_dw_converter_intf"],["variable","slv_req_t"]],["slv_resp",[[150,2],[150,21]],[[150,13],[150,21]],["axi_dw_converter_intf"],["variable","slv_resp_t"]],["mst_req",[[151,2],[151,20]],[[151,13],[151,20]],["axi_dw_converter_intf"],["variable","mst_req_t"]],["mst_resp",[[152,2],[152,21]],[[152,13],[152,21]],["axi_dw_converter_intf"],["variable","mst_resp_t"]],["i_axi_dw_converter",[[160,2],[186,3]],[[177,4],[177,22]],["axi_dw_converter_intf"],["instance","axi_dw_converter"]]],[],[[[["#AnonymousStructUnion56",[[137,2],[137,57]],[[137,2],[137,57]],["axi_dw_converter_intf"],["struct"]],[137,56]],[[["id",[[137,2],[137,57]],[[137,2],[137,57]],["axi_dw_converter_intf","#AnonymousStructUnion56"],["struct_union_member"]],["addr",[[137,2],[137,57]],[[137,2],[137,57]],["axi_dw_converter_intf","#AnonymousStructUnion56"],["struct_union_member"]],["len",[[137,2],[137,57]],[[137,2],[137,57]],["axi_dw_converter_intf","#AnonymousStructUnion56"],["struct_union_member"]],["size",[[137,2],[137,57]],[[137,2],[137,57]],["axi_dw_converter_intf","#AnonymousStructUnion56"],["struct_union_member"]],["burst",[[137,2],[137,57]],[[137,2],[137,57]],["axi_dw_converter_intf","#AnonymousStructUnion56"],["struct_union_member"]],["lock",[[137,2],[137,57]],[[137,2],[137,57]],["axi_dw_converter_intf","#AnonymousStructUnion56"],["struct_union_member"]],["cache",[[137,2],[137,57]],[[137,2],[137,57]],["axi_dw_converter_intf","#AnonymousStructUnion56"],["struct_union_member"]],["prot",[[137,2],[137,57]],[[137,2],[137,57]],["axi_dw_converter_intf","#AnonymousStructUnion56"],["struct_union_member"]],["qos",[[137,2],[137,57]],[[137,2],[137,57]],["axi_dw_converter_intf","#AnonymousStructUnion56"],["struct_union_member"]],["region",[[137,2],[137,57]],[[137,2],[137,57]],["axi_dw_converter_intf","#AnonymousStructUnion56"],["struct_union_member"]],["atop",[[137,2],[137,57]],[[137,2],[137,57]],["axi_dw_converter_intf","#AnonymousStructUnion56"],["struct_union_member"]],["user",[[137,2],[137,57]],[[137,2],[137,57]],["axi_dw_converter_intf","#AnonymousStructUnion56"],["struct_union_member"]]]]],[[["#AnonymousStructUnion57",[[138,2],[138,69]],[[138,2],[138,69]],["axi_dw_converter_intf"],["struct"]],[138,68]],[[["data",[[138,2],[138,69]],[[138,2],[138,69]],["axi_dw_converter_intf","#AnonymousStructUnion57"],["struct_union_member"]],["strb",[[138,2],[138,69]],[[138,2],[138,69]],["axi_dw_converter_intf","#AnonymousStructUnion57"],["struct_union_member"]],["last",[[138,2],[138,69]],[[138,2],[138,69]],["axi_dw_converter_intf","#AnonymousStructUnion57"],["struct_union_member"]],["user",[[138,2],[138,69]],[[138,2],[138,69]],["axi_dw_converter_intf","#AnonymousStructUnion57"],["struct_union_member"]]]]],[[["#AnonymousStructUnion58",[[139,2],[139,69]],[[139,2],[139,69]],["axi_dw_converter_intf"],["struct"]],[139,68]],[[["data",[[139,2],[139,69]],[[139,2],[139,69]],["axi_dw_converter_intf","#AnonymousStructUnion58"],["struct_union_member"]],["strb",[[139,2],[139,69]],[[139,2],[139,69]],["axi_dw_converter_intf","#AnonymousStructUnion58"],["struct_union_member"]],["last",[[139,2],[139,69]],[[139,2],[139,69]],["axi_dw_converter_intf","#AnonymousStructUnion58"],["struct_union_member"]],["user",[[139,2],[139,69]],[[139,2],[139,69]],["axi_dw_converter_intf","#AnonymousStructUnion58"],["struct_union_member"]]]]],[[["#AnonymousStructUnion59",[[140,2],[140,47]],[[140,2],[140,47]],["axi_dw_converter_intf"],["struct"]],[140,46]],[[["id",[[140,2],[140,47]],[[140,2],[140,47]],["axi_dw_converter_intf","#AnonymousStructUnion59"],["struct_union_member"]],["resp",[[140,2],[140,47]],[[140,2],[140,47]],["axi_dw_converter_intf","#AnonymousStructUnion59"],["struct_union_member"]],["user",[[140,2],[140,47]],[[140,2],[140,47]],["axi_dw_converter_intf","#AnonymousStructUnion59"],["struct_union_member"]]]]],[[["#AnonymousStructUnion60",[[141,2],[141,57]],[[141,2],[141,57]],["axi_dw_converter_intf"],["struct"]],[141,56]],[[["id",[[141,2],[141,57]],[[141,2],[141,57]],["axi_dw_converter_intf","#AnonymousStructUnion60"],["struct_union_member"]],["addr",[[141,2],[141,57]],[[141,2],[141,57]],["axi_dw_converter_intf","#AnonymousStructUnion60"],["struct_union_member"]],["len",[[141,2],[141,57]],[[141,2],[141,57]],["axi_dw_converter_intf","#AnonymousStructUnion60"],["struct_union_member"]],["size",[[141,2],[141,57]],[[141,2],[141,57]],["axi_dw_converter_intf","#AnonymousStructUnion60"],["struct_union_member"]],["burst",[[141,2],[141,57]],[[141,2],[141,57]],["axi_dw_converter_intf","#AnonymousStructUnion60"],["struct_union_member"]],["lock",[[141,2],[141,57]],[[141,2],[141,57]],["axi_dw_converter_intf","#AnonymousStructUnion60"],["struct_union_member"]],["cache",[[141,2],[141,57]],[[141,2],[141,57]],["axi_dw_converter_intf","#AnonymousStructUnion60"],["struct_union_member"]],["prot",[[141,2],[141,57]],[[141,2],[141,57]],["axi_dw_converter_intf","#AnonymousStructUnion60"],["struct_union_member"]],["qos",[[141,2],[141,57]],[[141,2],[141,57]],["axi_dw_converter_intf","#AnonymousStructUnion60"],["struct_union_member"]],["region",[[141,2],[141,57]],[[141,2],[141,57]],["axi_dw_converter_intf","#AnonymousStructUnion60"],["struct_union_member"]],["user",[[141,2],[141,57]],[[141,2],[141,57]],["axi_dw_converter_intf","#AnonymousStructUnion60"],["struct_union_member"]]]]],[[["#AnonymousStructUnion61",[[142,2],[142,63]],[[142,2],[142,63]],["axi_dw_converter_intf"],["struct"]],[142,62]],[[["id",[[142,2],[142,63]],[[142,2],[142,63]],["axi_dw_converter_intf","#AnonymousStructUnion61"],["struct_union_member"]],["data",[[142,2],[142,63]],[[142,2],[142,63]],["axi_dw_converter_intf","#AnonymousStructUnion61"],["struct_union_member"]],["resp",[[142,2],[142,63]],[[142,2],[142,63]],["axi_dw_converter_intf","#AnonymousStructUnion61"],["struct_union_member"]],["last",[[142,2],[142,63]],[[142,2],[142,63]],["axi_dw_converter_intf","#AnonymousStructUnion61"],["struct_union_member"]],["user",[[142,2],[142,63]],[[142,2],[142,63]],["axi_dw_converter_intf","#AnonymousStructUnion61"],["struct_union_member"]]]]],[[["#AnonymousStructUnion62",[[143,2],[143,63]],[[143,2],[143,63]],["axi_dw_converter_intf"],["struct"]],[143,62]],[[["id",[[143,2],[143,63]],[[143,2],[143,63]],["axi_dw_converter_intf","#AnonymousStructUnion62"],["struct_union_member"]],["data",[[143,2],[143,63]],[[143,2],[143,63]],["axi_dw_converter_intf","#AnonymousStructUnion62"],["struct_union_member"]],["resp",[[143,2],[143,63]],[[143,2],[143,63]],["axi_dw_converter_intf","#AnonymousStructUnion62"],["struct_union_member"]],["last",[[143,2],[143,63]],[[143,2],[143,63]],["axi_dw_converter_intf","#AnonymousStructUnion62"],["struct_union_member"]],["user",[[143,2],[143,63]],[[143,2],[143,63]],["axi_dw_converter_intf","#AnonymousStructUnion62"],["struct_union_member"]]]]],[[["#AnonymousStructUnion63",[[144,2],[144,67]],[[144,2],[144,67]],["axi_dw_converter_intf"],["struct"]],[144,66]],[[["aw",[[144,2],[144,67]],[[144,2],[144,67]],["axi_dw_converter_intf","#AnonymousStructUnion63"],["struct_union_member"]],["aw_valid",[[144,2],[144,67]],[[144,2],[144,67]],["axi_dw_converter_intf","#AnonymousStructUnion63"],["struct_union_member"]],["w",[[144,2],[144,67]],[[144,2],[144,67]],["axi_dw_converter_intf","#AnonymousStructUnion63"],["struct_union_member"]],["w_valid",[[144,2],[144,67]],[[144,2],[144,67]],["axi_dw_converter_intf","#AnonymousStructUnion63"],["struct_union_member"]],["b_ready",[[144,2],[144,67]],[[144,2],[144,67]],["axi_dw_converter_intf","#AnonymousStructUnion63"],["struct_union_member"]],["ar",[[144,2],[144,67]],[[144,2],[144,67]],["axi_dw_converter_intf","#AnonymousStructUnion63"],["struct_union_member"]],["ar_valid",[[144,2],[144,67]],[[144,2],[144,67]],["axi_dw_converter_intf","#AnonymousStructUnion63"],["struct_union_member"]],["r_ready",[[144,2],[144,67]],[[144,2],[144,67]],["axi_dw_converter_intf","#AnonymousStructUnion63"],["struct_union_member"]]]]],[[["#AnonymousStructUnion64",[[145,2],[145,57]],[[145,2],[145,57]],["axi_dw_converter_intf"],["struct"]],[145,56]],[[["aw_ready",[[145,2],[145,57]],[[145,2],[145,57]],["axi_dw_converter_intf","#AnonymousStructUnion64"],["struct_union_member"]],["ar_ready",[[145,2],[145,57]],[[145,2],[145,57]],["axi_dw_converter_intf","#AnonymousStructUnion64"],["struct_union_member"]],["w_ready",[[145,2],[145,57]],[[145,2],[145,57]],["axi_dw_converter_intf","#AnonymousStructUnion64"],["struct_union_member"]],["b_valid",[[145,2],[145,57]],[[145,2],[145,57]],["axi_dw_converter_intf","#AnonymousStructUnion64"],["struct_union_member"]],["b",[[145,2],[145,57]],[[145,2],[145,57]],["axi_dw_converter_intf","#AnonymousStructUnion64"],["struct_union_member"]],["r_valid",[[145,2],[145,57]],[[145,2],[145,57]],["axi_dw_converter_intf","#AnonymousStructUnion64"],["struct_union_member"]],["r",[[145,2],[145,57]],[[145,2],[145,57]],["axi_dw_converter_intf","#AnonymousStructUnion64"],["struct_union_member"]]]]],[[["#AnonymousStructUnion65",[[146,2],[146,67]],[[146,2],[146,67]],["axi_dw_converter_intf"],["struct"]],[146,66]],[[["aw",[[146,2],[146,67]],[[146,2],[146,67]],["axi_dw_converter_intf","#AnonymousStructUnion65"],["struct_union_member"]],["aw_valid",[[146,2],[146,67]],[[146,2],[146,67]],["axi_dw_converter_intf","#AnonymousStructUnion65"],["struct_union_member"]],["w",[[146,2],[146,67]],[[146,2],[146,67]],["axi_dw_converter_intf","#AnonymousStructUnion65"],["struct_union_member"]],["w_valid",[[146,2],[146,67]],[[146,2],[146,67]],["axi_dw_converter_intf","#AnonymousStructUnion65"],["struct_union_member"]],["b_ready",[[146,2],[146,67]],[[146,2],[146,67]],["axi_dw_converter_intf","#AnonymousStructUnion65"],["struct_union_member"]],["ar",[[146,2],[146,67]],[[146,2],[146,67]],["axi_dw_converter_intf","#AnonymousStructUnion65"],["struct_union_member"]],["ar_valid",[[146,2],[146,67]],[[146,2],[146,67]],["axi_dw_converter_intf","#AnonymousStructUnion65"],["struct_union_member"]],["r_ready",[[146,2],[146,67]],[[146,2],[146,67]],["axi_dw_converter_intf","#AnonymousStructUnion65"],["struct_union_member"]]]]],[[["#AnonymousStructUnion66",[[147,2],[147,57]],[[147,2],[147,57]],["axi_dw_converter_intf"],["struct"]],[147,56]],[[["aw_ready",[[147,2],[147,57]],[[147,2],[147,57]],["axi_dw_converter_intf","#AnonymousStructUnion66"],["struct_union_member"]],["ar_ready",[[147,2],[147,57]],[[147,2],[147,57]],["axi_dw_converter_intf","#AnonymousStructUnion66"],["struct_union_member"]],["w_ready",[[147,2],[147,57]],[[147,2],[147,57]],["axi_dw_converter_intf","#AnonymousStructUnion66"],["struct_union_member"]],["b_valid",[[147,2],[147,57]],[[147,2],[147,57]],["axi_dw_converter_intf","#AnonymousStructUnion66"],["struct_union_member"]],["b",[[147,2],[147,57]],[[147,2],[147,57]],["axi_dw_converter_intf","#AnonymousStructUnion66"],["struct_union_member"]],["r_valid",[[147,2],[147,57]],[[147,2],[147,57]],["axi_dw_converter_intf","#AnonymousStructUnion66"],["struct_union_member"]],["r",[[147,2],[147,57]],[[147,2],[147,57]],["axi_dw_converter_intf","#AnonymousStructUnion66"],["struct_union_member"]]]]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/assign.svh","/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_dw_downsizer.sv",[[[[[["axi_dw_downsizer",[[20,0],[46,4]],[[20,7],[20,23]],[],["module"]],[877,27]],[[["AxiMaxReads",[[21,4],[21,50]],[[21,27],[21,38]],["axi_dw_downsizer"],["parameter-port","unsigned"]],["AxiSlvPortDataWidth",[[22,4],[22,50]],[[22,27],[22,46]],["axi_dw_downsizer"],["parameter-port","unsigned"]],["AxiMstPortDataWidth",[[23,4],[23,50]],[[23,27],[23,46]],["axi_dw_downsizer"],["parameter-port","unsigned"]],["AxiAddrWidth",[[24,4],[24,50]],[[24,27],[24,39]],["axi_dw_downsizer"],["parameter-port","unsigned"]],["AxiIdWidth",[[25,4],[25,50]],[[25,27],[25,37]],["axi_dw_downsizer"],["parameter-port","unsigned"]],["aw_chan_t",[[26,4],[26,54]],[[26,19],[26,28]],["axi_dw_downsizer"],["parameter-port","#Unknown"]],["mst_w_chan_t",[[27,4],[27,54]],[[27,19],[27,31]],["axi_dw_downsizer"],["parameter-port","#Unknown"]],["slv_w_chan_t",[[28,4],[28,54]],[[28,19],[28,31]],["axi_dw_downsizer"],["parameter-port","#Unknown"]],["b_chan_t",[[29,4],[29,54]],[[29,19],[29,27]],["axi_dw_downsizer"],["parameter-port","#Unknown"]],["ar_chan_t",[[30,4],[30,54]],[[30,19],[30,28]],["axi_dw_downsizer"],["parameter-port","#Unknown"]],["mst_r_chan_t",[[31,4],[31,54]],[[31,19],[31,31]],["axi_dw_downsizer"],["parameter-port","#Unknown"]],["slv_r_chan_t",[[32,4],[32,54]],[[32,19],[32,31]],["axi_dw_downsizer"],["parameter-port","#Unknown"]],["axi_mst_req_t",[[33,4],[33,54]],[[33,19],[33,32]],["axi_dw_downsizer"],["parameter-port","#Unknown"]],["axi_mst_resp_t",[[34,4],[34,54]],[[34,19],[34,33]],["axi_dw_downsizer"],["parameter-port","#Unknown"]],["axi_slv_req_t",[[35,4],[35,54]],[[35,19],[35,32]],["axi_dw_downsizer"],["parameter-port","#Unknown"]],["axi_slv_resp_t",[[36,4],[36,54]],[[36,19],[36,33]],["axi_dw_downsizer"],["parameter-port","#Unknown"]],["clk_i",[[38,4],[38,31]],[[38,26],[38,31]],["axi_dw_downsizer"],["port","logic"]],["rst_ni",[[39,4],[39,32]],[[39,26],[39,32]],["axi_dw_downsizer"],["port","logic"]],["slv_req_i",[[41,4],[41,35]],[[41,26],[41,35]],["axi_dw_downsizer"],["port","axi_slv_req_t"]],["slv_resp_o",[[42,4],[42,36]],[[42,26],[42,36]],["axi_dw_downsizer"],["port","axi_slv_resp_t"]],["mst_req_o",[[44,4],[44,35]],[[44,26],[44,35]],["axi_dw_downsizer"],["port","axi_mst_req_t"]],["mst_resp_i",[[45,4],[45,36]],[[45,26],[45,36]],["axi_dw_downsizer"],["port","axi_mst_resp_t"]],["TranIdWidth",[[57,2],[57,69]],[[57,13],[57,24]],["axi_dw_downsizer"],["localparam"]],["tran_id_t",[[58,2],[58,44]],[[58,34],[58,43]],["axi_dw_downsizer"],["typedef","logic"]],["AxiSlvPortStrbWidth",[[61,2],[61,59]],[[61,13],[61,32]],["axi_dw_downsizer"],["localparam"]],["AxiMstPortStrbWidth",[[62,2],[62,59]],[[62,13],[62,32]],["axi_dw_downsizer"],["localparam"]],["AxiSlvPortMaxSize",[[64,2],[64,61]],[[64,13],[64,30]],["axi_dw_downsizer"],["localparam"]],["AxiMstPortMaxSize",[[65,2],[65,61]],[[65,13],[65,30]],["axi_dw_downsizer"],["localparam"]],["SlvPortByteMask",[[67,2],[67,55]],[[67,13],[67,28]],["axi_dw_downsizer"],["localparam"]],["MstPortByteMask",[[68,2],[68,55]],[[68,13],[68,28]],["axi_dw_downsizer"],["localparam"]],["mst_data_t",[[71,2],[71,58]],[[71,47],[71,57]],["axi_dw_downsizer"],["typedef","logic"]],["slv_data_t",[[72,2],[72,58]],[[72,47],[72,57]],["axi_dw_downsizer"],["typedef","logic"]],["addr_t",[[75,2],[75,42]],[[75,35],[75,41]],["axi_dw_downsizer"],["typedef","logic"]],["id_t",[[78,2],[78,38]],[[78,33],[78,37]],["axi_dw_downsizer"],["typedef","logic"]],["burst_len_t",[[81,2],[81,84]],[[81,72],[81,83]],["axi_dw_downsizer"],["typedef","logic"]],["mst_req",[[84,2],[84,24]],[[84,17],[84,24]],["axi_dw_downsizer"],["variable","axi_mst_req_t"]],["mst_resp",[[85,2],[85,25]],[[85,17],[85,25]],["axi_dw_downsizer"],["variable","axi_mst_resp_t"]],["slv_r_tran",[[93,2],[93,43]],[[93,33],[93,43]],["axi_dw_downsizer"],["variable","slv_r_chan_t"]],["slv_r_valid_tran",[[94,2],[94,49]],[[94,33],[94,49]],["axi_dw_downsizer"],["variable","logic"]],["slv_r_ready_tran",[[95,2],[95,49]],[[95,33],[95,49]],["axi_dw_downsizer"],["variable","logic"]],["i_slv_r_arb",[[97,2],[115,3]],[[103,4],[103,15]],["axi_dw_downsizer"],["instance","rr_arb_tree"]],["mst_r_ready_tran",[[117,2],[117,42]],[[117,26],[117,42]],["axi_dw_downsizer"],["variable","logic"]],["arb_slv_ar_id",[[122,2],[122,39]],[[122,26],[122,39]],["axi_dw_downsizer"],["variable","id_t"]],["arb_slv_ar_req",[[123,2],[123,40]],[[123,26],[123,40]],["axi_dw_downsizer"],["variable","logic"]],["arb_slv_ar_gnt",[[124,2],[124,40]],[[124,26],[124,40]],["axi_dw_downsizer"],["variable","logic"]],["arb_slv_ar_gnt_tran",[[125,2],[125,45]],[[125,26],[125,45]],["axi_dw_downsizer"],["variable","logic"]],["inject_aw_into_ar",[[127,2],[127,43]],[[127,26],[127,43]],["axi_dw_downsizer"],["variable","logic"]],["inject_aw_into_ar_req",[[128,2],[128,47]],[[128,26],[128,47]],["axi_dw_downsizer"],["variable","logic"]],["inject_aw_into_ar_gnt",[[129,2],[129,47]],[[129,26],[129,47]],["axi_dw_downsizer"],["variable","logic"]],["i_slv_ar_arb",[[133,2],[151,3]],[[139,4],[139,16]],["axi_dw_downsizer"],["instance","rr_arb_tree"]],["mst_ar_tran",[[153,2],[153,41]],[[153,30],[153,41]],["axi_dw_downsizer"],["variable","ar_chan_t"]],["mst_ar_id",[[154,2],[154,39]],[[154,30],[154,39]],["axi_dw_downsizer"],["variable","id_t"]],["mst_ar_valid_tran",[[155,2],[155,47]],[[155,30],[155,47]],["axi_dw_downsizer"],["variable","logic"]],["mst_ar_ready_tran",[[156,2],[156,47]],[[156,30],[156,47]],["axi_dw_downsizer"],["variable","logic"]],["mst_req_idx",[[157,2],[157,41]],[[157,30],[157,41]],["axi_dw_downsizer"],["variable","tran_id_t"]],["i_mst_ar_arb",[[159,2],[177,3]],[[165,4],[165,16]],["axi_dw_downsizer"],["instance","rr_arb_tree"]],["axi_err_req",[[183,2],[183,28]],[[183,17],[183,28]],["axi_dw_downsizer"],["variable","axi_mst_req_t"]],["axi_err_resp",[[184,2],[184,29]],[[184,17],[184,29]],["axi_dw_downsizer"],["variable","axi_mst_resp_t"]],["i_axi_err_slv",[[186,2],[197,3]],[[191,4],[191,17]],["axi_dw_downsizer"],["instance","axi_err_slv"]],["mst_req_ar_err",[[206,2],[206,40]],[[206,26],[206,40]],["axi_dw_downsizer"],["variable","logic"]],["mst_req_aw_err",[[207,2],[207,40]],[[207,26],[207,40]],["axi_dw_downsizer"],["variable","logic"]],["i_axi_demux",[[209,2],[232,3]],[[222,4],[222,15]],["axi_dw_downsizer"],["instance","axi_demux"]],["R_IDLE",[[239,4],[239,10]],[[239,4],[239,10]],["axi_dw_downsizer"],["enum_member","#AnonymousEnum8"]],["R_INJECT_AW",[[240,4],[240,15]],[[240,4],[240,15]],["axi_dw_downsizer"],["enum_member","#AnonymousEnum8"]],["R_PASSTHROUGH",[[241,4],[241,17]],[[241,4],[241,17]],["axi_dw_downsizer"],["enum_member","#AnonymousEnum8"]],["R_INCR_DOWNSIZE",[[242,4],[242,19]],[[242,4],[242,19]],["axi_dw_downsizer"],["enum_member","#AnonymousEnum8"]],["R_SPLIT_INCR_DOWNSIZE",[[243,4],[243,25]],[[243,4],[243,25]],["axi_dw_downsizer"],["enum_member","#AnonymousEnum8"]],["r_state_e",[[238,2],[244,14]],[[244,4],[244,13]],["axi_dw_downsizer"],["typedef","#AnonymousEnum8"]],["r_req_t",[[246,2],[255,12]],[[255,4],[255,11]],["axi_dw_downsizer"],["typedef","#AnonymousStructUnion67"]],["idle_read_downsizer",[[258,2],[258,49]],[[258,30],[258,49]],["axi_dw_downsizer"],["variable","logic"]],["idx_ar_downsizer",[[259,2],[259,46]],[[259,30],[259,46]],["axi_dw_downsizer"],["variable","tran_id_t"]],["idx_idle_downsizer",[[262,2],[262,30]],[[262,12],[262,30]],["axi_dw_downsizer"],["variable","tran_id_t"]],["i_idle_lzc",[[263,2],[269,3]],[[265,4],[265,14]],["axi_dw_downsizer"],["instance","lzc"]],["id_clash_downsizer",[[272,2],[272,48]],[[272,30],[272,48]],["axi_dw_downsizer"],["variable","logic"]],["idx_id_clash_downsizer",[[273,2],[273,52]],[[273,30],[273,52]],["axi_dw_downsizer"],["variable","tran_id_t"]],["i_id_clash_onehot_to_bin",[[278,2],[283,3]],[[280,4],[280,28]],["axi_dw_downsizer"],["instance","onehot_to_bin"]],["idqueue_push",[[291,2],[291,42]],[[291,30],[291,42]],["axi_dw_downsizer"],["variable","logic"]],["idqueue_pop",[[292,2],[292,41]],[[292,30],[292,41]],["axi_dw_downsizer"],["variable","logic"]],["idqueue_id",[[293,2],[293,40]],[[293,30],[293,40]],["axi_dw_downsizer"],["variable","tran_id_t"]],["idqueue_valid",[[294,2],[294,43]],[[294,30],[294,43]],["axi_dw_downsizer"],["variable","logic"]],["i_read_id_queue",[[296,2],[318,3]],[[300,4],[300,19]],["axi_dw_downsizer"],["instance","id_queue"]],["r_state_d",[[321,4],[321,23]],[[321,14],[321,23]],["axi_dw_downsizer"],["variable","r_state_e"]],["r_state_q",[[321,4],[321,34]],[[321,25],[321,34]],["axi_dw_downsizer"],["variable","r_state_d"]],["r_req_d",[[322,4],[322,19]],[[322,12],[322,19]],["axi_dw_downsizer"],["variable","r_req_t"]],["r_req_q",[[322,4],[322,32]],[[322,25],[322,32]],["axi_dw_downsizer"],["variable","r_req_d"]],["W_IDLE",[[609,4],[609,10]],[[609,4],[609,10]],["axi_dw_downsizer"],["enum_member","#AnonymousEnum9"]],["W_PASSTHROUGH",[[610,4],[610,17]],[[610,4],[610,17]],["axi_dw_downsizer"],["enum_member","#AnonymousEnum9"]],["W_INCR_DOWNSIZE",[[611,4],[611,19]],[[611,4],[611,19]],["axi_dw_downsizer"],["enum_member","#AnonymousEnum9"]],["W_SPLIT_INCR_DOWNSIZE",[[612,4],[612,25]],[[612,4],[612,25]],["axi_dw_downsizer"],["enum_member","#AnonymousEnum9"]],["w_state_e",[[608,2],[613,14]],[[613,4],[613,13]],["axi_dw_downsizer"],["typedef","#AnonymousEnum9"]],["w_req_t",[[615,2],[624,12]],[[624,4],[624,11]],["axi_dw_downsizer"],["typedef","#AnonymousStructUnion68"]],["w_state_d",[[626,2],[626,21]],[[626,12],[626,21]],["axi_dw_downsizer"],["variable","w_state_e"]],["w_state_q",[[626,2],[626,32]],[[626,23],[626,32]],["axi_dw_downsizer"],["variable","w_state_d"]],["w_req_d",[[627,2],[627,19]],[[627,12],[627,19]],["axi_dw_downsizer"],["variable","w_req_t"]],["w_req_q",[[627,2],[627,28]],[[627,21],[627,28]],["axi_dw_downsizer"],["variable","w_req_d"]],["forward_b_beat_i",[[631,2],[631,24]],[[631,8],[631,24]],["axi_dw_downsizer"],["variable","logic"]],["forward_b_beat_o",[[632,2],[632,24]],[[632,8],[632,24]],["axi_dw_downsizer"],["variable","logic"]],["forward_b_beat_push",[[633,2],[633,27]],[[633,8],[633,27]],["axi_dw_downsizer"],["variable","logic"]],["forward_b_beat_pop",[[634,2],[634,26]],[[634,8],[634,26]],["axi_dw_downsizer"],["variable","logic"]],["forward_b_beat_full",[[635,2],[635,27]],[[635,8],[635,27]],["axi_dw_downsizer"],["variable","logic"]],["i_forward_b_beats_queue",[[637,2],[653,3]],[[641,4],[641,27]],["axi_dw_downsizer"],["instance","fifo_v3"]]],[["axi_pkg",["aligned_addr","modifiable"]],["cf_math_pkg",["idx_width"]]],[[[["#AnonymousStructUnion67",[[246,10],[255,3]],[[246,10],[246,16]],["axi_dw_downsizer"],["struct"]],[255,2]],[[["ar",[[247,4],[247,16]],[[247,14],[247,16]],["axi_dw_downsizer","#AnonymousStructUnion67"],["struct_union_member"]],["ar_valid",[[248,4],[248,18]],[[248,10],[248,18]],["axi_dw_downsizer","#AnonymousStructUnion67"],["struct_union_member"]],["ar_throw_error",[[249,4],[249,24]],[[249,10],[249,24]],["axi_dw_downsizer","#AnonymousStructUnion67"],["struct_union_member"]],["r",[[250,4],[250,18]],[[250,17],[250,18]],["axi_dw_downsizer","#AnonymousStructUnion67"],["struct_union_member"]],["r_valid",[[251,4],[251,17]],[[251,10],[251,17]],["axi_dw_downsizer","#AnonymousStructUnion67"],["struct_union_member"]],["burst_len",[[252,4],[252,25]],[[252,16],[252,25]],["axi_dw_downsizer","#AnonymousStructUnion67"],["struct_union_member"]],["orig_ar_size",[[253,4],[253,32]],[[253,20],[253,32]],["axi_dw_downsizer","#AnonymousStructUnion67"],["struct_union_member"]],["injected_aw",[[254,4],[254,21]],[[254,10],[254,21]],["axi_dw_downsizer","#AnonymousStructUnion67"],["struct_union_member"]]]]],[[["#AnonymousStructUnion68",[[615,10],[624,3]],[[615,10],[615,16]],["axi_dw_downsizer"],["struct"]],[624,2]],[[["aw",[[616,4],[616,16]],[[616,14],[616,16]],["axi_dw_downsizer","#AnonymousStructUnion68"],["struct_union_member"]],["aw_valid",[[617,4],[617,18]],[[617,10],[617,18]],["axi_dw_downsizer","#AnonymousStructUnion68"],["struct_union_member"]],["aw_throw_error",[[618,4],[618,24]],[[618,10],[618,24]],["axi_dw_downsizer","#AnonymousStructUnion68"],["struct_union_member"]],["burst_len",[[619,4],[619,25]],[[619,16],[619,25]],["axi_dw_downsizer","#AnonymousStructUnion68"],["struct_union_member"]],["orig_aw_len",[[620,4],[620,30]],[[620,19],[620,30]],["axi_dw_downsizer","#AnonymousStructUnion68"],["struct_union_member"]],["orig_aw_burst",[[621,4],[621,34]],[[621,21],[621,34]],["axi_dw_downsizer","#AnonymousStructUnion68"],["struct_union_member"]],["burst_resp",[[622,4],[622,30]],[[622,20],[622,30]],["axi_dw_downsizer","#AnonymousStructUnion68"],["struct_union_member"]],["orig_aw_size",[[623,4],[623,32]],[[623,20],[623,32]],["axi_dw_downsizer","#AnonymousStructUnion68"],["struct_union_member"]]]]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_dw_upsizer.sv",[[[[[["axi_dw_upsizer",[[19,0],[45,4]],[[19,7],[19,21]],[],["module"]],[712,25]],[[["AxiMaxReads",[[20,4],[20,50]],[[20,27],[20,38]],["axi_dw_upsizer"],["parameter-port","unsigned"]],["AxiSlvPortDataWidth",[[21,4],[21,50]],[[21,27],[21,46]],["axi_dw_upsizer"],["parameter-port","unsigned"]],["AxiMstPortDataWidth",[[22,4],[22,50]],[[22,27],[22,46]],["axi_dw_upsizer"],["parameter-port","unsigned"]],["AxiAddrWidth",[[23,4],[23,50]],[[23,27],[23,39]],["axi_dw_upsizer"],["parameter-port","unsigned"]],["AxiIdWidth",[[24,4],[24,50]],[[24,27],[24,37]],["axi_dw_upsizer"],["parameter-port","unsigned"]],["aw_chan_t",[[25,4],[25,54]],[[25,19],[25,28]],["axi_dw_upsizer"],["parameter-port","#Unknown"]],["mst_w_chan_t",[[26,4],[26,54]],[[26,19],[26,31]],["axi_dw_upsizer"],["parameter-port","#Unknown"]],["slv_w_chan_t",[[27,4],[27,54]],[[27,19],[27,31]],["axi_dw_upsizer"],["parameter-port","#Unknown"]],["b_chan_t",[[28,4],[28,54]],[[28,19],[28,27]],["axi_dw_upsizer"],["parameter-port","#Unknown"]],["ar_chan_t",[[29,4],[29,54]],[[29,19],[29,28]],["axi_dw_upsizer"],["parameter-port","#Unknown"]],["mst_r_chan_t",[[30,4],[30,54]],[[30,19],[30,31]],["axi_dw_upsizer"],["parameter-port","#Unknown"]],["slv_r_chan_t",[[31,4],[31,54]],[[31,19],[31,31]],["axi_dw_upsizer"],["parameter-port","#Unknown"]],["axi_mst_req_t",[[32,4],[32,54]],[[32,19],[32,32]],["axi_dw_upsizer"],["parameter-port","#Unknown"]],["axi_mst_resp_t",[[33,4],[33,54]],[[33,19],[33,33]],["axi_dw_upsizer"],["parameter-port","#Unknown"]],["axi_slv_req_t",[[34,4],[34,54]],[[34,19],[34,32]],["axi_dw_upsizer"],["parameter-port","#Unknown"]],["axi_slv_resp_t",[[35,4],[35,54]],[[35,19],[35,33]],["axi_dw_upsizer"],["parameter-port","#Unknown"]],["clk_i",[[37,4],[37,31]],[[37,26],[37,31]],["axi_dw_upsizer"],["port","logic"]],["rst_ni",[[38,4],[38,32]],[[38,26],[38,32]],["axi_dw_upsizer"],["port","logic"]],["slv_req_i",[[40,4],[40,35]],[[40,26],[40,35]],["axi_dw_upsizer"],["port","axi_slv_req_t"]],["slv_resp_o",[[41,4],[41,36]],[[41,26],[41,36]],["axi_dw_upsizer"],["port","axi_slv_resp_t"]],["mst_req_o",[[43,4],[43,35]],[[43,26],[43,35]],["axi_dw_upsizer"],["port","axi_mst_req_t"]],["mst_resp_i",[[44,4],[44,36]],[[44,26],[44,36]],["axi_dw_upsizer"],["port","axi_mst_resp_t"]],["TranIdWidth",[[57,2],[57,69]],[[57,13],[57,24]],["axi_dw_upsizer"],["localparam"]],["tran_id_t",[[58,2],[58,44]],[[58,34],[58,43]],["axi_dw_upsizer"],["typedef","logic"]],["AxiSlvPortStrbWidth",[[61,2],[61,59]],[[61,13],[61,32]],["axi_dw_upsizer"],["localparam"]],["AxiMstPortStrbWidth",[[62,2],[62,59]],[[62,13],[62,32]],["axi_dw_upsizer"],["localparam"]],["AxiSlvPortMaxSize",[[64,2],[64,61]],[[64,13],[64,30]],["axi_dw_upsizer"],["localparam"]],["AxiMstPortMaxSize",[[65,2],[65,61]],[[65,13],[65,30]],["axi_dw_upsizer"],["localparam"]],["mst_data_t",[[68,2],[68,58]],[[68,47],[68,57]],["axi_dw_upsizer"],["typedef","logic"]],["slv_data_t",[[69,2],[69,58]],[[69,47],[69,57]],["axi_dw_upsizer"],["typedef","logic"]],["addr_t",[[72,2],[72,42]],[[72,35],[72,41]],["axi_dw_upsizer"],["typedef","logic"]],["id_t",[[75,2],[75,38]],[[75,33],[75,37]],["axi_dw_upsizer"],["typedef","logic"]],["burst_len_t",[[78,2],[78,84]],[[78,72],[78,83]],["axi_dw_upsizer"],["typedef","logic"]],["mst_req",[[81,2],[81,24]],[[81,17],[81,24]],["axi_dw_upsizer"],["variable","axi_mst_req_t"]],["mst_resp",[[82,2],[82,25]],[[82,17],[82,25]],["axi_dw_upsizer"],["variable","axi_mst_resp_t"]],["slv_r_tran",[[90,2],[90,43]],[[90,33],[90,43]],["axi_dw_upsizer"],["variable","slv_r_chan_t"]],["slv_r_valid_tran",[[91,2],[91,49]],[[91,33],[91,49]],["axi_dw_upsizer"],["variable","logic"]],["slv_r_ready_tran",[[92,2],[92,49]],[[92,33],[92,49]],["axi_dw_upsizer"],["variable","logic"]],["i_slv_r_arb",[[94,2],[112,3]],[[100,4],[100,15]],["axi_dw_upsizer"],["instance","rr_arb_tree"]],["mst_r_ready_tran",[[114,2],[114,42]],[[114,26],[114,42]],["axi_dw_upsizer"],["variable","logic"]],["arb_slv_ar_id",[[119,2],[119,39]],[[119,26],[119,39]],["axi_dw_upsizer"],["variable","id_t"]],["arb_slv_ar_req",[[120,2],[120,40]],[[120,26],[120,40]],["axi_dw_upsizer"],["variable","logic"]],["arb_slv_ar_gnt",[[121,2],[121,40]],[[121,26],[121,40]],["axi_dw_upsizer"],["variable","logic"]],["arb_slv_ar_gnt_tran",[[122,2],[122,45]],[[122,26],[122,45]],["axi_dw_upsizer"],["variable","logic"]],["inject_aw_into_ar",[[124,2],[124,43]],[[124,26],[124,43]],["axi_dw_upsizer"],["variable","logic"]],["inject_aw_into_ar_req",[[125,2],[125,47]],[[125,26],[125,47]],["axi_dw_upsizer"],["variable","logic"]],["inject_aw_into_ar_gnt",[[126,2],[126,47]],[[126,26],[126,47]],["axi_dw_upsizer"],["variable","logic"]],["i_slv_ar_arb",[[130,2],[148,3]],[[136,4],[136,16]],["axi_dw_upsizer"],["instance","rr_arb_tree"]],["mst_ar_tran",[[150,2],[150,41]],[[150,30],[150,41]],["axi_dw_upsizer"],["variable","ar_chan_t"]],["mst_ar_id",[[151,2],[151,39]],[[151,30],[151,39]],["axi_dw_upsizer"],["variable","id_t"]],["mst_ar_valid_tran",[[152,2],[152,47]],[[152,30],[152,47]],["axi_dw_upsizer"],["variable","logic"]],["mst_ar_ready_tran",[[153,2],[153,47]],[[153,30],[153,47]],["axi_dw_upsizer"],["variable","logic"]],["mst_req_idx",[[154,2],[154,41]],[[154,30],[154,41]],["axi_dw_upsizer"],["variable","tran_id_t"]],["i_mst_ar_arb",[[156,2],[174,3]],[[162,4],[162,16]],["axi_dw_upsizer"],["instance","rr_arb_tree"]],["axi_err_req",[[180,2],[180,28]],[[180,17],[180,28]],["axi_dw_upsizer"],["variable","axi_mst_req_t"]],["axi_err_resp",[[181,2],[181,29]],[[181,17],[181,29]],["axi_dw_upsizer"],["variable","axi_mst_resp_t"]],["i_axi_err_slv",[[183,2],[194,3]],[[188,4],[188,17]],["axi_dw_upsizer"],["instance","axi_err_slv"]],["mst_req_ar_err",[[203,2],[203,40]],[[203,26],[203,40]],["axi_dw_upsizer"],["variable","logic"]],["mst_req_aw_err",[[204,2],[204,40]],[[204,26],[204,40]],["axi_dw_upsizer"],["variable","logic"]],["i_axi_demux",[[206,2],[229,3]],[[219,4],[219,15]],["axi_dw_upsizer"],["instance","axi_demux"]],["R_IDLE",[[236,4],[236,10]],[[236,4],[236,10]],["axi_dw_upsizer"],["enum_member","#AnonymousEnum10"]],["R_INJECT_AW",[[237,4],[237,15]],[[237,4],[237,15]],["axi_dw_upsizer"],["enum_member","#AnonymousEnum10"]],["R_PASSTHROUGH",[[238,4],[238,17]],[[238,4],[238,17]],["axi_dw_upsizer"],["enum_member","#AnonymousEnum10"]],["R_INCR_UPSIZE",[[239,4],[239,17]],[[239,4],[239,17]],["axi_dw_upsizer"],["enum_member","#AnonymousEnum10"]],["r_state_e",[[235,2],[240,14]],[[240,4],[240,13]],["axi_dw_upsizer"],["typedef","#AnonymousEnum10"]],["idle_read_upsizer",[[243,2],[243,47]],[[243,30],[243,47]],["axi_dw_upsizer"],["variable","logic"]],["idx_ar_upsizer",[[244,2],[244,44]],[[244,30],[244,44]],["axi_dw_upsizer"],["variable","tran_id_t"]],["idx_idle_upsizer",[[247,2],[247,28]],[[247,12],[247,28]],["axi_dw_upsizer"],["variable","tran_id_t"]],["i_idle_lzc",[[248,2],[254,3]],[[250,4],[250,14]],["axi_dw_upsizer"],["instance","lzc"]],["id_clash_upsizer",[[257,2],[257,46]],[[257,30],[257,46]],["axi_dw_upsizer"],["variable","logic"]],["idx_id_clash_upsizer",[[258,2],[258,50]],[[258,30],[258,50]],["axi_dw_upsizer"],["variable","tran_id_t"]],["i_id_clash_onehot_to_bin",[[263,2],[268,3]],[[265,4],[265,28]],["axi_dw_upsizer"],["instance","onehot_to_bin"]],["r_upsizer_valid",[[276,2],[276,27]],[[276,12],[276,27]],["axi_dw_upsizer"],["variable","logic"]],["idx_r_upsizer",[[277,2],[277,25]],[[277,12],[277,25]],["axi_dw_upsizer"],["variable","tran_id_t"]],["rid_upsizer_match",[[279,2],[279,43]],[[279,26],[279,43]],["axi_dw_upsizer"],["variable","logic"]],["i_rid_upsizer_lzc",[[288,2],[293,3]],[[290,4],[290,21]],["axi_dw_upsizer"],["instance","onehot_to_bin"]],["r_req_t",[[295,2],[301,12]],[[301,4],[301,11]],["axi_dw_upsizer"],["typedef","#AnonymousStructUnion69"]],["r_state_d",[[304,4],[304,23]],[[304,14],[304,23]],["axi_dw_upsizer"],["variable","r_state_e"]],["r_state_q",[[304,4],[304,34]],[[304,25],[304,34]],["axi_dw_upsizer"],["variable","r_state_d"]],["r_req_d",[[305,4],[305,19]],[[305,12],[305,19]],["axi_dw_upsizer"],["variable","r_req_t"]],["r_req_q",[[305,4],[305,32]],[[305,25],[305,32]],["axi_dw_upsizer"],["variable","r_req_d"]],["W_IDLE",[[525,4],[525,10]],[[525,4],[525,10]],["axi_dw_upsizer"],["enum_member","#AnonymousEnum11"]],["W_PASSTHROUGH",[[526,4],[526,17]],[[526,4],[526,17]],["axi_dw_upsizer"],["enum_member","#AnonymousEnum11"]],["W_INCR_UPSIZE",[[527,4],[527,17]],[[527,4],[527,17]],["axi_dw_upsizer"],["enum_member","#AnonymousEnum11"]],["w_state_e",[[524,2],[528,14]],[[528,4],[528,13]],["axi_dw_upsizer"],["typedef","#AnonymousEnum11"]],["w_req_t",[[530,2],[538,12]],[[538,4],[538,11]],["axi_dw_upsizer"],["typedef","#AnonymousStructUnion70"]],["w_state_d",[[540,2],[540,21]],[[540,12],[540,21]],["axi_dw_upsizer"],["variable","w_state_e"]],["w_state_q",[[540,2],[540,32]],[[540,23],[540,32]],["axi_dw_upsizer"],["variable","w_state_d"]],["w_req_d",[[541,2],[541,19]],[[541,12],[541,19]],["axi_dw_upsizer"],["variable","w_req_t"]],["w_req_q",[[541,2],[541,29]],[[541,22],[541,29]],["axi_dw_upsizer"],["variable","w_req_d"]]],[["axi_pkg",["aligned_addr","beat_addr","modifiable"]],["cf_math_pkg",["idx_width"]]],[[[["#AnonymousStructUnion69",[[295,10],[301,3]],[[295,10],[295,16]],["axi_dw_upsizer"],["struct"]],[301,2]],[[["ar",[[296,4],[296,16]],[[296,14],[296,16]],["axi_dw_upsizer","#AnonymousStructUnion69"],["struct_union_member"]],["ar_valid",[[297,4],[297,18]],[[297,10],[297,18]],["axi_dw_upsizer","#AnonymousStructUnion69"],["struct_union_member"]],["ar_throw_error",[[298,4],[298,24]],[[298,10],[298,24]],["axi_dw_upsizer","#AnonymousStructUnion69"],["struct_union_member"]],["burst_len",[[299,4],[299,28]],[[299,19],[299,28]],["axi_dw_upsizer","#AnonymousStructUnion69"],["struct_union_member"]],["orig_ar_size",[[300,4],[300,32]],[[300,20],[300,32]],["axi_dw_upsizer","#AnonymousStructUnion69"],["struct_union_member"]]]]],[[["#AnonymousStructUnion70",[[530,10],[538,3]],[[530,10],[530,16]],["axi_dw_upsizer"],["struct"]],[538,2]],[[["aw",[[531,4],[531,16]],[[531,14],[531,16]],["axi_dw_upsizer","#AnonymousStructUnion70"],["struct_union_member"]],["aw_valid",[[532,4],[532,18]],[[532,10],[532,18]],["axi_dw_upsizer","#AnonymousStructUnion70"],["struct_union_member"]],["aw_throw_error",[[533,4],[533,24]],[[533,10],[533,24]],["axi_dw_upsizer","#AnonymousStructUnion70"],["struct_union_member"]],["w",[[534,4],[534,18]],[[534,17],[534,18]],["axi_dw_upsizer","#AnonymousStructUnion70"],["struct_union_member"]],["w_valid",[[535,4],[535,17]],[[535,10],[535,17]],["axi_dw_upsizer","#AnonymousStructUnion70"],["struct_union_member"]],["burst_len",[[536,4],[536,28]],[[536,19],[536,28]],["axi_dw_upsizer","#AnonymousStructUnion70"],["struct_union_member"]],["orig_aw_size",[[537,4],[537,32]],[[537,20],[537,32]],["axi_dw_upsizer","#AnonymousStructUnion70"],["struct_union_member"]]]]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_err_slv.sv",[[],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv",[[[[[["axi_id_prepend",[[15,0],[75,2]],[[15,7],[15,21]],[],["module"]],[158,9]],[[["NoBus",[[16,2],[16,46]],[[16,25],[16,30]],["axi_id_prepend"],["parameter-port","unsigned"]],["AxiIdWidthSlvPort",[[17,2],[17,46]],[[17,25],[17,42]],["axi_id_prepend"],["parameter-port","unsigned"]],["AxiIdWidthMstPort",[[18,2],[18,46]],[[18,25],[18,42]],["axi_id_prepend"],["parameter-port","unsigned"]],["slv_aw_chan_t",[[19,2],[19,50]],[[19,25],[19,38]],["axi_id_prepend"],["parameter-port","#Unknown"]],["slv_w_chan_t",[[20,2],[20,50]],[[20,25],[20,37]],["axi_id_prepend"],["parameter-port","#Unknown"]],["slv_b_chan_t",[[21,2],[21,50]],[[21,25],[21,37]],["axi_id_prepend"],["parameter-port","#Unknown"]],["slv_ar_chan_t",[[22,2],[22,50]],[[22,25],[22,38]],["axi_id_prepend"],["parameter-port","#Unknown"]],["slv_r_chan_t",[[23,2],[23,50]],[[23,25],[23,37]],["axi_id_prepend"],["parameter-port","#Unknown"]],["mst_aw_chan_t",[[24,2],[24,50]],[[24,25],[24,38]],["axi_id_prepend"],["parameter-port","#Unknown"]],["mst_w_chan_t",[[25,2],[25,50]],[[25,25],[25,37]],["axi_id_prepend"],["parameter-port","#Unknown"]],["mst_b_chan_t",[[26,2],[26,50]],[[26,25],[26,37]],["axi_id_prepend"],["parameter-port","#Unknown"]],["mst_ar_chan_t",[[27,2],[27,50]],[[27,25],[27,38]],["axi_id_prepend"],["parameter-port","#Unknown"]],["mst_r_chan_t",[[28,2],[28,50]],[[28,25],[28,37]],["axi_id_prepend"],["parameter-port","#Unknown"]],["PreIdWidth",[[30,2],[30,82]],[[30,25],[30,35]],["axi_id_prepend"],["parameter-port","#Unknown"]],["pre_id_i",[[32,2],[32,40]],[[32,32],[32,40]],["axi_id_prepend"],["port","logic"]],["slv_aw_chans_i",[[35,2],[35,49]],[[35,35],[35,49]],["axi_id_prepend"],["port","slv_aw_chan_t"]],["slv_aw_valids_i",[[36,2],[36,50]],[[36,35],[36,50]],["axi_id_prepend"],["port","logic"]],["slv_aw_readies_o",[[37,2],[37,51]],[[37,35],[37,51]],["axi_id_prepend"],["port","logic"]],["slv_w_chans_i",[[39,2],[39,48]],[[39,35],[39,48]],["axi_id_prepend"],["port","slv_w_chan_t"]],["slv_w_valids_i",[[40,2],[40,49]],[[40,35],[40,49]],["axi_id_prepend"],["port","logic"]],["slv_w_readies_o",[[41,2],[41,50]],[[41,35],[41,50]],["axi_id_prepend"],["port","logic"]],["slv_b_chans_o",[[43,2],[43,48]],[[43,35],[43,48]],["axi_id_prepend"],["port","slv_b_chan_t"]],["slv_b_valids_o",[[44,2],[44,49]],[[44,35],[44,49]],["axi_id_prepend"],["port","logic"]],["slv_b_readies_i",[[45,2],[45,50]],[[45,35],[45,50]],["axi_id_prepend"],["port","logic"]],["slv_ar_chans_i",[[47,2],[47,49]],[[47,35],[47,49]],["axi_id_prepend"],["port","slv_ar_chan_t"]],["slv_ar_valids_i",[[48,2],[48,50]],[[48,35],[48,50]],["axi_id_prepend"],["port","logic"]],["slv_ar_readies_o",[[49,2],[49,51]],[[49,35],[49,51]],["axi_id_prepend"],["port","logic"]],["slv_r_chans_o",[[51,2],[51,48]],[[51,35],[51,48]],["axi_id_prepend"],["port","slv_r_chan_t"]],["slv_r_valids_o",[[52,2],[52,49]],[[52,35],[52,49]],["axi_id_prepend"],["port","logic"]],["slv_r_readies_i",[[53,2],[53,50]],[[53,35],[53,50]],["axi_id_prepend"],["port","logic"]],["mst_aw_chans_o",[[56,2],[56,49]],[[56,35],[56,49]],["axi_id_prepend"],["port","mst_aw_chan_t"]],["mst_aw_valids_o",[[57,2],[57,50]],[[57,35],[57,50]],["axi_id_prepend"],["port","logic"]],["mst_aw_readies_i",[[58,2],[58,51]],[[58,35],[58,51]],["axi_id_prepend"],["port","logic"]],["mst_w_chans_o",[[60,2],[60,48]],[[60,35],[60,48]],["axi_id_prepend"],["port","mst_w_chan_t"]],["mst_w_valids_o",[[61,2],[61,49]],[[61,35],[61,49]],["axi_id_prepend"],["port","logic"]],["mst_w_readies_i",[[62,2],[62,50]],[[62,35],[62,50]],["axi_id_prepend"],["port","logic"]],["mst_b_chans_i",[[64,2],[64,48]],[[64,35],[64,48]],["axi_id_prepend"],["port","mst_b_chan_t"]],["mst_b_valids_i",[[65,2],[65,49]],[[65,35],[65,49]],["axi_id_prepend"],["port","logic"]],["mst_b_readies_o",[[66,2],[66,50]],[[66,35],[66,50]],["axi_id_prepend"],["port","logic"]],["mst_ar_chans_o",[[68,2],[68,49]],[[68,35],[68,49]],["axi_id_prepend"],["port","mst_ar_chan_t"]],["mst_ar_valids_o",[[69,2],[69,50]],[[69,35],[69,50]],["axi_id_prepend"],["port","logic"]],["mst_ar_readies_i",[[70,2],[70,51]],[[70,35],[70,51]],["axi_id_prepend"],["port","logic"]],["mst_r_chans_i",[[72,2],[72,48]],[[72,35],[72,48]],["axi_id_prepend"],["port","mst_r_chan_t"]],["mst_r_valids_i",[[73,2],[73,49]],[[73,35],[73,49]],["axi_id_prepend"],["port","logic"]],["mst_r_readies_o",[[74,2],[74,50]],[[74,35],[74,50]],["axi_id_prepend"],["port","logic"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv",[[],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_isolate.sv",[[],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv",[[[[[["axi_join_intf",[[17,0],[20,2]],[[17,7],[17,20]],[],["module"]],[35,9]],[[["in",[[18,2],[18,19]],[[18,17],[18,19]],["axi_join_intf"],["port","AXI_BUS.Slave"]],["out",[[19,2],[19,20]],[[19,17],[19,20]],["axi_join_intf"],["port","AXI_BUS.Master"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/assign.svh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_demux.sv",[[],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv",[[[[[["axi_lite_join_intf",[[17,0],[20,2]],[[17,7],[17,25]],[],["module"]],[33,9]],[[["in",[[18,2],[18,20]],[[18,18],[18,20]],["axi_lite_join_intf"],["port","AXI_LITE.Slave"]],["out",[[19,2],[19,21]],[[19,18],[19,21]],["axi_lite_join_intf"],["port","AXI_LITE.Master"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/assign.svh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_mailbox.sv",[[[[[["axi_lite_mailbox",[[18,0],[37,2]],[[18,7],[18,23]],[],["module"]],[197,0]],[[["MailboxDepth",[[19,2],[19,45]],[[19,25],[19,37]],["axi_lite_mailbox"],["parameter-port","unsigned"]],["IrqEdgeTrig",[[20,2],[20,44]],[[20,25],[20,36]],["axi_lite_mailbox"],["parameter-port","unsigned"]],["IrqActHigh",[[21,2],[21,44]],[[21,25],[21,35]],["axi_lite_mailbox"],["parameter-port","unsigned"]],["AxiAddrWidth",[[22,2],[22,45]],[[22,25],[22,37]],["axi_lite_mailbox"],["parameter-port","unsigned"]],["AxiDataWidth",[[23,2],[23,45]],[[23,25],[23,37]],["axi_lite_mailbox"],["parameter-port","unsigned"]],["req_lite_t",[[24,2],[24,45]],[[24,25],[24,35]],["axi_lite_mailbox"],["parameter-port","#Unknown"]],["resp_lite_t",[[25,2],[25,45]],[[25,25],[25,36]],["axi_lite_mailbox"],["parameter-port","#Unknown"]],["addr_t",[[27,2],[27,64]],[[27,25],[27,31]],["axi_lite_mailbox"],["parameter-port","#Unknown"]],["clk_i",[[29,2],[29,32]],[[29,27],[29,32]],["axi_lite_mailbox"],["port","logic"]],["rst_ni",[[30,2],[30,33]],[[30,27],[30,33]],["axi_lite_mailbox"],["port","logic"]],["test_i",[[31,2],[31,33]],[[31,27],[31,33]],["axi_lite_mailbox"],["port","logic"]],["slv_reqs_i",[[33,2],[33,37]],[[33,27],[33,37]],["axi_lite_mailbox"],["port","req_lite_t"]],["slv_resps_o",[[34,2],[34,38]],[[34,27],[34,38]],["axi_lite_mailbox"],["port","resp_lite_t"]],["irq_o",[[35,2],[35,32]],[[35,27],[35,32]],["axi_lite_mailbox"],["port","logic"]],["base_addr_i",[[36,2],[36,38]],[[36,27],[36,38]],["axi_lite_mailbox"],["port","addr_t"]],["FifoUsageWidth",[[38,2],[38,64]],[[38,26],[38,40]],["axi_lite_mailbox"],["localparam","unsigned"]],["data_t",[[39,2],[39,42]],[[39,35],[39,41]],["axi_lite_mailbox"],["typedef","logic"]],["usage_t",[[42,2],[42,43]],[[42,35],[42,42]],["axi_lite_mailbox"],["typedef","logic"]],["mbox_full",[[45,2],[45,25]],[[45,16],[45,25]],["axi_lite_mailbox"],["variable","logic"]],["mbox_empty",[[45,2],[45,40]],[[45,30],[45,40]],["axi_lite_mailbox"],["variable","mbox_full"]],["mbox_push",[[46,2],[46,25]],[[46,16],[46,25]],["axi_lite_mailbox"],["variable","logic"]],["mbox_pop",[[46,2],[46,38]],[[46,30],[46,38]],["axi_lite_mailbox"],["variable","mbox_push"]],["w_mbox_flush",[[47,2],[47,28]],[[47,16],[47,28]],["axi_lite_mailbox"],["variable","logic"]],["r_mbox_flush",[[47,2],[47,42]],[[47,30],[47,42]],["axi_lite_mailbox"],["variable","w_mbox_flush"]],["mbox_w_data",[[48,2],[48,27]],[[48,16],[48,27]],["axi_lite_mailbox"],["variable","data_t"]],["mbox_r_data",[[48,2],[48,41]],[[48,30],[48,41]],["axi_lite_mailbox"],["variable","mbox_w_data"]],["mbox_usage",[[49,2],[49,26]],[[49,16],[49,26]],["axi_lite_mailbox"],["variable","usage_t"]],["slv_irq",[[51,2],[51,23]],[[51,16],[51,23]],["axi_lite_mailbox"],["variable","logic"]],["clear_irq",[[52,2],[52,25]],[[52,16],[52,25]],["axi_lite_mailbox"],["variable","logic"]],["i_slv_port_0",[[54,2],[85,3]],[[63,4],[63,16]],["axi_lite_mailbox"],["instance","axi_lite_mailbox_slave"]],["i_slv_port_1",[[87,2],[118,3]],[[96,4],[96,16]],["axi_lite_mailbox"],["instance","axi_lite_mailbox_slave"]],["mbox_0_to_1_usage",[[121,2],[121,46]],[[121,29],[121,46]],["axi_lite_mailbox"],["variable","logic"]],["mbox_1_to_0_usage",[[121,2],[121,65]],[[121,48],[121,65]],["axi_lite_mailbox"],["variable","mbox_0_to_1_usage"]],["i_mbox_0_to_1",[[122,2],[138,3]],[[126,4],[126,17]],["axi_lite_mailbox"],["instance","fifo_v3"]],["i_mbox_1_to_0",[[142,2],[158,3]],[[146,4],[146,17]],["axi_lite_mailbox"],["instance","fifo_v3"]],["irq_q",[[163,6],[163,17]],[[163,12],[163,17]],["axi_lite_mailbox"],["variable","logic"]],["irq_d",[[163,6],[163,24]],[[163,19],[163,24]],["axi_lite_mailbox"],["variable","irq_q"]],["update_irq",[[163,6],[163,36]],[[163,26],[163,36]],["axi_lite_mailbox"],["variable","irq_d"]]]]],[[["axi_lite_mailbox_slave",[[201,0],[232,2]],[[201,7],[201,29]],[],["module"]],[552,0]],[[["MailboxDepth",[[202,2],[202,46]],[[202,25],[202,37]],["axi_lite_mailbox_slave"],["parameter-port","unsigned"]],["AxiAddrWidth",[[203,2],[203,46]],[[203,25],[203,37]],["axi_lite_mailbox_slave"],["parameter-port","unsigned"]],["AxiDataWidth",[[204,2],[204,46]],[[204,25],[204,37]],["axi_lite_mailbox_slave"],["parameter-port","unsigned"]],["req_lite_t",[[205,2],[205,45]],[[205,25],[205,35]],["axi_lite_mailbox_slave"],["parameter-port","#Unknown"]],["resp_lite_t",[[206,2],[206,45]],[[206,25],[206,36]],["axi_lite_mailbox_slave"],["parameter-port","#Unknown"]],["addr_t",[[207,2],[207,64]],[[207,25],[207,31]],["axi_lite_mailbox_slave"],["parameter-port","#Unknown"]],["data_t",[[208,2],[208,64]],[[208,25],[208,31]],["axi_lite_mailbox_slave"],["parameter-port","#Unknown"]],["usage_t",[[209,2],[209,45]],[[209,25],[209,32]],["axi_lite_mailbox_slave"],["parameter-port","#Unknown"]],["clk_i",[[211,2],[211,26]],[[211,21],[211,26]],["axi_lite_mailbox_slave"],["port","logic"]],["rst_ni",[[212,2],[212,27]],[[212,21],[212,27]],["axi_lite_mailbox_slave"],["port","logic"]],["slv_req_i",[[214,2],[214,30]],[[214,21],[214,30]],["axi_lite_mailbox_slave"],["port","req_lite_t"]],["slv_resp_o",[[215,2],[215,31]],[[215,21],[215,31]],["axi_lite_mailbox_slave"],["port","resp_lite_t"]],["base_addr_i",[[216,2],[216,32]],[[216,21],[216,32]],["axi_lite_mailbox_slave"],["port","addr_t"]],["mbox_w_data_o",[[218,2],[218,34]],[[218,21],[218,34]],["axi_lite_mailbox_slave"],["port","data_t"]],["mbox_w_full_i",[[219,2],[219,34]],[[219,21],[219,34]],["axi_lite_mailbox_slave"],["port","logic"]],["mbox_w_push_o",[[220,2],[220,34]],[[220,21],[220,34]],["axi_lite_mailbox_slave"],["port","logic"]],["mbox_w_flush_o",[[221,2],[221,35]],[[221,21],[221,35]],["axi_lite_mailbox_slave"],["port","logic"]],["mbox_w_usage_i",[[222,2],[222,35]],[[222,21],[222,35]],["axi_lite_mailbox_slave"],["port","usage_t"]],["mbox_r_data_i",[[224,2],[224,34]],[[224,21],[224,34]],["axi_lite_mailbox_slave"],["port","data_t"]],["mbox_r_empty_i",[[225,2],[225,35]],[[225,21],[225,35]],["axi_lite_mailbox_slave"],["port","logic"]],["mbox_r_pop_o",[[226,2],[226,33]],[[226,21],[226,33]],["axi_lite_mailbox_slave"],["port","logic"]],["mbox_r_flush_o",[[227,2],[227,35]],[[227,21],[227,35]],["axi_lite_mailbox_slave"],["port","logic"]],["mbox_r_usage_i",[[228,2],[228,35]],[[228,21],[228,35]],["axi_lite_mailbox_slave"],["port","usage_t"]],["irq_o",[[230,2],[230,26]],[[230,21],[230,26]],["axi_lite_mailbox_slave"],["port","logic"]],["clear_irq_o",[[231,2],[231,32]],[[231,21],[231,32]],["axi_lite_mailbox_slave"],["port","logic"]],["b_chan_lite_t",[[234,2],[234,43]],[[234,2],[234,43]],["axi_lite_mailbox_slave"],["typedef","#AnonymousStructUnion74"]],["r_chan_lite_t",[[235,2],[235,51]],[[235,2],[235,51]],["axi_lite_mailbox_slave"],["typedef","#AnonymousStructUnion75"]],["NoRegs",[[237,2],[237,42]],[[237,26],[237,32]],["axi_lite_mailbox_slave"],["localparam","unsigned"]],["MBOXW",[[239,4],[239,17]],[[239,4],[239,9]],["axi_lite_mailbox_slave"],["enum_member","#AnonymousEnum13"]],["MBOXR",[[240,4],[240,17]],[[240,4],[240,9]],["axi_lite_mailbox_slave"],["enum_member","#AnonymousEnum13"]],["STATUS",[[241,4],[241,17]],[[241,4],[241,10]],["axi_lite_mailbox_slave"],["enum_member","#AnonymousEnum13"]],["ERROR",[[242,4],[242,17]],[[242,4],[242,9]],["axi_lite_mailbox_slave"],["enum_member","#AnonymousEnum13"]],["WIRQT",[[243,4],[243,17]],[[243,4],[243,9]],["axi_lite_mailbox_slave"],["enum_member","#AnonymousEnum13"]],["RIRQT",[[244,4],[244,17]],[[244,4],[244,9]],["axi_lite_mailbox_slave"],["enum_member","#AnonymousEnum13"]],["IRQS",[[245,4],[245,17]],[[245,4],[245,8]],["axi_lite_mailbox_slave"],["enum_member","#AnonymousEnum13"]],["IRQEN",[[246,4],[246,17]],[[246,4],[246,9]],["axi_lite_mailbox_slave"],["enum_member","#AnonymousEnum13"]],["IRQP",[[247,4],[247,17]],[[247,4],[247,8]],["axi_lite_mailbox_slave"],["enum_member","#AnonymousEnum13"]],["CTRL",[[248,4],[248,17]],[[248,4],[248,8]],["axi_lite_mailbox_slave"],["enum_member","#AnonymousEnum13"]],["reg_e",[[238,2],[249,10]],[[249,4],[249,9]],["axi_lite_mailbox_slave"],["typedef","#AnonymousEnum13"]],["rule_t",[[251,2],[255,11]],[[255,4],[255,10]],["axi_lite_mailbox_slave"],["typedef","#AnonymousStructUnion76"]],["idx_t",[[257,2],[257,43]],[[257,37],[257,42]],["axi_lite_mailbox_slave"],["typedef","logic"]],["b_valid",[[260,2],[260,23]],[[260,16],[260,23]],["axi_lite_mailbox_slave"],["variable","logic"]],["b_ready",[[260,2],[260,32]],[[260,25],[260,32]],["axi_lite_mailbox_slave"],["variable","b_valid"]],["b_chan",[[261,2],[261,22]],[[261,16],[261,22]],["axi_lite_mailbox_slave"],["variable","b_chan_lite_t"]],["r_valid",[[262,2],[262,23]],[[262,16],[262,23]],["axi_lite_mailbox_slave"],["variable","logic"]],["r_ready",[[262,2],[262,32]],[[262,25],[262,32]],["axi_lite_mailbox_slave"],["variable","r_valid"]],["r_chan",[[263,2],[263,22]],[[263,16],[263,22]],["axi_lite_mailbox_slave"],["variable","r_chan_lite_t"]],["addr_map",[[265,2],[265,30]],[[265,22],[265,30]],["axi_lite_mailbox_slave"],["variable","rule_t"]],["w_reg_idx",[[275,2],[275,17]],[[275,8],[275,17]],["axi_lite_mailbox_slave"],["variable","idx_t"]],["r_reg_idx",[[275,2],[275,30]],[[275,21],[275,30]],["axi_lite_mailbox_slave"],["variable","w_reg_idx"]],["dec_w_valid",[[276,2],[276,19]],[[276,8],[276,19]],["axi_lite_mailbox_slave"],["variable","logic"]],["dec_r_valid",[[276,2],[276,32]],[[276,21],[276,32]],["axi_lite_mailbox_slave"],["variable","dec_w_valid"]],["status_q",[[281,2],[281,22]],[[281,14],[281,22]],["axi_lite_mailbox_slave"],["variable","logic"]],["error_q",[[282,2],[282,21]],[[282,14],[282,21]],["axi_lite_mailbox_slave"],["variable","logic"]],["error_d",[[282,2],[282,32]],[[282,25],[282,32]],["axi_lite_mailbox_slave"],["variable","error_q"]],["wirqt_q",[[283,2],[283,21]],[[283,14],[283,21]],["axi_lite_mailbox_slave"],["variable","data_t"]],["wirqt_d",[[283,2],[283,32]],[[283,25],[283,32]],["axi_lite_mailbox_slave"],["variable","wirqt_q"]],["rirqt_q",[[284,2],[284,21]],[[284,14],[284,21]],["axi_lite_mailbox_slave"],["variable","data_t"]],["rirqt_d",[[284,2],[284,32]],[[284,25],[284,32]],["axi_lite_mailbox_slave"],["variable","rirqt_q"]],["irqs_q",[[285,2],[285,20]],[[285,14],[285,20]],["axi_lite_mailbox_slave"],["variable","logic"]],["irqs_d",[[285,2],[285,31]],[[285,25],[285,31]],["axi_lite_mailbox_slave"],["variable","irqs_q"]],["irqen_q",[[286,2],[286,21]],[[286,14],[286,21]],["axi_lite_mailbox_slave"],["variable","logic"]],["irqen_d",[[286,2],[286,32]],[[286,25],[286,32]],["axi_lite_mailbox_slave"],["variable","irqen_q"]],["irqp_q",[[287,2],[287,20]],[[287,14],[287,20]],["axi_lite_mailbox_slave"],["variable","logic"]],["ctrl_q",[[288,2],[288,20]],[[288,14],[288,20]],["axi_lite_mailbox_slave"],["variable","logic"]],["update_regs",[[289,2],[289,25]],[[289,14],[289,25]],["axi_lite_mailbox_slave"],["variable","logic"]],["i_waddr_decode",[[489,2],[502,3]],[[494,4],[494,18]],["axi_lite_mailbox_slave"],["instance","addr_decode"]],["i_b_chan_outp",[[503,2],[514,3]],[[505,4],[505,17]],["axi_lite_mailbox_slave"],["instance","spill_register"]],["i_raddr_decode",[[515,2],[528,3]],[[520,4],[520,18]],["axi_lite_mailbox_slave"],["instance","addr_decode"]],["i_r_chan_outp",[[529,2],[540,3]],[[531,4],[531,17]],["axi_lite_mailbox_slave"],["instance","spill_register"]]],[],[[[["#AnonymousStructUnion74",[[234,2],[234,43]],[[234,2],[234,43]],["axi_lite_mailbox_slave"],["struct"]],[234,42]],[[["resp",[[234,2],[234,43]],[[234,2],[234,43]],["axi_lite_mailbox_slave","#AnonymousStructUnion74"],["struct_union_member"]]]]],[[["#AnonymousStructUnion75",[[235,2],[235,51]],[[235,2],[235,51]],["axi_lite_mailbox_slave"],["struct"]],[235,50]],[[["data",[[235,2],[235,51]],[[235,2],[235,51]],["axi_lite_mailbox_slave","#AnonymousStructUnion75"],["struct_union_member"]],["resp",[[235,2],[235,51]],[[235,2],[235,51]],["axi_lite_mailbox_slave","#AnonymousStructUnion75"],["struct_union_member"]]]]],[[["#AnonymousStructUnion76",[[251,10],[255,3]],[[251,10],[251,16]],["axi_lite_mailbox_slave"],["struct"]],[255,2]],[[["idx",[[252,4],[252,20]],[[252,17],[252,20]],["axi_lite_mailbox_slave","#AnonymousStructUnion76"],["struct_union_member"]],["start_addr",[[253,4],[253,27]],[[253,17],[253,27]],["axi_lite_mailbox_slave","#AnonymousStructUnion76"],["struct_union_member"]],["end_addr",[[254,4],[254,25]],[[254,17],[254,25]],["axi_lite_mailbox_slave","#AnonymousStructUnion76"],["struct_union_member"]]]]]]]],[[["axi_lite_mailbox_intf",[[555,0],[570,2]],[[555,7],[555,28]],[],["module"]],[622,9]],[[["MAILBOX_DEPTH",[[556,2],[556,47]],[[556,25],[556,38]],["axi_lite_mailbox_intf"],["parameter-port","unsigned"]],["IRQ_EDGE_TRIG",[[557,2],[557,46]],[[557,25],[557,38]],["axi_lite_mailbox_intf"],["parameter-port","unsigned"]],["IRQ_ACT_HIGH",[[558,2],[558,46]],[[558,25],[558,37]],["axi_lite_mailbox_intf"],["parameter-port","unsigned"]],["AXI_ADDR_WIDTH",[[559,2],[559,47]],[[559,25],[559,39]],["axi_lite_mailbox_intf"],["parameter-port","unsigned"]],["AXI_DATA_WIDTH",[[560,2],[560,47]],[[560,25],[560,39]],["axi_lite_mailbox_intf"],["parameter-port","unsigned"]],["addr_t",[[562,2],[562,66]],[[562,17],[562,23]],["axi_lite_mailbox_intf"],["parameter-port","#Unknown"]],["clk_i",[[564,2],[564,28]],[[564,23],[564,28]],["axi_lite_mailbox_intf"],["port","logic"]],["rst_ni",[[565,2],[565,29]],[[565,23],[565,29]],["axi_lite_mailbox_intf"],["port","logic"]],["test_i",[[566,2],[566,29]],[[566,23],[566,29]],["axi_lite_mailbox_intf"],["port","logic"]],["slv",[[567,2],[567,32]],[[567,23],[567,26]],["axi_lite_mailbox_intf"],["port","AXI_LITE.Slave"]],["irq_o",[[568,2],[568,28]],[[568,23],[568,28]],["axi_lite_mailbox_intf"],["port","logic"]],["base_addr_i",[[569,2],[569,34]],[[569,23],[569,34]],["axi_lite_mailbox_intf"],["port","addr_t"]],["data_t",[[571,2],[571,46]],[[571,39],[571,45]],["axi_lite_mailbox_intf"],["typedef","logic"]],["strb_t",[[572,2],[572,46]],[[572,39],[572,45]],["axi_lite_mailbox_intf"],["typedef","logic"]],["aw_chan_lite_t",[[573,2],[573,53]],[[573,2],[573,53]],["axi_lite_mailbox_intf"],["typedef","#AnonymousStructUnion77"]],["w_chan_lite_t",[[574,2],[574,59]],[[574,2],[574,59]],["axi_lite_mailbox_intf"],["typedef","#AnonymousStructUnion78"]],["b_chan_lite_t",[[575,2],[575,43]],[[575,2],[575,43]],["axi_lite_mailbox_intf"],["typedef","#AnonymousStructUnion79"]],["ar_chan_lite_t",[[576,2],[576,53]],[[576,2],[576,53]],["axi_lite_mailbox_intf"],["typedef","#AnonymousStructUnion80"]],["r_chan_lite_t",[[577,2],[577,51]],[[577,2],[577,51]],["axi_lite_mailbox_intf"],["typedef","#AnonymousStructUnion81"]],["req_lite_t",[[578,2],[578,84]],[[578,2],[578,84]],["axi_lite_mailbox_intf"],["typedef","#AnonymousStructUnion82"]],["resp_lite_t",[[579,2],[579,69]],[[579,2],[579,69]],["axi_lite_mailbox_intf"],["typedef","#AnonymousStructUnion83"]],["slv_reqs",[[581,2],[581,28]],[[581,20],[581,28]],["axi_lite_mailbox_intf"],["variable","req_lite_t"]],["slv_resps",[[582,2],[582,29]],[[582,20],[582,29]],["axi_lite_mailbox_intf"],["variable","resp_lite_t"]],["i_axi_lite_mailbox",[[589,2],[606,3]],[[597,4],[597,22]],["axi_lite_mailbox_intf"],["instance","axi_lite_mailbox"]]],[],[[[["#AnonymousStructUnion77",[[573,2],[573,53]],[[573,2],[573,53]],["axi_lite_mailbox_intf"],["struct"]],[573,52]],[[["addr",[[573,2],[573,53]],[[573,2],[573,53]],["axi_lite_mailbox_intf","#AnonymousStructUnion77"],["struct_union_member"]],["prot",[[573,2],[573,53]],[[573,2],[573,53]],["axi_lite_mailbox_intf","#AnonymousStructUnion77"],["struct_union_member"]]]]],[[["#AnonymousStructUnion78",[[574,2],[574,59]],[[574,2],[574,59]],["axi_lite_mailbox_intf"],["struct"]],[574,58]],[[["data",[[574,2],[574,59]],[[574,2],[574,59]],["axi_lite_mailbox_intf","#AnonymousStructUnion78"],["struct_union_member"]],["strb",[[574,2],[574,59]],[[574,2],[574,59]],["axi_lite_mailbox_intf","#AnonymousStructUnion78"],["struct_union_member"]]]]],[[["#AnonymousStructUnion79",[[575,2],[575,43]],[[575,2],[575,43]],["axi_lite_mailbox_intf"],["struct"]],[575,42]],[[["resp",[[575,2],[575,43]],[[575,2],[575,43]],["axi_lite_mailbox_intf","#AnonymousStructUnion79"],["struct_union_member"]]]]],[[["#AnonymousStructUnion80",[[576,2],[576,53]],[[576,2],[576,53]],["axi_lite_mailbox_intf"],["struct"]],[576,52]],[[["addr",[[576,2],[576,53]],[[576,2],[576,53]],["axi_lite_mailbox_intf","#AnonymousStructUnion80"],["struct_union_member"]],["prot",[[576,2],[576,53]],[[576,2],[576,53]],["axi_lite_mailbox_intf","#AnonymousStructUnion80"],["struct_union_member"]]]]],[[["#AnonymousStructUnion81",[[577,2],[577,51]],[[577,2],[577,51]],["axi_lite_mailbox_intf"],["struct"]],[577,50]],[[["data",[[577,2],[577,51]],[[577,2],[577,51]],["axi_lite_mailbox_intf","#AnonymousStructUnion81"],["struct_union_member"]],["resp",[[577,2],[577,51]],[[577,2],[577,51]],["axi_lite_mailbox_intf","#AnonymousStructUnion81"],["struct_union_member"]]]]],[[["#AnonymousStructUnion82",[[578,2],[578,84]],[[578,2],[578,84]],["axi_lite_mailbox_intf"],["struct"]],[578,83]],[[["aw",[[578,2],[578,84]],[[578,2],[578,84]],["axi_lite_mailbox_intf","#AnonymousStructUnion82"],["struct_union_member"]],["aw_valid",[[578,2],[578,84]],[[578,2],[578,84]],["axi_lite_mailbox_intf","#AnonymousStructUnion82"],["struct_union_member"]],["w",[[578,2],[578,84]],[[578,2],[578,84]],["axi_lite_mailbox_intf","#AnonymousStructUnion82"],["struct_union_member"]],["w_valid",[[578,2],[578,84]],[[578,2],[578,84]],["axi_lite_mailbox_intf","#AnonymousStructUnion82"],["struct_union_member"]],["b_ready",[[578,2],[578,84]],[[578,2],[578,84]],["axi_lite_mailbox_intf","#AnonymousStructUnion82"],["struct_union_member"]],["ar",[[578,2],[578,84]],[[578,2],[578,84]],["axi_lite_mailbox_intf","#AnonymousStructUnion82"],["struct_union_member"]],["ar_valid",[[578,2],[578,84]],[[578,2],[578,84]],["axi_lite_mailbox_intf","#AnonymousStructUnion82"],["struct_union_member"]],["r_ready",[[578,2],[578,84]],[[578,2],[578,84]],["axi_lite_mailbox_intf","#AnonymousStructUnion82"],["struct_union_member"]]]]],[[["#AnonymousStructUnion83",[[579,2],[579,69]],[[579,2],[579,69]],["axi_lite_mailbox_intf"],["struct"]],[579,68]],[[["aw_ready",[[579,2],[579,69]],[[579,2],[579,69]],["axi_lite_mailbox_intf","#AnonymousStructUnion83"],["struct_union_member"]],["w_ready",[[579,2],[579,69]],[[579,2],[579,69]],["axi_lite_mailbox_intf","#AnonymousStructUnion83"],["struct_union_member"]],["b",[[579,2],[579,69]],[[579,2],[579,69]],["axi_lite_mailbox_intf","#AnonymousStructUnion83"],["struct_union_member"]],["b_valid",[[579,2],[579,69]],[[579,2],[579,69]],["axi_lite_mailbox_intf","#AnonymousStructUnion83"],["struct_union_member"]],["ar_ready",[[579,2],[579,69]],[[579,2],[579,69]],["axi_lite_mailbox_intf","#AnonymousStructUnion83"],["struct_union_member"]],["r",[[579,2],[579,69]],[[579,2],[579,69]],["axi_lite_mailbox_intf","#AnonymousStructUnion83"],["struct_union_member"]],["r_valid",[[579,2],[579,69]],[[579,2],[579,69]],["axi_lite_mailbox_intf","#AnonymousStructUnion83"],["struct_union_member"]]]]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include/common_cells/registers.svh","/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh","/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/assign.svh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_mux.sv",[[[[[["axi_lite_mux",[[20,0],[51,2]],[[20,7],[20,19]],[],["module"]],[385,0]],[[["aw_chan_t",[[22,2],[22,44]],[[22,26],[22,35]],["axi_lite_mux"],["parameter-port","#Unknown"]],["w_chan_t",[[23,2],[23,44]],[[23,27],[23,35]],["axi_lite_mux"],["parameter-port","#Unknown"]],["b_chan_t",[[24,2],[24,44]],[[24,27],[24,35]],["axi_lite_mux"],["parameter-port","#Unknown"]],["ar_chan_t",[[25,2],[25,44]],[[25,26],[25,35]],["axi_lite_mux"],["parameter-port","#Unknown"]],["r_chan_t",[[26,2],[26,44]],[[26,27],[26,35]],["axi_lite_mux"],["parameter-port","#Unknown"]],["req_t",[[27,2],[27,44]],[[27,30],[27,35]],["axi_lite_mux"],["parameter-port","#Unknown"]],["resp_t",[[28,2],[28,44]],[[28,29],[28,35]],["axi_lite_mux"],["parameter-port","#Unknown"]],["NoSlvPorts",[[29,2],[29,44]],[[29,25],[29,35]],["axi_lite_mux"],["parameter-port","#Unknown"]],["MaxTrans",[[31,2],[31,44]],[[31,25],[31,33]],["axi_lite_mux"],["parameter-port","#Unknown"]],["FallThrough",[[33,2],[33,43]],[[33,25],[33,36]],["axi_lite_mux"],["parameter-port","#Unknown"]],["SpillAw",[[35,2],[35,43]],[[35,25],[35,32]],["axi_lite_mux"],["parameter-port","#Unknown"]],["SpillW",[[36,2],[36,43]],[[36,25],[36,31]],["axi_lite_mux"],["parameter-port","#Unknown"]],["SpillB",[[37,2],[37,43]],[[37,25],[37,31]],["axi_lite_mux"],["parameter-port","#Unknown"]],["SpillAr",[[39,2],[39,43]],[[39,25],[39,32]],["axi_lite_mux"],["parameter-port","#Unknown"]],["SpillR",[[40,2],[40,43]],[[40,25],[40,31]],["axi_lite_mux"],["parameter-port","#Unknown"]],["clk_i",[[42,2],[42,38]],[[42,33],[42,38]],["axi_lite_mux"],["port","logic"]],["rst_ni",[[43,2],[43,39]],[[43,33],[43,39]],["axi_lite_mux"],["port","logic"]],["test_i",[[44,2],[44,39]],[[44,33],[44,39]],["axi_lite_mux"],["port","logic"]],["slv_reqs_i",[[46,2],[46,43]],[[46,33],[46,43]],["axi_lite_mux"],["port","req_t"]],["slv_resps_o",[[47,2],[47,44]],[[47,33],[47,44]],["axi_lite_mux"],["port","resp_t"]],["mst_req_o",[[49,2],[49,42]],[[49,33],[49,42]],["axi_lite_mux"],["port","req_t"]],["mst_resp_i",[[50,2],[50,43]],[[50,33],[50,43]],["axi_lite_mux"],["port","resp_t"]],["select_t",[[59,4],[59,52]],[[59,43],[59,51]],["axi_lite_mux"],["typedef","logic"]],["slv_aw_chans",[[62,4],[62,43]],[[62,31],[62,43]],["axi_lite_mux"],["variable","aw_chan_t"]],["slv_aw_valids",[[63,4],[63,44]],[[63,31],[63,44]],["axi_lite_mux"],["variable","logic"]],["slv_aw_readies",[[63,4],[63,60]],[[63,46],[63,60]],["axi_lite_mux"],["variable","slv_aw_valids"]],["aw_select",[[66,4],[66,23]],[[66,14],[66,23]],["axi_lite_mux"],["variable","select_t"]],["mst_aw_chan",[[67,4],[67,25]],[[67,14],[67,25]],["axi_lite_mux"],["variable","aw_chan_t"]],["mst_aw_valid",[[68,4],[68,26]],[[68,14],[68,26]],["axi_lite_mux"],["variable","logic"]],["mst_aw_ready",[[68,4],[68,40]],[[68,28],[68,40]],["axi_lite_mux"],["variable","mst_aw_valid"]],["aw_valid",[[71,4],[71,22]],[[71,14],[71,22]],["axi_lite_mux"],["variable","logic"]],["aw_ready",[[71,4],[71,36]],[[71,28],[71,36]],["axi_lite_mux"],["variable","aw_valid"]],["lock_aw_valid_d",[[76,4],[76,29]],[[76,14],[76,29]],["axi_lite_mux"],["variable","logic"]],["lock_aw_valid_q",[[76,4],[76,46]],[[76,31],[76,46]],["axi_lite_mux"],["variable","lock_aw_valid_d"]],["load_aw_lock",[[77,4],[77,26]],[[77,14],[77,26]],["axi_lite_mux"],["variable","logic"]],["w_fifo_full",[[80,4],[80,25]],[[80,14],[80,25]],["axi_lite_mux"],["variable","logic"]],["w_fifo_empty",[[80,4],[80,40]],[[80,28],[80,40]],["axi_lite_mux"],["variable","w_fifo_full"]],["w_fifo_push",[[81,4],[81,25]],[[81,14],[81,25]],["axi_lite_mux"],["variable","logic"]],["w_fifo_pop",[[81,4],[81,38]],[[81,28],[81,38]],["axi_lite_mux"],["variable","w_fifo_push"]],["w_select",[[84,4],[84,22]],[[84,14],[84,22]],["axi_lite_mux"],["variable","select_t"]],["mst_w_chan",[[85,4],[85,24]],[[85,14],[85,24]],["axi_lite_mux"],["variable","w_chan_t"]],["mst_w_valid",[[86,4],[86,25]],[[86,14],[86,25]],["axi_lite_mux"],["variable","logic"]],["mst_w_ready",[[86,4],[86,39]],[[86,28],[86,39]],["axi_lite_mux"],["variable","mst_w_valid"]],["b_select",[[89,4],[89,22]],[[89,14],[89,22]],["axi_lite_mux"],["variable","select_t"]],["b_fifo_full",[[91,4],[91,25]],[[91,14],[91,25]],["axi_lite_mux"],["variable","logic"]],["b_fifo_empty",[[91,4],[91,40]],[[91,28],[91,40]],["axi_lite_mux"],["variable","b_fifo_full"]],["b_fifo_pop",[[92,4],[92,38]],[[92,28],[92,38]],["axi_lite_mux"],["variable","logic"]],["mst_b_chan",[[95,4],[95,24]],[[95,14],[95,24]],["axi_lite_mux"],["variable","b_chan_t"]],["mst_b_valid",[[96,4],[96,25]],[[96,14],[96,25]],["axi_lite_mux"],["variable","logic"]],["mst_b_ready",[[96,4],[96,39]],[[96,28],[96,39]],["axi_lite_mux"],["variable","mst_b_valid"]],["slv_ar_chans",[[99,4],[99,43]],[[99,31],[99,43]],["axi_lite_mux"],["variable","ar_chan_t"]],["slv_ar_valids",[[100,4],[100,44]],[[100,31],[100,44]],["axi_lite_mux"],["variable","logic"]],["slv_ar_readies",[[100,4],[100,60]],[[100,46],[100,60]],["axi_lite_mux"],["variable","slv_ar_valids"]],["ar_select",[[103,4],[103,23]],[[103,14],[103,23]],["axi_lite_mux"],["variable","select_t"]],["mst_ar_chan",[[104,4],[104,25]],[[104,14],[104,25]],["axi_lite_mux"],["variable","ar_chan_t"]],["mst_ar_valid",[[105,4],[105,26]],[[105,14],[105,26]],["axi_lite_mux"],["variable","logic"]],["mst_ar_ready",[[105,4],[105,40]],[[105,28],[105,40]],["axi_lite_mux"],["variable","mst_ar_valid"]],["ar_valid",[[108,4],[108,22]],[[108,14],[108,22]],["axi_lite_mux"],["variable","logic"]],["ar_ready",[[108,4],[108,36]],[[108,28],[108,36]],["axi_lite_mux"],["variable","ar_valid"]],["r_select",[[111,4],[111,22]],[[111,14],[111,22]],["axi_lite_mux"],["variable","select_t"]],["r_fifo_full",[[114,4],[114,25]],[[114,14],[114,25]],["axi_lite_mux"],["variable","logic"]],["r_fifo_empty",[[114,4],[114,40]],[[114,28],[114,40]],["axi_lite_mux"],["variable","r_fifo_full"]],["r_fifo_push",[[115,4],[115,25]],[[115,14],[115,25]],["axi_lite_mux"],["variable","logic"]],["r_fifo_pop",[[115,4],[115,38]],[[115,28],[115,38]],["axi_lite_mux"],["variable","r_fifo_push"]],["mst_r_chan",[[118,4],[118,24]],[[118,14],[118,24]],["axi_lite_mux"],["variable","r_chan_t"]],["mst_r_valid",[[119,4],[119,25]],[[119,14],[119,25]],["axi_lite_mux"],["variable","logic"]],["mst_r_ready",[[119,4],[119,39]],[[119,28],[119,39]],["axi_lite_mux"],["variable","mst_r_valid"]],["i_aw_arbiter",[[130,4],[147,5]],[[135,6],[135,18]],["axi_lite_mux"],["instance","rr_arb_tree"]],["i_w_fifo",[[183,4],[199,5]],[[187,6],[187,14]],["axi_lite_mux"],["instance","fifo_v3"]],["i_aw_spill_reg",[[201,4],[213,5]],[[204,6],[204,20]],["axi_lite_mux"],["instance","spill_register"]],["i_b_fifo",[[227,4],[243,5]],[[231,6],[231,14]],["axi_lite_mux"],["instance","fifo_v3"]],["i_w_spill_reg",[[245,4],[257,5]],[[248,6],[248,19]],["axi_lite_mux"],["instance","spill_register"]],["i_b_spill_reg",[[270,4],[282,5]],[[273,6],[273,19]],["axi_lite_mux"],["instance","spill_register"]],["i_ar_arbiter",[[293,4],[310,5]],[[298,6],[298,18]],["axi_lite_mux"],["instance","rr_arb_tree"]],["i_r_fifo",[[318,4],[334,5]],[[322,6],[322,14]],["axi_lite_mux"],["instance","fifo_v3"]],["i_ar_spill_reg",[[336,4],[348,5]],[[339,6],[339,20]],["axi_lite_mux"],["instance","spill_register"]],["i_r_spill_reg",[[361,4],[373,5]],[[364,6],[364,19]],["axi_lite_mux"],["instance","spill_register"]]]]],[[["axi_lite_mux_intf",[[390,0],[411,2]],[[390,7],[390,24]],[],["module"]],[470,9]],[[["AxiAddrWidth",[[391,2],[391,46]],[[391,25],[391,37]],["axi_lite_mux_intf"],["parameter-port","unsigned"]],["AxiDataWidth",[[392,2],[392,46]],[[392,25],[392,37]],["axi_lite_mux_intf"],["parameter-port","unsigned"]],["NoSlvPorts",[[393,2],[393,46]],[[393,25],[393,35]],["axi_lite_mux_intf"],["parameter-port","unsigned"]],["MaxTrans",[[395,2],[395,46]],[[395,25],[395,33]],["axi_lite_mux_intf"],["parameter-port","unsigned"]],["FallThrough",[[397,2],[397,45]],[[397,25],[397,36]],["axi_lite_mux_intf"],["parameter-port","bit"]],["SpillAw",[[399,2],[399,45]],[[399,25],[399,32]],["axi_lite_mux_intf"],["parameter-port","bit"]],["SpillW",[[400,2],[400,45]],[[400,25],[400,31]],["axi_lite_mux_intf"],["parameter-port","bit"]],["SpillB",[[401,2],[401,45]],[[401,25],[401,31]],["axi_lite_mux_intf"],["parameter-port","bit"]],["SpillAr",[[403,2],[403,45]],[[403,25],[403,32]],["axi_lite_mux_intf"],["parameter-port","bit"]],["SpillR",[[404,2],[404,45]],[[404,25],[404,31]],["axi_lite_mux_intf"],["parameter-port","bit"]],["clk_i",[[406,2],[406,22]],[[406,17],[406,22]],["axi_lite_mux_intf"],["port","logic"]],["rst_ni",[[407,2],[407,23]],[[407,17],[407,23]],["axi_lite_mux_intf"],["port","logic"]],["test_i",[[408,2],[408,23]],[[408,17],[408,23]],["axi_lite_mux_intf"],["port","logic"]],["slv",[[409,2],[409,37]],[[409,17],[409,20]],["axi_lite_mux_intf"],["port","AXI_BUS.Slave"]],["mst",[[410,2],[410,20]],[[410,17],[410,20]],["axi_lite_mux_intf"],["port","AXI_BUS.Master"]],["addr_t",[[413,2],[413,44]],[[413,37],[413,43]],["axi_lite_mux_intf"],["typedef","logic"]],["data_t",[[414,2],[414,44]],[[414,37],[414,43]],["axi_lite_mux_intf"],["typedef","logic"]],["strb_t",[[415,2],[415,44]],[[415,37],[415,43]],["axi_lite_mux_intf"],["typedef","logic"]],["aw_chan_t",[[417,2],[417,48]],[[417,2],[417,48]],["axi_lite_mux_intf"],["typedef","#AnonymousStructUnion84"]],["w_chan_t",[[418,2],[418,54]],[[418,2],[418,54]],["axi_lite_mux_intf"],["typedef","#AnonymousStructUnion85"]],["b_chan_t",[[419,2],[419,38]],[[419,2],[419,38]],["axi_lite_mux_intf"],["typedef","#AnonymousStructUnion86"]],["ar_chan_t",[[420,2],[420,48]],[[420,2],[420,48]],["axi_lite_mux_intf"],["typedef","#AnonymousStructUnion87"]],["r_chan_t",[[421,2],[421,46]],[[421,2],[421,46]],["axi_lite_mux_intf"],["typedef","#AnonymousStructUnion88"]],["req_t",[[422,2],[422,64]],[[422,2],[422,64]],["axi_lite_mux_intf"],["typedef","#AnonymousStructUnion89"]],["resp_t",[[423,2],[423,54]],[[423,2],[423,54]],["axi_lite_mux_intf"],["typedef","#AnonymousStructUnion90"]],["slv_reqs",[[425,2],[425,37]],[[425,29],[425,37]],["axi_lite_mux_intf"],["variable","req_t"]],["slv_resps",[[426,2],[426,38]],[[426,29],[426,38]],["axi_lite_mux_intf"],["variable","resp_t"]],["mst_req",[[427,2],[427,36]],[[427,29],[427,36]],["axi_lite_mux_intf"],["variable","req_t"]],["mst_resp",[[428,2],[428,37]],[[428,29],[428,37]],["axi_lite_mux_intf"],["variable","resp_t"]],["i_axi_mux",[[438,2],[460,3]],[[452,4],[452,13]],["axi_lite_mux_intf"],["instance","axi_lite_mux"]]],[],[[[["#AnonymousStructUnion84",[[417,2],[417,48]],[[417,2],[417,48]],["axi_lite_mux_intf"],["struct"]],[417,47]],[[["addr",[[417,2],[417,48]],[[417,2],[417,48]],["axi_lite_mux_intf","#AnonymousStructUnion84"],["struct_union_member"]],["prot",[[417,2],[417,48]],[[417,2],[417,48]],["axi_lite_mux_intf","#AnonymousStructUnion84"],["struct_union_member"]]]]],[[["#AnonymousStructUnion85",[[418,2],[418,54]],[[418,2],[418,54]],["axi_lite_mux_intf"],["struct"]],[418,53]],[[["data",[[418,2],[418,54]],[[418,2],[418,54]],["axi_lite_mux_intf","#AnonymousStructUnion85"],["struct_union_member"]],["strb",[[418,2],[418,54]],[[418,2],[418,54]],["axi_lite_mux_intf","#AnonymousStructUnion85"],["struct_union_member"]]]]],[[["#AnonymousStructUnion86",[[419,2],[419,38]],[[419,2],[419,38]],["axi_lite_mux_intf"],["struct"]],[419,37]],[[["resp",[[419,2],[419,38]],[[419,2],[419,38]],["axi_lite_mux_intf","#AnonymousStructUnion86"],["struct_union_member"]]]]],[[["#AnonymousStructUnion87",[[420,2],[420,48]],[[420,2],[420,48]],["axi_lite_mux_intf"],["struct"]],[420,47]],[[["addr",[[420,2],[420,48]],[[420,2],[420,48]],["axi_lite_mux_intf","#AnonymousStructUnion87"],["struct_union_member"]],["prot",[[420,2],[420,48]],[[420,2],[420,48]],["axi_lite_mux_intf","#AnonymousStructUnion87"],["struct_union_member"]]]]],[[["#AnonymousStructUnion88",[[421,2],[421,46]],[[421,2],[421,46]],["axi_lite_mux_intf"],["struct"]],[421,45]],[[["data",[[421,2],[421,46]],[[421,2],[421,46]],["axi_lite_mux_intf","#AnonymousStructUnion88"],["struct_union_member"]],["resp",[[421,2],[421,46]],[[421,2],[421,46]],["axi_lite_mux_intf","#AnonymousStructUnion88"],["struct_union_member"]]]]],[[["#AnonymousStructUnion89",[[422,2],[422,64]],[[422,2],[422,64]],["axi_lite_mux_intf"],["struct"]],[422,63]],[[["aw",[[422,2],[422,64]],[[422,2],[422,64]],["axi_lite_mux_intf","#AnonymousStructUnion89"],["struct_union_member"]],["aw_valid",[[422,2],[422,64]],[[422,2],[422,64]],["axi_lite_mux_intf","#AnonymousStructUnion89"],["struct_union_member"]],["w",[[422,2],[422,64]],[[422,2],[422,64]],["axi_lite_mux_intf","#AnonymousStructUnion89"],["struct_union_member"]],["w_valid",[[422,2],[422,64]],[[422,2],[422,64]],["axi_lite_mux_intf","#AnonymousStructUnion89"],["struct_union_member"]],["b_ready",[[422,2],[422,64]],[[422,2],[422,64]],["axi_lite_mux_intf","#AnonymousStructUnion89"],["struct_union_member"]],["ar",[[422,2],[422,64]],[[422,2],[422,64]],["axi_lite_mux_intf","#AnonymousStructUnion89"],["struct_union_member"]],["ar_valid",[[422,2],[422,64]],[[422,2],[422,64]],["axi_lite_mux_intf","#AnonymousStructUnion89"],["struct_union_member"]],["r_ready",[[422,2],[422,64]],[[422,2],[422,64]],["axi_lite_mux_intf","#AnonymousStructUnion89"],["struct_union_member"]]]]],[[["#AnonymousStructUnion90",[[423,2],[423,54]],[[423,2],[423,54]],["axi_lite_mux_intf"],["struct"]],[423,53]],[[["aw_ready",[[423,2],[423,54]],[[423,2],[423,54]],["axi_lite_mux_intf","#AnonymousStructUnion90"],["struct_union_member"]],["w_ready",[[423,2],[423,54]],[[423,2],[423,54]],["axi_lite_mux_intf","#AnonymousStructUnion90"],["struct_union_member"]],["b",[[423,2],[423,54]],[[423,2],[423,54]],["axi_lite_mux_intf","#AnonymousStructUnion90"],["struct_union_member"]],["b_valid",[[423,2],[423,54]],[[423,2],[423,54]],["axi_lite_mux_intf","#AnonymousStructUnion90"],["struct_union_member"]],["ar_ready",[[423,2],[423,54]],[[423,2],[423,54]],["axi_lite_mux_intf","#AnonymousStructUnion90"],["struct_union_member"]],["r",[[423,2],[423,54]],[[423,2],[423,54]],["axi_lite_mux_intf","#AnonymousStructUnion90"],["struct_union_member"]],["r_valid",[[423,2],[423,54]],[[423,2],[423,54]],["axi_lite_mux_intf","#AnonymousStructUnion90"],["struct_union_member"]]]]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include/common_cells/registers.svh","/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/assign.svh","/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_regs.sv",[[],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_apb.sv",[[[[[["axi_lite_to_apb",[[46,0],[67,2]],[[46,7],[46,22]],[],["module"]],[326,0]],[[["NoApbSlaves",[[47,2],[47,44]],[[47,25],[47,36]],["axi_lite_to_apb"],["parameter-port","unsigned"]],["NoRules",[[48,2],[48,44]],[[48,25],[48,32]],["axi_lite_to_apb"],["parameter-port","unsigned"]],["AddrWidth",[[49,2],[49,45]],[[49,25],[49,34]],["axi_lite_to_apb"],["parameter-port","unsigned"]],["DataWidth",[[50,2],[50,45]],[[50,25],[50,34]],["axi_lite_to_apb"],["parameter-port","unsigned"]],["axi_lite_req_t",[[51,2],[51,44]],[[51,22],[51,36]],["axi_lite_to_apb"],["parameter-port","#Unknown"]],["axi_lite_resp_t",[[52,2],[52,44]],[[52,21],[52,36]],["axi_lite_to_apb"],["parameter-port","#Unknown"]],["apb_req_t",[[53,2],[53,44]],[[53,27],[53,36]],["axi_lite_to_apb"],["parameter-port","#Unknown"]],["apb_resp_t",[[54,2],[54,44]],[[54,26],[54,36]],["axi_lite_to_apb"],["parameter-port","#Unknown"]],["rule_t",[[55,2],[55,44]],[[55,30],[55,36]],["axi_lite_to_apb"],["parameter-port","#Unknown"]],["clk_i",[[57,2],[57,43]],[[57,38],[57,43]],["axi_lite_to_apb"],["port","logic"]],["rst_ni",[[58,2],[58,44]],[[58,38],[58,44]],["axi_lite_to_apb"],["port","logic"]],["axi_lite_req_i",[[60,2],[60,52]],[[60,38],[60,52]],["axi_lite_to_apb"],["port","axi_lite_req_t"]],["axi_lite_resp_o",[[61,2],[61,53]],[[61,38],[61,53]],["axi_lite_to_apb"],["port","axi_lite_resp_t"]],["apb_req_o",[[63,2],[63,47]],[[63,38],[63,47]],["axi_lite_to_apb"],["port","apb_req_t"]],["apb_resp_i",[[64,2],[64,48]],[[64,38],[64,48]],["axi_lite_to_apb"],["port","apb_resp_t"]],["addr_map_i",[[66,2],[66,48]],[[66,38],[66,48]],["axi_lite_to_apb"],["port","rule_t"]],["RD",[[68,2],[68,29]],[[68,19],[68,21]],["axi_lite_to_apb"],["localparam","logic"]],["WR",[[69,2],[69,29]],[[69,19],[69,21]],["axi_lite_to_apb"],["localparam","logic"]],["SelIdxWidth",[[70,2],[70,92]],[[70,26],[70,37]],["axi_lite_to_apb"],["localparam","unsigned"]],["addr_t",[[71,2],[71,41]],[[71,34],[71,40]],["axi_lite_to_apb"],["typedef","logic"]],["data_t",[[72,2],[72,41]],[[72,34],[72,40]],["axi_lite_to_apb"],["typedef","logic"]],["strb_t",[[73,2],[73,41]],[[73,34],[73,40]],["axi_lite_to_apb"],["typedef","logic"]],["sel_idx_t",[[74,2],[74,44]],[[74,34],[74,43]],["axi_lite_to_apb"],["typedef","logic"]],["int_req_t",[[76,2],[82,14]],[[82,4],[82,13]],["axi_lite_to_apb"],["typedef","#AnonymousStructUnion94"]],["int_resp_t",[[83,2],[86,15]],[[86,4],[86,14]],["axi_lite_to_apb"],["typedef","#AnonymousStructUnion95"]],["Setup",[[88,4],[88,17]],[[88,4],[88,9]],["axi_lite_to_apb"],["enum_member","#AnonymousEnum14"]],["Access",[[89,4],[89,17]],[[89,4],[89,10]],["axi_lite_to_apb"],["enum_member","#AnonymousEnum14"]],["apb_state_e",[[87,2],[90,16]],[[90,4],[90,15]],["axi_lite_to_apb"],["typedef","#AnonymousEnum14"]],["axi_req",[[94,2],[94,25]],[[94,18],[94,25]],["axi_lite_to_apb"],["variable","int_req_t"]],["axi_req_valid",[[95,2],[95,31]],[[95,18],[95,31]],["axi_lite_to_apb"],["variable","logic"]],["axi_req_ready",[[95,2],[95,46]],[[95,33],[95,46]],["axi_lite_to_apb"],["variable","axi_req_valid"]],["axi_bresp",[[98,2],[98,27]],[[98,18],[98,27]],["axi_lite_to_apb"],["variable","axi_pkg::resp_t"]],["axi_bresp_valid",[[99,2],[99,33]],[[99,18],[99,33]],["axi_lite_to_apb"],["variable","logic"]],["axi_bresp_ready",[[99,2],[99,50]],[[99,35],[99,50]],["axi_lite_to_apb"],["variable","axi_bresp_valid"]],["axi_rresp",[[100,2],[100,27]],[[100,18],[100,27]],["axi_lite_to_apb"],["variable","int_resp_t"]],["axi_rresp_valid",[[101,2],[101,33]],[[101,18],[101,33]],["axi_lite_to_apb"],["variable","logic"]],["axi_rresp_ready",[[101,2],[101,50]],[[101,35],[101,50]],["axi_lite_to_apb"],["variable","axi_rresp_valid"]],["arb_req",[[136,2],[136,25]],[[136,18],[136,25]],["axi_lite_to_apb"],["variable","int_req_t"]],["apb_req",[[136,2],[136,59]],[[136,52],[136,59]],["axi_lite_to_apb"],["variable","arb_req"]],["arb_req_valid",[[137,2],[137,31]],[[137,18],[137,31]],["axi_lite_to_apb"],["variable","logic"]],["arb_req_ready",[[137,2],[137,48]],[[137,35],[137,48]],["axi_lite_to_apb"],["variable","arb_req_valid"]],["apb_req_valid",[[137,2],[137,65]],[[137,52],[137,65]],["axi_lite_to_apb"],["variable","arb_req_ready"]],["apb_req_ready",[[137,2],[137,82]],[[137,69],[137,82]],["axi_lite_to_apb"],["variable","apb_req_valid"]],["apb_wresp",[[138,2],[138,27]],[[138,18],[138,27]],["axi_lite_to_apb"],["variable","axi_pkg::resp_t"]],["apb_wresp_valid",[[139,2],[139,33]],[[139,18],[139,33]],["axi_lite_to_apb"],["variable","logic"]],["apb_wresp_ready",[[139,2],[139,50]],[[139,35],[139,50]],["axi_lite_to_apb"],["variable","apb_wresp_valid"]],["apb_rresp",[[140,2],[140,27]],[[140,18],[140,27]],["axi_lite_to_apb"],["variable","int_resp_t"]],["apb_rresp_valid",[[141,2],[141,33]],[[141,18],[141,33]],["axi_lite_to_apb"],["variable","logic"]],["apb_rresp_ready",[[141,2],[141,50]],[[141,35],[141,50]],["axi_lite_to_apb"],["variable","apb_rresp_valid"]],["i_req_arb",[[143,2],[161,3]],[[149,4],[149,13]],["axi_lite_to_apb"],["instance","rr_arb_tree"]],["i_req_spill",[[163,2],[175,3]],[[166,4],[166,15]],["axi_lite_to_apb"],["instance","spill_register"]],["i_write_resp_spill",[[177,2],[189,3]],[[180,4],[180,22]],["axi_lite_to_apb"],["instance","spill_register"]],["i_read_resp_spill",[[191,2],[203,3]],[[194,4],[194,21]],["axi_lite_to_apb"],["instance","spill_register"]],["apb_state_q",[[209,2],[209,25]],[[209,14],[209,25]],["axi_lite_to_apb"],["variable","apb_state_e"]],["apb_state_d",[[209,2],[209,38]],[[209,27],[209,38]],["axi_lite_to_apb"],["variable","apb_state_q"]],["apb_update",[[210,2],[210,24]],[[210,14],[210,24]],["axi_lite_to_apb"],["variable","logic"]],["apb_dec_valid",[[212,2],[212,25]],[[212,12],[212,25]],["axi_lite_to_apb"],["variable","logic"]],["apb_sel_idx",[[213,2],[213,23]],[[213,12],[213,23]],["axi_lite_to_apb"],["variable","sel_idx_t"]],["i_apb_decode",[[214,2],[227,3]],[[219,4],[219,16]],["axi_lite_to_apb"],["instance","addr_decode"]]],[],[[[["#AnonymousStructUnion94",[[76,10],[82,3]],[[76,10],[76,16]],["axi_lite_to_apb"],["struct"]],[82,2]],[[["addr",[[77,4],[77,24]],[[77,20],[77,24]],["axi_lite_to_apb","#AnonymousStructUnion94"],["struct_union_member"]],["prot",[[78,4],[78,24]],[[78,20],[78,24]],["axi_lite_to_apb","#AnonymousStructUnion94"],["struct_union_member"]],["data",[[79,4],[79,24]],[[79,20],[79,24]],["axi_lite_to_apb","#AnonymousStructUnion94"],["struct_union_member"]],["strb",[[80,4],[80,24]],[[80,20],[80,24]],["axi_lite_to_apb","#AnonymousStructUnion94"],["struct_union_member"]],["write",[[81,4],[81,25]],[[81,20],[81,25]],["axi_lite_to_apb","#AnonymousStructUnion94"],["struct_union_member"]]]]],[[["#AnonymousStructUnion95",[[83,10],[86,3]],[[83,10],[83,16]],["axi_lite_to_apb"],["struct"]],[86,2]],[[["data",[[84,4],[84,24]],[[84,20],[84,24]],["axi_lite_to_apb","#AnonymousStructUnion95"],["struct_union_member"]],["resp",[[85,4],[85,24]],[[85,20],[85,24]],["axi_lite_to_apb","#AnonymousStructUnion95"],["struct_union_member"]]]]]]]],[[["axi_lite_to_apb_intf",[[330,0],[359,2]],[[330,7],[330,27]],[],["module"]],[437,9]],[[["NoApbSlaves",[[331,2],[331,44]],[[331,25],[331,36]],["axi_lite_to_apb_intf"],["parameter-port","unsigned"]],["NoRules",[[332,2],[332,44]],[[332,25],[332,32]],["axi_lite_to_apb_intf"],["parameter-port","unsigned"]],["AddrWidth",[[333,2],[333,45]],[[333,25],[333,34]],["axi_lite_to_apb_intf"],["parameter-port","unsigned"]],["DataWidth",[[334,2],[334,45]],[[334,25],[334,34]],["axi_lite_to_apb_intf"],["parameter-port","unsigned"]],["rule_t",[[335,2],[335,44]],[[335,25],[335,31]],["axi_lite_to_apb_intf"],["parameter-port","#Unknown"]],["addr_t",[[337,2],[337,60]],[[337,30],[337,36]],["axi_lite_to_apb_intf"],["parameter-port","#Unknown"]],["data_t",[[338,2],[338,60]],[[338,30],[338,36]],["axi_lite_to_apb_intf"],["parameter-port","#Unknown"]],["strb_t",[[339,2],[339,62]],[[339,30],[339,36]],["axi_lite_to_apb_intf"],["parameter-port","#Unknown"]],["sel_t",[[340,2],[340,62]],[[340,30],[340,35]],["axi_lite_to_apb_intf"],["parameter-port","#Unknown"]],["clk_i",[[342,2],[342,39]],[[342,34],[342,39]],["axi_lite_to_apb_intf"],["port","logic"]],["rst_ni",[[343,2],[343,40]],[[343,34],[343,40]],["axi_lite_to_apb_intf"],["port","logic"]],["slv",[[345,2],[345,37]],[[345,34],[345,37]],["axi_lite_to_apb_intf"],["port","AXI_LITE.Slave"]],["paddr_o",[[347,2],[347,41]],[[347,34],[347,41]],["axi_lite_to_apb_intf"],["port","addr_t"]],["pprot_o",[[348,2],[348,41]],[[348,34],[348,41]],["axi_lite_to_apb_intf"],["port","logic"]],["pselx_o",[[349,2],[349,41]],[[349,34],[349,41]],["axi_lite_to_apb_intf"],["port","sel_t"]],["penable_o",[[350,2],[350,43]],[[350,34],[350,43]],["axi_lite_to_apb_intf"],["port","logic"]],["pwrite_o",[[351,2],[351,42]],[[351,34],[351,42]],["axi_lite_to_apb_intf"],["port","logic"]],["pwdata_o",[[352,2],[352,42]],[[352,34],[352,42]],["axi_lite_to_apb_intf"],["port","data_t"]],["pstrb_o",[[353,2],[353,41]],[[353,34],[353,41]],["axi_lite_to_apb_intf"],["port","strb_t"]],["pready_i",[[354,2],[354,42]],[[354,34],[354,42]],["axi_lite_to_apb_intf"],["port","logic"]],["prdata_i",[[355,2],[355,42]],[[355,34],[355,42]],["axi_lite_to_apb_intf"],["port","data_t"]],["pslverr_i",[[356,2],[356,43]],[[356,34],[356,43]],["axi_lite_to_apb_intf"],["port","input"]],["addr_map_i",[[358,2],[358,44]],[[358,34],[358,44]],["axi_lite_to_apb_intf"],["port","rule_t"]],["SelIdxWidth",[[360,2],[360,82]],[[360,26],[360,37]],["axi_lite_to_apb_intf"],["localparam","unsigned"]],["apb_req_t",[[362,2],[370,14]],[[370,4],[370,13]],["axi_lite_to_apb_intf"],["typedef","#AnonymousStructUnion96"]],["apb_resp_t",[[372,2],[376,15]],[[376,4],[376,14]],["axi_lite_to_apb_intf"],["typedef","#AnonymousStructUnion97"]],["aw_chan_t",[[378,2],[378,48]],[[378,2],[378,48]],["axi_lite_to_apb_intf"],["typedef","#AnonymousStructUnion98"]],["w_chan_t",[[379,2],[379,54]],[[379,2],[379,54]],["axi_lite_to_apb_intf"],["typedef","#AnonymousStructUnion99"]],["b_chan_t",[[380,2],[380,38]],[[380,2],[380,38]],["axi_lite_to_apb_intf"],["typedef","#AnonymousStructUnion100"]],["ar_chan_t",[[381,2],[381,48]],[[381,2],[381,48]],["axi_lite_to_apb_intf"],["typedef","#AnonymousStructUnion101"]],["r_chan_t",[[382,2],[382,46]],[[382,2],[382,46]],["axi_lite_to_apb_intf"],["typedef","#AnonymousStructUnion102"]],["axi_req_t",[[383,2],[383,68]],[[383,2],[383,68]],["axi_lite_to_apb_intf"],["typedef","#AnonymousStructUnion103"]],["axi_resp_t",[[384,2],[384,58]],[[384,2],[384,58]],["axi_lite_to_apb_intf"],["typedef","#AnonymousStructUnion104"]],["axi_req",[[386,2],[386,39]],[[386,32],[386,39]],["axi_lite_to_apb_intf"],["variable","axi_req_t"]],["axi_resp",[[387,2],[387,40]],[[387,32],[387,40]],["axi_lite_to_apb_intf"],["variable","axi_resp_t"]],["apb_req",[[388,2],[388,39]],[[388,32],[388,39]],["axi_lite_to_apb_intf"],["variable","apb_req_t"]],["apb_resp",[[389,2],[389,40]],[[389,32],[389,40]],["axi_lite_to_apb_intf"],["variable","apb_resp_t"]],["apb_sel",[[390,2],[390,39]],[[390,32],[390,39]],["axi_lite_to_apb_intf"],["variable","logic"]],["i_onehot_to_bin",[[395,2],[400,3]],[[397,4],[397,19]],["axi_lite_to_apb_intf"],["instance","onehot_to_bin"]],["i_axi_lite_to_apb",[[415,2],[436,3]],[[425,4],[425,21]],["axi_lite_to_apb_intf"],["instance","axi_lite_to_apb"]]],[],[[[["#AnonymousStructUnion96",[[362,10],[370,3]],[[362,10],[362,16]],["axi_lite_to_apb_intf"],["struct"]],[370,2]],[[["paddr",[[363,4],[363,25]],[[363,20],[363,25]],["axi_lite_to_apb_intf","#AnonymousStructUnion96"],["struct_union_member"]],["pprot",[[364,4],[364,25]],[[364,20],[364,25]],["axi_lite_to_apb_intf","#AnonymousStructUnion96"],["struct_union_member"]],["psel",[[365,4],[365,24]],[[365,20],[365,24]],["axi_lite_to_apb_intf","#AnonymousStructUnion96"],["struct_union_member"]],["penable",[[366,4],[366,27]],[[366,20],[366,27]],["axi_lite_to_apb_intf","#AnonymousStructUnion96"],["struct_union_member"]],["pwrite",[[367,4],[367,26]],[[367,20],[367,26]],["axi_lite_to_apb_intf","#AnonymousStructUnion96"],["struct_union_member"]],["pwdata",[[368,4],[368,26]],[[368,20],[368,26]],["axi_lite_to_apb_intf","#AnonymousStructUnion96"],["struct_union_member"]],["pstrb",[[369,4],[369,25]],[[369,20],[369,25]],["axi_lite_to_apb_intf","#AnonymousStructUnion96"],["struct_union_member"]]]]],[[["#AnonymousStructUnion97",[[372,10],[376,3]],[[372,10],[372,16]],["axi_lite_to_apb_intf"],["struct"]],[376,2]],[[["pready",[[373,4],[373,17]],[[373,11],[373,17]],["axi_lite_to_apb_intf","#AnonymousStructUnion97"],["struct_union_member"]],["prdata",[[374,4],[374,17]],[[374,11],[374,17]],["axi_lite_to_apb_intf","#AnonymousStructUnion97"],["struct_union_member"]],["pslverr",[[375,4],[375,18]],[[375,11],[375,18]],["axi_lite_to_apb_intf","#AnonymousStructUnion97"],["struct_union_member"]]]]],[[["#AnonymousStructUnion98",[[378,2],[378,48]],[[378,2],[378,48]],["axi_lite_to_apb_intf"],["struct"]],[378,47]],[[["addr",[[378,2],[378,48]],[[378,2],[378,48]],["axi_lite_to_apb_intf","#AnonymousStructUnion98"],["struct_union_member"]],["prot",[[378,2],[378,48]],[[378,2],[378,48]],["axi_lite_to_apb_intf","#AnonymousStructUnion98"],["struct_union_member"]]]]],[[["#AnonymousStructUnion99",[[379,2],[379,54]],[[379,2],[379,54]],["axi_lite_to_apb_intf"],["struct"]],[379,53]],[[["data",[[379,2],[379,54]],[[379,2],[379,54]],["axi_lite_to_apb_intf","#AnonymousStructUnion99"],["struct_union_member"]],["strb",[[379,2],[379,54]],[[379,2],[379,54]],["axi_lite_to_apb_intf","#AnonymousStructUnion99"],["struct_union_member"]]]]],[[["#AnonymousStructUnion100",[[380,2],[380,38]],[[380,2],[380,38]],["axi_lite_to_apb_intf"],["struct"]],[380,37]],[[["resp",[[380,2],[380,38]],[[380,2],[380,38]],["axi_lite_to_apb_intf","#AnonymousStructUnion100"],["struct_union_member"]]]]],[[["#AnonymousStructUnion101",[[381,2],[381,48]],[[381,2],[381,48]],["axi_lite_to_apb_intf"],["struct"]],[381,47]],[[["addr",[[381,2],[381,48]],[[381,2],[381,48]],["axi_lite_to_apb_intf","#AnonymousStructUnion101"],["struct_union_member"]],["prot",[[381,2],[381,48]],[[381,2],[381,48]],["axi_lite_to_apb_intf","#AnonymousStructUnion101"],["struct_union_member"]]]]],[[["#AnonymousStructUnion102",[[382,2],[382,46]],[[382,2],[382,46]],["axi_lite_to_apb_intf"],["struct"]],[382,45]],[[["data",[[382,2],[382,46]],[[382,2],[382,46]],["axi_lite_to_apb_intf","#AnonymousStructUnion102"],["struct_union_member"]],["resp",[[382,2],[382,46]],[[382,2],[382,46]],["axi_lite_to_apb_intf","#AnonymousStructUnion102"],["struct_union_member"]]]]],[[["#AnonymousStructUnion103",[[383,2],[383,68]],[[383,2],[383,68]],["axi_lite_to_apb_intf"],["struct"]],[383,67]],[[["aw",[[383,2],[383,68]],[[383,2],[383,68]],["axi_lite_to_apb_intf","#AnonymousStructUnion103"],["struct_union_member"]],["aw_valid",[[383,2],[383,68]],[[383,2],[383,68]],["axi_lite_to_apb_intf","#AnonymousStructUnion103"],["struct_union_member"]],["w",[[383,2],[383,68]],[[383,2],[383,68]],["axi_lite_to_apb_intf","#AnonymousStructUnion103"],["struct_union_member"]],["w_valid",[[383,2],[383,68]],[[383,2],[383,68]],["axi_lite_to_apb_intf","#AnonymousStructUnion103"],["struct_union_member"]],["b_ready",[[383,2],[383,68]],[[383,2],[383,68]],["axi_lite_to_apb_intf","#AnonymousStructUnion103"],["struct_union_member"]],["ar",[[383,2],[383,68]],[[383,2],[383,68]],["axi_lite_to_apb_intf","#AnonymousStructUnion103"],["struct_union_member"]],["ar_valid",[[383,2],[383,68]],[[383,2],[383,68]],["axi_lite_to_apb_intf","#AnonymousStructUnion103"],["struct_union_member"]],["r_ready",[[383,2],[383,68]],[[383,2],[383,68]],["axi_lite_to_apb_intf","#AnonymousStructUnion103"],["struct_union_member"]]]]],[[["#AnonymousStructUnion104",[[384,2],[384,58]],[[384,2],[384,58]],["axi_lite_to_apb_intf"],["struct"]],[384,57]],[[["aw_ready",[[384,2],[384,58]],[[384,2],[384,58]],["axi_lite_to_apb_intf","#AnonymousStructUnion104"],["struct_union_member"]],["w_ready",[[384,2],[384,58]],[[384,2],[384,58]],["axi_lite_to_apb_intf","#AnonymousStructUnion104"],["struct_union_member"]],["b",[[384,2],[384,58]],[[384,2],[384,58]],["axi_lite_to_apb_intf","#AnonymousStructUnion104"],["struct_union_member"]],["b_valid",[[384,2],[384,58]],[[384,2],[384,58]],["axi_lite_to_apb_intf","#AnonymousStructUnion104"],["struct_union_member"]],["ar_ready",[[384,2],[384,58]],[[384,2],[384,58]],["axi_lite_to_apb_intf","#AnonymousStructUnion104"],["struct_union_member"]],["r",[[384,2],[384,58]],[[384,2],[384,58]],["axi_lite_to_apb_intf","#AnonymousStructUnion104"],["struct_union_member"]],["r_valid",[[384,2],[384,58]],[[384,2],[384,58]],["axi_lite_to_apb_intf","#AnonymousStructUnion104"],["struct_union_member"]]]]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include/common_cells/registers.svh","/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh","/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/assign.svh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv",[[[[[["axi_lite_to_axi",[[15,0],[32,2]],[[15,7],[15,22]],[],["module"]],[93,0]],[[["AxiDataWidth",[[16,2],[16,45]],[[16,25],[16,37]],["axi_lite_to_axi"],["parameter-port","unsigned"]],["req_lite_t",[[18,2],[18,36]],[[18,18],[18,28]],["axi_lite_to_axi"],["parameter-port","#Unknown"]],["resp_lite_t",[[19,2],[19,36]],[[19,17],[19,28]],["axi_lite_to_axi"],["parameter-port","#Unknown"]],["req_t",[[21,2],[21,36]],[[21,23],[21,28]],["axi_lite_to_axi"],["parameter-port","#Unknown"]],["resp_t",[[22,2],[22,36]],[[22,22],[22,28]],["axi_lite_to_axi"],["parameter-port","#Unknown"]],["slv_req_lite_i",[[25,2],[25,40]],[[25,26],[25,40]],["axi_lite_to_axi"],["port","req_lite_t"]],["slv_resp_lite_o",[[26,2],[26,41]],[[26,26],[26,41]],["axi_lite_to_axi"],["port","resp_lite_t"]],["slv_aw_cache_i",[[27,2],[27,40]],[[27,26],[27,40]],["axi_lite_to_axi"],["port","axi_pkg::cache_t"]],["slv_ar_cache_i",[[28,2],[28,40]],[[28,26],[28,40]],["axi_lite_to_axi"],["port","axi_pkg::cache_t"]],["mst_req_o",[[30,2],[30,35]],[[30,26],[30,35]],["axi_lite_to_axi"],["port","req_t"]],["mst_resp_i",[[31,2],[31,36]],[[31,26],[31,36]],["axi_lite_to_axi"],["port","resp_t"]],["AxiSize",[[33,2],[33,88]],[[33,26],[33,33]],["axi_lite_to_axi"],["localparam","unsigned"]]]]],[[["axi_lite_to_axi_intf",[[94,0],[101,2]],[[94,7],[94,27]],[],["module"]],[157,9]],[[["AXI_DATA_WIDTH",[[95,2],[95,47]],[[95,25],[95,39]],["axi_lite_to_axi_intf"],["parameter-port","unsigned"]],["in",[[97,2],[97,20]],[[97,18],[97,20]],["axi_lite_to_axi_intf"],["port","AXI_LITE.Slave"]],["slv_aw_cache_i",[[98,2],[98,39]],[[98,25],[98,39]],["axi_lite_to_axi_intf"],["port","axi_pkg::cache_t"]],["slv_ar_cache_i",[[99,2],[99,39]],[[99,25],[99,39]],["axi_lite_to_axi_intf"],["port","axi_pkg::cache_t"]],["out",[[100,2],[100,21]],[[100,18],[100,21]],["axi_lite_to_axi_intf"],["port","AXI_BUS.Master"]],["AxiSize",[[102,2],[102,90]],[[102,26],[102,33]],["axi_lite_to_axi_intf"],["localparam","unsigned"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_xbar.sv",[[],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv",[[[[[["axi_modify_address",[[15,0],[37,2]],[[15,7],[15,25]],[],["module"]],[81,0]],[[["slv_req_t",[[17,2],[17,35]],[[17,18],[17,27]],["axi_modify_address"],["parameter-port","#Unknown"]],["mst_addr_t",[[19,2],[19,35]],[[19,17],[19,27]],["axi_modify_address"],["parameter-port","#Unknown"]],["mst_req_t",[[21,2],[21,35]],[[21,18],[21,27]],["axi_modify_address"],["parameter-port","#Unknown"]],["axi_resp_t",[[23,2],[23,35]],[[23,17],[23,27]],["axi_modify_address"],["parameter-port","#Unknown"]],["slv_req_i",[[26,2],[26,29]],[[26,20],[26,29]],["axi_modify_address"],["port","slv_req_t"]],["slv_resp_o",[[28,2],[28,30]],[[28,20],[28,30]],["axi_modify_address"],["port","axi_resp_t"]],["mst_aw_addr_i",[[30,2],[30,33]],[[30,20],[30,33]],["axi_modify_address"],["port","mst_addr_t"]],["mst_ar_addr_i",[[32,2],[32,33]],[[32,20],[32,33]],["axi_modify_address"],["port","mst_addr_t"]],["mst_req_o",[[34,2],[34,29]],[[34,20],[34,29]],["axi_modify_address"],["port","mst_req_t"]],["mst_resp_i",[[36,2],[36,30]],[[36,20],[36,30]],["axi_modify_address"],["port","axi_resp_t"]]]]],[[["axi_modify_address_intf",[[86,0],[108,2]],[[86,7],[86,30]],[],["module"]],[161,9]],[[["AXI_SLV_PORT_ADDR_WIDTH",[[88,2],[88,52]],[[88,25],[88,48]],["axi_modify_address_intf"],["parameter-port","unsigned"]],["AXI_MST_PORT_ADDR_WIDTH",[[90,2],[90,74]],[[90,25],[90,48]],["axi_modify_address_intf"],["parameter-port","unsigned"]],["AXI_DATA_WIDTH",[[92,2],[92,43]],[[92,25],[92,39]],["axi_modify_address_intf"],["parameter-port","unsigned"]],["AXI_ID_WIDTH",[[94,2],[94,41]],[[94,25],[94,37]],["axi_modify_address_intf"],["parameter-port","unsigned"]],["AXI_USER_WIDTH",[[96,2],[96,43]],[[96,25],[96,39]],["axi_modify_address_intf"],["parameter-port","unsigned"]],["mst_addr_t",[[98,2],[98,55]],[[98,7],[98,17]],["axi_modify_address_intf"],["parameter-port","type"]],["slv",[[101,2],[101,23]],[[101,20],[101,23]],["axi_modify_address_intf"],["port","AXI_BUS.Slave"]],["mst_aw_addr_i",[[103,2],[103,33]],[[103,20],[103,33]],["axi_modify_address_intf"],["port","mst_addr_t"]],["mst_ar_addr_i",[[105,2],[105,33]],[[105,20],[105,33]],["axi_modify_address_intf"],["port","mst_addr_t"]],["mst",[[107,2],[107,23]],[[107,20],[107,23]],["axi_modify_address_intf"],["port","AXI_BUS.Master"]],["id_t",[[110,2],[110,51]],[[110,46],[110,50]],["axi_modify_address_intf"],["typedef","logic"]],["slv_addr_t",[[111,2],[111,57]],[[111,46],[111,56]],["axi_modify_address_intf"],["typedef","logic"]],["data_t",[[112,2],[112,53]],[[112,46],[112,52]],["axi_modify_address_intf"],["typedef","logic"]],["strb_t",[[113,2],[113,53]],[[113,46],[113,52]],["axi_modify_address_intf"],["typedef","logic"]],["user_t",[[114,2],[114,53]],[[114,46],[114,52]],["axi_modify_address_intf"],["typedef","logic"]],["slv_aw_chan_t",[[116,2],[116,65]],[[116,2],[116,65]],["axi_modify_address_intf"],["typedef","#AnonymousStructUnion112"]],["mst_aw_chan_t",[[117,2],[117,65]],[[117,2],[117,65]],["axi_modify_address_intf"],["typedef","#AnonymousStructUnion113"]],["w_chan_t",[[118,2],[118,57]],[[118,2],[118,57]],["axi_modify_address_intf"],["typedef","#AnonymousStructUnion114"]],["b_chan_t",[[119,2],[119,47]],[[119,2],[119,47]],["axi_modify_address_intf"],["typedef","#AnonymousStructUnion115"]],["slv_ar_chan_t",[[120,2],[120,65]],[[120,2],[120,65]],["axi_modify_address_intf"],["typedef","#AnonymousStructUnion116"]],["mst_ar_chan_t",[[121,2],[121,65]],[[121,2],[121,65]],["axi_modify_address_intf"],["typedef","#AnonymousStructUnion117"]],["r_chan_t",[[122,2],[122,55]],[[122,2],[122,55]],["axi_modify_address_intf"],["typedef","#AnonymousStructUnion118"]],["slv_req_t",[[123,2],[123,71]],[[123,2],[123,71]],["axi_modify_address_intf"],["typedef","#AnonymousStructUnion119"]],["mst_req_t",[[124,2],[124,71]],[[124,2],[124,71]],["axi_modify_address_intf"],["typedef","#AnonymousStructUnion120"]],["axi_resp_t",[[125,2],[125,53]],[[125,2],[125,53]],["axi_modify_address_intf"],["typedef","#AnonymousStructUnion121"]],["slv_req",[[127,2],[127,20]],[[127,13],[127,20]],["axi_modify_address_intf"],["variable","slv_req_t"]],["mst_req",[[128,2],[128,20]],[[128,13],[128,20]],["axi_modify_address_intf"],["variable","mst_req_t"]],["slv_resp",[[129,2],[129,21]],[[129,13],[129,21]],["axi_modify_address_intf"],["variable","axi_resp_t"]],["mst_resp",[[129,2],[129,31]],[[129,23],[129,31]],["axi_modify_address_intf"],["variable","slv_resp"]],["i_axi_modify_address",[[137,2],[149,3]],[[142,4],[142,24]],["axi_modify_address_intf"],["instance","axi_modify_address"]]],[],[[[["#AnonymousStructUnion112",[[116,2],[116,65]],[[116,2],[116,65]],["axi_modify_address_intf"],["struct"]],[116,64]],[[["id",[[116,2],[116,65]],[[116,2],[116,65]],["axi_modify_address_intf","#AnonymousStructUnion112"],["struct_union_member"]],["addr",[[116,2],[116,65]],[[116,2],[116,65]],["axi_modify_address_intf","#AnonymousStructUnion112"],["struct_union_member"]],["len",[[116,2],[116,65]],[[116,2],[116,65]],["axi_modify_address_intf","#AnonymousStructUnion112"],["struct_union_member"]],["size",[[116,2],[116,65]],[[116,2],[116,65]],["axi_modify_address_intf","#AnonymousStructUnion112"],["struct_union_member"]],["burst",[[116,2],[116,65]],[[116,2],[116,65]],["axi_modify_address_intf","#AnonymousStructUnion112"],["struct_union_member"]],["lock",[[116,2],[116,65]],[[116,2],[116,65]],["axi_modify_address_intf","#AnonymousStructUnion112"],["struct_union_member"]],["cache",[[116,2],[116,65]],[[116,2],[116,65]],["axi_modify_address_intf","#AnonymousStructUnion112"],["struct_union_member"]],["prot",[[116,2],[116,65]],[[116,2],[116,65]],["axi_modify_address_intf","#AnonymousStructUnion112"],["struct_union_member"]],["qos",[[116,2],[116,65]],[[116,2],[116,65]],["axi_modify_address_intf","#AnonymousStructUnion112"],["struct_union_member"]],["region",[[116,2],[116,65]],[[116,2],[116,65]],["axi_modify_address_intf","#AnonymousStructUnion112"],["struct_union_member"]],["atop",[[116,2],[116,65]],[[116,2],[116,65]],["axi_modify_address_intf","#AnonymousStructUnion112"],["struct_union_member"]],["user",[[116,2],[116,65]],[[116,2],[116,65]],["axi_modify_address_intf","#AnonymousStructUnion112"],["struct_union_member"]]]]],[[["#AnonymousStructUnion113",[[117,2],[117,65]],[[117,2],[117,65]],["axi_modify_address_intf"],["struct"]],[117,64]],[[["id",[[117,2],[117,65]],[[117,2],[117,65]],["axi_modify_address_intf","#AnonymousStructUnion113"],["struct_union_member"]],["addr",[[117,2],[117,65]],[[117,2],[117,65]],["axi_modify_address_intf","#AnonymousStructUnion113"],["struct_union_member"]],["len",[[117,2],[117,65]],[[117,2],[117,65]],["axi_modify_address_intf","#AnonymousStructUnion113"],["struct_union_member"]],["size",[[117,2],[117,65]],[[117,2],[117,65]],["axi_modify_address_intf","#AnonymousStructUnion113"],["struct_union_member"]],["burst",[[117,2],[117,65]],[[117,2],[117,65]],["axi_modify_address_intf","#AnonymousStructUnion113"],["struct_union_member"]],["lock",[[117,2],[117,65]],[[117,2],[117,65]],["axi_modify_address_intf","#AnonymousStructUnion113"],["struct_union_member"]],["cache",[[117,2],[117,65]],[[117,2],[117,65]],["axi_modify_address_intf","#AnonymousStructUnion113"],["struct_union_member"]],["prot",[[117,2],[117,65]],[[117,2],[117,65]],["axi_modify_address_intf","#AnonymousStructUnion113"],["struct_union_member"]],["qos",[[117,2],[117,65]],[[117,2],[117,65]],["axi_modify_address_intf","#AnonymousStructUnion113"],["struct_union_member"]],["region",[[117,2],[117,65]],[[117,2],[117,65]],["axi_modify_address_intf","#AnonymousStructUnion113"],["struct_union_member"]],["atop",[[117,2],[117,65]],[[117,2],[117,65]],["axi_modify_address_intf","#AnonymousStructUnion113"],["struct_union_member"]],["user",[[117,2],[117,65]],[[117,2],[117,65]],["axi_modify_address_intf","#AnonymousStructUnion113"],["struct_union_member"]]]]],[[["#AnonymousStructUnion114",[[118,2],[118,57]],[[118,2],[118,57]],["axi_modify_address_intf"],["struct"]],[118,56]],[[["data",[[118,2],[118,57]],[[118,2],[118,57]],["axi_modify_address_intf","#AnonymousStructUnion114"],["struct_union_member"]],["strb",[[118,2],[118,57]],[[118,2],[118,57]],["axi_modify_address_intf","#AnonymousStructUnion114"],["struct_union_member"]],["last",[[118,2],[118,57]],[[118,2],[118,57]],["axi_modify_address_intf","#AnonymousStructUnion114"],["struct_union_member"]],["user",[[118,2],[118,57]],[[118,2],[118,57]],["axi_modify_address_intf","#AnonymousStructUnion114"],["struct_union_member"]]]]],[[["#AnonymousStructUnion115",[[119,2],[119,47]],[[119,2],[119,47]],["axi_modify_address_intf"],["struct"]],[119,46]],[[["id",[[119,2],[119,47]],[[119,2],[119,47]],["axi_modify_address_intf","#AnonymousStructUnion115"],["struct_union_member"]],["resp",[[119,2],[119,47]],[[119,2],[119,47]],["axi_modify_address_intf","#AnonymousStructUnion115"],["struct_union_member"]],["user",[[119,2],[119,47]],[[119,2],[119,47]],["axi_modify_address_intf","#AnonymousStructUnion115"],["struct_union_member"]]]]],[[["#AnonymousStructUnion116",[[120,2],[120,65]],[[120,2],[120,65]],["axi_modify_address_intf"],["struct"]],[120,64]],[[["id",[[120,2],[120,65]],[[120,2],[120,65]],["axi_modify_address_intf","#AnonymousStructUnion116"],["struct_union_member"]],["addr",[[120,2],[120,65]],[[120,2],[120,65]],["axi_modify_address_intf","#AnonymousStructUnion116"],["struct_union_member"]],["len",[[120,2],[120,65]],[[120,2],[120,65]],["axi_modify_address_intf","#AnonymousStructUnion116"],["struct_union_member"]],["size",[[120,2],[120,65]],[[120,2],[120,65]],["axi_modify_address_intf","#AnonymousStructUnion116"],["struct_union_member"]],["burst",[[120,2],[120,65]],[[120,2],[120,65]],["axi_modify_address_intf","#AnonymousStructUnion116"],["struct_union_member"]],["lock",[[120,2],[120,65]],[[120,2],[120,65]],["axi_modify_address_intf","#AnonymousStructUnion116"],["struct_union_member"]],["cache",[[120,2],[120,65]],[[120,2],[120,65]],["axi_modify_address_intf","#AnonymousStructUnion116"],["struct_union_member"]],["prot",[[120,2],[120,65]],[[120,2],[120,65]],["axi_modify_address_intf","#AnonymousStructUnion116"],["struct_union_member"]],["qos",[[120,2],[120,65]],[[120,2],[120,65]],["axi_modify_address_intf","#AnonymousStructUnion116"],["struct_union_member"]],["region",[[120,2],[120,65]],[[120,2],[120,65]],["axi_modify_address_intf","#AnonymousStructUnion116"],["struct_union_member"]],["user",[[120,2],[120,65]],[[120,2],[120,65]],["axi_modify_address_intf","#AnonymousStructUnion116"],["struct_union_member"]]]]],[[["#AnonymousStructUnion117",[[121,2],[121,65]],[[121,2],[121,65]],["axi_modify_address_intf"],["struct"]],[121,64]],[[["id",[[121,2],[121,65]],[[121,2],[121,65]],["axi_modify_address_intf","#AnonymousStructUnion117"],["struct_union_member"]],["addr",[[121,2],[121,65]],[[121,2],[121,65]],["axi_modify_address_intf","#AnonymousStructUnion117"],["struct_union_member"]],["len",[[121,2],[121,65]],[[121,2],[121,65]],["axi_modify_address_intf","#AnonymousStructUnion117"],["struct_union_member"]],["size",[[121,2],[121,65]],[[121,2],[121,65]],["axi_modify_address_intf","#AnonymousStructUnion117"],["struct_union_member"]],["burst",[[121,2],[121,65]],[[121,2],[121,65]],["axi_modify_address_intf","#AnonymousStructUnion117"],["struct_union_member"]],["lock",[[121,2],[121,65]],[[121,2],[121,65]],["axi_modify_address_intf","#AnonymousStructUnion117"],["struct_union_member"]],["cache",[[121,2],[121,65]],[[121,2],[121,65]],["axi_modify_address_intf","#AnonymousStructUnion117"],["struct_union_member"]],["prot",[[121,2],[121,65]],[[121,2],[121,65]],["axi_modify_address_intf","#AnonymousStructUnion117"],["struct_union_member"]],["qos",[[121,2],[121,65]],[[121,2],[121,65]],["axi_modify_address_intf","#AnonymousStructUnion117"],["struct_union_member"]],["region",[[121,2],[121,65]],[[121,2],[121,65]],["axi_modify_address_intf","#AnonymousStructUnion117"],["struct_union_member"]],["user",[[121,2],[121,65]],[[121,2],[121,65]],["axi_modify_address_intf","#AnonymousStructUnion117"],["struct_union_member"]]]]],[[["#AnonymousStructUnion118",[[122,2],[122,55]],[[122,2],[122,55]],["axi_modify_address_intf"],["struct"]],[122,54]],[[["id",[[122,2],[122,55]],[[122,2],[122,55]],["axi_modify_address_intf","#AnonymousStructUnion118"],["struct_union_member"]],["data",[[122,2],[122,55]],[[122,2],[122,55]],["axi_modify_address_intf","#AnonymousStructUnion118"],["struct_union_member"]],["resp",[[122,2],[122,55]],[[122,2],[122,55]],["axi_modify_address_intf","#AnonymousStructUnion118"],["struct_union_member"]],["last",[[122,2],[122,55]],[[122,2],[122,55]],["axi_modify_address_intf","#AnonymousStructUnion118"],["struct_union_member"]],["user",[[122,2],[122,55]],[[122,2],[122,55]],["axi_modify_address_intf","#AnonymousStructUnion118"],["struct_union_member"]]]]],[[["#AnonymousStructUnion119",[[123,2],[123,71]],[[123,2],[123,71]],["axi_modify_address_intf"],["struct"]],[123,70]],[[["aw",[[123,2],[123,71]],[[123,2],[123,71]],["axi_modify_address_intf","#AnonymousStructUnion119"],["struct_union_member"]],["aw_valid",[[123,2],[123,71]],[[123,2],[123,71]],["axi_modify_address_intf","#AnonymousStructUnion119"],["struct_union_member"]],["w",[[123,2],[123,71]],[[123,2],[123,71]],["axi_modify_address_intf","#AnonymousStructUnion119"],["struct_union_member"]],["w_valid",[[123,2],[123,71]],[[123,2],[123,71]],["axi_modify_address_intf","#AnonymousStructUnion119"],["struct_union_member"]],["b_ready",[[123,2],[123,71]],[[123,2],[123,71]],["axi_modify_address_intf","#AnonymousStructUnion119"],["struct_union_member"]],["ar",[[123,2],[123,71]],[[123,2],[123,71]],["axi_modify_address_intf","#AnonymousStructUnion119"],["struct_union_member"]],["ar_valid",[[123,2],[123,71]],[[123,2],[123,71]],["axi_modify_address_intf","#AnonymousStructUnion119"],["struct_union_member"]],["r_ready",[[123,2],[123,71]],[[123,2],[123,71]],["axi_modify_address_intf","#AnonymousStructUnion119"],["struct_union_member"]]]]],[[["#AnonymousStructUnion120",[[124,2],[124,71]],[[124,2],[124,71]],["axi_modify_address_intf"],["struct"]],[124,70]],[[["aw",[[124,2],[124,71]],[[124,2],[124,71]],["axi_modify_address_intf","#AnonymousStructUnion120"],["struct_union_member"]],["aw_valid",[[124,2],[124,71]],[[124,2],[124,71]],["axi_modify_address_intf","#AnonymousStructUnion120"],["struct_union_member"]],["w",[[124,2],[124,71]],[[124,2],[124,71]],["axi_modify_address_intf","#AnonymousStructUnion120"],["struct_union_member"]],["w_valid",[[124,2],[124,71]],[[124,2],[124,71]],["axi_modify_address_intf","#AnonymousStructUnion120"],["struct_union_member"]],["b_ready",[[124,2],[124,71]],[[124,2],[124,71]],["axi_modify_address_intf","#AnonymousStructUnion120"],["struct_union_member"]],["ar",[[124,2],[124,71]],[[124,2],[124,71]],["axi_modify_address_intf","#AnonymousStructUnion120"],["struct_union_member"]],["ar_valid",[[124,2],[124,71]],[[124,2],[124,71]],["axi_modify_address_intf","#AnonymousStructUnion120"],["struct_union_member"]],["r_ready",[[124,2],[124,71]],[[124,2],[124,71]],["axi_modify_address_intf","#AnonymousStructUnion120"],["struct_union_member"]]]]],[[["#AnonymousStructUnion121",[[125,2],[125,53]],[[125,2],[125,53]],["axi_modify_address_intf"],["struct"]],[125,52]],[[["aw_ready",[[125,2],[125,53]],[[125,2],[125,53]],["axi_modify_address_intf","#AnonymousStructUnion121"],["struct_union_member"]],["ar_ready",[[125,2],[125,53]],[[125,2],[125,53]],["axi_modify_address_intf","#AnonymousStructUnion121"],["struct_union_member"]],["w_ready",[[125,2],[125,53]],[[125,2],[125,53]],["axi_modify_address_intf","#AnonymousStructUnion121"],["struct_union_member"]],["b_valid",[[125,2],[125,53]],[[125,2],[125,53]],["axi_modify_address_intf","#AnonymousStructUnion121"],["struct_union_member"]],["b",[[125,2],[125,53]],[[125,2],[125,53]],["axi_modify_address_intf","#AnonymousStructUnion121"],["struct_union_member"]],["r_valid",[[125,2],[125,53]],[[125,2],[125,53]],["axi_modify_address_intf","#AnonymousStructUnion121"],["struct_union_member"]],["r",[[125,2],[125,53]],[[125,2],[125,53]],["axi_modify_address_intf","#AnonymousStructUnion121"],["struct_union_member"]]]]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh","/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/assign.svh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_multicut.sv",[[[[[["axi_multicut",[[17,0],[37,2]],[[17,7],[17,19]],[],["module"]],[87,0]],[[["NoCuts",[[18,2],[18,39]],[[18,25],[18,31]],["axi_multicut"],["parameter-port","unsigned"]],["aw_chan_t",[[20,2],[20,34]],[[20,17],[20,26]],["axi_multicut"],["parameter-port","#Unknown"]],["w_chan_t",[[21,2],[21,34]],[[21,18],[21,26]],["axi_multicut"],["parameter-port","#Unknown"]],["b_chan_t",[[22,2],[22,34]],[[22,18],[22,26]],["axi_multicut"],["parameter-port","#Unknown"]],["ar_chan_t",[[23,2],[23,34]],[[23,17],[23,26]],["axi_multicut"],["parameter-port","#Unknown"]],["r_chan_t",[[24,2],[24,34]],[[24,18],[24,26]],["axi_multicut"],["parameter-port","#Unknown"]],["req_t",[[26,2],[26,34]],[[26,21],[26,26]],["axi_multicut"],["parameter-port","#Unknown"]],["resp_t",[[27,2],[27,34]],[[27,20],[27,26]],["axi_multicut"],["parameter-port","#Unknown"]],["clk_i",[[29,2],[29,21]],[[29,16],[29,21]],["axi_multicut"],["port","logic"]],["rst_ni",[[30,2],[30,22]],[[30,16],[30,22]],["axi_multicut"],["port","logic"]],["slv_req_i",[[32,2],[32,25]],[[32,16],[32,25]],["axi_multicut"],["port","req_t"]],["slv_resp_o",[[33,2],[33,26]],[[33,16],[33,26]],["axi_multicut"],["port","resp_t"]],["mst_req_o",[[35,2],[35,25]],[[35,16],[35,25]],["axi_multicut"],["port","req_t"]],["mst_resp_i",[[36,2],[36,26]],[[36,16],[36,26]],["axi_multicut"],["port","resp_t"]],["cut_req",[[45,4],[45,29]],[[45,22],[45,29]],["axi_multicut"],["variable","req_t"]],["cut_resp",[[46,4],[46,30]],[[46,22],[46,30]],["axi_multicut"],["variable","resp_t"]],["i_cut",[[54,6],[70,7]],[[63,8],[63,13]],["axi_multicut"],["instance","axi_cut"]]]]],[[["axi_multicut_intf",[[92,0],[103,2]],[[92,7],[92,24]],[],["module"]],[166,0]],[[["ADDR_WIDTH",[[93,2],[93,39]],[[93,25],[93,35]],["axi_multicut_intf"],["parameter-port","unsigned"]],["DATA_WIDTH",[[94,2],[94,39]],[[94,25],[94,35]],["axi_multicut_intf"],["parameter-port","unsigned"]],["ID_WIDTH",[[95,2],[95,39]],[[95,25],[95,33]],["axi_multicut_intf"],["parameter-port","unsigned"]],["USER_WIDTH",[[96,2],[96,39]],[[96,25],[96,35]],["axi_multicut_intf"],["parameter-port","unsigned"]],["NUM_CUTS",[[97,2],[97,39]],[[97,25],[97,33]],["axi_multicut_intf"],["parameter-port","unsigned"]],["clk_i",[[99,2],[99,22]],[[99,17],[99,22]],["axi_multicut_intf"],["port","logic"]],["rst_ni",[[100,2],[100,23]],[[100,17],[100,23]],["axi_multicut_intf"],["port","logic"]],["in",[[101,2],[101,19]],[[101,17],[101,19]],["axi_multicut_intf"],["port","AXI_BUS.Slave"]],["out",[[102,2],[102,20]],[[102,17],[102,20]],["axi_multicut_intf"],["port","AXI_BUS.Master"]],["id_t",[[105,2],[105,40]],[[105,35],[105,39]],["axi_multicut_intf"],["typedef","logic"]],["addr_t",[[106,2],[106,42]],[[106,35],[106,41]],["axi_multicut_intf"],["typedef","logic"]],["data_t",[[107,2],[107,42]],[[107,35],[107,41]],["axi_multicut_intf"],["typedef","logic"]],["strb_t",[[108,2],[108,42]],[[108,35],[108,41]],["axi_multicut_intf"],["typedef","logic"]],["user_t",[[109,2],[109,42]],[[109,35],[109,41]],["axi_multicut_intf"],["typedef","logic"]],["aw_chan_t",[[111,2],[111,57]],[[111,2],[111,57]],["axi_multicut_intf"],["typedef","#AnonymousStructUnion122"]],["w_chan_t",[[112,2],[112,57]],[[112,2],[112,57]],["axi_multicut_intf"],["typedef","#AnonymousStructUnion123"]],["b_chan_t",[[113,2],[113,47]],[[113,2],[113,47]],["axi_multicut_intf"],["typedef","#AnonymousStructUnion124"]],["ar_chan_t",[[114,2],[114,57]],[[114,2],[114,57]],["axi_multicut_intf"],["typedef","#AnonymousStructUnion125"]],["r_chan_t",[[115,2],[115,55]],[[115,2],[115,55]],["axi_multicut_intf"],["typedef","#AnonymousStructUnion126"]],["req_t",[[116,2],[116,59]],[[116,2],[116,59]],["axi_multicut_intf"],["typedef","#AnonymousStructUnion127"]],["resp_t",[[117,2],[117,49]],[[117,2],[117,49]],["axi_multicut_intf"],["typedef","#AnonymousStructUnion128"]],["slv_req",[[119,2],[119,16]],[[119,9],[119,16]],["axi_multicut_intf"],["variable","req_t"]],["mst_req",[[119,2],[119,26]],[[119,19],[119,26]],["axi_multicut_intf"],["variable","slv_req"]],["slv_resp",[[120,2],[120,17]],[[120,9],[120,17]],["axi_multicut_intf"],["variable","resp_t"]],["mst_resp",[[120,2],[120,27]],[[120,19],[120,27]],["axi_multicut_intf"],["variable","slv_resp"]],["i_axi_multicut",[[128,2],[144,3]],[[137,4],[137,18]],["axi_multicut_intf"],["instance","axi_multicut"]]],[],[[[["#AnonymousStructUnion122",[[111,2],[111,57]],[[111,2],[111,57]],["axi_multicut_intf"],["struct"]],[111,56]],[[["id",[[111,2],[111,57]],[[111,2],[111,57]],["axi_multicut_intf","#AnonymousStructUnion122"],["struct_union_member"]],["addr",[[111,2],[111,57]],[[111,2],[111,57]],["axi_multicut_intf","#AnonymousStructUnion122"],["struct_union_member"]],["len",[[111,2],[111,57]],[[111,2],[111,57]],["axi_multicut_intf","#AnonymousStructUnion122"],["struct_union_member"]],["size",[[111,2],[111,57]],[[111,2],[111,57]],["axi_multicut_intf","#AnonymousStructUnion122"],["struct_union_member"]],["burst",[[111,2],[111,57]],[[111,2],[111,57]],["axi_multicut_intf","#AnonymousStructUnion122"],["struct_union_member"]],["lock",[[111,2],[111,57]],[[111,2],[111,57]],["axi_multicut_intf","#AnonymousStructUnion122"],["struct_union_member"]],["cache",[[111,2],[111,57]],[[111,2],[111,57]],["axi_multicut_intf","#AnonymousStructUnion122"],["struct_union_member"]],["prot",[[111,2],[111,57]],[[111,2],[111,57]],["axi_multicut_intf","#AnonymousStructUnion122"],["struct_union_member"]],["qos",[[111,2],[111,57]],[[111,2],[111,57]],["axi_multicut_intf","#AnonymousStructUnion122"],["struct_union_member"]],["region",[[111,2],[111,57]],[[111,2],[111,57]],["axi_multicut_intf","#AnonymousStructUnion122"],["struct_union_member"]],["atop",[[111,2],[111,57]],[[111,2],[111,57]],["axi_multicut_intf","#AnonymousStructUnion122"],["struct_union_member"]],["user",[[111,2],[111,57]],[[111,2],[111,57]],["axi_multicut_intf","#AnonymousStructUnion122"],["struct_union_member"]]]]],[[["#AnonymousStructUnion123",[[112,2],[112,57]],[[112,2],[112,57]],["axi_multicut_intf"],["struct"]],[112,56]],[[["data",[[112,2],[112,57]],[[112,2],[112,57]],["axi_multicut_intf","#AnonymousStructUnion123"],["struct_union_member"]],["strb",[[112,2],[112,57]],[[112,2],[112,57]],["axi_multicut_intf","#AnonymousStructUnion123"],["struct_union_member"]],["last",[[112,2],[112,57]],[[112,2],[112,57]],["axi_multicut_intf","#AnonymousStructUnion123"],["struct_union_member"]],["user",[[112,2],[112,57]],[[112,2],[112,57]],["axi_multicut_intf","#AnonymousStructUnion123"],["struct_union_member"]]]]],[[["#AnonymousStructUnion124",[[113,2],[113,47]],[[113,2],[113,47]],["axi_multicut_intf"],["struct"]],[113,46]],[[["id",[[113,2],[113,47]],[[113,2],[113,47]],["axi_multicut_intf","#AnonymousStructUnion124"],["struct_union_member"]],["resp",[[113,2],[113,47]],[[113,2],[113,47]],["axi_multicut_intf","#AnonymousStructUnion124"],["struct_union_member"]],["user",[[113,2],[113,47]],[[113,2],[113,47]],["axi_multicut_intf","#AnonymousStructUnion124"],["struct_union_member"]]]]],[[["#AnonymousStructUnion125",[[114,2],[114,57]],[[114,2],[114,57]],["axi_multicut_intf"],["struct"]],[114,56]],[[["id",[[114,2],[114,57]],[[114,2],[114,57]],["axi_multicut_intf","#AnonymousStructUnion125"],["struct_union_member"]],["addr",[[114,2],[114,57]],[[114,2],[114,57]],["axi_multicut_intf","#AnonymousStructUnion125"],["struct_union_member"]],["len",[[114,2],[114,57]],[[114,2],[114,57]],["axi_multicut_intf","#AnonymousStructUnion125"],["struct_union_member"]],["size",[[114,2],[114,57]],[[114,2],[114,57]],["axi_multicut_intf","#AnonymousStructUnion125"],["struct_union_member"]],["burst",[[114,2],[114,57]],[[114,2],[114,57]],["axi_multicut_intf","#AnonymousStructUnion125"],["struct_union_member"]],["lock",[[114,2],[114,57]],[[114,2],[114,57]],["axi_multicut_intf","#AnonymousStructUnion125"],["struct_union_member"]],["cache",[[114,2],[114,57]],[[114,2],[114,57]],["axi_multicut_intf","#AnonymousStructUnion125"],["struct_union_member"]],["prot",[[114,2],[114,57]],[[114,2],[114,57]],["axi_multicut_intf","#AnonymousStructUnion125"],["struct_union_member"]],["qos",[[114,2],[114,57]],[[114,2],[114,57]],["axi_multicut_intf","#AnonymousStructUnion125"],["struct_union_member"]],["region",[[114,2],[114,57]],[[114,2],[114,57]],["axi_multicut_intf","#AnonymousStructUnion125"],["struct_union_member"]],["user",[[114,2],[114,57]],[[114,2],[114,57]],["axi_multicut_intf","#AnonymousStructUnion125"],["struct_union_member"]]]]],[[["#AnonymousStructUnion126",[[115,2],[115,55]],[[115,2],[115,55]],["axi_multicut_intf"],["struct"]],[115,54]],[[["id",[[115,2],[115,55]],[[115,2],[115,55]],["axi_multicut_intf","#AnonymousStructUnion126"],["struct_union_member"]],["data",[[115,2],[115,55]],[[115,2],[115,55]],["axi_multicut_intf","#AnonymousStructUnion126"],["struct_union_member"]],["resp",[[115,2],[115,55]],[[115,2],[115,55]],["axi_multicut_intf","#AnonymousStructUnion126"],["struct_union_member"]],["last",[[115,2],[115,55]],[[115,2],[115,55]],["axi_multicut_intf","#AnonymousStructUnion126"],["struct_union_member"]],["user",[[115,2],[115,55]],[[115,2],[115,55]],["axi_multicut_intf","#AnonymousStructUnion126"],["struct_union_member"]]]]],[[["#AnonymousStructUnion127",[[116,2],[116,59]],[[116,2],[116,59]],["axi_multicut_intf"],["struct"]],[116,58]],[[["aw",[[116,2],[116,59]],[[116,2],[116,59]],["axi_multicut_intf","#AnonymousStructUnion127"],["struct_union_member"]],["aw_valid",[[116,2],[116,59]],[[116,2],[116,59]],["axi_multicut_intf","#AnonymousStructUnion127"],["struct_union_member"]],["w",[[116,2],[116,59]],[[116,2],[116,59]],["axi_multicut_intf","#AnonymousStructUnion127"],["struct_union_member"]],["w_valid",[[116,2],[116,59]],[[116,2],[116,59]],["axi_multicut_intf","#AnonymousStructUnion127"],["struct_union_member"]],["b_ready",[[116,2],[116,59]],[[116,2],[116,59]],["axi_multicut_intf","#AnonymousStructUnion127"],["struct_union_member"]],["ar",[[116,2],[116,59]],[[116,2],[116,59]],["axi_multicut_intf","#AnonymousStructUnion127"],["struct_union_member"]],["ar_valid",[[116,2],[116,59]],[[116,2],[116,59]],["axi_multicut_intf","#AnonymousStructUnion127"],["struct_union_member"]],["r_ready",[[116,2],[116,59]],[[116,2],[116,59]],["axi_multicut_intf","#AnonymousStructUnion127"],["struct_union_member"]]]]],[[["#AnonymousStructUnion128",[[117,2],[117,49]],[[117,2],[117,49]],["axi_multicut_intf"],["struct"]],[117,48]],[[["aw_ready",[[117,2],[117,49]],[[117,2],[117,49]],["axi_multicut_intf","#AnonymousStructUnion128"],["struct_union_member"]],["ar_ready",[[117,2],[117,49]],[[117,2],[117,49]],["axi_multicut_intf","#AnonymousStructUnion128"],["struct_union_member"]],["w_ready",[[117,2],[117,49]],[[117,2],[117,49]],["axi_multicut_intf","#AnonymousStructUnion128"],["struct_union_member"]],["b_valid",[[117,2],[117,49]],[[117,2],[117,49]],["axi_multicut_intf","#AnonymousStructUnion128"],["struct_union_member"]],["b",[[117,2],[117,49]],[[117,2],[117,49]],["axi_multicut_intf","#AnonymousStructUnion128"],["struct_union_member"]],["r_valid",[[117,2],[117,49]],[[117,2],[117,49]],["axi_multicut_intf","#AnonymousStructUnion128"],["struct_union_member"]],["r",[[117,2],[117,49]],[[117,2],[117,49]],["axi_multicut_intf","#AnonymousStructUnion128"],["struct_union_member"]]]]]]]],[[["axi_lite_multicut_intf",[[167,0],[179,2]],[[167,7],[167,29]],[],["module"]],[233,9]],[[["ADDR_WIDTH",[[169,2],[169,39]],[[169,25],[169,35]],["axi_lite_multicut_intf"],["parameter-port","unsigned"]],["DATA_WIDTH",[[171,2],[171,39]],[[171,25],[171,35]],["axi_lite_multicut_intf"],["parameter-port","unsigned"]],["NUM_CUTS",[[173,2],[173,39]],[[173,25],[173,33]],["axi_lite_multicut_intf"],["parameter-port","unsigned"]],["clk_i",[[175,2],[175,23]],[[175,18],[175,23]],["axi_lite_multicut_intf"],["port","logic"]],["rst_ni",[[176,2],[176,24]],[[176,18],[176,24]],["axi_lite_multicut_intf"],["port","logic"]],["in",[[177,2],[177,20]],[[177,18],[177,20]],["axi_lite_multicut_intf"],["port","AXI_LITE.Slave"]],["out",[[178,2],[178,21]],[[178,18],[178,21]],["axi_lite_multicut_intf"],["port","AXI_LITE.Master"]],["addr_t",[[181,2],[181,42]],[[181,35],[181,41]],["axi_lite_multicut_intf"],["typedef","logic"]],["data_t",[[182,2],[182,42]],[[182,35],[182,41]],["axi_lite_multicut_intf"],["typedef","logic"]],["strb_t",[[183,2],[183,42]],[[183,35],[183,41]],["axi_lite_multicut_intf"],["typedef","logic"]],["aw_chan_t",[[185,2],[185,48]],[[185,2],[185,48]],["axi_lite_multicut_intf"],["typedef","#AnonymousStructUnion129"]],["w_chan_t",[[186,2],[186,54]],[[186,2],[186,54]],["axi_lite_multicut_intf"],["typedef","#AnonymousStructUnion130"]],["b_chan_t",[[187,2],[187,38]],[[187,2],[187,38]],["axi_lite_multicut_intf"],["typedef","#AnonymousStructUnion131"]],["ar_chan_t",[[188,2],[188,48]],[[188,2],[188,48]],["axi_lite_multicut_intf"],["typedef","#AnonymousStructUnion132"]],["r_chan_t",[[189,2],[189,46]],[[189,2],[189,46]],["axi_lite_multicut_intf"],["typedef","#AnonymousStructUnion133"]],["req_t",[[190,2],[190,64]],[[190,2],[190,64]],["axi_lite_multicut_intf"],["typedef","#AnonymousStructUnion134"]],["resp_t",[[191,2],[191,54]],[[191,2],[191,54]],["axi_lite_multicut_intf"],["typedef","#AnonymousStructUnion135"]],["slv_req",[[193,2],[193,16]],[[193,9],[193,16]],["axi_lite_multicut_intf"],["variable","req_t"]],["mst_req",[[193,2],[193,26]],[[193,19],[193,26]],["axi_lite_multicut_intf"],["variable","slv_req"]],["slv_resp",[[194,2],[194,17]],[[194,9],[194,17]],["axi_lite_multicut_intf"],["variable","resp_t"]],["mst_resp",[[194,2],[194,27]],[[194,19],[194,27]],["axi_lite_multicut_intf"],["variable","slv_resp"]],["i_axi_multicut",[[202,2],[218,3]],[[211,4],[211,18]],["axi_lite_multicut_intf"],["instance","axi_multicut"]]],[],[[[["#AnonymousStructUnion129",[[185,2],[185,48]],[[185,2],[185,48]],["axi_lite_multicut_intf"],["struct"]],[185,47]],[[["addr",[[185,2],[185,48]],[[185,2],[185,48]],["axi_lite_multicut_intf","#AnonymousStructUnion129"],["struct_union_member"]],["prot",[[185,2],[185,48]],[[185,2],[185,48]],["axi_lite_multicut_intf","#AnonymousStructUnion129"],["struct_union_member"]]]]],[[["#AnonymousStructUnion130",[[186,2],[186,54]],[[186,2],[186,54]],["axi_lite_multicut_intf"],["struct"]],[186,53]],[[["data",[[186,2],[186,54]],[[186,2],[186,54]],["axi_lite_multicut_intf","#AnonymousStructUnion130"],["struct_union_member"]],["strb",[[186,2],[186,54]],[[186,2],[186,54]],["axi_lite_multicut_intf","#AnonymousStructUnion130"],["struct_union_member"]]]]],[[["#AnonymousStructUnion131",[[187,2],[187,38]],[[187,2],[187,38]],["axi_lite_multicut_intf"],["struct"]],[187,37]],[[["resp",[[187,2],[187,38]],[[187,2],[187,38]],["axi_lite_multicut_intf","#AnonymousStructUnion131"],["struct_union_member"]]]]],[[["#AnonymousStructUnion132",[[188,2],[188,48]],[[188,2],[188,48]],["axi_lite_multicut_intf"],["struct"]],[188,47]],[[["addr",[[188,2],[188,48]],[[188,2],[188,48]],["axi_lite_multicut_intf","#AnonymousStructUnion132"],["struct_union_member"]],["prot",[[188,2],[188,48]],[[188,2],[188,48]],["axi_lite_multicut_intf","#AnonymousStructUnion132"],["struct_union_member"]]]]],[[["#AnonymousStructUnion133",[[189,2],[189,46]],[[189,2],[189,46]],["axi_lite_multicut_intf"],["struct"]],[189,45]],[[["data",[[189,2],[189,46]],[[189,2],[189,46]],["axi_lite_multicut_intf","#AnonymousStructUnion133"],["struct_union_member"]],["resp",[[189,2],[189,46]],[[189,2],[189,46]],["axi_lite_multicut_intf","#AnonymousStructUnion133"],["struct_union_member"]]]]],[[["#AnonymousStructUnion134",[[190,2],[190,64]],[[190,2],[190,64]],["axi_lite_multicut_intf"],["struct"]],[190,63]],[[["aw",[[190,2],[190,64]],[[190,2],[190,64]],["axi_lite_multicut_intf","#AnonymousStructUnion134"],["struct_union_member"]],["aw_valid",[[190,2],[190,64]],[[190,2],[190,64]],["axi_lite_multicut_intf","#AnonymousStructUnion134"],["struct_union_member"]],["w",[[190,2],[190,64]],[[190,2],[190,64]],["axi_lite_multicut_intf","#AnonymousStructUnion134"],["struct_union_member"]],["w_valid",[[190,2],[190,64]],[[190,2],[190,64]],["axi_lite_multicut_intf","#AnonymousStructUnion134"],["struct_union_member"]],["b_ready",[[190,2],[190,64]],[[190,2],[190,64]],["axi_lite_multicut_intf","#AnonymousStructUnion134"],["struct_union_member"]],["ar",[[190,2],[190,64]],[[190,2],[190,64]],["axi_lite_multicut_intf","#AnonymousStructUnion134"],["struct_union_member"]],["ar_valid",[[190,2],[190,64]],[[190,2],[190,64]],["axi_lite_multicut_intf","#AnonymousStructUnion134"],["struct_union_member"]],["r_ready",[[190,2],[190,64]],[[190,2],[190,64]],["axi_lite_multicut_intf","#AnonymousStructUnion134"],["struct_union_member"]]]]],[[["#AnonymousStructUnion135",[[191,2],[191,54]],[[191,2],[191,54]],["axi_lite_multicut_intf"],["struct"]],[191,53]],[[["aw_ready",[[191,2],[191,54]],[[191,2],[191,54]],["axi_lite_multicut_intf","#AnonymousStructUnion135"],["struct_union_member"]],["w_ready",[[191,2],[191,54]],[[191,2],[191,54]],["axi_lite_multicut_intf","#AnonymousStructUnion135"],["struct_union_member"]],["b",[[191,2],[191,54]],[[191,2],[191,54]],["axi_lite_multicut_intf","#AnonymousStructUnion135"],["struct_union_member"]],["b_valid",[[191,2],[191,54]],[[191,2],[191,54]],["axi_lite_multicut_intf","#AnonymousStructUnion135"],["struct_union_member"]],["ar_ready",[[191,2],[191,54]],[[191,2],[191,54]],["axi_lite_multicut_intf","#AnonymousStructUnion135"],["struct_union_member"]],["r",[[191,2],[191,54]],[[191,2],[191,54]],["axi_lite_multicut_intf","#AnonymousStructUnion135"],["struct_union_member"]],["r_valid",[[191,2],[191,54]],[[191,2],[191,54]],["axi_lite_multicut_intf","#AnonymousStructUnion135"],["struct_union_member"]]]]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/assign.svh","/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_mux.sv",[[[[[["axi_mux",[[24,0],[62,2]],[[24,7],[24,14]],[],["module"]],[417,0]],[[["SlvAxiIDWidth",[[26,2],[26,46]],[[26,25],[26,38]],["axi_mux"],["parameter-port","unsigned"]],["slv_aw_chan_t",[[27,2],[27,46]],[[27,25],[27,38]],["axi_mux"],["parameter-port","#Unknown"]],["mst_aw_chan_t",[[28,2],[28,46]],[[28,25],[28,38]],["axi_mux"],["parameter-port","#Unknown"]],["w_chan_t",[[29,2],[29,46]],[[29,25],[29,33]],["axi_mux"],["parameter-port","#Unknown"]],["slv_b_chan_t",[[30,2],[30,46]],[[30,25],[30,37]],["axi_mux"],["parameter-port","#Unknown"]],["mst_b_chan_t",[[31,2],[31,46]],[[31,25],[31,37]],["axi_mux"],["parameter-port","#Unknown"]],["slv_ar_chan_t",[[32,2],[32,46]],[[32,25],[32,38]],["axi_mux"],["parameter-port","#Unknown"]],["mst_ar_chan_t",[[33,2],[33,46]],[[33,25],[33,38]],["axi_mux"],["parameter-port","#Unknown"]],["slv_r_chan_t",[[34,2],[34,46]],[[34,25],[34,37]],["axi_mux"],["parameter-port","#Unknown"]],["mst_r_chan_t",[[35,2],[35,46]],[[35,25],[35,37]],["axi_mux"],["parameter-port","#Unknown"]],["slv_req_t",[[36,2],[36,46]],[[36,25],[36,34]],["axi_mux"],["parameter-port","#Unknown"]],["slv_resp_t",[[37,2],[37,46]],[[37,25],[37,35]],["axi_mux"],["parameter-port","#Unknown"]],["mst_req_t",[[38,2],[38,46]],[[38,25],[38,34]],["axi_mux"],["parameter-port","#Unknown"]],["mst_resp_t",[[39,2],[39,46]],[[39,25],[39,35]],["axi_mux"],["parameter-port","#Unknown"]],["NoSlvPorts",[[40,2],[40,46]],[[40,25],[40,35]],["axi_mux"],["parameter-port","#Unknown"]],["MaxWTrans",[[42,2],[42,46]],[[42,25],[42,34]],["axi_mux"],["parameter-port","#Unknown"]],["FallThrough",[[44,2],[44,45]],[[44,25],[44,36]],["axi_mux"],["parameter-port","#Unknown"]],["SpillAw",[[46,2],[46,45]],[[46,25],[46,32]],["axi_mux"],["parameter-port","#Unknown"]],["SpillW",[[47,2],[47,45]],[[47,25],[47,31]],["axi_mux"],["parameter-port","#Unknown"]],["SpillB",[[48,2],[48,45]],[[48,25],[48,31]],["axi_mux"],["parameter-port","#Unknown"]],["SpillAr",[[50,2],[50,45]],[[50,25],[50,32]],["axi_mux"],["parameter-port","#Unknown"]],["SpillR",[[51,2],[51,45]],[[51,25],[51,31]],["axi_mux"],["parameter-port","#Unknown"]],["clk_i",[[53,2],[53,42]],[[53,37],[53,42]],["axi_mux"],["port","logic"]],["rst_ni",[[54,2],[54,43]],[[54,37],[54,43]],["axi_mux"],["port","logic"]],["test_i",[[55,2],[55,43]],[[55,37],[55,43]],["axi_mux"],["port","logic"]],["slv_reqs_i",[[57,2],[57,47]],[[57,37],[57,47]],["axi_mux"],["port","slv_req_t"]],["slv_resps_o",[[58,2],[58,48]],[[58,37],[58,48]],["axi_mux"],["port","slv_resp_t"]],["mst_req_o",[[60,2],[60,46]],[[60,37],[60,46]],["axi_mux"],["port","mst_req_t"]],["mst_resp_i",[[61,2],[61,47]],[[61,37],[61,47]],["axi_mux"],["port","mst_resp_t"]],["MstIdxBits",[[64,2],[64,61]],[[64,26],[64,36]],["axi_mux"],["localparam","unsigned"]],["MstAxiIDWidth",[[65,2],[65,69]],[[65,26],[65,39]],["axi_mux"],["localparam","unsigned"]],["switch_id_t",[[74,4],[74,47]],[[74,35],[74,46]],["axi_mux"],["typedef","logic"]],["slv_aw_chans",[[77,4],[77,47]],[[77,35],[77,47]],["axi_mux"],["variable","mst_aw_chan_t"]],["slv_aw_valids",[[78,4],[78,48]],[[78,35],[78,48]],["axi_mux"],["variable","logic"]],["slv_aw_readies",[[78,4],[78,64]],[[78,50],[78,64]],["axi_mux"],["variable","slv_aw_valids"]],["slv_w_chans",[[79,4],[79,46]],[[79,35],[79,46]],["axi_mux"],["variable","w_chan_t"]],["slv_w_valids",[[80,4],[80,47]],[[80,35],[80,47]],["axi_mux"],["variable","logic"]],["slv_w_readies",[[80,4],[80,63]],[[80,50],[80,63]],["axi_mux"],["variable","slv_w_valids"]],["slv_b_chans",[[81,4],[81,46]],[[81,35],[81,46]],["axi_mux"],["variable","mst_b_chan_t"]],["slv_b_valids",[[82,4],[82,47]],[[82,35],[82,47]],["axi_mux"],["variable","logic"]],["slv_b_readies",[[82,4],[82,63]],[[82,50],[82,63]],["axi_mux"],["variable","slv_b_valids"]],["slv_ar_chans",[[83,4],[83,47]],[[83,35],[83,47]],["axi_mux"],["variable","mst_ar_chan_t"]],["slv_ar_valids",[[84,4],[84,48]],[[84,35],[84,48]],["axi_mux"],["variable","logic"]],["slv_ar_readies",[[84,4],[84,64]],[[84,50],[84,64]],["axi_mux"],["variable","slv_ar_valids"]],["slv_r_chans",[[85,4],[85,46]],[[85,35],[85,46]],["axi_mux"],["variable","mst_r_chan_t"]],["slv_r_valids",[[86,4],[86,47]],[[86,35],[86,47]],["axi_mux"],["variable","logic"]],["slv_r_readies",[[86,4],[86,63]],[[86,50],[86,63]],["axi_mux"],["variable","slv_r_valids"]],["mst_aw_chan",[[90,4],[90,31]],[[90,20],[90,31]],["axi_mux"],["variable","mst_aw_chan_t"]],["mst_aw_valid",[[91,4],[91,32]],[[91,20],[91,32]],["axi_mux"],["variable","logic"]],["mst_aw_ready",[[91,4],[91,46]],[[91,34],[91,46]],["axi_mux"],["variable","mst_aw_valid"]],["aw_valid",[[94,4],[94,28]],[[94,20],[94,28]],["axi_mux"],["variable","logic"]],["aw_ready",[[94,4],[94,42]],[[94,34],[94,42]],["axi_mux"],["variable","aw_valid"]],["lock_aw_valid_d",[[99,4],[99,35]],[[99,20],[99,35]],["axi_mux"],["variable","logic"]],["lock_aw_valid_q",[[99,4],[99,52]],[[99,37],[99,52]],["axi_mux"],["variable","lock_aw_valid_d"]],["load_aw_lock",[[100,4],[100,32]],[[100,20],[100,32]],["axi_mux"],["variable","logic"]],["w_fifo_full",[[103,4],[103,31]],[[103,20],[103,31]],["axi_mux"],["variable","logic"]],["w_fifo_empty",[[103,4],[103,46]],[[103,34],[103,46]],["axi_mux"],["variable","w_fifo_full"]],["w_fifo_push",[[104,4],[104,31]],[[104,20],[104,31]],["axi_mux"],["variable","logic"]],["w_fifo_pop",[[104,4],[104,44]],[[104,34],[104,44]],["axi_mux"],["variable","w_fifo_push"]],["w_fifo_data",[[105,4],[105,31]],[[105,20],[105,31]],["axi_mux"],["variable","switch_id_t"]],["mst_w_chan",[[108,4],[108,30]],[[108,20],[108,30]],["axi_mux"],["variable","w_chan_t"]],["mst_w_valid",[[109,4],[109,31]],[[109,20],[109,31]],["axi_mux"],["variable","logic"]],["mst_w_ready",[[109,4],[109,45]],[[109,34],[109,45]],["axi_mux"],["variable","mst_w_valid"]],["switch_b_id",[[112,4],[112,31]],[[112,20],[112,31]],["axi_mux"],["variable","switch_id_t"]],["mst_b_chan",[[115,4],[115,30]],[[115,20],[115,30]],["axi_mux"],["variable","mst_b_chan_t"]],["mst_b_valid",[[116,4],[116,31]],[[116,20],[116,31]],["axi_mux"],["variable","logic"]],["mst_ar_chan",[[119,4],[119,31]],[[119,20],[119,31]],["axi_mux"],["variable","mst_ar_chan_t"]],["ar_valid",[[120,4],[120,28]],[[120,20],[120,28]],["axi_mux"],["variable","logic"]],["ar_ready",[[120,4],[120,42]],[[120,34],[120,42]],["axi_mux"],["variable","ar_valid"]],["switch_r_id",[[123,4],[123,31]],[[123,20],[123,31]],["axi_mux"],["variable","switch_id_t"]],["mst_r_chan",[[126,4],[126,30]],[[126,20],[126,30]],["axi_mux"],["variable","mst_r_chan_t"]],["mst_r_valid",[[127,4],[127,31]],[[127,20],[127,31]],["axi_mux"],["variable","logic"]],["i_id_prepend",[[133,6],[179,7]],[[147,8],[147,20]],["axi_mux"],["instance","axi_id_prepend"]],["i_aw_arbiter",[[185,4],[202,5]],[[190,6],[190,18]],["axi_mux"],["instance","rr_arb_tree"]],["i_w_fifo",[[238,4],[254,5]],[[242,6],[242,14]],["axi_mux"],["instance","fifo_v3"]],["i_aw_spill_reg",[[256,4],[268,5]],[[259,6],[259,20]],["axi_mux"],["instance","spill_register"]],["i_w_spill_reg",[[290,4],[302,5]],[[293,6],[293,19]],["axi_mux"],["instance","spill_register"]],["i_b_spill_reg",[[313,4],[325,5]],[[316,6],[316,19]],["axi_mux"],["instance","spill_register"]],["i_ar_arbiter",[[330,4],[347,5]],[[335,6],[335,18]],["axi_mux"],["instance","rr_arb_tree"]],["i_ar_spill_reg",[[349,4],[361,5]],[[352,6],[352,20]],["axi_mux"],["instance","spill_register"]],["i_r_spill_reg",[[372,4],[384,5]],[[375,6],[375,19]],["axi_mux"],["instance","spill_register"]]]]],[[["axi_mux_intf",[[421,0],[445,2]],[[421,7],[421,19]],[],["module"]],[519,9]],[[["SLV_AXI_ID_WIDTH",[[422,2],[422,49]],[[422,25],[422,41]],["axi_mux_intf"],["parameter-port","unsigned"]],["MST_AXI_ID_WIDTH",[[423,2],[423,49]],[[423,25],[423,41]],["axi_mux_intf"],["parameter-port","unsigned"]],["AXI_ADDR_WIDTH",[[424,2],[424,49]],[[424,25],[424,39]],["axi_mux_intf"],["parameter-port","unsigned"]],["AXI_DATA_WIDTH",[[425,2],[425,49]],[[425,25],[425,39]],["axi_mux_intf"],["parameter-port","unsigned"]],["AXI_USER_WIDTH",[[426,2],[426,49]],[[426,25],[426,39]],["axi_mux_intf"],["parameter-port","unsigned"]],["NO_SLV_PORTS",[[427,2],[427,49]],[[427,25],[427,37]],["axi_mux_intf"],["parameter-port","unsigned"]],["MAX_W_TRANS",[[429,2],[429,49]],[[429,25],[429,36]],["axi_mux_intf"],["parameter-port","unsigned"]],["FALL_THROUGH",[[431,2],[431,48]],[[431,25],[431,37]],["axi_mux_intf"],["parameter-port","bit"]],["SPILL_AW",[[433,2],[433,48]],[[433,25],[433,33]],["axi_mux_intf"],["parameter-port","bit"]],["SPILL_W",[[434,2],[434,48]],[[434,25],[434,32]],["axi_mux_intf"],["parameter-port","bit"]],["SPILL_B",[[435,2],[435,48]],[[435,25],[435,32]],["axi_mux_intf"],["parameter-port","bit"]],["SPILL_AR",[[437,2],[437,48]],[[437,25],[437,33]],["axi_mux_intf"],["parameter-port","bit"]],["SPILL_R",[[438,2],[438,48]],[[438,25],[438,32]],["axi_mux_intf"],["parameter-port","bit"]],["clk_i",[[440,2],[440,22]],[[440,17],[440,22]],["axi_mux_intf"],["port","logic"]],["rst_ni",[[441,2],[441,23]],[[441,17],[441,23]],["axi_mux_intf"],["port","logic"]],["test_i",[[442,2],[442,23]],[[442,17],[442,23]],["axi_mux_intf"],["port","logic"]],["slv",[[443,2],[443,39]],[[443,17],[443,20]],["axi_mux_intf"],["port","AXI_BUS.Slave"]],["mst",[[444,2],[444,20]],[[444,17],[444,20]],["axi_mux_intf"],["port","AXI_BUS.Master"]],["slv_id_t",[[447,2],[447,48]],[[447,39],[447,47]],["axi_mux_intf"],["typedef","logic"]],["mst_id_t",[[448,2],[448,48]],[[448,39],[448,47]],["axi_mux_intf"],["typedef","logic"]],["addr_t",[[449,2],[449,46]],[[449,39],[449,45]],["axi_mux_intf"],["typedef","logic"]],["data_t",[[450,2],[450,46]],[[450,39],[450,45]],["axi_mux_intf"],["typedef","logic"]],["strb_t",[[451,2],[451,46]],[[451,39],[451,45]],["axi_mux_intf"],["typedef","logic"]],["user_t",[[452,2],[452,46]],[[452,39],[452,45]],["axi_mux_intf"],["typedef","logic"]],["slv_aw_chan_t",[[454,2],[454,65]],[[454,2],[454,65]],["axi_mux_intf"],["typedef","#AnonymousStructUnion136"]],["mst_aw_chan_t",[[455,2],[455,65]],[[455,2],[455,65]],["axi_mux_intf"],["typedef","#AnonymousStructUnion137"]],["w_chan_t",[[457,2],[457,57]],[[457,2],[457,57]],["axi_mux_intf"],["typedef","#AnonymousStructUnion138"]],["slv_b_chan_t",[[459,2],[459,55]],[[459,2],[459,55]],["axi_mux_intf"],["typedef","#AnonymousStructUnion139"]],["mst_b_chan_t",[[460,2],[460,55]],[[460,2],[460,55]],["axi_mux_intf"],["typedef","#AnonymousStructUnion140"]],["slv_ar_chan_t",[[462,2],[462,65]],[[462,2],[462,65]],["axi_mux_intf"],["typedef","#AnonymousStructUnion141"]],["mst_ar_chan_t",[[463,2],[463,65]],[[463,2],[463,65]],["axi_mux_intf"],["typedef","#AnonymousStructUnion142"]],["slv_r_chan_t",[[465,2],[465,63]],[[465,2],[465,63]],["axi_mux_intf"],["typedef","#AnonymousStructUnion143"]],["mst_r_chan_t",[[466,2],[466,63]],[[466,2],[466,63]],["axi_mux_intf"],["typedef","#AnonymousStructUnion144"]],["slv_req_t",[[468,2],[468,71]],[[468,2],[468,71]],["axi_mux_intf"],["typedef","#AnonymousStructUnion145"]],["slv_resp_t",[[469,2],[469,61]],[[469,2],[469,61]],["axi_mux_intf"],["typedef","#AnonymousStructUnion146"]],["mst_req_t",[[471,2],[471,71]],[[471,2],[471,71]],["axi_mux_intf"],["typedef","#AnonymousStructUnion147"]],["mst_resp_t",[[472,2],[472,61]],[[472,2],[472,61]],["axi_mux_intf"],["typedef","#AnonymousStructUnion148"]],["slv_reqs",[[474,2],[474,40]],[[474,32],[474,40]],["axi_mux_intf"],["variable","slv_req_t"]],["slv_resps",[[475,2],[475,41]],[[475,32],[475,41]],["axi_mux_intf"],["variable","slv_resp_t"]],["mst_req",[[476,2],[476,39]],[[476,32],[476,39]],["axi_mux_intf"],["variable","mst_req_t"]],["mst_resp",[[477,2],[477,40]],[[477,32],[477,40]],["axi_mux_intf"],["variable","mst_resp_t"]],["i_axi_mux",[[487,2],[518,3]],[[510,4],[510,13]],["axi_mux_intf"],["instance","axi_mux"]]],[],[[[["#AnonymousStructUnion136",[[454,2],[454,65]],[[454,2],[454,65]],["axi_mux_intf"],["struct"]],[454,64]],[[["id",[[454,2],[454,65]],[[454,2],[454,65]],["axi_mux_intf","#AnonymousStructUnion136"],["struct_union_member"]],["addr",[[454,2],[454,65]],[[454,2],[454,65]],["axi_mux_intf","#AnonymousStructUnion136"],["struct_union_member"]],["len",[[454,2],[454,65]],[[454,2],[454,65]],["axi_mux_intf","#AnonymousStructUnion136"],["struct_union_member"]],["size",[[454,2],[454,65]],[[454,2],[454,65]],["axi_mux_intf","#AnonymousStructUnion136"],["struct_union_member"]],["burst",[[454,2],[454,65]],[[454,2],[454,65]],["axi_mux_intf","#AnonymousStructUnion136"],["struct_union_member"]],["lock",[[454,2],[454,65]],[[454,2],[454,65]],["axi_mux_intf","#AnonymousStructUnion136"],["struct_union_member"]],["cache",[[454,2],[454,65]],[[454,2],[454,65]],["axi_mux_intf","#AnonymousStructUnion136"],["struct_union_member"]],["prot",[[454,2],[454,65]],[[454,2],[454,65]],["axi_mux_intf","#AnonymousStructUnion136"],["struct_union_member"]],["qos",[[454,2],[454,65]],[[454,2],[454,65]],["axi_mux_intf","#AnonymousStructUnion136"],["struct_union_member"]],["region",[[454,2],[454,65]],[[454,2],[454,65]],["axi_mux_intf","#AnonymousStructUnion136"],["struct_union_member"]],["atop",[[454,2],[454,65]],[[454,2],[454,65]],["axi_mux_intf","#AnonymousStructUnion136"],["struct_union_member"]],["user",[[454,2],[454,65]],[[454,2],[454,65]],["axi_mux_intf","#AnonymousStructUnion136"],["struct_union_member"]]]]],[[["#AnonymousStructUnion137",[[455,2],[455,65]],[[455,2],[455,65]],["axi_mux_intf"],["struct"]],[455,64]],[[["id",[[455,2],[455,65]],[[455,2],[455,65]],["axi_mux_intf","#AnonymousStructUnion137"],["struct_union_member"]],["addr",[[455,2],[455,65]],[[455,2],[455,65]],["axi_mux_intf","#AnonymousStructUnion137"],["struct_union_member"]],["len",[[455,2],[455,65]],[[455,2],[455,65]],["axi_mux_intf","#AnonymousStructUnion137"],["struct_union_member"]],["size",[[455,2],[455,65]],[[455,2],[455,65]],["axi_mux_intf","#AnonymousStructUnion137"],["struct_union_member"]],["burst",[[455,2],[455,65]],[[455,2],[455,65]],["axi_mux_intf","#AnonymousStructUnion137"],["struct_union_member"]],["lock",[[455,2],[455,65]],[[455,2],[455,65]],["axi_mux_intf","#AnonymousStructUnion137"],["struct_union_member"]],["cache",[[455,2],[455,65]],[[455,2],[455,65]],["axi_mux_intf","#AnonymousStructUnion137"],["struct_union_member"]],["prot",[[455,2],[455,65]],[[455,2],[455,65]],["axi_mux_intf","#AnonymousStructUnion137"],["struct_union_member"]],["qos",[[455,2],[455,65]],[[455,2],[455,65]],["axi_mux_intf","#AnonymousStructUnion137"],["struct_union_member"]],["region",[[455,2],[455,65]],[[455,2],[455,65]],["axi_mux_intf","#AnonymousStructUnion137"],["struct_union_member"]],["atop",[[455,2],[455,65]],[[455,2],[455,65]],["axi_mux_intf","#AnonymousStructUnion137"],["struct_union_member"]],["user",[[455,2],[455,65]],[[455,2],[455,65]],["axi_mux_intf","#AnonymousStructUnion137"],["struct_union_member"]]]]],[[["#AnonymousStructUnion138",[[457,2],[457,57]],[[457,2],[457,57]],["axi_mux_intf"],["struct"]],[457,56]],[[["data",[[457,2],[457,57]],[[457,2],[457,57]],["axi_mux_intf","#AnonymousStructUnion138"],["struct_union_member"]],["strb",[[457,2],[457,57]],[[457,2],[457,57]],["axi_mux_intf","#AnonymousStructUnion138"],["struct_union_member"]],["last",[[457,2],[457,57]],[[457,2],[457,57]],["axi_mux_intf","#AnonymousStructUnion138"],["struct_union_member"]],["user",[[457,2],[457,57]],[[457,2],[457,57]],["axi_mux_intf","#AnonymousStructUnion138"],["struct_union_member"]]]]],[[["#AnonymousStructUnion139",[[459,2],[459,55]],[[459,2],[459,55]],["axi_mux_intf"],["struct"]],[459,54]],[[["id",[[459,2],[459,55]],[[459,2],[459,55]],["axi_mux_intf","#AnonymousStructUnion139"],["struct_union_member"]],["resp",[[459,2],[459,55]],[[459,2],[459,55]],["axi_mux_intf","#AnonymousStructUnion139"],["struct_union_member"]],["user",[[459,2],[459,55]],[[459,2],[459,55]],["axi_mux_intf","#AnonymousStructUnion139"],["struct_union_member"]]]]],[[["#AnonymousStructUnion140",[[460,2],[460,55]],[[460,2],[460,55]],["axi_mux_intf"],["struct"]],[460,54]],[[["id",[[460,2],[460,55]],[[460,2],[460,55]],["axi_mux_intf","#AnonymousStructUnion140"],["struct_union_member"]],["resp",[[460,2],[460,55]],[[460,2],[460,55]],["axi_mux_intf","#AnonymousStructUnion140"],["struct_union_member"]],["user",[[460,2],[460,55]],[[460,2],[460,55]],["axi_mux_intf","#AnonymousStructUnion140"],["struct_union_member"]]]]],[[["#AnonymousStructUnion141",[[462,2],[462,65]],[[462,2],[462,65]],["axi_mux_intf"],["struct"]],[462,64]],[[["id",[[462,2],[462,65]],[[462,2],[462,65]],["axi_mux_intf","#AnonymousStructUnion141"],["struct_union_member"]],["addr",[[462,2],[462,65]],[[462,2],[462,65]],["axi_mux_intf","#AnonymousStructUnion141"],["struct_union_member"]],["len",[[462,2],[462,65]],[[462,2],[462,65]],["axi_mux_intf","#AnonymousStructUnion141"],["struct_union_member"]],["size",[[462,2],[462,65]],[[462,2],[462,65]],["axi_mux_intf","#AnonymousStructUnion141"],["struct_union_member"]],["burst",[[462,2],[462,65]],[[462,2],[462,65]],["axi_mux_intf","#AnonymousStructUnion141"],["struct_union_member"]],["lock",[[462,2],[462,65]],[[462,2],[462,65]],["axi_mux_intf","#AnonymousStructUnion141"],["struct_union_member"]],["cache",[[462,2],[462,65]],[[462,2],[462,65]],["axi_mux_intf","#AnonymousStructUnion141"],["struct_union_member"]],["prot",[[462,2],[462,65]],[[462,2],[462,65]],["axi_mux_intf","#AnonymousStructUnion141"],["struct_union_member"]],["qos",[[462,2],[462,65]],[[462,2],[462,65]],["axi_mux_intf","#AnonymousStructUnion141"],["struct_union_member"]],["region",[[462,2],[462,65]],[[462,2],[462,65]],["axi_mux_intf","#AnonymousStructUnion141"],["struct_union_member"]],["user",[[462,2],[462,65]],[[462,2],[462,65]],["axi_mux_intf","#AnonymousStructUnion141"],["struct_union_member"]]]]],[[["#AnonymousStructUnion142",[[463,2],[463,65]],[[463,2],[463,65]],["axi_mux_intf"],["struct"]],[463,64]],[[["id",[[463,2],[463,65]],[[463,2],[463,65]],["axi_mux_intf","#AnonymousStructUnion142"],["struct_union_member"]],["addr",[[463,2],[463,65]],[[463,2],[463,65]],["axi_mux_intf","#AnonymousStructUnion142"],["struct_union_member"]],["len",[[463,2],[463,65]],[[463,2],[463,65]],["axi_mux_intf","#AnonymousStructUnion142"],["struct_union_member"]],["size",[[463,2],[463,65]],[[463,2],[463,65]],["axi_mux_intf","#AnonymousStructUnion142"],["struct_union_member"]],["burst",[[463,2],[463,65]],[[463,2],[463,65]],["axi_mux_intf","#AnonymousStructUnion142"],["struct_union_member"]],["lock",[[463,2],[463,65]],[[463,2],[463,65]],["axi_mux_intf","#AnonymousStructUnion142"],["struct_union_member"]],["cache",[[463,2],[463,65]],[[463,2],[463,65]],["axi_mux_intf","#AnonymousStructUnion142"],["struct_union_member"]],["prot",[[463,2],[463,65]],[[463,2],[463,65]],["axi_mux_intf","#AnonymousStructUnion142"],["struct_union_member"]],["qos",[[463,2],[463,65]],[[463,2],[463,65]],["axi_mux_intf","#AnonymousStructUnion142"],["struct_union_member"]],["region",[[463,2],[463,65]],[[463,2],[463,65]],["axi_mux_intf","#AnonymousStructUnion142"],["struct_union_member"]],["user",[[463,2],[463,65]],[[463,2],[463,65]],["axi_mux_intf","#AnonymousStructUnion142"],["struct_union_member"]]]]],[[["#AnonymousStructUnion143",[[465,2],[465,63]],[[465,2],[465,63]],["axi_mux_intf"],["struct"]],[465,62]],[[["id",[[465,2],[465,63]],[[465,2],[465,63]],["axi_mux_intf","#AnonymousStructUnion143"],["struct_union_member"]],["data",[[465,2],[465,63]],[[465,2],[465,63]],["axi_mux_intf","#AnonymousStructUnion143"],["struct_union_member"]],["resp",[[465,2],[465,63]],[[465,2],[465,63]],["axi_mux_intf","#AnonymousStructUnion143"],["struct_union_member"]],["last",[[465,2],[465,63]],[[465,2],[465,63]],["axi_mux_intf","#AnonymousStructUnion143"],["struct_union_member"]],["user",[[465,2],[465,63]],[[465,2],[465,63]],["axi_mux_intf","#AnonymousStructUnion143"],["struct_union_member"]]]]],[[["#AnonymousStructUnion144",[[466,2],[466,63]],[[466,2],[466,63]],["axi_mux_intf"],["struct"]],[466,62]],[[["id",[[466,2],[466,63]],[[466,2],[466,63]],["axi_mux_intf","#AnonymousStructUnion144"],["struct_union_member"]],["data",[[466,2],[466,63]],[[466,2],[466,63]],["axi_mux_intf","#AnonymousStructUnion144"],["struct_union_member"]],["resp",[[466,2],[466,63]],[[466,2],[466,63]],["axi_mux_intf","#AnonymousStructUnion144"],["struct_union_member"]],["last",[[466,2],[466,63]],[[466,2],[466,63]],["axi_mux_intf","#AnonymousStructUnion144"],["struct_union_member"]],["user",[[466,2],[466,63]],[[466,2],[466,63]],["axi_mux_intf","#AnonymousStructUnion144"],["struct_union_member"]]]]],[[["#AnonymousStructUnion145",[[468,2],[468,71]],[[468,2],[468,71]],["axi_mux_intf"],["struct"]],[468,70]],[[["aw",[[468,2],[468,71]],[[468,2],[468,71]],["axi_mux_intf","#AnonymousStructUnion145"],["struct_union_member"]],["aw_valid",[[468,2],[468,71]],[[468,2],[468,71]],["axi_mux_intf","#AnonymousStructUnion145"],["struct_union_member"]],["w",[[468,2],[468,71]],[[468,2],[468,71]],["axi_mux_intf","#AnonymousStructUnion145"],["struct_union_member"]],["w_valid",[[468,2],[468,71]],[[468,2],[468,71]],["axi_mux_intf","#AnonymousStructUnion145"],["struct_union_member"]],["b_ready",[[468,2],[468,71]],[[468,2],[468,71]],["axi_mux_intf","#AnonymousStructUnion145"],["struct_union_member"]],["ar",[[468,2],[468,71]],[[468,2],[468,71]],["axi_mux_intf","#AnonymousStructUnion145"],["struct_union_member"]],["ar_valid",[[468,2],[468,71]],[[468,2],[468,71]],["axi_mux_intf","#AnonymousStructUnion145"],["struct_union_member"]],["r_ready",[[468,2],[468,71]],[[468,2],[468,71]],["axi_mux_intf","#AnonymousStructUnion145"],["struct_union_member"]]]]],[[["#AnonymousStructUnion146",[[469,2],[469,61]],[[469,2],[469,61]],["axi_mux_intf"],["struct"]],[469,60]],[[["aw_ready",[[469,2],[469,61]],[[469,2],[469,61]],["axi_mux_intf","#AnonymousStructUnion146"],["struct_union_member"]],["ar_ready",[[469,2],[469,61]],[[469,2],[469,61]],["axi_mux_intf","#AnonymousStructUnion146"],["struct_union_member"]],["w_ready",[[469,2],[469,61]],[[469,2],[469,61]],["axi_mux_intf","#AnonymousStructUnion146"],["struct_union_member"]],["b_valid",[[469,2],[469,61]],[[469,2],[469,61]],["axi_mux_intf","#AnonymousStructUnion146"],["struct_union_member"]],["b",[[469,2],[469,61]],[[469,2],[469,61]],["axi_mux_intf","#AnonymousStructUnion146"],["struct_union_member"]],["r_valid",[[469,2],[469,61]],[[469,2],[469,61]],["axi_mux_intf","#AnonymousStructUnion146"],["struct_union_member"]],["r",[[469,2],[469,61]],[[469,2],[469,61]],["axi_mux_intf","#AnonymousStructUnion146"],["struct_union_member"]]]]],[[["#AnonymousStructUnion147",[[471,2],[471,71]],[[471,2],[471,71]],["axi_mux_intf"],["struct"]],[471,70]],[[["aw",[[471,2],[471,71]],[[471,2],[471,71]],["axi_mux_intf","#AnonymousStructUnion147"],["struct_union_member"]],["aw_valid",[[471,2],[471,71]],[[471,2],[471,71]],["axi_mux_intf","#AnonymousStructUnion147"],["struct_union_member"]],["w",[[471,2],[471,71]],[[471,2],[471,71]],["axi_mux_intf","#AnonymousStructUnion147"],["struct_union_member"]],["w_valid",[[471,2],[471,71]],[[471,2],[471,71]],["axi_mux_intf","#AnonymousStructUnion147"],["struct_union_member"]],["b_ready",[[471,2],[471,71]],[[471,2],[471,71]],["axi_mux_intf","#AnonymousStructUnion147"],["struct_union_member"]],["ar",[[471,2],[471,71]],[[471,2],[471,71]],["axi_mux_intf","#AnonymousStructUnion147"],["struct_union_member"]],["ar_valid",[[471,2],[471,71]],[[471,2],[471,71]],["axi_mux_intf","#AnonymousStructUnion147"],["struct_union_member"]],["r_ready",[[471,2],[471,71]],[[471,2],[471,71]],["axi_mux_intf","#AnonymousStructUnion147"],["struct_union_member"]]]]],[[["#AnonymousStructUnion148",[[472,2],[472,61]],[[472,2],[472,61]],["axi_mux_intf"],["struct"]],[472,60]],[[["aw_ready",[[472,2],[472,61]],[[472,2],[472,61]],["axi_mux_intf","#AnonymousStructUnion148"],["struct_union_member"]],["ar_ready",[[472,2],[472,61]],[[472,2],[472,61]],["axi_mux_intf","#AnonymousStructUnion148"],["struct_union_member"]],["w_ready",[[472,2],[472,61]],[[472,2],[472,61]],["axi_mux_intf","#AnonymousStructUnion148"],["struct_union_member"]],["b_valid",[[472,2],[472,61]],[[472,2],[472,61]],["axi_mux_intf","#AnonymousStructUnion148"],["struct_union_member"]],["b",[[472,2],[472,61]],[[472,2],[472,61]],["axi_mux_intf","#AnonymousStructUnion148"],["struct_union_member"]],["r_valid",[[472,2],[472,61]],[[472,2],[472,61]],["axi_mux_intf","#AnonymousStructUnion148"],["struct_union_member"]],["r",[[472,2],[472,61]],[[472,2],[472,61]],["axi_mux_intf","#AnonymousStructUnion148"],["struct_union_member"]]]]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include/common_cells/registers.svh","/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/assign.svh","/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv",[[[[[["axi_pkg",[[16,0],[16,16]],[[16,8],[16,15]],[],["package"]],[417,10]],[[["burst_t",[[18,2],[18,30]],[[18,22],[18,29]],["axi_pkg"],["typedef","logic"]],["resp_t",[[20,2],[20,29]],[[20,22],[20,28]],["axi_pkg"],["typedef","logic"]],["cache_t",[[22,2],[22,30]],[[22,22],[22,29]],["axi_pkg"],["typedef","logic"]],["prot_t",[[24,2],[24,29]],[[24,22],[24,28]],["axi_pkg"],["typedef","logic"]],["qos_t",[[26,2],[26,28]],[[26,22],[26,27]],["axi_pkg"],["typedef","logic"]],["region_t",[[28,2],[28,31]],[[28,22],[28,30]],["axi_pkg"],["typedef","logic"]],["len_t",[[30,2],[30,28]],[[30,22],[30,27]],["axi_pkg"],["typedef","logic"]],["size_t",[[32,2],[32,29]],[[32,22],[32,28]],["axi_pkg"],["typedef","logic"]],["atop_t",[[34,2],[34,29]],[[34,22],[34,28]],["axi_pkg"],["typedef","logic"]],["nsaid_t",[[36,2],[36,30]],[[36,22],[36,29]],["axi_pkg"],["typedef","logic"]],["BURST_FIXED",[[45,2],[45,33]],[[45,13],[45,24]],["axi_pkg"],["localparam"]],["BURST_INCR",[[51,2],[51,33]],[[51,13],[51,23]],["axi_pkg"],["localparam"]],["BURST_WRAP",[[57,2],[57,33]],[[57,13],[57,23]],["axi_pkg"],["localparam"]],["RESP_OKAY",[[61,2],[61,33]],[[61,13],[61,22]],["axi_pkg"],["localparam"]],["RESP_EXOKAY",[[64,2],[64,33]],[[64,13],[64,24]],["axi_pkg"],["localparam"]],["RESP_SLVERR",[[67,2],[67,33]],[[67,13],[67,24]],["axi_pkg"],["localparam"]],["RESP_DECERR",[[70,2],[70,33]],[[70,13],[70,24]],["axi_pkg"],["localparam"]],["CACHE_BUFFERABLE",[[74,2],[74,40]],[[74,13],[74,29]],["axi_pkg"],["localparam"]],["CACHE_MODIFIABLE",[[77,2],[77,40]],[[77,13],[77,29]],["axi_pkg"],["localparam"]],["CACHE_RD_ALLOC",[[80,2],[80,40]],[[80,13],[80,27]],["axi_pkg"],["localparam"]],["CACHE_WR_ALLOC",[[83,2],[83,40]],[[83,13],[83,27]],["axi_pkg"],["localparam"]],["largest_addr_t",[[93,2],[93,39]],[[93,24],[93,38]],["axi_pkg"],["typedef","logic"]],["DEVICE_NONBUFFERABLE",[[199,4],[199,24]],[[199,4],[199,24]],["axi_pkg"],["enum_member","#AnonymousEnum15"]],["DEVICE_BUFFERABLE",[[200,4],[200,21]],[[200,4],[200,21]],["axi_pkg"],["enum_member","#AnonymousEnum15"]],["NORMAL_NONCACHEABLE_NONBUFFERABLE",[[201,4],[201,37]],[[201,4],[201,37]],["axi_pkg"],["enum_member","#AnonymousEnum15"]],["NORMAL_NONCACHEABLE_BUFFERABLE",[[202,4],[202,34]],[[202,4],[202,34]],["axi_pkg"],["enum_member","#AnonymousEnum15"]],["WTHRU_NOALLOCATE",[[203,4],[203,20]],[[203,4],[203,20]],["axi_pkg"],["enum_member","#AnonymousEnum15"]],["WTHRU_RALLOCATE",[[204,4],[204,19]],[[204,4],[204,19]],["axi_pkg"],["enum_member","#AnonymousEnum15"]],["WTHRU_WALLOCATE",[[205,4],[205,19]],[[205,4],[205,19]],["axi_pkg"],["enum_member","#AnonymousEnum15"]],["WTHRU_RWALLOCATE",[[206,4],[206,20]],[[206,4],[206,20]],["axi_pkg"],["enum_member","#AnonymousEnum15"]],["WBACK_NOALLOCATE",[[207,4],[207,20]],[[207,4],[207,20]],["axi_pkg"],["enum_member","#AnonymousEnum15"]],["WBACK_RALLOCATE",[[208,4],[208,19]],[[208,4],[208,19]],["axi_pkg"],["enum_member","#AnonymousEnum15"]],["WBACK_WALLOCATE",[[209,4],[209,19]],[[209,4],[209,19]],["axi_pkg"],["enum_member","#AnonymousEnum15"]],["WBACK_RWALLOCATE",[[210,4],[210,20]],[[210,4],[210,20]],["axi_pkg"],["enum_member","#AnonymousEnum15"]],["mem_type_t",[[198,2],[211,15]],[[211,4],[211,14]],["axi_pkg"],["typedef","#AnonymousEnum15"]],["ATOP_ATOMICSWAP",[[295,2],[295,42]],[[295,13],[295,28]],["axi_pkg"],["localparam"]],["ATOP_ATOMICCMP",[[305,2],[305,42]],[[305,13],[305,27]],["axi_pkg"],["localparam"]],["ATOP_NONE",[[308,2],[308,38]],[[308,13],[308,22]],["axi_pkg"],["localparam"]],["ATOP_ATOMICSTORE",[[315,2],[315,38]],[[315,13],[315,29]],["axi_pkg"],["localparam"]],["ATOP_ATOMICLOAD",[[323,2],[323,38]],[[323,13],[323,28]],["axi_pkg"],["localparam"]],["ATOP_LITTLE_END",[[329,2],[329,37]],[[329,13],[329,28]],["axi_pkg"],["localparam"]],["ATOP_BIG_END",[[331,2],[331,37]],[[331,13],[331,25]],["axi_pkg"],["localparam"]],["ATOP_ADD",[[334,2],[334,33]],[[334,13],[334,21]],["axi_pkg"],["localparam"]],["ATOP_CLR",[[336,2],[336,33]],[[336,13],[336,21]],["axi_pkg"],["localparam"]],["ATOP_EOR",[[338,2],[338,33]],[[338,13],[338,21]],["axi_pkg"],["localparam"]],["ATOP_SET",[[340,2],[340,33]],[[340,13],[340,21]],["axi_pkg"],["localparam"]],["ATOP_SMAX",[[343,2],[343,33]],[[343,13],[343,22]],["axi_pkg"],["localparam"]],["ATOP_SMIN",[[346,2],[346,33]],[[346,13],[346,22]],["axi_pkg"],["localparam"]],["ATOP_UMAX",[[349,2],[349,33]],[[349,13],[349,22]],["axi_pkg"],["localparam"]],["ATOP_UMIN",[[352,2],[352,33]],[[352,13],[352,22]],["axi_pkg"],["localparam"]],["ATOP_R_RESP",[[355,2],[355,33]],[[355,13],[355,24]],["axi_pkg"],["localparam"]],["DemuxAw",[[359,2],[359,44]],[[359,25],[359,32]],["axi_pkg"],["localparam","logic"]],["DemuxW",[[361,2],[361,44]],[[361,25],[361,31]],["axi_pkg"],["localparam","logic"]],["DemuxB",[[363,2],[363,44]],[[363,25],[363,31]],["axi_pkg"],["localparam","logic"]],["DemuxAr",[[365,2],[365,44]],[[365,25],[365,32]],["axi_pkg"],["localparam","logic"]],["DemuxR",[[367,2],[367,44]],[[367,25],[367,31]],["axi_pkg"],["localparam","logic"]],["MuxAw",[[369,2],[369,44]],[[369,25],[369,30]],["axi_pkg"],["localparam","logic"]],["MuxW",[[371,2],[371,44]],[[371,25],[371,29]],["axi_pkg"],["localparam","logic"]],["MuxB",[[373,2],[373,44]],[[373,25],[373,29]],["axi_pkg"],["localparam","logic"]],["MuxAr",[[375,2],[375,44]],[[375,25],[375,30]],["axi_pkg"],["localparam","logic"]],["MuxR",[[377,2],[377,44]],[[377,25],[377,29]],["axi_pkg"],["localparam","logic"]],["NO_LATENCY",[[380,4],[380,37]],[[380,4],[380,14]],["axi_pkg"],["enum_member","#AnonymousEnum16"]],["CUT_SLV_AX",[[381,4],[381,37]],[[381,4],[381,14]],["axi_pkg"],["enum_member","#AnonymousEnum16"]],["CUT_MST_AX",[[382,4],[382,33]],[[382,4],[382,14]],["axi_pkg"],["enum_member","#AnonymousEnum16"]],["CUT_ALL_AX",[[383,4],[383,53]],[[383,4],[383,14]],["axi_pkg"],["enum_member","#AnonymousEnum16"]],["CUT_SLV_PORTS",[[384,4],[384,64]],[[384,4],[384,17]],["axi_pkg"],["enum_member","#AnonymousEnum16"]],["CUT_MST_PORTS",[[385,4],[385,54]],[[385,4],[385,17]],["axi_pkg"],["enum_member","#AnonymousEnum16"]],["CUT_ALL_PORTS",[[386,4],[386,37]],[[386,4],[386,17]],["axi_pkg"],["enum_member","#AnonymousEnum16"]],["xbar_latency_e",[[379,2],[387,19]],[[387,4],[387,18]],["axi_pkg"],["typedef","#AnonymousEnum16"]],["xbar_cfg_t",[[390,2],[402,15]],[[402,4],[402,14]],["axi_pkg"],["typedef","#AnonymousStructUnion149"]],["xbar_rule_64_t",[[405,2],[409,19]],[[409,4],[409,18]],["axi_pkg"],["typedef","#AnonymousStructUnion150"]],["xbar_rule_32_t",[[412,2],[416,19]],[[416,4],[416,18]],["axi_pkg"],["typedef","#AnonymousStructUnion151"]]],[],[[[["num_bytes",[[86,2],[86,61]],[[86,39],[86,48]],["axi_pkg"],["function"]],[88,12]],[[["size",[[86,49],[86,60]],[[86,56],[86,60]],["axi_pkg","num_bytes"],["port","size_t"]]]]],[[["aligned_addr",[[96,2],[96,82]],[[96,36],[96,48]],["axi_pkg"],["function"]],[98,12]],[[["addr",[[96,49],[96,68]],[[96,64],[96,68]],["axi_pkg","aligned_addr"],["port","largest_addr_t"]],["size",[[96,70],[96,81]],[[96,77],[96,81]],["axi_pkg","aligned_addr"],["port","size_t"]]]]],[[["wrap_boundary",[[104,2],[104,95]],[[104,36],[104,49]],["axi_pkg"],["function"]],[133,12]],[[["addr",[[104,51],[104,70]],[[104,66],[104,70]],["axi_pkg","wrap_boundary"],["port","largest_addr_t"]],["size",[[104,72],[104,83]],[[104,79],[104,83]],["axi_pkg","wrap_boundary"],["port","size_t"]],["len",[[104,85],[104,94]],[[104,91],[104,94]],["axi_pkg","wrap_boundary"],["port","len_t"]],["wrap_addr",[[105,4],[105,28]],[[105,19],[105,28]],["axi_pkg","wrap_boundary"],["variable","largest_addr_t"]]]]],[[["beat_addr",[[136,2],[137,97]],[[137,2],[137,11]],["axi_pkg"],["function"]],[166,12]],[[["addr",[[137,12],[137,31]],[[137,27],[137,31]],["axi_pkg","beat_addr"],["port","largest_addr_t"]],["size",[[137,33],[137,44]],[[137,40],[137,44]],["axi_pkg","beat_addr"],["port","size_t"]],["len",[[137,46],[137,55]],[[137,52],[137,55]],["axi_pkg","beat_addr"],["port","len_t"]],["burst",[[137,57],[137,70]],[[137,65],[137,70]],["axi_pkg","beat_addr"],["port","burst_t"]],["i_beat",[[137,72],[137,96]],[[137,90],[137,96]],["axi_pkg","beat_addr"],["port","unsigned"]],["ret_addr",[[138,4],[138,34]],[[138,19],[138,27]],["axi_pkg","beat_addr"],["variable","largest_addr_t"]],["wrp_bond",[[139,4],[139,32]],[[139,19],[139,27]],["axi_pkg","beat_addr"],["variable","largest_addr_t"]]]]],[[["beat_lower_byte",[[169,2],[171,63]],[[170,2],[170,17]],["axi_pkg"],["function"]],[174,12]],[[["addr",[[170,18],[170,37]],[[170,33],[170,37]],["axi_pkg","beat_lower_byte"],["port","largest_addr_t"]],["size",[[170,39],[170,50]],[[170,46],[170,50]],["axi_pkg","beat_lower_byte"],["port","size_t"]],["len",[[170,52],[170,61]],[[170,58],[170,61]],["axi_pkg","beat_lower_byte"],["port","len_t"]],["burst",[[170,63],[170,76]],[[170,71],[170,76]],["axi_pkg","beat_lower_byte"],["port","burst_t"]],["strobe_width",[[171,6],[171,36]],[[171,24],[171,36]],["axi_pkg","beat_lower_byte"],["port","unsigned"]],["i_beat",[[171,38],[171,62]],[[171,56],[171,62]],["axi_pkg","beat_lower_byte"],["port","unsigned"]],["_addr",[[172,4],[172,68]],[[172,19],[172,24]],["axi_pkg","beat_lower_byte"],["variable","largest_addr_t"]]]]],[[["beat_upper_byte",[[177,2],[179,63]],[[178,2],[178,17]],["axi_pkg"],["function"]],[185,12]],[[["addr",[[178,18],[178,37]],[[178,33],[178,37]],["axi_pkg","beat_upper_byte"],["port","largest_addr_t"]],["size",[[178,39],[178,50]],[[178,46],[178,50]],["axi_pkg","beat_upper_byte"],["port","size_t"]],["len",[[178,52],[178,61]],[[178,58],[178,61]],["axi_pkg","beat_upper_byte"],["port","len_t"]],["burst",[[178,63],[178,76]],[[178,71],[178,76]],["axi_pkg","beat_upper_byte"],["port","burst_t"]],["strobe_width",[[179,6],[179,36]],[[179,24],[179,36]],["axi_pkg","beat_upper_byte"],["port","unsigned"]],["i_beat",[[179,38],[179,62]],[[179,56],[179,62]],["axi_pkg","beat_upper_byte"],["port","unsigned"]]]]],[[["bufferable",[[188,2],[188,52]],[[188,27],[188,37]],["axi_pkg"],["function"]],[190,12]],[[["cache",[[188,38],[188,51]],[[188,46],[188,51]],["axi_pkg","bufferable"],["port","cache_t"]]]]],[[["modifiable",[[193,2],[193,52]],[[193,27],[193,37]],["axi_pkg"],["function"]],[195,12]],[[["cache",[[193,38],[193,51]],[[193,46],[193,51]],["axi_pkg","modifiable"],["port","cache_t"]]]]],[[["get_arcache",[[214,2],[214,62]],[[214,33],[214,44]],["axi_pkg"],["function"]],[229,12]],[[["mtype",[[214,45],[214,61]],[[214,56],[214,61]],["axi_pkg","get_arcache"],["port","mem_type_t"]]]]],[[["get_awcache",[[232,2],[232,62]],[[232,33],[232,44]],["axi_pkg"],["function"]],[247,12]],[[["mtype",[[232,45],[232,61]],[[232,56],[232,61]],["axi_pkg","get_awcache"],["port","mem_type_t"]]]]],[[["resp_precedence",[[259,2],[259,73]],[[259,28],[259,43]],["axi_pkg"],["function"]],[286,12]],[[["resp_a",[[259,44],[259,57]],[[259,51],[259,57]],["axi_pkg","resp_precedence"],["port","resp_t"]],["resp_b",[[259,59],[259,72]],[[259,66],[259,72]],["axi_pkg","resp_precedence"],["port","resp_t"]]]]],[[["#AnonymousStructUnion149",[[390,10],[402,3]],[[390,10],[390,16]],["axi_pkg"],["struct"]],[402,2]],[[["NoSlvPorts",[[391,4],[391,29]],[[391,19],[391,29]],["axi_pkg","#AnonymousStructUnion149"],["struct_union_member"]],["NoMstPorts",[[392,4],[392,29]],[[392,19],[392,29]],["axi_pkg","#AnonymousStructUnion149"],["struct_union_member"]],["MaxMstTrans",[[393,4],[393,30]],[[393,19],[393,30]],["axi_pkg","#AnonymousStructUnion149"],["struct_union_member"]],["MaxSlvTrans",[[394,4],[394,30]],[[394,19],[394,30]],["axi_pkg","#AnonymousStructUnion149"],["struct_union_member"]],["FallThrough",[[395,4],[395,30]],[[395,19],[395,30]],["axi_pkg","#AnonymousStructUnion149"],["struct_union_member"]],["LatencyMode",[[396,4],[396,30]],[[396,19],[396,30]],["axi_pkg","#AnonymousStructUnion149"],["struct_union_member"]],["AxiIdWidthSlvPorts",[[397,4],[397,37]],[[397,19],[397,37]],["axi_pkg","#AnonymousStructUnion149"],["struct_union_member"]],["AxiIdUsedSlvPorts",[[398,4],[398,36]],[[398,19],[398,36]],["axi_pkg","#AnonymousStructUnion149"],["struct_union_member"]],["AxiAddrWidth",[[399,4],[399,31]],[[399,19],[399,31]],["axi_pkg","#AnonymousStructUnion149"],["struct_union_member"]],["AxiDataWidth",[[400,4],[400,31]],[[400,19],[400,31]],["axi_pkg","#AnonymousStructUnion149"],["struct_union_member"]],["NoAddrRules",[[401,4],[401,30]],[[401,19],[401,30]],["axi_pkg","#AnonymousStructUnion149"],["struct_union_member"]]]]],[[["#AnonymousStructUnion150",[[405,10],[409,3]],[[405,10],[405,16]],["axi_pkg"],["struct"]],[409,2]],[[["idx",[[406,4],[406,20]],[[406,17],[406,20]],["axi_pkg","#AnonymousStructUnion150"],["struct_union_member"]],["start_addr",[[407,4],[407,27]],[[407,17],[407,27]],["axi_pkg","#AnonymousStructUnion150"],["struct_union_member"]],["end_addr",[[408,4],[408,25]],[[408,17],[408,25]],["axi_pkg","#AnonymousStructUnion150"],["struct_union_member"]]]]],[[["#AnonymousStructUnion151",[[412,10],[416,3]],[[412,10],[412,16]],["axi_pkg"],["struct"]],[416,2]],[[["idx",[[413,4],[413,20]],[[413,17],[413,20]],["axi_pkg","#AnonymousStructUnion151"],["struct_union_member"]],["start_addr",[[414,4],[414,27]],[[414,17],[414,27]],["axi_pkg","#AnonymousStructUnion151"],["struct_union_member"]],["end_addr",[[415,4],[415,25]],[[415,17],[415,25]],["axi_pkg","#AnonymousStructUnion151"],["struct_union_member"]]]]]]]]]],[],0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_serializer.sv",[[],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_to_axi_lite.sv",[[],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_xbar.sv",[[],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v",[[[[[["axi2wb",[[24,0],[71,5]],[[24,7],[24,13]],[],["module"]],[409,21]],[[["AW",[[25,4],[25,21]],[[25,14],[25,16]],["axi2wb"],["parameter-port","parameter"]],["IW",[[26,4],[26,20]],[[26,14],[26,16]],["axi2wb"],["parameter-port","parameter"]],["i_clk",[[28,3],[28,19]],[[28,14],[28,19]],["axi2wb"],["port","wire"]],["i_rst",[[29,3],[29,19]],[[29,14],[29,19]],["axi2wb"],["port","wire"]],["o_wb_adr",[[32,3],[32,31]],[[32,23],[32,31]],["axi2wb"],["port","reg"]],["o_wb_dat",[[33,3],[33,29]],[[33,21],[33,29]],["axi2wb"],["port","reg"]],["o_wb_sel",[[34,3],[34,28]],[[34,20],[34,28]],["axi2wb"],["port","reg"]],["o_wb_we",[[35,3],[35,21]],[[35,14],[35,21]],["axi2wb"],["port","reg"]],["o_wb_cyc",[[36,3],[36,22]],[[36,14],[36,22]],["axi2wb"],["port","reg"]],["o_wb_stb",[[37,3],[37,22]],[[37,14],[37,22]],["axi2wb"],["port","reg"]],["i_wb_rdt",[[39,3],[39,29]],[[39,21],[39,29]],["axi2wb"],["port","wire"]],["i_wb_ack",[[40,3],[40,22]],[[40,14],[40,22]],["axi2wb"],["port","wire"]],["i_wb_err",[[41,3],[41,22]],[[41,14],[41,22]],["axi2wb"],["port","wire"]],["i_awaddr",[[45,3],[45,31]],[[45,23],[45,31]],["axi2wb"],["port","wire"]],["i_awid",[[46,3],[46,29]],[[46,23],[46,29]],["axi2wb"],["port","wire"]],["i_awvalid",[[47,3],[47,23]],[[47,14],[47,23]],["axi2wb"],["port","wire"]],["o_awready",[[48,3],[48,23]],[[48,14],[48,23]],["axi2wb"],["port","reg"]],["i_araddr",[[50,3],[50,31]],[[50,23],[50,31]],["axi2wb"],["port","wire"]],["i_arid",[[51,3],[51,29]],[[51,23],[51,29]],["axi2wb"],["port","wire"]],["i_arvalid",[[52,3],[52,23]],[[52,14],[52,23]],["axi2wb"],["port","wire"]],["o_arready",[[53,3],[53,23]],[[53,14],[53,23]],["axi2wb"],["port","reg"]],["i_wdata",[[55,3],[55,28]],[[55,21],[55,28]],["axi2wb"],["port","wire"]],["i_wstrb",[[56,3],[56,27]],[[56,20],[56,27]],["axi2wb"],["port","wire"]],["i_wvalid",[[57,3],[57,22]],[[57,14],[57,22]],["axi2wb"],["port","wire"]],["o_wready",[[58,3],[58,22]],[[58,14],[58,22]],["axi2wb"],["port","reg"]],["o_bid",[[60,3],[60,28]],[[60,23],[60,28]],["axi2wb"],["port","reg"]],["o_bresp",[[61,3],[61,28]],[[61,21],[61,28]],["axi2wb"],["port","wire"]],["o_bvalid",[[62,3],[62,22]],[[62,14],[62,22]],["axi2wb"],["port","reg"]],["i_bready",[[63,3],[63,22]],[[63,14],[63,22]],["axi2wb"],["port","wire"]],["o_rdata",[[65,3],[65,28]],[[65,21],[65,28]],["axi2wb"],["port","reg"]],["o_rid",[[66,3],[66,28]],[[66,23],[66,28]],["axi2wb"],["port","reg"]],["o_rresp",[[67,3],[67,28]],[[67,21],[67,28]],["axi2wb"],["port","wire"]],["o_rlast",[[68,3],[68,22]],[[68,15],[68,22]],["axi2wb"],["port","wire"]],["o_rvalid",[[69,3],[69,22]],[[69,14],[69,22]],["axi2wb"],["port","reg"]],["i_rready",[[70,3],[70,22]],[[70,14],[70,22]],["axi2wb"],["port","wire"]],["hi_32b_w",[[77,3],[77,22]],[[77,14],[77,22]],["axi2wb"],["variable","reg"]],["arbiter",[[78,3],[78,21]],[[78,14],[78,21]],["axi2wb"],["variable","reg"]],["wb_rdt_low",[[79,3],[79,26]],[[79,16],[79,26]],["axi2wb"],["variable","reg"]],["STATESIZE",[[82,3],[82,27]],[[82,13],[82,22]],["axi2wb"],["parameter"]],["IDLE",[[84,3],[92,18]],[[85,5],[85,9]],["axi2wb"],["parameter"]],["cs",[[94,3],[94,25]],[[94,23],[94,25]],["axi2wb"],["variable","reg"]],["aw_req",[[97,3],[97,22]],[[97,16],[97,22]],["axi2wb"],["variable","reg"]],["w_req",[[98,3],[98,21]],[[98,16],[98,21]],["axi2wb"],["variable","reg"]],["ar_req",[[99,3],[99,22]],[[99,16],[99,22]],["axi2wb"],["variable","reg"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/cdc_utils_0.1-r1/rtl/verilog/cc561.v",[[[[[["cc561",[[15,0],[23,27]],[[15,7],[15,12]],[],["module"]],[50,9]],[[["DW",[[16,4],[16,18]],[[16,14],[16,16]],["cc561"],["parameter-port","parameter"]],["aclk",[[17,3],[17,21]],[[17,17],[17,21]],["cc561"],["port","input"]],["arst",[[18,3],[18,21]],[[18,17],[18,21]],["cc561"],["port","input"]],["adata",[[19,3],[19,28]],[[19,23],[19,28]],["cc561"],["port","input"]],["aen",[[20,3],[20,20]],[[20,17],[20,20]],["cc561"],["port","input"]],["bclk",[[21,3],[21,21]],[[21,17],[21,21]],["cc561"],["port","input"]],["bdata",[[22,3],[22,28]],[[22,23],[22,28]],["cc561"],["port","reg"]],["ben",[[23,3],[23,25]],[[23,22],[23,25]],["cc561"],["port","reg"]],["adata_r",[[25,3],[25,26]],[[25,19],[25,26]],["cc561"],["variable","reg"]],["aen_r",[[26,3],[26,24]],[[26,12],[26,17]],["cc561"],["variable","reg"]],["bpulse",[[27,3],[27,18]],[[27,12],[27,18]],["cc561"],["variable","wire"]],["sync2_pgen",[[44,3],[48,12]],[[44,14],[44,24]],["cc561"],["instance","sync2_pgen"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/cdc_utils_0.1-r1/rtl/verilog/sync2_pgen.v",[[[[[["sync2_pgen",[[14,0],[18,13]],[[14,7],[14,17]],[],["module"]],[31,9]],[[["c",[[15,3],[15,11]],[[15,10],[15,11]],["sync2_pgen"],["port","input"]],["d",[[16,3],[16,11]],[[16,10],[16,11]],["sync2_pgen"],["port","input"]],["p",[[17,3],[17,11]],[[17,10],[17,11]],["sync2_pgen"],["port","output"]],["q",[[18,3],[18,11]],[[18,10],[18,11]],["sync2_pgen"],["port","output"]],["q1",[[20,3],[20,12]],[[20,10],[20,12]],["sync2_pgen"],["variable","reg"]],["q2",[[20,3],[20,16]],[[20,14],[20,16]],["sync2_pgen"],["variable","q1"]],["q3",[[20,3],[20,20]],[[20,18],[20,20]],["sync2_pgen"],["variable","q2"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common_params.v",[[null,[],null,null,[["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common_params.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common.v",[[[[[["get_cycle_type",[[20,0],[20,24]],[[20,9],[20,23]],[],["function"]],[25,10]],[]],[[["wb_is_last",[[27,0],[27,20]],[[27,9],[27,19]],[],["function"]],[38,10]],[]],[[["wb_next_adr",[[40,0],[40,28]],[[40,16],[40,27]],[],["function"]],[63,10]],[[["adr",[[46,3],[46,19]],[[46,16],[46,19]],["wb_next_adr"],["variable","reg"]],["shift",[[47,3],[47,18]],[[47,13],[47,18]],["wb_next_adr"],["variable","integer"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common_params.v"],null,null,[["CLASSIC_CYCLE",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common_params.v",[[19,0],[19,32]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common_params.v",[[19,11],[19,24]]],[],["localparam"]],["BURST_CYCLE",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common_params.v",[[20,0],[20,32]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common_params.v",[[20,11],[20,22]]],[],["localparam"]],["READ",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common_params.v",[[22,0],[22,24]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common_params.v",[[22,11],[22,15]]],[],["localparam"]],["WRITE",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common_params.v",[[23,0],[23,24]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common_params.v",[[23,11],[23,16]]],[],["localparam"]],["CTI_CLASSIC",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common_params.v",[[25,0],[29,28]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common_params.v",[[26,2],[26,13]]],[],["localparam"]],["BTE_LINEAR",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common_params.v",[[31,0],[35,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common_params.v",[[32,2],[32,12]]],[],["localparam"]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog/wb_arbiter.v",[[[[[["wb_arbiter",[[24,0],[58,29]],[[24,7],[24,17]],[],["module"]],[112,9]],[[["dw",[[25,3],[25,20]],[[25,13],[25,15]],["wb_arbiter"],["parameter-port","parameter"]],["aw",[[26,3],[26,20]],[[26,13],[26,15]],["wb_arbiter"],["parameter-port","parameter"]],["num_masters",[[27,3],[27,28]],[[27,13],[27,24]],["wb_arbiter"],["parameter-port","parameter"]],["wb_clk_i",[[29,3],[29,26]],[[29,18],[29,26]],["wb_arbiter"],["port","input"]],["wb_rst_i",[[30,3],[30,26]],[[30,18],[30,26]],["wb_arbiter"],["port","input"]],["wbm_adr_i",[[33,3],[33,40]],[[33,31],[33,40]],["wb_arbiter"],["port","input"]],["wbm_dat_i",[[34,3],[34,40]],[[34,31],[34,40]],["wb_arbiter"],["port","input"]],["wbm_sel_i",[[35,3],[35,40]],[[35,31],[35,40]],["wb_arbiter"],["port","input"]],["wbm_we_i",[[36,3],[36,39]],[[36,31],[36,39]],["wb_arbiter"],["port","input"]],["wbm_cyc_i",[[37,3],[37,40]],[[37,31],[37,40]],["wb_arbiter"],["port","input"]],["wbm_stb_i",[[38,3],[38,40]],[[38,31],[38,40]],["wb_arbiter"],["port","input"]],["wbm_cti_i",[[39,3],[39,40]],[[39,31],[39,40]],["wb_arbiter"],["port","input"]],["wbm_bte_i",[[40,3],[40,40]],[[40,31],[40,40]],["wb_arbiter"],["port","input"]],["wbm_dat_o",[[41,3],[41,40]],[[41,31],[41,40]],["wb_arbiter"],["port","output"]],["wbm_ack_o",[[42,3],[42,40]],[[42,31],[42,40]],["wb_arbiter"],["port","output"]],["wbm_err_o",[[43,3],[43,40]],[[43,31],[43,40]],["wb_arbiter"],["port","output"]],["wbm_rty_o",[[44,3],[44,40]],[[44,31],[44,40]],["wb_arbiter"],["port","output"]],["wbs_adr_o",[[47,3],[47,36]],[[47,27],[47,36]],["wb_arbiter"],["port","output"]],["wbs_dat_o",[[48,3],[48,36]],[[48,27],[48,36]],["wb_arbiter"],["port","output"]],["wbs_sel_o",[[49,3],[49,33]],[[49,24],[49,33]],["wb_arbiter"],["port","output"]],["wbs_we_o",[[50,3],[50,27]],[[50,19],[50,27]],["wb_arbiter"],["port","output"]],["wbs_cyc_o",[[51,3],[51,28]],[[51,19],[51,28]],["wb_arbiter"],["port","output"]],["wbs_stb_o",[[52,3],[52,28]],[[52,19],[52,28]],["wb_arbiter"],["port","output"]],["wbs_cti_o",[[53,3],[53,33]],[[53,24],[53,33]],["wb_arbiter"],["port","output"]],["wbs_bte_o",[[54,3],[54,33]],[[54,24],[54,33]],["wb_arbiter"],["port","output"]],["wbs_dat_i",[[55,3],[55,35]],[[55,26],[55,35]],["wb_arbiter"],["port","input"]],["wbs_ack_i",[[56,3],[56,27]],[[56,18],[56,27]],["wb_arbiter"],["port","input"]],["wbs_err_i",[[57,3],[57,27]],[[57,18],[57,27]],["wb_arbiter"],["port","input"]],["wbs_rty_i",[[58,3],[58,27]],[[58,18],[58,27]],["wb_arbiter"],["port","input"]],["master_sel_bits",[[80,3],[80,73]],[[80,13],[80,28]],["wb_arbiter"],["parameter"]],["grant",[[82,3],[82,35]],[[82,30],[82,35]],["wb_arbiter"],["variable","wire"]],["master_sel",[[83,3],[83,40]],[[83,30],[83,40]],["wb_arbiter"],["variable","wire"]],["active",[[84,3],[84,22]],[[84,16],[84,22]],["wb_arbiter"],["variable","wire"]],["arbiter0",[[86,3],[94,23]],[[88,3],[88,11]],["wb_arbiter"],["instance","arbiter"]]]]]],null,null,null,[["clog2",[[77,3],[78,0]],[[77,11],[77,16]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog/wb_cdc.v",[[[[[["wb_cdc",[[25,0],[46,24]],[[25,7],[25,13]],[],["module"]],[98,9]],[[["AW",[[26,4],[26,21]],[[26,14],[26,16]],["wb_cdc"],["parameter-port","parameter"]],["wbm_clk",[[27,3],[27,20]],[[27,13],[27,20]],["wb_cdc"],["port","input"]],["wbm_rst",[[28,3],[28,20]],[[28,13],[28,20]],["wb_cdc"],["port","input"]],["wbm_adr_i",[[29,3],[29,28]],[[29,19],[29,28]],["wb_cdc"],["port","input"]],["wbm_dat_i",[[30,3],[30,28]],[[30,19],[30,28]],["wb_cdc"],["port","input"]],["wbm_sel_i",[[31,3],[31,28]],[[31,19],[31,28]],["wb_cdc"],["port","input"]],["wbm_we_i",[[32,3],[32,21]],[[32,13],[32,21]],["wb_cdc"],["port","input"]],["wbm_cyc_i",[[33,3],[33,22]],[[33,13],[33,22]],["wb_cdc"],["port","input"]],["wbm_stb_i",[[34,3],[34,22]],[[34,13],[34,22]],["wb_cdc"],["port","input"]],["wbm_dat_o",[[35,3],[35,28]],[[35,19],[35,28]],["wb_cdc"],["port","output"]],["wbm_ack_o",[[36,3],[36,23]],[[36,14],[36,23]],["wb_cdc"],["port","output"]],["wbs_clk",[[37,3],[37,20]],[[37,13],[37,20]],["wb_cdc"],["port","input"]],["wbs_rst",[[38,3],[38,20]],[[38,13],[38,20]],["wb_cdc"],["port","input"]],["wbs_adr_o",[[39,3],[39,28]],[[39,19],[39,28]],["wb_cdc"],["port","output"]],["wbs_dat_o",[[40,3],[40,28]],[[40,19],[40,28]],["wb_cdc"],["port","output"]],["wbs_sel_o",[[41,3],[41,28]],[[41,19],[41,28]],["wb_cdc"],["port","output"]],["wbs_we_o",[[42,3],[42,22]],[[42,14],[42,22]],["wb_cdc"],["port","output"]],["wbs_cyc_o",[[43,3],[43,23]],[[43,14],[43,23]],["wb_cdc"],["port","output"]],["wbs_stb_o",[[44,3],[44,23]],[[44,14],[44,23]],["wb_cdc"],["port","output"]],["wbs_dat_i",[[45,3],[45,28]],[[45,19],[45,28]],["wb_cdc"],["port","input"]],["wbs_ack_i",[[46,3],[46,22]],[[46,13],[46,22]],["wb_cdc"],["port","input"]],["wbm_m2s_en",[[48,3],[48,22]],[[48,12],[48,22]],["wb_cdc"],["variable","wire"]],["wbm_busy",[[49,3],[49,27]],[[49,12],[49,20]],["wb_cdc"],["variable","reg"]],["wbm_cs",[[50,3],[50,18]],[[50,12],[50,18]],["wb_cdc"],["variable","wire"]],["wbm_done",[[51,3],[51,20]],[[51,12],[51,20]],["wb_cdc"],["variable","wire"]],["wbs_m2s_en",[[53,3],[53,22]],[[53,12],[53,22]],["wb_cdc"],["variable","wire"]],["wbs_cs",[[54,3],[54,25]],[[54,12],[54,18]],["wb_cdc"],["variable","reg"]],["cdc_m2s",[[56,3],[65,26]],[[58,3],[58,10]],["wb_cdc"],["instance","cc561"]],["cdc_s2m",[[87,3],[96,25]],[[89,3],[89,10]],["wb_cdc"],["instance","cc561"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog/wb_data_resize.v",[[[[[["wb_data_resize",[[18,0],[46,27]],[[18,7],[18,21]],[],["module"]],[73,9]],[[["aw",[[19,4],[19,22]],[[19,14],[19,16]],["wb_data_resize"],["parameter-port","parameter"]],["mdw",[[20,4],[20,22]],[[20,14],[20,17]],["wb_data_resize"],["parameter-port","parameter"]],["sdw",[[21,4],[21,21]],[[21,14],[21,17]],["wb_data_resize"],["parameter-port","parameter"]],["wbm_adr_i",[[23,4],[23,30]],[[23,21],[23,30]],["wb_data_resize"],["port","input"]],["wbm_dat_i",[[24,4],[24,30]],[[24,21],[24,30]],["wb_data_resize"],["port","input"]],["wbm_sel_i",[[25,4],[25,30]],[[25,21],[25,30]],["wb_data_resize"],["port","input"]],["wbm_we_i",[[26,4],[26,24]],[[26,16],[26,24]],["wb_data_resize"],["port","input"]],["wbm_cyc_i",[[27,4],[27,25]],[[27,16],[27,25]],["wb_data_resize"],["port","input"]],["wbm_stb_i",[[28,4],[28,25]],[[28,16],[28,25]],["wb_data_resize"],["port","input"]],["wbm_cti_i",[[29,4],[29,30]],[[29,21],[29,30]],["wb_data_resize"],["port","input"]],["wbm_bte_i",[[30,4],[30,30]],[[30,21],[30,30]],["wb_data_resize"],["port","input"]],["wbm_dat_o",[[31,4],[31,30]],[[31,21],[31,30]],["wb_data_resize"],["port","output"]],["wbm_ack_o",[[32,4],[32,26]],[[32,17],[32,26]],["wb_data_resize"],["port","output"]],["wbm_err_o",[[33,4],[33,26]],[[33,17],[33,26]],["wb_data_resize"],["port","output"]],["wbm_rty_o",[[34,4],[34,26]],[[34,17],[34,26]],["wb_data_resize"],["port","output"]],["wbs_adr_o",[[36,4],[36,30]],[[36,21],[36,30]],["wb_data_resize"],["port","output"]],["wbs_dat_o",[[37,4],[37,30]],[[37,21],[37,30]],["wb_data_resize"],["port","output"]],["wbs_we_o",[[38,4],[38,25]],[[38,17],[38,25]],["wb_data_resize"],["port","output"]],["wbs_cyc_o",[[39,4],[39,26]],[[39,17],[39,26]],["wb_data_resize"],["port","output"]],["wbs_stb_o",[[40,4],[40,26]],[[40,17],[40,26]],["wb_data_resize"],["port","output"]],["wbs_cti_o",[[41,4],[41,30]],[[41,21],[41,30]],["wb_data_resize"],["port","output"]],["wbs_bte_o",[[42,4],[42,30]],[[42,21],[42,30]],["wb_data_resize"],["port","output"]],["wbs_dat_i",[[43,4],[43,30]],[[43,21],[43,30]],["wb_data_resize"],["port","input"]],["wbs_ack_i",[[44,4],[44,25]],[[44,16],[44,25]],["wb_data_resize"],["port","input"]],["wbs_err_i",[[45,4],[45,25]],[[45,16],[45,25]],["wb_data_resize"],["port","input"]],["wbs_rty_i",[[46,4],[46,25]],[[46,16],[46,25]],["wb_data_resize"],["port","input"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog/wb_mux.v",[[[[[["wb_mux",[[44,0],[79,42]],[[44,7],[44,13]],[],["module"]],[141,9]],[[["dw",[[45,4],[45,21]],[[45,14],[45,16]],["wb_mux"],["parameter-port","parameter"]],["aw",[[46,4],[46,21]],[[46,14],[46,16]],["wb_mux"],["parameter-port","parameter"]],["num_slaves",[[47,4],[47,28]],[[47,14],[47,24]],["wb_mux"],["parameter-port","parameter"]],["MATCH_ADDR",[[48,4],[48,48]],[[48,34],[48,44]],["wb_mux"],["parameter-port","parameter"]],["MATCH_MASK",[[49,4],[49,48]],[[49,34],[49,44]],["wb_mux"],["parameter-port","parameter"]],["wb_clk_i",[[51,4],[51,39]],[[51,31],[51,39]],["wb_mux"],["port","input"]],["wb_rst_i",[[52,4],[52,27]],[[52,19],[52,27]],["wb_mux"],["port","input"]],["wbm_adr_i",[[55,4],[55,36]],[[55,27],[55,36]],["wb_mux"],["port","input"]],["wbm_dat_i",[[56,4],[56,36]],[[56,27],[56,36]],["wb_mux"],["port","input"]],["wbm_sel_i",[[57,4],[57,33]],[[57,24],[57,33]],["wb_mux"],["port","input"]],["wbm_we_i",[[58,4],[58,27]],[[58,19],[58,27]],["wb_mux"],["port","input"]],["wbm_cyc_i",[[59,4],[59,28]],[[59,19],[59,28]],["wb_mux"],["port","input"]],["wbm_stb_i",[[60,4],[60,28]],[[60,19],[60,28]],["wb_mux"],["port","input"]],["wbm_cti_i",[[61,4],[61,33]],[[61,24],[61,33]],["wb_mux"],["port","input"]],["wbm_bte_i",[[62,4],[62,33]],[[62,24],[62,33]],["wb_mux"],["port","input"]],["wbm_dat_o",[[63,4],[63,37]],[[63,28],[63,37]],["wb_mux"],["port","output"]],["wbm_ack_o",[[64,4],[64,29]],[[64,20],[64,29]],["wb_mux"],["port","output"]],["wbm_err_o",[[65,4],[65,29]],[[65,20],[65,29]],["wb_mux"],["port","output"]],["wbm_rty_o",[[66,4],[66,29]],[[66,20],[66,29]],["wb_mux"],["port","output"]],["wbs_adr_o",[[68,4],[68,40]],[[68,31],[68,40]],["wb_mux"],["port","output"]],["wbs_dat_o",[[69,4],[69,40]],[[69,31],[69,40]],["wb_mux"],["port","output"]],["wbs_sel_o",[[70,4],[70,40]],[[70,31],[70,40]],["wb_mux"],["port","output"]],["wbs_we_o",[[71,4],[71,39]],[[71,31],[71,39]],["wb_mux"],["port","output"]],["wbs_cyc_o",[[72,4],[72,40]],[[72,31],[72,40]],["wb_mux"],["port","output"]],["wbs_stb_o",[[73,4],[73,40]],[[73,31],[73,40]],["wb_mux"],["port","output"]],["wbs_cti_o",[[74,4],[74,40]],[[74,31],[74,40]],["wb_mux"],["port","output"]],["wbs_bte_o",[[75,4],[75,40]],[[75,31],[75,40]],["wb_mux"],["port","output"]],["wbs_dat_i",[[76,4],[76,40]],[[76,31],[76,40]],["wb_mux"],["port","input"]],["wbs_ack_i",[[77,4],[77,40]],[[77,31],[77,40]],["wb_mux"],["port","input"]],["wbs_err_i",[[78,4],[78,40]],[[78,31],[78,40]],["wb_mux"],["port","input"]],["wbs_rty_i",[[79,4],[79,40]],[[79,31],[79,40]],["wb_mux"],["port","input"]],["slave_sel_bits",[[86,3],[86,70]],[[86,13],[86,27]],["wb_mux"],["parameter"]],["wbm_err",[[88,3],[88,19]],[[88,12],[88,19]],["wb_mux"],["variable","reg"]],["slave_sel",[[89,3],[89,40]],[[89,31],[89,40]],["wb_mux"],["variable","wire"]],["match",[[90,3],[90,32]],[[90,27],[90,32]],["wb_mux"],["variable","wire"]],["idx",[[92,3],[92,17]],[[92,14],[92,17]],["wb_mux"],["variable","genvar"]]],[],[[[["ff1",[[103,3],[103,37]],[[103,33],[103,36]],["wb_mux"],["function"]],[116,13]],[[["i",[[105,6],[105,22]],[[105,21],[105,22]],["wb_mux","ff1"],["variable","integer"]]]]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.v",[[[[[["wb_intercon",[[5,0],[109,38]],[[5,7],[5,18]],[],["module"]],[144,9]],[[["wb_clk_i",[[6,4],[6,26]],[[6,18],[6,26]],["wb_intercon"],["port","input"]],["wb_rst_i",[[7,4],[7,26]],[[7,18],[7,26]],["wb_intercon"],["port","input"]],["wb_io_adr_i",[[8,4],[8,29]],[[8,18],[8,29]],["wb_intercon"],["port","input"]],["wb_io_dat_i",[[9,4],[9,29]],[[9,18],[9,29]],["wb_intercon"],["port","input"]],["wb_io_sel_i",[[10,4],[10,29]],[[10,18],[10,29]],["wb_intercon"],["port","input"]],["wb_io_we_i",[[11,4],[11,28]],[[11,18],[11,28]],["wb_intercon"],["port","input"]],["wb_io_cyc_i",[[12,4],[12,29]],[[12,18],[12,29]],["wb_intercon"],["port","input"]],["wb_io_stb_i",[[13,4],[13,29]],[[13,18],[13,29]],["wb_intercon"],["port","input"]],["wb_io_cti_i",[[14,4],[14,29]],[[14,18],[14,29]],["wb_intercon"],["port","input"]],["wb_io_bte_i",[[15,4],[15,29]],[[15,18],[15,29]],["wb_intercon"],["port","input"]],["wb_io_dat_o",[[16,4],[16,29]],[[16,18],[16,29]],["wb_intercon"],["port","output"]],["wb_io_ack_o",[[17,4],[17,29]],[[17,18],[17,29]],["wb_intercon"],["port","output"]],["wb_io_err_o",[[18,4],[18,29]],[[18,18],[18,29]],["wb_intercon"],["port","output"]],["wb_io_rty_o",[[19,4],[19,29]],[[19,18],[19,29]],["wb_intercon"],["port","output"]],["wb_rom_adr_o",[[20,4],[20,30]],[[20,18],[20,30]],["wb_intercon"],["port","output"]],["wb_rom_dat_o",[[21,4],[21,30]],[[21,18],[21,30]],["wb_intercon"],["port","output"]],["wb_rom_sel_o",[[22,4],[22,30]],[[22,18],[22,30]],["wb_intercon"],["port","output"]],["wb_rom_we_o",[[23,4],[23,29]],[[23,18],[23,29]],["wb_intercon"],["port","output"]],["wb_rom_cyc_o",[[24,4],[24,30]],[[24,18],[24,30]],["wb_intercon"],["port","output"]],["wb_rom_stb_o",[[25,4],[25,30]],[[25,18],[25,30]],["wb_intercon"],["port","output"]],["wb_rom_cti_o",[[26,4],[26,30]],[[26,18],[26,30]],["wb_intercon"],["port","output"]],["wb_rom_bte_o",[[27,4],[27,30]],[[27,18],[27,30]],["wb_intercon"],["port","output"]],["wb_rom_dat_i",[[28,4],[28,30]],[[28,18],[28,30]],["wb_intercon"],["port","input"]],["wb_rom_ack_i",[[29,4],[29,30]],[[29,18],[29,30]],["wb_intercon"],["port","input"]],["wb_rom_err_i",[[30,4],[30,30]],[[30,18],[30,30]],["wb_intercon"],["port","input"]],["wb_rom_rty_i",[[31,4],[31,30]],[[31,18],[31,30]],["wb_intercon"],["port","input"]],["wb_spi_flash_adr_o",[[32,4],[32,36]],[[32,18],[32,36]],["wb_intercon"],["port","output"]],["wb_spi_flash_dat_o",[[33,4],[33,36]],[[33,18],[33,36]],["wb_intercon"],["port","output"]],["wb_spi_flash_sel_o",[[34,4],[34,36]],[[34,18],[34,36]],["wb_intercon"],["port","output"]],["wb_spi_flash_we_o",[[35,4],[35,35]],[[35,18],[35,35]],["wb_intercon"],["port","output"]],["wb_spi_flash_cyc_o",[[36,4],[36,36]],[[36,18],[36,36]],["wb_intercon"],["port","output"]],["wb_spi_flash_stb_o",[[37,4],[37,36]],[[37,18],[37,36]],["wb_intercon"],["port","output"]],["wb_spi_flash_cti_o",[[38,4],[38,36]],[[38,18],[38,36]],["wb_intercon"],["port","output"]],["wb_spi_flash_bte_o",[[39,4],[39,36]],[[39,18],[39,36]],["wb_intercon"],["port","output"]],["wb_spi_flash_dat_i",[[40,4],[40,36]],[[40,18],[40,36]],["wb_intercon"],["port","input"]],["wb_spi_flash_ack_i",[[41,4],[41,36]],[[41,18],[41,36]],["wb_intercon"],["port","input"]],["wb_spi_flash_err_i",[[42,4],[42,36]],[[42,18],[42,36]],["wb_intercon"],["port","input"]],["wb_spi_flash_rty_i",[[43,4],[43,36]],[[43,18],[43,36]],["wb_intercon"],["port","input"]],["wb_sys_adr_o",[[44,4],[44,30]],[[44,18],[44,30]],["wb_intercon"],["port","output"]],["wb_sys_dat_o",[[45,4],[45,30]],[[45,18],[45,30]],["wb_intercon"],["port","output"]],["wb_sys_sel_o",[[46,4],[46,30]],[[46,18],[46,30]],["wb_intercon"],["port","output"]],["wb_sys_we_o",[[47,4],[47,29]],[[47,18],[47,29]],["wb_intercon"],["port","output"]],["wb_sys_cyc_o",[[48,4],[48,30]],[[48,18],[48,30]],["wb_intercon"],["port","output"]],["wb_sys_stb_o",[[49,4],[49,30]],[[49,18],[49,30]],["wb_intercon"],["port","output"]],["wb_sys_cti_o",[[50,4],[50,30]],[[50,18],[50,30]],["wb_intercon"],["port","output"]],["wb_sys_bte_o",[[51,4],[51,30]],[[51,18],[51,30]],["wb_intercon"],["port","output"]],["wb_sys_dat_i",[[52,4],[52,30]],[[52,18],[52,30]],["wb_intercon"],["port","input"]],["wb_sys_ack_i",[[53,4],[53,30]],[[53,18],[53,30]],["wb_intercon"],["port","input"]],["wb_sys_err_i",[[54,4],[54,30]],[[54,18],[54,30]],["wb_intercon"],["port","input"]],["wb_sys_rty_i",[[55,4],[55,30]],[[55,18],[55,30]],["wb_intercon"],["port","input"]],["wb_uart_adr_o",[[56,4],[56,31]],[[56,18],[56,31]],["wb_intercon"],["port","output"]],["wb_uart_dat_o",[[57,4],[57,31]],[[57,18],[57,31]],["wb_intercon"],["port","output"]],["wb_uart_sel_o",[[58,4],[58,31]],[[58,18],[58,31]],["wb_intercon"],["port","output"]],["wb_uart_we_o",[[59,4],[59,30]],[[59,18],[59,30]],["wb_intercon"],["port","output"]],["wb_uart_cyc_o",[[60,4],[60,31]],[[60,18],[60,31]],["wb_intercon"],["port","output"]],["wb_uart_stb_o",[[61,4],[61,31]],[[61,18],[61,31]],["wb_intercon"],["port","output"]],["wb_uart_cti_o",[[62,4],[62,31]],[[62,18],[62,31]],["wb_intercon"],["port","output"]],["wb_uart_bte_o",[[63,4],[63,31]],[[63,18],[63,31]],["wb_intercon"],["port","output"]],["wb_uart_dat_i",[[64,4],[64,31]],[[64,18],[64,31]],["wb_intercon"],["port","input"]],["wb_uart_ack_i",[[65,4],[65,31]],[[65,18],[65,31]],["wb_intercon"],["port","input"]],["wb_uart_err_i",[[66,4],[66,31]],[[66,18],[66,31]],["wb_intercon"],["port","input"]],["wb_uart_rty_i",[[67,4],[67,31]],[[67,18],[67,31]],["wb_intercon"],["port","input"]],["wb_gpio_adr_o",[[70,4],[70,31]],[[70,18],[70,31]],["wb_intercon"],["port","output"]],["wb_gpio_dat_o",[[71,4],[71,31]],[[71,18],[71,31]],["wb_intercon"],["port","output"]],["wb_gpio_sel_o",[[72,4],[72,31]],[[72,18],[72,31]],["wb_intercon"],["port","output"]],["wb_gpio_we_o",[[73,4],[73,30]],[[73,18],[73,30]],["wb_intercon"],["port","output"]],["wb_gpio_cyc_o",[[74,4],[74,31]],[[74,18],[74,31]],["wb_intercon"],["port","output"]],["wb_gpio_stb_o",[[75,4],[75,31]],[[75,18],[75,31]],["wb_intercon"],["port","output"]],["wb_gpio_cti_o",[[76,4],[76,31]],[[76,18],[76,31]],["wb_intercon"],["port","output"]],["wb_gpio_bte_o",[[77,4],[77,31]],[[77,18],[77,31]],["wb_intercon"],["port","output"]],["wb_gpio_dat_i",[[78,4],[78,31]],[[78,18],[78,31]],["wb_intercon"],["port","input"]],["wb_gpio_ack_i",[[79,4],[79,31]],[[79,18],[79,31]],["wb_intercon"],["port","input"]],["wb_gpio_err_i",[[80,4],[80,31]],[[80,18],[80,31]],["wb_intercon"],["port","input"]],["wb_gpio_rty_i",[[81,4],[81,31]],[[81,18],[81,31]],["wb_intercon"],["port","input"]],["wb_ptc_adr_o",[[84,4],[84,30]],[[84,18],[84,30]],["wb_intercon"],["port","output"]],["wb_ptc_dat_o",[[85,4],[85,30]],[[85,18],[85,30]],["wb_intercon"],["port","output"]],["wb_ptc_sel_o",[[86,4],[86,30]],[[86,18],[86,30]],["wb_intercon"],["port","output"]],["wb_ptc_we_o",[[87,4],[87,29]],[[87,18],[87,29]],["wb_intercon"],["port","output"]],["wb_ptc_cyc_o",[[88,4],[88,30]],[[88,18],[88,30]],["wb_intercon"],["port","output"]],["wb_ptc_stb_o",[[89,4],[89,30]],[[89,18],[89,30]],["wb_intercon"],["port","output"]],["wb_ptc_cti_o",[[90,4],[90,30]],[[90,18],[90,30]],["wb_intercon"],["port","output"]],["wb_ptc_bte_o",[[91,4],[91,30]],[[91,18],[91,30]],["wb_intercon"],["port","output"]],["wb_ptc_dat_i",[[92,4],[92,30]],[[92,18],[92,30]],["wb_intercon"],["port","input"]],["wb_ptc_ack_i",[[93,4],[93,30]],[[93,18],[93,30]],["wb_intercon"],["port","input"]],["wb_ptc_err_i",[[94,4],[94,30]],[[94,18],[94,30]],["wb_intercon"],["port","input"]],["wb_ptc_rty_i",[[95,4],[95,30]],[[95,18],[95,30]],["wb_intercon"],["port","input"]],["wb_spi_accel_adr_o",[[98,4],[98,36]],[[98,18],[98,36]],["wb_intercon"],["port","output"]],["wb_spi_accel_dat_o",[[99,4],[99,36]],[[99,18],[99,36]],["wb_intercon"],["port","output"]],["wb_spi_accel_sel_o",[[100,4],[100,36]],[[100,18],[100,36]],["wb_intercon"],["port","output"]],["wb_spi_accel_we_o",[[101,4],[101,35]],[[101,18],[101,35]],["wb_intercon"],["port","output"]],["wb_spi_accel_cyc_o",[[102,4],[102,36]],[[102,18],[102,36]],["wb_intercon"],["port","output"]],["wb_spi_accel_stb_o",[[103,4],[103,36]],[[103,18],[103,36]],["wb_intercon"],["port","output"]],["wb_spi_accel_cti_o",[[104,4],[104,36]],[[104,18],[104,36]],["wb_intercon"],["port","output"]],["wb_spi_accel_bte_o",[[105,4],[105,36]],[[105,18],[105,36]],["wb_intercon"],["port","output"]],["wb_spi_accel_dat_i",[[106,4],[106,36]],[[106,18],[106,36]],["wb_intercon"],["port","input"]],["wb_spi_accel_ack_i",[[107,4],[107,36]],[[107,18],[107,36]],["wb_intercon"],["port","input"]],["wb_spi_accel_err_i",[[108,4],[108,36]],[[108,18],[108,36]],["wb_intercon"],["port","input"]],["wb_spi_accel_rty_i",[[109,4],[109,36]],[[109,18],[109,36]],["wb_intercon"],["port","input"]],["wb_mux_io",[[112,0],[142,130]],[[116,1],[116,10]],["wb_intercon"],["instance","wb_mux"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[null,[],null,null,[["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/gpio/gpio_defines.v",[[null,[],null,null,[]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/gpio/gpio_top.v",[[[[[["gpio_top",[[114,0],[129,2]],[[114,7],[114,15]],[],["module"]],[1134,0]],[[["wb_clk_i",[[137,18],[137,26]],[[137,18],[137,26]],["gpio_top"],["port"]],["wb_rst_i",[[116,11],[116,19]],[[116,11],[116,19]],["gpio_top"],["port","wb_clk_i"]],["wb_cyc_i",[[116,21],[116,29]],[[116,21],[116,29]],["gpio_top"],["port","wb_rst_i"]],["wb_adr_i",[[116,31],[116,39]],[[116,31],[116,39]],["gpio_top"],["port","wb_cyc_i"]],["wb_dat_i",[[116,41],[116,49]],[[116,41],[116,49]],["gpio_top"],["port","wb_adr_i"]],["wb_sel_i",[[116,51],[116,59]],[[116,51],[116,59]],["gpio_top"],["port","wb_dat_i"]],["wb_we_i",[[116,61],[116,68]],[[116,61],[116,68]],["gpio_top"],["port","wb_sel_i"]],["wb_stb_i",[[116,70],[116,78]],[[116,70],[116,78]],["gpio_top"],["port","wb_we_i"]],["wb_dat_o",[[117,1],[117,9]],[[117,1],[117,9]],["gpio_top"],["port","wb_stb_i"]],["wb_ack_o",[[117,11],[117,19]],[[117,11],[117,19]],["gpio_top"],["port","wb_dat_o"]],["wb_err_o",[[117,21],[117,29]],[[117,21],[117,29]],["gpio_top"],["port","wb_ack_o"]],["wb_inta_o",[[117,31],[117,40]],[[117,31],[117,40]],["gpio_top"],["port","wb_err_o"]],["aux_i",[[121,1],[121,6]],[[121,1],[121,6]],["gpio_top"],["port","wb_inta_o"]],["ext_pad_i",[[125,1],[125,10]],[[125,1],[125,10]],["gpio_top"],["port","aux_i"]],["ext_pad_o",[[125,12],[125,21]],[[125,12],[125,21]],["gpio_top"],["port","ext_pad_i"]],["ext_padoe_o",[[125,23],[125,34]],[[125,23],[125,34]],["gpio_top"],["port","ext_pad_o"]],["clk_pad_i",[[127,4],[127,13]],[[127,4],[127,13]],["gpio_top"],["port","ext_padoe_o"]],["dw",[[131,0],[131,18]],[[131,10],[131,12]],["gpio_top"],["parameter"]],["aw",[[132,0],[132,30]],[[132,10],[132,12]],["gpio_top"],["parameter"]],["gw",[[133,0],[133,25]],[[133,10],[133,12]],["gpio_top"],["parameter"]],["wb_rst_i",[[138,18],[138,26]],[[138,18],[138,26]],["gpio_top"],["port"]],["wb_cyc_i",[[139,18],[139,26]],[[139,18],[139,26]],["gpio_top"],["port"]],["wb_adr_i",[[140,8],[140,25]],[[140,17],[140,25]],["gpio_top"],["port"]],["wb_dat_i",[[141,8],[141,25]],[[141,17],[141,25]],["gpio_top"],["port"]],["wb_sel_i",[[142,8],[142,26]],[[142,18],[142,26]],["gpio_top"],["port"]],["wb_we_i",[[143,18],[143,25]],[[143,18],[143,25]],["gpio_top"],["port"]],["wb_stb_i",[[144,18],[144,26]],[[144,18],[144,26]],["gpio_top"],["port"]],["wb_dat_o",[[145,8],[145,26]],[[145,18],[145,26]],["gpio_top"],["port"]],["wb_ack_o",[[146,18],[146,26]],[[146,18],[146,26]],["gpio_top"],["port"]],["wb_err_o",[[147,18],[147,26]],[[147,18],[147,26]],["gpio_top"],["port"]],["wb_inta_o",[[148,18],[148,27]],[[148,18],[148,27]],["gpio_top"],["port"]],["aux_i",[[152,8],[152,23]],[[152,18],[152,23]],["gpio_top"],["port"]],["ext_pad_i",[[158,8],[158,27]],[[158,18],[158,27]],["gpio_top"],["port"]],["clk_pad_i",[[160,18],[160,27]],[[160,18],[160,27]],["gpio_top"],["port"]],["ext_pad_o",[[162,8],[162,27]],[[162,18],[162,27]],["gpio_top"],["port"]],["ext_padoe_o",[[163,8],[163,29]],[[163,18],[163,29]],["gpio_top"],["port"]],["rgpio_in",[[171,0],[171,21]],[[171,13],[171,21]],["gpio_top"],["variable","reg"]],["rgpio_out",[[180,0],[180,22]],[[180,13],[180,22]],["gpio_top"],["variable","reg"]],["rgpio_oe",[[189,0],[189,21]],[[189,13],[189,21]],["gpio_top"],["variable","reg"]],["rgpio_inte",[[198,0],[198,23]],[[198,13],[198,23]],["gpio_top"],["variable","reg"]],["rgpio_ptrig",[[207,0],[207,24]],[[207,13],[207,24]],["gpio_top"],["variable","reg"]],["rgpio_aux",[[216,0],[216,22]],[[216,13],[216,22]],["gpio_top"],["variable","reg"]],["rgpio_ctrl",[[225,0],[225,21]],[[225,11],[225,21]],["gpio_top"],["variable","reg"]],["rgpio_ints",[[234,0],[234,23]],[[234,13],[234,23]],["gpio_top"],["variable","reg"]],["rgpio_eclk",[[243,0],[243,23]],[[243,13],[243,23]],["gpio_top"],["variable","reg"]],["rgpio_nec",[[252,0],[252,22]],[[252,13],[252,22]],["gpio_top"],["variable","reg"]],["sync",[[262,0],[262,19]],[[262,15],[262,19]],["gpio_top"],["variable","reg"]],["ext_pad_s",[[262,0],[263,24]],[[263,15],[263,24]],["gpio_top"],["variable","sync"]],["rgpio_out_sel",[[273,0],[273,29]],[[273,16],[273,29]],["gpio_top"],["variable","wire"]],["rgpio_oe_sel",[[274,0],[274,28]],[[274,16],[274,28]],["gpio_top"],["variable","wire"]],["rgpio_inte_sel",[[275,0],[275,30]],[[275,16],[275,30]],["gpio_top"],["variable","wire"]],["rgpio_ptrig_sel",[[276,0],[276,31]],[[276,16],[276,31]],["gpio_top"],["variable","wire"]],["rgpio_aux_sel",[[277,0],[277,29]],[[277,16],[277,29]],["gpio_top"],["variable","wire"]],["rgpio_ctrl_sel",[[278,0],[278,30]],[[278,16],[278,30]],["gpio_top"],["variable","wire"]],["rgpio_ints_sel",[[279,0],[279,30]],[[279,16],[279,30]],["gpio_top"],["variable","wire"]],["rgpio_eclk_sel",[[280,0],[280,30]],[[280,16],[280,30]],["gpio_top"],["variable","wire"]],["rgpio_nec_sel",[[281,0],[281,29]],[[281,16],[281,29]],["gpio_top"],["variable","wire"]],["full_decoding",[[282,0],[282,29]],[[282,16],[282,29]],["gpio_top"],["variable","wire"]],["in_muxed",[[283,0],[283,24]],[[283,16],[283,24]],["gpio_top"],["variable","wire"]],["wb_ack",[[284,0],[284,22]],[[284,16],[284,22]],["gpio_top"],["variable","wire"]],["wb_err",[[285,0],[285,22]],[[285,16],[285,22]],["gpio_top"],["variable","wire"]],["wb_inta",[[286,0],[286,23]],[[286,16],[286,23]],["gpio_top"],["variable","wire"]],["wb_dat",[[287,0],[287,22]],[[287,16],[287,22]],["gpio_top"],["variable","reg"]],["wb_ack_o",[[289,0],[289,24]],[[289,16],[289,24]],["gpio_top"],["variable","reg"]],["wb_err_o",[[290,0],[290,24]],[[290,16],[290,24]],["gpio_top"],["variable","reg"]],["wb_inta_o",[[291,0],[291,25]],[[291,16],[291,25]],["gpio_top"],["variable","reg"]],["wb_dat_o",[[292,0],[292,24]],[[292,16],[292,24]],["gpio_top"],["variable","reg"]],["out_pad",[[294,0],[294,23]],[[294,16],[294,23]],["gpio_top"],["variable","wire"]],["ext_pad_o",[[296,0],[296,25]],[[296,16],[296,25]],["gpio_top"],["variable","reg"]],["extc_in",[[299,0],[299,23]],[[299,16],[299,23]],["gpio_top"],["variable","wire"]],["pext_clk",[[300,0],[300,24]],[[300,16],[300,24]],["gpio_top"],["variable","wire"]],["pextc_sampled",[[301,0],[301,29]],[[301,16],[301,29]],["gpio_top"],["variable","reg"]],["nextc_sampled",[[308,0],[308,29]],[[308,16],[308,29]],["gpio_top"],["variable","reg"]],["sync_clk",[[798,0],[798,13]],[[798,5],[798,13]],["gpio_top"],["variable","reg"]],["clk_s",[[798,0],[799,10]],[[799,5],[799,10]],["gpio_top"],["variable","sync_clk"]],["clk_r",[[798,0],[800,10]],[[800,5],[800,10]],["gpio_top"],["variable","clk_s"]],["pedge",[[801,0],[801,10]],[[801,5],[801,10]],["gpio_top"],["variable","wire"]],["nedge",[[801,0],[802,10]],[[802,5],[802,10]],["gpio_top"],["variable","pedge"]],["pedge_vec",[[803,0],[803,23]],[[803,14],[803,23]],["gpio_top"],["variable","wire"]],["nedge_vec",[[803,0],[804,23]],[[804,14],[804,23]],["gpio_top"],["variable","pedge_vec"]],["in_lach",[[805,0],[805,21]],[[805,14],[805,21]],["gpio_top"],["variable","wire"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/gpio/gpio_defines.v"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/ptc/ptc_defines.v",[[null,[],null,null,[]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/ptc/ptc_top.v",[[[[[["ptc_top",[[66,0],[73,2]],[[66,7],[66,14]],[],["module"]],[395,9]],[[["wb_clk_i",[[68,1],[68,9]],[[68,1],[68,9]],["ptc_top"],["port"]],["wb_rst_i",[[68,11],[68,19]],[[68,11],[68,19]],["ptc_top"],["port","wb_clk_i"]],["wb_cyc_i",[[68,21],[68,29]],[[68,21],[68,29]],["ptc_top"],["port","wb_rst_i"]],["wb_adr_i",[[68,31],[68,39]],[[68,31],[68,39]],["ptc_top"],["port","wb_cyc_i"]],["wb_dat_i",[[68,41],[68,49]],[[68,41],[68,49]],["ptc_top"],["port","wb_adr_i"]],["wb_sel_i",[[68,51],[68,59]],[[68,51],[68,59]],["ptc_top"],["port","wb_dat_i"]],["wb_we_i",[[68,61],[68,68]],[[68,61],[68,68]],["ptc_top"],["port","wb_sel_i"]],["wb_stb_i",[[68,70],[68,78]],[[68,70],[68,78]],["ptc_top"],["port","wb_we_i"]],["wb_dat_o",[[69,1],[69,9]],[[69,1],[69,9]],["ptc_top"],["port","wb_stb_i"]],["wb_ack_o",[[69,11],[69,19]],[[69,11],[69,19]],["ptc_top"],["port","wb_dat_o"]],["wb_err_o",[[69,21],[69,29]],[[69,21],[69,29]],["ptc_top"],["port","wb_ack_o"]],["wb_inta_o",[[69,31],[69,40]],[[69,31],[69,40]],["ptc_top"],["port","wb_err_o"]],["gate_clk_pad_i",[[72,1],[72,15]],[[72,1],[72,15]],["ptc_top"],["port","wb_inta_o"]],["capt_pad_i",[[72,17],[72,27]],[[72,17],[72,27]],["ptc_top"],["port","gate_clk_pad_i"]],["pwm_pad_o",[[72,29],[72,38]],[[72,29],[72,38]],["ptc_top"],["port","capt_pad_i"]],["oen_padoen_o",[[72,40],[72,52]],[[72,40],[72,52]],["ptc_top"],["port","pwm_pad_o"]],["dw",[[75,0],[75,18]],[[75,10],[75,12]],["ptc_top"],["parameter"]],["aw",[[76,0],[76,29]],[[76,10],[76,12]],["ptc_top"],["parameter"]],["cw",[[77,0],[77,23]],[[77,10],[77,12]],["ptc_top"],["parameter"]],["wb_clk_i",[[83,6],[83,20]],[[83,12],[83,20]],["ptc_top"],["port","wire"]],["wb_rst_i",[[84,6],[84,20]],[[84,12],[84,20]],["ptc_top"],["port","wire"]],["wb_cyc_i",[[85,6],[85,20]],[[85,12],[85,20]],["ptc_top"],["port","wire"]],["wb_adr_i",[[86,6],[86,28]],[[86,20],[86,28]],["ptc_top"],["port","wire"]],["wb_dat_i",[[87,6],[87,28]],[[87,20],[87,28]],["ptc_top"],["port","wire"]],["wb_sel_i",[[88,6],[88,26]],[[88,18],[88,26]],["ptc_top"],["port","wire"]],["wb_we_i",[[89,6],[89,20]],[[89,13],[89,20]],["ptc_top"],["port","wire"]],["wb_stb_i",[[90,6],[90,20]],[[90,12],[90,20]],["ptc_top"],["port","wire"]],["wb_dat_o",[[91,8],[91,25]],[[91,17],[91,25]],["ptc_top"],["port"]],["wb_ack_o",[[92,7],[92,21]],[[92,13],[92,21]],["ptc_top"],["port","wire"]],["wb_err_o",[[93,7],[93,21]],[[93,13],[93,21]],["ptc_top"],["port","wire"]],["wb_inta_o",[[94,7],[94,22]],[[94,13],[94,22]],["ptc_top"],["port","wire"]],["gate_clk_pad_i",[[99,6],[99,25]],[[99,11],[99,25]],["ptc_top"],["port","wire"]],["capt_pad_i",[[100,6],[100,21]],[[100,11],[100,21]],["ptc_top"],["port","wire"]],["pwm_pad_o",[[101,9],[101,18]],[[101,9],[101,18]],["ptc_top"],["port"]],["oen_padoen_o",[[102,7],[102,24]],[[102,12],[102,24]],["ptc_top"],["port","wire"]],["rptc_cntr",[[110,0],[110,22]],[[110,13],[110,22]],["ptc_top"],["variable","reg"]],["rptc_hrc",[[119,0],[119,21]],[[119,13],[119,21]],["ptc_top"],["variable","reg"]],["rptc_lrc",[[128,0],[128,21]],[[128,13],[128,21]],["ptc_top"],["variable","reg"]],["rptc_ctrl",[[137,0],[137,20]],[[137,11],[137,20]],["ptc_top"],["variable","reg"]],["rptc_cntr_sel",[[145,0],[145,20]],[[145,7],[145,20]],["ptc_top"],["variable","wire"]],["rptc_hrc_sel",[[146,0],[146,19]],[[146,7],[146,19]],["ptc_top"],["variable","wire"]],["rptc_lrc_sel",[[147,0],[147,19]],[[147,7],[147,19]],["ptc_top"],["variable","wire"]],["rptc_ctrl_sel",[[148,0],[148,20]],[[148,7],[148,20]],["ptc_top"],["variable","wire"]],["hrc_match",[[149,0],[149,16]],[[149,7],[149,16]],["ptc_top"],["variable","wire"]],["lrc_match",[[150,0],[150,16]],[[150,7],[150,16]],["ptc_top"],["variable","wire"]],["restart",[[151,0],[151,14]],[[151,7],[151,14]],["ptc_top"],["variable","wire"]],["stop",[[152,0],[152,11]],[[152,7],[152,11]],["ptc_top"],["variable","wire"]],["cntr_clk",[[153,0],[153,15]],[[153,7],[153,15]],["ptc_top"],["variable","wire"]],["cntr_rst",[[154,0],[154,15]],[[154,7],[154,15]],["ptc_top"],["variable","wire"]],["hrc_clk",[[155,0],[155,14]],[[155,7],[155,14]],["ptc_top"],["variable","wire"]],["lrc_clk",[[156,0],[156,14]],[[156,7],[156,14]],["ptc_top"],["variable","wire"]],["eclk_gate",[[157,0],[157,16]],[[157,7],[157,16]],["ptc_top"],["variable","wire"]],["gate",[[158,0],[158,11]],[[158,7],[158,11]],["ptc_top"],["variable","wire"]],["pwm_rst",[[159,0],[159,14]],[[159,7],[159,14]],["ptc_top"],["variable","wire"]],["wb_dat_o",[[160,0],[160,21]],[[160,13],[160,21]],["ptc_top"],["variable","reg"]],["pwm_pad_o",[[161,0],[161,15]],[[161,6],[161,15]],["ptc_top"],["variable","reg"]],["int_ptc",[[162,0],[162,13]],[[162,6],[162,13]],["ptc_top"],["variable","reg"]],["int_match",[[163,0],[163,16]],[[163,7],[163,16]],["ptc_top"],["variable","wire"]],["full_decoding",[[164,0],[164,20]],[[164,7],[164,20]],["ptc_top"],["variable","wire"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/ptc/ptc_defines.v"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/spi/fifo4.v",[[[[[["fifo4",[[53,0],[53,61]],[[53,7],[53,12]],[],["module"]],[125,9]],[[["clk",[[57,18],[57,21]],[[57,18],[57,21]],["fifo4"],["port"]],["rst",[[57,21],[57,26]],[[57,23],[57,26]],["fifo4"],["port","clk"]],["clr",[[53,23],[53,26]],[[53,23],[53,26]],["fifo4"],["port","rst"]],["din",[[53,29],[53,32]],[[53,29],[53,32]],["fifo4"],["port","clr"]],["we",[[53,34],[53,36]],[[53,34],[53,36]],["fifo4"],["port","din"]],["dout",[[53,38],[53,42]],[[53,38],[53,42]],["fifo4"],["port","we"]],["re",[[53,44],[53,46]],[[53,44],[53,46]],["fifo4"],["port","dout"]],["full",[[53,48],[53,52]],[[53,48],[53,52]],["fifo4"],["port","re"]],["empty",[[63,22],[63,29]],[[63,24],[63,29]],["fifo4"],["port","full"]],["dw",[[55,0],[55,17]],[[55,10],[55,12]],["fifo4"],["parameter"]],["clr",[[58,18],[58,21]],[[58,18],[58,21]],["fifo4"],["port"]],["din",[[59,8],[59,21]],[[59,18],[59,21]],["fifo4"],["port"]],["we",[[60,18],[60,20]],[[60,18],[60,20]],["fifo4"],["port"]],["dout",[[61,8],[61,22]],[[61,18],[61,22]],["fifo4"],["port"]],["re",[[62,18],[62,20]],[[62,18],[62,20]],["fifo4"],["port"]],["full",[[63,18],[63,22]],[[63,18],[63,22]],["fifo4"],["port"]],["mem",[[71,0],[71,24]],[[71,16],[71,19]],["fifo4"],["variable","reg"]],["wp",[[72,0],[72,18]],[[72,16],[72,18]],["fifo4"],["variable","reg"]],["rp",[[73,0],[73,18]],[[73,16],[73,18]],["fifo4"],["variable","reg"]],["wp_p1",[[74,0],[74,21]],[[74,16],[74,21]],["fifo4"],["variable","wire"]],["wp_p2",[[75,0],[75,21]],[[75,16],[75,21]],["fifo4"],["variable","wire"]],["rp_p1",[[76,0],[76,21]],[[76,16],[76,21]],["fifo4"],["variable","wire"]],["full",[[77,0],[77,20]],[[77,16],[77,20]],["fifo4"],["variable","wire"]],["empty",[[77,0],[77,27]],[[77,22],[77,27]],["fifo4"],["variable","full"]],["gb",[[78,0],[78,18]],[[78,16],[78,18]],["fifo4"],["variable","reg"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/spi/simple_spi_top.v",[[[[[["simple_spi",[[68,0],[88,2]],[[68,7],[68,17]],[],["module"]],[334,0]],[[["SS_WIDTH",[[69,2],[69,24]],[[69,12],[69,20]],["simple_spi"],["parameter-port","parameter"]],["clk_i",[[72,2],[72,25]],[[72,20],[72,25]],["simple_spi"],["port","wire"]],["rst_i",[[73,2],[73,25]],[[73,20],[73,25]],["simple_spi"],["port","wire"]],["cyc_i",[[74,2],[74,25]],[[74,20],[74,25]],["simple_spi"],["port","wire"]],["stb_i",[[75,2],[75,25]],[[75,20],[75,25]],["simple_spi"],["port","wire"]],["adr_i",[[76,2],[76,25]],[[76,20],[76,25]],["simple_spi"],["port","wire"]],["we_i",[[77,2],[77,24]],[[77,20],[77,24]],["simple_spi"],["port","wire"]],["dat_i",[[78,2],[78,25]],[[78,20],[78,25]],["simple_spi"],["port","wire"]],["dat_o",[[79,2],[79,25]],[[79,20],[79,25]],["simple_spi"],["port","reg"]],["ack_o",[[80,2],[80,25]],[[80,20],[80,25]],["simple_spi"],["port","reg"]],["inta_o",[[81,2],[81,26]],[[81,20],[81,26]],["simple_spi"],["port","reg"]],["sck_o",[[84,2],[84,25]],[[84,20],[84,25]],["simple_spi"],["port","reg"]],["ss_o",[[85,2],[85,28]],[[85,24],[85,28]],["simple_spi"],["port","output"]],["mosi_o",[[86,2],[86,26]],[[86,20],[86,26]],["simple_spi"],["port","wire"]],["miso_i",[[87,2],[87,26]],[[87,20],[87,26]],["simple_spi"],["port","wire"]],["spcr",[[93,2],[93,26]],[[93,22],[93,26]],["simple_spi"],["variable","reg"]],["spsr",[[94,2],[94,26]],[[94,22],[94,26]],["simple_spi"],["variable","wire"]],["sper",[[95,2],[95,26]],[[95,22],[95,26]],["simple_spi"],["variable","reg"]],["treg",[[96,2],[96,26]],[[96,22],[96,26]],["simple_spi"],["variable","reg"]],["ss_r",[[97,2],[97,26]],[[97,22],[97,26]],["simple_spi"],["variable","reg"]],["rfdout",[[100,2],[100,19]],[[100,13],[100,19]],["simple_spi"],["variable","wire"]],["wfre",[[101,2],[101,17]],[[101,13],[101,17]],["simple_spi"],["variable","reg"]],["rfwe",[[101,2],[101,23]],[[101,19],[101,23]],["simple_spi"],["variable","wfre"]],["rfre",[[102,2],[102,17]],[[102,13],[102,17]],["simple_spi"],["variable","wire"]],["rffull",[[102,2],[102,25]],[[102,19],[102,25]],["simple_spi"],["variable","rfre"]],["rfempty",[[102,2],[102,34]],[[102,27],[102,34]],["simple_spi"],["variable","rffull"]],["wfdout",[[103,2],[103,19]],[[103,13],[103,19]],["simple_spi"],["variable","wire"]],["wfwe",[[104,2],[104,17]],[[104,13],[104,17]],["simple_spi"],["variable","wire"]],["wffull",[[104,2],[104,25]],[[104,19],[104,25]],["simple_spi"],["variable","wfwe"]],["wfempty",[[104,2],[104,34]],[[104,27],[104,34]],["simple_spi"],["variable","wffull"]],["tirq",[[107,2],[107,16]],[[107,12],[107,16]],["simple_spi"],["variable","wire"]],["wfov",[[108,2],[108,16]],[[108,12],[108,16]],["simple_spi"],["variable","wire"]],["state",[[109,2],[109,17]],[[109,12],[109,17]],["simple_spi"],["variable","reg"]],["bcnt",[[110,2],[110,16]],[[110,12],[110,16]],["simple_spi"],["variable","reg"]],["wb_acc",[[114,2],[114,29]],[[114,7],[114,13]],["simple_spi"],["variable","wire"]],["wb_wr",[[115,2],[115,29]],[[115,7],[115,12]],["simple_spi"],["variable","wire"]],["spie",[[166,2],[166,27]],[[166,13],[166,17]],["simple_spi"],["variable","wire"]],["spe",[[167,2],[167,27]],[[167,13],[167,16]],["simple_spi"],["variable","wire"]],["dwom",[[168,2],[168,27]],[[168,13],[168,17]],["simple_spi"],["variable","wire"]],["mstr",[[169,2],[169,27]],[[169,13],[169,17]],["simple_spi"],["variable","wire"]],["cpol",[[170,2],[170,27]],[[170,13],[170,17]],["simple_spi"],["variable","wire"]],["cpha",[[171,2],[171,27]],[[171,13],[171,17]],["simple_spi"],["variable","wire"]],["spr",[[172,2],[172,29]],[[172,13],[172,16]],["simple_spi"],["variable","wire"]],["icnt",[[175,2],[175,29]],[[175,13],[175,17]],["simple_spi"],["variable","wire"]],["spre",[[176,2],[176,29]],[[176,13],[176,17]],["simple_spi"],["variable","wire"]],["espr",[[178,2],[178,31]],[[178,13],[178,17]],["simple_spi"],["variable","wire"]],["wr_spsr",[[181,2],[181,42]],[[181,7],[181,14]],["simple_spi"],["variable","wire"]],["spif",[[183,2],[183,10]],[[183,6],[183,10]],["simple_spi"],["variable","reg"]],["wcol",[[190,2],[190,10]],[[190,6],[190,10]],["simple_spi"],["variable","reg"]],["rfifo",[[212,2],[223,3]],[[213,2],[213,7]],["simple_spi"],["instance","fifo4"]],["wfifo",[[212,2],[234,3]],[[224,2],[224,7]],["simple_spi"],["instance","rfifo"]],["clkcnt",[[238,2],[238,19]],[[238,13],[238,19]],["simple_spi"],["variable","reg"]],["ena",[[260,2],[260,21]],[[260,7],[260,10]],["simple_spi"],["variable","wire"]],["tcnt",[[321,2],[321,16]],[[321,12],[321,16]],["simple_spi"],["variable","reg"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv",[[[[[["veerwolf_syscon",[[23,0],[46,45]],[[23,7],[23,22]],[],["module"]],[294,5]],[[["clk_freq_hz",[[24,4],[24,36]],[[24,21],[24,32]],["veerwolf_syscon"],["parameter-port","parameter"]],["i_clk",[[25,3],[25,19]],[[25,14],[25,19]],["veerwolf_syscon"],["port","wire"]],["i_rst",[[26,3],[26,25]],[[26,20],[26,25]],["veerwolf_syscon"],["port","wire"]],["gpio_irq",[[27,3],[27,29]],[[27,21],[27,29]],["veerwolf_syscon"],["port","wire"]],["ptc_irq",[[28,3],[28,28]],[[28,21],[28,28]],["veerwolf_syscon"],["port","wire"]],["o_timer_irq",[[29,3],[29,31]],[[29,20],[29,31]],["veerwolf_syscon"],["port","reg"]],["o_sw_irq3",[[30,3],[30,30]],[[30,21],[30,30]],["veerwolf_syscon"],["port","wire"]],["o_sw_irq4",[[31,3],[31,30]],[[31,21],[31,30]],["veerwolf_syscon"],["port","wire"]],["i_ram_init_done",[[32,3],[32,35]],[[32,20],[32,35]],["veerwolf_syscon"],["port","wire"]],["i_ram_init_error",[[33,3],[33,36]],[[33,20],[33,36]],["veerwolf_syscon"],["port","wire"]],["o_nmi_vec",[[34,3],[34,30]],[[34,21],[34,30]],["veerwolf_syscon"],["port","reg"]],["o_nmi_int",[[35,3],[35,30]],[[35,21],[35,30]],["veerwolf_syscon"],["port","wire"]],["i_wb_adr",[[37,3],[37,29]],[[37,21],[37,29]],["veerwolf_syscon"],["port","wire"]],["i_wb_dat",[[38,3],[38,29]],[[38,21],[38,29]],["veerwolf_syscon"],["port","wire"]],["i_wb_sel",[[39,3],[39,29]],[[39,21],[39,29]],["veerwolf_syscon"],["port","wire"]],["i_wb_we",[[40,3],[40,27]],[[40,20],[40,27]],["veerwolf_syscon"],["port","wire"]],["i_wb_cyc",[[41,3],[41,28]],[[41,20],[41,28]],["veerwolf_syscon"],["port","wire"]],["i_wb_stb",[[42,3],[42,28]],[[42,20],[42,28]],["veerwolf_syscon"],["port","wire"]],["o_wb_rdt",[[43,3],[43,29]],[[43,21],[43,29]],["veerwolf_syscon"],["port","reg"]],["o_wb_ack",[[44,3],[44,28]],[[44,20],[44,28]],["veerwolf_syscon"],["port","reg"]],["AN",[[45,3],[45,34]],[[45,32],[45,34]],["veerwolf_syscon"],["port","wire"]],["Digits_Bits",[[46,3],[46,43]],[[46,32],[46,43]],["veerwolf_syscon"],["port","wire"]],["mtime",[[48,3],[48,26]],[[48,21],[48,26]],["veerwolf_syscon"],["variable","reg"]],["mtimecmp",[[49,3],[49,29]],[[49,21],[49,29]],["veerwolf_syscon"],["variable","reg"]],["sw_irq3",[[51,3],[51,17]],[[51,10],[51,17]],["veerwolf_syscon"],["variable","reg"]],["sw_irq3_edge",[[52,3],[52,22]],[[52,10],[52,22]],["veerwolf_syscon"],["variable","reg"]],["sw_irq3_pol",[[53,3],[53,21]],[[53,10],[53,21]],["veerwolf_syscon"],["variable","reg"]],["sw_irq3_timer",[[54,3],[54,23]],[[54,10],[54,23]],["veerwolf_syscon"],["variable","reg"]],["sw_irq4",[[55,3],[55,17]],[[55,10],[55,17]],["veerwolf_syscon"],["variable","reg"]],["sw_irq4_edge",[[56,3],[56,22]],[[56,10],[56,22]],["veerwolf_syscon"],["variable","reg"]],["sw_irq4_pol",[[57,3],[57,21]],[[57,10],[57,21]],["veerwolf_syscon"],["variable","reg"]],["sw_irq4_timer",[[58,3],[58,23]],[[58,10],[58,23]],["veerwolf_syscon"],["variable","reg"]],["irq_timer_en",[[60,3],[60,22]],[[60,10],[60,22]],["veerwolf_syscon"],["variable","reg"]],["irq_timer_cnt",[[61,3],[61,29]],[[61,16],[61,29]],["veerwolf_syscon"],["variable","reg"]],["irq_gpio_enable",[[63,3],[63,26]],[[63,11],[63,26]],["veerwolf_syscon"],["variable","reg"]],["irq_ptc_enable",[[64,3],[64,25]],[[64,11],[64,25]],["veerwolf_syscon"],["variable","reg"]],["nmi_int",[[66,3],[66,17]],[[66,10],[66,17]],["veerwolf_syscon"],["variable","reg"]],["nmi_int_r",[[67,3],[67,19]],[[67,10],[67,19]],["veerwolf_syscon"],["variable","reg"]],["version",[[96,3],[96,22]],[[96,15],[96,22]],["veerwolf_syscon"],["variable","wire"]],["reg_we",[[109,3],[109,58]],[[109,8],[109,14]],["veerwolf_syscon"],["variable","wire"]],["Enables_Reg",[[275,3],[275,27]],[[275,16],[275,27]],["veerwolf_syscon"],["variable","reg"]],["Digits_Reg",[[276,3],[276,26]],[[276,16],[276,26]],["veerwolf_syscon"],["variable","reg"]],["SegDispl_Ctr",[[278,3],[285,4]],[[278,29],[278,41]],["veerwolf_syscon"],["instance","SevSegDisplays_Controller"]]]]],[[["SevSegDisplays_Controller",[[298,0],[304,55]],[[298,7],[298,32]],[],["module"]],[370,0]],[[["clk",[[299,21],[299,45]],[[299,42],[299,45]],["SevSegDisplays_Controller"],["port","wire"]],["rst_n",[[300,21],[300,47]],[[300,42],[300,47]],["SevSegDisplays_Controller"],["port","wire"]],["Enables_Reg",[[301,21],[301,53]],[[301,42],[301,53]],["SevSegDisplays_Controller"],["port","wire"]],["Digits_Reg",[[302,21],[302,52]],[[302,42],[302,52]],["SevSegDisplays_Controller"],["port","wire"]],["AN",[[303,21],[303,44]],[[303,42],[303,44]],["SevSegDisplays_Controller"],["port","wire"]],["Digits_Bits",[[304,21],[304,53]],[[304,42],[304,53]],["SevSegDisplays_Controller"],["port","wire"]],["countSelection",[[306,2],[306,39]],[[306,25],[306,39]],["SevSegDisplays_Controller"],["variable","wire"]],["DecNumber",[[307,2],[307,23]],[[307,14],[307,23]],["SevSegDisplays_Controller"],["variable","wire"]],["overflow_o_count",[[308,2],[308,23]],[[308,7],[308,23]],["SevSegDisplays_Controller"],["variable","wire"]],["SevSegDec",[[312,2],[312,64]],[[312,18],[312,27]],["SevSegDisplays_Controller"],["instance","SevenSegDecoder"]],["counter20",[[316,2],[316,111]],[[316,24],[316,33]],["SevSegDisplays_Controller"],["instance","counter"]],["enable",[[320,2],[320,26]],[[320,20],[320,26]],["SevSegDisplays_Controller"],["variable","wire"]],["Select_Enables",[[331,2],[341,3]],[[336,2],[336,16]],["SevSegDisplays_Controller"],["instance","SevSegMux"]],["digits_concat",[[344,2],[344,33]],[[344,20],[344,33]],["SevSegDisplays_Controller"],["variable","wire"]],["Select_Digits",[[355,2],[365,3]],[[360,2],[360,15]],["SevSegDisplays_Controller"],["instance","SevSegMux"]]]]],[[["SevenSegDecoder",[[371,0],[372,49]],[[371,7],[371,22]],[],["module"]],[398,0]],[[["data",[[371,23],[371,48]],[[371,44],[371,48]],["SevenSegDecoder"],["port","wire"]],["seg",[[372,27],[372,47]],[[372,44],[372,47]],["SevenSegDecoder"],["port","reg"]]]]],[[["SevSegMux",[[399,0],[409,2]],[[399,7],[399,16]],[],["module"]],[414,9]],[[["DATA_WIDTH",[[401,4],[401,29]],[[401,14],[401,24]],["SevSegMux"],["parameter-port","parameter"]],["N_IN",[[402,4],[402,29]],[[402,14],[402,18]],["SevSegMux"],["parameter-port","parameter"]],["SEL_WIDTH",[[403,4],[403,39]],[[403,14],[403,23]],["SevSegMux"],["parameter-port","parameter"]],["IN_DATA",[[406,4],[406,52]],[[406,45],[406,52]],["SevSegMux"],["port","wire"]],["OUT_DATA",[[407,4],[407,53]],[[407,45],[407,53]],["SevSegMux"],["port","wire"]],["SEL",[[408,4],[408,48]],[[408,45],[408,48]],["SevSegMux"],["port","wire"]]]]]],null,null,null,[["VERSION_DIRTY",[[81,1],[82,0]],[[81,9],[81,22]],["source.systemverilog"],["macro"]],["VERSION_MAJOR",[[84,1],[85,0]],[[84,9],[84,22]],["source.systemverilog"],["macro"]],["VERSION_MINOR",[[87,1],[88,0]],[[87,9],[87,22]],["source.systemverilog"],["macro"]],["VERSION_REV",[[90,1],[91,0]],[[90,9],[90,20]],["source.systemverilog"],["macro"]],["VERSION_SHA",[[93,1],[94,0]],[[93,9],[93,20]],["source.systemverilog"],["macro"]],["COUNT_MAX",[[295,0],[295,25]],[[295,10],[295,19]],[],["parameter"]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/uart/raminfr.v",[[[[[["raminfr",[[82,0],[83,36]],[[82,7],[82,14]],[],["module"]],[110,0]],[[["clk",[[89,6],[89,9]],[[89,6],[89,9]],["raminfr"],["port"]],["we",[[83,14],[83,16]],[[83,14],[83,16]],["raminfr"],["port","clk"]],["a",[[83,18],[83,19]],[[83,18],[83,19]],["raminfr"],["port","we"]],["dpra",[[83,21],[83,25]],[[83,21],[83,25]],["raminfr"],["port","a"]],["di",[[83,27],[83,29]],[[83,27],[83,29]],["raminfr"],["port","dpra"]],["dpo",[[83,31],[83,34]],[[83,31],[83,34]],["raminfr"],["port","di"]],["addr_width",[[85,0],[85,25]],[[85,10],[85,20]],["raminfr"],["parameter"]],["data_width",[[86,0],[86,25]],[[86,10],[86,20]],["raminfr"],["parameter"]],["depth",[[87,0],[87,21]],[[87,10],[87,15]],["raminfr"],["parameter"]],["we",[[90,6],[90,8]],[[90,6],[90,8]],["raminfr"],["port"]],["a",[[91,7],[91,25]],[[91,24],[91,25]],["raminfr"],["port"]],["dpra",[[92,7],[92,28]],[[92,24],[92,28]],["raminfr"],["port"]],["di",[[93,7],[93,26]],[[93,24],[93,26]],["raminfr"],["port"]],["dpo",[[95,7],[95,27]],[[95,24],[95,27]],["raminfr"],["port"]],["ram",[[96,0],[96,39]],[[96,24],[96,27]],["raminfr"],["variable","reg"]],["dpo",[[98,0],[98,25]],[[98,22],[98,25]],["raminfr"],["variable","wire"]],["di",[[99,0],[99,25]],[[99,23],[99,25]],["raminfr"],["variable","wire"]],["a",[[100,0],[100,24]],[[100,23],[100,24]],["raminfr"],["variable","wire"]],["dpra",[[101,0],[101,27]],[[101,23],[101,27]],["raminfr"],["variable","wire"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/uart/uart_defines.v",[[null,[],null,null,[]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/uart/uart_receiver.v",[[[[[["uart_receiver",[[193,0],[194,104]],[[193,7],[193,20]],[],["module"]],[474,9]],[[["clk",[[196,9],[196,12]],[[196,9],[196,12]],["uart_receiver"],["port"]],["wb_rst_i",[[193,27],[193,35]],[[193,27],[193,35]],["uart_receiver"],["port","clk"]],["lcr",[[193,37],[193,40]],[[193,37],[193,40]],["uart_receiver"],["port","wb_rst_i"]],["rf_pop",[[193,42],[193,48]],[[193,42],[193,48]],["uart_receiver"],["port","lcr"]],["srx_pad_i",[[193,50],[193,59]],[[193,50],[193,59]],["uart_receiver"],["port","rf_pop"]],["enable",[[193,61],[193,67]],[[193,61],[193,67]],["uart_receiver"],["port","srx_pad_i"]],["counter_t",[[194,1],[194,10]],[[194,1],[194,10]],["uart_receiver"],["port","enable"]],["rf_count",[[194,12],[194,20]],[[194,12],[194,20]],["uart_receiver"],["port","counter_t"]],["rf_data_out",[[194,22],[194,33]],[[194,22],[194,33]],["uart_receiver"],["port","rf_count"]],["rf_error_bit",[[194,35],[194,47]],[[194,35],[194,47]],["uart_receiver"],["port","rf_data_out"]],["rf_overrun",[[194,49],[194,59]],[[194,49],[194,59]],["uart_receiver"],["port","rf_error_bit"]],["rx_reset",[[194,61],[194,69]],[[194,61],[194,69]],["uart_receiver"],["port","rf_overrun"]],["lsr_mask",[[194,71],[194,79]],[[194,71],[194,79]],["uart_receiver"],["port","rx_reset"]],["rstate",[[194,81],[194,87]],[[194,81],[194,87]],["uart_receiver"],["port","lsr_mask"]],["rf_push_pulse",[[194,89],[194,102]],[[194,89],[194,102]],["uart_receiver"],["port","rstate"]],["wb_rst_i",[[197,9],[197,17]],[[197,9],[197,17]],["uart_receiver"],["port"]],["lcr",[[198,6],[198,15]],[[198,12],[198,15]],["uart_receiver"],["port"]],["rf_pop",[[199,9],[199,15]],[[199,9],[199,15]],["uart_receiver"],["port"]],["srx_pad_i",[[200,9],[200,18]],[[200,9],[200,18]],["uart_receiver"],["port"]],["enable",[[201,9],[201,15]],[[201,9],[201,15]],["uart_receiver"],["port"]],["rx_reset",[[202,9],[202,17]],[[202,9],[202,17]],["uart_receiver"],["port"]],["lsr_mask",[[203,12],[203,20]],[[203,12],[203,20]],["uart_receiver"],["port"]],["counter_t",[[205,7],[205,24]],[[205,15],[205,24]],["uart_receiver"],["port"]],["rf_count",[[206,7],[206,42]],[[206,34],[206,42]],["uart_receiver"],["port"]],["rf_data_out",[[207,7],[207,45]],[[207,34],[207,45]],["uart_receiver"],["port"]],["rf_overrun",[[208,10],[208,20]],[[208,10],[208,20]],["uart_receiver"],["port"]],["rf_error_bit",[[209,10],[209,22]],[[209,10],[209,22]],["uart_receiver"],["port"]],["rstate",[[210,7],[210,21]],[[210,15],[210,21]],["uart_receiver"],["port"]],["rf_push_pulse",[[211,11],[211,24]],[[211,11],[211,24]],["uart_receiver"],["port"]],["rstate",[[213,0],[213,16]],[[213,10],[213,16]],["uart_receiver"],["variable","reg"]],["rcounter16",[[214,0],[214,20]],[[214,10],[214,20]],["uart_receiver"],["variable","reg"]],["rbit_counter",[[215,0],[215,22]],[[215,10],[215,22]],["uart_receiver"],["variable","reg"]],["rshift",[[216,0],[216,16]],[[216,10],[216,16]],["uart_receiver"],["variable","reg"]],["rparity",[[217,0],[217,12]],[[217,5],[217,12]],["uart_receiver"],["variable","reg"]],["rparity_error",[[218,0],[218,18]],[[218,5],[218,18]],["uart_receiver"],["variable","reg"]],["rframing_error",[[219,0],[219,19]],[[219,5],[219,19]],["uart_receiver"],["variable","reg"]],["rparity_xor",[[220,0],[220,16]],[[220,5],[220,16]],["uart_receiver"],["variable","reg"]],["counter_b",[[221,0],[221,19]],[[221,10],[221,19]],["uart_receiver"],["variable","reg"]],["rf_push_q",[[222,0],[222,15]],[[222,6],[222,15]],["uart_receiver"],["variable","reg"]],["rf_data_in",[[225,0],[225,41]],[[225,31],[225,41]],["uart_receiver"],["variable","reg"]],["rf_data_out",[[226,0],[226,43]],[[226,32],[226,43]],["uart_receiver"],["variable","wire"]],["rf_push_pulse",[[227,0],[227,23]],[[227,10],[227,23]],["uart_receiver"],["variable","wire"]],["rf_push",[[228,0],[228,14]],[[228,7],[228,14]],["uart_receiver"],["variable","reg"]],["rf_pop",[[229,0],[229,14]],[[229,8],[229,14]],["uart_receiver"],["variable","wire"]],["rf_overrun",[[230,0],[230,18]],[[230,8],[230,18]],["uart_receiver"],["variable","wire"]],["rf_count",[[231,0],[231,40]],[[231,32],[231,40]],["uart_receiver"],["variable","wire"]],["rf_error_bit",[[232,0],[232,20]],[[232,8],[232,20]],["uart_receiver"],["variable","wire"]],["break_error",[[233,0],[233,39]],[[233,9],[233,20]],["uart_receiver"],["variable","wire"]],["fifo_rx",[[236,0],[248,1]],[[236,35],[236,42]],["uart_receiver"],["instance","uart_rfifo"]],["rcounter16_eq_7",[[250,0],[250,45]],[[250,7],[250,22]],["uart_receiver"],["variable","wire"]],["rcounter16_eq_0",[[251,0],[251,44]],[[251,6],[251,21]],["uart_receiver"],["variable","wire"]],["rcounter16_minus_1",[[253,0],[253,49]],[[253,11],[253,29]],["uart_receiver"],["variable","wire"]],["sr_idle",[[255,0],[255,31]],[[255,11],[255,18]],["uart_receiver"],["parameter"]],["sr_rec_start",[[256,0],[256,34]],[[256,11],[256,23]],["uart_receiver"],["parameter"]],["sr_rec_bit",[[257,0],[257,33]],[[257,11],[257,21]],["uart_receiver"],["parameter"]],["sr_rec_parity",[[258,0],[258,34]],[[258,11],[258,24]],["uart_receiver"],["parameter"]],["sr_rec_stop",[[259,0],[259,34]],[[259,11],[259,22]],["uart_receiver"],["parameter"]],["sr_check_parity",[[260,0],[260,36]],[[260,11],[260,26]],["uart_receiver"],["parameter"]],["sr_rec_prepare",[[261,0],[261,36]],[[261,11],[261,25]],["uart_receiver"],["parameter"]],["sr_end_bit",[[262,0],[262,32]],[[262,11],[262,21]],["uart_receiver"],["parameter"]],["sr_ca_lc_parity",[[263,0],[263,40]],[[263,11],[263,26]],["uart_receiver"],["parameter"]],["sr_wait1",[[264,0],[264,32]],[[264,11],[264,19]],["uart_receiver"],["parameter"]],["sr_push",[[265,0],[265,32]],[[265,11],[265,18]],["uart_receiver"],["parameter"]],["toc_value",[[429,0],[429,20]],[[429,11],[429,20]],["uart_receiver"],["variable","reg"]],["brc_value",[[443,0],[443,21]],[[443,12],[443,21]],["uart_receiver"],["variable","wire"]],["counter_t",[[460,0],[460,19]],[[460,10],[460,19]],["uart_receiver"],["variable","reg"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/uart/uart_defines.v"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/uart/uart_regs.v",[[[[[["uart_regs",[[226,0],[246,3]],[[226,7],[226,16]],[],["module"]],[897,9]],[[["SIM",[[227,2],[227,19]],[[227,12],[227,15]],["uart_regs"],["parameter-port","parameter"]],["clk",[[252,15],[252,18]],[[252,15],[252,18]],["uart_regs"],["port"]],["wb_rst_i",[[235,1],[235,9]],[[235,1],[235,9]],["uart_regs"],["port","clk"]],["wb_addr_i",[[235,11],[235,20]],[[235,11],[235,20]],["uart_regs"],["port","wb_rst_i"]],["wb_dat_i",[[235,22],[235,30]],[[235,22],[235,30]],["uart_regs"],["port","wb_addr_i"]],["wb_dat_o",[[235,32],[235,40]],[[235,32],[235,40]],["uart_regs"],["port","wb_dat_i"]],["wb_we_i",[[235,42],[235,49]],[[235,42],[235,49]],["uart_regs"],["port","wb_dat_o"]],["wb_re_i",[[235,51],[235,58]],[[235,51],[235,58]],["uart_regs"],["port","wb_we_i"]],["modem_inputs",[[238,1],[238,13]],[[238,1],[238,13]],["uart_regs"],["port","wb_re_i"]],["stx_pad_o",[[239,1],[239,10]],[[239,1],[239,10]],["uart_regs"],["port","modem_inputs"]],["srx_pad_i",[[239,12],[239,21]],[[239,12],[239,21]],["uart_regs"],["port","stx_pad_o"]],["rts_pad_o",[[241,1],[241,10]],[[241,1],[241,10]],["uart_regs"],["port","srx_pad_i"]],["dtr_pad_o",[[241,12],[241,21]],[[241,12],[241,21]],["uart_regs"],["port","rts_pad_o"]],["int_o",[[241,23],[241,28]],[[241,23],[241,28]],["uart_regs"],["port","dtr_pad_o"]],["wb_rst_i",[[253,15],[253,23]],[[253,15],[253,23]],["uart_regs"],["port"]],["wb_addr_i",[[254,6],[254,23]],[[254,14],[254,23]],["uart_regs"],["port"]],["wb_dat_i",[[255,6],[255,27]],[[255,19],[255,27]],["uart_regs"],["port"]],["wb_dat_o",[[256,7],[256,28]],[[256,20],[256,28]],["uart_regs"],["port"]],["wb_we_i",[[257,15],[257,22]],[[257,15],[257,22]],["uart_regs"],["port"]],["wb_re_i",[[258,15],[258,22]],[[258,15],[258,22]],["uart_regs"],["port"]],["stx_pad_o",[[260,16],[260,25]],[[260,16],[260,25]],["uart_regs"],["port"]],["srx_pad_i",[[261,15],[261,24]],[[261,15],[261,24]],["uart_regs"],["port"]],["modem_inputs",[[263,6],[263,31]],[[263,19],[263,31]],["uart_regs"],["port"]],["rts_pad_o",[[264,16],[264,25]],[[264,16],[264,25]],["uart_regs"],["port"]],["dtr_pad_o",[[265,16],[265,25]],[[265,16],[265,25]],["uart_regs"],["port"]],["int_o",[[266,16],[266,21]],[[266,16],[266,21]],["uart_regs"],["port"]],["modem_inputs",[[271,0],[271,31]],[[271,19],[271,31]],["uart_regs"],["variable","wire"]],["enable",[[272,0],[272,20]],[[272,14],[272,20]],["uart_regs"],["variable","reg"]],["stx_pad_o",[[278,0],[278,24]],[[278,15],[278,24]],["uart_regs"],["variable","wire"]],["srx_pad_i",[[279,0],[279,24]],[[279,15],[279,24]],["uart_regs"],["variable","wire"]],["srx_pad",[[280,0],[280,22]],[[280,15],[280,22]],["uart_regs"],["variable","wire"]],["wb_dat_o",[[282,0],[282,26]],[[282,18],[282,26]],["uart_regs"],["variable","reg"]],["wb_addr_i",[[284,0],[284,22]],[[284,13],[284,22]],["uart_regs"],["variable","wire"]],["wb_dat_i",[[285,0],[285,27]],[[285,19],[285,27]],["uart_regs"],["variable","wire"]],["ier",[[288,0],[288,21]],[[288,18],[288,21]],["uart_regs"],["variable","reg"]],["iir",[[289,0],[289,21]],[[289,18],[289,21]],["uart_regs"],["variable","reg"]],["fcr",[[290,0],[290,21]],[[290,18],[290,21]],["uart_regs"],["variable","reg"]],["mcr",[[291,0],[291,21]],[[291,18],[291,21]],["uart_regs"],["variable","reg"]],["lcr",[[292,0],[292,21]],[[292,18],[292,21]],["uart_regs"],["variable","reg"]],["msr",[[293,0],[293,21]],[[293,18],[293,21]],["uart_regs"],["variable","reg"]],["dl",[[294,0],[294,21]],[[294,19],[294,21]],["uart_regs"],["variable","reg"]],["scratch",[[295,0],[295,25]],[[295,18],[295,25]],["uart_regs"],["variable","reg"]],["start_dlc",[[296,0],[296,23]],[[296,14],[296,23]],["uart_regs"],["variable","reg"]],["lsr_mask_d",[[297,0],[297,24]],[[297,14],[297,24]],["uart_regs"],["variable","reg"]],["msi_reset",[[298,0],[298,23]],[[298,14],[298,23]],["uart_regs"],["variable","reg"]],["dlc",[[300,0],[300,22]],[[300,19],[300,22]],["uart_regs"],["variable","reg"]],["int_o",[[301,0],[301,19]],[[301,14],[301,19]],["uart_regs"],["variable","reg"]],["trigger_level",[[303,0],[303,31]],[[303,18],[303,31]],["uart_regs"],["variable","reg"]],["rx_reset",[[304,0],[304,22]],[[304,14],[304,22]],["uart_regs"],["variable","reg"]],["tx_reset",[[305,0],[305,22]],[[305,14],[305,22]],["uart_regs"],["variable","reg"]],["dlab",[[307,0],[307,19]],[[307,15],[307,19]],["uart_regs"],["variable","wire"]],["cts_pad_i",[[308,0],[308,24]],[[308,15],[308,24]],["uart_regs"],["variable","wire"]],["dsr_pad_i",[[308,0],[308,35]],[[308,26],[308,35]],["uart_regs"],["variable","cts_pad_i"]],["ri_pad_i",[[308,0],[308,45]],[[308,37],[308,45]],["uart_regs"],["variable","dsr_pad_i"]],["dcd_pad_i",[[308,0],[308,56]],[[308,47],[308,56]],["uart_regs"],["variable","ri_pad_i"]],["loopback",[[309,0],[309,23]],[[309,15],[309,23]],["uart_regs"],["variable","wire"]],["cts",[[310,0],[310,18]],[[310,15],[310,18]],["uart_regs"],["variable","wire"]],["dsr",[[310,0],[310,23]],[[310,20],[310,23]],["uart_regs"],["variable","cts"]],["ri",[[310,0],[310,27]],[[310,25],[310,27]],["uart_regs"],["variable","dsr"]],["dcd",[[310,0],[310,32]],[[310,29],[310,32]],["uart_regs"],["variable","ri"]],["cts_c",[[311,0],[311,29]],[[311,24],[311,29]],["uart_regs"],["variable","wire"]],["dsr_c",[[311,0],[311,36]],[[311,31],[311,36]],["uart_regs"],["variable","cts_c"]],["ri_c",[[311,0],[311,42]],[[311,38],[311,42]],["uart_regs"],["variable","dsr_c"]],["dcd_c",[[311,0],[311,49]],[[311,44],[311,49]],["uart_regs"],["variable","ri_c"]],["rts_pad_o",[[312,0],[312,24]],[[312,15],[312,24]],["uart_regs"],["variable","wire"]],["dtr_pad_o",[[312,0],[312,35]],[[312,26],[312,35]],["uart_regs"],["variable","rts_pad_o"]],["lsr",[[315,0],[315,22]],[[315,19],[315,22]],["uart_regs"],["variable","wire"]],["lsr0",[[316,0],[316,19]],[[316,15],[316,19]],["uart_regs"],["variable","wire"]],["lsr1",[[316,0],[316,25]],[[316,21],[316,25]],["uart_regs"],["variable","lsr0"]],["lsr2",[[316,0],[316,31]],[[316,27],[316,31]],["uart_regs"],["variable","lsr1"]],["lsr3",[[316,0],[316,37]],[[316,33],[316,37]],["uart_regs"],["variable","lsr2"]],["lsr4",[[316,0],[316,43]],[[316,39],[316,43]],["uart_regs"],["variable","lsr3"]],["lsr5",[[316,0],[316,49]],[[316,45],[316,49]],["uart_regs"],["variable","lsr4"]],["lsr6",[[316,0],[316,55]],[[316,51],[316,55]],["uart_regs"],["variable","lsr5"]],["lsr7",[[316,0],[316,61]],[[316,57],[316,61]],["uart_regs"],["variable","lsr6"]],["lsr0r",[[317,0],[317,18]],[[317,13],[317,18]],["uart_regs"],["variable","reg"]],["lsr1r",[[317,0],[317,25]],[[317,20],[317,25]],["uart_regs"],["variable","lsr0r"]],["lsr2r",[[317,0],[317,32]],[[317,27],[317,32]],["uart_regs"],["variable","lsr1r"]],["lsr3r",[[317,0],[317,39]],[[317,34],[317,39]],["uart_regs"],["variable","lsr2r"]],["lsr4r",[[317,0],[317,46]],[[317,41],[317,46]],["uart_regs"],["variable","lsr3r"]],["lsr5r",[[317,0],[317,53]],[[317,48],[317,53]],["uart_regs"],["variable","lsr4r"]],["lsr6r",[[317,0],[317,60]],[[317,55],[317,60]],["uart_regs"],["variable","lsr5r"]],["lsr7r",[[317,0],[317,67]],[[317,62],[317,67]],["uart_regs"],["variable","lsr6r"]],["lsr_mask",[[318,0],[318,23]],[[318,15],[318,23]],["uart_regs"],["variable","wire"]],["rls_int",[[340,0],[340,22]],[[340,15],[340,22]],["uart_regs"],["variable","wire"]],["rda_int",[[341,0],[341,22]],[[341,15],[341,22]],["uart_regs"],["variable","wire"]],["ti_int",[[342,0],[342,21]],[[342,15],[342,21]],["uart_regs"],["variable","wire"]],["thre_int",[[343,0],[343,22]],[[343,14],[343,22]],["uart_regs"],["variable","wire"]],["ms_int",[[344,0],[344,21]],[[344,15],[344,21]],["uart_regs"],["variable","wire"]],["tf_push",[[347,0],[347,21]],[[347,14],[347,21]],["uart_regs"],["variable","reg"]],["rf_pop",[[348,0],[348,20]],[[348,14],[348,20]],["uart_regs"],["variable","reg"]],["rf_data_out",[[349,0],[349,44]],[[349,33],[349,44]],["uart_regs"],["variable","wire"]],["rf_error_bit",[[350,0],[350,27]],[[350,15],[350,27]],["uart_regs"],["variable","wire"]],["rf_overrun",[[351,0],[351,20]],[[351,10],[351,20]],["uart_regs"],["variable","wire"]],["rf_push_pulse",[[352,0],[352,23]],[[352,10],[352,23]],["uart_regs"],["variable","wire"]],["rf_count",[[353,0],[353,41]],[[353,33],[353,41]],["uart_regs"],["variable","wire"]],["tf_count",[[354,0],[354,41]],[[354,33],[354,41]],["uart_regs"],["variable","wire"]],["tstate",[[355,0],[355,25]],[[355,19],[355,25]],["uart_regs"],["variable","wire"]],["rstate",[[356,0],[356,25]],[[356,19],[356,25]],["uart_regs"],["variable","wire"]],["counter_t",[[357,0],[357,28]],[[357,19],[357,28]],["uart_regs"],["variable","wire"]],["thre_set_en",[[359,0],[359,37]],[[359,26],[359,37]],["uart_regs"],["variable","wire"]],["block_cnt",[[360,0],[360,35]],[[360,26],[360,35]],["uart_regs"],["variable","reg"]],["block_value",[[361,0],[361,37]],[[361,26],[361,37]],["uart_regs"],["variable","reg"]],["serial_out",[[364,0],[364,15]],[[364,5],[364,15]],["uart_regs"],["variable","wire"]],["transmitter",[[366,0],[366,139]],[[366,31],[366,42]],["uart_regs"],["instance","uart_transmitter"]],["i_uart_sync_flops",[[369,2],[377,3]],[[369,21],[369,38]],["uart_regs"],["instance","uart_sync_flops"]],["serial_in",[[382,0],[382,48]],[[382,5],[382,14]],["uart_regs"],["variable","wire"]],["receiver",[[386,0],[387,103]],[[386,14],[386,22]],["uart_regs"],["instance","uart_receiver"]],["lsr_mask_condition",[[420,0],[420,24]],[[420,6],[420,24]],["uart_regs"],["variable","wire"]],["iir_read",[[421,0],[421,14]],[[421,6],[421,14]],["uart_regs"],["variable","wire"]],["msr_read",[[422,0],[422,14]],[[422,6],[422,14]],["uart_regs"],["variable","wire"]],["fifo_read",[[423,0],[423,14]],[[423,5],[423,14]],["uart_regs"],["variable","wire"]],["fifo_write",[[424,0],[424,15]],[[424,5],[424,15]],["uart_regs"],["variable","wire"]],["delayed_modem_signals",[[577,0],[577,31]],[[577,10],[577,31]],["uart_regs"],["variable","reg"]],["lsr0_d",[[607,0],[607,12]],[[607,6],[607,12]],["uart_regs"],["variable","reg"]],["lsr1_d",[[619,0],[619,10]],[[619,4],[619,10]],["uart_regs"],["variable","reg"]],["lsr2_d",[[630,0],[630,10]],[[630,4],[630,10]],["uart_regs"],["variable","reg"]],["lsr3_d",[[641,0],[641,10]],[[641,4],[641,10]],["uart_regs"],["variable","reg"]],["lsr4_d",[[652,0],[652,10]],[[652,4],[652,10]],["uart_regs"],["variable","reg"]],["lsr5_d",[[663,0],[663,10]],[[663,4],[663,10]],["uart_regs"],["variable","reg"]],["lsr6_d",[[674,0],[674,10]],[[674,4],[674,10]],["uart_regs"],["variable","reg"]],["lsr7_d",[[685,0],[685,10]],[[685,4],[685,10]],["uart_regs"],["variable","reg"]],["rls_int_d",[[759,0],[759,15]],[[759,6],[759,15]],["uart_regs"],["variable","reg"]],["thre_int_d",[[760,0],[760,16]],[[760,6],[760,16]],["uart_regs"],["variable","reg"]],["ms_int_d",[[761,0],[761,14]],[[761,6],[761,14]],["uart_regs"],["variable","reg"]],["ti_int_d",[[762,0],[762,14]],[[762,6],[762,14]],["uart_regs"],["variable","reg"]],["rda_int_d",[[763,0],[763,15]],[[763,6],[763,15]],["uart_regs"],["variable","reg"]],["rls_int_rise",[[788,0],[788,19]],[[788,7],[788,19]],["uart_regs"],["variable","wire"]],["thre_int_rise",[[789,0],[789,20]],[[789,7],[789,20]],["uart_regs"],["variable","wire"]],["ms_int_rise",[[790,0],[790,18]],[[790,7],[790,18]],["uart_regs"],["variable","wire"]],["ti_int_rise",[[791,0],[791,18]],[[791,7],[791,18]],["uart_regs"],["variable","wire"]],["rda_int_rise",[[792,0],[792,19]],[[792,7],[792,19]],["uart_regs"],["variable","wire"]],["rls_int_pnd",[[801,0],[801,16]],[[801,5],[801,16]],["uart_regs"],["variable","reg"]],["rda_int_pnd",[[802,0],[802,15]],[[802,4],[802,15]],["uart_regs"],["variable","reg"]],["thre_int_pnd",[[803,0],[803,17]],[[803,5],[803,17]],["uart_regs"],["variable","reg"]],["ms_int_pnd",[[804,0],[804,15]],[[804,5],[804,15]],["uart_regs"],["variable","reg"]],["ti_int_pnd",[[805,0],[805,15]],[[805,5],[805,15]],["uart_regs"],["variable","reg"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/uart/uart_defines.v"],null,null,[["UART_DL1",[[223,0],[224,0]],[[223,8],[223,16]],["source.systemverilog"],["macro"]],["UART_DL2",[[224,0],[226,0]],[[224,8],[224,16]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/uart/uart_rfifo.v",[[[[[["uart_rfifo",[[145,0],[156,3]],[[145,7],[145,17]],[],["module"]],[315,9]],[[["clk",[[165,9],[165,12]],[[165,9],[165,12]],["uart_rfifo"],["port"]],["wb_rst_i",[[146,1],[146,9]],[[146,1],[146,9]],["uart_rfifo"],["port","clk"]],["data_in",[[146,11],[146,18]],[[146,11],[146,18]],["uart_rfifo"],["port","wb_rst_i"]],["data_out",[[146,20],[146,28]],[[146,20],[146,28]],["uart_rfifo"],["port","data_in"]],["push",[[148,1],[148,5]],[[148,1],[148,5]],["uart_rfifo"],["port","data_out"]],["pop",[[149,1],[149,4]],[[149,1],[149,4]],["uart_rfifo"],["port","push"]],["overrun",[[151,1],[151,8]],[[151,1],[151,8]],["uart_rfifo"],["port","pop"]],["count",[[152,1],[152,6]],[[152,1],[152,6]],["uart_rfifo"],["port","overrun"]],["error_bit",[[153,1],[153,10]],[[153,1],[153,10]],["uart_rfifo"],["port","count"]],["fifo_reset",[[154,1],[154,11]],[[154,1],[154,11]],["uart_rfifo"],["port","error_bit"]],["reset_status",[[155,1],[155,13]],[[155,1],[155,13]],["uart_rfifo"],["port","fifo_reset"]],["fifo_width",[[160,0],[160,40]],[[160,10],[160,20]],["uart_rfifo"],["parameter"]],["fifo_depth",[[161,0],[161,40]],[[161,10],[161,20]],["uart_rfifo"],["parameter"]],["fifo_pointer_w",[[162,0],[162,48]],[[162,10],[162,24]],["uart_rfifo"],["parameter"]],["fifo_counter_w",[[163,0],[163,48]],[[163,10],[163,24]],["uart_rfifo"],["parameter"]],["wb_rst_i",[[166,9],[166,17]],[[166,9],[166,17]],["uart_rfifo"],["port"]],["push",[[167,9],[167,13]],[[167,9],[167,13]],["uart_rfifo"],["port"]],["pop",[[168,9],[168,12]],[[168,9],[168,12]],["uart_rfifo"],["port"]],["data_in",[[169,6],[169,30]],[[169,23],[169,30]],["uart_rfifo"],["port"]],["fifo_reset",[[170,9],[170,19]],[[170,9],[170,19]],["uart_rfifo"],["port"]],["reset_status",[[171,12],[171,24]],[[171,12],[171,24]],["uart_rfifo"],["port"]],["data_out",[[173,7],[173,32]],[[173,24],[173,32]],["uart_rfifo"],["port"]],["overrun",[[174,10],[174,17]],[[174,10],[174,17]],["uart_rfifo"],["port"]],["count",[[175,7],[175,33]],[[175,28],[175,33]],["uart_rfifo"],["port"]],["error_bit",[[176,10],[176,19]],[[176,10],[176,19]],["uart_rfifo"],["port"]],["data_out",[[178,0],[178,30]],[[178,22],[178,30]],["uart_rfifo"],["variable","wire"]],["data8_out",[[179,0],[179,20]],[[179,11],[179,20]],["uart_rfifo"],["variable","wire"]],["fifo",[[181,0],[181,30]],[[181,10],[181,14]],["uart_rfifo"],["variable","reg"]],["top",[[184,0],[184,28]],[[184,25],[184,28]],["uart_rfifo"],["variable","reg"]],["bottom",[[185,0],[185,31]],[[185,25],[185,31]],["uart_rfifo"],["variable","reg"]],["count",[[187,0],[187,30]],[[187,25],[187,30]],["uart_rfifo"],["variable","reg"]],["overrun",[[188,0],[188,14]],[[188,7],[188,14]],["uart_rfifo"],["variable","reg"]],["top_plus_1",[[190,0],[190,49]],[[190,26],[190,36]],["uart_rfifo"],["variable","wire"]],["rfifo",[[192,0],[199,3]],[[192,39],[192,44]],["uart_rfifo"],["instance","raminfr"]],["word0",[[291,0],[291,26]],[[291,11],[291,16]],["uart_rfifo"],["variable","wire"]],["word1",[[292,0],[292,26]],[[292,11],[292,16]],["uart_rfifo"],["variable","wire"]],["word2",[[293,0],[293,26]],[[293,11],[293,16]],["uart_rfifo"],["variable","wire"]],["word3",[[294,0],[294,26]],[[294,11],[294,16]],["uart_rfifo"],["variable","wire"]],["word4",[[295,0],[295,26]],[[295,11],[295,16]],["uart_rfifo"],["variable","wire"]],["word5",[[296,0],[296,26]],[[296,11],[296,16]],["uart_rfifo"],["variable","wire"]],["word6",[[297,0],[297,26]],[[297,11],[297,16]],["uart_rfifo"],["variable","wire"]],["word7",[[298,0],[298,26]],[[298,11],[298,16]],["uart_rfifo"],["variable","wire"]],["word8",[[300,0],[300,26]],[[300,11],[300,16]],["uart_rfifo"],["variable","wire"]],["word9",[[301,0],[301,26]],[[301,11],[301,16]],["uart_rfifo"],["variable","wire"]],["word10",[[302,0],[302,28]],[[302,11],[302,17]],["uart_rfifo"],["variable","wire"]],["word11",[[303,0],[303,28]],[[303,11],[303,17]],["uart_rfifo"],["variable","wire"]],["word12",[[304,0],[304,28]],[[304,11],[304,17]],["uart_rfifo"],["variable","wire"]],["word13",[[305,0],[305,28]],[[305,11],[305,17]],["uart_rfifo"],["variable","wire"]],["word14",[[306,0],[306,28]],[[306,11],[306,17]],["uart_rfifo"],["variable","wire"]],["word15",[[307,0],[307,28]],[[307,11],[307,17]],["uart_rfifo"],["variable","wire"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/uart/uart_defines.v"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/uart/uart_sync_flops.v",[[[[[["uart_sync_flops",[[66,0],[75,2]],[[66,7],[66,22]],[],["module"]],[116,9]],[[["rst_i",[[80,32],[80,37]],[[80,32],[80,37]],["uart_sync_flops"],["port"]],["clk_i",[[70,2],[70,7]],[[70,2],[70,7]],["uart_sync_flops"],["port","rst_i"]],["stage1_rst_i",[[71,2],[71,14]],[[71,2],[71,14]],["uart_sync_flops"],["port","clk_i"]],["stage1_clk_en_i",[[72,2],[72,17]],[[72,2],[72,17]],["uart_sync_flops"],["port","stage1_rst_i"]],["async_dat_i",[[73,2],[73,13]],[[73,2],[73,13]],["uart_sync_flops"],["port","stage1_clk_en_i"]],["sync_dat_o",[[74,2],[74,12]],[[74,2],[74,12]],["uart_sync_flops"],["port","async_dat_i"]],["width",[[77,0],[77,28]],[[77,10],[77,15]],["uart_sync_flops"],["parameter"]],["init_value",[[78,0],[78,31]],[[78,10],[78,20]],["uart_sync_flops"],["parameter"]],["clk_i",[[81,32],[81,37]],[[81,32],[81,37]],["uart_sync_flops"],["port"]],["stage1_rst_i",[[82,32],[82,44]],[[82,32],[82,44]],["uart_sync_flops"],["port"]],["stage1_clk_en_i",[[83,32],[83,47]],[[83,32],[83,47]],["uart_sync_flops"],["port"]],["async_dat_i",[[84,8],[84,43]],[[84,32],[84,43]],["uart_sync_flops"],["port"]],["sync_dat_o",[[85,8],[85,42]],[[85,32],[85,42]],["uart_sync_flops"],["port"]],["sync_dat_o",[[92,0],[92,42]],[[92,32],[92,42]],["uart_sync_flops"],["variable","reg"]],["flop_0",[[93,0],[93,38]],[[93,32],[93,38]],["uart_sync_flops"],["variable","reg"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/uart/uart_tfifo.v",[[[[[["uart_tfifo",[[139,0],[149,3]],[[139,7],[139,17]],[],["module"]],[238,9]],[[["clk",[[158,9],[158,12]],[[158,9],[158,12]],["uart_tfifo"],["port"]],["wb_rst_i",[[140,1],[140,9]],[[140,1],[140,9]],["uart_tfifo"],["port","clk"]],["data_in",[[140,11],[140,18]],[[140,11],[140,18]],["uart_tfifo"],["port","wb_rst_i"]],["data_out",[[140,20],[140,28]],[[140,20],[140,28]],["uart_tfifo"],["port","data_in"]],["push",[[142,1],[142,5]],[[142,1],[142,5]],["uart_tfifo"],["port","data_out"]],["pop",[[143,1],[143,4]],[[143,1],[143,4]],["uart_tfifo"],["port","push"]],["overrun",[[145,1],[145,8]],[[145,1],[145,8]],["uart_tfifo"],["port","pop"]],["count",[[146,1],[146,6]],[[146,1],[146,6]],["uart_tfifo"],["port","overrun"]],["fifo_reset",[[147,1],[147,11]],[[147,1],[147,11]],["uart_tfifo"],["port","count"]],["reset_status",[[148,1],[148,13]],[[148,1],[148,13]],["uart_tfifo"],["port","fifo_reset"]],["fifo_width",[[153,0],[153,40]],[[153,10],[153,20]],["uart_tfifo"],["parameter"]],["fifo_depth",[[154,0],[154,40]],[[154,10],[154,20]],["uart_tfifo"],["parameter"]],["fifo_pointer_w",[[155,0],[155,48]],[[155,10],[155,24]],["uart_tfifo"],["parameter"]],["fifo_counter_w",[[156,0],[156,48]],[[156,10],[156,24]],["uart_tfifo"],["parameter"]],["wb_rst_i",[[159,9],[159,17]],[[159,9],[159,17]],["uart_tfifo"],["port"]],["push",[[160,9],[160,13]],[[160,9],[160,13]],["uart_tfifo"],["port"]],["pop",[[161,9],[161,12]],[[161,9],[161,12]],["uart_tfifo"],["port"]],["data_in",[[162,6],[162,30]],[[162,23],[162,30]],["uart_tfifo"],["port"]],["fifo_reset",[[163,9],[163,19]],[[163,9],[163,19]],["uart_tfifo"],["port"]],["reset_status",[[164,12],[164,24]],[[164,12],[164,24]],["uart_tfifo"],["port"]],["data_out",[[166,7],[166,32]],[[166,24],[166,32]],["uart_tfifo"],["port"]],["overrun",[[167,10],[167,17]],[[167,10],[167,17]],["uart_tfifo"],["port"]],["count",[[168,7],[168,33]],[[168,28],[168,33]],["uart_tfifo"],["port"]],["data_out",[[170,0],[170,30]],[[170,22],[170,30]],["uart_tfifo"],["variable","wire"]],["top",[[173,0],[173,28]],[[173,25],[173,28]],["uart_tfifo"],["variable","reg"]],["bottom",[[174,0],[174,31]],[[174,25],[174,31]],["uart_tfifo"],["variable","reg"]],["count",[[176,0],[176,30]],[[176,25],[176,30]],["uart_tfifo"],["variable","reg"]],["overrun",[[177,0],[177,14]],[[177,7],[177,14]],["uart_tfifo"],["variable","reg"]],["top_plus_1",[[178,0],[178,49]],[[178,26],[178,36]],["uart_tfifo"],["variable","wire"]],["tfifo",[[180,0],[187,3]],[[180,48],[180,53]],["uart_tfifo"],["instance","raminfr"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/uart/uart_defines.v"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/uart/uart_top.v",[[[[[["uart_top",[[136,0],[157,3]],[[136,7],[136,15]],[],["module"]],[274,0]],[[["wb_clk_i",[[165,15],[165,23]],[[165,15],[165,23]],["uart_top"],["port"]],["wb_rst_i",[[145,1],[145,9]],[[145,1],[145,9]],["uart_top"],["port","wb_clk_i"]],["wb_adr_i",[[145,11],[145,19]],[[145,11],[145,19]],["uart_top"],["port","wb_rst_i"]],["wb_dat_i",[[145,21],[145,29]],[[145,21],[145,29]],["uart_top"],["port","wb_adr_i"]],["wb_dat_o",[[145,31],[145,39]],[[145,31],[145,39]],["uart_top"],["port","wb_dat_i"]],["wb_we_i",[[145,41],[145,48]],[[145,41],[145,48]],["uart_top"],["port","wb_dat_o"]],["wb_stb_i",[[145,50],[145,58]],[[145,50],[145,58]],["uart_top"],["port","wb_we_i"]],["wb_cyc_i",[[145,60],[145,68]],[[145,60],[145,68]],["uart_top"],["port","wb_stb_i"]],["wb_ack_o",[[145,70],[145,78]],[[145,70],[145,78]],["uart_top"],["port","wb_cyc_i"]],["wb_sel_i",[[145,80],[145,88]],[[145,80],[145,88]],["uart_top"],["port","wb_ack_o"]],["int_o",[[146,1],[146,6]],[[146,1],[146,6]],["uart_top"],["port","wb_sel_i"]],["stx_pad_o",[[150,1],[150,10]],[[150,1],[150,10]],["uart_top"],["port","int_o"]],["srx_pad_i",[[150,12],[150,21]],[[150,12],[150,21]],["uart_top"],["port","stx_pad_o"]],["rts_pad_o",[[153,1],[153,10]],[[153,1],[153,10]],["uart_top"],["port","srx_pad_i"]],["cts_pad_i",[[153,12],[153,21]],[[153,12],[153,21]],["uart_top"],["port","rts_pad_o"]],["dtr_pad_o",[[153,23],[153,32]],[[153,23],[153,32]],["uart_top"],["port","cts_pad_i"]],["dsr_pad_i",[[153,34],[153,43]],[[153,34],[153,43]],["uart_top"],["port","dtr_pad_o"]],["ri_pad_i",[[153,45],[153,53]],[[153,45],[153,53]],["uart_top"],["port","dsr_pad_i"]],["dcd_pad_i",[[153,55],[153,64]],[[153,55],[153,64]],["uart_top"],["port","ri_pad_i"]],["SIM",[[158,0],[158,18]],[[158,10],[158,13]],["uart_top"],["parameter"]],["debug",[[159,0],[159,20]],[[159,10],[159,15]],["uart_top"],["parameter"]],["wb_rst_i",[[168,15],[168,23]],[[168,15],[168,23]],["uart_top"],["port"]],["wb_adr_i",[[169,6],[169,22]],[[169,14],[169,22]],["uart_top"],["port"]],["wb_dat_i",[[170,6],[170,22]],[[170,14],[170,22]],["uart_top"],["port"]],["wb_dat_o",[[171,7],[171,23]],[[171,15],[171,23]],["uart_top"],["port"]],["wb_we_i",[[172,15],[172,22]],[[172,15],[172,22]],["uart_top"],["port"]],["wb_stb_i",[[173,15],[173,23]],[[173,15],[173,23]],["uart_top"],["port"]],["wb_cyc_i",[[174,15],[174,23]],[[174,15],[174,23]],["uart_top"],["port"]],["wb_sel_i",[[175,6],[175,27]],[[175,19],[175,27]],["uart_top"],["port"]],["wb_ack_o",[[176,16],[176,24]],[[176,16],[176,24]],["uart_top"],["port"]],["int_o",[[177,16],[177,21]],[[177,16],[177,21]],["uart_top"],["port"]],["srx_pad_i",[[180,15],[180,24]],[[180,15],[180,24]],["uart_top"],["port"]],["stx_pad_o",[[181,16],[181,25]],[[181,16],[181,25]],["uart_top"],["port"]],["rts_pad_o",[[182,16],[182,25]],[[182,16],[182,25]],["uart_top"],["port"]],["cts_pad_i",[[183,15],[183,24]],[[183,15],[183,24]],["uart_top"],["port"]],["dtr_pad_o",[[184,16],[184,25]],[[184,16],[184,25]],["uart_top"],["port"]],["dsr_pad_i",[[185,15],[185,24]],[[185,15],[185,24]],["uart_top"],["port"]],["ri_pad_i",[[186,15],[186,23]],[[186,15],[186,23]],["uart_top"],["port"]],["dcd_pad_i",[[187,15],[187,24]],[[187,15],[187,24]],["uart_top"],["port"]],["stx_pad_o",[[195,0],[195,24]],[[195,15],[195,24]],["uart_top"],["variable","wire"]],["rts_pad_o",[[196,0],[196,24]],[[196,15],[196,24]],["uart_top"],["variable","wire"]],["dtr_pad_o",[[197,0],[197,24]],[[197,15],[197,24]],["uart_top"],["variable","wire"]],["wb_adr_i",[[199,0],[199,21]],[[199,13],[199,21]],["uart_top"],["variable","wire"]],["wb_dat_i",[[200,0],[200,21]],[[200,13],[200,21]],["uart_top"],["variable","wire"]],["wb_dat_o",[[201,0],[201,21]],[[201,13],[201,21]],["uart_top"],["variable","wire"]],["wb_dat8_i",[[203,0],[203,28]],[[203,19],[203,28]],["uart_top"],["variable","wire"]],["wb_dat8_o",[[204,0],[204,28]],[[204,19],[204,28]],["uart_top"],["variable","wire"]],["wb_dat32_o",[[205,0],[205,29]],[[205,19],[205,29]],["uart_top"],["variable","wire"]],["wb_sel_i",[[206,0],[206,27]],[[206,19],[206,27]],["uart_top"],["variable","wire"]],["wb_adr_int",[[207,0],[207,23]],[[207,13],[207,23]],["uart_top"],["variable","wire"]],["we_o",[[208,0],[208,19]],[[208,15],[208,19]],["uart_top"],["variable","wire"]],["re_o",[[209,0],[209,26]],[[209,22],[209,26]],["uart_top"],["variable","wire"]],["wb_interface",[[215,0],[232,3]],[[215,9],[215,21]],["uart_top"],["instance","uart_wb"]],["regs",[[235,0],[259,1]],[[235,24],[235,28]],["uart_top"],["instance","uart_regs"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/uart/uart_defines.v"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/uart/uart_transmitter.v",[[[[[["uart_transmitter",[[149,0],[151,98]],[[149,7],[149,23]],[],["module"]],[353,9]],[[["SIM",[[150,2],[150,19]],[[150,12],[150,15]],["uart_transmitter"],["parameter-port","parameter"]],["clk",[[153,16],[153,19]],[[153,16],[153,19]],["uart_transmitter"],["port"]],["wb_rst_i",[[151,7],[151,15]],[[151,7],[151,15]],["uart_transmitter"],["port","clk"]],["lcr",[[151,17],[151,20]],[[151,17],[151,20]],["uart_transmitter"],["port","wb_rst_i"]],["tf_push",[[151,22],[151,29]],[[151,22],[151,29]],["uart_transmitter"],["port","lcr"]],["wb_dat_i",[[151,31],[151,39]],[[151,31],[151,39]],["uart_transmitter"],["port","tf_push"]],["enable",[[151,41],[151,47]],[[151,41],[151,47]],["uart_transmitter"],["port","wb_dat_i"]],["stx_pad_o",[[151,49],[151,58]],[[151,49],[151,58]],["uart_transmitter"],["port","enable"]],["tstate",[[151,60],[151,66]],[[151,60],[151,66]],["uart_transmitter"],["port","stx_pad_o"]],["tf_count",[[151,68],[151,76]],[[151,68],[151,76]],["uart_transmitter"],["port","tstate"]],["tx_reset",[[151,78],[151,86]],[[151,78],[151,86]],["uart_transmitter"],["port","tf_count"]],["lsr_mask",[[151,88],[151,96]],[[151,88],[151,96]],["uart_transmitter"],["port","tx_reset"]],["wb_rst_i",[[154,16],[154,24]],[[154,16],[154,24]],["uart_transmitter"],["port"]],["lcr",[[155,6],[155,23]],[[155,20],[155,23]],["uart_transmitter"],["port"]],["tf_push",[[156,16],[156,23]],[[156,16],[156,23]],["uart_transmitter"],["port"]],["wb_dat_i",[[157,6],[157,28]],[[157,20],[157,28]],["uart_transmitter"],["port"]],["enable",[[158,16],[158,22]],[[158,16],[158,22]],["uart_transmitter"],["port"]],["tx_reset",[[159,16],[159,24]],[[159,16],[159,24]],["uart_transmitter"],["port"]],["lsr_mask",[[160,16],[160,24]],[[160,16],[160,24]],["uart_transmitter"],["port"]],["stx_pad_o",[[161,17],[161,26]],[[161,17],[161,26]],["uart_transmitter"],["port"]],["tstate",[[162,7],[162,27]],[[162,21],[162,27]],["uart_transmitter"],["port"]],["tf_count",[[163,7],[163,43]],[[163,35],[163,43]],["uart_transmitter"],["port"]],["tstate",[[165,0],[165,25]],[[165,19],[165,25]],["uart_transmitter"],["variable","reg"]],["counter",[[166,0],[166,26]],[[166,19],[166,26]],["uart_transmitter"],["variable","reg"]],["bit_counter",[[167,0],[167,30]],[[167,19],[167,30]],["uart_transmitter"],["variable","reg"]],["shift_out",[[168,0],[168,28]],[[168,19],[168,28]],["uart_transmitter"],["variable","reg"]],["stx_o_tmp",[[169,0],[169,24]],[[169,15],[169,24]],["uart_transmitter"],["variable","reg"]],["parity_xor",[[170,0],[170,25]],[[170,15],[170,25]],["uart_transmitter"],["variable","reg"]],["tf_pop",[[171,0],[171,21]],[[171,15],[171,21]],["uart_transmitter"],["variable","reg"]],["bit_out",[[172,0],[172,22]],[[172,15],[172,22]],["uart_transmitter"],["variable","reg"]],["tf_data_in",[[177,0],[177,41]],[[177,31],[177,41]],["uart_transmitter"],["variable","wire"]],["tf_data_out",[[178,0],[178,42]],[[178,31],[178,42]],["uart_transmitter"],["variable","wire"]],["tf_push",[[179,0],[179,23]],[[179,16],[179,23]],["uart_transmitter"],["variable","wire"]],["tf_overrun",[[180,0],[180,26]],[[180,16],[180,26]],["uart_transmitter"],["variable","wire"]],["tf_count",[[181,0],[181,42]],[[181,34],[181,42]],["uart_transmitter"],["variable","wire"]],["fifo_tx",[[185,0],[196,1]],[[185,11],[185,18]],["uart_transmitter"],["instance","uart_tfifo"]],["s_idle",[[200,0],[200,32]],[[200,11],[200,17]],["uart_transmitter"],["localparam"]],["s_send_start",[[201,0],[201,32]],[[201,11],[201,23]],["uart_transmitter"],["localparam"]],["s_send_byte",[[202,0],[202,32]],[[202,11],[202,22]],["uart_transmitter"],["localparam"]],["s_send_parity",[[203,0],[203,32]],[[203,11],[203,24]],["uart_transmitter"],["localparam"]],["s_send_stop",[[204,0],[204,32]],[[204,11],[204,22]],["uart_transmitter"],["localparam"]],["s_pop_byte",[[205,0],[205,32]],[[205,11],[205,21]],["uart_transmitter"],["localparam"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/uart/uart_defines.v"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/uart/uart_wb.v",[[[[[["uart_wb",[[138,0],[142,2]],[[138,7],[138,14]],[],["module"]],[257,0]],[[["clk",[[144,10],[144,13]],[[144,10],[144,13]],["uart_wb"],["port"]],["wb_rst_i",[[138,21],[138,29]],[[138,21],[138,29]],["uart_wb"],["port","clk"]],["wb_we_i",[[139,1],[139,8]],[[139,1],[139,8]],["uart_wb"],["port","wb_rst_i"]],["wb_stb_i",[[139,10],[139,18]],[[139,10],[139,18]],["uart_wb"],["port","wb_we_i"]],["wb_cyc_i",[[139,20],[139,28]],[[139,20],[139,28]],["uart_wb"],["port","wb_stb_i"]],["wb_ack_o",[[139,30],[139,38]],[[139,30],[139,38]],["uart_wb"],["port","wb_cyc_i"]],["wb_adr_i",[[139,40],[139,48]],[[139,40],[139,48]],["uart_wb"],["port","wb_ack_o"]],["wb_adr_int",[[140,1],[140,11]],[[140,1],[140,11]],["uart_wb"],["port","wb_adr_i"]],["wb_dat_i",[[140,13],[140,21]],[[140,13],[140,21]],["uart_wb"],["port","wb_adr_int"]],["wb_dat_o",[[140,23],[140,31]],[[140,23],[140,31]],["uart_wb"],["port","wb_dat_i"]],["wb_dat8_i",[[140,33],[140,42]],[[140,33],[140,42]],["uart_wb"],["port","wb_dat_o"]],["wb_dat8_o",[[140,44],[140,53]],[[140,44],[140,53]],["uart_wb"],["port","wb_dat8_i"]],["wb_dat32_o",[[140,55],[140,65]],[[140,55],[140,65]],["uart_wb"],["port","wb_dat8_o"]],["wb_sel_i",[[140,67],[140,75]],[[140,67],[140,75]],["uart_wb"],["port","wb_dat32_o"]],["we_o",[[141,1],[141,5]],[[141,1],[141,5]],["uart_wb"],["port","wb_sel_i"]],["re_o",[[141,7],[141,11]],[[141,7],[141,11]],["uart_wb"],["port","we_o"]],["wb_rst_i",[[147,10],[147,18]],[[147,10],[147,18]],["uart_wb"],["port"]],["wb_we_i",[[148,10],[148,17]],[[148,10],[148,17]],["uart_wb"],["port"]],["wb_stb_i",[[149,10],[149,18]],[[149,10],[149,18]],["uart_wb"],["port"]],["wb_cyc_i",[[150,10],[150,18]],[[150,10],[150,18]],["uart_wb"],["port"]],["wb_sel_i",[[151,6],[151,22]],[[151,14],[151,22]],["uart_wb"],["port"]],["wb_adr_i",[[152,6],[152,21]],[[152,13],[152,21]],["uart_wb"],["port"]],["wb_dat_i",[[154,6],[154,21]],[[154,13],[154,21]],["uart_wb"],["port"]],["wb_dat_o",[[155,7],[155,21]],[[155,13],[155,21]],["uart_wb"],["port"]],["wb_dat_o",[[156,0],[156,20]],[[156,12],[156,20]],["uart_wb"],["variable","reg"]],["wb_dat_i",[[157,0],[157,21]],[[157,13],[157,21]],["uart_wb"],["variable","wire"]],["wb_dat_is",[[158,0],[158,21]],[[158,12],[158,21]],["uart_wb"],["variable","reg"]],["wb_adr_int",[[160,7],[160,23]],[[160,13],[160,23]],["uart_wb"],["port"]],["wb_dat8_o",[[161,6],[161,23]],[[161,14],[161,23]],["uart_wb"],["port"]],["wb_dat8_i",[[162,7],[162,23]],[[162,14],[162,23]],["uart_wb"],["port"]],["wb_dat32_o",[[163,6],[163,24]],[[163,14],[163,24]],["uart_wb"],["port"]],["wb_ack_o",[[164,11],[164,19]],[[164,11],[164,19]],["uart_wb"],["port"]],["we_o",[[165,11],[165,15]],[[165,11],[165,15]],["uart_wb"],["port"]],["re_o",[[166,11],[166,15]],[[166,11],[166,15]],["uart_wb"],["port"]],["we_o",[[168,0],[168,14]],[[168,10],[168,14]],["uart_wb"],["variable","wire"]],["wb_ack_o",[[169,0],[169,17]],[[169,9],[169,17]],["uart_wb"],["variable","reg"]],["wb_dat8_i",[[170,0],[170,22]],[[170,13],[170,22]],["uart_wb"],["variable","reg"]],["wb_dat8_o",[[171,0],[171,23]],[[171,14],[171,23]],["uart_wb"],["variable","wire"]],["wb_adr_int",[[172,0],[172,21]],[[172,11],[172,21]],["uart_wb"],["variable","wire"]],["wb_adr_is",[[173,0],[173,19]],[[173,10],[173,19]],["uart_wb"],["variable","reg"]],["wb_we_is",[[174,0],[174,20]],[[174,12],[174,20]],["uart_wb"],["variable","reg"]],["wb_cyc_is",[[175,0],[175,21]],[[175,12],[175,21]],["uart_wb"],["variable","reg"]],["wb_stb_is",[[176,0],[176,21]],[[176,12],[176,21]],["uart_wb"],["variable","reg"]],["wb_sel_i",[[177,0],[177,21]],[[177,13],[177,21]],["uart_wb"],["variable","wire"]],["wre",[[178,0],[178,11]],[[178,8],[178,11]],["uart_wb"],["variable","reg"]],["wbstate",[[181,0],[181,19]],[[181,12],[181,19]],["uart_wb"],["variable","reg"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/uart/uart_defines.v"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/dbg/el2_dbg.sv",[[[[[["el2_dbg",[[[23,0],[26,0]],[[0,0],[157,5]],[[26,0],[115,2]]],[[23,7],[23,14]],[],["module"]],[757,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_dbg"],["parameter-port","el2_param_t"]],["dbg_cmd_addr",[[29,3],[29,51]],[[29,39],[29,51]],["el2_dbg"],["port","logic"]],["dbg_cmd_wrdata",[[30,3],[30,53]],[[30,39],[30,53]],["el2_dbg"],["port","logic"]],["dbg_cmd_valid",[[31,3],[31,52]],[[31,39],[31,52]],["el2_dbg"],["port","logic"]],["dbg_cmd_write",[[32,3],[32,52]],[[32,39],[32,52]],["el2_dbg"],["port","logic"]],["dbg_cmd_type",[[33,3],[33,51]],[[33,39],[33,51]],["el2_dbg"],["port","logic"]],["dbg_cmd_size",[[34,3],[34,51]],[[34,39],[34,51]],["el2_dbg"],["port","logic"]],["dbg_core_rst_l",[[35,3],[35,53]],[[35,39],[35,53]],["el2_dbg"],["port","logic"]],["core_dbg_rddata",[[38,3],[38,54]],[[38,39],[38,54]],["el2_dbg"],["port","logic"]],["core_dbg_cmd_done",[[39,3],[39,56]],[[39,39],[39,56]],["el2_dbg"],["port","logic"]],["core_dbg_cmd_fail",[[40,3],[40,56]],[[40,39],[40,56]],["el2_dbg"],["port","logic"]],["dbg_dma_bubble",[[43,3],[43,53]],[[43,39],[43,53]],["el2_dbg"],["port","logic"]],["dma_dbg_ready",[[44,3],[44,52]],[[44,39],[44,52]],["el2_dbg"],["port","logic"]],["dbg_halt_req",[[47,3],[47,51]],[[47,39],[47,51]],["el2_dbg"],["port","logic"]],["dbg_resume_req",[[48,3],[48,53]],[[48,39],[48,53]],["el2_dbg"],["port","logic"]],["dec_tlu_debug_mode",[[49,3],[49,57]],[[49,39],[49,57]],["el2_dbg"],["port","logic"]],["dec_tlu_dbg_halted",[[50,3],[50,57]],[[50,39],[50,57]],["el2_dbg"],["port","logic"]],["dec_tlu_mpc_halted_only",[[51,3],[51,62]],[[51,39],[51,62]],["el2_dbg"],["port","logic"]],["dec_tlu_resume_ack",[[52,3],[52,57]],[[52,39],[52,57]],["el2_dbg"],["port","logic"]],["dmi_reg_en",[[55,3],[55,49]],[[55,39],[55,49]],["el2_dbg"],["port","logic"]],["dmi_reg_addr",[[56,3],[56,51]],[[56,39],[56,51]],["el2_dbg"],["port","logic"]],["dmi_reg_wr_en",[[57,3],[57,52]],[[57,39],[57,52]],["el2_dbg"],["port","logic"]],["dmi_reg_wdata",[[58,3],[58,52]],[[58,39],[58,52]],["el2_dbg"],["port","logic"]],["dmi_reg_rdata",[[61,3],[61,52]],[[61,39],[61,52]],["el2_dbg"],["port","logic"]],["sb_axi_awvalid",[[64,3],[64,53]],[[64,39],[64,53]],["el2_dbg"],["port","logic"]],["sb_axi_awready",[[65,3],[65,53]],[[65,39],[65,53]],["el2_dbg"],["port","logic"]],["sb_axi_awid",[[66,3],[66,50]],[[66,39],[66,50]],["el2_dbg"],["port","logic"]],["sb_axi_awaddr",[[67,3],[67,52]],[[67,39],[67,52]],["el2_dbg"],["port","logic"]],["sb_axi_awregion",[[68,3],[68,54]],[[68,39],[68,54]],["el2_dbg"],["port","logic"]],["sb_axi_awlen",[[69,3],[69,51]],[[69,39],[69,51]],["el2_dbg"],["port","logic"]],["sb_axi_awsize",[[70,3],[70,52]],[[70,39],[70,52]],["el2_dbg"],["port","logic"]],["sb_axi_awburst",[[71,3],[71,53]],[[71,39],[71,53]],["el2_dbg"],["port","logic"]],["sb_axi_awlock",[[72,3],[72,52]],[[72,39],[72,52]],["el2_dbg"],["port","logic"]],["sb_axi_awcache",[[73,3],[73,53]],[[73,39],[73,53]],["el2_dbg"],["port","logic"]],["sb_axi_awprot",[[74,3],[74,52]],[[74,39],[74,52]],["el2_dbg"],["port","logic"]],["sb_axi_awqos",[[75,3],[75,51]],[[75,39],[75,51]],["el2_dbg"],["port","logic"]],["sb_axi_wvalid",[[77,3],[77,52]],[[77,39],[77,52]],["el2_dbg"],["port","logic"]],["sb_axi_wready",[[78,3],[78,52]],[[78,39],[78,52]],["el2_dbg"],["port","logic"]],["sb_axi_wdata",[[79,3],[79,51]],[[79,39],[79,51]],["el2_dbg"],["port","logic"]],["sb_axi_wstrb",[[80,3],[80,51]],[[80,39],[80,51]],["el2_dbg"],["port","logic"]],["sb_axi_wlast",[[81,3],[81,51]],[[81,39],[81,51]],["el2_dbg"],["port","logic"]],["sb_axi_bvalid",[[83,3],[83,52]],[[83,39],[83,52]],["el2_dbg"],["port","logic"]],["sb_axi_bready",[[84,3],[84,52]],[[84,39],[84,52]],["el2_dbg"],["port","logic"]],["sb_axi_bresp",[[85,3],[85,51]],[[85,39],[85,51]],["el2_dbg"],["port","logic"]],["sb_axi_arvalid",[[88,3],[88,53]],[[88,39],[88,53]],["el2_dbg"],["port","logic"]],["sb_axi_arready",[[89,3],[89,53]],[[89,39],[89,53]],["el2_dbg"],["port","logic"]],["sb_axi_arid",[[90,3],[90,50]],[[90,39],[90,50]],["el2_dbg"],["port","logic"]],["sb_axi_araddr",[[91,3],[91,52]],[[91,39],[91,52]],["el2_dbg"],["port","logic"]],["sb_axi_arregion",[[92,3],[92,54]],[[92,39],[92,54]],["el2_dbg"],["port","logic"]],["sb_axi_arlen",[[93,3],[93,51]],[[93,39],[93,51]],["el2_dbg"],["port","logic"]],["sb_axi_arsize",[[94,3],[94,52]],[[94,39],[94,52]],["el2_dbg"],["port","logic"]],["sb_axi_arburst",[[95,3],[95,53]],[[95,39],[95,53]],["el2_dbg"],["port","logic"]],["sb_axi_arlock",[[96,3],[96,52]],[[96,39],[96,52]],["el2_dbg"],["port","logic"]],["sb_axi_arcache",[[97,3],[97,53]],[[97,39],[97,53]],["el2_dbg"],["port","logic"]],["sb_axi_arprot",[[98,3],[98,52]],[[98,39],[98,52]],["el2_dbg"],["port","logic"]],["sb_axi_arqos",[[99,3],[99,51]],[[99,39],[99,51]],["el2_dbg"],["port","logic"]],["sb_axi_rvalid",[[101,3],[101,52]],[[101,39],[101,52]],["el2_dbg"],["port","logic"]],["sb_axi_rready",[[102,3],[102,52]],[[102,39],[102,52]],["el2_dbg"],["port","logic"]],["sb_axi_rdata",[[103,3],[103,51]],[[103,39],[103,51]],["el2_dbg"],["port","logic"]],["sb_axi_rresp",[[104,3],[104,51]],[[104,39],[104,51]],["el2_dbg"],["port","logic"]],["dbg_bus_clk_en",[[106,3],[106,53]],[[106,39],[106,53]],["el2_dbg"],["port","logic"]],["clk",[[109,3],[109,42]],[[109,39],[109,42]],["el2_dbg"],["port","logic"]],["free_clk",[[110,3],[110,47]],[[110,39],[110,47]],["el2_dbg"],["port","logic"]],["rst_l",[[111,3],[111,44]],[[111,39],[111,44]],["el2_dbg"],["port","logic"]],["dbg_rst_l",[[112,3],[112,48]],[[112,39],[112,48]],["el2_dbg"],["port","logic"]],["clk_override",[[113,3],[113,51]],[[113,39],[113,51]],["el2_dbg"],["port","logic"]],["scan_mode",[[114,3],[114,48]],[[114,39],[114,48]],["el2_dbg"],["port","logic"]],["IDLE",[[118,29],[118,38]],[[118,29],[118,33]],["el2_dbg"],["enum_member","#AnonymousEnum18"]],["HALTING",[[118,40],[118,52]],[[118,40],[118,47]],["el2_dbg"],["enum_member","#AnonymousEnum18"]],["HALTED",[[118,54],[118,65]],[[118,54],[118,60]],["el2_dbg"],["enum_member","#AnonymousEnum18"]],["CORE_CMD_START",[[118,67],[118,86]],[[118,67],[118,81]],["el2_dbg"],["enum_member","#AnonymousEnum18"]],["CORE_CMD_WAIT",[[118,88],[118,106]],[[118,88],[118,101]],["el2_dbg"],["enum_member","#AnonymousEnum18"]],["SB_CMD_START",[[118,108],[118,125]],[[118,108],[118,120]],["el2_dbg"],["enum_member","#AnonymousEnum18"]],["SB_CMD_SEND",[[118,127],[118,143]],[[118,127],[118,138]],["el2_dbg"],["enum_member","#AnonymousEnum18"]],["SB_CMD_RESP",[[118,145],[118,161]],[[118,145],[118,156]],["el2_dbg"],["enum_member","#AnonymousEnum18"]],["CMD_DONE",[[118,163],[118,176]],[[118,163],[118,171]],["el2_dbg"],["enum_member","#AnonymousEnum18"]],["RESUMING",[[118,178],[118,191]],[[118,178],[118,186]],["el2_dbg"],["enum_member","#AnonymousEnum18"]],["state_t",[[118,3],[118,201]],[[118,193],[118,200]],["el2_dbg"],["typedef","#AnonymousEnum18"]],["SBIDLE",[[119,29],[119,40]],[[119,29],[119,35]],["el2_dbg"],["enum_member","#AnonymousEnum19"]],["WAIT_RD",[[119,42],[119,54]],[[119,42],[119,49]],["el2_dbg"],["enum_member","#AnonymousEnum19"]],["WAIT_WR",[[119,56],[119,68]],[[119,56],[119,63]],["el2_dbg"],["enum_member","#AnonymousEnum19"]],["CMD_RD",[[119,70],[119,81]],[[119,70],[119,76]],["el2_dbg"],["enum_member","#AnonymousEnum19"]],["CMD_WR",[[119,83],[119,94]],[[119,83],[119,89]],["el2_dbg"],["enum_member","#AnonymousEnum19"]],["CMD_WR_ADDR",[[119,96],[119,112]],[[119,96],[119,107]],["el2_dbg"],["enum_member","#AnonymousEnum19"]],["CMD_WR_DATA",[[119,114],[119,130]],[[119,114],[119,125]],["el2_dbg"],["enum_member","#AnonymousEnum19"]],["RSP_RD",[[119,132],[119,143]],[[119,132],[119,138]],["el2_dbg"],["enum_member","#AnonymousEnum19"]],["RSP_WR",[[119,145],[119,156]],[[119,145],[119,151]],["el2_dbg"],["enum_member","#AnonymousEnum19"]],["DONE",[[119,158],[119,167]],[[119,158],[119,162]],["el2_dbg"],["enum_member","#AnonymousEnum19"]],["sb_state_t",[[119,3],[119,180]],[[119,169],[119,179]],["el2_dbg"],["typedef","#AnonymousEnum19"]],["dbg_state",[[121,3],[121,26]],[[121,17],[121,26]],["el2_dbg"],["variable","state_t"]],["dbg_nxtstate",[[122,3],[122,29]],[[122,17],[122,29]],["el2_dbg"],["variable","state_t"]],["dbg_state_en",[[123,3],[123,29]],[[123,17],[123,29]],["el2_dbg"],["variable","logic"]],["dmstatus_reg",[[125,3],[125,29]],[[125,17],[125,29]],["el2_dbg"],["variable","logic"]],["dmcontrol_reg",[[126,3],[126,30]],[[126,17],[126,30]],["el2_dbg"],["variable","logic"]],["command_reg",[[127,3],[127,28]],[[127,17],[127,28]],["el2_dbg"],["variable","logic"]],["abstractcs_reg",[[128,3],[128,31]],[[128,17],[128,31]],["el2_dbg"],["variable","logic"]],["haltsum0_reg",[[129,3],[129,29]],[[129,17],[129,29]],["el2_dbg"],["variable","logic"]],["data0_reg",[[130,3],[130,26]],[[130,17],[130,26]],["el2_dbg"],["variable","logic"]],["data1_reg",[[131,3],[131,26]],[[131,17],[131,26]],["el2_dbg"],["variable","logic"]],["data0_din",[[134,3],[134,26]],[[134,17],[134,26]],["el2_dbg"],["variable","logic"]],["data0_reg_wren",[[135,3],[135,31]],[[135,17],[135,31]],["el2_dbg"],["variable","logic"]],["data0_reg_wren0",[[135,3],[135,48]],[[135,33],[135,48]],["el2_dbg"],["variable","data0_reg_wren"]],["data0_reg_wren1",[[135,3],[135,65]],[[135,50],[135,65]],["el2_dbg"],["variable","data0_reg_wren0"]],["data0_reg_wren2",[[135,3],[135,82]],[[135,67],[135,82]],["el2_dbg"],["variable","data0_reg_wren1"]],["data1_din",[[137,3],[137,26]],[[137,17],[137,26]],["el2_dbg"],["variable","logic"]],["data1_reg_wren",[[138,3],[138,31]],[[138,17],[138,31]],["el2_dbg"],["variable","logic"]],["data1_reg_wren0",[[138,3],[138,48]],[[138,33],[138,48]],["el2_dbg"],["variable","data1_reg_wren"]],["data1_reg_wren1",[[138,3],[138,65]],[[138,50],[138,65]],["el2_dbg"],["variable","data1_reg_wren0"]],["abstractcs_busy_wren",[[140,3],[140,37]],[[140,17],[140,37]],["el2_dbg"],["variable","logic"]],["abstractcs_busy_din",[[141,3],[141,36]],[[141,17],[141,36]],["el2_dbg"],["variable","logic"]],["abstractcs_error_din",[[142,3],[142,37]],[[142,17],[142,37]],["el2_dbg"],["variable","logic"]],["abstractcs_error_sel0",[[143,3],[143,38]],[[143,17],[143,38]],["el2_dbg"],["variable","logic"]],["abstractcs_error_sel1",[[143,3],[143,61]],[[143,40],[143,61]],["el2_dbg"],["variable","abstractcs_error_sel0"]],["abstractcs_error_sel2",[[143,3],[143,84]],[[143,63],[143,84]],["el2_dbg"],["variable","abstractcs_error_sel1"]],["abstractcs_error_sel3",[[143,3],[143,107]],[[143,86],[143,107]],["el2_dbg"],["variable","abstractcs_error_sel2"]],["abstractcs_error_sel4",[[143,3],[143,130]],[[143,109],[143,130]],["el2_dbg"],["variable","abstractcs_error_sel3"]],["abstractcs_error_sel5",[[143,3],[143,153]],[[143,132],[143,153]],["el2_dbg"],["variable","abstractcs_error_sel4"]],["abstractcs_error_sel6",[[143,3],[143,176]],[[143,155],[143,176]],["el2_dbg"],["variable","abstractcs_error_sel5"]],["dbg_sb_bus_error",[[144,3],[144,33]],[[144,17],[144,33]],["el2_dbg"],["variable","logic"]],["abstractauto_reg_wren",[[146,3],[146,38]],[[146,17],[146,38]],["el2_dbg"],["variable","logic"]],["abstractauto_reg",[[147,3],[147,33]],[[147,17],[147,33]],["el2_dbg"],["variable","logic"]],["dmstatus_resumeack_wren",[[150,3],[150,40]],[[150,17],[150,40]],["el2_dbg"],["variable","logic"]],["dmstatus_resumeack_din",[[151,3],[151,39]],[[151,17],[151,39]],["el2_dbg"],["variable","logic"]],["dmstatus_haveresetn_wren",[[152,3],[152,41]],[[152,17],[152,41]],["el2_dbg"],["variable","logic"]],["dmstatus_resumeack",[[153,3],[153,35]],[[153,17],[153,35]],["el2_dbg"],["variable","logic"]],["dmstatus_unavail",[[154,3],[154,33]],[[154,17],[154,33]],["el2_dbg"],["variable","logic"]],["dmstatus_running",[[155,3],[155,33]],[[155,17],[155,33]],["el2_dbg"],["variable","logic"]],["dmstatus_halted",[[156,3],[156,32]],[[156,17],[156,32]],["el2_dbg"],["variable","logic"]],["dmstatus_havereset",[[157,3],[157,35]],[[157,17],[157,35]],["el2_dbg"],["variable","logic"]],["dmstatus_haveresetn",[[157,3],[157,56]],[[157,37],[157,56]],["el2_dbg"],["variable","dmstatus_havereset"]],["resumereq",[[160,3],[160,26]],[[160,17],[160,26]],["el2_dbg"],["variable","logic"]],["dmcontrol_wren",[[161,3],[161,31]],[[161,17],[161,31]],["el2_dbg"],["variable","logic"]],["dmcontrol_wren_Q",[[161,3],[161,49]],[[161,33],[161,49]],["el2_dbg"],["variable","dmcontrol_wren"]],["execute_command_ns",[[163,3],[163,35]],[[163,17],[163,35]],["el2_dbg"],["variable","logic"]],["execute_command",[[163,3],[163,52]],[[163,37],[163,52]],["el2_dbg"],["variable","execute_command_ns"]],["command_wren",[[164,3],[164,29]],[[164,17],[164,29]],["el2_dbg"],["variable","logic"]],["command_regno_wren",[[164,3],[164,49]],[[164,31],[164,49]],["el2_dbg"],["variable","command_wren"]],["command_transfer_din",[[165,3],[165,37]],[[165,17],[165,37]],["el2_dbg"],["variable","logic"]],["command_postexec_din",[[166,3],[166,37]],[[166,17],[166,37]],["el2_dbg"],["variable","logic"]],["command_din",[[167,3],[167,28]],[[167,17],[167,28]],["el2_dbg"],["variable","logic"]],["dbg_cmd_addr_incr",[[168,3],[168,34]],[[168,17],[168,34]],["el2_dbg"],["variable","logic"]],["dbg_cmd_curr_addr",[[169,3],[169,34]],[[169,17],[169,34]],["el2_dbg"],["variable","logic"]],["dbg_cmd_next_addr",[[170,3],[170,34]],[[170,17],[170,34]],["el2_dbg"],["variable","logic"]],["dmi_reg_rdata_din",[[173,3],[173,34]],[[173,17],[173,34]],["el2_dbg"],["variable","logic"]],["sb_state",[[175,3],[175,25]],[[175,17],[175,25]],["el2_dbg"],["variable","sb_state_t"]],["sb_nxtstate",[[176,3],[176,28]],[[176,17],[176,28]],["el2_dbg"],["variable","sb_state_t"]],["sb_state_en",[[177,3],[177,28]],[[177,17],[177,28]],["el2_dbg"],["variable","logic"]],["sbcs_wren",[[180,3],[180,31]],[[180,22],[180,31]],["el2_dbg"],["variable","logic"]],["sbcs_sbbusy_wren",[[181,3],[181,38]],[[181,22],[181,38]],["el2_dbg"],["variable","logic"]],["sbcs_sbbusy_din",[[182,3],[182,37]],[[182,22],[182,37]],["el2_dbg"],["variable","logic"]],["sbcs_sbbusyerror_wren",[[183,3],[183,43]],[[183,22],[183,43]],["el2_dbg"],["variable","logic"]],["sbcs_sbbusyerror_din",[[184,3],[184,42]],[[184,22],[184,42]],["el2_dbg"],["variable","logic"]],["sbcs_sberror_wren",[[186,3],[186,39]],[[186,22],[186,39]],["el2_dbg"],["variable","logic"]],["sbcs_sberror_din",[[187,3],[187,38]],[[187,22],[187,38]],["el2_dbg"],["variable","logic"]],["sbcs_unaligned",[[188,3],[188,36]],[[188,22],[188,36]],["el2_dbg"],["variable","logic"]],["sbcs_illegal_size",[[189,3],[189,39]],[[189,22],[189,39]],["el2_dbg"],["variable","logic"]],["sbcs_reg_int",[[190,3],[190,34]],[[190,22],[190,34]],["el2_dbg"],["variable","logic"]],["sbdata0_reg_wren0",[[193,3],[193,39]],[[193,22],[193,39]],["el2_dbg"],["variable","logic"]],["sbdata0_reg_wren1",[[194,3],[194,39]],[[194,22],[194,39]],["el2_dbg"],["variable","logic"]],["sbdata0_reg_wren",[[195,3],[195,38]],[[195,22],[195,38]],["el2_dbg"],["variable","logic"]],["sbdata0_din",[[196,3],[196,33]],[[196,22],[196,33]],["el2_dbg"],["variable","logic"]],["sbdata1_reg_wren0",[[198,3],[198,39]],[[198,22],[198,39]],["el2_dbg"],["variable","logic"]],["sbdata1_reg_wren1",[[199,3],[199,39]],[[199,22],[199,39]],["el2_dbg"],["variable","logic"]],["sbdata1_reg_wren",[[200,3],[200,38]],[[200,22],[200,38]],["el2_dbg"],["variable","logic"]],["sbdata1_din",[[201,3],[201,33]],[[201,22],[201,33]],["el2_dbg"],["variable","logic"]],["sbaddress0_reg_wren0",[[203,3],[203,42]],[[203,22],[203,42]],["el2_dbg"],["variable","logic"]],["sbaddress0_reg_wren1",[[204,3],[204,42]],[[204,22],[204,42]],["el2_dbg"],["variable","logic"]],["sbaddress0_reg_wren",[[205,3],[205,41]],[[205,22],[205,41]],["el2_dbg"],["variable","logic"]],["sbaddress0_reg_din",[[206,3],[206,40]],[[206,22],[206,40]],["el2_dbg"],["variable","logic"]],["sbaddress0_incr",[[207,3],[207,37]],[[207,22],[207,37]],["el2_dbg"],["variable","logic"]],["sbreadonaddr_access",[[208,3],[208,41]],[[208,22],[208,41]],["el2_dbg"],["variable","logic"]],["sbreadondata_access",[[209,3],[209,41]],[[209,22],[209,41]],["el2_dbg"],["variable","logic"]],["sbdata0wr_access",[[210,3],[210,38]],[[210,22],[210,38]],["el2_dbg"],["variable","logic"]],["sb_abmem_cmd_done_in",[[212,3],[212,42]],[[212,22],[212,42]],["el2_dbg"],["variable","logic"]],["sb_abmem_data_done_in",[[212,3],[212,65]],[[212,44],[212,65]],["el2_dbg"],["variable","sb_abmem_cmd_done_in"]],["sb_abmem_cmd_done_en",[[213,3],[213,42]],[[213,22],[213,42]],["el2_dbg"],["variable","logic"]],["sb_abmem_data_done_en",[[213,3],[213,65]],[[213,44],[213,65]],["el2_dbg"],["variable","sb_abmem_cmd_done_en"]],["sb_abmem_cmd_done",[[214,3],[214,39]],[[214,22],[214,39]],["el2_dbg"],["variable","logic"]],["sb_abmem_data_done",[[214,3],[214,59]],[[214,41],[214,59]],["el2_dbg"],["variable","sb_abmem_cmd_done"]],["abmem_addr",[[215,3],[215,32]],[[215,22],[215,32]],["el2_dbg"],["variable","logic"]],["abmem_addr_in_dccm_region",[[216,3],[216,47]],[[216,22],[216,47]],["el2_dbg"],["variable","logic"]],["abmem_addr_in_iccm_region",[[216,3],[216,74]],[[216,49],[216,74]],["el2_dbg"],["variable","abmem_addr_in_dccm_region"]],["abmem_addr_in_pic_region",[[216,3],[216,100]],[[216,76],[216,100]],["el2_dbg"],["variable","abmem_addr_in_iccm_region"]],["abmem_addr_core_local",[[217,3],[217,43]],[[217,22],[217,43]],["el2_dbg"],["variable","logic"]],["abmem_addr_external",[[218,3],[218,41]],[[218,22],[218,41]],["el2_dbg"],["variable","logic"]],["sb_cmd_pending",[[220,3],[220,36]],[[220,22],[220,36]],["el2_dbg"],["variable","logic"]],["sb_abmem_cmd_pending",[[220,3],[220,58]],[[220,38],[220,58]],["el2_dbg"],["variable","sb_cmd_pending"]],["sb_abmem_cmd_write",[[221,3],[221,40]],[[221,22],[221,40]],["el2_dbg"],["variable","logic"]],["sb_abmem_cmd_size",[[222,3],[222,39]],[[222,22],[222,39]],["el2_dbg"],["variable","logic"]],["sb_abmem_cmd_addr",[[223,3],[223,39]],[[223,22],[223,39]],["el2_dbg"],["variable","logic"]],["sb_abmem_cmd_wdata",[[224,3],[224,40]],[[224,22],[224,40]],["el2_dbg"],["variable","logic"]],["sb_cmd_size",[[226,3],[226,33]],[[226,22],[226,33]],["el2_dbg"],["variable","logic"]],["sb_cmd_addr",[[227,3],[227,33]],[[227,22],[227,33]],["el2_dbg"],["variable","logic"]],["sb_cmd_wdata",[[228,3],[228,34]],[[228,22],[228,34]],["el2_dbg"],["variable","logic"]],["sb_bus_cmd_read",[[230,3],[230,37]],[[230,22],[230,37]],["el2_dbg"],["variable","logic"]],["sb_bus_cmd_write_addr",[[230,3],[230,60]],[[230,39],[230,60]],["el2_dbg"],["variable","sb_bus_cmd_read"]],["sb_bus_cmd_write_data",[[230,3],[230,83]],[[230,62],[230,83]],["el2_dbg"],["variable","sb_bus_cmd_write_addr"]],["sb_bus_rsp_read",[[231,3],[231,37]],[[231,22],[231,37]],["el2_dbg"],["variable","logic"]],["sb_bus_rsp_write",[[231,3],[231,55]],[[231,39],[231,55]],["el2_dbg"],["variable","sb_bus_rsp_read"]],["sb_bus_rsp_error",[[232,3],[232,38]],[[232,22],[232,38]],["el2_dbg"],["variable","logic"]],["sb_bus_rdata",[[233,3],[233,34]],[[233,22],[233,34]],["el2_dbg"],["variable","logic"]],["sbcs_reg",[[236,3],[236,30]],[[236,22],[236,30]],["el2_dbg"],["variable","logic"]],["sbaddress0_reg",[[237,3],[237,36]],[[237,22],[237,36]],["el2_dbg"],["variable","logic"]],["sbdata0_reg",[[238,3],[238,33]],[[238,22],[238,33]],["el2_dbg"],["variable","logic"]],["sbdata1_reg",[[239,3],[239,33]],[[239,22],[239,33]],["el2_dbg"],["variable","logic"]],["sb_abmem_cmd_arvalid",[[241,3],[241,42]],[[241,22],[241,42]],["el2_dbg"],["variable","logic"]],["sb_abmem_cmd_awvalid",[[241,3],[241,64]],[[241,44],[241,64]],["el2_dbg"],["variable","sb_abmem_cmd_arvalid"]],["sb_abmem_cmd_wvalid",[[241,3],[241,85]],[[241,66],[241,85]],["el2_dbg"],["variable","sb_abmem_cmd_awvalid"]],["sb_abmem_read_pend",[[242,3],[242,40]],[[242,22],[242,40]],["el2_dbg"],["variable","logic"]],["sb_cmd_awvalid",[[243,3],[243,36]],[[243,22],[243,36]],["el2_dbg"],["variable","logic"]],["sb_cmd_wvalid",[[243,3],[243,51]],[[243,38],[243,51]],["el2_dbg"],["variable","sb_cmd_awvalid"]],["sb_cmd_arvalid",[[243,3],[243,67]],[[243,53],[243,67]],["el2_dbg"],["variable","sb_cmd_wvalid"]],["sb_read_pend",[[244,3],[244,34]],[[244,22],[244,34]],["el2_dbg"],["variable","logic"]],["sb_axi_addr",[[245,3],[245,33]],[[245,22],[245,33]],["el2_dbg"],["variable","logic"]],["sb_axi_wrdata",[[246,3],[246,35]],[[246,22],[246,35]],["el2_dbg"],["variable","logic"]],["sb_axi_size",[[247,3],[247,33]],[[247,22],[247,33]],["el2_dbg"],["variable","logic"]],["dbg_dm_rst_l",[[249,3],[249,34]],[[249,22],[249,34]],["el2_dbg"],["variable","logic"]],["rst_l_sync",[[250,3],[250,32]],[[250,22],[250,32]],["el2_dbg"],["variable","logic"]],["dbg_free_clken",[[253,3],[253,36]],[[253,22],[253,36]],["el2_dbg"],["variable","logic"]],["dbg_free_clk",[[254,3],[254,34]],[[254,22],[254,34]],["el2_dbg"],["variable","logic"]],["sb_free_clken",[[256,3],[256,35]],[[256,22],[256,35]],["el2_dbg"],["variable","logic"]],["sb_free_clk",[[257,3],[257,33]],[[257,22],[257,33]],["el2_dbg"],["variable","logic"]],["dbg_free_cgc",[[266,3],[266,76]],[[266,13],[266,25]],["el2_dbg"],["instance","rvoclkhdr"]],["sb_free_cgc",[[267,3],[267,74]],[[267,13],[267,24]],["el2_dbg"],["instance","rvoclkhdr"]],["rstl_syncff",[[276,3],[276,96]],[[276,17],[276,28]],["el2_dbg"],["instance","rvsyncss"]],["sbcs_sbbusyerror_reg",[[290,3],[290,159]],[[290,15],[290,35]],["el2_dbg"],["instance","rvdffs"]],["sbcs_sbbusy_reg",[[291,3],[291,159]],[[291,15],[291,30]],["el2_dbg"],["instance","rvdffs"]],["sbcs_sbreadonaddr_reg",[[292,3],[292,159]],[[292,15],[292,36]],["el2_dbg"],["instance","rvdffs"]],["sbcs_misc_reg",[[293,3],[294,134]],[[293,15],[293,28]],["el2_dbg"],["instance","rvdffs"]],["sbcs_error_reg",[[295,3],[295,159]],[[295,15],[295,29]],["el2_dbg"],["instance","rvdffs"]],["dbg_sbdata0_reg",[[322,3],[322,138]],[[322,19],[322,34]],["el2_dbg"],["instance","rvdffe"]],["dbg_sbdata1_reg",[[323,3],[323,138]],[[323,19],[323,34]],["el2_dbg"],["instance","rvdffe"]],["dbg_sbaddress0_reg",[[330,3],[330,154]],[[330,19],[330,37]],["el2_dbg"],["instance","rvdffe"]],["dmcontrolff",[[344,3],[344,223]],[[344,15],[344,26]],["el2_dbg"],["instance","rvdffs"]],["dmcontrol_dmactive_ff",[[345,3],[345,146]],[[345,15],[345,36]],["el2_dbg"],["instance","rvdffs"]],["dmcontrol_wrenff",[[346,3],[346,120]],[[346,15],[346,31]],["el2_dbg"],["instance","rvdff"]],["dmstatus_resumeack_reg",[[372,3],[372,169]],[[372,16],[372,38]],["el2_dbg"],["instance","rvdffs"]],["dmstatus_halted_reg",[[373,3],[373,163]],[[373,16],[373,35]],["el2_dbg"],["instance","rvdff"]],["dmstatus_haveresetn_reg",[[374,3],[374,146]],[[374,16],[374,39]],["el2_dbg"],["instance","rvdffs"]],["dmabstractcs_busy_reg",[[412,3],[412,161]],[[412,15],[412,36]],["el2_dbg"],["instance","rvdffs"]],["dmabstractcs_error_reg",[[413,3],[413,142]],[[413,15],[413,37]],["el2_dbg"],["instance","rvdff"]],["dbg_abstractauto_reg",[[417,3],[417,166]],[[417,15],[417,35]],["el2_dbg"],["instance","rvdffs"]],["execute_commandff",[[429,3],[429,132]],[[429,16],[429,33]],["el2_dbg"],["instance","rvdff"]],["dmcommand_reg",[[430,3],[430,134]],[[430,16],[430,29]],["el2_dbg"],["instance","rvdffe"]],["dmcommand_regno_reg",[[431,3],[431,140]],[[431,16],[431,35]],["el2_dbg"],["instance","rvdffe"]],["dbg_data0_reg",[[442,3],[442,124]],[[442,16],[442,29]],["el2_dbg"],["instance","rvdffe"]],["dbg_data1_reg",[[452,3],[452,130]],[[452,19],[452,32]],["el2_dbg"],["instance","rvdffe"]],["sb_abmem_cmd_doneff",[[454,3],[454,166]],[[454,15],[454,34]],["el2_dbg"],["instance","rvdffs"]],["sb_abmem_data_doneff",[[455,3],[455,166]],[[455,15],[455,35]],["el2_dbg"],["instance","rvdffs"]],["dbg_state_reg",[[563,3],[563,154]],[[563,28],[563,41]],["el2_dbg"],["instance","rvdffs"]],["dmi_rddata_reg",[[564,3],[564,158]],[[564,28],[564,42]],["el2_dbg"],["instance","rvdffe"]],["sb_state_reg",[[670,3],[670,141]],[[670,31],[670,43]],["el2_dbg"],["instance","rvdffs"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_decode_ctl.sv",[[[[[["el2_dec_decode_ctl",[[[16,0],[19,0]],[[0,0],[160,51]],[[19,0],[220,5]]],[[16,7],[16,25]],[],["module"]],[1530,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_dec_decode_ctl"],["parameter-port","el2_param_t"]],["dec_tlu_trace_disable",[[40,3],[40,36]],[[40,15],[40,36]],["el2_dec_decode_ctl"],["port","logic"]],["dec_debug_valid_d",[[41,3],[41,32]],[[41,15],[41,32]],["el2_dec_decode_ctl"],["port","logic"]],["dec_tlu_flush_extint",[[43,3],[43,35]],[[43,15],[43,35]],["el2_dec_decode_ctl"],["port","logic"]],["dec_tlu_force_halt",[[45,3],[45,33]],[[45,15],[45,33]],["el2_dec_decode_ctl"],["port","logic"]],["dec_extint_stall",[[47,3],[47,32]],[[47,16],[47,32]],["el2_dec_decode_ctl"],["port","logic"]],["ifu_i0_cinst",[[49,3],[49,35]],[[49,23],[49,35]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_inst_wb",[[50,3],[50,37]],[[50,23],[50,37]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_pc_wb",[[51,3],[51,35]],[[51,23],[51,35]],["el2_dec_decode_ctl"],["port","logic"]],["lsu_nonblock_load_valid_m",[[54,3],[54,71]],[[54,46],[54,71]],["el2_dec_decode_ctl"],["port","logic"]],["lsu_nonblock_load_tag_m",[[55,3],[55,69]],[[55,46],[55,69]],["el2_dec_decode_ctl"],["port","logic"]],["lsu_nonblock_load_inv_r",[[56,3],[56,69]],[[56,46],[56,69]],["el2_dec_decode_ctl"],["port","logic"]],["lsu_nonblock_load_inv_tag_r",[[57,3],[57,73]],[[57,46],[57,73]],["el2_dec_decode_ctl"],["port","logic"]],["lsu_nonblock_load_data_valid",[[58,3],[58,74]],[[58,46],[58,74]],["el2_dec_decode_ctl"],["port","logic"]],["lsu_nonblock_load_data_error",[[59,3],[59,74]],[[59,46],[59,74]],["el2_dec_decode_ctl"],["port","logic"]],["lsu_nonblock_load_data_tag",[[60,3],[60,72]],[[60,46],[60,72]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_trigger_match_d",[[63,3],[63,43]],[[63,21],[63,43]],["el2_dec_decode_ctl"],["port","logic"]],["dec_tlu_wr_pause_r",[[65,3],[65,33]],[[65,15],[65,33]],["el2_dec_decode_ctl"],["port","logic"]],["dec_tlu_pipelining_disable",[[66,3],[66,41]],[[66,15],[66,41]],["el2_dec_decode_ctl"],["port","logic"]],["lsu_trigger_match_m",[[68,3],[68,41]],[[68,22],[68,41]],["el2_dec_decode_ctl"],["port","logic"]],["lsu_pmu_misaligned_m",[[70,3],[70,35]],[[70,15],[70,35]],["el2_dec_decode_ctl"],["port","logic"]],["dec_tlu_debug_stall",[[71,3],[71,34]],[[71,15],[71,34]],["el2_dec_decode_ctl"],["port","logic"]],["dec_tlu_flush_leak_one_r",[[72,3],[72,39]],[[72,15],[72,39]],["el2_dec_decode_ctl"],["port","logic"]],["dec_debug_fence_d",[[74,3],[74,32]],[[74,15],[74,32]],["el2_dec_decode_ctl"],["port","logic"]],["dbg_cmd_wrdata",[[76,3],[76,35]],[[76,21],[76,35]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_icaf_d",[[78,3],[78,28]],[[78,15],[78,28]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_icaf_second_d",[[79,3],[79,35]],[[79,15],[79,35]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_icaf_type_d",[[80,3],[80,39]],[[80,21],[80,39]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_dbecc_d",[[82,3],[82,29]],[[82,15],[82,29]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_brp",[[84,3],[84,32]],[[84,22],[84,32]],["el2_dec_decode_ctl"],["port","el2_br_pkt_t"]],["dec_i0_bp_index",[[85,3],[85,62]],[[85,47],[85,62]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_bp_fghr",[[86,3],[86,51]],[[86,37],[86,51]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_bp_btag",[[87,3],[87,52]],[[87,38],[87,52]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_bp_fa_index",[[88,3],[88,59]],[[88,41],[88,59]],["el2_dec_decode_ctl"],["port","logic"]],["lsu_idle_any",[[90,3],[90,27]],[[90,15],[90,27]],["el2_dec_decode_ctl"],["port","logic"]],["lsu_load_stall_any",[[92,3],[92,33]],[[92,15],[92,33]],["el2_dec_decode_ctl"],["port","logic"]],["lsu_store_stall_any",[[93,3],[93,34]],[[93,15],[93,34]],["el2_dec_decode_ctl"],["port","logic"]],["dma_dccm_stall_any",[[94,3],[94,33]],[[94,15],[94,33]],["el2_dec_decode_ctl"],["port","logic"]],["exu_div_wren",[[96,3],[96,27]],[[96,15],[96,27]],["el2_dec_decode_ctl"],["port","logic"]],["dec_tlu_i0_kill_writeb_wb",[[98,3],[98,40]],[[98,15],[98,40]],["el2_dec_decode_ctl"],["port","logic"]],["dec_tlu_flush_lower_wb",[[99,3],[99,37]],[[99,15],[99,37]],["el2_dec_decode_ctl"],["port","logic"]],["dec_tlu_i0_kill_writeb_r",[[100,3],[100,39]],[[100,15],[100,39]],["el2_dec_decode_ctl"],["port","logic"]],["dec_tlu_flush_lower_r",[[101,3],[101,36]],[[101,15],[101,36]],["el2_dec_decode_ctl"],["port","logic"]],["dec_tlu_flush_pause_r",[[102,3],[102,36]],[[102,15],[102,36]],["el2_dec_decode_ctl"],["port","logic"]],["dec_tlu_presync_d",[[103,3],[103,32]],[[103,15],[103,32]],["el2_dec_decode_ctl"],["port","logic"]],["dec_tlu_postsync_d",[[104,3],[104,33]],[[104,15],[104,33]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_pc4_d",[[106,3],[106,27]],[[106,15],[106,27]],["el2_dec_decode_ctl"],["port","logic"]],["dec_csr_rddata_d",[[108,3],[108,38]],[[108,22],[108,38]],["el2_dec_decode_ctl"],["port","logic"]],["dec_csr_legal_d",[[109,3],[109,30]],[[109,15],[109,30]],["el2_dec_decode_ctl"],["port","logic"]],["exu_csr_rs1_x",[[111,3],[111,35]],[[111,22],[111,35]],["el2_dec_decode_ctl"],["port","logic"]],["lsu_result_m",[[113,3],[113,34]],[[113,22],[113,34]],["el2_dec_decode_ctl"],["port","logic"]],["lsu_result_corr_r",[[114,3],[114,39]],[[114,22],[114,39]],["el2_dec_decode_ctl"],["port","logic"]],["exu_flush_final",[[116,3],[116,30]],[[116,15],[116,30]],["el2_dec_decode_ctl"],["port","logic"]],["exu_i0_pc_x",[[118,3],[118,33]],[[118,22],[118,33]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_instr_d",[[120,3],[120,36]],[[120,22],[120,36]],["el2_dec_decode_ctl"],["port","logic"]],["dec_ib0_valid_d",[[122,3],[122,31]],[[122,16],[122,31]],["el2_dec_decode_ctl"],["port","logic"]],["exu_i0_result_x",[[124,3],[124,37]],[[124,22],[124,37]],["el2_dec_decode_ctl"],["port","logic"]],["clk",[[126,3],[126,19]],[[126,16],[126,19]],["el2_dec_decode_ctl"],["port","logic"]],["active_clk",[[127,3],[127,26]],[[127,16],[127,26]],["el2_dec_decode_ctl"],["port","logic"]],["free_l2clk",[[128,3],[128,26]],[[128,16],[128,26]],["el2_dec_decode_ctl"],["port","logic"]],["clk_override",[[130,3],[130,28]],[[130,16],[130,28]],["el2_dec_decode_ctl"],["port","logic"]],["rst_l",[[131,3],[131,21]],[[131,16],[131,21]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_rs1_en_d",[[135,3],[135,38]],[[135,23],[135,38]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_rs2_en_d",[[136,3],[136,38]],[[136,23],[136,38]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_rs1_d",[[138,3],[138,35]],[[138,23],[138,35]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_rs2_d",[[139,3],[139,35]],[[139,23],[139,35]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_immed_d",[[141,3],[141,37]],[[141,23],[141,37]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_br_immed_d",[[144,3],[144,40]],[[144,23],[144,40]],["el2_dec_decode_ctl"],["port","logic"]],["i0_ap",[[146,3],[146,29]],[[146,24],[146,29]],["el2_dec_decode_ctl"],["port","el2_alu_pkt_t"]],["dec_i0_decode_d",[[148,3],[148,38]],[[148,23],[148,38]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_alu_decode_d",[[150,3],[150,42]],[[150,23],[150,42]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_branch_d",[[151,3],[151,38]],[[151,23],[151,38]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_waddr_r",[[153,3],[153,37]],[[153,23],[153,37]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_wen_r",[[154,3],[154,35]],[[154,23],[154,35]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_wdata_r",[[155,3],[155,37]],[[155,23],[155,37]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_select_pc_d",[[157,3],[157,41]],[[157,23],[157,41]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_rs1_bypass_en_d",[[159,3],[159,47]],[[159,25],[159,47]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_rs2_bypass_en_d",[[160,3],[160,47]],[[160,25],[160,47]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_result_r",[[161,3],[161,40]],[[161,25],[161,40]],["el2_dec_decode_ctl"],["port","logic"]],["lsu_p",[[163,3],[163,32]],[[163,27],[163,32]],["el2_dec_decode_ctl"],["port","el2_lsu_pkt_t"]],["dec_qual_lsu_d",[[164,3],[164,42]],[[164,28],[164,42]],["el2_dec_decode_ctl"],["port","logic"]],["mul_p",[[166,3],[166,32]],[[166,27],[166,32]],["el2_dec_decode_ctl"],["port","el2_mul_pkt_t"]],["div_p",[[168,3],[168,32]],[[168,27],[168,32]],["el2_dec_decode_ctl"],["port","el2_div_pkt_t"]],["fp_p",[[171,3],[171,27]],[[171,23],[171,27]],["el2_dec_decode_ctl"],["port","fp_pkt_t"]],["div_waddr_wb",[[173,3],[173,40]],[[173,28],[173,40]],["el2_dec_decode_ctl"],["port","logic"]],["dec_div_cancel",[[174,3],[174,42]],[[174,28],[174,42]],["el2_dec_decode_ctl"],["port","logic"]],["dec_lsu_valid_raw_d",[[176,3],[176,42]],[[176,23],[176,42]],["el2_dec_decode_ctl"],["port","logic"]],["dec_lsu_offset_d",[[177,3],[177,39]],[[177,23],[177,39]],["el2_dec_decode_ctl"],["port","logic"]],["dec_csr_ren_d",[[179,3],[179,36]],[[179,23],[179,36]],["el2_dec_decode_ctl"],["port","logic"]],["dec_csr_wen_unq_d",[[180,3],[180,40]],[[180,23],[180,40]],["el2_dec_decode_ctl"],["port","logic"]],["dec_csr_any_unq_d",[[181,3],[181,40]],[[181,23],[181,40]],["el2_dec_decode_ctl"],["port","logic"]],["dec_csr_rdaddr_d",[[182,3],[182,39]],[[182,23],[182,39]],["el2_dec_decode_ctl"],["port","logic"]],["dec_csr_wen_r",[[183,3],[183,36]],[[183,23],[183,36]],["el2_dec_decode_ctl"],["port","logic"]],["dec_csr_wraddr_r",[[184,3],[184,39]],[[184,23],[184,39]],["el2_dec_decode_ctl"],["port","logic"]],["dec_csr_wrdata_r",[[185,3],[185,39]],[[185,23],[185,39]],["el2_dec_decode_ctl"],["port","logic"]],["dec_csr_stall_int_ff",[[186,3],[186,43]],[[186,23],[186,43]],["el2_dec_decode_ctl"],["port","logic"]],["dec_tlu_i0_valid_r",[[188,3],[188,41]],[[188,23],[188,41]],["el2_dec_decode_ctl"],["port","output"]],["dec_tlu_packet_r",[[190,3],[190,43]],[[190,27],[190,43]],["el2_dec_decode_ctl"],["port","el2_trap_pkt_t"]],["dec_tlu_i0_pc_r",[[192,3],[192,38]],[[192,23],[192,38]],["el2_dec_decode_ctl"],["port","logic"]],["dec_illegal_inst",[[194,3],[194,39]],[[194,23],[194,39]],["el2_dec_decode_ctl"],["port","logic"]],["pred_correct_npc_x",[[195,3],[195,41]],[[195,23],[195,41]],["el2_dec_decode_ctl"],["port","logic"]],["dec_i0_predict_p_d",[[197,3],[197,46]],[[197,28],[197,46]],["el2_dec_decode_ctl"],["port","el2_predict_pkt_t"]],["i0_predict_fghr_d",[[198,3],[198,55]],[[198,38],[198,55]],["el2_dec_decode_ctl"],["port","logic"]],["i0_predict_index_d",[[199,3],[199,66]],[[199,48],[199,66]],["el2_dec_decode_ctl"],["port","logic"]],["i0_predict_btag_d",[[200,3],[200,56]],[[200,39],[200,56]],["el2_dec_decode_ctl"],["port","logic"]],["dec_fa_error_index",[[202,3],[202,60]],[[202,42],[202,60]],["el2_dec_decode_ctl"],["port","logic"]],["dec_data_en",[[204,3],[204,33]],[[204,22],[204,33]],["el2_dec_decode_ctl"],["port","logic"]],["dec_ctl_en",[[205,3],[205,32]],[[205,22],[205,32]],["el2_dec_decode_ctl"],["port","logic"]],["dec_pmu_instr_decoded",[[207,3],[207,43]],[[207,22],[207,43]],["el2_dec_decode_ctl"],["port","logic"]],["dec_pmu_decode_stall",[[208,3],[208,42]],[[208,22],[208,42]],["el2_dec_decode_ctl"],["port","logic"]],["dec_pmu_presync_stall",[[209,3],[209,43]],[[209,22],[209,43]],["el2_dec_decode_ctl"],["port","logic"]],["dec_pmu_postsync_stall",[[210,3],[210,44]],[[210,22],[210,44]],["el2_dec_decode_ctl"],["port","logic"]],["dec_nonblock_load_wen",[[212,3],[212,43]],[[212,22],[212,43]],["el2_dec_decode_ctl"],["port","logic"]],["dec_nonblock_load_waddr",[[213,3],[213,45]],[[213,22],[213,45]],["el2_dec_decode_ctl"],["port","logic"]],["dec_pause_state",[[214,3],[214,37]],[[214,22],[214,37]],["el2_dec_decode_ctl"],["port","logic"]],["dec_pause_state_cg",[[215,3],[215,40]],[[215,22],[215,40]],["el2_dec_decode_ctl"],["port","logic"]],["dec_div_active",[[217,3],[217,36]],[[217,22],[217,36]],["el2_dec_decode_ctl"],["port","logic"]],["scan_mode",[[219,3],[219,31]],[[219,22],[219,31]],["el2_dec_decode_ctl"],["port","logic"]],["i0_dp_raw",[[225,3],[225,36]],[[225,27],[225,36]],["el2_dec_decode_ctl"],["variable","el2_dec_pkt_t"]],["i0_dp",[[225,3],[225,43]],[[225,38],[225,43]],["el2_dec_decode_ctl"],["variable","i0_dp_raw"]],["i0",[[227,3],[227,25]],[[227,23],[227,25]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_valid_d",[[228,3],[228,33]],[[228,23],[228,33]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_result_r",[[230,3],[230,34]],[[230,23],[230,34]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_rs1bypass",[[232,3],[232,35]],[[232,23],[232,35]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_rs2bypass",[[232,3],[232,49]],[[232,37],[232,49]],["el2_dec_decode_ctl"],["variable","i0_rs1bypass"]],["i0_jalimm20",[[234,3],[234,34]],[[234,23],[234,34]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_uiimm20",[[235,3],[235,33]],[[235,23],[235,33]],["el2_dec_decode_ctl"],["variable","logic"]],["lsu_decode_d",[[237,3],[237,35]],[[237,23],[237,35]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_immed_d",[[238,3],[238,33]],[[238,23],[238,33]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_presync",[[239,3],[239,33]],[[239,23],[239,33]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_postsync",[[240,3],[240,34]],[[240,23],[240,34]],["el2_dec_decode_ctl"],["variable","logic"]],["postsync_stall",[[242,3],[242,37]],[[242,23],[242,37]],["el2_dec_decode_ctl"],["variable","logic"]],["ps_stall",[[243,3],[243,31]],[[243,23],[243,31]],["el2_dec_decode_ctl"],["variable","logic"]],["prior_inflight",[[245,3],[245,37]],[[245,23],[245,37]],["el2_dec_decode_ctl"],["variable","logic"]],["prior_inflight_wb",[[245,3],[245,56]],[[245,39],[245,56]],["el2_dec_decode_ctl"],["variable","prior_inflight"]],["csr_clr_d",[[247,3],[247,32]],[[247,23],[247,32]],["el2_dec_decode_ctl"],["variable","logic"]],["csr_set_d",[[247,3],[247,43]],[[247,34],[247,43]],["el2_dec_decode_ctl"],["variable","csr_clr_d"]],["csr_write_d",[[247,3],[247,56]],[[247,45],[247,56]],["el2_dec_decode_ctl"],["variable","csr_set_d"]],["csr_clr_x",[[249,3],[249,32]],[[249,23],[249,32]],["el2_dec_decode_ctl"],["variable","logic"]],["csr_set_x",[[249,3],[249,42]],[[249,33],[249,42]],["el2_dec_decode_ctl"],["variable","csr_clr_x"]],["csr_write_x",[[249,3],[249,54]],[[249,43],[249,54]],["el2_dec_decode_ctl"],["variable","csr_set_x"]],["csr_imm_x",[[249,3],[249,64]],[[249,55],[249,64]],["el2_dec_decode_ctl"],["variable","csr_write_x"]],["csr_mask_x",[[250,3],[250,33]],[[250,23],[250,33]],["el2_dec_decode_ctl"],["variable","logic"]],["write_csr_data_x",[[251,3],[251,39]],[[251,23],[251,39]],["el2_dec_decode_ctl"],["variable","logic"]],["write_csr_data_in",[[252,3],[252,40]],[[252,23],[252,40]],["el2_dec_decode_ctl"],["variable","logic"]],["write_csr_data",[[253,3],[253,37]],[[253,23],[253,37]],["el2_dec_decode_ctl"],["variable","logic"]],["csr_data_wen",[[254,3],[254,35]],[[254,23],[254,35]],["el2_dec_decode_ctl"],["variable","logic"]],["csrimm_x",[[256,3],[256,31]],[[256,23],[256,31]],["el2_dec_decode_ctl"],["variable","logic"]],["csr_rddata_x",[[258,3],[258,35]],[[258,23],[258,35]],["el2_dec_decode_ctl"],["variable","logic"]],["mul_decode_d",[[260,3],[260,35]],[[260,23],[260,35]],["el2_dec_decode_ctl"],["variable","logic"]],["div_decode_d",[[261,3],[261,35]],[[261,23],[261,35]],["el2_dec_decode_ctl"],["variable","logic"]],["div_e1_to_r",[[262,3],[262,34]],[[262,23],[262,34]],["el2_dec_decode_ctl"],["variable","logic"]],["div_flush",[[263,3],[263,32]],[[263,23],[263,32]],["el2_dec_decode_ctl"],["variable","logic"]],["div_active_in",[[264,3],[264,36]],[[264,23],[264,36]],["el2_dec_decode_ctl"],["variable","logic"]],["div_active",[[265,3],[265,33]],[[265,23],[265,33]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_nonblock_div_stall",[[266,3],[266,44]],[[266,23],[266,44]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_div_prior_div_stall",[[267,3],[267,45]],[[267,23],[267,45]],["el2_dec_decode_ctl"],["variable","logic"]],["nonblock_div_cancel",[[268,3],[268,42]],[[268,23],[268,42]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_legal",[[270,3],[270,31]],[[270,23],[270,31]],["el2_dec_decode_ctl"],["variable","logic"]],["shift_illegal",[[271,3],[271,36]],[[271,23],[271,36]],["el2_dec_decode_ctl"],["variable","logic"]],["illegal_inst_en",[[272,3],[272,38]],[[272,23],[272,38]],["el2_dec_decode_ctl"],["variable","logic"]],["illegal_lockout_in",[[273,3],[273,41]],[[273,23],[273,41]],["el2_dec_decode_ctl"],["variable","logic"]],["illegal_lockout",[[273,3],[273,58]],[[273,43],[273,58]],["el2_dec_decode_ctl"],["variable","illegal_lockout_in"]],["i0_legal_decode_d",[[274,3],[274,40]],[[274,23],[274,40]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_exulegal_decode_d",[[275,3],[275,43]],[[275,23],[275,43]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_exudecode_d",[[275,3],[275,59]],[[275,45],[275,59]],["el2_dec_decode_ctl"],["variable","i0_exulegal_decode_d"]],["i0_exublock_d",[[275,3],[275,74]],[[275,61],[275,74]],["el2_dec_decode_ctl"],["variable","i0_exudecode_d"]],["last_br_immed_d",[[277,3],[277,38]],[[277,23],[277,38]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_rs1_depend_i0_x",[[278,3],[278,41]],[[278,23],[278,41]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_rs1_depend_i0_r",[[278,3],[278,61]],[[278,43],[278,61]],["el2_dec_decode_ctl"],["variable","i0_rs1_depend_i0_x"]],["i0_rs2_depend_i0_x",[[279,3],[279,41]],[[279,23],[279,41]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_rs2_depend_i0_r",[[279,3],[279,61]],[[279,43],[279,61]],["el2_dec_decode_ctl"],["variable","i0_rs2_depend_i0_x"]],["i0_div_decode_d",[[281,3],[281,38]],[[281,23],[281,38]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_load_block_d",[[282,3],[282,38]],[[282,23],[282,38]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_rs1_depth_d",[[283,3],[283,37]],[[283,23],[283,37]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_rs2_depth_d",[[283,3],[283,53]],[[283,39],[283,53]],["el2_dec_decode_ctl"],["variable","i0_rs1_depth_d"]],["i0_load_stall_d",[[285,3],[285,38]],[[285,23],[285,38]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_store_stall_d",[[286,3],[286,39]],[[286,23],[286,39]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_predict_nt",[[288,3],[288,36]],[[288,23],[288,36]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_predict_t",[[288,3],[288,50]],[[288,38],[288,50]],["el2_dec_decode_ctl"],["variable","i0_predict_nt"]],["i0_notbr_error",[[290,3],[290,37]],[[290,23],[290,37]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_br_toffset_error",[[290,3],[290,58]],[[290,39],[290,58]],["el2_dec_decode_ctl"],["variable","i0_notbr_error"]],["i0_ret_error",[[291,3],[291,35]],[[291,23],[291,35]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_br_error",[[292,3],[292,34]],[[292,23],[292,34]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_br_error_all",[[293,3],[293,38]],[[293,23],[293,38]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_br_offset",[[294,3],[294,35]],[[294,23],[294,35]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_pcall_imm",[[296,3],[296,35]],[[296,23],[296,35]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_pcall_12b_offset",[[297,3],[297,42]],[[297,23],[297,42]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_pcall_raw",[[298,3],[298,35]],[[298,23],[298,35]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_pcall_case",[[299,3],[299,36]],[[299,23],[299,36]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_pcall",[[300,3],[300,31]],[[300,23],[300,31]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_pja_raw",[[302,3],[302,33]],[[302,23],[302,33]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_pja_case",[[303,3],[303,34]],[[303,23],[303,34]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_pja",[[304,3],[304,29]],[[304,23],[304,29]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_pret_case",[[306,3],[306,35]],[[306,23],[306,35]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_pret_raw",[[307,3],[307,34]],[[307,23],[307,34]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_pret",[[307,3],[307,43]],[[307,36],[307,43]],["el2_dec_decode_ctl"],["variable","i0_pret_raw"]],["i0_jal",[[309,3],[309,29]],[[309,23],[309,29]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_predict_br",[[312,3],[312,36]],[[312,23],[312,36]],["el2_dec_decode_ctl"],["variable","logic"]],["store_data_bypass_d",[[314,3],[314,42]],[[314,23],[314,42]],["el2_dec_decode_ctl"],["variable","logic"]],["store_data_bypass_m",[[314,3],[314,63]],[[314,44],[314,63]],["el2_dec_decode_ctl"],["variable","store_data_bypass_d"]],["i0_rs1_class_d",[[316,3],[316,41]],[[316,27],[316,41]],["el2_dec_decode_ctl"],["variable","el2_class_pkt_t"]],["i0_rs2_class_d",[[316,3],[316,57]],[[316,43],[316,57]],["el2_dec_decode_ctl"],["variable","i0_rs1_class_d"]],["i0_d_c",[[318,3],[318,33]],[[318,27],[318,33]],["el2_dec_decode_ctl"],["variable","el2_class_pkt_t"]],["i0_x_c",[[318,3],[318,41]],[[318,35],[318,41]],["el2_dec_decode_ctl"],["variable","i0_d_c"]],["i0_r_c",[[318,3],[318,49]],[[318,43],[318,49]],["el2_dec_decode_ctl"],["variable","i0_x_c"]],["i0_ap_pc2",[[321,3],[321,32]],[[321,23],[321,32]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_ap_pc4",[[321,3],[321,43]],[[321,34],[321,43]],["el2_dec_decode_ctl"],["variable","i0_ap_pc2"]],["i0_rd_en_d",[[323,3],[323,33]],[[323,23],[323,33]],["el2_dec_decode_ctl"],["variable","logic"]],["load_ldst_bypass_d",[[325,3],[325,41]],[[325,23],[325,41]],["el2_dec_decode_ctl"],["variable","logic"]],["leak1_i0_stall_in",[[327,3],[327,40]],[[327,23],[327,40]],["el2_dec_decode_ctl"],["variable","logic"]],["leak1_i0_stall",[[327,3],[327,56]],[[327,42],[327,56]],["el2_dec_decode_ctl"],["variable","leak1_i0_stall_in"]],["leak1_i1_stall_in",[[328,3],[328,40]],[[328,23],[328,40]],["el2_dec_decode_ctl"],["variable","logic"]],["leak1_i1_stall",[[328,3],[328,56]],[[328,42],[328,56]],["el2_dec_decode_ctl"],["variable","leak1_i1_stall_in"]],["leak1_mode",[[329,3],[329,33]],[[329,23],[329,33]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_csr_write_only_d",[[331,3],[331,42]],[[331,23],[331,42]],["el2_dec_decode_ctl"],["variable","logic"]],["prior_inflight_x",[[333,3],[333,39]],[[333,23],[333,39]],["el2_dec_decode_ctl"],["variable","logic"]],["prior_inflight_eff",[[333,3],[333,59]],[[333,41],[333,59]],["el2_dec_decode_ctl"],["variable","prior_inflight_x"]],["any_csr_d",[[334,3],[334,32]],[[334,23],[334,32]],["el2_dec_decode_ctl"],["variable","logic"]],["prior_csr_write",[[336,3],[336,38]],[[336,23],[336,38]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_pipe_en",[[338,3],[338,32]],[[338,22],[338,32]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_r_ctl_en",[[339,3],[339,33]],[[339,22],[339,33]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_x_ctl_en",[[339,3],[339,47]],[[339,36],[339,47]],["el2_dec_decode_ctl"],["variable","i0_r_ctl_en"]],["i0_wb_ctl_en",[[339,3],[339,62]],[[339,50],[339,62]],["el2_dec_decode_ctl"],["variable","i0_x_ctl_en"]],["i0_r_data_en",[[340,3],[340,34]],[[340,22],[340,34]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_wb_data_en",[[340,3],[340,49]],[[340,36],[340,49]],["el2_dec_decode_ctl"],["variable","i0_r_data_en"]],["i0_x_data_en",[[343,3],[343,21]],[[343,9],[343,21]],["el2_dec_decode_ctl"],["variable","logic"]],["debug_fence_i",[[346,3],[346,35]],[[346,22],[346,35]],["el2_dec_decode_ctl"],["variable","logic"]],["debug_fence",[[347,3],[347,33]],[[347,22],[347,33]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_csr_write",[[349,3],[349,34]],[[349,22],[349,34]],["el2_dec_decode_ctl"],["variable","logic"]],["presync_stall",[[350,3],[350,35]],[[350,22],[350,35]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_instr_error",[[352,3],[352,36]],[[352,22],[352,36]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_icaf_d",[[353,3],[353,31]],[[353,22],[353,31]],["el2_dec_decode_ctl"],["variable","logic"]],["clear_pause",[[355,3],[355,33]],[[355,22],[355,33]],["el2_dec_decode_ctl"],["variable","logic"]],["pause_state_in",[[356,3],[356,36]],[[356,22],[356,36]],["el2_dec_decode_ctl"],["variable","logic"]],["pause_state",[[356,3],[356,49]],[[356,38],[356,49]],["el2_dec_decode_ctl"],["variable","pause_state_in"]],["pause_stall",[[357,3],[357,33]],[[357,22],[357,33]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_brp_valid",[[359,3],[359,34]],[[359,22],[359,34]],["el2_dec_decode_ctl"],["variable","logic"]],["nonblock_load_cancel",[[360,3],[360,42]],[[360,22],[360,42]],["el2_dec_decode_ctl"],["variable","logic"]],["lsu_idle",[[361,3],[361,30]],[[361,22],[361,30]],["el2_dec_decode_ctl"],["variable","logic"]],["lsu_pmu_misaligned_r",[[362,3],[362,42]],[[362,22],[362,42]],["el2_dec_decode_ctl"],["variable","logic"]],["csr_ren_qual_d",[[363,3],[363,36]],[[363,22],[363,36]],["el2_dec_decode_ctl"],["variable","logic"]],["csr_read_x",[[364,3],[364,32]],[[364,22],[364,32]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_block_d",[[365,3],[365,32]],[[365,22],[365,32]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_block_raw_d",[[366,3],[366,36]],[[366,22],[366,36]],["el2_dec_decode_ctl"],["variable","logic"]],["ps_stall_in",[[367,3],[367,33]],[[367,22],[367,33]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_result_x",[[368,3],[368,33]],[[368,22],[368,33]],["el2_dec_decode_ctl"],["variable","logic"]],["d_d",[[370,3],[370,29]],[[370,26],[370,29]],["el2_dec_decode_ctl"],["variable","el2_dest_pkt_t"]],["x_d",[[370,3],[370,34]],[[370,31],[370,34]],["el2_dec_decode_ctl"],["variable","d_d"]],["r_d",[[370,3],[370,39]],[[370,36],[370,39]],["el2_dec_decode_ctl"],["variable","x_d"]],["wbd",[[370,3],[370,44]],[[370,41],[370,44]],["el2_dec_decode_ctl"],["variable","r_d"]],["x_d_in",[[371,3],[371,32]],[[371,26],[371,32]],["el2_dec_decode_ctl"],["variable","el2_dest_pkt_t"]],["r_d_in",[[371,3],[371,40]],[[371,34],[371,40]],["el2_dec_decode_ctl"],["variable","x_d_in"]],["d_t",[[373,3],[373,29]],[[373,26],[373,29]],["el2_dec_decode_ctl"],["variable","el2_trap_pkt_t"]],["x_t",[[373,3],[373,34]],[[373,31],[373,34]],["el2_dec_decode_ctl"],["variable","d_t"]],["x_t_in",[[373,3],[373,42]],[[373,36],[373,42]],["el2_dec_decode_ctl"],["variable","x_t"]],["r_t_in",[[373,3],[373,50]],[[373,44],[373,50]],["el2_dec_decode_ctl"],["variable","x_t_in"]],["r_t",[[373,3],[373,55]],[[373,52],[373,55]],["el2_dec_decode_ctl"],["variable","r_t_in"]],["lsu_trigger_match_r",[[375,3],[375,41]],[[375,22],[375,41]],["el2_dec_decode_ctl"],["variable","logic"]],["dec_i0_pc_r",[[377,3],[377,33]],[[377,22],[377,33]],["el2_dec_decode_ctl"],["variable","logic"]],["csr_read",[[379,3],[379,17]],[[379,9],[379,17]],["el2_dec_decode_ctl"],["variable","logic"]],["csr_write",[[379,3],[379,28]],[[379,19],[379,28]],["el2_dec_decode_ctl"],["variable","csr_read"]],["i0_br_unpred",[[380,3],[380,21]],[[380,9],[380,21]],["el2_dec_decode_ctl"],["variable","logic"]],["nonblock_load_valid_m_delay",[[382,3],[382,36]],[[382,9],[382,36]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_wen_r",[[383,3],[383,17]],[[383,9],[383,17]],["el2_dec_decode_ctl"],["variable","logic"]],["tlu_wr_pause_r1",[[385,3],[385,24]],[[385,9],[385,24]],["el2_dec_decode_ctl"],["variable","logic"]],["tlu_wr_pause_r2",[[386,3],[386,24]],[[386,9],[386,24]],["el2_dec_decode_ctl"],["variable","logic"]],["flush_final_r",[[388,3],[388,22]],[[388,9],[388,22]],["el2_dec_decode_ctl"],["variable","logic"]],["bitmanip_zbb_legal",[[390,3],[390,27]],[[390,9],[390,27]],["el2_dec_decode_ctl"],["variable","logic"]],["bitmanip_zbs_legal",[[391,3],[391,27]],[[391,9],[391,27]],["el2_dec_decode_ctl"],["variable","logic"]],["bitmanip_zbe_legal",[[392,3],[392,27]],[[392,9],[392,27]],["el2_dec_decode_ctl"],["variable","logic"]],["bitmanip_zbc_legal",[[393,3],[393,27]],[[393,9],[393,27]],["el2_dec_decode_ctl"],["variable","logic"]],["bitmanip_zbp_legal",[[394,3],[394,27]],[[394,9],[394,27]],["el2_dec_decode_ctl"],["variable","logic"]],["bitmanip_zbr_legal",[[395,3],[395,27]],[[395,9],[395,27]],["el2_dec_decode_ctl"],["variable","logic"]],["bitmanip_zbf_legal",[[396,3],[396,27]],[[396,9],[396,27]],["el2_dec_decode_ctl"],["variable","logic"]],["bitmanip_zba_legal",[[397,3],[397,27]],[[397,9],[397,27]],["el2_dec_decode_ctl"],["variable","logic"]],["bitmanip_zbb_zbp_legal",[[398,3],[398,31]],[[398,9],[398,31]],["el2_dec_decode_ctl"],["variable","logic"]],["bitmanip_zbp_zbe_zbf_legal",[[399,3],[399,35]],[[399,9],[399,35]],["el2_dec_decode_ctl"],["variable","logic"]],["bitmanip_zbb_zbp_zbe_zbf_legal",[[400,3],[400,39]],[[400,9],[400,39]],["el2_dec_decode_ctl"],["variable","logic"]],["bitmanip_legal",[[401,3],[401,23]],[[401,9],[401,23]],["el2_dec_decode_ctl"],["variable","logic"]],["data_gate_en",[[403,3],[403,34]],[[403,22],[403,34]],["el2_dec_decode_ctl"],["variable","logic"]],["data_gate_clk",[[404,3],[404,35]],[[404,22],[404,35]],["el2_dec_decode_ctl"],["variable","logic"]],["NBLOAD_SIZE",[[407,3],[407,50]],[[407,14],[407,25]],["el2_dec_decode_ctl"],["localparam"]],["NBLOAD_SIZE_MSB",[[408,3],[408,58]],[[408,14],[408,29]],["el2_dec_decode_ctl"],["localparam"]],["NBLOAD_TAG_MSB",[[409,3],[409,58]],[[409,14],[409,28]],["el2_dec_decode_ctl"],["localparam"]],["cam_write",[[412,3],[412,38]],[[412,29],[412,38]],["el2_dec_decode_ctl"],["variable","logic"]],["cam_inv_reset",[[412,3],[412,53]],[[412,40],[412,53]],["el2_dec_decode_ctl"],["variable","cam_write"]],["cam_data_reset",[[412,3],[412,69]],[[412,55],[412,69]],["el2_dec_decode_ctl"],["variable","cam_inv_reset"]],["cam_write_tag",[[413,3],[413,42]],[[413,29],[413,42]],["el2_dec_decode_ctl"],["variable","logic"]],["cam_inv_reset_tag",[[413,3],[413,61]],[[413,44],[413,61]],["el2_dec_decode_ctl"],["variable","cam_write_tag"]],["cam_data_reset_tag",[[413,3],[413,81]],[[413,63],[413,81]],["el2_dec_decode_ctl"],["variable","cam_inv_reset_tag"]],["cam_wen",[[414,3],[414,36]],[[414,29],[414,36]],["el2_dec_decode_ctl"],["variable","logic"]],["load_data_tag",[[416,3],[416,42]],[[416,29],[416,42]],["el2_dec_decode_ctl"],["variable","logic"]],["nonblock_load_write",[[417,3],[417,48]],[[417,29],[417,48]],["el2_dec_decode_ctl"],["variable","logic"]],["cam",[[419,3],[419,45]],[[419,42],[419,45]],["el2_dec_decode_ctl"],["variable","el2_load_cam_pkt_t"]],["cam_in",[[420,3],[420,48]],[[420,42],[420,48]],["el2_dec_decode_ctl"],["variable","el2_load_cam_pkt_t"]],["cam_raw",[[421,3],[421,49]],[[421,42],[421,49]],["el2_dec_decode_ctl"],["variable","el2_load_cam_pkt_t"]],["nonblock_load_rd",[[423,3],[423,31]],[[423,15],[423,31]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_nonblock_load_stall",[[424,3],[424,31]],[[424,9],[424,31]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_nonblock_boundary_stall",[[425,3],[425,35]],[[425,9],[425,35]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_rs1_nonblock_load_bypass_en_d",[[427,3],[427,41]],[[427,9],[427,41]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_rs2_nonblock_load_bypass_en_d",[[427,3],[427,75]],[[427,43],[427,75]],["el2_dec_decode_ctl"],["variable","i0_rs1_nonblock_load_bypass_en_d"]],["i0_load_kill_wen_r",[[429,3],[429,27]],[[429,9],[429,27]],["el2_dec_decode_ctl"],["variable","logic"]],["found",[[431,3],[431,14]],[[431,9],[431,14]],["el2_dec_decode_ctl"],["variable","logic"]],["cam_inv_reset_val",[[433,3],[433,46]],[[433,29],[433,46]],["el2_dec_decode_ctl"],["variable","logic"]],["cam_data_reset_val",[[433,3],[433,66]],[[433,48],[433,66]],["el2_dec_decode_ctl"],["variable","cam_inv_reset_val"]],["debug_fence_raw",[[435,3],[435,24]],[[435,9],[435,24]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_result_r_raw",[[437,3],[437,31]],[[437,16],[437,31]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_result_corr_r",[[438,3],[438,32]],[[438,16],[438,32]],["el2_dec_decode_ctl"],["variable","logic"]],["last_br_immed_x",[[440,3],[440,31]],[[440,16],[440,31]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_inst_d",[[443,3],[443,32]],[[443,23],[443,32]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_inst_x",[[444,3],[444,32]],[[444,23],[444,32]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_inst_r",[[445,3],[445,32]],[[445,23],[445,32]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_inst_wb_in",[[446,3],[446,36]],[[446,23],[446,36]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_inst_wb",[[447,3],[447,33]],[[447,23],[447,33]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_pc_wb",[[450,3],[450,31]],[[450,23],[450,31]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_wb_en",[[452,3],[452,31]],[[452,23],[452,31]],["el2_dec_decode_ctl"],["variable","logic"]],["trace_enable",[[454,3],[454,35]],[[454,23],[454,35]],["el2_dec_decode_ctl"],["variable","logic"]],["debug_valid_x",[[456,3],[456,36]],[[456,23],[456,36]],["el2_dec_decode_ctl"],["variable","logic"]],["i0_itype",[[458,3],[458,26]],[[458,18],[458,26]],["el2_dec_decode_ctl"],["variable","el2_inst_pkt_t"]],["i0r",[[459,3],[459,20]],[[459,17],[459,20]],["el2_dec_decode_ctl"],["variable","el2_reg_pkt_t"]],["misc1ff",[[462,3],[466,27]],[[462,17],[462,24]],["el2_dec_decode_ctl"],["instance","rvdffie"]],["misc2ff",[[468,3],[472,27]],[[468,17],[468,24]],["el2_dec_decode_ctl"],["instance","rvdffie"]],["btb_error_found",[[511,6],[511,27]],[[511,12],[511,27]],["el2_dec_decode_ctl"],["variable","logic"]],["btb_error_found_f",[[511,6],[511,46]],[[511,29],[511,46]],["el2_dec_decode_ctl"],["variable","btb_error_found"]],["fa_error_index_ns",[[512,6],[512,55]],[[512,38],[512,55]],["el2_dec_decode_ctl"],["variable","logic"]],["btberrorfa_f",[[517,6],[519,104]],[[517,37],[517,49]],["el2_dec_decode_ctl"],["instance","rvdff"]],["cam_ff",[[715,3],[715,89]],[[715,42],[715,48]],["el2_dec_decode_ctl"],["instance","rvdffie"]],["wbnbloaddelayff",[[757,3],[757,149]],[[757,15],[757,30]],["el2_dec_decode_ctl"],["instance","rvdffs"]],["i0_dec",[[810,3],[810,59]],[[810,19],[810,25]],["el2_dec_decode_ctl"],["instance","el2_dec_dec_ctl"]],["lsu_idle_ff",[[815,3],[815,85]],[[815,14],[815,25]],["el2_dec_decode_ctl"],["instance","rvdff"]],["csrmiscff",[[977,3],[981,24]],[[977,14],[977,23]],["el2_dec_decode_ctl"],["instance","rvdff"]],["csr_rddata_x_ff",[[988,3],[988,153]],[[988,16],[988,31]],["el2_dec_decode_ctl"],["instance","rvdffe"]],["write_csr_ff",[[1027,3],[1027,130]],[[1027,16],[1027,28]],["el2_dec_decode_ctl"],["instance","rvdffe"]],["illegal_any_ff",[[1183,3],[1183,111]],[[1183,16],[1183,30]],["el2_dec_decode_ctl"],["instance","rvdffe"]],["trap_xff",[[1301,3],[1301,111]],[[1301,56],[1301,64]],["el2_dec_decode_ctl"],["instance","rvdfflie"]],["trap_r_ff",[[1309,3],[1309,116]],[[1309,57],[1309,66]],["el2_dec_decode_ctl"],["instance","rvdfflie"]],["i0_x_c_ff",[[1339,3],[1339,121]],[[1339,38],[1339,47]],["el2_dec_decode_ctl"],["instance","rvdffs"]],["i0_r_c_ff",[[1340,3],[1340,121]],[[1340,38],[1340,47]],["el2_dec_decode_ctl"],["instance","rvdffs"]],["i0cgff",[[1357,3],[1357,116]],[[1357,15],[1357,21]],["el2_dec_decode_ctl"],["instance","rvdff"]],["e1ff",[[1373,3],[1373,108]],[[1373,57],[1373,61]],["el2_dec_decode_ctl"],["instance","rvdfflie"]],["r_d_ff",[[1382,3],[1382,113]],[[1382,58],[1382,64]],["el2_dec_decode_ctl"],["instance","rvdfflie"]],["wbff",[[1402,3],[1402,110]],[[1402,56],[1402,60]],["el2_dec_decode_ctl"],["instance","rvdfflie"]],["i0_result_r_ff",[[1453,3],[1453,163]],[[1453,16],[1453,30]],["el2_dec_decode_ctl"],["instance","rvdffe"]],["e1brpcff",[[1459,3],[1459,120]],[[1459,16],[1459,24]],["el2_dec_decode_ctl"],["instance","rvdffe"]],["i0rdff",[[1472,3],[1472,135]],[[1472,37],[1472,43]],["el2_dec_decode_ctl"],["instance","rvdffe"]],["i0xinstff",[[1474,3],[1474,133]],[[1474,16],[1474,25]],["el2_dec_decode_ctl"],["instance","rvdffe"]],["i0cinstff",[[1475,3],[1475,133]],[[1475,16],[1475,25]],["el2_dec_decode_ctl"],["instance","rvdffe"]],["i0wbinstff",[[1477,3],[1477,134]],[[1477,16],[1477,26]],["el2_dec_decode_ctl"],["instance","rvdffe"]],["i0wbpcff",[[1478,3],[1478,134]],[[1478,16],[1478,24]],["el2_dec_decode_ctl"],["instance","rvdffe"]],["i0_pc_r_ff",[[1485,3],[1485,114]],[[1485,19],[1485,29]],["el2_dec_decode_ctl"],["instance","rvdffpcie"]],["ibradder_correct",[[1490,3],[1493,53]],[[1490,13],[1490,29]],["el2_dec_decode_ctl"],["instance","rvbradder"]]],[["el2_pkg",["*"]]]]],[[["el2_dec_dec_ctl",[[1551,0],[1557,5]],[[1551,7],[1551,22]],[],["module"]],[1891,9]],[[["inst",[[1554,3],[1554,26]],[[1554,22],[1554,26]],["el2_dec_dec_ctl"],["port","logic"]],["out",[[1556,3],[1556,27]],[[1556,24],[1556,27]],["el2_dec_dec_ctl"],["port","el2_dec_pkt_t"]],["i",[[1559,3],[1559,17]],[[1559,16],[1559,17]],["el2_dec_dec_ctl"],["variable","logic"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_gpr_ctl.sv",[[[[[["el2_dec_gpr_ctl",[[[15,0],[18,3]],[[0,0],[95,0]],[[18,3],[42,2]]],[[15,7],[15,22]],[],["module"]],[94,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_dec_gpr_ctl"],["parameter-port","el2_param_t"]],["raddr0",[[20,4],[20,29]],[[20,23],[20,29]],["el2_dec_gpr_ctl"],["port","logic"]],["raddr1",[[21,4],[21,29]],[[21,23],[21,29]],["el2_dec_gpr_ctl"],["port","logic"]],["wen0",[[23,4],[23,27]],[[23,23],[23,27]],["el2_dec_gpr_ctl"],["port","logic"]],["waddr0",[[24,4],[24,29]],[[24,23],[24,29]],["el2_dec_gpr_ctl"],["port","logic"]],["wd0",[[25,4],[25,26]],[[25,23],[25,26]],["el2_dec_gpr_ctl"],["port","logic"]],["wen1",[[27,4],[27,27]],[[27,23],[27,27]],["el2_dec_gpr_ctl"],["port","logic"]],["waddr1",[[28,4],[28,29]],[[28,23],[28,29]],["el2_dec_gpr_ctl"],["port","logic"]],["wd1",[[29,4],[29,26]],[[29,23],[29,26]],["el2_dec_gpr_ctl"],["port","logic"]],["wen2",[[31,4],[31,27]],[[31,23],[31,27]],["el2_dec_gpr_ctl"],["port","logic"]],["waddr2",[[32,4],[32,29]],[[32,23],[32,29]],["el2_dec_gpr_ctl"],["port","logic"]],["wd2",[[33,4],[33,26]],[[33,23],[33,26]],["el2_dec_gpr_ctl"],["port","logic"]],["clk",[[35,4],[35,26]],[[35,23],[35,26]],["el2_dec_gpr_ctl"],["port","logic"]],["rst_l",[[36,4],[36,28]],[[36,23],[36,28]],["el2_dec_gpr_ctl"],["port","logic"]],["rd0",[[38,4],[38,27]],[[38,24],[38,27]],["el2_dec_gpr_ctl"],["port","logic"]],["rd1",[[39,4],[39,27]],[[39,24],[39,27]],["el2_dec_gpr_ctl"],["port","logic"]],["scan_mode",[[41,4],[41,33]],[[41,24],[41,33]],["el2_dec_gpr_ctl"],["port","logic"]],["gpr_out",[[44,3],[44,30]],[[44,23],[44,30]],["el2_dec_gpr_ctl"],["variable","logic"]],["gpr_in",[[45,3],[45,29]],[[45,23],[45,29]],["el2_dec_gpr_ctl"],["variable","logic"]],["w0v",[[46,3],[46,19]],[[46,16],[46,19]],["el2_dec_gpr_ctl"],["variable","logic"]],["w1v",[[46,3],[46,23]],[[46,20],[46,23]],["el2_dec_gpr_ctl"],["variable","w0v"]],["w2v",[[46,3],[46,27]],[[46,24],[46,27]],["el2_dec_gpr_ctl"],["variable","w1v"]],["gpr_wr_en",[[47,3],[47,25]],[[47,16],[47,25]],["el2_dec_gpr_ctl"],["variable","logic"]],["gprff",[[52,6],[52,96]],[[52,19],[52,24]],["el2_dec_gpr_ctl"],["instance","rvdffe"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_ib_ctl.sv",[[[[[["el2_dec_ib_ctl",[[[15,0],[18,0]],[[0,0],[164,0]],[[18,0],[68,5]]],[[15,7],[15,21]],[],["module"]],[163,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_dec_ib_ctl"],["parameter-port","el2_param_t"]],["dbg_cmd_valid",[[21,3],[21,44]],[[21,31],[21,44]],["el2_dec_ib_ctl"],["port","logic"]],["dbg_cmd_write",[[23,3],[23,44]],[[23,31],[23,44]],["el2_dec_ib_ctl"],["port","logic"]],["dbg_cmd_type",[[24,3],[24,43]],[[24,31],[24,43]],["el2_dec_ib_ctl"],["port","logic"]],["dbg_cmd_addr",[[25,3],[25,43]],[[25,31],[25,43]],["el2_dec_ib_ctl"],["port","logic"]],["i0_brp",[[27,3],[27,28]],[[27,22],[27,28]],["el2_dec_ib_ctl"],["port","el2_br_pkt_t"]],["ifu_i0_bp_index",[[28,3],[28,62]],[[28,47],[28,62]],["el2_dec_ib_ctl"],["port","logic"]],["ifu_i0_bp_fghr",[[29,3],[29,51]],[[29,37],[29,51]],["el2_dec_ib_ctl"],["port","logic"]],["ifu_i0_bp_btag",[[30,3],[30,52]],[[30,38],[30,52]],["el2_dec_ib_ctl"],["port","logic"]],["ifu_i0_fa_index",[[31,3],[31,56]],[[31,41],[31,56]],["el2_dec_ib_ctl"],["port","logic"]],["ifu_i0_pc4",[[33,3],[33,31]],[[33,21],[33,31]],["el2_dec_ib_ctl"],["port","logic"]],["ifu_i0_valid",[[34,3],[34,33]],[[34,21],[34,33]],["el2_dec_ib_ctl"],["port","logic"]],["ifu_i0_icaf",[[35,3],[35,32]],[[35,21],[35,32]],["el2_dec_ib_ctl"],["port","logic"]],["ifu_i0_icaf_type",[[36,3],[36,37]],[[36,21],[36,37]],["el2_dec_ib_ctl"],["port","logic"]],["ifu_i0_icaf_second",[[38,3],[38,35]],[[38,17],[38,35]],["el2_dec_ib_ctl"],["port","logic"]],["ifu_i0_dbecc",[[39,3],[39,29]],[[39,17],[39,29]],["el2_dec_ib_ctl"],["port","logic"]],["ifu_i0_instr",[[40,3],[40,35]],[[40,23],[40,35]],["el2_dec_ib_ctl"],["port","logic"]],["ifu_i0_pc",[[41,3],[41,32]],[[41,23],[41,32]],["el2_dec_ib_ctl"],["port","logic"]],["dec_ib0_valid_d",[[44,3],[44,31]],[[44,16],[44,31]],["el2_dec_ib_ctl"],["port","logic"]],["dec_debug_valid_d",[[45,3],[45,33]],[[45,16],[45,33]],["el2_dec_ib_ctl"],["port","logic"]],["dec_i0_instr_d",[[48,3],[48,37]],[[48,23],[48,37]],["el2_dec_ib_ctl"],["port","logic"]],["dec_i0_pc_d",[[50,3],[50,34]],[[50,23],[50,34]],["el2_dec_ib_ctl"],["port","logic"]],["dec_i0_pc4_d",[[52,3],[52,28]],[[52,16],[52,28]],["el2_dec_ib_ctl"],["port","logic"]],["dec_i0_brp",[[54,3],[54,33]],[[54,23],[54,33]],["el2_dec_ib_ctl"],["port","el2_br_pkt_t"]],["dec_i0_bp_index",[[55,3],[55,63]],[[55,48],[55,63]],["el2_dec_ib_ctl"],["port","logic"]],["dec_i0_bp_fghr",[[56,3],[56,52]],[[56,38],[56,52]],["el2_dec_ib_ctl"],["port","logic"]],["dec_i0_bp_btag",[[57,3],[57,53]],[[57,39],[57,53]],["el2_dec_ib_ctl"],["port","logic"]],["dec_i0_bp_fa_index",[[58,3],[58,60]],[[58,42],[58,60]],["el2_dec_ib_ctl"],["port","logic"]],["dec_i0_icaf_d",[[60,3],[60,29]],[[60,16],[60,29]],["el2_dec_ib_ctl"],["port","logic"]],["dec_i0_icaf_second_d",[[61,3],[61,36]],[[61,16],[61,36]],["el2_dec_ib_ctl"],["port","logic"]],["dec_i0_icaf_type_d",[[62,3],[62,40]],[[62,22],[62,40]],["el2_dec_ib_ctl"],["port","logic"]],["dec_i0_dbecc_d",[[63,3],[63,30]],[[63,16],[63,30]],["el2_dec_ib_ctl"],["port","logic"]],["dec_debug_wdata_rs1_d",[[64,3],[64,37]],[[64,16],[64,37]],["el2_dec_ib_ctl"],["port","logic"]],["dec_debug_fence_d",[[66,3],[66,33]],[[66,16],[66,33]],["el2_dec_ib_ctl"],["port","logic"]],["debug_valid",[[71,3],[71,28]],[[71,17],[71,28]],["el2_dec_ib_ctl"],["variable","logic"]],["dreg",[[72,3],[72,21]],[[72,17],[72,21]],["el2_dec_ib_ctl"],["variable","logic"]],["dcsr",[[73,3],[73,21]],[[73,17],[73,21]],["el2_dec_ib_ctl"],["variable","logic"]],["ib0",[[74,3],[74,20]],[[74,17],[74,20]],["el2_dec_ib_ctl"],["variable","logic"]],["ib0_debug_in",[[74,3],[74,34]],[[74,22],[74,34]],["el2_dec_ib_ctl"],["variable","ib0"]],["debug_read",[[76,3],[76,27]],[[76,17],[76,27]],["el2_dec_ib_ctl"],["variable","logic"]],["debug_write",[[77,3],[77,28]],[[77,17],[77,28]],["el2_dec_ib_ctl"],["variable","logic"]],["debug_read_gpr",[[78,3],[78,31]],[[78,17],[78,31]],["el2_dec_ib_ctl"],["variable","logic"]],["debug_write_gpr",[[79,3],[79,32]],[[79,17],[79,32]],["el2_dec_ib_ctl"],["variable","logic"]],["debug_read_csr",[[80,3],[80,31]],[[80,17],[80,31]],["el2_dec_ib_ctl"],["variable","logic"]],["debug_write_csr",[[81,3],[81,32]],[[81,17],[81,32]],["el2_dec_ib_ctl"],["variable","logic"]],["ifu_i0_pcdata",[[83,3],[83,30]],[[83,17],[83,30]],["el2_dec_ib_ctl"],["variable","logic"]],["pc0",[[83,3],[83,35]],[[83,32],[83,35]],["el2_dec_ib_ctl"],["variable","ifu_i0_pcdata"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_tlu_ctl.sv",[[[[[["el2_dec_tlu_ctl",[[[25,0],[28,0]],[[0,0],[170,3]],[[28,0],[237,5]]],[[25,7],[25,22]],[],["module"]],[2788,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_dec_tlu_ctl"],["parameter-port","el2_param_t"]],["clk",[[31,3],[31,18]],[[31,15],[31,18]],["el2_dec_tlu_ctl"],["port","logic"]],["free_clk",[[32,3],[32,23]],[[32,15],[32,23]],["el2_dec_tlu_ctl"],["port","logic"]],["free_l2clk",[[33,3],[33,25]],[[33,15],[33,25]],["el2_dec_tlu_ctl"],["port","logic"]],["rst_l",[[34,3],[34,20]],[[34,15],[34,20]],["el2_dec_tlu_ctl"],["port","logic"]],["scan_mode",[[35,3],[35,24]],[[35,15],[35,24]],["el2_dec_tlu_ctl"],["port","logic"]],["rst_vec",[[37,3],[37,29]],[[37,22],[37,29]],["el2_dec_tlu_ctl"],["port","logic"]],["nmi_int",[[38,3],[38,29]],[[38,22],[38,29]],["el2_dec_tlu_ctl"],["port","logic"]],["nmi_vec",[[39,3],[39,29]],[[39,22],[39,29]],["el2_dec_tlu_ctl"],["port","logic"]],["i_cpu_halt_req",[[40,3],[40,30]],[[40,16],[40,30]],["el2_dec_tlu_ctl"],["port","logic"]],["i_cpu_run_req",[[41,3],[41,29]],[[41,16],[41,29]],["el2_dec_tlu_ctl"],["port","logic"]],["lsu_fastint_stall_any",[[43,3],[43,36]],[[43,15],[43,36]],["el2_dec_tlu_ctl"],["port","logic"]],["ifu_pmu_instr_aligned",[[47,3],[47,42]],[[47,21],[47,42]],["el2_dec_tlu_ctl"],["port","logic"]],["ifu_pmu_fetch_stall",[[48,3],[48,40]],[[48,21],[48,40]],["el2_dec_tlu_ctl"],["port","logic"]],["ifu_pmu_ic_miss",[[49,3],[49,36]],[[49,21],[49,36]],["el2_dec_tlu_ctl"],["port","logic"]],["ifu_pmu_ic_hit",[[50,3],[50,35]],[[50,21],[50,35]],["el2_dec_tlu_ctl"],["port","logic"]],["ifu_pmu_bus_error",[[51,3],[51,38]],[[51,21],[51,38]],["el2_dec_tlu_ctl"],["port","logic"]],["ifu_pmu_bus_busy",[[52,3],[52,37]],[[52,21],[52,37]],["el2_dec_tlu_ctl"],["port","logic"]],["ifu_pmu_bus_trxn",[[53,3],[53,37]],[[53,21],[53,37]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_pmu_instr_decoded",[[54,3],[54,42]],[[54,21],[54,42]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_pmu_decode_stall",[[55,3],[55,41]],[[55,21],[55,41]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_pmu_presync_stall",[[56,3],[56,42]],[[56,21],[56,42]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_pmu_postsync_stall",[[57,3],[57,43]],[[57,21],[57,43]],["el2_dec_tlu_ctl"],["port","logic"]],["lsu_store_stall_any",[[58,3],[58,40]],[[58,21],[58,40]],["el2_dec_tlu_ctl"],["port","logic"]],["dma_dccm_stall_any",[[59,3],[59,39]],[[59,21],[59,39]],["el2_dec_tlu_ctl"],["port","logic"]],["dma_iccm_stall_any",[[60,3],[60,39]],[[60,21],[60,39]],["el2_dec_tlu_ctl"],["port","logic"]],["exu_pmu_i0_br_misp",[[61,3],[61,39]],[[61,21],[61,39]],["el2_dec_tlu_ctl"],["port","logic"]],["exu_pmu_i0_br_ataken",[[62,3],[62,41]],[[62,21],[62,41]],["el2_dec_tlu_ctl"],["port","logic"]],["exu_pmu_i0_pc4",[[63,3],[63,35]],[[63,21],[63,35]],["el2_dec_tlu_ctl"],["port","logic"]],["lsu_pmu_bus_trxn",[[64,3],[64,37]],[[64,21],[64,37]],["el2_dec_tlu_ctl"],["port","logic"]],["lsu_pmu_bus_misaligned",[[65,3],[65,43]],[[65,21],[65,43]],["el2_dec_tlu_ctl"],["port","logic"]],["lsu_pmu_bus_error",[[66,3],[66,38]],[[66,21],[66,38]],["el2_dec_tlu_ctl"],["port","logic"]],["lsu_pmu_bus_busy",[[67,3],[67,37]],[[67,21],[67,37]],["el2_dec_tlu_ctl"],["port","logic"]],["lsu_pmu_load_external_m",[[68,3],[68,44]],[[68,21],[68,44]],["el2_dec_tlu_ctl"],["port","logic"]],["lsu_pmu_store_external_m",[[69,3],[69,45]],[[69,21],[69,45]],["el2_dec_tlu_ctl"],["port","logic"]],["dma_pmu_dccm_read",[[70,3],[70,38]],[[70,21],[70,38]],["el2_dec_tlu_ctl"],["port","logic"]],["dma_pmu_dccm_write",[[71,3],[71,39]],[[71,21],[71,39]],["el2_dec_tlu_ctl"],["port","logic"]],["dma_pmu_any_read",[[72,3],[72,37]],[[72,21],[72,37]],["el2_dec_tlu_ctl"],["port","logic"]],["dma_pmu_any_write",[[73,3],[73,38]],[[73,21],[73,38]],["el2_dec_tlu_ctl"],["port","logic"]],["lsu_fir_addr",[[75,3],[75,34]],[[75,22],[75,34]],["el2_dec_tlu_ctl"],["port","logic"]],["lsu_fir_error",[[76,3],[76,34]],[[76,21],[76,34]],["el2_dec_tlu_ctl"],["port","logic"]],["iccm_dma_sb_error",[[78,3],[78,38]],[[78,21],[78,38]],["el2_dec_tlu_ctl"],["port","logic"]],["lsu_error_pkt_r",[[80,3],[80,47]],[[80,32],[80,47]],["el2_dec_tlu_ctl"],["port","el2_lsu_error_pkt_t"]],["lsu_single_ecc_error_incr",[[81,3],[81,48]],[[81,23],[81,48]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_pause_state",[[83,3],[83,30]],[[83,15],[83,30]],["el2_dec_tlu_ctl"],["port","logic"]],["lsu_imprecise_error_store_any",[[84,3],[84,52]],[[84,23],[84,52]],["el2_dec_tlu_ctl"],["port","logic"]],["lsu_imprecise_error_load_any",[[85,3],[85,51]],[[85,23],[85,51]],["el2_dec_tlu_ctl"],["port","logic"]],["lsu_imprecise_error_addr_any",[[86,3],[86,51]],[[86,23],[86,51]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_csr_wen_unq_d",[[88,3],[88,39]],[[88,22],[88,39]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_csr_any_unq_d",[[89,3],[89,39]],[[89,22],[89,39]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_csr_rdaddr_d",[[90,3],[90,38]],[[90,22],[90,38]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_csr_wen_r",[[92,3],[92,35]],[[92,22],[92,35]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_csr_wraddr_r",[[93,3],[93,38]],[[93,22],[93,38]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_csr_wrdata_r",[[94,3],[94,38]],[[94,22],[94,38]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_csr_stall_int_ff",[[96,3],[96,42]],[[96,22],[96,42]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_i0_valid_r",[[98,3],[98,33]],[[98,15],[98,33]],["el2_dec_tlu_ctl"],["port","logic"]],["exu_npc_r",[[100,3],[100,31]],[[100,22],[100,31]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_i0_pc_r",[[102,3],[102,37]],[[102,22],[102,37]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_packet_r",[[104,3],[104,40]],[[104,24],[104,40]],["el2_dec_tlu_ctl"],["port","el2_trap_pkt_t"]],["dec_illegal_inst",[[106,3],[106,38]],[[106,22],[106,38]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_i0_decode_d",[[107,3],[107,37]],[[107,22],[107,37]],["el2_dec_tlu_ctl"],["port","logic"]],["exu_i0_br_hist_r",[[110,3],[110,38]],[[110,22],[110,38]],["el2_dec_tlu_ctl"],["port","logic"]],["exu_i0_br_error_r",[[111,3],[111,39]],[[111,22],[111,39]],["el2_dec_tlu_ctl"],["port","logic"]],["exu_i0_br_start_error_r",[[112,3],[112,45]],[[112,22],[112,45]],["el2_dec_tlu_ctl"],["port","logic"]],["exu_i0_br_valid_r",[[113,3],[113,39]],[[113,22],[113,39]],["el2_dec_tlu_ctl"],["port","logic"]],["exu_i0_br_mp_r",[[114,3],[114,36]],[[114,22],[114,36]],["el2_dec_tlu_ctl"],["port","logic"]],["exu_i0_br_middle_r",[[115,3],[115,40]],[[115,22],[115,40]],["el2_dec_tlu_ctl"],["port","logic"]],["exu_i0_br_way_r",[[119,3],[119,42]],[[119,27],[119,42]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_core_empty",[[121,3],[121,34]],[[121,16],[121,34]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_dbg_cmd_done",[[123,3],[123,32]],[[123,16],[123,32]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_dbg_cmd_fail",[[124,3],[124,32]],[[124,16],[124,32]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_dbg_halted",[[125,3],[125,34]],[[125,16],[125,34]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_debug_mode",[[126,3],[126,34]],[[126,16],[126,34]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_resume_ack",[[127,3],[127,34]],[[127,16],[127,34]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_debug_stall",[[128,3],[128,35]],[[128,16],[128,35]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_flush_noredir_r",[[130,3],[130,39]],[[130,16],[130,39]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_mpc_halted_only",[[131,3],[131,39]],[[131,16],[131,39]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_flush_leak_one_r",[[132,3],[132,40]],[[132,16],[132,40]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_flush_err_r",[[133,3],[133,35]],[[133,16],[133,35]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_flush_extint",[[135,3],[135,36]],[[135,16],[135,36]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_meihap",[[136,3],[136,37]],[[136,23],[136,37]],["el2_dec_tlu_ctl"],["port","logic"]],["dbg_halt_req",[[138,3],[138,28]],[[138,16],[138,28]],["el2_dec_tlu_ctl"],["port","logic"]],["dbg_resume_req",[[139,3],[139,30]],[[139,16],[139,30]],["el2_dec_tlu_ctl"],["port","logic"]],["ifu_miss_state_idle",[[140,3],[140,35]],[[140,16],[140,35]],["el2_dec_tlu_ctl"],["port","logic"]],["lsu_idle_any",[[141,3],[141,28]],[[141,16],[141,28]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_div_active",[[142,3],[142,30]],[[142,16],[142,30]],["el2_dec_tlu_ctl"],["port","logic"]],["trigger_pkt_any",[[143,3],[143,50]],[[143,35],[143,50]],["el2_dec_tlu_ctl"],["port","el2_trigger_pkt_t"]],["ifu_ic_error_start",[[145,3],[145,34]],[[145,16],[145,34]],["el2_dec_tlu_ctl"],["port","logic"]],["ifu_iccm_rd_ecc_single_err",[[146,3],[146,42]],[[146,16],[146,42]],["el2_dec_tlu_ctl"],["port","logic"]],["ifu_ic_debug_rd_data",[[149,3],[149,42]],[[149,22],[149,42]],["el2_dec_tlu_ctl"],["port","logic"]],["ifu_ic_debug_rd_data_valid",[[150,3],[150,41]],[[150,15],[150,41]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_ic_diag_pkt",[[151,3],[151,51]],[[151,32],[151,51]],["el2_dec_tlu_ctl"],["port","el2_cache_debug_pkt_t"]],["pic_claimid",[[154,3],[154,32]],[[154,21],[154,32]],["el2_dec_tlu_ctl"],["port","logic"]],["pic_pl",[[155,3],[155,27]],[[155,21],[155,27]],["el2_dec_tlu_ctl"],["port","logic"]],["mhwakeup",[[156,3],[156,29]],[[156,21],[156,29]],["el2_dec_tlu_ctl"],["port","logic"]],["mexintpend",[[158,3],[158,25]],[[158,15],[158,25]],["el2_dec_tlu_ctl"],["port","logic"]],["timer_int",[[159,3],[159,24]],[[159,15],[159,24]],["el2_dec_tlu_ctl"],["port","logic"]],["soft_int",[[160,3],[160,23]],[[160,15],[160,23]],["el2_dec_tlu_ctl"],["port","logic"]],["o_cpu_halt_status",[[162,3],[162,33]],[[162,16],[162,33]],["el2_dec_tlu_ctl"],["port","logic"]],["o_cpu_halt_ack",[[163,3],[163,30]],[[163,16],[163,30]],["el2_dec_tlu_ctl"],["port","logic"]],["o_cpu_run_ack",[[164,3],[164,29]],[[164,16],[164,29]],["el2_dec_tlu_ctl"],["port","logic"]],["o_debug_mode_status",[[165,3],[165,35]],[[165,16],[165,35]],["el2_dec_tlu_ctl"],["port","logic"]],["core_id",[[167,3],[167,29]],[[167,22],[167,29]],["el2_dec_tlu_ctl"],["port","logic"]],["mpc_debug_halt_req",[[170,3],[170,33]],[[170,15],[170,33]],["el2_dec_tlu_ctl"],["port","logic"]],["mpc_debug_run_req",[[171,3],[171,32]],[[171,15],[171,32]],["el2_dec_tlu_ctl"],["port","logic"]],["mpc_reset_run_req",[[172,3],[172,32]],[[172,15],[172,32]],["el2_dec_tlu_ctl"],["port","logic"]],["mpc_debug_halt_ack",[[173,3],[173,34]],[[173,16],[173,34]],["el2_dec_tlu_ctl"],["port","logic"]],["mpc_debug_run_ack",[[174,3],[174,33]],[[174,16],[174,33]],["el2_dec_tlu_ctl"],["port","logic"]],["debug_brkpt_status",[[175,3],[175,34]],[[175,16],[175,34]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_meicurpl",[[177,3],[177,38]],[[177,22],[177,38]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_meipt",[[178,3],[178,35]],[[178,22],[178,35]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_csr_rddata_d",[[181,3],[181,39]],[[181,23],[181,39]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_csr_legal_d",[[182,3],[182,31]],[[182,16],[182,31]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_br0_r_pkt",[[184,3],[184,44]],[[184,27],[184,44]],["el2_dec_tlu_ctl"],["port","el2_br_tlu_pkt_t"]],["dec_tlu_i0_kill_writeb_wb",[[186,3],[186,41]],[[186,16],[186,41]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_flush_lower_wb",[[187,3],[187,38]],[[187,16],[187,38]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_i0_commit_cmt",[[188,3],[188,37]],[[188,16],[188,37]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_i0_kill_writeb_r",[[190,3],[190,40]],[[190,16],[190,40]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_flush_lower_r",[[191,3],[191,37]],[[191,16],[191,37]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_flush_path_r",[[192,3],[192,43]],[[192,23],[192,43]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_fence_i_r",[[193,3],[193,33]],[[193,16],[193,33]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_wr_pause_r",[[194,3],[194,34]],[[194,16],[194,34]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_flush_pause_r",[[195,3],[195,37]],[[195,16],[195,37]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_presync_d",[[197,3],[197,33]],[[197,16],[197,33]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_postsync_d",[[198,3],[198,34]],[[198,16],[198,34]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_mrac_ff",[[201,3],[201,38]],[[201,23],[201,38]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_force_halt",[[203,3],[203,34]],[[203,16],[203,34]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_perfcnt0",[[205,3],[205,32]],[[205,16],[205,32]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_perfcnt1",[[206,3],[206,32]],[[206,16],[206,32]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_perfcnt2",[[207,3],[207,32]],[[207,16],[207,32]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_perfcnt3",[[208,3],[208,32]],[[208,16],[208,32]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_i0_exc_valid_wb1",[[210,3],[210,40]],[[210,16],[210,40]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_i0_valid_wb1",[[211,3],[211,36]],[[211,16],[211,36]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_int_valid_wb1",[[212,3],[212,37]],[[212,16],[212,37]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_exc_cause_wb1",[[213,3],[213,43]],[[213,22],[213,43]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_mtval_wb1",[[214,3],[214,40]],[[214,23],[214,40]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_external_ldfwd_disable",[[217,3],[217,47]],[[217,17],[217,47]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_sideeffect_posted_disable",[[218,3],[218,50]],[[218,17],[218,50]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_core_ecc_disable",[[219,3],[219,41]],[[219,17],[219,41]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_bpred_disable",[[220,3],[220,38]],[[220,17],[220,38]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_wb_coalescing_disable",[[221,3],[221,46]],[[221,17],[221,46]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_pipelining_disable",[[222,3],[222,43]],[[222,17],[222,43]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_trace_disable",[[223,3],[223,38]],[[223,17],[223,38]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_dma_qos_prty",[[224,3],[224,43]],[[224,23],[224,43]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_misc_clk_override",[[227,3],[227,42]],[[227,17],[227,42]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_dec_clk_override",[[228,3],[228,41]],[[228,17],[228,41]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_ifu_clk_override",[[229,3],[229,41]],[[229,17],[229,41]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_lsu_clk_override",[[230,3],[230,41]],[[230,17],[230,41]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_bus_clk_override",[[231,3],[231,41]],[[231,17],[231,41]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_pic_clk_override",[[232,3],[232,41]],[[232,17],[232,41]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_picio_clk_override",[[233,3],[233,43]],[[233,17],[233,43]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_dccm_clk_override",[[234,3],[234,42]],[[234,17],[234,42]],["el2_dec_tlu_ctl"],["port","logic"]],["dec_tlu_icm_clk_override",[[235,3],[235,41]],[[235,17],[235,41]],["el2_dec_tlu_ctl"],["port","logic"]],["clk_override",[[239,3],[239,29]],[[239,17],[239,29]],["el2_dec_tlu_ctl"],["variable","logic"]],["e4e5_int_clk",[[239,3],[239,43]],[[239,31],[239,43]],["el2_dec_tlu_ctl"],["variable","clk_override"]],["nmi_fir_type",[[239,3],[239,57]],[[239,45],[239,57]],["el2_dec_tlu_ctl"],["variable","e4e5_int_clk"]],["nmi_lsu_load_type",[[239,3],[239,76]],[[239,59],[239,76]],["el2_dec_tlu_ctl"],["variable","nmi_fir_type"]],["nmi_lsu_store_type",[[239,3],[239,96]],[[239,78],[239,96]],["el2_dec_tlu_ctl"],["variable","nmi_lsu_load_type"]],["nmi_int_detected_f",[[239,3],[239,116]],[[239,98],[239,116]],["el2_dec_tlu_ctl"],["variable","nmi_lsu_store_type"]],["nmi_lsu_load_type_f",[[239,3],[239,137]],[[239,118],[239,137]],["el2_dec_tlu_ctl"],["variable","nmi_int_detected_f"]],["nmi_lsu_store_type_f",[[239,3],[240,37]],[[240,17],[240,37]],["el2_dec_tlu_ctl"],["variable","nmi_lsu_load_type_f"]],["allow_dbg_halt_csr_write",[[239,3],[240,63]],[[240,39],[240,63]],["el2_dec_tlu_ctl"],["variable","nmi_lsu_store_type_f"]],["dbg_cmd_done_ns",[[239,3],[240,80]],[[240,65],[240,80]],["el2_dec_tlu_ctl"],["variable","allow_dbg_halt_csr_write"]],["i_cpu_run_req_d1_raw",[[239,3],[240,102]],[[240,82],[240,102]],["el2_dec_tlu_ctl"],["variable","dbg_cmd_done_ns"]],["debug_mode_status",[[239,3],[240,121]],[[240,104],[240,121]],["el2_dec_tlu_ctl"],["variable","i_cpu_run_req_d1_raw"]],["lsu_single_ecc_error_r_d1",[[239,3],[240,148]],[[240,123],[240,148]],["el2_dec_tlu_ctl"],["variable","debug_mode_status"]],["sel_npc_r",[[239,3],[241,26]],[[241,17],[241,26]],["el2_dec_tlu_ctl"],["variable","lsu_single_ecc_error_r_d1"]],["sel_npc_resume",[[239,3],[241,42]],[[241,28],[241,42]],["el2_dec_tlu_ctl"],["variable","sel_npc_r"]],["ce_int",[[239,3],[241,50]],[[241,44],[241,50]],["el2_dec_tlu_ctl"],["variable","sel_npc_resume"]],["nmi_in_debug_mode",[[239,3],[242,34]],[[242,17],[242,34]],["el2_dec_tlu_ctl"],["variable","ce_int"]],["dpc_capture_npc",[[239,3],[242,51]],[[242,36],[242,51]],["el2_dec_tlu_ctl"],["variable","nmi_in_debug_mode"]],["dpc_capture_pc",[[239,3],[242,67]],[[242,53],[242,67]],["el2_dec_tlu_ctl"],["variable","dpc_capture_npc"]],["tdata_load",[[239,3],[242,79]],[[242,69],[242,79]],["el2_dec_tlu_ctl"],["variable","dpc_capture_pc"]],["tdata_opcode",[[239,3],[242,93]],[[242,81],[242,93]],["el2_dec_tlu_ctl"],["variable","tdata_load"]],["tdata_action",[[239,3],[242,107]],[[242,95],[242,107]],["el2_dec_tlu_ctl"],["variable","tdata_opcode"]],["perfcnt_halted",[[239,3],[242,123]],[[242,109],[242,123]],["el2_dec_tlu_ctl"],["variable","tdata_action"]],["tdata_chain",[[239,3],[242,136]],[[242,125],[242,136]],["el2_dec_tlu_ctl"],["variable","perfcnt_halted"]],["tdata_kill_write",[[239,3],[243,33]],[[243,17],[243,33]],["el2_dec_tlu_ctl"],["variable","tdata_chain"]],["reset_delayed",[[246,3],[246,22]],[[246,9],[246,22]],["el2_dec_tlu_ctl"],["variable","logic"]],["reset_detect",[[246,3],[246,36]],[[246,24],[246,36]],["el2_dec_tlu_ctl"],["variable","reset_delayed"]],["reset_detected",[[246,3],[246,52]],[[246,38],[246,52]],["el2_dec_tlu_ctl"],["variable","reset_detect"]],["wr_mstatus_r",[[247,3],[247,21]],[[247,9],[247,21]],["el2_dec_tlu_ctl"],["variable","logic"]],["wr_mtvec_r",[[247,3],[247,33]],[[247,23],[247,33]],["el2_dec_tlu_ctl"],["variable","wr_mstatus_r"]],["wr_mcyclel_r",[[247,3],[247,47]],[[247,35],[247,47]],["el2_dec_tlu_ctl"],["variable","wr_mtvec_r"]],["wr_mcycleh_r",[[247,3],[247,61]],[[247,49],[247,61]],["el2_dec_tlu_ctl"],["variable","wr_mcyclel_r"]],["wr_minstretl_r",[[247,3],[248,23]],[[248,9],[248,23]],["el2_dec_tlu_ctl"],["variable","wr_mcycleh_r"]],["wr_minstreth_r",[[247,3],[248,39]],[[248,25],[248,39]],["el2_dec_tlu_ctl"],["variable","wr_minstretl_r"]],["wr_mscratch_r",[[247,3],[248,54]],[[248,41],[248,54]],["el2_dec_tlu_ctl"],["variable","wr_minstreth_r"]],["wr_mepc_r",[[247,3],[248,65]],[[248,56],[248,65]],["el2_dec_tlu_ctl"],["variable","wr_mscratch_r"]],["wr_mcause_r",[[247,3],[248,78]],[[248,67],[248,78]],["el2_dec_tlu_ctl"],["variable","wr_mepc_r"]],["wr_mscause_r",[[247,3],[248,92]],[[248,80],[248,92]],["el2_dec_tlu_ctl"],["variable","wr_mcause_r"]],["wr_mtval_r",[[247,3],[248,104]],[[248,94],[248,104]],["el2_dec_tlu_ctl"],["variable","wr_mscause_r"]],["wr_mrac_r",[[247,3],[249,18]],[[249,9],[249,18]],["el2_dec_tlu_ctl"],["variable","wr_mtval_r"]],["wr_meihap_r",[[247,3],[249,31]],[[249,20],[249,31]],["el2_dec_tlu_ctl"],["variable","wr_mrac_r"]],["wr_meicurpl_r",[[247,3],[249,46]],[[249,33],[249,46]],["el2_dec_tlu_ctl"],["variable","wr_meihap_r"]],["wr_meipt_r",[[247,3],[249,58]],[[249,48],[249,58]],["el2_dec_tlu_ctl"],["variable","wr_meicurpl_r"]],["wr_dcsr_r",[[247,3],[249,69]],[[249,60],[249,69]],["el2_dec_tlu_ctl"],["variable","wr_meipt_r"]],["wr_dpc_r",[[247,3],[250,17]],[[250,9],[250,17]],["el2_dec_tlu_ctl"],["variable","wr_dcsr_r"]],["wr_meicidpl_r",[[247,3],[250,32]],[[250,19],[250,32]],["el2_dec_tlu_ctl"],["variable","wr_dpc_r"]],["wr_meivt_r",[[247,3],[250,44]],[[250,34],[250,44]],["el2_dec_tlu_ctl"],["variable","wr_meicidpl_r"]],["wr_meicpct_r",[[247,3],[250,58]],[[250,46],[250,58]],["el2_dec_tlu_ctl"],["variable","wr_meivt_r"]],["wr_micect_r",[[247,3],[250,71]],[[250,60],[250,71]],["el2_dec_tlu_ctl"],["variable","wr_meicpct_r"]],["wr_miccmect_r",[[247,3],[250,86]],[[250,73],[250,86]],["el2_dec_tlu_ctl"],["variable","wr_micect_r"]],["wr_mfdht_r",[[247,3],[250,98]],[[250,88],[250,98]],["el2_dec_tlu_ctl"],["variable","wr_miccmect_r"]],["wr_mfdhs_r",[[247,3],[250,110]],[[250,100],[250,110]],["el2_dec_tlu_ctl"],["variable","wr_mfdht_r"]],["wr_mdccmect_r",[[247,3],[251,22]],[[251,9],[251,22]],["el2_dec_tlu_ctl"],["variable","wr_mfdhs_r"]],["wr_mhpme3_r",[[247,3],[251,34]],[[251,23],[251,34]],["el2_dec_tlu_ctl"],["variable","wr_mdccmect_r"]],["wr_mhpme4_r",[[247,3],[251,47]],[[251,36],[251,47]],["el2_dec_tlu_ctl"],["variable","wr_mhpme3_r"]],["wr_mhpme5_r",[[247,3],[251,60]],[[251,49],[251,60]],["el2_dec_tlu_ctl"],["variable","wr_mhpme4_r"]],["wr_mhpme6_r",[[247,3],[251,73]],[[251,62],[251,73]],["el2_dec_tlu_ctl"],["variable","wr_mhpme5_r"]],["wr_mpmc_r",[[252,3],[252,18]],[[252,9],[252,18]],["el2_dec_tlu_ctl"],["variable","logic"]],["mpmc_b_ns",[[253,3],[253,24]],[[253,15],[253,24]],["el2_dec_tlu_ctl"],["variable","logic"]],["mpmc",[[253,3],[253,30]],[[253,26],[253,30]],["el2_dec_tlu_ctl"],["variable","mpmc_b_ns"]],["mpmc_b",[[253,3],[253,38]],[[253,32],[253,38]],["el2_dec_tlu_ctl"],["variable","mpmc"]],["set_mie_pmu_fw_halt",[[254,3],[254,28]],[[254,9],[254,28]],["el2_dec_tlu_ctl"],["variable","logic"]],["fw_halted_ns",[[254,3],[254,42]],[[254,30],[254,42]],["el2_dec_tlu_ctl"],["variable","set_mie_pmu_fw_halt"]],["fw_halted",[[254,3],[254,53]],[[254,44],[254,53]],["el2_dec_tlu_ctl"],["variable","fw_halted_ns"]],["wr_mcountinhibit_r",[[255,3],[255,27]],[[255,9],[255,27]],["el2_dec_tlu_ctl"],["variable","logic"]],["mcountinhibit",[[256,3],[256,28]],[[256,15],[256,28]],["el2_dec_tlu_ctl"],["variable","logic"]],["wr_mtsel_r",[[257,3],[257,19]],[[257,9],[257,19]],["el2_dec_tlu_ctl"],["variable","logic"]],["wr_mtdata1_t0_r",[[257,3],[257,36]],[[257,21],[257,36]],["el2_dec_tlu_ctl"],["variable","wr_mtsel_r"]],["wr_mtdata1_t1_r",[[257,3],[257,53]],[[257,38],[257,53]],["el2_dec_tlu_ctl"],["variable","wr_mtdata1_t0_r"]],["wr_mtdata1_t2_r",[[257,3],[257,70]],[[257,55],[257,70]],["el2_dec_tlu_ctl"],["variable","wr_mtdata1_t1_r"]],["wr_mtdata1_t3_r",[[257,3],[257,87]],[[257,72],[257,87]],["el2_dec_tlu_ctl"],["variable","wr_mtdata1_t2_r"]],["wr_mtdata2_t0_r",[[257,3],[257,104]],[[257,89],[257,104]],["el2_dec_tlu_ctl"],["variable","wr_mtdata1_t3_r"]],["wr_mtdata2_t1_r",[[257,3],[257,121]],[[257,106],[257,121]],["el2_dec_tlu_ctl"],["variable","wr_mtdata2_t0_r"]],["wr_mtdata2_t2_r",[[257,3],[257,138]],[[257,123],[257,138]],["el2_dec_tlu_ctl"],["variable","wr_mtdata2_t1_r"]],["wr_mtdata2_t3_r",[[257,3],[257,155]],[[257,140],[257,155]],["el2_dec_tlu_ctl"],["variable","wr_mtdata2_t2_r"]],["mtdata2_t0",[[258,3],[258,26]],[[258,16],[258,26]],["el2_dec_tlu_ctl"],["variable","logic"]],["mtdata2_t1",[[258,3],[258,38]],[[258,28],[258,38]],["el2_dec_tlu_ctl"],["variable","mtdata2_t0"]],["mtdata2_t2",[[258,3],[258,50]],[[258,40],[258,50]],["el2_dec_tlu_ctl"],["variable","mtdata2_t1"]],["mtdata2_t3",[[258,3],[258,62]],[[258,52],[258,62]],["el2_dec_tlu_ctl"],["variable","mtdata2_t2"]],["mtdata2_tsel_out",[[258,3],[258,80]],[[258,64],[258,80]],["el2_dec_tlu_ctl"],["variable","mtdata2_t3"]],["mtdata1_tsel_out",[[258,3],[258,98]],[[258,82],[258,98]],["el2_dec_tlu_ctl"],["variable","mtdata2_tsel_out"]],["mtdata1_t0_ns",[[259,3],[259,29]],[[259,16],[259,29]],["el2_dec_tlu_ctl"],["variable","logic"]],["mtdata1_t0",[[259,3],[259,41]],[[259,31],[259,41]],["el2_dec_tlu_ctl"],["variable","mtdata1_t0_ns"]],["mtdata1_t1_ns",[[259,3],[259,56]],[[259,43],[259,56]],["el2_dec_tlu_ctl"],["variable","mtdata1_t0"]],["mtdata1_t1",[[259,3],[259,68]],[[259,58],[259,68]],["el2_dec_tlu_ctl"],["variable","mtdata1_t1_ns"]],["mtdata1_t2_ns",[[259,3],[259,83]],[[259,70],[259,83]],["el2_dec_tlu_ctl"],["variable","mtdata1_t1"]],["mtdata1_t2",[[259,3],[259,95]],[[259,85],[259,95]],["el2_dec_tlu_ctl"],["variable","mtdata1_t2_ns"]],["mtdata1_t3_ns",[[259,3],[259,110]],[[259,97],[259,110]],["el2_dec_tlu_ctl"],["variable","mtdata1_t2"]],["mtdata1_t3",[[259,3],[259,122]],[[259,112],[259,122]],["el2_dec_tlu_ctl"],["variable","mtdata1_t3_ns"]],["tdata_wrdata_r",[[260,3],[260,29]],[[260,15],[260,29]],["el2_dec_tlu_ctl"],["variable","logic"]],["mtsel_ns",[[261,3],[261,23]],[[261,15],[261,23]],["el2_dec_tlu_ctl"],["variable","logic"]],["mtsel",[[261,3],[261,30]],[[261,25],[261,30]],["el2_dec_tlu_ctl"],["variable","mtsel_ns"]],["tlu_i0_kill_writeb_r",[[262,3],[262,29]],[[262,9],[262,29]],["el2_dec_tlu_ctl"],["variable","logic"]],["mstatus_ns",[[263,3],[263,26]],[[263,16],[263,26]],["el2_dec_tlu_ctl"],["variable","logic"]],["mstatus",[[263,3],[263,35]],[[263,28],[263,35]],["el2_dec_tlu_ctl"],["variable","mstatus_ns"]],["mfdhs_ns",[[264,3],[264,23]],[[264,15],[264,23]],["el2_dec_tlu_ctl"],["variable","logic"]],["mfdhs",[[264,3],[264,30]],[[264,25],[264,30]],["el2_dec_tlu_ctl"],["variable","mfdhs_ns"]],["force_halt_ctr",[[265,3],[265,30]],[[265,16],[265,30]],["el2_dec_tlu_ctl"],["variable","logic"]],["force_halt_ctr_f",[[265,3],[265,48]],[[265,32],[265,48]],["el2_dec_tlu_ctl"],["variable","force_halt_ctr"]],["force_halt",[[266,3],[266,26]],[[266,16],[266,26]],["el2_dec_tlu_ctl"],["variable","logic"]],["mfdht",[[267,3],[267,21]],[[267,16],[267,21]],["el2_dec_tlu_ctl"],["variable","logic"]],["mfdht_ns",[[267,3],[267,31]],[[267,23],[267,31]],["el2_dec_tlu_ctl"],["variable","mfdht"]],["mstatus_mie_ns",[[268,3],[268,23]],[[268,9],[268,23]],["el2_dec_tlu_ctl"],["variable","logic"]],["mtvec_ns",[[269,3],[269,24]],[[269,16],[269,24]],["el2_dec_tlu_ctl"],["variable","logic"]],["mtvec",[[269,3],[269,31]],[[269,26],[269,31]],["el2_dec_tlu_ctl"],["variable","mtvec_ns"]],["dcsr_ns",[[270,3],[270,23]],[[270,16],[270,23]],["el2_dec_tlu_ctl"],["variable","logic"]],["dcsr",[[270,3],[270,29]],[[270,25],[270,29]],["el2_dec_tlu_ctl"],["variable","dcsr_ns"]],["mip_ns",[[271,3],[271,21]],[[271,15],[271,21]],["el2_dec_tlu_ctl"],["variable","logic"]],["mip",[[271,3],[271,26]],[[271,23],[271,26]],["el2_dec_tlu_ctl"],["variable","mip_ns"]],["mie_ns",[[272,3],[272,21]],[[272,15],[272,21]],["el2_dec_tlu_ctl"],["variable","logic"]],["mie",[[272,3],[272,26]],[[272,23],[272,26]],["el2_dec_tlu_ctl"],["variable","mie_ns"]],["mcyclel_ns",[[273,3],[273,26]],[[273,16],[273,26]],["el2_dec_tlu_ctl"],["variable","logic"]],["mcyclel",[[273,3],[273,35]],[[273,28],[273,35]],["el2_dec_tlu_ctl"],["variable","mcyclel_ns"]],["mcycleh_ns",[[274,3],[274,26]],[[274,16],[274,26]],["el2_dec_tlu_ctl"],["variable","logic"]],["mcycleh",[[274,3],[274,35]],[[274,28],[274,35]],["el2_dec_tlu_ctl"],["variable","mcycleh_ns"]],["minstretl_ns",[[275,3],[275,28]],[[275,16],[275,28]],["el2_dec_tlu_ctl"],["variable","logic"]],["minstretl",[[275,3],[275,39]],[[275,30],[275,39]],["el2_dec_tlu_ctl"],["variable","minstretl_ns"]],["minstreth_ns",[[276,3],[276,28]],[[276,16],[276,28]],["el2_dec_tlu_ctl"],["variable","logic"]],["minstreth",[[276,3],[276,39]],[[276,30],[276,39]],["el2_dec_tlu_ctl"],["variable","minstreth_ns"]],["micect_ns",[[277,3],[277,25]],[[277,16],[277,25]],["el2_dec_tlu_ctl"],["variable","logic"]],["micect",[[277,3],[277,33]],[[277,27],[277,33]],["el2_dec_tlu_ctl"],["variable","micect_ns"]],["miccmect_ns",[[277,3],[277,46]],[[277,35],[277,46]],["el2_dec_tlu_ctl"],["variable","micect"]],["miccmect",[[277,3],[277,56]],[[277,48],[277,56]],["el2_dec_tlu_ctl"],["variable","miccmect_ns"]],["mdccmect_ns",[[277,3],[277,69]],[[277,58],[277,69]],["el2_dec_tlu_ctl"],["variable","miccmect"]],["mdccmect",[[277,3],[277,79]],[[277,71],[277,79]],["el2_dec_tlu_ctl"],["variable","mdccmect_ns"]],["micect_inc",[[278,3],[278,26]],[[278,16],[278,26]],["el2_dec_tlu_ctl"],["variable","logic"]],["miccmect_inc",[[278,3],[278,40]],[[278,28],[278,40]],["el2_dec_tlu_ctl"],["variable","micect_inc"]],["mdccmect_inc",[[278,3],[278,54]],[[278,42],[278,54]],["el2_dec_tlu_ctl"],["variable","miccmect_inc"]],["mscratch",[[279,3],[279,24]],[[279,16],[279,24]],["el2_dec_tlu_ctl"],["variable","logic"]],["mhpmc3",[[280,3],[280,22]],[[280,16],[280,22]],["el2_dec_tlu_ctl"],["variable","logic"]],["mhpmc3_ns",[[280,3],[280,33]],[[280,24],[280,33]],["el2_dec_tlu_ctl"],["variable","mhpmc3"]],["mhpmc4",[[280,3],[280,41]],[[280,35],[280,41]],["el2_dec_tlu_ctl"],["variable","mhpmc3_ns"]],["mhpmc4_ns",[[280,3],[280,52]],[[280,43],[280,52]],["el2_dec_tlu_ctl"],["variable","mhpmc4"]],["mhpmc5",[[280,3],[280,60]],[[280,54],[280,60]],["el2_dec_tlu_ctl"],["variable","mhpmc4_ns"]],["mhpmc5_ns",[[280,3],[280,71]],[[280,62],[280,71]],["el2_dec_tlu_ctl"],["variable","mhpmc5"]],["mhpmc6",[[280,3],[280,79]],[[280,73],[280,79]],["el2_dec_tlu_ctl"],["variable","mhpmc5_ns"]],["mhpmc6_ns",[[280,3],[280,90]],[[280,81],[280,90]],["el2_dec_tlu_ctl"],["variable","mhpmc6"]],["mhpmc3h",[[281,3],[281,23]],[[281,16],[281,23]],["el2_dec_tlu_ctl"],["variable","logic"]],["mhpmc3h_ns",[[281,3],[281,35]],[[281,25],[281,35]],["el2_dec_tlu_ctl"],["variable","mhpmc3h"]],["mhpmc4h",[[281,3],[281,44]],[[281,37],[281,44]],["el2_dec_tlu_ctl"],["variable","mhpmc3h_ns"]],["mhpmc4h_ns",[[281,3],[281,56]],[[281,46],[281,56]],["el2_dec_tlu_ctl"],["variable","mhpmc4h"]],["mhpmc5h",[[281,3],[281,65]],[[281,58],[281,65]],["el2_dec_tlu_ctl"],["variable","mhpmc4h_ns"]],["mhpmc5h_ns",[[281,3],[281,77]],[[281,67],[281,77]],["el2_dec_tlu_ctl"],["variable","mhpmc5h"]],["mhpmc6h",[[281,3],[281,86]],[[281,79],[281,86]],["el2_dec_tlu_ctl"],["variable","mhpmc5h_ns"]],["mhpmc6h_ns",[[281,3],[281,98]],[[281,88],[281,98]],["el2_dec_tlu_ctl"],["variable","mhpmc6h"]],["mhpme3",[[282,3],[282,22]],[[282,16],[282,22]],["el2_dec_tlu_ctl"],["variable","logic"]],["mhpme4",[[282,3],[282,30]],[[282,24],[282,30]],["el2_dec_tlu_ctl"],["variable","mhpme3"]],["mhpme5",[[282,3],[282,38]],[[282,32],[282,38]],["el2_dec_tlu_ctl"],["variable","mhpme4"]],["mhpme6",[[282,3],[282,46]],[[282,40],[282,46]],["el2_dec_tlu_ctl"],["variable","mhpme5"]],["mrac",[[283,3],[283,20]],[[283,16],[283,20]],["el2_dec_tlu_ctl"],["variable","logic"]],["meihap",[[284,3],[284,21]],[[284,15],[284,21]],["el2_dec_tlu_ctl"],["variable","logic"]],["meivt",[[285,3],[285,22]],[[285,17],[285,22]],["el2_dec_tlu_ctl"],["variable","logic"]],["meicurpl_ns",[[286,3],[286,26]],[[286,15],[286,26]],["el2_dec_tlu_ctl"],["variable","logic"]],["meicurpl",[[286,3],[286,36]],[[286,28],[286,36]],["el2_dec_tlu_ctl"],["variable","meicurpl_ns"]],["meicidpl_ns",[[287,3],[287,26]],[[287,15],[287,26]],["el2_dec_tlu_ctl"],["variable","logic"]],["meicidpl",[[287,3],[287,36]],[[287,28],[287,36]],["el2_dec_tlu_ctl"],["variable","meicidpl_ns"]],["meipt_ns",[[288,3],[288,23]],[[288,15],[288,23]],["el2_dec_tlu_ctl"],["variable","logic"]],["meipt",[[288,3],[288,30]],[[288,25],[288,30]],["el2_dec_tlu_ctl"],["variable","meipt_ns"]],["mdseac",[[289,3],[289,22]],[[289,16],[289,22]],["el2_dec_tlu_ctl"],["variable","logic"]],["mdseac_locked_ns",[[290,3],[290,25]],[[290,9],[290,25]],["el2_dec_tlu_ctl"],["variable","logic"]],["mdseac_locked_f",[[290,3],[290,42]],[[290,27],[290,42]],["el2_dec_tlu_ctl"],["variable","mdseac_locked_ns"]],["mdseac_en",[[290,3],[290,53]],[[290,44],[290,53]],["el2_dec_tlu_ctl"],["variable","mdseac_locked_f"]],["nmi_lsu_detected",[[290,3],[290,71]],[[290,55],[290,71]],["el2_dec_tlu_ctl"],["variable","mdseac_en"]],["mepc_ns",[[291,3],[291,23]],[[291,16],[291,23]],["el2_dec_tlu_ctl"],["variable","logic"]],["mepc",[[291,3],[291,29]],[[291,25],[291,29]],["el2_dec_tlu_ctl"],["variable","mepc_ns"]],["dpc_ns",[[292,3],[292,22]],[[292,16],[292,22]],["el2_dec_tlu_ctl"],["variable","logic"]],["dpc",[[292,3],[292,27]],[[292,24],[292,27]],["el2_dec_tlu_ctl"],["variable","dpc_ns"]],["mcause_ns",[[293,3],[293,25]],[[293,16],[293,25]],["el2_dec_tlu_ctl"],["variable","logic"]],["mcause",[[293,3],[293,33]],[[293,27],[293,33]],["el2_dec_tlu_ctl"],["variable","mcause_ns"]],["mscause_ns",[[294,3],[294,25]],[[294,15],[294,25]],["el2_dec_tlu_ctl"],["variable","logic"]],["mscause",[[294,3],[294,34]],[[294,27],[294,34]],["el2_dec_tlu_ctl"],["variable","mscause_ns"]],["mscause_type",[[294,3],[294,48]],[[294,36],[294,48]],["el2_dec_tlu_ctl"],["variable","mscause"]],["mtval_ns",[[295,3],[295,24]],[[295,16],[295,24]],["el2_dec_tlu_ctl"],["variable","logic"]],["mtval",[[295,3],[295,31]],[[295,26],[295,31]],["el2_dec_tlu_ctl"],["variable","mtval_ns"]],["dec_pause_state_f",[[296,3],[296,26]],[[296,9],[296,26]],["el2_dec_tlu_ctl"],["variable","logic"]],["dec_tlu_wr_pause_r_d1",[[296,3],[296,49]],[[296,28],[296,49]],["el2_dec_tlu_ctl"],["variable","dec_pause_state_f"]],["pause_expired_r",[[296,3],[296,66]],[[296,51],[296,66]],["el2_dec_tlu_ctl"],["variable","dec_tlu_wr_pause_r_d1"]],["pause_expired_wb",[[296,3],[296,84]],[[296,68],[296,84]],["el2_dec_tlu_ctl"],["variable","pause_expired_r"]],["tlu_flush_lower_r",[[297,3],[297,33]],[[297,16],[297,33]],["el2_dec_tlu_ctl"],["variable","logic"]],["tlu_flush_lower_r_d1",[[297,3],[297,55]],[[297,35],[297,55]],["el2_dec_tlu_ctl"],["variable","tlu_flush_lower_r"]],["tlu_flush_path_r",[[298,3],[298,32]],[[298,16],[298,32]],["el2_dec_tlu_ctl"],["variable","logic"]],["tlu_flush_path_r_d1",[[298,3],[298,54]],[[298,35],[298,54]],["el2_dec_tlu_ctl"],["variable","tlu_flush_path_r"]],["i0_valid_wb",[[299,3],[299,20]],[[299,9],[299,20]],["el2_dec_tlu_ctl"],["variable","logic"]],["tlu_i0_commit_cmt",[[300,3],[300,26]],[[300,9],[300,26]],["el2_dec_tlu_ctl"],["variable","logic"]],["vectored_path",[[301,3],[301,29]],[[301,16],[301,29]],["el2_dec_tlu_ctl"],["variable","logic"]],["interrupt_path",[[301,3],[301,45]],[[301,31],[301,45]],["el2_dec_tlu_ctl"],["variable","vectored_path"]],["dicawics_ns",[[302,3],[302,27]],[[302,16],[302,27]],["el2_dec_tlu_ctl"],["variable","logic"]],["dicawics",[[302,3],[302,37]],[[302,29],[302,37]],["el2_dec_tlu_ctl"],["variable","dicawics_ns"]],["wr_dicawics_r",[[303,3],[303,29]],[[303,16],[303,29]],["el2_dec_tlu_ctl"],["variable","logic"]],["wr_dicad0_r",[[303,3],[303,42]],[[303,31],[303,42]],["el2_dec_tlu_ctl"],["variable","wr_dicawics_r"]],["wr_dicad1_r",[[303,3],[303,55]],[[303,44],[303,55]],["el2_dec_tlu_ctl"],["variable","wr_dicad0_r"]],["wr_dicad0h_r",[[303,3],[303,69]],[[303,57],[303,69]],["el2_dec_tlu_ctl"],["variable","wr_dicad1_r"]],["dicad0_ns",[[304,3],[304,25]],[[304,16],[304,25]],["el2_dec_tlu_ctl"],["variable","logic"]],["dicad0",[[304,3],[304,33]],[[304,27],[304,33]],["el2_dec_tlu_ctl"],["variable","dicad0_ns"]],["dicad0h_ns",[[304,3],[304,45]],[[304,35],[304,45]],["el2_dec_tlu_ctl"],["variable","dicad0"]],["dicad0h",[[304,3],[304,54]],[[304,47],[304,54]],["el2_dec_tlu_ctl"],["variable","dicad0h_ns"]],["dicad1_ns",[[306,3],[306,25]],[[306,16],[306,25]],["el2_dec_tlu_ctl"],["variable","logic"]],["dicad1_raw",[[306,3],[306,37]],[[306,27],[306,37]],["el2_dec_tlu_ctl"],["variable","dicad1_ns"]],["dicad1",[[307,3],[307,22]],[[307,16],[307,22]],["el2_dec_tlu_ctl"],["variable","logic"]],["ebreak_r",[[308,3],[308,24]],[[308,16],[308,24]],["el2_dec_tlu_ctl"],["variable","logic"]],["ebreak_to_debug_mode_r",[[308,3],[308,48]],[[308,26],[308,48]],["el2_dec_tlu_ctl"],["variable","ebreak_r"]],["ecall_r",[[308,3],[308,57]],[[308,50],[308,57]],["el2_dec_tlu_ctl"],["variable","ebreak_to_debug_mode_r"]],["illegal_r",[[308,3],[308,68]],[[308,59],[308,68]],["el2_dec_tlu_ctl"],["variable","ecall_r"]],["mret_r",[[308,3],[308,76]],[[308,70],[308,76]],["el2_dec_tlu_ctl"],["variable","illegal_r"]],["inst_acc_r",[[308,3],[308,88]],[[308,78],[308,88]],["el2_dec_tlu_ctl"],["variable","mret_r"]],["fence_i_r",[[308,3],[308,99]],[[308,90],[308,99]],["el2_dec_tlu_ctl"],["variable","inst_acc_r"]],["ic_perr_r",[[308,3],[309,25]],[[309,16],[309,25]],["el2_dec_tlu_ctl"],["variable","fence_i_r"]],["iccm_sbecc_r",[[308,3],[309,39]],[[309,27],[309,39]],["el2_dec_tlu_ctl"],["variable","ic_perr_r"]],["ebreak_to_debug_mode_r_d1",[[308,3],[309,66]],[[309,41],[309,66]],["el2_dec_tlu_ctl"],["variable","iccm_sbecc_r"]],["kill_ebreak_count_r",[[308,3],[309,87]],[[309,68],[309,87]],["el2_dec_tlu_ctl"],["variable","ebreak_to_debug_mode_r_d1"]],["inst_acc_second_r",[[308,3],[309,106]],[[309,89],[309,106]],["el2_dec_tlu_ctl"],["variable","kill_ebreak_count_r"]],["ce_int_ready",[[310,3],[310,21]],[[310,9],[310,21]],["el2_dec_tlu_ctl"],["variable","logic"]],["ext_int_ready",[[310,3],[310,36]],[[310,23],[310,36]],["el2_dec_tlu_ctl"],["variable","ce_int_ready"]],["timer_int_ready",[[310,3],[310,53]],[[310,38],[310,53]],["el2_dec_tlu_ctl"],["variable","ext_int_ready"]],["soft_int_ready",[[310,3],[310,69]],[[310,55],[310,69]],["el2_dec_tlu_ctl"],["variable","timer_int_ready"]],["int_timer0_int_ready",[[310,3],[310,91]],[[310,71],[310,91]],["el2_dec_tlu_ctl"],["variable","soft_int_ready"]],["int_timer1_int_ready",[[310,3],[310,113]],[[310,93],[310,113]],["el2_dec_tlu_ctl"],["variable","int_timer0_int_ready"]],["mhwakeup_ready",[[310,3],[310,129]],[[310,115],[310,129]],["el2_dec_tlu_ctl"],["variable","int_timer1_int_ready"]],["take_ext_int",[[310,3],[311,21]],[[311,9],[311,21]],["el2_dec_tlu_ctl"],["variable","mhwakeup_ready"]],["take_ce_int",[[310,3],[311,34]],[[311,23],[311,34]],["el2_dec_tlu_ctl"],["variable","take_ext_int"]],["take_timer_int",[[310,3],[311,50]],[[311,36],[311,50]],["el2_dec_tlu_ctl"],["variable","take_ce_int"]],["take_soft_int",[[310,3],[311,65]],[[311,52],[311,65]],["el2_dec_tlu_ctl"],["variable","take_timer_int"]],["take_int_timer0_int",[[310,3],[311,86]],[[311,67],[311,86]],["el2_dec_tlu_ctl"],["variable","take_soft_int"]],["take_int_timer1_int",[[310,3],[311,107]],[[311,88],[311,107]],["el2_dec_tlu_ctl"],["variable","take_int_timer0_int"]],["take_nmi",[[310,3],[311,117]],[[311,109],[311,117]],["el2_dec_tlu_ctl"],["variable","take_int_timer1_int"]],["take_nmi_r_d1",[[310,3],[311,132]],[[311,119],[311,132]],["el2_dec_tlu_ctl"],["variable","take_nmi"]],["int_timer0_int_possible",[[310,3],[311,157]],[[311,134],[311,157]],["el2_dec_tlu_ctl"],["variable","take_nmi_r_d1"]],["int_timer1_int_possible",[[310,3],[311,182]],[[311,159],[311,182]],["el2_dec_tlu_ctl"],["variable","int_timer0_int_possible"]],["i0_exception_valid_r",[[312,3],[312,29]],[[312,9],[312,29]],["el2_dec_tlu_ctl"],["variable","logic"]],["interrupt_valid_r",[[312,3],[312,48]],[[312,31],[312,48]],["el2_dec_tlu_ctl"],["variable","i0_exception_valid_r"]],["i0_exception_valid_r_d1",[[312,3],[312,73]],[[312,50],[312,73]],["el2_dec_tlu_ctl"],["variable","interrupt_valid_r"]],["interrupt_valid_r_d1",[[312,3],[312,95]],[[312,75],[312,95]],["el2_dec_tlu_ctl"],["variable","i0_exception_valid_r_d1"]],["exc_or_int_valid_r",[[312,3],[312,115]],[[312,97],[312,115]],["el2_dec_tlu_ctl"],["variable","interrupt_valid_r_d1"]],["exc_or_int_valid_r_d1",[[312,3],[312,138]],[[312,117],[312,138]],["el2_dec_tlu_ctl"],["variable","exc_or_int_valid_r"]],["mdccme_ce_req",[[312,3],[312,153]],[[312,140],[312,153]],["el2_dec_tlu_ctl"],["variable","exc_or_int_valid_r_d1"]],["miccme_ce_req",[[312,3],[312,168]],[[312,155],[312,168]],["el2_dec_tlu_ctl"],["variable","mdccme_ce_req"]],["mice_ce_req",[[312,3],[312,181]],[[312,170],[312,181]],["el2_dec_tlu_ctl"],["variable","miccme_ce_req"]],["synchronous_flush_r",[[313,3],[313,28]],[[313,9],[313,28]],["el2_dec_tlu_ctl"],["variable","logic"]],["exc_cause_r",[[314,3],[314,27]],[[314,16],[314,27]],["el2_dec_tlu_ctl"],["variable","logic"]],["exc_cause_wb",[[314,3],[314,41]],[[314,29],[314,41]],["el2_dec_tlu_ctl"],["variable","exc_cause_r"]],["mcyclel_cout",[[315,3],[315,28]],[[315,16],[315,28]],["el2_dec_tlu_ctl"],["variable","logic"]],["mcyclel_cout_f",[[315,3],[315,44]],[[315,30],[315,44]],["el2_dec_tlu_ctl"],["variable","mcyclel_cout"]],["mcyclela_cout",[[315,3],[315,59]],[[315,46],[315,59]],["el2_dec_tlu_ctl"],["variable","mcyclel_cout_f"]],["mcyclel_inc",[[316,3],[316,27]],[[316,16],[316,27]],["el2_dec_tlu_ctl"],["variable","logic"]],["mcycleh_inc",[[317,3],[317,27]],[[317,16],[317,27]],["el2_dec_tlu_ctl"],["variable","logic"]],["minstretl_cout",[[319,3],[319,30]],[[319,16],[319,30]],["el2_dec_tlu_ctl"],["variable","logic"]],["minstretl_cout_f",[[319,3],[319,48]],[[319,32],[319,48]],["el2_dec_tlu_ctl"],["variable","minstretl_cout"]],["minstret_enable",[[319,3],[319,65]],[[319,50],[319,65]],["el2_dec_tlu_ctl"],["variable","minstretl_cout_f"]],["minstretl_cout_ns",[[319,3],[319,84]],[[319,67],[319,84]],["el2_dec_tlu_ctl"],["variable","minstret_enable"]],["minstretl_couta",[[319,3],[319,101]],[[319,86],[319,101]],["el2_dec_tlu_ctl"],["variable","minstretl_cout_ns"]],["minstretl_inc",[[321,3],[321,29]],[[321,16],[321,29]],["el2_dec_tlu_ctl"],["variable","logic"]],["minstretl_read",[[321,3],[321,45]],[[321,31],[321,45]],["el2_dec_tlu_ctl"],["variable","minstretl_inc"]],["minstreth_inc",[[322,3],[322,29]],[[322,16],[322,29]],["el2_dec_tlu_ctl"],["variable","logic"]],["minstreth_read",[[322,3],[322,45]],[[322,31],[322,45]],["el2_dec_tlu_ctl"],["variable","minstreth_inc"]],["pc_r",[[323,3],[323,20]],[[323,16],[323,20]],["el2_dec_tlu_ctl"],["variable","logic"]],["pc_r_d1",[[323,3],[323,29]],[[323,22],[323,29]],["el2_dec_tlu_ctl"],["variable","pc_r"]],["npc_r",[[323,3],[323,36]],[[323,31],[323,36]],["el2_dec_tlu_ctl"],["variable","pc_r_d1"]],["npc_r_d1",[[323,3],[323,46]],[[323,38],[323,46]],["el2_dec_tlu_ctl"],["variable","npc_r"]],["valid_csr",[[324,3],[324,18]],[[324,9],[324,18]],["el2_dec_tlu_ctl"],["variable","logic"]],["rfpc_i0_r",[[325,3],[325,18]],[[325,9],[325,18]],["el2_dec_tlu_ctl"],["variable","logic"]],["lsu_i0_rfnpc_r",[[326,3],[326,23]],[[326,9],[326,23]],["el2_dec_tlu_ctl"],["variable","logic"]],["dec_tlu_br0_error_r",[[327,3],[327,28]],[[327,9],[327,28]],["el2_dec_tlu_ctl"],["variable","logic"]],["dec_tlu_br0_start_error_r",[[327,3],[327,55]],[[327,30],[327,55]],["el2_dec_tlu_ctl"],["variable","dec_tlu_br0_error_r"]],["dec_tlu_br0_v_r",[[327,3],[327,72]],[[327,57],[327,72]],["el2_dec_tlu_ctl"],["variable","dec_tlu_br0_start_error_r"]],["lsu_i0_exc_r",[[328,3],[328,21]],[[328,9],[328,21]],["el2_dec_tlu_ctl"],["variable","logic"]],["lsu_i0_exc_r_raw",[[328,3],[328,39]],[[328,23],[328,39]],["el2_dec_tlu_ctl"],["variable","lsu_i0_exc_r"]],["lsu_exc_ma_r",[[328,3],[328,53]],[[328,41],[328,53]],["el2_dec_tlu_ctl"],["variable","lsu_i0_exc_r_raw"]],["lsu_exc_acc_r",[[328,3],[328,68]],[[328,55],[328,68]],["el2_dec_tlu_ctl"],["variable","lsu_exc_ma_r"]],["lsu_exc_st_r",[[328,3],[328,82]],[[328,70],[328,82]],["el2_dec_tlu_ctl"],["variable","lsu_exc_acc_r"]],["lsu_exc_valid_r",[[328,3],[329,24]],[[329,9],[329,24]],["el2_dec_tlu_ctl"],["variable","lsu_exc_st_r"]],["lsu_exc_valid_r_raw",[[328,3],[329,45]],[[329,26],[329,45]],["el2_dec_tlu_ctl"],["variable","lsu_exc_valid_r"]],["lsu_exc_valid_r_d1",[[328,3],[329,65]],[[329,47],[329,65]],["el2_dec_tlu_ctl"],["variable","lsu_exc_valid_r_raw"]],["lsu_i0_exc_r_d1",[[328,3],[329,82]],[[329,67],[329,82]],["el2_dec_tlu_ctl"],["variable","lsu_exc_valid_r_d1"]],["block_interrupts",[[328,3],[329,100]],[[329,84],[329,100]],["el2_dec_tlu_ctl"],["variable","lsu_i0_exc_r_d1"]],["i0_trigger_eval_r",[[330,3],[330,26]],[[330,9],[330,26]],["el2_dec_tlu_ctl"],["variable","logic"]],["request_debug_mode_r",[[332,3],[332,29]],[[332,9],[332,29]],["el2_dec_tlu_ctl"],["variable","logic"]],["request_debug_mode_r_d1",[[332,3],[332,54]],[[332,31],[332,54]],["el2_dec_tlu_ctl"],["variable","request_debug_mode_r"]],["request_debug_mode_done",[[332,3],[332,79]],[[332,56],[332,79]],["el2_dec_tlu_ctl"],["variable","request_debug_mode_r_d1"]],["request_debug_mode_done_f",[[332,3],[332,106]],[[332,81],[332,106]],["el2_dec_tlu_ctl"],["variable","request_debug_mode_done"]],["take_halt",[[333,3],[333,18]],[[333,9],[333,18]],["el2_dec_tlu_ctl"],["variable","logic"]],["halt_taken",[[333,3],[333,30]],[[333,20],[333,30]],["el2_dec_tlu_ctl"],["variable","take_halt"]],["halt_taken_f",[[333,3],[333,44]],[[333,32],[333,44]],["el2_dec_tlu_ctl"],["variable","halt_taken"]],["internal_dbg_halt_mode",[[333,3],[333,68]],[[333,46],[333,68]],["el2_dec_tlu_ctl"],["variable","halt_taken_f"]],["dbg_tlu_halted_f",[[333,3],[333,86]],[[333,70],[333,86]],["el2_dec_tlu_ctl"],["variable","internal_dbg_halt_mode"]],["take_reset",[[333,3],[333,98]],[[333,88],[333,98]],["el2_dec_tlu_ctl"],["variable","dbg_tlu_halted_f"]],["dbg_tlu_halted",[[333,3],[334,23]],[[334,9],[334,23]],["el2_dec_tlu_ctl"],["variable","take_reset"]],["core_empty",[[333,3],[334,35]],[[334,25],[334,35]],["el2_dec_tlu_ctl"],["variable","dbg_tlu_halted"]],["lsu_idle_any_f",[[333,3],[334,51]],[[334,37],[334,51]],["el2_dec_tlu_ctl"],["variable","core_empty"]],["ifu_miss_state_idle_f",[[333,3],[334,74]],[[334,53],[334,74]],["el2_dec_tlu_ctl"],["variable","lsu_idle_any_f"]],["resume_ack_ns",[[333,3],[334,89]],[[334,76],[334,89]],["el2_dec_tlu_ctl"],["variable","ifu_miss_state_idle_f"]],["debug_halt_req_f",[[333,3],[335,25]],[[335,9],[335,25]],["el2_dec_tlu_ctl"],["variable","resume_ack_ns"]],["debug_resume_req_f_raw",[[333,3],[335,49]],[[335,27],[335,49]],["el2_dec_tlu_ctl"],["variable","debug_halt_req_f"]],["debug_resume_req_f",[[333,3],[335,69]],[[335,51],[335,69]],["el2_dec_tlu_ctl"],["variable","debug_resume_req_f_raw"]],["enter_debug_halt_req",[[333,3],[335,91]],[[335,71],[335,91]],["el2_dec_tlu_ctl"],["variable","debug_resume_req_f"]],["dcsr_single_step_done",[[333,3],[335,114]],[[335,93],[335,114]],["el2_dec_tlu_ctl"],["variable","enter_debug_halt_req"]],["dcsr_single_step_done_f",[[333,3],[335,139]],[[335,116],[335,139]],["el2_dec_tlu_ctl"],["variable","dcsr_single_step_done"]],["debug_halt_req_d1",[[333,3],[336,26]],[[336,9],[336,26]],["el2_dec_tlu_ctl"],["variable","dcsr_single_step_done_f"]],["debug_halt_req_ns",[[333,3],[336,45]],[[336,28],[336,45]],["el2_dec_tlu_ctl"],["variable","debug_halt_req_d1"]],["dcsr_single_step_running",[[333,3],[336,71]],[[336,47],[336,71]],["el2_dec_tlu_ctl"],["variable","debug_halt_req_ns"]],["dcsr_single_step_running_f",[[333,3],[336,99]],[[336,73],[336,99]],["el2_dec_tlu_ctl"],["variable","dcsr_single_step_running"]],["internal_dbg_halt_timers",[[333,3],[336,125]],[[336,101],[336,125]],["el2_dec_tlu_ctl"],["variable","dcsr_single_step_running_f"]],["i0_trigger_r",[[338,3],[338,27]],[[338,15],[338,27]],["el2_dec_tlu_ctl"],["variable","logic"]],["trigger_action",[[338,3],[338,43]],[[338,29],[338,43]],["el2_dec_tlu_ctl"],["variable","i0_trigger_r"]],["trigger_enabled",[[338,3],[338,60]],[[338,45],[338,60]],["el2_dec_tlu_ctl"],["variable","trigger_action"]],["i0_trigger_chain_masked_r",[[338,3],[339,40]],[[339,15],[339,40]],["el2_dec_tlu_ctl"],["variable","trigger_enabled"]],["i0_trigger_hit_r",[[340,3],[340,31]],[[340,15],[340,31]],["el2_dec_tlu_ctl"],["variable","logic"]],["i0_trigger_hit_raw_r",[[340,3],[340,53]],[[340,33],[340,53]],["el2_dec_tlu_ctl"],["variable","i0_trigger_hit_r"]],["i0_trigger_action_r",[[340,3],[340,74]],[[340,55],[340,74]],["el2_dec_tlu_ctl"],["variable","i0_trigger_hit_raw_r"]],["trigger_hit_r_d1",[[340,3],[341,31]],[[341,15],[341,31]],["el2_dec_tlu_ctl"],["variable","i0_trigger_action_r"]],["mepc_trigger_hit_sel_pc_r",[[340,3],[342,40]],[[342,15],[342,40]],["el2_dec_tlu_ctl"],["variable","trigger_hit_r_d1"]],["update_hit_bit_r",[[343,3],[343,31]],[[343,15],[343,31]],["el2_dec_tlu_ctl"],["variable","logic"]],["i0_iside_trigger_has_pri_r",[[343,3],[343,59]],[[343,33],[343,59]],["el2_dec_tlu_ctl"],["variable","update_hit_bit_r"]],["i0trigger_qual_r",[[343,3],[343,76]],[[343,60],[343,76]],["el2_dec_tlu_ctl"],["variable","i0_iside_trigger_has_pri_r"]],["i0_lsu_trigger_has_pri_r",[[343,3],[343,102]],[[343,78],[343,102]],["el2_dec_tlu_ctl"],["variable","i0trigger_qual_r"]],["cpu_halt_status",[[344,3],[344,24]],[[344,9],[344,24]],["el2_dec_tlu_ctl"],["variable","logic"]],["cpu_halt_ack",[[344,3],[344,38]],[[344,26],[344,38]],["el2_dec_tlu_ctl"],["variable","cpu_halt_status"]],["cpu_run_ack",[[344,3],[344,51]],[[344,40],[344,51]],["el2_dec_tlu_ctl"],["variable","cpu_halt_ack"]],["ext_halt_pulse",[[344,3],[344,67]],[[344,53],[344,67]],["el2_dec_tlu_ctl"],["variable","cpu_run_ack"]],["i_cpu_halt_req_d1",[[344,3],[344,86]],[[344,69],[344,86]],["el2_dec_tlu_ctl"],["variable","ext_halt_pulse"]],["i_cpu_run_req_d1",[[344,3],[344,104]],[[344,88],[344,104]],["el2_dec_tlu_ctl"],["variable","i_cpu_halt_req_d1"]],["inst_acc_r_raw",[[346,3],[346,23]],[[346,9],[346,23]],["el2_dec_tlu_ctl"],["variable","logic"]],["trigger_hit_dmode_r",[[346,3],[346,44]],[[346,25],[346,44]],["el2_dec_tlu_ctl"],["variable","inst_acc_r_raw"]],["trigger_hit_dmode_r_d1",[[346,3],[346,68]],[[346,46],[346,68]],["el2_dec_tlu_ctl"],["variable","trigger_hit_dmode_r"]],["mcgc",[[347,3],[347,19]],[[347,15],[347,19]],["el2_dec_tlu_ctl"],["variable","logic"]],["mcgc_ns",[[347,3],[347,28]],[[347,21],[347,28]],["el2_dec_tlu_ctl"],["variable","mcgc"]],["mcgc_int",[[347,3],[347,38]],[[347,30],[347,38]],["el2_dec_tlu_ctl"],["variable","mcgc_ns"]],["mfdc",[[348,3],[348,20]],[[348,16],[348,20]],["el2_dec_tlu_ctl"],["variable","logic"]],["i_cpu_halt_req_sync_qual",[[349,3],[349,33]],[[349,9],[349,33]],["el2_dec_tlu_ctl"],["variable","logic"]],["i_cpu_run_req_sync_qual",[[349,3],[349,58]],[[349,35],[349,58]],["el2_dec_tlu_ctl"],["variable","i_cpu_halt_req_sync_qual"]],["pmu_fw_halt_req_ns",[[349,3],[349,78]],[[349,60],[349,78]],["el2_dec_tlu_ctl"],["variable","i_cpu_run_req_sync_qual"]],["pmu_fw_halt_req_f",[[349,3],[349,97]],[[349,80],[349,97]],["el2_dec_tlu_ctl"],["variable","pmu_fw_halt_req_ns"]],["int_timer_stalled",[[349,3],[349,116]],[[349,99],[349,116]],["el2_dec_tlu_ctl"],["variable","pmu_fw_halt_req_f"]],["fw_halt_req",[[349,3],[350,20]],[[350,9],[350,20]],["el2_dec_tlu_ctl"],["variable","int_timer_stalled"]],["enter_pmu_fw_halt_req",[[349,3],[350,43]],[[350,22],[350,43]],["el2_dec_tlu_ctl"],["variable","fw_halt_req"]],["pmu_fw_tlu_halted",[[349,3],[350,62]],[[350,45],[350,62]],["el2_dec_tlu_ctl"],["variable","enter_pmu_fw_halt_req"]],["pmu_fw_tlu_halted_f",[[349,3],[350,83]],[[350,64],[350,83]],["el2_dec_tlu_ctl"],["variable","pmu_fw_tlu_halted"]],["internal_pmu_fw_halt_mode",[[349,3],[350,110]],[[350,85],[350,110]],["el2_dec_tlu_ctl"],["variable","pmu_fw_tlu_halted_f"]],["internal_pmu_fw_halt_mode_f",[[349,3],[351,36]],[[351,9],[351,36]],["el2_dec_tlu_ctl"],["variable","internal_pmu_fw_halt_mode"]],["int_timer0_int_hold",[[349,3],[351,57]],[[351,38],[351,57]],["el2_dec_tlu_ctl"],["variable","internal_pmu_fw_halt_mode_f"]],["int_timer1_int_hold",[[349,3],[351,78]],[[351,59],[351,78]],["el2_dec_tlu_ctl"],["variable","int_timer0_int_hold"]],["int_timer0_int_hold_f",[[349,3],[351,101]],[[351,80],[351,101]],["el2_dec_tlu_ctl"],["variable","int_timer1_int_hold"]],["int_timer1_int_hold_f",[[349,3],[351,124]],[[351,103],[351,124]],["el2_dec_tlu_ctl"],["variable","int_timer0_int_hold_f"]],["nmi_int_delayed",[[352,3],[352,24]],[[352,9],[352,24]],["el2_dec_tlu_ctl"],["variable","logic"]],["nmi_int_detected",[[352,3],[352,42]],[[352,26],[352,42]],["el2_dec_tlu_ctl"],["variable","nmi_int_delayed"]],["trigger_execute",[[353,3],[353,30]],[[353,15],[353,30]],["el2_dec_tlu_ctl"],["variable","logic"]],["trigger_data",[[353,3],[353,44]],[[353,32],[353,44]],["el2_dec_tlu_ctl"],["variable","trigger_execute"]],["trigger_store",[[353,3],[353,59]],[[353,46],[353,59]],["el2_dec_tlu_ctl"],["variable","trigger_data"]],["dec_tlu_pmu_fw_halted",[[354,3],[354,30]],[[354,9],[354,30]],["el2_dec_tlu_ctl"],["variable","logic"]],["mpc_run_state_ns",[[356,3],[356,25]],[[356,9],[356,25]],["el2_dec_tlu_ctl"],["variable","logic"]],["debug_brkpt_status_ns",[[356,3],[356,48]],[[356,27],[356,48]],["el2_dec_tlu_ctl"],["variable","mpc_run_state_ns"]],["mpc_debug_halt_ack_ns",[[356,3],[356,71]],[[356,50],[356,71]],["el2_dec_tlu_ctl"],["variable","debug_brkpt_status_ns"]],["mpc_debug_run_ack_ns",[[356,3],[356,93]],[[356,73],[356,93]],["el2_dec_tlu_ctl"],["variable","mpc_debug_halt_ack_ns"]],["dbg_halt_state_ns",[[356,3],[356,112]],[[356,95],[356,112]],["el2_dec_tlu_ctl"],["variable","mpc_debug_run_ack_ns"]],["dbg_run_state_ns",[[356,3],[356,130]],[[356,114],[356,130]],["el2_dec_tlu_ctl"],["variable","dbg_halt_state_ns"]],["dbg_halt_state_f",[[356,3],[357,25]],[[357,9],[357,25]],["el2_dec_tlu_ctl"],["variable","dbg_run_state_ns"]],["mpc_debug_halt_req_sync_f",[[356,3],[357,52]],[[357,27],[357,52]],["el2_dec_tlu_ctl"],["variable","dbg_halt_state_f"]],["mpc_debug_run_req_sync_f",[[356,3],[357,78]],[[357,54],[357,78]],["el2_dec_tlu_ctl"],["variable","mpc_debug_halt_req_sync_f"]],["mpc_halt_state_f",[[356,3],[357,96]],[[357,80],[357,96]],["el2_dec_tlu_ctl"],["variable","mpc_debug_run_req_sync_f"]],["mpc_halt_state_ns",[[356,3],[357,115]],[[357,98],[357,115]],["el2_dec_tlu_ctl"],["variable","mpc_halt_state_f"]],["mpc_run_state_f",[[356,3],[357,132]],[[357,117],[357,132]],["el2_dec_tlu_ctl"],["variable","mpc_halt_state_ns"]],["debug_brkpt_status_f",[[356,3],[357,154]],[[357,134],[357,154]],["el2_dec_tlu_ctl"],["variable","mpc_run_state_f"]],["mpc_debug_halt_ack_f",[[356,3],[358,29]],[[358,9],[358,29]],["el2_dec_tlu_ctl"],["variable","debug_brkpt_status_f"]],["mpc_debug_run_ack_f",[[356,3],[358,50]],[[358,31],[358,50]],["el2_dec_tlu_ctl"],["variable","mpc_debug_halt_ack_f"]],["dbg_run_state_f",[[356,3],[358,67]],[[358,52],[358,67]],["el2_dec_tlu_ctl"],["variable","mpc_debug_run_ack_f"]],["mpc_debug_halt_req_sync_pulse",[[356,3],[358,98]],[[358,69],[358,98]],["el2_dec_tlu_ctl"],["variable","dbg_run_state_f"]],["mpc_debug_run_req_sync_pulse",[[356,3],[359,37]],[[359,9],[359,37]],["el2_dec_tlu_ctl"],["variable","mpc_debug_halt_req_sync_pulse"]],["debug_brkpt_valid",[[356,3],[359,56]],[[359,39],[359,56]],["el2_dec_tlu_ctl"],["variable","mpc_debug_run_req_sync_pulse"]],["debug_halt_req",[[356,3],[359,72]],[[359,58],[359,72]],["el2_dec_tlu_ctl"],["variable","debug_brkpt_valid"]],["debug_resume_req",[[356,3],[359,90]],[[359,74],[359,90]],["el2_dec_tlu_ctl"],["variable","debug_halt_req"]],["dec_tlu_mpc_halted_only_ns",[[356,3],[359,118]],[[359,92],[359,118]],["el2_dec_tlu_ctl"],["variable","debug_resume_req"]],["take_ext_int_start",[[360,3],[360,27]],[[360,9],[360,27]],["el2_dec_tlu_ctl"],["variable","logic"]],["ext_int_freeze",[[360,3],[360,43]],[[360,29],[360,43]],["el2_dec_tlu_ctl"],["variable","take_ext_int_start"]],["take_ext_int_start_d1",[[360,3],[360,66]],[[360,45],[360,66]],["el2_dec_tlu_ctl"],["variable","ext_int_freeze"]],["take_ext_int_start_d2",[[360,3],[360,89]],[[360,68],[360,89]],["el2_dec_tlu_ctl"],["variable","take_ext_int_start_d1"]],["take_ext_int_start_d3",[[360,3],[361,30]],[[361,9],[361,30]],["el2_dec_tlu_ctl"],["variable","take_ext_int_start_d2"]],["ext_int_freeze_d1",[[360,3],[361,49]],[[361,32],[361,49]],["el2_dec_tlu_ctl"],["variable","take_ext_int_start_d3"]],["csr_meicpct",[[360,3],[361,62]],[[361,51],[361,62]],["el2_dec_tlu_ctl"],["variable","ext_int_freeze_d1"]],["ignore_ext_int_due_to_lsu_stall",[[360,3],[361,95]],[[361,64],[361,95]],["el2_dec_tlu_ctl"],["variable","csr_meicpct"]],["mcause_sel_nmi_store",[[362,3],[362,29]],[[362,9],[362,29]],["el2_dec_tlu_ctl"],["variable","logic"]],["mcause_sel_nmi_load",[[362,3],[362,50]],[[362,31],[362,50]],["el2_dec_tlu_ctl"],["variable","mcause_sel_nmi_store"]],["mcause_sel_nmi_ext",[[362,3],[362,70]],[[362,52],[362,70]],["el2_dec_tlu_ctl"],["variable","mcause_sel_nmi_load"]],["fast_int_meicpct",[[362,3],[362,88]],[[362,72],[362,88]],["el2_dec_tlu_ctl"],["variable","mcause_sel_nmi_ext"]],["mcause_fir_error_type",[[363,3],[363,36]],[[363,15],[363,36]],["el2_dec_tlu_ctl"],["variable","logic"]],["dbg_halt_req_held_ns",[[364,3],[364,29]],[[364,9],[364,29]],["el2_dec_tlu_ctl"],["variable","logic"]],["dbg_halt_req_held",[[364,3],[364,48]],[[364,31],[364,48]],["el2_dec_tlu_ctl"],["variable","dbg_halt_req_held_ns"]],["dbg_halt_req_final",[[364,3],[364,68]],[[364,50],[364,68]],["el2_dec_tlu_ctl"],["variable","dbg_halt_req_held"]],["iccm_repair_state_ns",[[365,3],[365,29]],[[365,9],[365,29]],["el2_dec_tlu_ctl"],["variable","logic"]],["iccm_repair_state_d1",[[365,3],[365,51]],[[365,31],[365,51]],["el2_dec_tlu_ctl"],["variable","iccm_repair_state_ns"]],["iccm_repair_state_rfnpc",[[365,3],[365,76]],[[365,53],[365,76]],["el2_dec_tlu_ctl"],["variable","iccm_repair_state_d1"]],["dec_timer_rddata_d",[[369,3],[369,34]],[[369,16],[369,34]],["el2_dec_tlu_ctl"],["variable","logic"]],["dec_timer_read_d",[[370,3],[370,25]],[[370,9],[370,25]],["el2_dec_tlu_ctl"],["variable","logic"]],["dec_timer_t0_pulse",[[370,3],[370,45]],[[370,27],[370,45]],["el2_dec_tlu_ctl"],["variable","dec_timer_read_d"]],["dec_timer_t1_pulse",[[370,3],[370,65]],[[370,47],[370,65]],["el2_dec_tlu_ctl"],["variable","dec_timer_t0_pulse"]],["csr_mitctl0",[[371,3],[371,20]],[[371,9],[371,20]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mitctl1",[[372,3],[372,20]],[[372,9],[372,20]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mitb0",[[373,3],[373,18]],[[373,9],[373,18]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mitb1",[[374,3],[374,18]],[[374,9],[374,18]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mitcnt0",[[375,3],[375,20]],[[375,9],[375,20]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mitcnt1",[[376,3],[376,20]],[[376,9],[376,20]],["el2_dec_tlu_ctl"],["variable","logic"]],["nmi_int_sync",[[378,3],[378,21]],[[378,9],[378,21]],["el2_dec_tlu_ctl"],["variable","logic"]],["timer_int_sync",[[378,3],[378,37]],[[378,23],[378,37]],["el2_dec_tlu_ctl"],["variable","nmi_int_sync"]],["soft_int_sync",[[378,3],[378,52]],[[378,39],[378,52]],["el2_dec_tlu_ctl"],["variable","timer_int_sync"]],["i_cpu_halt_req_sync",[[378,3],[378,73]],[[378,54],[378,73]],["el2_dec_tlu_ctl"],["variable","soft_int_sync"]],["i_cpu_run_req_sync",[[378,3],[378,93]],[[378,75],[378,93]],["el2_dec_tlu_ctl"],["variable","i_cpu_halt_req_sync"]],["mpc_debug_halt_req_sync",[[378,3],[378,118]],[[378,95],[378,118]],["el2_dec_tlu_ctl"],["variable","i_cpu_run_req_sync"]],["mpc_debug_run_req_sync",[[378,3],[378,142]],[[378,120],[378,142]],["el2_dec_tlu_ctl"],["variable","mpc_debug_halt_req_sync"]],["mpc_debug_halt_req_sync_raw",[[378,3],[378,171]],[[378,144],[378,171]],["el2_dec_tlu_ctl"],["variable","mpc_debug_run_req_sync"]],["csr_wr_clk",[[379,3],[379,19]],[[379,9],[379,19]],["el2_dec_tlu_ctl"],["variable","logic"]],["e4e5_clk",[[380,3],[380,17]],[[380,9],[380,17]],["el2_dec_tlu_ctl"],["variable","logic"]],["e4_valid",[[380,3],[380,27]],[[380,19],[380,27]],["el2_dec_tlu_ctl"],["variable","e4e5_clk"]],["e5_valid",[[380,3],[380,37]],[[380,29],[380,37]],["el2_dec_tlu_ctl"],["variable","e4_valid"]],["e4e5_valid",[[380,3],[380,49]],[[380,39],[380,49]],["el2_dec_tlu_ctl"],["variable","e5_valid"]],["internal_dbg_halt_mode_f",[[380,3],[380,75]],[[380,51],[380,75]],["el2_dec_tlu_ctl"],["variable","e4e5_valid"]],["internal_dbg_halt_mode_f2",[[380,3],[380,102]],[[380,77],[380,102]],["el2_dec_tlu_ctl"],["variable","internal_dbg_halt_mode_f"]],["lsu_pmu_load_external_r",[[381,3],[381,32]],[[381,9],[381,32]],["el2_dec_tlu_ctl"],["variable","logic"]],["lsu_pmu_store_external_r",[[381,3],[381,58]],[[381,34],[381,58]],["el2_dec_tlu_ctl"],["variable","lsu_pmu_load_external_r"]],["dec_tlu_flush_noredir_r_d1",[[382,3],[382,35]],[[382,9],[382,35]],["el2_dec_tlu_ctl"],["variable","logic"]],["dec_tlu_flush_pause_r_d1",[[382,3],[382,61]],[[382,37],[382,61]],["el2_dec_tlu_ctl"],["variable","dec_tlu_flush_noredir_r_d1"]],["lsu_single_ecc_error_r",[[383,3],[383,31]],[[383,9],[383,31]],["el2_dec_tlu_ctl"],["variable","logic"]],["lsu_error_pkt_addr_r",[[384,3],[384,36]],[[384,16],[384,36]],["el2_dec_tlu_ctl"],["variable","logic"]],["mcyclel_cout_in",[[385,3],[385,24]],[[385,9],[385,24]],["el2_dec_tlu_ctl"],["variable","logic"]],["i0_valid_no_ebreak_ecall_r",[[386,3],[386,35]],[[386,9],[386,35]],["el2_dec_tlu_ctl"],["variable","logic"]],["minstret_enable_f",[[387,3],[387,26]],[[387,9],[387,26]],["el2_dec_tlu_ctl"],["variable","logic"]],["sel_exu_npc_r",[[388,3],[388,22]],[[388,9],[388,22]],["el2_dec_tlu_ctl"],["variable","logic"]],["sel_flush_npc_r",[[388,3],[388,39]],[[388,24],[388,39]],["el2_dec_tlu_ctl"],["variable","sel_exu_npc_r"]],["sel_hold_npc_r",[[388,3],[388,55]],[[388,41],[388,55]],["el2_dec_tlu_ctl"],["variable","sel_flush_npc_r"]],["pc0_valid_r",[[389,3],[389,20]],[[389,9],[389,20]],["el2_dec_tlu_ctl"],["variable","logic"]],["mfdc_int",[[390,3],[390,24]],[[390,16],[390,24]],["el2_dec_tlu_ctl"],["variable","logic"]],["mfdc_ns",[[390,3],[390,33]],[[390,26],[390,33]],["el2_dec_tlu_ctl"],["variable","mfdc_int"]],["mrac_in",[[391,3],[391,23]],[[391,16],[391,23]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_sat",[[392,3],[392,24]],[[392,17],[392,24]],["el2_dec_tlu_ctl"],["variable","logic"]],["dcsr_cause",[[393,3],[393,25]],[[393,15],[393,25]],["el2_dec_tlu_ctl"],["variable","logic"]],["enter_debug_halt_req_le",[[394,3],[394,32]],[[394,9],[394,32]],["el2_dec_tlu_ctl"],["variable","logic"]],["dcsr_cause_upgradeable",[[394,3],[394,56]],[[394,34],[394,56]],["el2_dec_tlu_ctl"],["variable","enter_debug_halt_req_le"]],["icache_rd_valid",[[395,3],[395,24]],[[395,9],[395,24]],["el2_dec_tlu_ctl"],["variable","logic"]],["icache_wr_valid",[[395,3],[395,41]],[[395,26],[395,41]],["el2_dec_tlu_ctl"],["variable","icache_rd_valid"]],["icache_rd_valid_f",[[395,3],[395,60]],[[395,43],[395,60]],["el2_dec_tlu_ctl"],["variable","icache_wr_valid"]],["icache_wr_valid_f",[[395,3],[395,79]],[[395,62],[395,79]],["el2_dec_tlu_ctl"],["variable","icache_rd_valid_f"]],["mhpmc_inc_r",[[396,3],[396,31]],[[396,20],[396,31]],["el2_dec_tlu_ctl"],["variable","logic"]],["mhpmc_inc_r_d1",[[396,3],[396,47]],[[396,33],[396,47]],["el2_dec_tlu_ctl"],["variable","mhpmc_inc_r"]],["mhpme_vec",[[398,3],[398,29]],[[398,20],[398,29]],["el2_dec_tlu_ctl"],["variable","logic"]],["mhpmc3_wr_en0",[[399,3],[399,33]],[[399,20],[399,33]],["el2_dec_tlu_ctl"],["variable","logic"]],["mhpmc3_wr_en1",[[399,3],[399,48]],[[399,35],[399,48]],["el2_dec_tlu_ctl"],["variable","mhpmc3_wr_en0"]],["mhpmc3_wr_en",[[399,3],[399,62]],[[399,50],[399,62]],["el2_dec_tlu_ctl"],["variable","mhpmc3_wr_en1"]],["mhpmc4_wr_en0",[[400,3],[400,33]],[[400,20],[400,33]],["el2_dec_tlu_ctl"],["variable","logic"]],["mhpmc4_wr_en1",[[400,3],[400,48]],[[400,35],[400,48]],["el2_dec_tlu_ctl"],["variable","mhpmc4_wr_en0"]],["mhpmc4_wr_en",[[400,3],[400,62]],[[400,50],[400,62]],["el2_dec_tlu_ctl"],["variable","mhpmc4_wr_en1"]],["mhpmc5_wr_en0",[[401,3],[401,33]],[[401,20],[401,33]],["el2_dec_tlu_ctl"],["variable","logic"]],["mhpmc5_wr_en1",[[401,3],[401,48]],[[401,35],[401,48]],["el2_dec_tlu_ctl"],["variable","mhpmc5_wr_en0"]],["mhpmc5_wr_en",[[401,3],[401,62]],[[401,50],[401,62]],["el2_dec_tlu_ctl"],["variable","mhpmc5_wr_en1"]],["mhpmc6_wr_en0",[[402,3],[402,33]],[[402,20],[402,33]],["el2_dec_tlu_ctl"],["variable","logic"]],["mhpmc6_wr_en1",[[402,3],[402,48]],[[402,35],[402,48]],["el2_dec_tlu_ctl"],["variable","mhpmc6_wr_en0"]],["mhpmc6_wr_en",[[402,3],[402,62]],[[402,50],[402,62]],["el2_dec_tlu_ctl"],["variable","mhpmc6_wr_en1"]],["mhpmc3h_wr_en0",[[403,3],[403,34]],[[403,20],[403,34]],["el2_dec_tlu_ctl"],["variable","logic"]],["mhpmc3h_wr_en",[[403,3],[403,49]],[[403,36],[403,49]],["el2_dec_tlu_ctl"],["variable","mhpmc3h_wr_en0"]],["mhpmc4h_wr_en0",[[404,3],[404,34]],[[404,20],[404,34]],["el2_dec_tlu_ctl"],["variable","logic"]],["mhpmc4h_wr_en",[[404,3],[404,49]],[[404,36],[404,49]],["el2_dec_tlu_ctl"],["variable","mhpmc4h_wr_en0"]],["mhpmc5h_wr_en0",[[405,3],[405,34]],[[405,20],[405,34]],["el2_dec_tlu_ctl"],["variable","logic"]],["mhpmc5h_wr_en",[[405,3],[405,49]],[[405,36],[405,49]],["el2_dec_tlu_ctl"],["variable","mhpmc5h_wr_en0"]],["mhpmc6h_wr_en0",[[406,3],[406,34]],[[406,20],[406,34]],["el2_dec_tlu_ctl"],["variable","logic"]],["mhpmc6h_wr_en",[[406,3],[406,49]],[[406,36],[406,49]],["el2_dec_tlu_ctl"],["variable","mhpmc6h_wr_en0"]],["mhpmc3_incr",[[407,3],[407,31]],[[407,20],[407,31]],["el2_dec_tlu_ctl"],["variable","logic"]],["mhpmc4_incr",[[407,3],[407,44]],[[407,33],[407,44]],["el2_dec_tlu_ctl"],["variable","mhpmc3_incr"]],["mhpmc5_incr",[[407,3],[407,57]],[[407,46],[407,57]],["el2_dec_tlu_ctl"],["variable","mhpmc4_incr"]],["mhpmc6_incr",[[407,3],[407,70]],[[407,59],[407,70]],["el2_dec_tlu_ctl"],["variable","mhpmc5_incr"]],["perfcnt_halted_d1",[[408,3],[408,26]],[[408,9],[408,26]],["el2_dec_tlu_ctl"],["variable","logic"]],["zero_event_r",[[408,3],[408,40]],[[408,28],[408,40]],["el2_dec_tlu_ctl"],["variable","perfcnt_halted_d1"]],["perfcnt_during_sleep",[[409,3],[409,35]],[[409,15],[409,35]],["el2_dec_tlu_ctl"],["variable","logic"]],["event_r",[[410,3],[410,22]],[[410,15],[410,22]],["el2_dec_tlu_ctl"],["variable","logic"]],["pmu_i0_itype_qual",[[412,3],[412,35]],[[412,18],[412,35]],["el2_dec_tlu_ctl"],["variable","el2_inst_pkt_t"]],["csr_mfdht",[[414,3],[414,18]],[[414,9],[414,18]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mfdhs",[[415,3],[415,18]],[[415,9],[415,18]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_misa",[[416,3],[416,17]],[[416,9],[416,17]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mvendorid",[[417,3],[417,22]],[[417,9],[417,22]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_marchid",[[418,3],[418,20]],[[418,9],[418,20]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mimpid",[[419,3],[419,19]],[[419,9],[419,19]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mhartid",[[420,3],[420,20]],[[420,9],[420,20]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mstatus",[[421,3],[421,20]],[[421,9],[421,20]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mtvec",[[422,3],[422,18]],[[422,9],[422,18]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mip",[[423,3],[423,16]],[[423,9],[423,16]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mie",[[424,3],[424,16]],[[424,9],[424,16]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mcyclel",[[425,3],[425,20]],[[425,9],[425,20]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mcycleh",[[426,3],[426,20]],[[426,9],[426,20]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_minstretl",[[427,3],[427,22]],[[427,9],[427,22]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_minstreth",[[428,3],[428,22]],[[428,9],[428,22]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mscratch",[[429,3],[429,21]],[[429,9],[429,21]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mepc",[[430,3],[430,17]],[[430,9],[430,17]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mcause",[[431,3],[431,19]],[[431,9],[431,19]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mscause",[[432,3],[432,20]],[[432,9],[432,20]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mtval",[[433,3],[433,18]],[[433,9],[433,18]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mrac",[[434,3],[434,17]],[[434,9],[434,17]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_dmst",[[435,3],[435,17]],[[435,9],[435,17]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mdseac",[[436,3],[436,19]],[[436,9],[436,19]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_meihap",[[437,3],[437,19]],[[437,9],[437,19]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_meivt",[[438,3],[438,18]],[[438,9],[438,18]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_meipt",[[439,3],[439,18]],[[439,9],[439,18]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_meicurpl",[[440,3],[440,21]],[[440,9],[440,21]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_meicidpl",[[441,3],[441,21]],[[441,9],[441,21]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_dcsr",[[442,3],[442,17]],[[442,9],[442,17]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mcgc",[[443,3],[443,17]],[[443,9],[443,17]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mfdc",[[444,3],[444,17]],[[444,9],[444,17]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_dpc",[[445,3],[445,16]],[[445,9],[445,16]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mtsel",[[446,3],[446,18]],[[446,9],[446,18]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mtdata1",[[447,3],[447,20]],[[447,9],[447,20]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mtdata2",[[448,3],[448,20]],[[448,9],[448,20]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mhpmc3",[[449,3],[449,19]],[[449,9],[449,19]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mhpmc4",[[450,3],[450,19]],[[450,9],[450,19]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mhpmc5",[[451,3],[451,19]],[[451,9],[451,19]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mhpmc6",[[452,3],[452,19]],[[452,9],[452,19]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mhpmc3h",[[453,3],[453,20]],[[453,9],[453,20]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mhpmc4h",[[454,3],[454,20]],[[454,9],[454,20]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mhpmc5h",[[455,3],[455,20]],[[455,9],[455,20]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mhpmc6h",[[456,3],[456,20]],[[456,9],[456,20]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mhpme3",[[457,3],[457,19]],[[457,9],[457,19]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mhpme4",[[458,3],[458,19]],[[458,9],[458,19]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mhpme5",[[459,3],[459,19]],[[459,9],[459,19]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mhpme6",[[460,3],[460,19]],[[460,9],[460,19]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mcountinhibit",[[461,3],[461,26]],[[461,9],[461,26]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mpmc",[[462,3],[462,17]],[[462,9],[462,17]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_micect",[[463,3],[463,19]],[[463,9],[463,19]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_miccmect",[[464,3],[464,21]],[[464,9],[464,21]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_mdccmect",[[465,3],[465,21]],[[465,9],[465,21]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_dicawics",[[466,3],[466,21]],[[466,9],[466,21]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_dicad0h",[[467,3],[467,20]],[[467,9],[467,20]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_dicad0",[[468,3],[468,19]],[[468,9],[468,19]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_dicad1",[[469,3],[469,19]],[[469,9],[469,19]],["el2_dec_tlu_ctl"],["variable","logic"]],["csr_dicago",[[470,3],[470,19]],[[470,9],[470,19]],["el2_dec_tlu_ctl"],["variable","logic"]],["presync",[[471,3],[471,16]],[[471,9],[471,16]],["el2_dec_tlu_ctl"],["variable","logic"]],["postsync",[[472,3],[472,17]],[[472,9],[472,17]],["el2_dec_tlu_ctl"],["variable","logic"]],["legal",[[473,3],[473,14]],[[473,9],[473,14]],["el2_dec_tlu_ctl"],["variable","logic"]],["dec_csr_wen_r_mod",[[474,3],[474,26]],[[474,9],[474,26]],["el2_dec_tlu_ctl"],["variable","logic"]],["flush_clkvalid",[[476,3],[476,23]],[[476,9],[476,23]],["el2_dec_tlu_ctl"],["variable","logic"]],["sel_fir_addr",[[477,3],[477,21]],[[477,9],[477,21]],["el2_dec_tlu_ctl"],["variable","logic"]],["wr_mie_r",[[478,3],[478,17]],[[478,9],[478,17]],["el2_dec_tlu_ctl"],["variable","logic"]],["mtval_capture_pc_r",[[479,3],[479,27]],[[479,9],[479,27]],["el2_dec_tlu_ctl"],["variable","logic"]],["mtval_capture_pc_plus2_r",[[480,3],[480,33]],[[480,9],[480,33]],["el2_dec_tlu_ctl"],["variable","logic"]],["mtval_capture_inst_r",[[481,3],[481,29]],[[481,9],[481,29]],["el2_dec_tlu_ctl"],["variable","logic"]],["mtval_capture_lsu_r",[[482,3],[482,28]],[[482,9],[482,28]],["el2_dec_tlu_ctl"],["variable","logic"]],["mtval_clear_r",[[483,3],[483,22]],[[483,9],[483,22]],["el2_dec_tlu_ctl"],["variable","logic"]],["wr_mcgc_r",[[484,3],[484,18]],[[484,9],[484,18]],["el2_dec_tlu_ctl"],["variable","logic"]],["wr_mfdc_r",[[485,3],[485,18]],[[485,9],[485,18]],["el2_dec_tlu_ctl"],["variable","logic"]],["wr_mdeau_r",[[486,3],[486,19]],[[486,9],[486,19]],["el2_dec_tlu_ctl"],["variable","logic"]],["trigger_hit_for_dscr_cause_r_d1",[[487,3],[487,40]],[[487,9],[487,40]],["el2_dec_tlu_ctl"],["variable","logic"]],["conditionally_illegal",[[488,3],[488,30]],[[488,9],[488,30]],["el2_dec_tlu_ctl"],["variable","logic"]],["ifu_mscause",[[490,3],[490,27]],[[490,16],[490,27]],["el2_dec_tlu_ctl"],["variable","logic"]],["ifu_ic_error_start_f",[[491,3],[491,36]],[[491,16],[491,36]],["el2_dec_tlu_ctl"],["variable","logic"]],["ifu_iccm_rd_ecc_single_err_f",[[491,3],[491,66]],[[491,38],[491,66]],["el2_dec_tlu_ctl"],["variable","ifu_ic_error_start_f"]],["int_timers",[[493,3],[493,47]],[[493,33],[493,43]],["el2_dec_tlu_ctl"],["instance","el2_dec_timer_ctl"]],["syncro_ff",[[499,3],[502,174]],[[499,17],[499,26]],["el2_dec_tlu_ctl"],["instance","rvsyncss"]],["csrwr_r_cgc",[[506,3],[506,92]],[[506,13],[506,24]],["el2_dec_tlu_ctl"],["instance","rvoclkhdr"]],["e4e5_cgc",[[513,3],[513,82]],[[513,13],[513,21]],["el2_dec_tlu_ctl"],["instance","rvoclkhdr"]],["e4e5_int_cgc",[[514,3],[514,88]],[[514,13],[514,25]],["el2_dec_tlu_ctl"],["instance","rvoclkhdr"]],["freeff",[[516,3],[522,81]],[[516,18],[516,24]],["el2_dec_tlu_ctl"],["instance","rvdffie"]],["MSTATUS_MIE",[[539,0],[539,29]],[[539,11],[539,22]],["el2_dec_tlu_ctl"],["localparam"]],["MIP_MCEIP",[[540,0],[540,29]],[[540,11],[540,20]],["el2_dec_tlu_ctl"],["localparam"]],["MIP_MITIP0",[[541,0],[541,29]],[[541,11],[541,21]],["el2_dec_tlu_ctl"],["localparam"]],["MIP_MITIP1",[[542,0],[542,29]],[[542,11],[542,21]],["el2_dec_tlu_ctl"],["localparam"]],["MIP_MEIP",[[543,0],[543,29]],[[543,11],[543,19]],["el2_dec_tlu_ctl"],["localparam"]],["MIP_MTIP",[[544,0],[544,29]],[[544,11],[544,19]],["el2_dec_tlu_ctl"],["localparam"]],["MIP_MSIP",[[545,0],[545,29]],[[545,11],[545,19]],["el2_dec_tlu_ctl"],["localparam"]],["MIE_MCEIE",[[547,0],[547,29]],[[547,11],[547,20]],["el2_dec_tlu_ctl"],["localparam"]],["MIE_MITIE0",[[548,0],[548,29]],[[548,11],[548,21]],["el2_dec_tlu_ctl"],["localparam"]],["MIE_MITIE1",[[549,0],[549,29]],[[549,11],[549,21]],["el2_dec_tlu_ctl"],["localparam"]],["MIE_MEIE",[[550,0],[550,29]],[[550,11],[550,19]],["el2_dec_tlu_ctl"],["localparam"]],["MIE_MTIE",[[551,0],[551,29]],[[551,11],[551,19]],["el2_dec_tlu_ctl"],["localparam"]],["MIE_MSIE",[[552,0],[552,29]],[[552,11],[552,19]],["el2_dec_tlu_ctl"],["localparam"]],["DCSR_EBREAKM",[[554,0],[554,30]],[[554,11],[554,23]],["el2_dec_tlu_ctl"],["localparam"]],["DCSR_STEPIE",[[555,0],[555,30]],[[555,11],[555,22]],["el2_dec_tlu_ctl"],["localparam"]],["DCSR_STOPC",[[556,0],[556,30]],[[556,11],[556,21]],["el2_dec_tlu_ctl"],["localparam"]],["DCSR_STEP",[[557,0],[557,29]],[[557,11],[557,20]],["el2_dec_tlu_ctl"],["localparam"]],["mpvhalt_ff",[[569,4],[583,65]],[[569,19],[569,29]],["el2_dec_tlu_ctl"],["instance","rvdffie"]],["halt_ff",[[670,4],[680,53]],[[670,19],[670,26]],["el2_dec_tlu_ctl"],["instance","rvdffie"]],["MTDATA1_DMODE",[[713,0],[713,41]],[[713,11],[713,24]],["el2_dec_tlu_ctl"],["localparam"]],["MTDATA1_SEL",[[714,0],[714,29]],[[714,11],[714,22]],["el2_dec_tlu_ctl"],["localparam"]],["MTDATA1_ACTION",[[715,0],[715,41]],[[715,11],[715,25]],["el2_dec_tlu_ctl"],["localparam"]],["MTDATA1_CHAIN",[[716,0],[716,41]],[[716,11],[716,24]],["el2_dec_tlu_ctl"],["localparam"]],["MTDATA1_MATCH",[[717,0],[717,41]],[[717,11],[717,24]],["el2_dec_tlu_ctl"],["localparam"]],["MTDATA1_M_ENABLED",[[718,0],[718,41]],[[718,11],[718,28]],["el2_dec_tlu_ctl"],["localparam"]],["MTDATA1_EXE",[[719,0],[719,29]],[[719,11],[719,22]],["el2_dec_tlu_ctl"],["localparam"]],["MTDATA1_ST",[[720,0],[720,29]],[[720,11],[720,21]],["el2_dec_tlu_ctl"],["localparam"]],["MTDATA1_LD",[[721,0],[721,29]],[[721,11],[721,21]],["el2_dec_tlu_ctl"],["localparam"]],["exthaltff",[[810,3],[817,98]],[[810,17],[810,26]],["el2_dec_tlu_ctl"],["instance","rvdffie"]],["MCPC",[[895,3],[895,38]],[[895,14],[895,18]],["el2_dec_tlu_ctl"],["localparam"]],["exctype_wb_ff",[[938,3],[940,65]],[[938,15],[938,28]],["el2_dec_tlu_ctl"],["instance","rvdff"]],["flush_lower_ff",[[1096,3],[1098,68]],[[1096,20],[1096,34]],["el2_dec_tlu_ctl"],["instance","rvdffpcie"]],["excinfo_wb_ff",[[1109,3],[1115,74]],[[1109,18],[1109,31]],["el2_dec_tlu_ctl"],["instance","rvdffie"]],["MISA",[[1130,3],[1130,38]],[[1130,14],[1130,18]],["el2_dec_tlu_ctl"],["localparam"]],["MVENDORID",[[1133,3],[1133,38]],[[1133,14],[1133,23]],["el2_dec_tlu_ctl"],["localparam"]],["MARCHID",[[1134,3],[1134,38]],[[1134,14],[1134,21]],["el2_dec_tlu_ctl"],["localparam"]],["MIMPID",[[1135,3],[1135,38]],[[1135,14],[1135,20]],["el2_dec_tlu_ctl"],["localparam"]],["MHARTID",[[1136,3],[1136,38]],[[1136,14],[1136,21]],["el2_dec_tlu_ctl"],["localparam"]],["MSTATUS",[[1144,3],[1144,38]],[[1144,14],[1144,21]],["el2_dec_tlu_ctl"],["localparam"]],["MTVEC",[[1171,3],[1171,38]],[[1171,14],[1171,19]],["el2_dec_tlu_ctl"],["localparam"]],["mtvec_ff",[[1175,3],[1175,89]],[[1175,17],[1175,25]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MIP",[[1186,3],[1186,38]],[[1186,14],[1186,17]],["el2_dec_tlu_ctl"],["localparam"]],["MIE",[[1200,3],[1200,38]],[[1200,14],[1200,17]],["el2_dec_tlu_ctl"],["localparam"]],["mie_ff",[[1204,3],[1204,80]],[[1204,15],[1204,21]],["el2_dec_tlu_ctl"],["instance","rvdff"]],["MCYCLEL",[[1211,3],[1211,38]],[[1211,14],[1211,21]],["el2_dec_tlu_ctl"],["localparam"]],["mcyclel_bff",[[1225,3],[1225,159]],[[1225,16],[1225,27]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["mcyclel_aff",[[1226,3],[1226,138]],[[1226,16],[1226,27]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MCYCLEH",[[1233,3],[1233,38]],[[1233,14],[1233,21]],["el2_dec_tlu_ctl"],["localparam"]],["mcycleh_ff",[[1240,3],[1240,132]],[[1240,17],[1240,27]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MINSTRETL",[[1251,3],[1251,38]],[[1251,14],[1251,23]],["el2_dec_tlu_ctl"],["localparam"]],["minstretl_bff",[[1265,3],[1266,81]],[[1265,17],[1265,30]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["minstretl_aff",[[1267,3],[1268,80]],[[1267,17],[1267,30]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MINSTRETH",[[1277,3],[1277,38]],[[1277,14],[1277,23]],["el2_dec_tlu_ctl"],["localparam"]],["minstreth_ff",[[1283,3],[1283,146]],[[1283,17],[1283,29]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MSCRATCH",[[1290,3],[1290,38]],[[1290,14],[1290,22]],["el2_dec_tlu_ctl"],["localparam"]],["mscratch_ff",[[1294,3],[1294,106]],[[1294,17],[1294,28]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MEPC",[[1299,3],[1299,38]],[[1299,14],[1299,18]],["el2_dec_tlu_ctl"],["localparam"]],["npwbc_ff",[[1312,3],[1312,129]],[[1312,20],[1312,28]],["el2_dec_tlu_ctl"],["instance","rvdffpcie"]],["pwbc_ff",[[1321,3],[1321,90]],[[1321,20],[1321,27]],["el2_dec_tlu_ctl"],["instance","rvdffpcie"]],["mepc_ff",[[1331,3],[1331,174]],[[1331,17],[1331,24]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MCAUSE",[[1336,3],[1336,38]],[[1336,14],[1336,20]],["el2_dec_tlu_ctl"],["localparam"]],["mcause_ff",[[1356,3],[1356,114]],[[1356,17],[1356,26]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MSCAUSE",[[1360,3],[1360,38]],[[1360,14],[1360,21]],["el2_dec_tlu_ctl"],["localparam"]],["mscause_ff",[[1378,3],[1378,94]],[[1378,15],[1378,25]],["el2_dec_tlu_ctl"],["instance","rvdff"]],["MTVAL",[[1382,3],[1382,38]],[[1382,14],[1382,19]],["el2_dec_tlu_ctl"],["localparam"]],["mtval_ff",[[1400,3],[1400,109]],[[1400,17],[1400,25]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MCGC",[[1415,3],[1415,38]],[[1415,14],[1415,18]],["el2_dec_tlu_ctl"],["localparam"]],["mcgc_ff",[[1419,3],[1419,87]],[[1419,17],[1419,24]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MFDC",[[1453,3],[1453,38]],[[1453,14],[1453,18]],["el2_dec_tlu_ctl"],["localparam"]],["mfdc_ff",[[1457,3],[1457,91]],[[1457,17],[1457,24]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MRAC",[[1490,3],[1490,38]],[[1490,14],[1490,18]],["el2_dec_tlu_ctl"],["localparam"]],["mrac_ff",[[1512,3],[1512,85]],[[1512,17],[1512,24]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MDEAU",[[1521,3],[1521,38]],[[1521,14],[1521,19]],["el2_dec_tlu_ctl"],["localparam"]],["MDSEAC",[[1530,3],[1530,38]],[[1530,14],[1530,20]],["el2_dec_tlu_ctl"],["localparam"]],["mdseac_ff",[[1537,3],[1537,110]],[[1537,17],[1537,26]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MPMC",[[1544,3],[1544,38]],[[1544,14],[1544,18]],["el2_dec_tlu_ctl"],["localparam"]],["mpmc_ff",[[1554,3],[1554,83]],[[1554,15],[1554,22]],["el2_dec_tlu_ctl"],["instance","rvdff"]],["MICECT",[[1561,3],[1561,38]],[[1561,14],[1561,20]],["el2_dec_tlu_ctl"],["localparam"]],["micect_ff",[[1569,3],[1569,105]],[[1569,17],[1569,26]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MICCMECT",[[1577,3],[1577,38]],[[1577,14],[1577,22]],["el2_dec_tlu_ctl"],["localparam"]],["miccmect_ff",[[1583,3],[1583,154]],[[1583,17],[1583,28]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MDCCMECT",[[1591,3],[1591,38]],[[1591,14],[1591,22]],["el2_dec_tlu_ctl"],["localparam"]],["mdccmect_ff",[[1597,3],[1597,147]],[[1597,17],[1597,28]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MFDHT",[[1606,3],[1606,38]],[[1606,14],[1606,19]],["el2_dec_tlu_ctl"],["localparam"]],["mfdht_ff",[[1612,3],[1612,104]],[[1612,16],[1612,24]],["el2_dec_tlu_ctl"],["instance","rvdffs"]],["MFDHS",[[1619,3],[1619,38]],[[1619,14],[1619,19]],["el2_dec_tlu_ctl"],["localparam"]],["mfdhs_ff",[[1625,3],[1625,119]],[[1625,16],[1625,24]],["el2_dec_tlu_ctl"],["instance","rvdffs"]],["forcehaltctr_ff",[[1629,3],[1629,111]],[[1629,17],[1629,32]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MEIVT",[[1638,3],[1638,38]],[[1638,14],[1638,19]],["el2_dec_tlu_ctl"],["localparam"]],["meivt_ff",[[1642,3],[1642,99]],[[1642,17],[1642,25]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MEIHAP",[[1650,3],[1650,38]],[[1650,14],[1650,20]],["el2_dec_tlu_ctl"],["localparam"]],["meihap_ff",[[1654,3],[1654,92]],[[1654,16],[1654,25]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MEICURPL",[[1661,3],[1661,38]],[[1661,14],[1661,22]],["el2_dec_tlu_ctl"],["localparam"]],["meicurpl_ff",[[1666,3],[1666,95]],[[1666,15],[1666,26]],["el2_dec_tlu_ctl"],["instance","rvdff"]],["MEICIDPL",[[1676,3],[1676,38]],[[1676,14],[1676,22]],["el2_dec_tlu_ctl"],["localparam"]],["MEICPCT",[[1687,3],[1687,38]],[[1687,14],[1687,21]],["el2_dec_tlu_ctl"],["localparam"]],["MEIPT",[[1695,3],[1695,38]],[[1695,14],[1695,19]],["el2_dec_tlu_ctl"],["localparam"]],["meipt_ff",[[1700,3],[1700,86]],[[1700,15],[1700,23]],["el2_dec_tlu_ctl"],["instance","rvdff"]],["DCSR",[[1721,3],[1721,38]],[[1721,14],[1721,18]],["el2_dec_tlu_ctl"],["localparam"]],["dcsr_ff",[[1748,3],[1748,165]],[[1748,17],[1748,24]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["DPC",[[1753,3],[1753,38]],[[1753,14],[1753,17]],["el2_dec_tlu_ctl"],["localparam"]],["dpc_ff",[[1763,3],[1763,116]],[[1763,17],[1763,23]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["DICAWICS",[[1774,3],[1774,38]],[[1774,14],[1774,22]],["el2_dec_tlu_ctl"],["localparam"]],["dicawics_ff",[[1779,3],[1779,101]],[[1779,17],[1779,28]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["DICAD0",[[1793,3],[1793,38]],[[1793,14],[1793,20]],["el2_dec_tlu_ctl"],["localparam"]],["dicad0_ff",[[1799,3],[1799,122]],[[1799,17],[1799,26]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["DICAD0H",[[1807,3],[1807,38]],[[1807,14],[1807,21]],["el2_dec_tlu_ctl"],["localparam"]],["dicad0h_ff",[[1813,3],[1813,126]],[[1813,17],[1813,27]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["DICAD1",[[1835,3],[1835,38]],[[1835,14],[1835,20]],["el2_dec_tlu_ctl"],["localparam"]],["dicad1_ff",[[1826,3],[1826,145]],[[1826,38],[1826,47]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["dicad1_ff",[[1841,3],[1841,139]],[[1841,16],[1841,25]],["el2_dec_tlu_ctl"],["instance","rvdffs"]],["DICAGO",[[1848,3],[1848,38]],[[1848,14],[1848,20]],["el2_dec_tlu_ctl"],["localparam"]],["MTSEL",[[1868,3],[1868,38]],[[1868,14],[1868,19]],["el2_dec_tlu_ctl"],["localparam"]],["mtsel_ff",[[1873,3],[1873,86]],[[1873,15],[1873,23]],["el2_dec_tlu_ctl"],["instance","rvdff"]],["MTDATA1",[[1878,3],[1878,38]],[[1878,14],[1878,21]],["el2_dec_tlu_ctl"],["localparam"]],["mtdata1_t0_ff",[[1953,3],[1953,128]],[[1953,17],[1953,30]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["mtdata1_t1_ff",[[1954,3],[1954,128]],[[1954,17],[1954,30]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["mtdata1_t2_ff",[[1955,3],[1955,128]],[[1955,17],[1955,30]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["mtdata1_t3_ff",[[1956,3],[1956,128]],[[1956,17],[1956,30]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MTDATA2",[[1998,3],[1998,38]],[[1998,14],[1998,21]],["el2_dec_tlu_ctl"],["localparam"]],["mtdata2_t0_ff",[[2006,3],[2006,112]],[[2006,17],[2006,30]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["mtdata2_t1_ff",[[2007,3],[2007,112]],[[2007,17],[2007,30]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["mtdata2_t2_ff",[[2008,3],[2008,112]],[[2008,17],[2008,30]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["mtdata2_t3_ff",[[2009,3],[2009,112]],[[2009,17],[2009,30]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MHPME_NOEVENT",[[2025,3],[2025,48]],[[2025,14],[2025,27]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_CLK_ACTIVE",[[2026,3],[2026,48]],[[2026,14],[2026,30]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_ICACHE_HIT",[[2027,3],[2027,48]],[[2027,14],[2027,30]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_ICACHE_MISS",[[2028,3],[2028,48]],[[2028,14],[2028,31]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_INST_COMMIT",[[2029,3],[2029,48]],[[2029,14],[2029,31]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_INST_COMMIT_16B",[[2030,3],[2030,48]],[[2030,14],[2030,35]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_INST_COMMIT_32B",[[2031,3],[2031,48]],[[2031,14],[2031,35]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_INST_ALIGNED",[[2032,3],[2032,48]],[[2032,14],[2032,32]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_INST_DECODED",[[2033,3],[2033,48]],[[2033,14],[2033,32]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_INST_MUL",[[2034,3],[2034,48]],[[2034,14],[2034,28]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_INST_DIV",[[2035,3],[2035,49]],[[2035,14],[2035,28]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_INST_LOAD",[[2036,3],[2036,49]],[[2036,14],[2036,29]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_INST_STORE",[[2037,3],[2037,49]],[[2037,14],[2037,30]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_INST_MALOAD",[[2038,3],[2038,49]],[[2038,14],[2038,31]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_INST_MASTORE",[[2039,3],[2039,49]],[[2039,14],[2039,32]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_INST_ALU",[[2040,3],[2040,49]],[[2040,14],[2040,28]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_INST_CSRREAD",[[2041,3],[2041,49]],[[2041,14],[2041,32]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_INST_CSRRW",[[2042,3],[2042,49]],[[2042,14],[2042,30]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_INST_CSRWRITE",[[2043,3],[2043,49]],[[2043,14],[2043,33]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_INST_EBREAK",[[2044,3],[2044,49]],[[2044,14],[2044,31]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_INST_ECALL",[[2045,3],[2045,49]],[[2045,14],[2045,30]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_INST_FENCE",[[2046,3],[2046,49]],[[2046,14],[2046,30]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_INST_FENCEI",[[2047,3],[2047,49]],[[2047,14],[2047,31]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_INST_MRET",[[2048,3],[2048,49]],[[2048,14],[2048,29]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_INST_BRANCH",[[2049,3],[2049,49]],[[2049,14],[2049,31]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_BRANCH_MP",[[2050,3],[2050,49]],[[2050,14],[2050,29]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_BRANCH_TAKEN",[[2051,3],[2051,49]],[[2051,14],[2051,32]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_BRANCH_NOTP",[[2052,3],[2052,49]],[[2052,14],[2052,31]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_FETCH_STALL",[[2053,3],[2053,49]],[[2053,14],[2053,31]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_DECODE_STALL",[[2054,3],[2054,49]],[[2054,14],[2054,32]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_POSTSYNC_STALL",[[2055,3],[2055,49]],[[2055,14],[2055,34]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_PRESYNC_STALL",[[2056,3],[2056,49]],[[2056,14],[2056,33]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_LSU_SB_WB_STALL",[[2057,3],[2057,49]],[[2057,14],[2057,35]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_DMA_DCCM_STALL",[[2058,3],[2058,49]],[[2058,14],[2058,34]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_DMA_ICCM_STALL",[[2059,3],[2059,49]],[[2059,14],[2059,34]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_EXC_TAKEN",[[2060,3],[2060,49]],[[2060,14],[2060,29]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_TIMER_INT_TAKEN",[[2061,3],[2061,49]],[[2061,14],[2061,35]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_EXT_INT_TAKEN",[[2062,3],[2062,49]],[[2062,14],[2062,33]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_FLUSH_LOWER",[[2063,3],[2063,49]],[[2063,14],[2063,31]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_BR_ERROR",[[2064,3],[2064,49]],[[2064,14],[2064,28]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_IBUS_TRANS",[[2065,3],[2065,49]],[[2065,14],[2065,30]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_DBUS_TRANS",[[2066,3],[2066,49]],[[2066,14],[2066,30]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_DBUS_MA_TRANS",[[2067,3],[2067,49]],[[2067,14],[2067,33]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_IBUS_ERROR",[[2068,3],[2068,49]],[[2068,14],[2068,30]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_DBUS_ERROR",[[2069,3],[2069,49]],[[2069,14],[2069,30]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_IBUS_STALL",[[2070,3],[2070,49]],[[2070,14],[2070,30]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_DBUS_STALL",[[2071,3],[2071,49]],[[2071,14],[2071,30]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_INT_DISABLED",[[2072,3],[2072,49]],[[2072,14],[2072,32]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_INT_STALLED",[[2073,3],[2073,49]],[[2073,14],[2073,31]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_INST_BITMANIP",[[2074,3],[2074,49]],[[2074,14],[2074,33]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_DBUS_LOAD",[[2075,3],[2075,49]],[[2075,14],[2075,29]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_DBUS_STORE",[[2076,3],[2076,49]],[[2076,14],[2076,30]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_SLEEP_CYC",[[2078,3],[2078,50]],[[2078,14],[2078,29]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_DMA_READ_ALL",[[2079,3],[2079,50]],[[2079,14],[2079,32]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_DMA_WRITE_ALL",[[2080,3],[2080,50]],[[2080,14],[2080,33]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_DMA_READ_DCCM",[[2081,3],[2081,50]],[[2081,14],[2081,33]],["el2_dec_tlu_ctl"],["localparam"]],["MHPME_DMA_WRITE_DCCM",[[2082,3],[2082,50]],[[2082,14],[2082,34]],["el2_dec_tlu_ctl"],["localparam"]],["mstatus_ff",[[2179,3],[2189,51]],[[2179,18],[2179,28]],["el2_dec_tlu_ctl"],["instance","rvdffie"]],["MHPMC3",[[2202,3],[2202,38]],[[2202,14],[2202,20]],["el2_dec_tlu_ctl"],["localparam"]],["MHPMC3H",[[2203,3],[2203,38]],[[2203,14],[2203,21]],["el2_dec_tlu_ctl"],["localparam"]],["mhpmc3_ff",[[2210,3],[2210,112]],[[2210,17],[2210,26]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["mhpmc3h_ff",[[2215,3],[2215,116]],[[2215,17],[2215,27]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MHPMC4",[[2220,3],[2220,38]],[[2220,14],[2220,20]],["el2_dec_tlu_ctl"],["localparam"]],["MHPMC4H",[[2221,3],[2221,38]],[[2221,14],[2221,21]],["el2_dec_tlu_ctl"],["localparam"]],["mhpmc4_ff",[[2228,3],[2228,112]],[[2228,17],[2228,26]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["mhpmc4h_ff",[[2233,3],[2233,116]],[[2233,17],[2233,27]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MHPMC5",[[2238,3],[2238,38]],[[2238,14],[2238,20]],["el2_dec_tlu_ctl"],["localparam"]],["MHPMC5H",[[2239,3],[2239,38]],[[2239,14],[2239,21]],["el2_dec_tlu_ctl"],["localparam"]],["mhpmc5_ff",[[2246,3],[2246,112]],[[2246,17],[2246,26]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["mhpmc5h_ff",[[2251,3],[2251,116]],[[2251,17],[2251,27]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MHPMC6",[[2256,3],[2256,38]],[[2256,14],[2256,20]],["el2_dec_tlu_ctl"],["localparam"]],["MHPMC6H",[[2257,3],[2257,38]],[[2257,14],[2257,21]],["el2_dec_tlu_ctl"],["localparam"]],["mhpmc6_ff",[[2264,3],[2264,112]],[[2264,17],[2264,26]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["mhpmc6h_ff",[[2269,3],[2269,116]],[[2269,17],[2269,27]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MHPME3",[[2274,3],[2274,38]],[[2274,14],[2274,20]],["el2_dec_tlu_ctl"],["localparam"]],["mhpme3_ff",[[2288,3],[2288,89]],[[2288,17],[2288,26]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MHPME4",[[2292,3],[2292,38]],[[2292,14],[2292,20]],["el2_dec_tlu_ctl"],["localparam"]],["mhpme4_ff",[[2295,3],[2295,89]],[[2295,17],[2295,26]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MHPME5",[[2299,3],[2299,38]],[[2299,14],[2299,20]],["el2_dec_tlu_ctl"],["localparam"]],["mhpme5_ff",[[2302,3],[2302,89]],[[2302,17],[2302,26]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MHPME6",[[2306,3],[2306,38]],[[2306,14],[2306,20]],["el2_dec_tlu_ctl"],["localparam"]],["mhpme6_ff",[[2309,3],[2309,89]],[[2309,17],[2309,26]],["el2_dec_tlu_ctl"],["instance","rvdffe"]],["MCOUNTINHIBIT",[[2326,3],[2326,50]],[[2326,14],[2326,27]],["el2_dec_tlu_ctl"],["localparam"]],["mcountinhibit_ff",[[2329,3],[2329,179]],[[2329,16],[2329,32]],["el2_dec_tlu_ctl"],["instance","rvdffs"]],["dec_tlu_exc_cause_wb1_raw",[[2335,3],[2335,40]],[[2335,15],[2335,40]],["el2_dec_tlu_ctl"],["variable","logic"]],["dec_tlu_exc_cause_wb2",[[2335,3],[2335,63]],[[2335,42],[2335,63]],["el2_dec_tlu_ctl"],["variable","dec_tlu_exc_cause_wb1_raw"]],["dec_tlu_int_valid_wb1_raw",[[2336,3],[2336,40]],[[2336,15],[2336,40]],["el2_dec_tlu_ctl"],["variable","logic"]],["dec_tlu_int_valid_wb2",[[2336,3],[2336,63]],[[2336,42],[2336,63]],["el2_dec_tlu_ctl"],["variable","dec_tlu_int_valid_wb1_raw"]],["traceskidff",[[2349,3],[2353,55]],[[2349,39],[2349,50]],["el2_dec_tlu_ctl"],["instance","rvdffie"]]],[["el2_pkg",["*"]]]]],[[["el2_dec_timer_ctl",[[[2790,0],[2791,0]],[[0,0],[170,3]],[[2791,0],[2820,5]]],[[2790,7],[2790,24]],[],["module"]],[2949,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_dec_timer_ctl"],["parameter-port","el2_param_t"]],["clk",[[2794,3],[2794,18]],[[2794,15],[2794,18]],["el2_dec_timer_ctl"],["port","logic"]],["free_l2clk",[[2795,3],[2795,25]],[[2795,15],[2795,25]],["el2_dec_timer_ctl"],["port","logic"]],["csr_wr_clk",[[2796,3],[2796,25]],[[2796,15],[2796,25]],["el2_dec_timer_ctl"],["port","logic"]],["rst_l",[[2797,3],[2797,20]],[[2797,15],[2797,20]],["el2_dec_timer_ctl"],["port","logic"]],["dec_csr_wen_r_mod",[[2798,3],[2798,39]],[[2798,22],[2798,39]],["el2_dec_timer_ctl"],["port","logic"]],["dec_csr_wraddr_r",[[2799,3],[2799,38]],[[2799,22],[2799,38]],["el2_dec_timer_ctl"],["port","logic"]],["dec_csr_wrdata_r",[[2800,3],[2800,38]],[[2800,22],[2800,38]],["el2_dec_timer_ctl"],["port","logic"]],["csr_mitctl0",[[2802,3],[2802,26]],[[2802,15],[2802,26]],["el2_dec_timer_ctl"],["port","logic"]],["csr_mitctl1",[[2803,3],[2803,26]],[[2803,15],[2803,26]],["el2_dec_timer_ctl"],["port","logic"]],["csr_mitb0",[[2804,3],[2804,24]],[[2804,15],[2804,24]],["el2_dec_timer_ctl"],["port","logic"]],["csr_mitb1",[[2805,3],[2805,24]],[[2805,15],[2805,24]],["el2_dec_timer_ctl"],["port","logic"]],["csr_mitcnt0",[[2806,3],[2806,26]],[[2806,15],[2806,26]],["el2_dec_timer_ctl"],["port","logic"]],["csr_mitcnt1",[[2807,3],[2807,26]],[[2807,15],[2807,26]],["el2_dec_timer_ctl"],["port","logic"]],["dec_pause_state",[[2810,3],[2810,30]],[[2810,15],[2810,30]],["el2_dec_timer_ctl"],["port","logic"]],["dec_tlu_pmu_fw_halted",[[2811,3],[2811,36]],[[2811,15],[2811,36]],["el2_dec_timer_ctl"],["port","logic"]],["internal_dbg_halt_timers",[[2812,3],[2812,39]],[[2812,15],[2812,39]],["el2_dec_timer_ctl"],["port","logic"]],["dec_timer_rddata_d",[[2814,3],[2814,41]],[[2814,23],[2814,41]],["el2_dec_timer_ctl"],["port","logic"]],["dec_timer_read_d",[[2815,3],[2815,39]],[[2815,23],[2815,39]],["el2_dec_timer_ctl"],["port","logic"]],["dec_timer_t0_pulse",[[2816,3],[2816,41]],[[2816,23],[2816,41]],["el2_dec_timer_ctl"],["port","logic"]],["dec_timer_t1_pulse",[[2817,3],[2817,41]],[[2817,23],[2817,41]],["el2_dec_timer_ctl"],["port","logic"]],["scan_mode",[[2819,3],[2819,32]],[[2819,23],[2819,32]],["el2_dec_timer_ctl"],["port","logic"]],["MITCTL_ENABLE",[[2821,3],[2821,44]],[[2821,14],[2821,27]],["el2_dec_timer_ctl"],["localparam"]],["MITCTL_ENABLE_HALTED",[[2822,3],[2822,44]],[[2822,14],[2822,34]],["el2_dec_timer_ctl"],["localparam"]],["MITCTL_ENABLE_PAUSED",[[2823,3],[2823,44]],[[2823,14],[2823,34]],["el2_dec_timer_ctl"],["localparam"]],["mitcnt0_ns",[[2825,3],[2825,26]],[[2825,16],[2825,26]],["el2_dec_timer_ctl"],["variable","logic"]],["mitcnt0",[[2825,3],[2825,35]],[[2825,28],[2825,35]],["el2_dec_timer_ctl"],["variable","mitcnt0_ns"]],["mitcnt1_ns",[[2825,3],[2825,47]],[[2825,37],[2825,47]],["el2_dec_timer_ctl"],["variable","mitcnt0"]],["mitcnt1",[[2825,3],[2825,56]],[[2825,49],[2825,56]],["el2_dec_timer_ctl"],["variable","mitcnt1_ns"]],["mitb0",[[2825,3],[2825,63]],[[2825,58],[2825,63]],["el2_dec_timer_ctl"],["variable","mitcnt1"]],["mitb1",[[2825,3],[2825,70]],[[2825,65],[2825,70]],["el2_dec_timer_ctl"],["variable","mitb0"]],["mitb0_b",[[2825,3],[2825,79]],[[2825,72],[2825,79]],["el2_dec_timer_ctl"],["variable","mitb1"]],["mitb1_b",[[2825,3],[2825,88]],[[2825,81],[2825,88]],["el2_dec_timer_ctl"],["variable","mitb0_b"]],["mitcnt0_inc",[[2825,3],[2825,101]],[[2825,90],[2825,101]],["el2_dec_timer_ctl"],["variable","mitb1_b"]],["mitcnt1_inc",[[2825,3],[2825,114]],[[2825,103],[2825,114]],["el2_dec_timer_ctl"],["variable","mitcnt0_inc"]],["mitctl0_ns",[[2826,3],[2826,25]],[[2826,15],[2826,25]],["el2_dec_timer_ctl"],["variable","logic"]],["mitctl0",[[2826,3],[2826,34]],[[2826,27],[2826,34]],["el2_dec_timer_ctl"],["variable","mitctl0_ns"]],["mitctl1_ns",[[2827,3],[2827,25]],[[2827,15],[2827,25]],["el2_dec_timer_ctl"],["variable","logic"]],["mitctl1",[[2827,3],[2827,34]],[[2827,27],[2827,34]],["el2_dec_timer_ctl"],["variable","mitctl1_ns"]],["wr_mitcnt0_r",[[2828,3],[2828,21]],[[2828,9],[2828,21]],["el2_dec_timer_ctl"],["variable","logic"]],["wr_mitcnt1_r",[[2828,3],[2828,35]],[[2828,23],[2828,35]],["el2_dec_timer_ctl"],["variable","wr_mitcnt0_r"]],["wr_mitb0_r",[[2828,3],[2828,47]],[[2828,37],[2828,47]],["el2_dec_timer_ctl"],["variable","wr_mitcnt1_r"]],["wr_mitb1_r",[[2828,3],[2828,59]],[[2828,49],[2828,59]],["el2_dec_timer_ctl"],["variable","wr_mitb0_r"]],["wr_mitctl0_r",[[2828,3],[2828,73]],[[2828,61],[2828,73]],["el2_dec_timer_ctl"],["variable","wr_mitb1_r"]],["wr_mitctl1_r",[[2828,3],[2828,87]],[[2828,75],[2828,87]],["el2_dec_timer_ctl"],["variable","wr_mitctl0_r"]],["mitcnt0_inc_ok",[[2829,3],[2829,23]],[[2829,9],[2829,23]],["el2_dec_timer_ctl"],["variable","logic"]],["mitcnt1_inc_ok",[[2829,3],[2829,39]],[[2829,25],[2829,39]],["el2_dec_timer_ctl"],["variable","mitcnt0_inc_ok"]],["mitcnt0_inc_cout",[[2830,3],[2830,25]],[[2830,9],[2830,25]],["el2_dec_timer_ctl"],["variable","logic"]],["mitcnt1_inc_cout",[[2830,3],[2830,43]],[[2830,27],[2830,43]],["el2_dec_timer_ctl"],["variable","mitcnt0_inc_cout"]],["mit0_match_ns",[[2831,1],[2831,20]],[[2831,7],[2831,20]],["el2_dec_timer_ctl"],["variable","logic"]],["mit1_match_ns",[[2832,1],[2832,20]],[[2832,7],[2832,20]],["el2_dec_timer_ctl"],["variable","logic"]],["mitctl0_0_b_ns",[[2833,1],[2833,21]],[[2833,7],[2833,21]],["el2_dec_timer_ctl"],["variable","logic"]],["mitctl0_0_b",[[2834,1],[2834,18]],[[2834,7],[2834,18]],["el2_dec_timer_ctl"],["variable","logic"]],["mitctl1_0_b_ns",[[2835,1],[2835,21]],[[2835,7],[2835,21]],["el2_dec_timer_ctl"],["variable","logic"]],["mitctl1_0_b",[[2836,1],[2836,18]],[[2836,7],[2836,18]],["el2_dec_timer_ctl"],["variable","logic"]],["MITCNT0",[[2847,3],[2847,38]],[[2847,14],[2847,21]],["el2_dec_timer_ctl"],["localparam"]],["mitcnt0_ffb",[[2858,3],[2858,174]],[[2858,16],[2858,27]],["el2_dec_timer_ctl"],["instance","rvdffe"]],["mitcnt0_ffa",[[2859,3],[2859,173]],[[2859,16],[2859,27]],["el2_dec_timer_ctl"],["instance","rvdffe"]],["MITCNT1",[[2865,3],[2865,38]],[[2865,14],[2865,21]],["el2_dec_timer_ctl"],["localparam"]],["mitcnt1_ffb",[[2881,3],[2881,174]],[[2881,16],[2881,27]],["el2_dec_timer_ctl"],["instance","rvdffe"]],["mitcnt1_ffa",[[2882,3],[2882,173]],[[2882,16],[2882,27]],["el2_dec_timer_ctl"],["instance","rvdffe"]],["MITB0",[[2889,3],[2889,38]],[[2889,14],[2889,19]],["el2_dec_timer_ctl"],["localparam"]],["mitb0_ff",[[2893,3],[2893,104]],[[2893,16],[2893,24]],["el2_dec_timer_ctl"],["instance","rvdffe"]],["MITB1",[[2900,3],[2900,38]],[[2900,14],[2900,19]],["el2_dec_timer_ctl"],["localparam"]],["mitb1_ff",[[2904,3],[2904,104]],[[2904,16],[2904,24]],["el2_dec_timer_ctl"],["instance","rvdffe"]],["MITCTL0",[[2914,3],[2914,38]],[[2914,14],[2914,21]],["el2_dec_timer_ctl"],["localparam"]],["mitctl0_ff",[[2920,3],[2920,149]],[[2920,15],[2920,25]],["el2_dec_timer_ctl"],["instance","rvdffs"]],["MITCTL1",[[2931,3],[2931,38]],[[2931,14],[2931,21]],["el2_dec_timer_ctl"],["localparam"]],["mitctl1_ff",[[2937,3],[2937,149]],[[2937,15],[2937,25]],["el2_dec_timer_ctl"],["instance","rvdffs"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_trigger.sv",[[[[[["el2_dec_trigger",[[[24,0],[27,0]],[[0,0],[49,0]],[[27,0],[34,2]]],[[24,7],[24,22]],[],["module"]],[47,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_dec_trigger"],["parameter-port","el2_param_t"]],["trigger_pkt_any",[[30,3],[30,48]],[[30,33],[30,48]],["el2_dec_trigger"],["port","el2_trigger_pkt_t"]],["dec_i0_pc_d",[[31,3],[31,34]],[[31,23],[31,34]],["el2_dec_trigger"],["port","logic"]],["dec_i0_trigger_match_d",[[33,3],[33,44]],[[33,22],[33,44]],["el2_dec_trigger"],["port","logic"]],["dec_i0_match_data",[[36,3],[36,39]],[[36,22],[36,39]],["el2_dec_trigger"],["variable","logic"]],["dec_i0_trigger_data_match",[[37,3],[37,47]],[[37,22],[37,47]],["el2_dec_trigger"],["variable","logic"]],["trigger_i0_match",[[42,6],[42,186]],[[42,21],[42,37]],["el2_dec_trigger"],["instance","rvmaskandmatch"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec.sv",[[[[[["el2_dec",[[[29,0],[32,0]],[[0,0],[173,16]],[[32,0],[355,5]]],[[29,7],[29,14]],[],["module"]],[508,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_dec"],["parameter-port","el2_param_t"]],["clk",[[77,3],[77,18]],[[77,15],[77,18]],["el2_dec"],["port","logic"]],["active_clk",[[78,3],[78,25]],[[78,15],[78,25]],["el2_dec"],["port","logic"]],["free_clk",[[79,3],[79,23]],[[79,15],[79,23]],["el2_dec"],["port","logic"]],["free_l2clk",[[80,3],[80,25]],[[80,15],[80,25]],["el2_dec"],["port","logic"]],["lsu_fastint_stall_any",[[82,3],[82,36]],[[82,15],[82,36]],["el2_dec"],["port","logic"]],["dec_extint_stall",[[84,3],[84,32]],[[84,16],[84,32]],["el2_dec"],["port","logic"]],["dec_i0_decode_d",[[86,3],[86,31]],[[86,16],[86,31]],["el2_dec"],["port","logic"]],["dec_pause_state_cg",[[87,3],[87,34]],[[87,16],[87,34]],["el2_dec"],["port","logic"]],["dec_tlu_core_empty",[[89,3],[89,34]],[[89,16],[89,34]],["el2_dec"],["port","logic"]],["rst_l",[[91,3],[91,20]],[[91,15],[91,20]],["el2_dec"],["port","logic"]],["rst_vec",[[92,3],[92,29]],[[92,22],[92,29]],["el2_dec"],["port","logic"]],["nmi_int",[[94,3],[94,29]],[[94,22],[94,29]],["el2_dec"],["port","logic"]],["nmi_vec",[[95,3],[95,29]],[[95,22],[95,29]],["el2_dec"],["port","logic"]],["i_cpu_halt_req",[[97,3],[97,30]],[[97,16],[97,30]],["el2_dec"],["port","logic"]],["i_cpu_run_req",[[98,3],[98,29]],[[98,16],[98,29]],["el2_dec"],["port","logic"]],["o_cpu_halt_status",[[100,3],[100,33]],[[100,16],[100,33]],["el2_dec"],["port","logic"]],["o_cpu_halt_ack",[[101,3],[101,30]],[[101,16],[101,30]],["el2_dec"],["port","logic"]],["o_cpu_run_ack",[[102,3],[102,29]],[[102,16],[102,29]],["el2_dec"],["port","logic"]],["o_debug_mode_status",[[103,3],[103,35]],[[103,16],[103,35]],["el2_dec"],["port","logic"]],["core_id",[[105,3],[105,29]],[[105,22],[105,29]],["el2_dec"],["port","logic"]],["mpc_debug_halt_req",[[108,3],[108,33]],[[108,15],[108,33]],["el2_dec"],["port","logic"]],["mpc_debug_run_req",[[109,3],[109,32]],[[109,15],[109,32]],["el2_dec"],["port","logic"]],["mpc_reset_run_req",[[110,3],[110,32]],[[110,15],[110,32]],["el2_dec"],["port","logic"]],["mpc_debug_halt_ack",[[111,3],[111,34]],[[111,16],[111,34]],["el2_dec"],["port","logic"]],["mpc_debug_run_ack",[[112,3],[112,33]],[[112,16],[112,33]],["el2_dec"],["port","logic"]],["debug_brkpt_status",[[113,3],[113,34]],[[113,16],[113,34]],["el2_dec"],["port","logic"]],["exu_pmu_i0_br_misp",[[115,4],[115,40]],[[115,22],[115,40]],["el2_dec"],["port","logic"]],["exu_pmu_i0_br_ataken",[[116,3],[116,41]],[[116,21],[116,41]],["el2_dec"],["port","logic"]],["exu_pmu_i0_pc4",[[117,3],[117,35]],[[117,21],[117,35]],["el2_dec"],["port","logic"]],["lsu_nonblock_load_valid_m",[[120,3],[120,71]],[[120,46],[120,71]],["el2_dec"],["port","logic"]],["lsu_nonblock_load_tag_m",[[121,3],[121,69]],[[121,46],[121,69]],["el2_dec"],["port","logic"]],["lsu_nonblock_load_inv_r",[[122,3],[122,69]],[[122,46],[122,69]],["el2_dec"],["port","logic"]],["lsu_nonblock_load_inv_tag_r",[[123,3],[123,73]],[[123,46],[123,73]],["el2_dec"],["port","logic"]],["lsu_nonblock_load_data_valid",[[124,3],[124,74]],[[124,46],[124,74]],["el2_dec"],["port","logic"]],["lsu_nonblock_load_data_error",[[125,3],[125,74]],[[125,46],[125,74]],["el2_dec"],["port","logic"]],["lsu_nonblock_load_data_tag",[[126,3],[126,72]],[[126,46],[126,72]],["el2_dec"],["port","logic"]],["lsu_nonblock_load_data",[[127,3],[127,68]],[[127,46],[127,68]],["el2_dec"],["port","logic"]],["lsu_pmu_bus_trxn",[[129,3],[129,37]],[[129,21],[129,37]],["el2_dec"],["port","logic"]],["lsu_pmu_bus_misaligned",[[130,3],[130,43]],[[130,21],[130,43]],["el2_dec"],["port","logic"]],["lsu_pmu_bus_error",[[131,3],[131,38]],[[131,21],[131,38]],["el2_dec"],["port","logic"]],["lsu_pmu_bus_busy",[[132,3],[132,37]],[[132,21],[132,37]],["el2_dec"],["port","logic"]],["lsu_pmu_misaligned_m",[[133,3],[133,41]],[[133,21],[133,41]],["el2_dec"],["port","logic"]],["lsu_pmu_load_external_m",[[134,3],[134,44]],[[134,21],[134,44]],["el2_dec"],["port","logic"]],["lsu_pmu_store_external_m",[[135,3],[135,45]],[[135,21],[135,45]],["el2_dec"],["port","logic"]],["dma_pmu_dccm_read",[[136,3],[136,38]],[[136,21],[136,38]],["el2_dec"],["port","logic"]],["dma_pmu_dccm_write",[[137,3],[137,39]],[[137,21],[137,39]],["el2_dec"],["port","logic"]],["dma_pmu_any_read",[[138,3],[138,37]],[[138,21],[138,37]],["el2_dec"],["port","logic"]],["dma_pmu_any_write",[[139,3],[139,38]],[[139,21],[139,38]],["el2_dec"],["port","logic"]],["lsu_fir_addr",[[141,3],[141,34]],[[141,22],[141,34]],["el2_dec"],["port","logic"]],["lsu_fir_error",[[142,3],[142,34]],[[142,21],[142,34]],["el2_dec"],["port","logic"]],["ifu_pmu_instr_aligned",[[144,3],[144,42]],[[144,21],[144,42]],["el2_dec"],["port","logic"]],["ifu_pmu_fetch_stall",[[145,3],[145,40]],[[145,21],[145,40]],["el2_dec"],["port","logic"]],["ifu_pmu_ic_miss",[[146,3],[146,36]],[[146,21],[146,36]],["el2_dec"],["port","logic"]],["ifu_pmu_ic_hit",[[147,3],[147,35]],[[147,21],[147,35]],["el2_dec"],["port","logic"]],["ifu_pmu_bus_error",[[148,3],[148,38]],[[148,21],[148,38]],["el2_dec"],["port","logic"]],["ifu_pmu_bus_busy",[[149,3],[149,37]],[[149,21],[149,37]],["el2_dec"],["port","logic"]],["ifu_pmu_bus_trxn",[[150,3],[150,37]],[[150,21],[150,37]],["el2_dec"],["port","logic"]],["ifu_ic_error_start",[[152,3],[152,39]],[[152,21],[152,39]],["el2_dec"],["port","logic"]],["ifu_iccm_rd_ecc_single_err",[[153,3],[153,47]],[[153,21],[153,47]],["el2_dec"],["port","logic"]],["lsu_trigger_match_m",[[155,3],[155,41]],[[155,22],[155,41]],["el2_dec"],["port","logic"]],["dbg_cmd_valid",[[156,3],[156,35]],[[156,22],[156,35]],["el2_dec"],["port","logic"]],["dbg_cmd_write",[[157,3],[157,35]],[[157,22],[157,35]],["el2_dec"],["port","logic"]],["dbg_cmd_type",[[158,3],[158,34]],[[158,22],[158,34]],["el2_dec"],["port","logic"]],["dbg_cmd_addr",[[159,3],[159,34]],[[159,22],[159,34]],["el2_dec"],["port","logic"]],["dbg_cmd_wrdata",[[160,3],[160,36]],[[160,22],[160,36]],["el2_dec"],["port","logic"]],["ifu_i0_icaf",[[163,3],[163,33]],[[163,22],[163,33]],["el2_dec"],["port","logic"]],["ifu_i0_icaf_type",[[164,3],[164,38]],[[164,22],[164,38]],["el2_dec"],["port","logic"]],["ifu_i0_icaf_second",[[166,3],[166,35]],[[166,17],[166,35]],["el2_dec"],["port","logic"]],["ifu_i0_dbecc",[[167,3],[167,29]],[[167,17],[167,29]],["el2_dec"],["port","logic"]],["lsu_idle_any",[[169,3],[169,27]],[[169,15],[169,27]],["el2_dec"],["port","logic"]],["i0_brp",[[171,3],[171,28]],[[171,22],[171,28]],["el2_dec"],["port","el2_br_pkt_t"]],["ifu_i0_bp_index",[[172,3],[172,62]],[[172,47],[172,62]],["el2_dec"],["port","logic"]],["ifu_i0_bp_fghr",[[173,3],[173,51]],[[173,37],[173,51]],["el2_dec"],["port","logic"]],["ifu_i0_bp_btag",[[174,3],[174,52]],[[174,38],[174,52]],["el2_dec"],["port","logic"]],["ifu_i0_fa_index",[[175,3],[175,56]],[[175,41],[175,56]],["el2_dec"],["port","logic"]],["lsu_error_pkt_r",[[177,3],[177,44]],[[177,29],[177,44]],["el2_dec"],["port","el2_lsu_error_pkt_t"]],["lsu_single_ecc_error_incr",[[178,3],[178,48]],[[178,23],[178,48]],["el2_dec"],["port","logic"]],["lsu_imprecise_error_load_any",[[180,3],[180,51]],[[180,23],[180,51]],["el2_dec"],["port","logic"]],["lsu_imprecise_error_store_any",[[181,3],[181,52]],[[181,23],[181,52]],["el2_dec"],["port","logic"]],["lsu_imprecise_error_addr_any",[[182,3],[182,51]],[[182,23],[182,51]],["el2_dec"],["port","logic"]],["exu_div_result",[[184,3],[184,37]],[[184,23],[184,37]],["el2_dec"],["port","logic"]],["exu_div_wren",[[185,3],[185,35]],[[185,23],[185,35]],["el2_dec"],["port","logic"]],["exu_csr_rs1_x",[[187,3],[187,35]],[[187,22],[187,35]],["el2_dec"],["port","logic"]],["lsu_result_m",[[189,3],[189,34]],[[189,22],[189,34]],["el2_dec"],["port","logic"]],["lsu_result_corr_r",[[190,3],[190,39]],[[190,22],[190,39]],["el2_dec"],["port","logic"]],["lsu_load_stall_any",[[192,3],[192,40]],[[192,22],[192,40]],["el2_dec"],["port","logic"]],["lsu_store_stall_any",[[193,3],[193,41]],[[193,22],[193,41]],["el2_dec"],["port","logic"]],["dma_dccm_stall_any",[[194,3],[194,40]],[[194,22],[194,40]],["el2_dec"],["port","logic"]],["dma_iccm_stall_any",[[195,3],[195,40]],[[195,22],[195,40]],["el2_dec"],["port","logic"]],["iccm_dma_sb_error",[[197,3],[197,38]],[[197,21],[197,38]],["el2_dec"],["port","logic"]],["exu_flush_final",[[199,3],[199,30]],[[199,15],[199,30]],["el2_dec"],["port","logic"]],["exu_npc_r",[[201,3],[201,31]],[[201,22],[201,31]],["el2_dec"],["port","logic"]],["exu_i0_result_x",[[203,3],[203,37]],[[203,22],[203,37]],["el2_dec"],["port","logic"]],["ifu_i0_valid",[[206,3],[206,35]],[[206,23],[206,35]],["el2_dec"],["port","logic"]],["ifu_i0_instr",[[207,3],[207,35]],[[207,23],[207,35]],["el2_dec"],["port","logic"]],["ifu_i0_pc",[[208,3],[208,32]],[[208,23],[208,32]],["el2_dec"],["port","logic"]],["ifu_i0_pc4",[[209,3],[209,33]],[[209,23],[209,33]],["el2_dec"],["port","logic"]],["exu_i0_pc_x",[[210,3],[210,34]],[[210,23],[210,34]],["el2_dec"],["port","logic"]],["mexintpend",[[212,3],[212,25]],[[212,15],[212,25]],["el2_dec"],["port","logic"]],["timer_int",[[213,3],[213,24]],[[213,15],[213,24]],["el2_dec"],["port","logic"]],["soft_int",[[214,3],[214,23]],[[214,15],[214,23]],["el2_dec"],["port","logic"]],["pic_claimid",[[216,3],[216,32]],[[216,21],[216,32]],["el2_dec"],["port","logic"]],["pic_pl",[[217,3],[217,27]],[[217,21],[217,27]],["el2_dec"],["port","logic"]],["mhwakeup",[[218,3],[218,29]],[[218,21],[218,29]],["el2_dec"],["port","logic"]],["dec_tlu_meicurpl",[[220,3],[220,38]],[[220,22],[220,38]],["el2_dec"],["port","logic"]],["dec_tlu_meipt",[[221,3],[221,35]],[[221,22],[221,35]],["el2_dec"],["port","logic"]],["ifu_ic_debug_rd_data",[[223,3],[223,42]],[[223,22],[223,42]],["el2_dec"],["port","logic"]],["ifu_ic_debug_rd_data_valid",[[224,3],[224,41]],[[224,15],[224,41]],["el2_dec"],["port","logic"]],["dec_tlu_ic_diag_pkt",[[225,3],[225,51]],[[225,32],[225,51]],["el2_dec"],["port","el2_cache_debug_pkt_t"]],["dbg_halt_req",[[229,3],[229,27]],[[229,15],[229,27]],["el2_dec"],["port","logic"]],["dbg_resume_req",[[230,3],[230,29]],[[230,15],[230,29]],["el2_dec"],["port","logic"]],["ifu_miss_state_idle",[[231,3],[231,34]],[[231,15],[231,34]],["el2_dec"],["port","logic"]],["dec_tlu_dbg_halted",[[233,3],[233,34]],[[233,16],[233,34]],["el2_dec"],["port","logic"]],["dec_tlu_debug_mode",[[234,3],[234,34]],[[234,16],[234,34]],["el2_dec"],["port","logic"]],["dec_tlu_resume_ack",[[235,3],[235,34]],[[235,16],[235,34]],["el2_dec"],["port","logic"]],["dec_tlu_flush_noredir_r",[[236,3],[236,39]],[[236,16],[236,39]],["el2_dec"],["port","logic"]],["dec_tlu_mpc_halted_only",[[237,3],[237,39]],[[237,16],[237,39]],["el2_dec"],["port","logic"]],["dec_tlu_flush_leak_one_r",[[238,3],[238,40]],[[238,16],[238,40]],["el2_dec"],["port","logic"]],["dec_tlu_flush_err_r",[[239,3],[239,35]],[[239,16],[239,35]],["el2_dec"],["port","logic"]],["dec_tlu_meihap",[[240,3],[240,37]],[[240,23],[240,37]],["el2_dec"],["port","logic"]],["dec_debug_wdata_rs1_d",[[242,3],[242,37]],[[242,16],[242,37]],["el2_dec"],["port","logic"]],["dec_dbg_rddata",[[244,3],[244,37]],[[244,23],[244,37]],["el2_dec"],["port","logic"]],["dec_dbg_cmd_done",[[246,3],[246,32]],[[246,16],[246,32]],["el2_dec"],["port","logic"]],["dec_dbg_cmd_fail",[[247,3],[247,32]],[[247,16],[247,32]],["el2_dec"],["port","logic"]],["trigger_pkt_any",[[249,3],[249,50]],[[249,35],[249,50]],["el2_dec"],["port","el2_trigger_pkt_t"]],["dec_tlu_force_halt",[[251,3],[251,34]],[[251,16],[251,34]],["el2_dec"],["port","logic"]],["exu_i0_br_hist_r",[[254,3],[254,38]],[[254,22],[254,38]],["el2_dec"],["port","logic"]],["exu_i0_br_error_r",[[255,3],[255,39]],[[255,22],[255,39]],["el2_dec"],["port","logic"]],["exu_i0_br_start_error_r",[[256,3],[256,45]],[[256,22],[256,45]],["el2_dec"],["port","logic"]],["exu_i0_br_valid_r",[[257,3],[257,39]],[[257,22],[257,39]],["el2_dec"],["port","logic"]],["exu_i0_br_mp_r",[[258,3],[258,36]],[[258,22],[258,36]],["el2_dec"],["port","logic"]],["exu_i0_br_middle_r",[[259,3],[259,40]],[[259,22],[259,40]],["el2_dec"],["port","logic"]],["exu_i0_br_way_r",[[263,3],[263,42]],[[263,27],[263,42]],["el2_dec"],["port","logic"]],["dec_i0_rs1_en_d",[[265,3],[265,39]],[[265,24],[265,39]],["el2_dec"],["port","logic"]],["dec_i0_rs2_en_d",[[266,3],[266,39]],[[266,24],[266,39]],["el2_dec"],["port","logic"]],["gpr_i0_rs1_d",[[267,3],[267,36]],[[267,24],[267,36]],["el2_dec"],["port","logic"]],["gpr_i0_rs2_d",[[268,3],[268,36]],[[268,24],[268,36]],["el2_dec"],["port","logic"]],["dec_i0_immed_d",[[270,3],[270,37]],[[270,23],[270,37]],["el2_dec"],["port","logic"]],["dec_i0_br_immed_d",[[271,3],[271,40]],[[271,23],[271,40]],["el2_dec"],["port","logic"]],["i0_ap",[[273,3],[273,36]],[[273,31],[273,36]],["el2_dec"],["port","el2_alu_pkt_t"]],["dec_i0_alu_decode_d",[[275,3],[275,44]],[[275,25],[275,44]],["el2_dec"],["port","logic"]],["dec_i0_branch_d",[[276,3],[276,40]],[[276,25],[276,40]],["el2_dec"],["port","logic"]],["dec_i0_select_pc_d",[[278,3],[278,43]],[[278,25],[278,43]],["el2_dec"],["port","logic"]],["dec_i0_pc_d",[[280,3],[280,35]],[[280,24],[280,35]],["el2_dec"],["port","logic"]],["dec_i0_rs1_bypass_en_d",[[281,3],[281,46]],[[281,24],[281,46]],["el2_dec"],["port","logic"]],["dec_i0_rs2_bypass_en_d",[[282,3],[282,46]],[[282,24],[282,46]],["el2_dec"],["port","logic"]],["dec_i0_result_r",[[284,3],[284,39]],[[284,24],[284,39]],["el2_dec"],["port","logic"]],["lsu_p",[[286,3],[286,32]],[[286,27],[286,32]],["el2_dec"],["port","el2_lsu_pkt_t"]],["dec_qual_lsu_d",[[287,3],[287,42]],[[287,28],[287,42]],["el2_dec"],["port","logic"]],["mul_p",[[288,3],[288,32]],[[288,27],[288,32]],["el2_dec"],["port","el2_mul_pkt_t"]],["div_p",[[289,3],[289,32]],[[289,27],[289,32]],["el2_dec"],["port","el2_div_pkt_t"]],["fp_p",[[292,3],[292,27]],[[292,23],[292,27]],["el2_dec"],["port","fp_pkt_t"]],["dec_div_cancel",[[294,3],[294,42]],[[294,28],[294,42]],["el2_dec"],["port","logic"]],["dec_lsu_offset_d",[[296,3],[296,39]],[[296,23],[296,39]],["el2_dec"],["port","logic"]],["dec_csr_ren_d",[[298,3],[298,36]],[[298,23],[298,36]],["el2_dec"],["port","logic"]],["dec_csr_rddata_d",[[299,3],[299,39]],[[299,23],[299,39]],["el2_dec"],["port","logic"]],["dec_tlu_flush_lower_r",[[301,3],[301,44]],[[301,23],[301,44]],["el2_dec"],["port","logic"]],["dec_tlu_flush_lower_wb",[[302,3],[302,45]],[[302,23],[302,45]],["el2_dec"],["port","logic"]],["dec_tlu_flush_path_r",[[303,3],[303,43]],[[303,23],[303,43]],["el2_dec"],["port","logic"]],["dec_tlu_i0_kill_writeb_r",[[304,3],[304,47]],[[304,23],[304,47]],["el2_dec"],["port","logic"]],["dec_tlu_fence_i_r",[[305,3],[305,40]],[[305,23],[305,40]],["el2_dec"],["port","logic"]],["pred_correct_npc_x",[[307,3],[307,41]],[[307,23],[307,41]],["el2_dec"],["port","logic"]],["dec_tlu_br0_r_pkt",[[309,3],[309,44]],[[309,27],[309,44]],["el2_dec"],["port","el2_br_tlu_pkt_t"]],["dec_tlu_perfcnt0",[[311,3],[311,32]],[[311,16],[311,32]],["el2_dec"],["port","logic"]],["dec_tlu_perfcnt1",[[312,3],[312,32]],[[312,16],[312,32]],["el2_dec"],["port","logic"]],["dec_tlu_perfcnt2",[[313,3],[313,32]],[[313,16],[313,32]],["el2_dec"],["port","logic"]],["dec_tlu_perfcnt3",[[314,3],[314,32]],[[314,16],[314,32]],["el2_dec"],["port","logic"]],["dec_i0_predict_p_d",[[316,3],[316,46]],[[316,28],[316,46]],["el2_dec"],["port","el2_predict_pkt_t"]],["i0_predict_fghr_d",[[317,3],[317,55]],[[317,38],[317,55]],["el2_dec"],["port","logic"]],["i0_predict_index_d",[[318,3],[318,66]],[[318,48],[318,66]],["el2_dec"],["port","logic"]],["i0_predict_btag_d",[[319,3],[319,56]],[[319,39],[319,56]],["el2_dec"],["port","logic"]],["dec_fa_error_index",[[321,3],[321,60]],[[321,42],[321,60]],["el2_dec"],["port","logic"]],["dec_lsu_valid_raw_d",[[323,3],[323,35]],[[323,16],[323,35]],["el2_dec"],["port","logic"]],["dec_tlu_mrac_ff",[[325,3],[325,38]],[[325,23],[325,38]],["el2_dec"],["port","logic"]],["dec_data_en",[[327,3],[327,33]],[[327,22],[327,33]],["el2_dec"],["port","logic"]],["dec_ctl_en",[[328,3],[328,32]],[[328,22],[328,32]],["el2_dec"],["port","logic"]],["ifu_i0_cinst",[[330,3],[330,34]],[[330,22],[330,34]],["el2_dec"],["port","logic"]],["trace_rv_trace_pkt",[[332,3],[332,45]],[[332,27],[332,45]],["el2_dec"],["port","el2_trace_pkt_t"]],["dec_tlu_external_ldfwd_disable",[[335,3],[335,47]],[[335,17],[335,47]],["el2_dec"],["port","logic"]],["dec_tlu_sideeffect_posted_disable",[[336,3],[336,50]],[[336,17],[336,50]],["el2_dec"],["port","logic"]],["dec_tlu_core_ecc_disable",[[337,3],[337,41]],[[337,17],[337,41]],["el2_dec"],["port","logic"]],["dec_tlu_bpred_disable",[[338,3],[338,38]],[[338,17],[338,38]],["el2_dec"],["port","logic"]],["dec_tlu_wb_coalescing_disable",[[339,3],[339,46]],[[339,17],[339,46]],["el2_dec"],["port","logic"]],["dec_tlu_dma_qos_prty",[[340,3],[340,43]],[[340,23],[340,43]],["el2_dec"],["port","logic"]],["dec_tlu_misc_clk_override",[[343,3],[343,42]],[[343,17],[343,42]],["el2_dec"],["port","logic"]],["dec_tlu_ifu_clk_override",[[344,3],[344,41]],[[344,17],[344,41]],["el2_dec"],["port","logic"]],["dec_tlu_lsu_clk_override",[[345,3],[345,41]],[[345,17],[345,41]],["el2_dec"],["port","logic"]],["dec_tlu_bus_clk_override",[[346,3],[346,41]],[[346,17],[346,41]],["el2_dec"],["port","logic"]],["dec_tlu_pic_clk_override",[[347,3],[347,41]],[[347,17],[347,41]],["el2_dec"],["port","logic"]],["dec_tlu_picio_clk_override",[[348,3],[348,43]],[[348,17],[348,43]],["el2_dec"],["port","logic"]],["dec_tlu_dccm_clk_override",[[349,3],[349,42]],[[349,17],[349,42]],["el2_dec"],["port","logic"]],["dec_tlu_icm_clk_override",[[350,3],[350,41]],[[350,17],[350,41]],["el2_dec"],["port","logic"]],["dec_tlu_i0_commit_cmt",[[352,3],[352,38]],[[352,17],[352,38]],["el2_dec"],["port","logic"]],["scan_mode",[[353,3],[353,26]],[[353,17],[353,26]],["el2_dec"],["port","logic"]],["dec_tlu_dec_clk_override",[[358,3],[358,34]],[[358,10],[358,34]],["el2_dec"],["variable","logic"]],["clk_override",[[359,3],[359,22]],[[359,10],[359,22]],["el2_dec"],["variable","logic"]],["dec_ib0_valid_d",[[361,3],[361,38]],[[361,23],[361,38]],["el2_dec"],["variable","logic"]],["dec_pmu_instr_decoded",[[363,3],[363,44]],[[363,23],[363,44]],["el2_dec"],["variable","logic"]],["dec_pmu_decode_stall",[[364,3],[364,43]],[[364,23],[364,43]],["el2_dec"],["variable","logic"]],["dec_pmu_presync_stall",[[365,3],[365,44]],[[365,23],[365,44]],["el2_dec"],["variable","logic"]],["dec_pmu_postsync_stall",[[366,3],[366,45]],[[366,23],[366,45]],["el2_dec"],["variable","logic"]],["dec_tlu_wr_pause_r",[[368,3],[368,27]],[[368,9],[368,27]],["el2_dec"],["variable","logic"]],["dec_i0_rs1_d",[[371,3],[371,28]],[[371,16],[371,28]],["el2_dec"],["variable","logic"]],["dec_i0_rs2_d",[[372,3],[372,28]],[[372,16],[372,28]],["el2_dec"],["variable","logic"]],["dec_i0_instr_d",[[375,3],[375,30]],[[375,16],[375,30]],["el2_dec"],["variable","logic"]],["dec_tlu_trace_disable",[[377,3],[377,31]],[[377,10],[377,31]],["el2_dec"],["variable","logic"]],["dec_tlu_pipelining_disable",[[378,3],[378,36]],[[378,10],[378,36]],["el2_dec"],["variable","logic"]],["dec_i0_waddr_r",[[382,3],[382,30]],[[382,16],[382,30]],["el2_dec"],["variable","logic"]],["dec_i0_wen_r",[[383,3],[383,28]],[[383,16],[383,28]],["el2_dec"],["variable","logic"]],["dec_i0_wdata_r",[[384,3],[384,30]],[[384,16],[384,30]],["el2_dec"],["variable","logic"]],["dec_csr_wen_r",[[387,3],[387,29]],[[387,16],[387,29]],["el2_dec"],["variable","logic"]],["dec_csr_wraddr_r",[[388,3],[388,32]],[[388,16],[388,32]],["el2_dec"],["variable","logic"]],["dec_csr_wrdata_r",[[389,3],[389,32]],[[389,16],[389,32]],["el2_dec"],["variable","logic"]],["dec_csr_rdaddr_d",[[391,3],[391,32]],[[391,16],[391,32]],["el2_dec"],["variable","logic"]],["dec_csr_legal_d",[[392,3],[392,31]],[[392,16],[392,31]],["el2_dec"],["variable","logic"]],["dec_csr_wen_unq_d",[[394,3],[394,33]],[[394,16],[394,33]],["el2_dec"],["variable","logic"]],["dec_csr_any_unq_d",[[395,3],[395,33]],[[395,16],[395,33]],["el2_dec"],["variable","logic"]],["dec_csr_stall_int_ff",[[396,3],[396,36]],[[396,16],[396,36]],["el2_dec"],["variable","logic"]],["dec_tlu_packet_r",[[398,3],[398,34]],[[398,18],[398,34]],["el2_dec"],["variable","el2_trap_pkt_t"]],["dec_i0_pc4_d",[[400,3],[400,28]],[[400,16],[400,28]],["el2_dec"],["variable","logic"]],["dec_tlu_presync_d",[[401,3],[401,33]],[[401,16],[401,33]],["el2_dec"],["variable","logic"]],["dec_tlu_postsync_d",[[402,3],[402,34]],[[402,16],[402,34]],["el2_dec"],["variable","logic"]],["dec_tlu_debug_stall",[[403,3],[403,35]],[[403,16],[403,35]],["el2_dec"],["variable","logic"]],["dec_illegal_inst",[[405,3],[405,32]],[[405,16],[405,32]],["el2_dec"],["variable","logic"]],["dec_i0_icaf_d",[[407,3],[407,43]],[[407,30],[407,43]],["el2_dec"],["variable","logic"]],["dec_i0_dbecc_d",[[409,3],[409,44]],[[409,30],[409,44]],["el2_dec"],["variable","logic"]],["dec_i0_icaf_second_d",[[410,3],[410,50]],[[410,30],[410,50]],["el2_dec"],["variable","logic"]],["dec_i0_trigger_match_d",[[411,3],[411,52]],[[411,30],[411,52]],["el2_dec"],["variable","logic"]],["dec_debug_fence_d",[[412,3],[412,47]],[[412,30],[412,47]],["el2_dec"],["variable","logic"]],["dec_nonblock_load_waddr",[[415,3],[415,53]],[[415,30],[415,53]],["el2_dec"],["variable","logic"]],["dec_nonblock_load_wen",[[416,3],[416,51]],[[416,30],[416,51]],["el2_dec"],["variable","logic"]],["dec_tlu_flush_pause_r",[[419,3],[419,51]],[[419,30],[419,51]],["el2_dec"],["variable","logic"]],["dec_i0_brp",[[420,3],[420,44]],[[420,34],[420,44]],["el2_dec"],["variable","el2_br_pkt_t"]],["dec_i0_bp_index",[[421,3],[421,56]],[[421,41],[421,56]],["el2_dec"],["variable","logic"]],["dec_i0_bp_fghr",[[422,3],[422,45]],[[422,31],[422,45]],["el2_dec"],["variable","logic"]],["dec_i0_bp_btag",[[423,3],[423,46]],[[423,32],[423,46]],["el2_dec"],["variable","logic"]],["dec_i0_bp_fa_index",[[424,3],[424,53]],[[424,35],[424,53]],["el2_dec"],["variable","logic"]],["dec_tlu_i0_pc_r",[[426,3],[426,45]],[[426,30],[426,45]],["el2_dec"],["variable","logic"]],["dec_tlu_i0_kill_writeb_wb",[[427,3],[427,55]],[[427,30],[427,55]],["el2_dec"],["variable","logic"]],["dec_tlu_i0_valid_r",[[428,3],[428,48]],[[428,30],[428,48]],["el2_dec"],["variable","logic"]],["dec_pause_state",[[430,3],[430,45]],[[430,30],[430,45]],["el2_dec"],["variable","logic"]],["dec_i0_icaf_type_d",[[432,3],[432,48]],[[432,30],[432,48]],["el2_dec"],["variable","logic"]],["dec_tlu_flush_extint",[[434,3],[434,50]],[[434,30],[434,50]],["el2_dec"],["variable","logic"]],["dec_i0_inst_wb",[[436,3],[436,44]],[[436,30],[436,44]],["el2_dec"],["variable","logic"]],["dec_i0_pc_wb",[[437,3],[437,42]],[[437,30],[437,42]],["el2_dec"],["variable","logic"]],["dec_tlu_i0_valid_wb1",[[438,3],[438,50]],[[438,30],[438,50]],["el2_dec"],["variable","logic"]],["dec_tlu_int_valid_wb1",[[438,3],[438,74]],[[438,53],[438,74]],["el2_dec"],["variable","dec_tlu_i0_valid_wb1"]],["dec_tlu_exc_cause_wb1",[[439,3],[439,51]],[[439,30],[439,51]],["el2_dec"],["variable","logic"]],["dec_tlu_mtval_wb1",[[440,3],[440,47]],[[440,30],[440,47]],["el2_dec"],["variable","logic"]],["dec_tlu_i0_exc_valid_wb1",[[441,3],[441,54]],[[441,30],[441,54]],["el2_dec"],["variable","logic"]],["div_waddr_wb",[[444,3],[444,42]],[[444,30],[444,42]],["el2_dec"],["variable","logic"]],["dec_div_active",[[448,3],[448,44]],[[448,30],[448,44]],["el2_dec"],["variable","logic"]],["dec_debug_valid_d",[[450,3],[450,47]],[[450,30],[450,47]],["el2_dec"],["variable","logic"]],["dec_i0_pc_d_ext",[[453,3],[453,45]],[[453,30],[453,45]],["el2_dec"],["variable","logic"]],["instbuff",[[463,3],[463,42]],[[463,29],[463,37]],["el2_dec"],["instance","el2_dec_ib_ctl"]],["decode",[[466,3],[466,44]],[[466,33],[466,39]],["el2_dec"],["instance","el2_dec_decode_ctl"]],["tlu",[[469,3],[469,38]],[[469,30],[469,33]],["el2_dec"],["instance","el2_dec_tlu_ctl"]],["arf",[[472,3],[483,21]],[[472,30],[472,33]],["el2_dec"],["instance","el2_dec_gpr_ctl"]],["dec_trigger",[[488,3],[488,46]],[[488,30],[488,41]],["el2_dec"],["instance","el2_dec_trigger"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/el2_dma_ctrl.sv",[[[[[["el2_dma_ctrl",[[[23,0],[24,0]],[[0,0],[186,6]],[[24,0],[110,2]]],[[23,7],[23,19]],[],["module"]],[636,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_dma_ctrl"],["parameter-port","el2_param_t"]],["clk",[[26,3],[26,26]],[[26,23],[26,26]],["el2_dma_ctrl"],["port","logic"]],["free_clk",[[27,3],[27,31]],[[27,23],[27,31]],["el2_dma_ctrl"],["port","logic"]],["rst_l",[[28,3],[28,28]],[[28,23],[28,28]],["el2_dma_ctrl"],["port","logic"]],["dma_bus_clk_en",[[29,3],[29,37]],[[29,23],[29,37]],["el2_dma_ctrl"],["port","logic"]],["clk_override",[[30,3],[30,35]],[[30,23],[30,35]],["el2_dma_ctrl"],["port","logic"]],["scan_mode",[[31,3],[31,32]],[[31,23],[31,32]],["el2_dma_ctrl"],["port","logic"]],["dbg_cmd_addr",[[34,3],[34,35]],[[34,23],[34,35]],["el2_dma_ctrl"],["port","logic"]],["dbg_cmd_wrdata",[[35,3],[35,37]],[[35,23],[35,37]],["el2_dma_ctrl"],["port","logic"]],["dbg_cmd_valid",[[36,3],[36,36]],[[36,23],[36,36]],["el2_dma_ctrl"],["port","logic"]],["dbg_cmd_write",[[37,3],[37,36]],[[37,23],[37,36]],["el2_dma_ctrl"],["port","logic"]],["dbg_cmd_type",[[38,3],[38,35]],[[38,23],[38,35]],["el2_dma_ctrl"],["port","logic"]],["dbg_cmd_size",[[39,3],[39,35]],[[39,23],[39,35]],["el2_dma_ctrl"],["port","logic"]],["dbg_dma_bubble",[[41,3],[41,37]],[[41,23],[41,37]],["el2_dma_ctrl"],["port","logic"]],["dma_dbg_ready",[[42,3],[42,36]],[[42,23],[42,36]],["el2_dma_ctrl"],["port","logic"]],["dma_dbg_cmd_done",[[44,3],[44,39]],[[44,23],[44,39]],["el2_dma_ctrl"],["port","logic"]],["dma_dbg_cmd_fail",[[45,3],[45,39]],[[45,23],[45,39]],["el2_dma_ctrl"],["port","logic"]],["dma_dbg_rddata",[[46,3],[46,37]],[[46,23],[46,37]],["el2_dma_ctrl"],["port","logic"]],["dma_dccm_req",[[49,3],[49,35]],[[49,23],[49,35]],["el2_dma_ctrl"],["port","logic"]],["dma_iccm_req",[[50,3],[50,35]],[[50,23],[50,35]],["el2_dma_ctrl"],["port","logic"]],["dma_mem_tag",[[51,3],[51,34]],[[51,23],[51,34]],["el2_dma_ctrl"],["port","logic"]],["dma_mem_addr",[[52,3],[52,35]],[[52,23],[52,35]],["el2_dma_ctrl"],["port","logic"]],["dma_mem_sz",[[53,3],[53,33]],[[53,23],[53,33]],["el2_dma_ctrl"],["port","logic"]],["dma_mem_write",[[54,3],[54,36]],[[54,23],[54,36]],["el2_dma_ctrl"],["port","logic"]],["dma_mem_wdata",[[55,3],[55,36]],[[55,23],[55,36]],["el2_dma_ctrl"],["port","logic"]],["dccm_dma_rvalid",[[57,3],[57,38]],[[57,23],[57,38]],["el2_dma_ctrl"],["port","logic"]],["dccm_dma_ecc_error",[[58,3],[58,41]],[[58,23],[58,41]],["el2_dma_ctrl"],["port","logic"]],["dccm_dma_rtag",[[59,3],[59,36]],[[59,23],[59,36]],["el2_dma_ctrl"],["port","logic"]],["dccm_dma_rdata",[[60,3],[60,37]],[[60,23],[60,37]],["el2_dma_ctrl"],["port","logic"]],["iccm_dma_rvalid",[[61,3],[61,38]],[[61,23],[61,38]],["el2_dma_ctrl"],["port","logic"]],["iccm_dma_ecc_error",[[62,3],[62,41]],[[62,23],[62,41]],["el2_dma_ctrl"],["port","logic"]],["iccm_dma_rtag",[[63,3],[63,36]],[[63,23],[63,36]],["el2_dma_ctrl"],["port","logic"]],["iccm_dma_rdata",[[64,3],[64,37]],[[64,23],[64,37]],["el2_dma_ctrl"],["port","logic"]],["dma_active",[[66,3],[66,33]],[[66,23],[66,33]],["el2_dma_ctrl"],["port","logic"]],["dma_dccm_stall_any",[[67,3],[67,41]],[[67,23],[67,41]],["el2_dma_ctrl"],["port","logic"]],["dma_iccm_stall_any",[[68,3],[68,41]],[[68,23],[68,41]],["el2_dma_ctrl"],["port","logic"]],["dccm_ready",[[69,3],[69,33]],[[69,23],[69,33]],["el2_dma_ctrl"],["port","logic"]],["iccm_ready",[[70,3],[70,33]],[[70,23],[70,33]],["el2_dma_ctrl"],["port","logic"]],["dec_tlu_dma_qos_prty",[[71,3],[71,43]],[[71,23],[71,43]],["el2_dma_ctrl"],["port","logic"]],["dma_pmu_dccm_read",[[74,3],[74,40]],[[74,23],[74,40]],["el2_dma_ctrl"],["port","logic"]],["dma_pmu_dccm_write",[[75,3],[75,41]],[[75,23],[75,41]],["el2_dma_ctrl"],["port","logic"]],["dma_pmu_any_read",[[76,3],[76,39]],[[76,23],[76,39]],["el2_dma_ctrl"],["port","logic"]],["dma_pmu_any_write",[[77,3],[77,40]],[[77,23],[77,40]],["el2_dma_ctrl"],["port","logic"]],["dma_axi_awvalid",[[80,3],[80,54]],[[80,39],[80,54]],["el2_dma_ctrl"],["port","logic"]],["dma_axi_awready",[[81,3],[81,54]],[[81,39],[81,54]],["el2_dma_ctrl"],["port","logic"]],["dma_axi_awid",[[82,3],[82,51]],[[82,39],[82,51]],["el2_dma_ctrl"],["port","logic"]],["dma_axi_awaddr",[[83,3],[83,53]],[[83,39],[83,53]],["el2_dma_ctrl"],["port","logic"]],["dma_axi_awsize",[[84,3],[84,53]],[[84,39],[84,53]],["el2_dma_ctrl"],["port","logic"]],["dma_axi_wvalid",[[87,3],[87,53]],[[87,39],[87,53]],["el2_dma_ctrl"],["port","logic"]],["dma_axi_wready",[[88,3],[88,53]],[[88,39],[88,53]],["el2_dma_ctrl"],["port","logic"]],["dma_axi_wdata",[[89,3],[89,52]],[[89,39],[89,52]],["el2_dma_ctrl"],["port","logic"]],["dma_axi_wstrb",[[90,3],[90,52]],[[90,39],[90,52]],["el2_dma_ctrl"],["port","logic"]],["dma_axi_bvalid",[[92,3],[92,53]],[[92,39],[92,53]],["el2_dma_ctrl"],["port","logic"]],["dma_axi_bready",[[93,3],[93,53]],[[93,39],[93,53]],["el2_dma_ctrl"],["port","logic"]],["dma_axi_bresp",[[94,3],[94,52]],[[94,39],[94,52]],["el2_dma_ctrl"],["port","logic"]],["dma_axi_bid",[[95,3],[95,50]],[[95,39],[95,50]],["el2_dma_ctrl"],["port","logic"]],["dma_axi_arvalid",[[98,3],[98,54]],[[98,39],[98,54]],["el2_dma_ctrl"],["port","logic"]],["dma_axi_arready",[[99,3],[99,54]],[[99,39],[99,54]],["el2_dma_ctrl"],["port","logic"]],["dma_axi_arid",[[100,3],[100,51]],[[100,39],[100,51]],["el2_dma_ctrl"],["port","logic"]],["dma_axi_araddr",[[101,3],[101,53]],[[101,39],[101,53]],["el2_dma_ctrl"],["port","logic"]],["dma_axi_arsize",[[102,3],[102,53]],[[102,39],[102,53]],["el2_dma_ctrl"],["port","logic"]],["dma_axi_rvalid",[[104,3],[104,53]],[[104,39],[104,53]],["el2_dma_ctrl"],["port","logic"]],["dma_axi_rready",[[105,3],[105,53]],[[105,39],[105,53]],["el2_dma_ctrl"],["port","logic"]],["dma_axi_rid",[[106,3],[106,50]],[[106,39],[106,50]],["el2_dma_ctrl"],["port","logic"]],["dma_axi_rdata",[[107,3],[107,52]],[[107,39],[107,52]],["el2_dma_ctrl"],["port","logic"]],["dma_axi_rresp",[[108,3],[108,52]],[[108,39],[108,52]],["el2_dma_ctrl"],["port","logic"]],["dma_axi_rlast",[[109,3],[109,52]],[[109,39],[109,52]],["el2_dma_ctrl"],["port","logic"]],["DEPTH",[[113,3],[113,39]],[[113,14],[113,19]],["el2_dma_ctrl"],["localparam"]],["DEPTH_PTR",[[114,3],[114,40]],[[114,14],[114,23]],["el2_dma_ctrl"],["localparam"]],["NACK_COUNT",[[115,3],[115,29]],[[115,14],[115,24]],["el2_dma_ctrl"],["localparam"]],["fifo_valid",[[117,3],[117,38]],[[117,28],[117,38]],["el2_dma_ctrl"],["variable","logic"]],["fifo_error",[[118,3],[118,38]],[[118,28],[118,38]],["el2_dma_ctrl"],["variable","logic"]],["fifo_error_bus",[[119,3],[119,42]],[[119,28],[119,42]],["el2_dma_ctrl"],["variable","logic"]],["fifo_rpend",[[120,3],[120,38]],[[120,28],[120,38]],["el2_dma_ctrl"],["variable","logic"]],["fifo_done",[[121,3],[121,37]],[[121,28],[121,37]],["el2_dma_ctrl"],["variable","logic"]],["fifo_done_bus",[[122,3],[122,41]],[[122,28],[122,41]],["el2_dma_ctrl"],["variable","logic"]],["fifo_addr",[[123,3],[123,37]],[[123,28],[123,37]],["el2_dma_ctrl"],["variable","logic"]],["fifo_sz",[[124,3],[124,35]],[[124,28],[124,35]],["el2_dma_ctrl"],["variable","logic"]],["fifo_byteen",[[125,3],[125,39]],[[125,28],[125,39]],["el2_dma_ctrl"],["variable","logic"]],["fifo_write",[[126,3],[126,38]],[[126,28],[126,38]],["el2_dma_ctrl"],["variable","logic"]],["fifo_posted_write",[[127,3],[127,45]],[[127,28],[127,45]],["el2_dma_ctrl"],["variable","logic"]],["fifo_dbg",[[128,3],[128,36]],[[128,28],[128,36]],["el2_dma_ctrl"],["variable","logic"]],["fifo_data",[[129,3],[129,37]],[[129,28],[129,37]],["el2_dma_ctrl"],["variable","logic"]],["fifo_tag",[[130,3],[130,50]],[[130,42],[130,50]],["el2_dma_ctrl"],["variable","logic"]],["fifo_mid",[[131,3],[131,50]],[[131,42],[131,50]],["el2_dma_ctrl"],["variable","logic"]],["fifo_prty",[[132,3],[132,51]],[[132,42],[132,51]],["el2_dma_ctrl"],["variable","logic"]],["fifo_cmd_en",[[134,3],[134,39]],[[134,28],[134,39]],["el2_dma_ctrl"],["variable","logic"]],["fifo_data_en",[[135,3],[135,40]],[[135,28],[135,40]],["el2_dma_ctrl"],["variable","logic"]],["fifo_pend_en",[[136,3],[136,40]],[[136,28],[136,40]],["el2_dma_ctrl"],["variable","logic"]],["fifo_done_en",[[137,3],[137,40]],[[137,28],[137,40]],["el2_dma_ctrl"],["variable","logic"]],["fifo_done_bus_en",[[138,3],[138,44]],[[138,28],[138,44]],["el2_dma_ctrl"],["variable","logic"]],["fifo_error_en",[[139,3],[139,41]],[[139,28],[139,41]],["el2_dma_ctrl"],["variable","logic"]],["fifo_error_bus_en",[[140,3],[140,45]],[[140,28],[140,45]],["el2_dma_ctrl"],["variable","logic"]],["fifo_reset",[[141,3],[141,38]],[[141,28],[141,38]],["el2_dma_ctrl"],["variable","logic"]],["fifo_error_in",[[142,3],[142,41]],[[142,28],[142,41]],["el2_dma_ctrl"],["variable","logic"]],["fifo_data_in",[[143,3],[143,40]],[[143,28],[143,40]],["el2_dma_ctrl"],["variable","logic"]],["fifo_write_in",[[145,3],[145,41]],[[145,28],[145,41]],["el2_dma_ctrl"],["variable","logic"]],["fifo_posted_write_in",[[146,3],[146,48]],[[146,28],[146,48]],["el2_dma_ctrl"],["variable","logic"]],["fifo_dbg_in",[[147,3],[147,39]],[[147,28],[147,39]],["el2_dma_ctrl"],["variable","logic"]],["fifo_addr_in",[[148,3],[148,40]],[[148,28],[148,40]],["el2_dma_ctrl"],["variable","logic"]],["fifo_sz_in",[[149,3],[149,38]],[[149,28],[149,38]],["el2_dma_ctrl"],["variable","logic"]],["fifo_byteen_in",[[150,3],[150,42]],[[150,28],[150,42]],["el2_dma_ctrl"],["variable","logic"]],["RspPtr",[[152,3],[152,34]],[[152,28],[152,34]],["el2_dma_ctrl"],["variable","logic"]],["NxtRspPtr",[[152,3],[152,45]],[[152,36],[152,45]],["el2_dma_ctrl"],["variable","RspPtr"]],["WrPtr",[[153,3],[153,33]],[[153,28],[153,33]],["el2_dma_ctrl"],["variable","logic"]],["NxtWrPtr",[[153,3],[153,43]],[[153,35],[153,43]],["el2_dma_ctrl"],["variable","WrPtr"]],["RdPtr",[[154,3],[154,33]],[[154,28],[154,33]],["el2_dma_ctrl"],["variable","logic"]],["NxtRdPtr",[[154,3],[154,43]],[[154,35],[154,43]],["el2_dma_ctrl"],["variable","RdPtr"]],["WrPtrEn",[[155,3],[155,35]],[[155,28],[155,35]],["el2_dma_ctrl"],["variable","logic"]],["RdPtrEn",[[155,3],[155,44]],[[155,37],[155,44]],["el2_dma_ctrl"],["variable","WrPtrEn"]],["RspPtrEn",[[155,3],[155,54]],[[155,46],[155,54]],["el2_dma_ctrl"],["variable","RdPtrEn"]],["dma_dbg_sz",[[157,3],[157,38]],[[157,28],[157,38]],["el2_dma_ctrl"],["variable","logic"]],["dma_dbg_addr",[[158,3],[158,40]],[[158,28],[158,40]],["el2_dma_ctrl"],["variable","logic"]],["dma_dbg_mem_rddata",[[159,3],[159,46]],[[159,28],[159,46]],["el2_dma_ctrl"],["variable","logic"]],["dma_dbg_mem_wrdata",[[160,3],[160,46]],[[160,28],[160,46]],["el2_dma_ctrl"],["variable","logic"]],["dma_dbg_cmd_error",[[161,3],[161,45]],[[161,28],[161,45]],["el2_dma_ctrl"],["variable","logic"]],["dma_dbg_cmd_done_q",[[162,3],[162,46]],[[162,28],[162,46]],["el2_dma_ctrl"],["variable","logic"]],["fifo_full",[[164,3],[164,37]],[[164,28],[164,37]],["el2_dma_ctrl"],["variable","logic"]],["fifo_full_spec",[[164,3],[164,53]],[[164,39],[164,53]],["el2_dma_ctrl"],["variable","fifo_full"]],["fifo_empty",[[164,3],[164,65]],[[164,55],[164,65]],["el2_dma_ctrl"],["variable","fifo_full_spec"]],["dma_address_error",[[165,3],[165,45]],[[165,28],[165,45]],["el2_dma_ctrl"],["variable","logic"]],["dma_alignment_error",[[165,3],[165,66]],[[165,47],[165,66]],["el2_dma_ctrl"],["variable","dma_address_error"]],["num_fifo_vld",[[166,3],[166,40]],[[166,28],[166,40]],["el2_dma_ctrl"],["variable","logic"]],["dma_mem_req",[[167,3],[167,39]],[[167,28],[167,39]],["el2_dma_ctrl"],["variable","logic"]],["dma_mem_addr_int",[[168,3],[168,44]],[[168,28],[168,44]],["el2_dma_ctrl"],["variable","logic"]],["dma_mem_sz_int",[[169,3],[169,42]],[[169,28],[169,42]],["el2_dma_ctrl"],["variable","logic"]],["dma_mem_byteen",[[170,3],[170,42]],[[170,28],[170,42]],["el2_dma_ctrl"],["variable","logic"]],["dma_mem_addr_in_dccm",[[171,3],[171,48]],[[171,28],[171,48]],["el2_dma_ctrl"],["variable","logic"]],["dma_mem_addr_in_iccm",[[172,3],[172,48]],[[172,28],[172,48]],["el2_dma_ctrl"],["variable","logic"]],["dma_mem_addr_in_pic",[[173,3],[173,47]],[[173,28],[173,47]],["el2_dma_ctrl"],["variable","logic"]],["dma_mem_addr_in_pic_region_nc",[[174,3],[174,57]],[[174,28],[174,57]],["el2_dma_ctrl"],["variable","logic"]],["dma_mem_addr_in_dccm_region_nc",[[175,3],[175,58]],[[175,28],[175,58]],["el2_dma_ctrl"],["variable","logic"]],["dma_mem_addr_in_iccm_region_nc",[[176,3],[176,58]],[[176,28],[176,58]],["el2_dma_ctrl"],["variable","logic"]],["dma_nack_count",[[178,3],[178,42]],[[178,28],[178,42]],["el2_dma_ctrl"],["variable","logic"]],["dma_nack_count_d",[[178,3],[178,60]],[[178,44],[178,60]],["el2_dma_ctrl"],["variable","dma_nack_count"]],["dma_nack_count_csr",[[178,3],[178,80]],[[178,62],[178,80]],["el2_dma_ctrl"],["variable","dma_nack_count_d"]],["dma_buffer_c1_clken",[[180,3],[180,47]],[[180,28],[180,47]],["el2_dma_ctrl"],["variable","logic"]],["dma_free_clken",[[181,3],[181,42]],[[181,28],[181,42]],["el2_dma_ctrl"],["variable","logic"]],["dma_buffer_c1_clk",[[182,3],[182,45]],[[182,28],[182,45]],["el2_dma_ctrl"],["variable","logic"]],["dma_free_clk",[[183,3],[183,40]],[[183,28],[183,40]],["el2_dma_ctrl"],["variable","logic"]],["dma_bus_clk",[[184,3],[184,39]],[[184,28],[184,39]],["el2_dma_ctrl"],["variable","logic"]],["bus_rsp_valid",[[186,3],[186,41]],[[186,28],[186,41]],["el2_dma_ctrl"],["variable","logic"]],["bus_rsp_sent",[[186,3],[186,55]],[[186,43],[186,55]],["el2_dma_ctrl"],["variable","bus_rsp_valid"]],["bus_cmd_valid",[[187,3],[187,41]],[[187,28],[187,41]],["el2_dma_ctrl"],["variable","logic"]],["bus_cmd_sent",[[187,3],[187,55]],[[187,43],[187,55]],["el2_dma_ctrl"],["variable","bus_cmd_valid"]],["bus_cmd_write",[[188,3],[188,41]],[[188,28],[188,41]],["el2_dma_ctrl"],["variable","logic"]],["bus_cmd_posted_write",[[188,3],[188,63]],[[188,43],[188,63]],["el2_dma_ctrl"],["variable","bus_cmd_write"]],["bus_cmd_byteen",[[189,3],[189,42]],[[189,28],[189,42]],["el2_dma_ctrl"],["variable","logic"]],["bus_cmd_sz",[[190,3],[190,38]],[[190,28],[190,38]],["el2_dma_ctrl"],["variable","logic"]],["bus_cmd_addr",[[191,3],[191,40]],[[191,28],[191,40]],["el2_dma_ctrl"],["variable","logic"]],["bus_cmd_wdata",[[192,3],[192,41]],[[192,28],[192,41]],["el2_dma_ctrl"],["variable","logic"]],["bus_cmd_tag",[[193,3],[193,42]],[[193,31],[193,42]],["el2_dma_ctrl"],["variable","logic"]],["bus_cmd_mid",[[194,3],[194,42]],[[194,31],[194,42]],["el2_dma_ctrl"],["variable","logic"]],["bus_cmd_prty",[[195,3],[195,43]],[[195,31],[195,43]],["el2_dma_ctrl"],["variable","logic"]],["bus_posted_write_done",[[196,3],[196,49]],[[196,28],[196,49]],["el2_dma_ctrl"],["variable","logic"]],["fifo_full_spec_bus",[[198,3],[198,46]],[[198,28],[198,46]],["el2_dma_ctrl"],["variable","logic"]],["dbg_dma_bubble_bus",[[199,3],[199,46]],[[199,28],[199,46]],["el2_dma_ctrl"],["variable","logic"]],["stall_dma_in",[[200,3],[200,40]],[[200,28],[200,40]],["el2_dma_ctrl"],["variable","logic"]],["dma_fifo_ready",[[201,3],[201,42]],[[201,28],[201,42]],["el2_dma_ctrl"],["variable","logic"]],["wrbuf_en",[[203,3],[203,39]],[[203,31],[203,39]],["el2_dma_ctrl"],["variable","logic"]],["wrbuf_data_en",[[203,3],[203,54]],[[203,41],[203,54]],["el2_dma_ctrl"],["variable","wrbuf_en"]],["wrbuf_cmd_sent",[[204,3],[204,45]],[[204,31],[204,45]],["el2_dma_ctrl"],["variable","logic"]],["wrbuf_rst",[[204,3],[204,56]],[[204,47],[204,56]],["el2_dma_ctrl"],["variable","wrbuf_cmd_sent"]],["wrbuf_data_rst",[[204,3],[204,72]],[[204,58],[204,72]],["el2_dma_ctrl"],["variable","wrbuf_rst"]],["wrbuf_vld",[[205,3],[205,40]],[[205,31],[205,40]],["el2_dma_ctrl"],["variable","logic"]],["wrbuf_data_vld",[[205,3],[205,56]],[[205,42],[205,56]],["el2_dma_ctrl"],["variable","wrbuf_vld"]],["wrbuf_tag",[[206,3],[206,40]],[[206,31],[206,40]],["el2_dma_ctrl"],["variable","logic"]],["wrbuf_sz",[[207,3],[207,39]],[[207,31],[207,39]],["el2_dma_ctrl"],["variable","logic"]],["wrbuf_addr",[[208,3],[208,41]],[[208,31],[208,41]],["el2_dma_ctrl"],["variable","logic"]],["wrbuf_data",[[209,3],[209,41]],[[209,31],[209,41]],["el2_dma_ctrl"],["variable","logic"]],["wrbuf_byteen",[[210,3],[210,43]],[[210,31],[210,43]],["el2_dma_ctrl"],["variable","logic"]],["rdbuf_en",[[212,3],[212,39]],[[212,31],[212,39]],["el2_dma_ctrl"],["variable","logic"]],["rdbuf_cmd_sent",[[213,3],[213,45]],[[213,31],[213,45]],["el2_dma_ctrl"],["variable","logic"]],["rdbuf_rst",[[213,3],[213,56]],[[213,47],[213,56]],["el2_dma_ctrl"],["variable","rdbuf_cmd_sent"]],["rdbuf_vld",[[214,3],[214,40]],[[214,31],[214,40]],["el2_dma_ctrl"],["variable","logic"]],["rdbuf_tag",[[215,3],[215,40]],[[215,31],[215,40]],["el2_dma_ctrl"],["variable","logic"]],["rdbuf_sz",[[216,3],[216,39]],[[216,31],[216,39]],["el2_dma_ctrl"],["variable","logic"]],["rdbuf_addr",[[217,3],[217,41]],[[217,31],[217,41]],["el2_dma_ctrl"],["variable","logic"]],["axi_mstr_prty_in",[[219,3],[219,47]],[[219,31],[219,47]],["el2_dma_ctrl"],["variable","logic"]],["axi_mstr_prty_en",[[219,3],[219,65]],[[219,49],[219,65]],["el2_dma_ctrl"],["variable","axi_mstr_prty_in"]],["axi_mstr_priority",[[220,3],[220,48]],[[220,31],[220,48]],["el2_dma_ctrl"],["variable","logic"]],["axi_mstr_sel",[[221,3],[221,43]],[[221,31],[221,43]],["el2_dma_ctrl"],["variable","logic"]],["axi_rsp_valid",[[223,3],[223,44]],[[223,31],[223,44]],["el2_dma_ctrl"],["variable","logic"]],["axi_rsp_sent",[[223,3],[223,58]],[[223,46],[223,58]],["el2_dma_ctrl"],["variable","axi_rsp_valid"]],["axi_rsp_write",[[224,3],[224,44]],[[224,31],[224,44]],["el2_dma_ctrl"],["variable","logic"]],["axi_rsp_tag",[[225,3],[225,42]],[[225,31],[225,42]],["el2_dma_ctrl"],["variable","logic"]],["axi_rsp_error",[[226,3],[226,44]],[[226,31],[226,44]],["el2_dma_ctrl"],["variable","logic"]],["axi_rsp_rdata",[[227,3],[227,44]],[[227,31],[227,44]],["el2_dma_ctrl"],["variable","logic"]],["fifo_valid_dff",[[261,6],[261,136]],[[261,19],[261,33]],["el2_dma_ctrl"],["instance","rvdffsc"]],["fifo_error_dff",[[262,6],[262,150]],[[262,19],[262,33]],["el2_dma_ctrl"],["instance","rvdffsc"]],["fifo_error_bus_dff",[[263,6],[263,150]],[[263,19],[263,37]],["el2_dma_ctrl"],["instance","rvdffsc"]],["fifo_rpend_dff",[[264,6],[264,137]],[[264,19],[264,33]],["el2_dma_ctrl"],["instance","rvdffsc"]],["fifo_done_dff",[[265,6],[265,135]],[[265,19],[265,32]],["el2_dma_ctrl"],["instance","rvdffsc"]],["fifo_done_bus_dff",[[266,6],[266,147]],[[266,19],[266,36]],["el2_dma_ctrl"],["instance","rvdffsc"]],["fifo_addr_dff",[[267,6],[267,106]],[[267,20],[267,33]],["el2_dma_ctrl"],["instance","rvdffe"]],["fifo_sz_dff",[[268,6],[268,123]],[[268,19],[268,30]],["el2_dma_ctrl"],["instance","rvdffs"]],["fifo_byteen_dff",[[269,6],[269,135]],[[269,19],[269,34]],["el2_dma_ctrl"],["instance","rvdffs"]],["fifo_write_dff",[[270,6],[270,127]],[[270,19],[270,33]],["el2_dma_ctrl"],["instance","rvdffs"]],["fifo_posted_write_dff",[[271,6],[271,148]],[[271,19],[271,40]],["el2_dma_ctrl"],["instance","rvdffs"]],["fifo_dbg_dff",[[272,6],[272,121]],[[272,19],[272,31]],["el2_dma_ctrl"],["instance","rvdffs"]],["fifo_data_dff",[[273,6],[273,104]],[[273,20],[273,33]],["el2_dma_ctrl"],["instance","rvdffe"]],["fifo_tag_dff",[[274,6],[274,173]],[[274,32],[274,44]],["el2_dma_ctrl"],["instance","rvdffs"]],["fifo_mid_dff",[[275,6],[275,170]],[[275,31],[275,43]],["el2_dma_ctrl"],["instance","rvdffs"]],["fifo_prty_dff",[[276,6],[276,179]],[[276,33],[276,46]],["el2_dma_ctrl"],["instance","rvdffs"]],["WrPtr_dff",[[288,3],[288,130]],[[288,23],[288,32]],["el2_dma_ctrl"],["instance","rvdffs"]],["RdPtr_dff",[[289,3],[289,130]],[[289,23],[289,32]],["el2_dma_ctrl"],["instance","rvdffs"]],["RspPtr_dff",[[290,3],[290,134]],[[290,23],[290,33]],["el2_dma_ctrl"],["instance","rvdffs"]],["nack_count_dff",[[349,3],[349,128]],[[349,15],[349,29]],["el2_dma_ctrl"],["instance","rvdffs"]],["addr_dccm_rangecheck",[[372,6],[377,7]],[[373,46],[373,66]],["el2_dma_ctrl"],["instance","rvrangecheck"]],["addr_iccm_rangecheck",[[385,6],[390,7]],[[386,46],[386,66]],["el2_dma_ctrl"],["instance","rvrangecheck"]],["addr_pic_rangecheck",[[398,3],[403,5]],[[399,42],[399,61]],["el2_dma_ctrl"],["instance","rvrangecheck"]],["fifo_full_bus_ff",[[406,3],[406,152]],[[406,19],[406,35]],["el2_dma_ctrl"],["instance","rvdff_fpga"]],["dbg_dma_bubble_ff",[[407,3],[407,152]],[[407,19],[407,36]],["el2_dma_ctrl"],["instance","rvdff_fpga"]],["dma_dbg_cmd_doneff",[[408,3],[408,111]],[[408,19],[408,37]],["el2_dma_ctrl"],["instance","rvdff"]],["dma_buffer_c1cgc",[[414,3],[414,89]],[[414,13],[414,29]],["el2_dma_ctrl"],["instance","rvoclkhdr"]],["dma_free_cgc",[[415,3],[415,73]],[[415,13],[415,25]],["el2_dma_ctrl"],["instance","rvoclkhdr"]],["dma_bus_cgc",[[420,3],[420,71]],[[420,13],[420,24]],["el2_dma_ctrl"],["instance","rvclkhdr"]],["wrbuf_vldff",[[430,3],[430,201]],[[430,43],[430,54]],["el2_dma_ctrl"],["instance","rvdffsc_fpga"]],["wrbuf_data_vldff",[[431,3],[431,201]],[[431,43],[431,59]],["el2_dma_ctrl"],["instance","rvdffsc_fpga"]],["wrbuf_tagff",[[432,3],[432,215]],[[432,43],[432,54]],["el2_dma_ctrl"],["instance","rvdffs_fpga"]],["wrbuf_szff",[[433,3],[433,208]],[[433,43],[433,53]],["el2_dma_ctrl"],["instance","rvdffs_fpga"]],["wrbuf_addrff",[[434,3],[434,151]],[[434,43],[434,55]],["el2_dma_ctrl"],["instance","rvdffe"]],["wrbuf_dataff",[[435,3],[435,156]],[[435,43],[435,55]],["el2_dma_ctrl"],["instance","rvdffe"]],["wrbuf_byteenff",[[436,3],[436,208]],[[436,43],[436,57]],["el2_dma_ctrl"],["instance","rvdffs_fpga"]],["rdbuf_vldff",[[443,3],[443,181]],[[443,43],[443,54]],["el2_dma_ctrl"],["instance","rvdffsc_fpga"]],["rdbuf_tagff",[[444,3],[444,210]],[[444,43],[444,54]],["el2_dma_ctrl"],["instance","rvdffs_fpga"]],["rdbuf_szff",[[445,3],[445,185]],[[445,43],[445,53]],["el2_dma_ctrl"],["instance","rvdffs_fpga"]],["rdbuf_addrff",[[446,3],[446,145]],[[446,43],[446,55]],["el2_dma_ctrl"],["instance","rvdffe"]],["mstr_prtyff",[[469,3],[469,173]],[[469,28],[469,39]],["el2_dma_ctrl"],["instance","rvdffs_fpga"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/el2_mem.sv",[[[[[["el2_mem",[[[17,0],[20,0]],[[0,0],[139,0]],[[20,0],[94,2]]],[[17,7],[17,14]],[],["module"]],[138,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_mem"],["parameter-port","el2_param_t"]],["clk",[[23,3],[23,26]],[[23,23],[23,26]],["el2_mem"],["port","logic"]],["rst_l",[[24,3],[24,28]],[[24,23],[24,28]],["el2_mem"],["port","logic"]],["dccm_clk_override",[[25,3],[25,40]],[[25,23],[25,40]],["el2_mem"],["port","logic"]],["icm_clk_override",[[26,3],[26,39]],[[26,23],[26,39]],["el2_mem"],["port","logic"]],["dec_tlu_core_ecc_disable",[[27,3],[27,47]],[[27,23],[27,47]],["el2_mem"],["port","logic"]],["dccm_wren",[[30,3],[30,32]],[[30,23],[30,32]],["el2_mem"],["port","logic"]],["dccm_rden",[[31,3],[31,32]],[[31,23],[31,32]],["el2_mem"],["port","logic"]],["dccm_wr_addr_lo",[[32,3],[32,50]],[[32,35],[32,50]],["el2_mem"],["port","logic"]],["dccm_wr_addr_hi",[[33,3],[33,50]],[[33,35],[33,50]],["el2_mem"],["port","logic"]],["dccm_rd_addr_lo",[[34,3],[34,50]],[[34,35],[34,50]],["el2_mem"],["port","logic"]],["dccm_rd_addr_hi",[[35,3],[35,50]],[[35,35],[35,50]],["el2_mem"],["port","logic"]],["dccm_wr_data_lo",[[36,3],[36,57]],[[36,42],[36,57]],["el2_mem"],["port","logic"]],["dccm_wr_data_hi",[[37,3],[37,57]],[[37,42],[37,57]],["el2_mem"],["port","logic"]],["dccm_rd_data_lo",[[40,3],[40,58]],[[40,43],[40,58]],["el2_mem"],["port","logic"]],["dccm_rd_data_hi",[[41,3],[41,58]],[[41,43],[41,58]],["el2_mem"],["port","logic"]],["dccm_ext_in_pkt",[[44,3],[44,71]],[[44,56],[44,71]],["el2_mem"],["port","el2_dccm_ext_in_pkt_t"]],["iccm_ext_in_pkt",[[49,3],[49,72]],[[49,57],[49,72]],["el2_mem"],["port","el2_ccm_ext_in_pkt_t"]],["iccm_rw_addr",[[51,3],[51,47]],[[51,35],[51,47]],["el2_mem"],["port","logic"]],["iccm_buf_correct_ecc",[[52,3],[52,74]],[[52,54],[52,74]],["el2_mem"],["port","logic"]],["iccm_correction_state",[[53,3],[53,75]],[[53,54],[53,75]],["el2_mem"],["port","logic"]],["iccm_wren",[[54,3],[54,32]],[[54,23],[54,32]],["el2_mem"],["port","logic"]],["iccm_rden",[[55,3],[55,32]],[[55,23],[55,32]],["el2_mem"],["port","logic"]],["iccm_wr_size",[[56,3],[56,35]],[[56,23],[56,35]],["el2_mem"],["port","logic"]],["iccm_wr_data",[[57,3],[57,35]],[[57,23],[57,35]],["el2_mem"],["port","logic"]],["iccm_rd_data",[[59,3],[59,35]],[[59,23],[59,35]],["el2_mem"],["port","logic"]],["iccm_rd_data_ecc",[[60,3],[60,39]],[[60,23],[60,39]],["el2_mem"],["port","logic"]],["ic_rw_addr",[[64,3],[64,34]],[[64,24],[64,34]],["el2_mem"],["port","logic"]],["ic_tag_valid",[[65,3],[65,55]],[[65,43],[65,55]],["el2_mem"],["port","logic"]],["ic_wr_en",[[66,3],[66,51]],[[66,43],[66,51]],["el2_mem"],["port","logic"]],["ic_rd_en",[[67,3],[67,32]],[[67,24],[67,32]],["el2_mem"],["port","logic"]],["ic_premux_data",[[68,3],[68,37]],[[68,23],[68,37]],["el2_mem"],["port","logic"]],["ic_sel_premux_data",[[69,3],[69,42]],[[69,24],[69,42]],["el2_mem"],["port","logic"]],["ic_data_ext_in_pkt",[[70,3],[70,112]],[[70,94],[70,112]],["el2_mem"],["port","el2_ic_data_ext_in_pkt_t"]],["ic_tag_ext_in_pkt",[[71,3],[71,88]],[[71,71],[71,88]],["el2_mem"],["port","el2_ic_tag_ext_in_pkt_t"]],["ic_wr_data",[[73,3],[73,72]],[[73,62],[73,72]],["el2_mem"],["port","logic"]],["ic_debug_wr_data",[[74,3],[74,53]],[[74,37],[74,53]],["el2_mem"],["port","logic"]],["ic_debug_rd_data",[[75,3],[75,53]],[[75,37],[75,53]],["el2_mem"],["port","logic"]],["ic_debug_addr",[[76,3],[76,66]],[[76,53],[76,66]],["el2_mem"],["port","logic"]],["ic_debug_rd_en",[[77,3],[77,51]],[[77,37],[77,51]],["el2_mem"],["port","logic"]],["ic_debug_wr_en",[[78,3],[78,51]],[[78,37],[78,51]],["el2_mem"],["port","logic"]],["ic_debug_tag_array",[[79,3],[79,55]],[[79,37],[79,55]],["el2_mem"],["port","logic"]],["ic_debug_way",[[80,3],[80,68]],[[80,56],[80,68]],["el2_mem"],["port","logic"]],["ic_rd_data",[[82,3],[82,46]],[[82,36],[82,46]],["el2_mem"],["port","logic"]],["ictag_debug_rd_data",[[83,3],[83,56]],[[83,37],[83,56]],["el2_mem"],["port","logic"]],["ic_eccerr",[[86,3],[86,51]],[[86,42],[86,51]],["el2_mem"],["port","logic"]],["ic_parerr",[[87,3],[87,51]],[[87,42],[87,51]],["el2_mem"],["port","logic"]],["ic_rd_hit",[[88,3],[88,52]],[[88,43],[88,52]],["el2_mem"],["port","logic"]],["ic_tag_perr",[[89,3],[89,35]],[[89,24],[89,35]],["el2_mem"],["port","logic"]],["scan_mode",[[92,3],[92,33]],[[92,24],[92,33]],["el2_mem"],["port","logic"]],["active_clk",[[96,3],[96,19]],[[96,9],[96,19]],["el2_mem"],["variable","logic"]],["active_cg",[[97,3],[97,70]],[[97,13],[97,22]],["el2_mem"],["instance","rvoclkhdr"]],["dccm",[[101,6],[104,7]],[[101,34],[101,38]],["el2_mem"],["instance","el2_lsu_dccm_mem"]],["icm",[[111,3],[114,4]],[[111,29],[111,32]],["el2_mem"],["instance","el2_ifu_ic_mem"]],["iccm",[[126,3],[130,20]],[[126,32],[126,36]],["el2_mem"],["instance","el2_ifu_iccm_mem"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/el2_pic_ctrl.sv",[[[[[["el2_pic_ctrl",[[[22,0],[23,0]],[[0,0],[145,41]],[[23,0],[49,2]]],[[22,7],[22,19]],[],["module"]],[531,0]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_pic_ctrl"],["parameter-port","el2_param_t"]],["clk",[[27,21],[27,55]],[[27,52],[27,55]],["el2_pic_ctrl"],["port","logic"]],["free_clk",[[28,21],[28,60]],[[28,52],[28,60]],["el2_pic_ctrl"],["port","logic"]],["rst_l",[[29,21],[29,57]],[[29,52],[29,57]],["el2_pic_ctrl"],["port","logic"]],["clk_override",[[30,21],[30,64]],[[30,52],[30,64]],["el2_pic_ctrl"],["port","logic"]],["io_clk_override",[[31,21],[31,67]],[[31,52],[31,67]],["el2_pic_ctrl"],["port","logic"]],["extintsrc_req",[[32,21],[32,78]],[[32,65],[32,78]],["el2_pic_ctrl"],["port","logic"]],["picm_rdaddr",[[33,21],[33,63]],[[33,52],[33,63]],["el2_pic_ctrl"],["port","logic"]],["picm_wraddr",[[34,21],[34,63]],[[34,52],[34,63]],["el2_pic_ctrl"],["port","logic"]],["picm_wr_data",[[35,21],[35,64]],[[35,52],[35,64]],["el2_pic_ctrl"],["port","logic"]],["picm_wren",[[36,21],[36,61]],[[36,52],[36,61]],["el2_pic_ctrl"],["port","logic"]],["picm_rden",[[37,21],[37,61]],[[37,52],[37,61]],["el2_pic_ctrl"],["port","logic"]],["picm_mken",[[38,21],[38,61]],[[38,52],[38,61]],["el2_pic_ctrl"],["port","logic"]],["meicurpl",[[39,21],[39,60]],[[39,52],[39,60]],["el2_pic_ctrl"],["port","logic"]],["meipt",[[40,21],[40,57]],[[40,52],[40,57]],["el2_pic_ctrl"],["port","logic"]],["mexintpend",[[42,21],[42,62]],[[42,52],[42,62]],["el2_pic_ctrl"],["port","logic"]],["claimid",[[43,21],[43,59]],[[43,52],[43,59]],["el2_pic_ctrl"],["port","logic"]],["pl",[[44,21],[44,54]],[[44,52],[44,54]],["el2_pic_ctrl"],["port","logic"]],["picm_rd_data",[[45,21],[45,64]],[[45,52],[45,64]],["el2_pic_ctrl"],["port","logic"]],["mhwakeup",[[46,21],[46,60]],[[46,52],[46,60]],["el2_pic_ctrl"],["port","logic"]],["scan_mode",[[47,21],[47,61]],[[47,52],[47,61]],["el2_pic_ctrl"],["port","logic"]],["NUM_LEVELS",[[51,0],[51,66]],[[51,11],[51,21]],["el2_pic_ctrl"],["localparam"]],["INTPRIORITY_BASE_ADDR",[[52,0],[52,53]],[[52,11],[52,32]],["el2_pic_ctrl"],["localparam"]],["INTPEND_BASE_ADDR",[[53,0],[53,68]],[[53,11],[53,28]],["el2_pic_ctrl"],["localparam"]],["INTENABLE_BASE_ADDR",[[54,0],[54,68]],[[54,11],[54,30]],["el2_pic_ctrl"],["localparam"]],["EXT_INTR_PIC_CONFIG",[[55,0],[55,68]],[[55,11],[55,30]],["el2_pic_ctrl"],["localparam"]],["EXT_INTR_GW_CONFIG",[[56,0],[56,68]],[[56,11],[56,29]],["el2_pic_ctrl"],["localparam"]],["EXT_INTR_GW_CLEAR",[[57,0],[57,68]],[[57,11],[57,28]],["el2_pic_ctrl"],["localparam"]],["INTPEND_SIZE",[[60,0],[64,81]],[[60,11],[60,23]],["el2_pic_ctrl"],["localparam"]],["INT_GRPS",[[66,0],[66,56]],[[66,11],[66,19]],["el2_pic_ctrl"],["localparam"]],["INTPRIORITY_BITS",[[67,0],[67,39]],[[67,11],[67,27]],["el2_pic_ctrl"],["localparam"]],["ID_BITS",[[68,0],[68,39]],[[68,11],[68,18]],["el2_pic_ctrl"],["localparam"]],["GW_CONFIG",[[69,0],[69,69]],[[69,15],[69,24]],["el2_pic_ctrl"],["localparam","int"]],["INT_ENABLE_GRPS",[[71,0],[71,72]],[[71,11],[71,26]],["el2_pic_ctrl"],["localparam"]],["intenable_clk_enable",[[73,0],[73,65]],[[73,45],[73,65]],["el2_pic_ctrl"],["variable","logic"]],["intenable_clk_enable_grp",[[74,0],[74,69]],[[74,45],[74,69]],["el2_pic_ctrl"],["variable","logic"]],["gw_clk",[[75,0],[75,51]],[[75,45],[75,51]],["el2_pic_ctrl"],["variable","logic"]],["addr_intpend_base_match",[[77,0],[77,30]],[[77,7],[77,30]],["el2_pic_ctrl"],["variable","logic"]],["raddr_config_pic_match",[[79,0],[79,29]],[[79,7],[79,29]],["el2_pic_ctrl"],["variable","logic"]],["raddr_intenable_base_match",[[80,0],[80,33]],[[80,7],[80,33]],["el2_pic_ctrl"],["variable","logic"]],["raddr_intpriority_base_match",[[81,0],[81,35]],[[81,7],[81,35]],["el2_pic_ctrl"],["variable","logic"]],["raddr_config_gw_base_match",[[82,0],[82,33]],[[82,7],[82,33]],["el2_pic_ctrl"],["variable","logic"]],["waddr_config_pic_match",[[84,0],[84,29]],[[84,7],[84,29]],["el2_pic_ctrl"],["variable","logic"]],["waddr_intpriority_base_match",[[85,0],[85,35]],[[85,7],[85,35]],["el2_pic_ctrl"],["variable","logic"]],["waddr_intenable_base_match",[[86,0],[86,33]],[[86,7],[86,33]],["el2_pic_ctrl"],["variable","logic"]],["waddr_config_gw_base_match",[[87,0],[87,33]],[[87,7],[87,33]],["el2_pic_ctrl"],["variable","logic"]],["addr_clear_gw_base_match",[[88,0],[88,31]],[[88,7],[88,31]],["el2_pic_ctrl"],["variable","logic"]],["mexintpend_in",[[90,0],[90,20]],[[90,7],[90,20]],["el2_pic_ctrl"],["variable","logic"]],["mhwakeup_in",[[91,0],[91,18]],[[91,7],[91,18]],["el2_pic_ctrl"],["variable","logic"]],["intpend_reg_read",[[92,0],[92,23]],[[92,7],[92,23]],["el2_pic_ctrl"],["variable","logic"]],["picm_rd_data_in",[[94,0],[94,60]],[[94,45],[94,60]],["el2_pic_ctrl"],["variable","logic"]],["intpend_rd_out",[[94,0],[94,76]],[[94,62],[94,76]],["el2_pic_ctrl"],["variable","picm_rd_data_in"]],["intenable_rd_out",[[95,0],[95,61]],[[95,45],[95,61]],["el2_pic_ctrl"],["variable","logic"]],["intpriority_rd_out",[[96,0],[96,63]],[[96,45],[96,63]],["el2_pic_ctrl"],["variable","logic"]],["gw_config_rd_out",[[97,0],[97,61]],[[97,45],[97,61]],["el2_pic_ctrl"],["variable","logic"]],["intpriority_reg",[[99,0],[99,73]],[[99,58],[99,73]],["el2_pic_ctrl"],["variable","logic"]],["intpriority_reg_inv",[[100,0],[100,77]],[[100,58],[100,77]],["el2_pic_ctrl"],["variable","logic"]],["intpriority_reg_we",[[101,0],[101,76]],[[101,58],[101,76]],["el2_pic_ctrl"],["variable","logic"]],["intpriority_reg_re",[[102,0],[102,76]],[[102,58],[102,76]],["el2_pic_ctrl"],["variable","logic"]],["gw_config_reg",[[103,0],[103,71]],[[103,58],[103,71]],["el2_pic_ctrl"],["variable","logic"]],["intenable_reg",[[105,0],[105,71]],[[105,58],[105,71]],["el2_pic_ctrl"],["variable","logic"]],["intenable_reg_we",[[106,0],[106,74]],[[106,58],[106,74]],["el2_pic_ctrl"],["variable","logic"]],["intenable_reg_re",[[107,0],[107,74]],[[107,58],[107,74]],["el2_pic_ctrl"],["variable","logic"]],["gw_config_reg_we",[[108,0],[108,74]],[[108,58],[108,74]],["el2_pic_ctrl"],["variable","logic"]],["gw_config_reg_re",[[109,0],[109,74]],[[109,58],[109,74]],["el2_pic_ctrl"],["variable","logic"]],["gw_clear_reg_we",[[110,0],[110,73]],[[110,58],[110,73]],["el2_pic_ctrl"],["variable","logic"]],["intpend_reg_extended",[[112,0],[112,65]],[[112,45],[112,65]],["el2_pic_ctrl"],["variable","logic"]],["intpend_w_prior_en",[[114,0],[114,76]],[[114,58],[114,76]],["el2_pic_ctrl"],["variable","logic"]],["intpend_id",[[115,0],[115,68]],[[115,58],[115,68]],["el2_pic_ctrl"],["variable","logic"]],["maxint",[[116,0],[116,51]],[[116,45],[116,51]],["el2_pic_ctrl"],["variable","logic"]],["selected_int_priority",[[117,0],[117,66]],[[117,45],[117,66]],["el2_pic_ctrl"],["variable","logic"]],["intpend_rd_part_out",[[118,0],[118,64]],[[118,45],[118,64]],["el2_pic_ctrl"],["variable","logic"]],["config_reg",[[120,0],[120,55]],[[120,45],[120,55]],["el2_pic_ctrl"],["variable","logic"]],["intpriord",[[121,0],[121,54]],[[121,45],[121,54]],["el2_pic_ctrl"],["variable","logic"]],["config_reg_we",[[122,0],[122,58]],[[122,45],[122,58]],["el2_pic_ctrl"],["variable","logic"]],["config_reg_re",[[123,0],[123,58]],[[123,45],[123,58]],["el2_pic_ctrl"],["variable","logic"]],["config_reg_in",[[124,0],[124,58]],[[124,45],[124,58]],["el2_pic_ctrl"],["variable","logic"]],["prithresh_reg_write",[[125,0],[125,64]],[[125,45],[125,64]],["el2_pic_ctrl"],["variable","logic"]],["prithresh_reg_read",[[125,0],[125,85]],[[125,67],[125,85]],["el2_pic_ctrl"],["variable","prithresh_reg_write"]],["intpriority_reg_read",[[126,0],[126,65]],[[126,45],[126,65]],["el2_pic_ctrl"],["variable","logic"]],["intenable_reg_read",[[127,0],[127,63]],[[127,45],[127,63]],["el2_pic_ctrl"],["variable","logic"]],["gw_config_reg_read",[[128,0],[128,63]],[[128,45],[128,63]],["el2_pic_ctrl"],["variable","logic"]],["picm_wren_ff",[[129,0],[129,57]],[[129,45],[129,57]],["el2_pic_ctrl"],["variable","logic"]],["picm_rden_ff",[[129,0],[129,72]],[[129,60],[129,72]],["el2_pic_ctrl"],["variable","picm_wren_ff"]],["picm_raddr_ff",[[130,0],[130,58]],[[130,45],[130,58]],["el2_pic_ctrl"],["variable","logic"]],["picm_waddr_ff",[[131,0],[131,58]],[[131,45],[131,58]],["el2_pic_ctrl"],["variable","logic"]],["picm_wr_data_ff",[[132,0],[132,60]],[[132,45],[132,60]],["el2_pic_ctrl"],["variable","logic"]],["mask",[[133,0],[133,49]],[[133,45],[133,49]],["el2_pic_ctrl"],["variable","logic"]],["picm_mken_ff",[[134,0],[134,57]],[[134,45],[134,57]],["el2_pic_ctrl"],["variable","logic"]],["claimid_in",[[135,0],[135,55]],[[135,45],[135,55]],["el2_pic_ctrl"],["variable","logic"]],["pl_in",[[136,0],[136,50]],[[136,45],[136,50]],["el2_pic_ctrl"],["variable","logic"]],["pl_in_q",[[137,0],[137,52]],[[137,45],[137,52]],["el2_pic_ctrl"],["variable","logic"]],["extintsrc_req_sync",[[139,0],[139,76]],[[139,58],[139,76]],["el2_pic_ctrl"],["variable","logic"]],["extintsrc_req_gw",[[140,0],[140,74]],[[140,58],[140,74]],["el2_pic_ctrl"],["variable","logic"]],["picm_bypass_ff",[[141,3],[141,72]],[[141,58],[141,72]],["el2_pic_ctrl"],["variable","logic"]],["pic_raddr_c1_clken",[[144,3],[144,63]],[[144,45],[144,63]],["el2_pic_ctrl"],["variable","logic"]],["pic_waddr_c1_clken",[[145,3],[145,63]],[[145,45],[145,63]],["el2_pic_ctrl"],["variable","logic"]],["pic_data_c1_clken",[[146,3],[146,62]],[[146,45],[146,62]],["el2_pic_ctrl"],["variable","logic"]],["pic_pri_c1_clken",[[147,3],[147,61]],[[147,45],[147,61]],["el2_pic_ctrl"],["variable","logic"]],["pic_int_c1_clken",[[148,3],[148,61]],[[148,45],[148,61]],["el2_pic_ctrl"],["variable","logic"]],["gw_config_c1_clken",[[149,3],[149,63]],[[149,45],[149,63]],["el2_pic_ctrl"],["variable","logic"]],["pic_raddr_c1_clk",[[152,3],[152,61]],[[152,45],[152,61]],["el2_pic_ctrl"],["variable","logic"]],["pic_data_c1_clk",[[153,3],[153,60]],[[153,45],[153,60]],["el2_pic_ctrl"],["variable","logic"]],["pic_pri_c1_clk",[[154,3],[154,59]],[[154,45],[154,59]],["el2_pic_ctrl"],["variable","logic"]],["pic_int_c1_clk",[[155,3],[155,59]],[[155,45],[155,59]],["el2_pic_ctrl"],["variable","logic"]],["gw_config_c1_clk",[[156,3],[156,61]],[[156,45],[156,61]],["el2_pic_ctrl"],["variable","logic"]],["pic_addr_c1_cgc",[[167,3],[167,89]],[[167,13],[167,28]],["el2_pic_ctrl"],["instance","rvoclkhdr"]],["pic_data_c1_cgc",[[168,3],[168,88]],[[168,13],[168,28]],["el2_pic_ctrl"],["instance","rvoclkhdr"]],["pic_pri_c1_cgc",[[169,3],[169,88]],[[169,13],[169,27]],["el2_pic_ctrl"],["instance","rvoclkhdr"]],["pic_int_c1_cgc",[[170,3],[170,88]],[[170,13],[170,27]],["el2_pic_ctrl"],["instance","rvoclkhdr"]],["gw_config_c1_cgc",[[171,3],[171,90]],[[171,13],[171,29]],["el2_pic_ctrl"],["instance","rvoclkhdr"]],["picm_radd_flop",[[191,0],[191,113]],[[191,12],[191,26]],["el2_pic_ctrl"],["instance","rvdff"]],["picm_wadd_flop",[[192,0],[192,112]],[[192,12],[192,26]],["el2_pic_ctrl"],["instance","rvdff"]],["picm_wre_flop",[[193,0],[193,105]],[[193,12],[193,25]],["el2_pic_ctrl"],["instance","rvdff"]],["picm_rde_flop",[[194,0],[194,105]],[[194,12],[194,25]],["el2_pic_ctrl"],["instance","rvdff"]],["picm_mke_flop",[[195,0],[195,105]],[[195,12],[195,25]],["el2_pic_ctrl"],["instance","rvdff"]],["picm_dat_flop",[[196,0],[196,112]],[[196,12],[196,25]],["el2_pic_ctrl"],["instance","rvdff"]],["i",[[221,0],[221,8]],[[221,7],[221,8]],["el2_pic_ctrl"],["variable","genvar"]],["p",[[222,0],[222,8]],[[222,7],[222,8]],["el2_pic_ctrl"],["variable","genvar"]],["grp_clk",[[224,0],[224,12]],[[224,5],[224,12]],["el2_pic_ctrl"],["variable","wire"]],["grp_clken",[[224,0],[224,23]],[[224,14],[224,23]],["el2_pic_ctrl"],["variable","grp_clk"]],["intenable_c1_cgc",[[229,4],[229,69]],[[229,13],[229,29]],["el2_pic_ctrl"],["instance","rvclkhdr"]],["gw_inst",[[235,8],[245,9]],[[235,28],[235,35]],["el2_pic_ctrl"],["instance","el2_configurable_gw"]],["intpriority_ff",[[270,5],[270,176]],[[270,32],[270,46]],["el2_pic_ctrl"],["instance","rvdffs"]],["intenable_ff",[[271,5],[271,176]],[[271,33],[271,45]],["el2_pic_ctrl"],["instance","rvdffs"]],["gw_config_ff",[[272,5],[272,178]],[[272,33],[272,45]],["el2_pic_ctrl"],["instance","rvdffs"]],["l",[[336,1],[336,9]],[[336,8],[336,9]],["el2_pic_ctrl"],["variable","genvar"]],["m",[[336,1],[336,12]],[[336,11],[336,12]],["el2_pic_ctrl"],["variable","l"]],["j",[[336,1],[336,16]],[[336,15],[336,16]],["el2_pic_ctrl"],["variable","m"]],["k",[[336,1],[336,19]],[[336,18],[336,19]],["el2_pic_ctrl"],["variable","j"]],["level_intpend_w_prior_en",[[398,8],[398,105]],[[398,81],[398,105]],["el2_pic_ctrl"],["variable","logic"]],["level_intpend_id",[[399,8],[399,97]],[[399,81],[399,97]],["el2_pic_ctrl"],["variable","logic"]],["levelx_intpend_w_prior_en",[[341,8],[341,137]],[[341,112],[341,137]],["el2_pic_ctrl"],["variable","logic"]],["levelx_intpend_id",[[342,8],[342,129]],[[342,112],[342,129]],["el2_pic_ctrl"],["variable","logic"]],["l2_intpend_w_prior_en_ff",[[347,8],[347,108]],[[347,84],[347,108]],["el2_pic_ctrl"],["variable","logic"]],["l2_intpend_id_ff",[[348,8],[348,100]],[[348,84],[348,100]],["el2_pic_ctrl"],["variable","logic"]],["cmp_l1",[[412,7],[419,70]],[[413,59],[413,65]],["el2_pic_ctrl"],["variable","el2_cmp_and_mux"]],["level2_intpend_prior_reg",[[372,10],[372,169]],[[372,36],[372,60]],["el2_pic_ctrl"],["instance","rvdff"]],["level2_intpend_id_reg",[[373,10],[373,169]],[[373,36],[373,57]],["el2_pic_ctrl"],["instance","rvdff"]],["config_reg_ff",[[437,0],[437,108]],[[437,12],[437,25]],["el2_pic_ctrl"],["instance","rvdffs"]],["claimid_ff",[[451,0],[451,129]],[[451,26],[451,36]],["el2_pic_ctrl"],["instance","rvdff"]],["pl_ff",[[452,0],[452,129]],[[452,27],[452,32]],["el2_pic_ctrl"],["instance","rvdff"]],["meipt_inv",[[454,0],[454,38]],[[454,29],[454,38]],["el2_pic_ctrl"],["variable","logic"]],["meicurpl_inv",[[454,0],[454,53]],[[454,41],[454,53]],["el2_pic_ctrl"],["variable","meipt_inv"]],["mexintpend_ff",[[459,0],[459,87]],[[459,11],[459,24]],["el2_pic_ctrl"],["instance","rvdff"]],["wake_up_ff",[[463,0],[463,80]],[[463,11],[463,21]],["el2_pic_ctrl"],["instance","rvdff"]],["address",[[523,0],[523,20]],[[523,13],[523,20]],["el2_pic_ctrl"],["variable","logic"]]]]],[[["el2_cmp_and_mux",[[532,0],[544,22]],[[532,7],[532,22]],[],["module"]],[554,9]],[[["ID_BITS",[[532,25],[532,44]],[[532,35],[532,42]],["el2_cmp_and_mux"],["parameter-port","parameter"]],["INTPRIORITY_BITS",[[533,31],[533,51]],[[533,31],[533,47]],["el2_cmp_and_mux"],["parameter-port","ID_BITS"]],["a_id",[[535,24],[535,61]],[[535,57],[535,61]],["el2_cmp_and_mux"],["port","logic"]],["a_priority",[[536,24],[536,70]],[[536,60],[536,70]],["el2_cmp_and_mux"],["port","logic"]],["b_id",[[538,24],[538,61]],[[538,57],[538,61]],["el2_cmp_and_mux"],["port","logic"]],["b_priority",[[539,24],[539,70]],[[539,60],[539,70]],["el2_cmp_and_mux"],["port","logic"]],["out_id",[[541,24],[541,63]],[[541,57],[541,63]],["el2_cmp_and_mux"],["port","logic"]],["out_priority",[[542,24],[542,72]],[[542,60],[542,72]],["el2_cmp_and_mux"],["port","logic"]],["a_is_lt_b",[[546,0],[546,17]],[[546,8],[546,17]],["el2_cmp_and_mux"],["variable","logic"]]]]],[[["el2_configurable_gw",[[557,0],[568,30]],[[557,7],[557,26]],[],["module"]],[585,9]],[[["gw_clk",[[558,29],[558,47]],[[558,41],[558,47]],["el2_configurable_gw"],["port","logic"]],["rawclk",[[559,29],[559,47]],[[559,41],[559,47]],["el2_configurable_gw"],["port","logic"]],["clken",[[560,29],[560,46]],[[560,41],[560,46]],["el2_configurable_gw"],["port","logic"]],["rst_l",[[561,29],[561,46]],[[561,41],[561,46]],["el2_configurable_gw"],["port","logic"]],["extintsrc_req",[[562,29],[562,54]],[[562,41],[562,54]],["el2_configurable_gw"],["port","logic"]],["meigwctrl_polarity",[[563,29],[563,59]],[[563,41],[563,59]],["el2_configurable_gw"],["port","logic"]],["meigwctrl_type",[[564,29],[564,55]],[[564,41],[564,55]],["el2_configurable_gw"],["port","logic"]],["meigwclr",[[565,29],[565,49]],[[565,41],[565,49]],["el2_configurable_gw"],["port","logic"]],["extintsrc_req_config",[[567,29],[567,62]],[[567,42],[567,62]],["el2_configurable_gw"],["port","logic"]],["gw_int_pending_in",[[571,2],[571,26]],[[571,9],[571,26]],["el2_configurable_gw"],["variable","logic"]],["gw_int_pending",[[571,2],[571,42]],[[571,28],[571,42]],["el2_configurable_gw"],["variable","gw_int_pending_in"]],["extintsrc_req_sync",[[571,2],[571,62]],[[571,44],[571,62]],["el2_configurable_gw"],["variable","gw_int_pending"]],["sync_inst",[[573,2],[576,9]],[[573,22],[573,31]],["el2_configurable_gw"],["variable","rvsyncss_fpga"]],["int_pend_ff",[[580,2],[580,140]],[[580,18],[580,29]],["el2_configurable_gw"],["instance","rvdff_fpga"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv",[[[[[["el2_veer",[[[22,0],[25,0]],[[0,0],[211,30]],[[25,0],[468,2]]],[[22,7],[22,15]],[],["module"]],[1417,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_veer"],["parameter-port","el2_param_t"]],["clk",[[113,3],[113,35]],[[113,32],[113,35]],["el2_veer"],["port","logic"]],["rst_l",[[114,3],[114,37]],[[114,32],[114,37]],["el2_veer"],["port","logic"]],["dbg_rst_l",[[115,3],[115,41]],[[115,32],[115,41]],["el2_veer"],["port","logic"]],["rst_vec",[[116,3],[116,39]],[[116,32],[116,39]],["el2_veer"],["port","logic"]],["nmi_int",[[117,3],[117,39]],[[117,32],[117,39]],["el2_veer"],["port","logic"]],["nmi_vec",[[118,3],[118,39]],[[118,32],[118,39]],["el2_veer"],["port","logic"]],["core_rst_l",[[119,3],[119,42]],[[119,32],[119,42]],["el2_veer"],["port","logic"]],["active_l2clk",[[121,3],[121,44]],[[121,32],[121,44]],["el2_veer"],["port","logic"]],["free_l2clk",[[122,3],[122,42]],[[122,32],[122,42]],["el2_veer"],["port","logic"]],["trace_rv_i_insn_ip",[[124,3],[124,41]],[[124,23],[124,41]],["el2_veer"],["port","logic"]],["trace_rv_i_address_ip",[[125,3],[125,44]],[[125,23],[125,44]],["el2_veer"],["port","logic"]],["trace_rv_i_valid_ip",[[126,3],[126,37]],[[126,18],[126,37]],["el2_veer"],["port","logic"]],["trace_rv_i_exception_ip",[[127,3],[127,41]],[[127,18],[127,41]],["el2_veer"],["port","logic"]],["trace_rv_i_ecause_ip",[[128,3],[128,43]],[[128,23],[128,43]],["el2_veer"],["port","logic"]],["trace_rv_i_interrupt_ip",[[129,3],[129,41]],[[129,18],[129,41]],["el2_veer"],["port","logic"]],["trace_rv_i_tval_ip",[[130,3],[130,41]],[[130,23],[130,41]],["el2_veer"],["port","logic"]],["dccm_clk_override",[[133,3],[133,49]],[[133,32],[133,49]],["el2_veer"],["port","logic"]],["icm_clk_override",[[134,3],[134,48]],[[134,32],[134,48]],["el2_veer"],["port","logic"]],["dec_tlu_core_ecc_disable",[[135,3],[135,56]],[[135,32],[135,56]],["el2_veer"],["port","logic"]],["i_cpu_halt_req",[[138,3],[138,30]],[[138,16],[138,30]],["el2_veer"],["port","logic"]],["i_cpu_run_req",[[139,3],[139,29]],[[139,16],[139,29]],["el2_veer"],["port","logic"]],["o_cpu_halt_ack",[[140,3],[140,30]],[[140,16],[140,30]],["el2_veer"],["port","logic"]],["o_cpu_halt_status",[[141,3],[141,33]],[[141,16],[141,33]],["el2_veer"],["port","logic"]],["o_cpu_run_ack",[[142,3],[142,29]],[[142,16],[142,29]],["el2_veer"],["port","logic"]],["o_debug_mode_status",[[143,3],[143,35]],[[143,16],[143,35]],["el2_veer"],["port","logic"]],["core_id",[[145,3],[145,29]],[[145,22],[145,29]],["el2_veer"],["port","logic"]],["mpc_debug_halt_req",[[148,3],[148,33]],[[148,15],[148,33]],["el2_veer"],["port","logic"]],["mpc_debug_run_req",[[149,3],[149,32]],[[149,15],[149,32]],["el2_veer"],["port","logic"]],["mpc_reset_run_req",[[150,3],[150,32]],[[150,15],[150,32]],["el2_veer"],["port","logic"]],["mpc_debug_halt_ack",[[151,3],[151,34]],[[151,16],[151,34]],["el2_veer"],["port","logic"]],["mpc_debug_run_ack",[[152,3],[152,33]],[[152,16],[152,33]],["el2_veer"],["port","logic"]],["debug_brkpt_status",[[153,3],[153,34]],[[153,16],[153,34]],["el2_veer"],["port","logic"]],["dec_tlu_perfcnt0",[[155,3],[155,32]],[[155,16],[155,32]],["el2_veer"],["port","logic"]],["dec_tlu_perfcnt1",[[156,3],[156,32]],[[156,16],[156,32]],["el2_veer"],["port","logic"]],["dec_tlu_perfcnt2",[[157,3],[157,32]],[[157,16],[157,32]],["el2_veer"],["port","logic"]],["dec_tlu_perfcnt3",[[158,3],[158,32]],[[158,16],[158,32]],["el2_veer"],["port","logic"]],["dccm_wren",[[161,3],[161,50]],[[161,41],[161,50]],["el2_veer"],["port","logic"]],["dccm_rden",[[162,3],[162,50]],[[162,41],[162,50]],["el2_veer"],["port","logic"]],["dccm_wr_addr_lo",[[163,3],[163,59]],[[163,44],[163,59]],["el2_veer"],["port","logic"]],["dccm_wr_addr_hi",[[164,3],[164,59]],[[164,44],[164,59]],["el2_veer"],["port","logic"]],["dccm_rd_addr_lo",[[165,3],[165,59]],[[165,44],[165,59]],["el2_veer"],["port","logic"]],["dccm_rd_addr_hi",[[166,3],[166,59]],[[166,44],[166,59]],["el2_veer"],["port","logic"]],["dccm_wr_data_lo",[[167,3],[167,59]],[[167,44],[167,59]],["el2_veer"],["port","logic"]],["dccm_wr_data_hi",[[168,3],[168,59]],[[168,44],[168,59]],["el2_veer"],["port","logic"]],["dccm_rd_data_lo",[[170,3],[170,59]],[[170,44],[170,59]],["el2_veer"],["port","logic"]],["dccm_rd_data_hi",[[171,3],[171,59]],[[171,44],[171,59]],["el2_veer"],["port","logic"]],["iccm_rw_addr",[[174,3],[174,57]],[[174,45],[174,57]],["el2_veer"],["port","logic"]],["iccm_wren",[[175,3],[175,42]],[[175,33],[175,42]],["el2_veer"],["port","logic"]],["iccm_rden",[[176,3],[176,42]],[[176,33],[176,42]],["el2_veer"],["port","logic"]],["iccm_wr_size",[[177,3],[177,45]],[[177,33],[177,45]],["el2_veer"],["port","logic"]],["iccm_wr_data",[[178,3],[178,45]],[[178,33],[178,45]],["el2_veer"],["port","logic"]],["iccm_buf_correct_ecc",[[179,3],[179,53]],[[179,33],[179,53]],["el2_veer"],["port","logic"]],["iccm_correction_state",[[180,3],[180,54]],[[180,33],[180,54]],["el2_veer"],["port","logic"]],["iccm_rd_data",[[182,3],[182,44]],[[182,32],[182,44]],["el2_veer"],["port","logic"]],["iccm_rd_data_ecc",[[183,3],[183,49]],[[183,33],[183,49]],["el2_veer"],["port","logic"]],["ic_rw_addr",[[186,3],[186,43]],[[186,33],[186,43]],["el2_veer"],["port","logic"]],["ic_tag_valid",[[187,3],[187,64]],[[187,52],[187,64]],["el2_veer"],["port","logic"]],["ic_wr_en",[[188,3],[188,60]],[[188,52],[188,60]],["el2_veer"],["port","logic"]],["ic_rd_en",[[189,3],[189,41]],[[189,33],[189,41]],["el2_veer"],["port","logic"]],["ic_wr_data",[[191,3],[191,72]],[[191,62],[191,72]],["el2_veer"],["port","logic"]],["ic_rd_data",[[192,3],[192,47]],[[192,37],[192,47]],["el2_veer"],["port","logic"]],["ic_debug_rd_data",[[193,3],[193,53]],[[193,37],[193,53]],["el2_veer"],["port","logic"]],["ictag_debug_rd_data",[[194,3],[194,56]],[[194,37],[194,56]],["el2_veer"],["port","logic"]],["ic_debug_wr_data",[[195,3],[195,53]],[[195,37],[195,53]],["el2_veer"],["port","logic"]],["ic_eccerr",[[197,3],[197,51]],[[197,42],[197,51]],["el2_veer"],["port","logic"]],["ic_parerr",[[198,3],[198,51]],[[198,42],[198,51]],["el2_veer"],["port","logic"]],["ic_premux_data",[[199,3],[199,51]],[[199,37],[199,51]],["el2_veer"],["port","logic"]],["ic_sel_premux_data",[[200,3],[200,55]],[[200,37],[200,55]],["el2_veer"],["port","logic"]],["ic_debug_addr",[[203,3],[203,66]],[[203,53],[203,66]],["el2_veer"],["port","logic"]],["ic_debug_rd_en",[[204,3],[204,51]],[[204,37],[204,51]],["el2_veer"],["port","logic"]],["ic_debug_wr_en",[[205,3],[205,51]],[[205,37],[205,51]],["el2_veer"],["port","logic"]],["ic_debug_tag_array",[[206,3],[206,55]],[[206,37],[206,55]],["el2_veer"],["port","logic"]],["ic_debug_way",[[207,3],[207,68]],[[207,56],[207,68]],["el2_veer"],["port","logic"]],["ic_rd_hit",[[211,3],[211,61]],[[211,52],[211,61]],["el2_veer"],["port","logic"]],["ic_tag_perr",[[212,3],[212,44]],[[212,33],[212,44]],["el2_veer"],["port","logic"]],["lsu_axi_awvalid",[[216,3],[216,58]],[[216,43],[216,58]],["el2_veer"],["port","logic"]],["lsu_axi_awready",[[217,3],[217,58]],[[217,43],[217,58]],["el2_veer"],["port","logic"]],["lsu_axi_awid",[[218,3],[218,55]],[[218,43],[218,55]],["el2_veer"],["port","logic"]],["lsu_axi_awaddr",[[219,3],[219,57]],[[219,43],[219,57]],["el2_veer"],["port","logic"]],["lsu_axi_awregion",[[220,3],[220,59]],[[220,43],[220,59]],["el2_veer"],["port","logic"]],["lsu_axi_awlen",[[221,3],[221,56]],[[221,43],[221,56]],["el2_veer"],["port","logic"]],["lsu_axi_awsize",[[222,3],[222,57]],[[222,43],[222,57]],["el2_veer"],["port","logic"]],["lsu_axi_awburst",[[223,3],[223,58]],[[223,43],[223,58]],["el2_veer"],["port","logic"]],["lsu_axi_awlock",[[224,3],[224,57]],[[224,43],[224,57]],["el2_veer"],["port","logic"]],["lsu_axi_awcache",[[225,3],[225,58]],[[225,43],[225,58]],["el2_veer"],["port","logic"]],["lsu_axi_awprot",[[226,3],[226,57]],[[226,43],[226,57]],["el2_veer"],["port","logic"]],["lsu_axi_awqos",[[227,3],[227,56]],[[227,43],[227,56]],["el2_veer"],["port","logic"]],["lsu_axi_wvalid",[[229,3],[229,57]],[[229,43],[229,57]],["el2_veer"],["port","logic"]],["lsu_axi_wready",[[230,3],[230,57]],[[230,43],[230,57]],["el2_veer"],["port","logic"]],["lsu_axi_wdata",[[231,3],[231,56]],[[231,43],[231,56]],["el2_veer"],["port","logic"]],["lsu_axi_wstrb",[[232,3],[232,56]],[[232,43],[232,56]],["el2_veer"],["port","logic"]],["lsu_axi_wlast",[[233,3],[233,56]],[[233,43],[233,56]],["el2_veer"],["port","logic"]],["lsu_axi_bvalid",[[235,3],[235,57]],[[235,43],[235,57]],["el2_veer"],["port","logic"]],["lsu_axi_bready",[[236,3],[236,57]],[[236,43],[236,57]],["el2_veer"],["port","logic"]],["lsu_axi_bresp",[[237,3],[237,56]],[[237,43],[237,56]],["el2_veer"],["port","logic"]],["lsu_axi_bid",[[238,3],[238,54]],[[238,43],[238,54]],["el2_veer"],["port","logic"]],["lsu_axi_arvalid",[[241,3],[241,58]],[[241,43],[241,58]],["el2_veer"],["port","logic"]],["lsu_axi_arready",[[242,3],[242,58]],[[242,43],[242,58]],["el2_veer"],["port","logic"]],["lsu_axi_arid",[[243,3],[243,55]],[[243,43],[243,55]],["el2_veer"],["port","logic"]],["lsu_axi_araddr",[[244,3],[244,57]],[[244,43],[244,57]],["el2_veer"],["port","logic"]],["lsu_axi_arregion",[[245,3],[245,59]],[[245,43],[245,59]],["el2_veer"],["port","logic"]],["lsu_axi_arlen",[[246,3],[246,56]],[[246,43],[246,56]],["el2_veer"],["port","logic"]],["lsu_axi_arsize",[[247,3],[247,57]],[[247,43],[247,57]],["el2_veer"],["port","logic"]],["lsu_axi_arburst",[[248,3],[248,58]],[[248,43],[248,58]],["el2_veer"],["port","logic"]],["lsu_axi_arlock",[[249,3],[249,57]],[[249,43],[249,57]],["el2_veer"],["port","logic"]],["lsu_axi_arcache",[[250,3],[250,58]],[[250,43],[250,58]],["el2_veer"],["port","logic"]],["lsu_axi_arprot",[[251,3],[251,57]],[[251,43],[251,57]],["el2_veer"],["port","logic"]],["lsu_axi_arqos",[[252,3],[252,56]],[[252,43],[252,56]],["el2_veer"],["port","logic"]],["lsu_axi_rvalid",[[254,3],[254,57]],[[254,43],[254,57]],["el2_veer"],["port","logic"]],["lsu_axi_rready",[[255,3],[255,57]],[[255,43],[255,57]],["el2_veer"],["port","logic"]],["lsu_axi_rid",[[256,3],[256,54]],[[256,43],[256,54]],["el2_veer"],["port","logic"]],["lsu_axi_rdata",[[257,3],[257,56]],[[257,43],[257,56]],["el2_veer"],["port","logic"]],["lsu_axi_rresp",[[258,3],[258,56]],[[258,43],[258,56]],["el2_veer"],["port","logic"]],["lsu_axi_rlast",[[259,3],[259,56]],[[259,43],[259,56]],["el2_veer"],["port","logic"]],["ifu_axi_awvalid",[[263,3],[263,58]],[[263,43],[263,58]],["el2_veer"],["port","logic"]],["ifu_axi_awready",[[264,3],[264,58]],[[264,43],[264,58]],["el2_veer"],["port","logic"]],["ifu_axi_awid",[[265,3],[265,55]],[[265,43],[265,55]],["el2_veer"],["port","logic"]],["ifu_axi_awaddr",[[266,3],[266,57]],[[266,43],[266,57]],["el2_veer"],["port","logic"]],["ifu_axi_awregion",[[267,3],[267,59]],[[267,43],[267,59]],["el2_veer"],["port","logic"]],["ifu_axi_awlen",[[268,3],[268,56]],[[268,43],[268,56]],["el2_veer"],["port","logic"]],["ifu_axi_awsize",[[269,3],[269,57]],[[269,43],[269,57]],["el2_veer"],["port","logic"]],["ifu_axi_awburst",[[270,3],[270,58]],[[270,43],[270,58]],["el2_veer"],["port","logic"]],["ifu_axi_awlock",[[271,3],[271,57]],[[271,43],[271,57]],["el2_veer"],["port","logic"]],["ifu_axi_awcache",[[272,3],[272,58]],[[272,43],[272,58]],["el2_veer"],["port","logic"]],["ifu_axi_awprot",[[273,3],[273,57]],[[273,43],[273,57]],["el2_veer"],["port","logic"]],["ifu_axi_awqos",[[274,3],[274,56]],[[274,43],[274,56]],["el2_veer"],["port","logic"]],["ifu_axi_wvalid",[[276,3],[276,57]],[[276,43],[276,57]],["el2_veer"],["port","logic"]],["ifu_axi_wready",[[277,3],[277,57]],[[277,43],[277,57]],["el2_veer"],["port","logic"]],["ifu_axi_wdata",[[278,3],[278,56]],[[278,43],[278,56]],["el2_veer"],["port","logic"]],["ifu_axi_wstrb",[[279,3],[279,56]],[[279,43],[279,56]],["el2_veer"],["port","logic"]],["ifu_axi_wlast",[[280,3],[280,56]],[[280,43],[280,56]],["el2_veer"],["port","logic"]],["ifu_axi_bvalid",[[282,3],[282,57]],[[282,43],[282,57]],["el2_veer"],["port","logic"]],["ifu_axi_bready",[[283,3],[283,57]],[[283,43],[283,57]],["el2_veer"],["port","logic"]],["ifu_axi_bresp",[[284,3],[284,56]],[[284,43],[284,56]],["el2_veer"],["port","logic"]],["ifu_axi_bid",[[285,3],[285,54]],[[285,43],[285,54]],["el2_veer"],["port","logic"]],["ifu_axi_arvalid",[[288,3],[288,58]],[[288,43],[288,58]],["el2_veer"],["port","logic"]],["ifu_axi_arready",[[289,3],[289,58]],[[289,43],[289,58]],["el2_veer"],["port","logic"]],["ifu_axi_arid",[[290,3],[290,55]],[[290,43],[290,55]],["el2_veer"],["port","logic"]],["ifu_axi_araddr",[[291,3],[291,57]],[[291,43],[291,57]],["el2_veer"],["port","logic"]],["ifu_axi_arregion",[[292,3],[292,59]],[[292,43],[292,59]],["el2_veer"],["port","logic"]],["ifu_axi_arlen",[[293,3],[293,56]],[[293,43],[293,56]],["el2_veer"],["port","logic"]],["ifu_axi_arsize",[[294,3],[294,57]],[[294,43],[294,57]],["el2_veer"],["port","logic"]],["ifu_axi_arburst",[[295,3],[295,58]],[[295,43],[295,58]],["el2_veer"],["port","logic"]],["ifu_axi_arlock",[[296,3],[296,57]],[[296,43],[296,57]],["el2_veer"],["port","logic"]],["ifu_axi_arcache",[[297,3],[297,58]],[[297,43],[297,58]],["el2_veer"],["port","logic"]],["ifu_axi_arprot",[[298,3],[298,57]],[[298,43],[298,57]],["el2_veer"],["port","logic"]],["ifu_axi_arqos",[[299,3],[299,56]],[[299,43],[299,56]],["el2_veer"],["port","logic"]],["ifu_axi_rvalid",[[301,3],[301,57]],[[301,43],[301,57]],["el2_veer"],["port","logic"]],["ifu_axi_rready",[[302,3],[302,57]],[[302,43],[302,57]],["el2_veer"],["port","logic"]],["ifu_axi_rid",[[303,3],[303,54]],[[303,43],[303,54]],["el2_veer"],["port","logic"]],["ifu_axi_rdata",[[304,3],[304,56]],[[304,43],[304,56]],["el2_veer"],["port","logic"]],["ifu_axi_rresp",[[305,3],[305,56]],[[305,43],[305,56]],["el2_veer"],["port","logic"]],["ifu_axi_rlast",[[306,3],[306,56]],[[306,43],[306,56]],["el2_veer"],["port","logic"]],["sb_axi_awvalid",[[310,3],[310,57]],[[310,43],[310,57]],["el2_veer"],["port","logic"]],["sb_axi_awready",[[311,3],[311,57]],[[311,43],[311,57]],["el2_veer"],["port","logic"]],["sb_axi_awid",[[312,3],[312,54]],[[312,43],[312,54]],["el2_veer"],["port","logic"]],["sb_axi_awaddr",[[313,3],[313,56]],[[313,43],[313,56]],["el2_veer"],["port","logic"]],["sb_axi_awregion",[[314,3],[314,58]],[[314,43],[314,58]],["el2_veer"],["port","logic"]],["sb_axi_awlen",[[315,3],[315,55]],[[315,43],[315,55]],["el2_veer"],["port","logic"]],["sb_axi_awsize",[[316,3],[316,56]],[[316,43],[316,56]],["el2_veer"],["port","logic"]],["sb_axi_awburst",[[317,3],[317,57]],[[317,43],[317,57]],["el2_veer"],["port","logic"]],["sb_axi_awlock",[[318,3],[318,56]],[[318,43],[318,56]],["el2_veer"],["port","logic"]],["sb_axi_awcache",[[319,3],[319,57]],[[319,43],[319,57]],["el2_veer"],["port","logic"]],["sb_axi_awprot",[[320,3],[320,56]],[[320,43],[320,56]],["el2_veer"],["port","logic"]],["sb_axi_awqos",[[321,3],[321,55]],[[321,43],[321,55]],["el2_veer"],["port","logic"]],["sb_axi_wvalid",[[323,3],[323,56]],[[323,43],[323,56]],["el2_veer"],["port","logic"]],["sb_axi_wready",[[324,3],[324,56]],[[324,43],[324,56]],["el2_veer"],["port","logic"]],["sb_axi_wdata",[[325,3],[325,55]],[[325,43],[325,55]],["el2_veer"],["port","logic"]],["sb_axi_wstrb",[[326,3],[326,55]],[[326,43],[326,55]],["el2_veer"],["port","logic"]],["sb_axi_wlast",[[327,3],[327,55]],[[327,43],[327,55]],["el2_veer"],["port","logic"]],["sb_axi_bvalid",[[329,3],[329,56]],[[329,43],[329,56]],["el2_veer"],["port","logic"]],["sb_axi_bready",[[330,3],[330,56]],[[330,43],[330,56]],["el2_veer"],["port","logic"]],["sb_axi_bresp",[[331,3],[331,55]],[[331,43],[331,55]],["el2_veer"],["port","logic"]],["sb_axi_bid",[[332,3],[332,53]],[[332,43],[332,53]],["el2_veer"],["port","logic"]],["sb_axi_arvalid",[[335,3],[335,57]],[[335,43],[335,57]],["el2_veer"],["port","logic"]],["sb_axi_arready",[[336,3],[336,57]],[[336,43],[336,57]],["el2_veer"],["port","logic"]],["sb_axi_arid",[[337,3],[337,54]],[[337,43],[337,54]],["el2_veer"],["port","logic"]],["sb_axi_araddr",[[338,3],[338,56]],[[338,43],[338,56]],["el2_veer"],["port","logic"]],["sb_axi_arregion",[[339,3],[339,58]],[[339,43],[339,58]],["el2_veer"],["port","logic"]],["sb_axi_arlen",[[340,3],[340,55]],[[340,43],[340,55]],["el2_veer"],["port","logic"]],["sb_axi_arsize",[[341,3],[341,56]],[[341,43],[341,56]],["el2_veer"],["port","logic"]],["sb_axi_arburst",[[342,3],[342,57]],[[342,43],[342,57]],["el2_veer"],["port","logic"]],["sb_axi_arlock",[[343,3],[343,56]],[[343,43],[343,56]],["el2_veer"],["port","logic"]],["sb_axi_arcache",[[344,3],[344,57]],[[344,43],[344,57]],["el2_veer"],["port","logic"]],["sb_axi_arprot",[[345,3],[345,56]],[[345,43],[345,56]],["el2_veer"],["port","logic"]],["sb_axi_arqos",[[346,3],[346,55]],[[346,43],[346,55]],["el2_veer"],["port","logic"]],["sb_axi_rvalid",[[348,3],[348,56]],[[348,43],[348,56]],["el2_veer"],["port","logic"]],["sb_axi_rready",[[349,3],[349,56]],[[349,43],[349,56]],["el2_veer"],["port","logic"]],["sb_axi_rid",[[350,3],[350,53]],[[350,43],[350,53]],["el2_veer"],["port","logic"]],["sb_axi_rdata",[[351,3],[351,55]],[[351,43],[351,55]],["el2_veer"],["port","logic"]],["sb_axi_rresp",[[352,3],[352,55]],[[352,43],[352,55]],["el2_veer"],["port","logic"]],["sb_axi_rlast",[[353,3],[353,55]],[[353,43],[353,55]],["el2_veer"],["port","logic"]],["dma_axi_awvalid",[[357,3],[357,55]],[[357,40],[357,55]],["el2_veer"],["port","logic"]],["dma_axi_awready",[[358,3],[358,55]],[[358,40],[358,55]],["el2_veer"],["port","logic"]],["dma_axi_awid",[[359,3],[359,52]],[[359,40],[359,52]],["el2_veer"],["port","logic"]],["dma_axi_awaddr",[[360,3],[360,54]],[[360,40],[360,54]],["el2_veer"],["port","logic"]],["dma_axi_awsize",[[361,3],[361,54]],[[361,40],[361,54]],["el2_veer"],["port","logic"]],["dma_axi_awprot",[[362,3],[362,54]],[[362,40],[362,54]],["el2_veer"],["port","logic"]],["dma_axi_awlen",[[363,3],[363,53]],[[363,40],[363,53]],["el2_veer"],["port","logic"]],["dma_axi_awburst",[[364,3],[364,55]],[[364,40],[364,55]],["el2_veer"],["port","logic"]],["dma_axi_wvalid",[[367,3],[367,54]],[[367,40],[367,54]],["el2_veer"],["port","logic"]],["dma_axi_wready",[[368,3],[368,54]],[[368,40],[368,54]],["el2_veer"],["port","logic"]],["dma_axi_wdata",[[369,3],[369,53]],[[369,40],[369,53]],["el2_veer"],["port","logic"]],["dma_axi_wstrb",[[370,3],[370,53]],[[370,40],[370,53]],["el2_veer"],["port","logic"]],["dma_axi_wlast",[[371,3],[371,53]],[[371,40],[371,53]],["el2_veer"],["port","logic"]],["dma_axi_bvalid",[[373,3],[373,54]],[[373,40],[373,54]],["el2_veer"],["port","logic"]],["dma_axi_bready",[[374,3],[374,54]],[[374,40],[374,54]],["el2_veer"],["port","logic"]],["dma_axi_bresp",[[375,3],[375,53]],[[375,40],[375,53]],["el2_veer"],["port","logic"]],["dma_axi_bid",[[376,3],[376,51]],[[376,40],[376,51]],["el2_veer"],["port","logic"]],["dma_axi_arvalid",[[379,3],[379,55]],[[379,40],[379,55]],["el2_veer"],["port","logic"]],["dma_axi_arready",[[380,3],[380,55]],[[380,40],[380,55]],["el2_veer"],["port","logic"]],["dma_axi_arid",[[381,3],[381,52]],[[381,40],[381,52]],["el2_veer"],["port","logic"]],["dma_axi_araddr",[[382,3],[382,54]],[[382,40],[382,54]],["el2_veer"],["port","logic"]],["dma_axi_arsize",[[383,3],[383,54]],[[383,40],[383,54]],["el2_veer"],["port","logic"]],["dma_axi_arprot",[[384,3],[384,54]],[[384,40],[384,54]],["el2_veer"],["port","logic"]],["dma_axi_arlen",[[385,3],[385,53]],[[385,40],[385,53]],["el2_veer"],["port","logic"]],["dma_axi_arburst",[[386,3],[386,55]],[[386,40],[386,55]],["el2_veer"],["port","logic"]],["dma_axi_rvalid",[[388,3],[388,54]],[[388,40],[388,54]],["el2_veer"],["port","logic"]],["dma_axi_rready",[[389,3],[389,54]],[[389,40],[389,54]],["el2_veer"],["port","logic"]],["dma_axi_rid",[[390,3],[390,51]],[[390,40],[390,51]],["el2_veer"],["port","logic"]],["dma_axi_rdata",[[391,3],[391,53]],[[391,40],[391,53]],["el2_veer"],["port","logic"]],["dma_axi_rresp",[[392,3],[392,53]],[[392,40],[392,53]],["el2_veer"],["port","logic"]],["dma_axi_rlast",[[393,3],[393,53]],[[393,40],[393,53]],["el2_veer"],["port","logic"]],["haddr",[[397,3],[397,38]],[[397,33],[397,38]],["el2_veer"],["port","logic"]],["hburst",[[398,3],[398,39]],[[398,33],[398,39]],["el2_veer"],["port","logic"]],["hmastlock",[[399,3],[399,42]],[[399,33],[399,42]],["el2_veer"],["port","logic"]],["hprot",[[400,3],[400,38]],[[400,33],[400,38]],["el2_veer"],["port","logic"]],["hsize",[[401,3],[401,38]],[[401,33],[401,38]],["el2_veer"],["port","logic"]],["htrans",[[402,3],[402,39]],[[402,33],[402,39]],["el2_veer"],["port","logic"]],["hwrite",[[403,3],[403,39]],[[403,33],[403,39]],["el2_veer"],["port","logic"]],["hrdata",[[405,3],[405,39]],[[405,33],[405,39]],["el2_veer"],["port","logic"]],["hready",[[406,3],[406,39]],[[406,33],[406,39]],["el2_veer"],["port","logic"]],["hresp",[[407,3],[407,38]],[[407,33],[407,38]],["el2_veer"],["port","logic"]],["lsu_haddr",[[410,3],[410,41]],[[410,32],[410,41]],["el2_veer"],["port","logic"]],["lsu_hburst",[[411,3],[411,42]],[[411,32],[411,42]],["el2_veer"],["port","logic"]],["lsu_hmastlock",[[412,3],[412,45]],[[412,32],[412,45]],["el2_veer"],["port","logic"]],["lsu_hprot",[[413,3],[413,41]],[[413,32],[413,41]],["el2_veer"],["port","logic"]],["lsu_hsize",[[414,3],[414,41]],[[414,32],[414,41]],["el2_veer"],["port","logic"]],["lsu_htrans",[[415,3],[415,42]],[[415,32],[415,42]],["el2_veer"],["port","logic"]],["lsu_hwrite",[[416,3],[416,42]],[[416,32],[416,42]],["el2_veer"],["port","logic"]],["lsu_hwdata",[[417,3],[417,42]],[[417,32],[417,42]],["el2_veer"],["port","logic"]],["lsu_hrdata",[[419,3],[419,42]],[[419,32],[419,42]],["el2_veer"],["port","logic"]],["lsu_hready",[[420,3],[420,42]],[[420,32],[420,42]],["el2_veer"],["port","logic"]],["lsu_hresp",[[421,3],[421,41]],[[421,32],[421,41]],["el2_veer"],["port","logic"]],["sb_haddr",[[424,3],[424,40]],[[424,32],[424,40]],["el2_veer"],["port","logic"]],["sb_hburst",[[425,3],[425,41]],[[425,32],[425,41]],["el2_veer"],["port","logic"]],["sb_hmastlock",[[426,3],[426,44]],[[426,32],[426,44]],["el2_veer"],["port","logic"]],["sb_hprot",[[427,3],[427,40]],[[427,32],[427,40]],["el2_veer"],["port","logic"]],["sb_hsize",[[428,3],[428,40]],[[428,32],[428,40]],["el2_veer"],["port","logic"]],["sb_htrans",[[429,3],[429,41]],[[429,32],[429,41]],["el2_veer"],["port","logic"]],["sb_hwrite",[[430,3],[430,41]],[[430,32],[430,41]],["el2_veer"],["port","logic"]],["sb_hwdata",[[431,3],[431,41]],[[431,32],[431,41]],["el2_veer"],["port","logic"]],["sb_hrdata",[[433,3],[433,41]],[[433,32],[433,41]],["el2_veer"],["port","logic"]],["sb_hready",[[434,3],[434,41]],[[434,32],[434,41]],["el2_veer"],["port","logic"]],["sb_hresp",[[435,3],[435,40]],[[435,32],[435,40]],["el2_veer"],["port","logic"]],["dma_hsel",[[438,3],[438,41]],[[438,33],[438,41]],["el2_veer"],["port","logic"]],["dma_haddr",[[439,3],[439,42]],[[439,33],[439,42]],["el2_veer"],["port","logic"]],["dma_hburst",[[440,3],[440,43]],[[440,33],[440,43]],["el2_veer"],["port","logic"]],["dma_hmastlock",[[441,3],[441,46]],[[441,33],[441,46]],["el2_veer"],["port","logic"]],["dma_hprot",[[442,3],[442,42]],[[442,33],[442,42]],["el2_veer"],["port","logic"]],["dma_hsize",[[443,3],[443,42]],[[443,33],[443,42]],["el2_veer"],["port","logic"]],["dma_htrans",[[444,3],[444,43]],[[444,33],[444,43]],["el2_veer"],["port","logic"]],["dma_hwrite",[[445,3],[445,43]],[[445,33],[445,43]],["el2_veer"],["port","logic"]],["dma_hwdata",[[446,3],[446,43]],[[446,33],[446,43]],["el2_veer"],["port","logic"]],["dma_hreadyin",[[447,3],[447,45]],[[447,33],[447,45]],["el2_veer"],["port","logic"]],["dma_hrdata",[[449,3],[449,43]],[[449,33],[449,43]],["el2_veer"],["port","logic"]],["dma_hreadyout",[[450,3],[450,46]],[[450,33],[450,46]],["el2_veer"],["port","logic"]],["dma_hresp",[[451,3],[451,42]],[[451,33],[451,42]],["el2_veer"],["port","logic"]],["lsu_bus_clk_en",[[453,3],[453,47]],[[453,33],[453,47]],["el2_veer"],["port","logic"]],["ifu_bus_clk_en",[[454,3],[454,47]],[[454,33],[454,47]],["el2_veer"],["port","logic"]],["dbg_bus_clk_en",[[455,3],[455,47]],[[455,33],[455,47]],["el2_veer"],["port","logic"]],["dma_bus_clk_en",[[456,3],[456,47]],[[456,33],[456,47]],["el2_veer"],["port","logic"]],["dmi_reg_en",[[458,3],[458,42]],[[458,32],[458,42]],["el2_veer"],["port","logic"]],["dmi_reg_addr",[[459,3],[459,44]],[[459,32],[459,44]],["el2_veer"],["port","logic"]],["dmi_reg_wr_en",[[460,3],[460,45]],[[460,32],[460,45]],["el2_veer"],["port","logic"]],["dmi_reg_wdata",[[461,3],[461,45]],[[461,32],[461,45]],["el2_veer"],["port","logic"]],["dmi_reg_rdata",[[462,3],[462,45]],[[462,32],[462,45]],["el2_veer"],["port","logic"]],["extintsrc_req",[[464,3],[464,59]],[[464,46],[464,59]],["el2_veer"],["port","logic"]],["timer_int",[[465,3],[465,42]],[[465,33],[465,42]],["el2_veer"],["port","logic"]],["soft_int",[[466,3],[466,41]],[[466,33],[466,41]],["el2_veer"],["port","logic"]],["scan_mode",[[467,3],[467,42]],[[467,33],[467,42]],["el2_veer"],["port","logic"]],["hwdata_nc",[[473,3],[473,42]],[[473,33],[473,42]],["el2_veer"],["variable","logic"]],["ifu_pmu_instr_aligned",[[478,3],[478,54]],[[478,33],[478,54]],["el2_veer"],["variable","logic"]],["ifu_ic_error_start",[[479,3],[479,51]],[[479,33],[479,51]],["el2_veer"],["variable","logic"]],["ifu_iccm_rd_ecc_single_err",[[480,3],[480,59]],[[480,33],[480,59]],["el2_veer"],["variable","logic"]],["lsu_axi_awready_ahb",[[482,3],[482,52]],[[482,33],[482,52]],["el2_veer"],["variable","logic"]],["lsu_axi_wready_ahb",[[483,3],[483,51]],[[483,33],[483,51]],["el2_veer"],["variable","logic"]],["lsu_axi_bvalid_ahb",[[484,3],[484,51]],[[484,33],[484,51]],["el2_veer"],["variable","logic"]],["lsu_axi_bready_ahb",[[485,3],[485,51]],[[485,33],[485,51]],["el2_veer"],["variable","logic"]],["lsu_axi_bresp_ahb",[[486,3],[486,50]],[[486,33],[486,50]],["el2_veer"],["variable","logic"]],["lsu_axi_bid_ahb",[[487,3],[487,48]],[[487,33],[487,48]],["el2_veer"],["variable","logic"]],["lsu_axi_arready_ahb",[[488,3],[488,52]],[[488,33],[488,52]],["el2_veer"],["variable","logic"]],["lsu_axi_rvalid_ahb",[[489,3],[489,51]],[[489,33],[489,51]],["el2_veer"],["variable","logic"]],["lsu_axi_rid_ahb",[[490,3],[490,48]],[[490,33],[490,48]],["el2_veer"],["variable","logic"]],["lsu_axi_rdata_ahb",[[491,3],[491,50]],[[491,33],[491,50]],["el2_veer"],["variable","logic"]],["lsu_axi_rresp_ahb",[[492,3],[492,50]],[[492,33],[492,50]],["el2_veer"],["variable","logic"]],["lsu_axi_rlast_ahb",[[493,3],[493,50]],[[493,33],[493,50]],["el2_veer"],["variable","logic"]],["lsu_axi_awready_int",[[495,3],[495,52]],[[495,33],[495,52]],["el2_veer"],["variable","logic"]],["lsu_axi_wready_int",[[496,3],[496,51]],[[496,33],[496,51]],["el2_veer"],["variable","logic"]],["lsu_axi_bvalid_int",[[497,3],[497,51]],[[497,33],[497,51]],["el2_veer"],["variable","logic"]],["lsu_axi_bready_int",[[498,3],[498,51]],[[498,33],[498,51]],["el2_veer"],["variable","logic"]],["lsu_axi_bresp_int",[[499,3],[499,50]],[[499,33],[499,50]],["el2_veer"],["variable","logic"]],["lsu_axi_bid_int",[[500,3],[500,48]],[[500,33],[500,48]],["el2_veer"],["variable","logic"]],["lsu_axi_arready_int",[[501,3],[501,52]],[[501,33],[501,52]],["el2_veer"],["variable","logic"]],["lsu_axi_rvalid_int",[[502,3],[502,51]],[[502,33],[502,51]],["el2_veer"],["variable","logic"]],["lsu_axi_rid_int",[[503,3],[503,48]],[[503,33],[503,48]],["el2_veer"],["variable","logic"]],["lsu_axi_rdata_int",[[504,3],[504,50]],[[504,33],[504,50]],["el2_veer"],["variable","logic"]],["lsu_axi_rresp_int",[[505,3],[505,50]],[[505,33],[505,50]],["el2_veer"],["variable","logic"]],["lsu_axi_rlast_int",[[506,3],[506,50]],[[506,33],[506,50]],["el2_veer"],["variable","logic"]],["ifu_axi_awready_ahb",[[508,3],[508,52]],[[508,33],[508,52]],["el2_veer"],["variable","logic"]],["ifu_axi_wready_ahb",[[509,3],[509,51]],[[509,33],[509,51]],["el2_veer"],["variable","logic"]],["ifu_axi_bvalid_ahb",[[510,3],[510,51]],[[510,33],[510,51]],["el2_veer"],["variable","logic"]],["ifu_axi_bready_ahb",[[511,3],[511,51]],[[511,33],[511,51]],["el2_veer"],["variable","logic"]],["ifu_axi_bresp_ahb",[[512,3],[512,50]],[[512,33],[512,50]],["el2_veer"],["variable","logic"]],["ifu_axi_bid_ahb",[[513,3],[513,48]],[[513,33],[513,48]],["el2_veer"],["variable","logic"]],["ifu_axi_arready_ahb",[[514,3],[514,52]],[[514,33],[514,52]],["el2_veer"],["variable","logic"]],["ifu_axi_rvalid_ahb",[[515,3],[515,51]],[[515,33],[515,51]],["el2_veer"],["variable","logic"]],["ifu_axi_rid_ahb",[[516,3],[516,48]],[[516,33],[516,48]],["el2_veer"],["variable","logic"]],["ifu_axi_rdata_ahb",[[517,3],[517,50]],[[517,33],[517,50]],["el2_veer"],["variable","logic"]],["ifu_axi_rresp_ahb",[[518,3],[518,50]],[[518,33],[518,50]],["el2_veer"],["variable","logic"]],["ifu_axi_rlast_ahb",[[519,3],[519,50]],[[519,33],[519,50]],["el2_veer"],["variable","logic"]],["ifu_axi_awready_int",[[521,3],[521,52]],[[521,33],[521,52]],["el2_veer"],["variable","logic"]],["ifu_axi_wready_int",[[522,3],[522,51]],[[522,33],[522,51]],["el2_veer"],["variable","logic"]],["ifu_axi_bvalid_int",[[523,3],[523,51]],[[523,33],[523,51]],["el2_veer"],["variable","logic"]],["ifu_axi_bready_int",[[524,3],[524,51]],[[524,33],[524,51]],["el2_veer"],["variable","logic"]],["ifu_axi_bresp_int",[[525,3],[525,50]],[[525,33],[525,50]],["el2_veer"],["variable","logic"]],["ifu_axi_bid_int",[[526,3],[526,48]],[[526,33],[526,48]],["el2_veer"],["variable","logic"]],["ifu_axi_arready_int",[[527,3],[527,52]],[[527,33],[527,52]],["el2_veer"],["variable","logic"]],["ifu_axi_rvalid_int",[[528,3],[528,51]],[[528,33],[528,51]],["el2_veer"],["variable","logic"]],["ifu_axi_rid_int",[[529,3],[529,48]],[[529,33],[529,48]],["el2_veer"],["variable","logic"]],["ifu_axi_rdata_int",[[530,3],[530,50]],[[530,33],[530,50]],["el2_veer"],["variable","logic"]],["ifu_axi_rresp_int",[[531,3],[531,50]],[[531,33],[531,50]],["el2_veer"],["variable","logic"]],["ifu_axi_rlast_int",[[532,3],[532,50]],[[532,33],[532,50]],["el2_veer"],["variable","logic"]],["sb_axi_awready_ahb",[[534,3],[534,51]],[[534,33],[534,51]],["el2_veer"],["variable","logic"]],["sb_axi_wready_ahb",[[535,3],[535,50]],[[535,33],[535,50]],["el2_veer"],["variable","logic"]],["sb_axi_bvalid_ahb",[[536,3],[536,50]],[[536,33],[536,50]],["el2_veer"],["variable","logic"]],["sb_axi_bready_ahb",[[537,3],[537,50]],[[537,33],[537,50]],["el2_veer"],["variable","logic"]],["sb_axi_bresp_ahb",[[538,3],[538,49]],[[538,33],[538,49]],["el2_veer"],["variable","logic"]],["sb_axi_bid_ahb",[[539,3],[539,47]],[[539,33],[539,47]],["el2_veer"],["variable","logic"]],["sb_axi_arready_ahb",[[540,3],[540,51]],[[540,33],[540,51]],["el2_veer"],["variable","logic"]],["sb_axi_rvalid_ahb",[[541,3],[541,50]],[[541,33],[541,50]],["el2_veer"],["variable","logic"]],["sb_axi_rid_ahb",[[542,3],[542,47]],[[542,33],[542,47]],["el2_veer"],["variable","logic"]],["sb_axi_rdata_ahb",[[543,3],[543,49]],[[543,33],[543,49]],["el2_veer"],["variable","logic"]],["sb_axi_rresp_ahb",[[544,3],[544,49]],[[544,33],[544,49]],["el2_veer"],["variable","logic"]],["sb_axi_rlast_ahb",[[545,3],[545,49]],[[545,33],[545,49]],["el2_veer"],["variable","logic"]],["sb_axi_awready_int",[[547,3],[547,51]],[[547,33],[547,51]],["el2_veer"],["variable","logic"]],["sb_axi_wready_int",[[548,3],[548,50]],[[548,33],[548,50]],["el2_veer"],["variable","logic"]],["sb_axi_bvalid_int",[[549,3],[549,50]],[[549,33],[549,50]],["el2_veer"],["variable","logic"]],["sb_axi_bready_int",[[550,3],[550,50]],[[550,33],[550,50]],["el2_veer"],["variable","logic"]],["sb_axi_bresp_int",[[551,3],[551,49]],[[551,33],[551,49]],["el2_veer"],["variable","logic"]],["sb_axi_bid_int",[[552,3],[552,47]],[[552,33],[552,47]],["el2_veer"],["variable","logic"]],["sb_axi_arready_int",[[553,3],[553,51]],[[553,33],[553,51]],["el2_veer"],["variable","logic"]],["sb_axi_rvalid_int",[[554,3],[554,50]],[[554,33],[554,50]],["el2_veer"],["variable","logic"]],["sb_axi_rid_int",[[555,3],[555,47]],[[555,33],[555,47]],["el2_veer"],["variable","logic"]],["sb_axi_rdata_int",[[556,3],[556,49]],[[556,33],[556,49]],["el2_veer"],["variable","logic"]],["sb_axi_rresp_int",[[557,3],[557,49]],[[557,33],[557,49]],["el2_veer"],["variable","logic"]],["sb_axi_rlast_int",[[558,3],[558,49]],[[558,33],[558,49]],["el2_veer"],["variable","logic"]],["dma_axi_awvalid_ahb",[[560,3],[560,52]],[[560,33],[560,52]],["el2_veer"],["variable","logic"]],["dma_axi_awid_ahb",[[561,3],[561,49]],[[561,33],[561,49]],["el2_veer"],["variable","logic"]],["dma_axi_awaddr_ahb",[[562,3],[562,51]],[[562,33],[562,51]],["el2_veer"],["variable","logic"]],["dma_axi_awsize_ahb",[[563,3],[563,51]],[[563,33],[563,51]],["el2_veer"],["variable","logic"]],["dma_axi_awprot_ahb",[[564,3],[564,51]],[[564,33],[564,51]],["el2_veer"],["variable","logic"]],["dma_axi_awlen_ahb",[[565,3],[565,50]],[[565,33],[565,50]],["el2_veer"],["variable","logic"]],["dma_axi_awburst_ahb",[[566,3],[566,52]],[[566,33],[566,52]],["el2_veer"],["variable","logic"]],["dma_axi_wvalid_ahb",[[567,3],[567,51]],[[567,33],[567,51]],["el2_veer"],["variable","logic"]],["dma_axi_wdata_ahb",[[568,3],[568,50]],[[568,33],[568,50]],["el2_veer"],["variable","logic"]],["dma_axi_wstrb_ahb",[[569,3],[569,50]],[[569,33],[569,50]],["el2_veer"],["variable","logic"]],["dma_axi_wlast_ahb",[[570,3],[570,50]],[[570,33],[570,50]],["el2_veer"],["variable","logic"]],["dma_axi_bready_ahb",[[571,3],[571,51]],[[571,33],[571,51]],["el2_veer"],["variable","logic"]],["dma_axi_arvalid_ahb",[[572,3],[572,52]],[[572,33],[572,52]],["el2_veer"],["variable","logic"]],["dma_axi_arid_ahb",[[573,3],[573,49]],[[573,33],[573,49]],["el2_veer"],["variable","logic"]],["dma_axi_araddr_ahb",[[574,3],[574,51]],[[574,33],[574,51]],["el2_veer"],["variable","logic"]],["dma_axi_arsize_ahb",[[575,3],[575,51]],[[575,33],[575,51]],["el2_veer"],["variable","logic"]],["dma_axi_arprot_ahb",[[576,3],[576,51]],[[576,33],[576,51]],["el2_veer"],["variable","logic"]],["dma_axi_arlen_ahb",[[577,3],[577,50]],[[577,33],[577,50]],["el2_veer"],["variable","logic"]],["dma_axi_arburst_ahb",[[578,3],[578,52]],[[578,33],[578,52]],["el2_veer"],["variable","logic"]],["dma_axi_rready_ahb",[[579,3],[579,51]],[[579,33],[579,51]],["el2_veer"],["variable","logic"]],["dma_axi_awvalid_int",[[581,3],[581,52]],[[581,33],[581,52]],["el2_veer"],["variable","logic"]],["dma_axi_awid_int",[[582,3],[582,49]],[[582,33],[582,49]],["el2_veer"],["variable","logic"]],["dma_axi_awaddr_int",[[583,3],[583,51]],[[583,33],[583,51]],["el2_veer"],["variable","logic"]],["dma_axi_awsize_int",[[584,3],[584,51]],[[584,33],[584,51]],["el2_veer"],["variable","logic"]],["dma_axi_awprot_int",[[585,3],[585,51]],[[585,33],[585,51]],["el2_veer"],["variable","logic"]],["dma_axi_awlen_int",[[586,3],[586,50]],[[586,33],[586,50]],["el2_veer"],["variable","logic"]],["dma_axi_awburst_int",[[587,3],[587,52]],[[587,33],[587,52]],["el2_veer"],["variable","logic"]],["dma_axi_wvalid_int",[[588,3],[588,51]],[[588,33],[588,51]],["el2_veer"],["variable","logic"]],["dma_axi_wdata_int",[[589,3],[589,50]],[[589,33],[589,50]],["el2_veer"],["variable","logic"]],["dma_axi_wstrb_int",[[590,3],[590,50]],[[590,33],[590,50]],["el2_veer"],["variable","logic"]],["dma_axi_wlast_int",[[591,3],[591,50]],[[591,33],[591,50]],["el2_veer"],["variable","logic"]],["dma_axi_bready_int",[[592,3],[592,51]],[[592,33],[592,51]],["el2_veer"],["variable","logic"]],["dma_axi_arvalid_int",[[593,3],[593,52]],[[593,33],[593,52]],["el2_veer"],["variable","logic"]],["dma_axi_arid_int",[[594,3],[594,49]],[[594,33],[594,49]],["el2_veer"],["variable","logic"]],["dma_axi_araddr_int",[[595,3],[595,51]],[[595,33],[595,51]],["el2_veer"],["variable","logic"]],["dma_axi_arsize_int",[[596,3],[596,51]],[[596,33],[596,51]],["el2_veer"],["variable","logic"]],["dma_axi_arprot_int",[[597,3],[597,51]],[[597,33],[597,51]],["el2_veer"],["variable","logic"]],["dma_axi_arlen_int",[[598,3],[598,50]],[[598,33],[598,50]],["el2_veer"],["variable","logic"]],["dma_axi_arburst_int",[[599,3],[599,52]],[[599,33],[599,52]],["el2_veer"],["variable","logic"]],["dma_axi_rready_int",[[600,3],[600,51]],[[600,33],[600,51]],["el2_veer"],["variable","logic"]],["ifu_ic_debug_rd_data",[[604,3],[604,36]],[[604,16],[604,36]],["el2_veer"],["variable","logic"]],["ifu_ic_debug_rd_data_valid",[[605,3],[605,35]],[[605,9],[605,35]],["el2_veer"],["variable","logic"]],["dec_tlu_ic_diag_pkt",[[606,3],[606,44]],[[606,25],[606,44]],["el2_veer"],["variable","el2_cache_debug_pkt_t"]],["dec_i0_rs1_en_d",[[611,3],[611,32]],[[611,17],[611,32]],["el2_veer"],["variable","logic"]],["dec_i0_rs2_en_d",[[612,3],[612,32]],[[612,17],[612,32]],["el2_veer"],["variable","logic"]],["gpr_i0_rs1_d",[[616,3],[616,29]],[[616,17],[616,29]],["el2_veer"],["variable","logic"]],["gpr_i0_rs2_d",[[617,3],[617,29]],[[617,17],[617,29]],["el2_veer"],["variable","logic"]],["dec_i0_result_r",[[620,3],[620,31]],[[620,16],[620,31]],["el2_veer"],["variable","logic"]],["exu_i0_result_x",[[623,3],[623,31]],[[623,16],[623,31]],["el2_veer"],["variable","logic"]],["exu_i0_pc_x",[[627,3],[627,27]],[[627,16],[627,27]],["el2_veer"],["variable","logic"]],["exu_npc_r",[[628,3],[628,25]],[[628,16],[628,25]],["el2_veer"],["variable","logic"]],["i0_ap",[[630,3],[630,23]],[[630,18],[630,23]],["el2_veer"],["variable","el2_alu_pkt_t"]],["trigger_pkt_any",[[633,3],[633,46]],[[633,31],[633,46]],["el2_veer"],["variable","el2_trigger_pkt_t"]],["lsu_trigger_match_m",[[634,3],[634,46]],[[634,27],[634,46]],["el2_veer"],["variable","logic"]],["dec_i0_immed_d",[[637,3],[637,30]],[[637,16],[637,30]],["el2_veer"],["variable","logic"]],["dec_i0_br_immed_d",[[638,3],[638,33]],[[638,16],[638,33]],["el2_veer"],["variable","logic"]],["dec_i0_select_pc_d",[[639,3],[639,35]],[[639,17],[639,35]],["el2_veer"],["variable","logic"]],["dec_i0_pc_d",[[641,3],[641,27]],[[641,16],[641,27]],["el2_veer"],["variable","logic"]],["dec_i0_rs1_bypass_en_d",[[642,3],[642,38]],[[642,16],[642,38]],["el2_veer"],["variable","logic"]],["dec_i0_rs2_bypass_en_d",[[643,3],[643,38]],[[643,16],[643,38]],["el2_veer"],["variable","logic"]],["dec_i0_alu_decode_d",[[645,3],[645,36]],[[645,17],[645,36]],["el2_veer"],["variable","logic"]],["dec_i0_branch_d",[[646,3],[646,32]],[[646,17],[646,32]],["el2_veer"],["variable","logic"]],["ifu_miss_state_idle",[[648,3],[648,36]],[[648,17],[648,36]],["el2_veer"],["variable","logic"]],["dec_tlu_flush_noredir_r",[[649,3],[649,40]],[[649,17],[649,40]],["el2_veer"],["variable","logic"]],["dec_tlu_flush_leak_one_r",[[650,3],[650,41]],[[650,17],[650,41]],["el2_veer"],["variable","logic"]],["dec_tlu_flush_err_r",[[651,3],[651,36]],[[651,17],[651,36]],["el2_veer"],["variable","logic"]],["ifu_i0_valid",[[652,3],[652,29]],[[652,17],[652,29]],["el2_veer"],["variable","logic"]],["ifu_i0_instr",[[653,3],[653,29]],[[653,17],[653,29]],["el2_veer"],["variable","logic"]],["ifu_i0_pc",[[654,3],[654,26]],[[654,17],[654,26]],["el2_veer"],["variable","logic"]],["exu_flush_final",[[656,3],[656,31]],[[656,16],[656,31]],["el2_veer"],["variable","logic"]],["exu_flush_path_final",[[658,3],[658,36]],[[658,16],[658,36]],["el2_veer"],["variable","logic"]],["exu_lsu_rs1_d",[[660,3],[660,29]],[[660,16],[660,29]],["el2_veer"],["variable","logic"]],["exu_lsu_rs2_d",[[661,3],[661,29]],[[661,16],[661,29]],["el2_veer"],["variable","logic"]],["lsu_p",[[664,3],[664,25]],[[664,20],[664,25]],["el2_veer"],["variable","el2_lsu_pkt_t"]],["dec_qual_lsu_d",[[665,3],[665,35]],[[665,21],[665,35]],["el2_veer"],["variable","logic"]],["dec_lsu_valid_raw_d",[[667,3],[667,35]],[[667,16],[667,35]],["el2_veer"],["variable","logic"]],["dec_lsu_offset_d",[[668,3],[668,32]],[[668,16],[668,32]],["el2_veer"],["variable","logic"]],["lsu_result_m",[[671,3],[671,29]],[[671,17],[671,29]],["el2_veer"],["variable","logic"]],["lsu_result_corr_r",[[674,3],[674,34]],[[674,17],[674,34]],["el2_veer"],["variable","logic"]],["lsu_single_ecc_error_incr",[[675,3],[675,42]],[[675,17],[675,42]],["el2_veer"],["variable","logic"]],["lsu_error_pkt_r",[[676,3],[676,38]],[[676,23],[676,38]],["el2_veer"],["variable","el2_lsu_error_pkt_t"]],["lsu_imprecise_error_load_any",[[677,3],[677,45]],[[677,17],[677,45]],["el2_veer"],["variable","logic"]],["lsu_imprecise_error_store_any",[[678,3],[678,46]],[[678,17],[678,46]],["el2_veer"],["variable","logic"]],["lsu_imprecise_error_addr_any",[[679,3],[679,45]],[[679,17],[679,45]],["el2_veer"],["variable","logic"]],["lsu_load_stall_any",[[680,3],[680,35]],[[680,17],[680,35]],["el2_veer"],["variable","logic"]],["lsu_store_stall_any",[[681,3],[681,36]],[[681,17],[681,36]],["el2_veer"],["variable","logic"]],["lsu_idle_any",[[682,3],[682,29]],[[682,17],[682,29]],["el2_veer"],["variable","logic"]],["lsu_active",[[683,3],[683,27]],[[683,17],[683,27]],["el2_veer"],["variable","logic"]],["lsu_fir_addr",[[686,3],[686,29]],[[686,17],[686,29]],["el2_veer"],["variable","logic"]],["lsu_fir_error",[[687,3],[687,30]],[[687,17],[687,30]],["el2_veer"],["variable","logic"]],["lsu_nonblock_load_valid_m",[[690,3],[690,66]],[[690,41],[690,66]],["el2_veer"],["variable","logic"]],["lsu_nonblock_load_tag_m",[[691,3],[691,64]],[[691,41],[691,64]],["el2_veer"],["variable","logic"]],["lsu_nonblock_load_inv_r",[[692,3],[692,64]],[[692,41],[692,64]],["el2_veer"],["variable","logic"]],["lsu_nonblock_load_inv_tag_r",[[693,3],[693,68]],[[693,41],[693,68]],["el2_veer"],["variable","logic"]],["lsu_nonblock_load_data_valid",[[694,3],[694,69]],[[694,41],[694,69]],["el2_veer"],["variable","logic"]],["lsu_nonblock_load_data_tag",[[695,3],[695,67]],[[695,41],[695,67]],["el2_veer"],["variable","logic"]],["dec_nonblock_load_waddr",[[698,3],[698,53]],[[698,30],[698,53]],["el2_veer"],["variable","logic"]],["dec_nonblock_load_wen",[[699,3],[699,51]],[[699,30],[699,51]],["el2_veer"],["variable","logic"]],["lsu_nonblock_load_data",[[700,3],[700,52]],[[700,30],[700,52]],["el2_veer"],["variable","logic"]],["dec_csr_ren_d",[[703,3],[703,29]],[[703,16],[703,29]],["el2_veer"],["variable","logic"]],["dec_csr_rddata_d",[[704,3],[704,32]],[[704,16],[704,32]],["el2_veer"],["variable","logic"]],["exu_csr_rs1_x",[[706,3],[706,29]],[[706,16],[706,29]],["el2_veer"],["variable","logic"]],["dec_tlu_i0_commit_cmt",[[708,3],[708,37]],[[708,16],[708,37]],["el2_veer"],["variable","logic"]],["dec_tlu_flush_lower_r",[[709,3],[709,37]],[[709,16],[709,37]],["el2_veer"],["variable","logic"]],["dec_tlu_flush_lower_wb",[[710,3],[710,38]],[[710,16],[710,38]],["el2_veer"],["variable","logic"]],["dec_tlu_i0_kill_writeb_r",[[711,3],[711,40]],[[711,16],[711,40]],["el2_veer"],["variable","logic"]],["dec_tlu_fence_i_r",[[712,3],[712,33]],[[712,16],[712,33]],["el2_veer"],["variable","logic"]],["dec_tlu_flush_path_r",[[714,3],[714,36]],[[714,16],[714,36]],["el2_veer"],["variable","logic"]],["dec_tlu_mrac_ff",[[715,3],[715,31]],[[715,16],[715,31]],["el2_veer"],["variable","logic"]],["ifu_i0_pc4",[[717,3],[717,26]],[[717,16],[717,26]],["el2_veer"],["variable","logic"]],["mul_p",[[719,3],[719,23]],[[719,18],[719,23]],["el2_veer"],["variable","el2_mul_pkt_t"]],["div_p",[[721,3],[721,23]],[[721,18],[721,23]],["el2_veer"],["variable","el2_div_pkt_t"]],["fp_p",[[724,3],[724,18]],[[724,14],[724,18]],["el2_veer"],["variable","fp_pkt_t"]],["dec_div_cancel",[[726,3],[726,33]],[[726,19],[726,33]],["el2_veer"],["variable","logic"]],["exu_div_result",[[729,3],[729,30]],[[729,16],[729,30]],["el2_veer"],["variable","logic"]],["exu_div_wren",[[730,3],[730,21]],[[730,9],[730,21]],["el2_veer"],["variable","logic"]],["dec_i0_decode_d",[[733,3],[733,24]],[[733,9],[733,24]],["el2_veer"],["variable","logic"]],["pred_correct_npc_x",[[736,3],[736,34]],[[736,16],[736,34]],["el2_veer"],["variable","logic"]],["dec_tlu_br0_r_pkt",[[738,3],[738,37]],[[738,20],[738,37]],["el2_veer"],["variable","el2_br_tlu_pkt_t"]],["exu_mp_pkt",[[740,3],[740,32]],[[740,22],[740,32]],["el2_veer"],["variable","el2_predict_pkt_t"]],["exu_mp_eghr",[[741,3],[741,43]],[[741,32],[741,43]],["el2_veer"],["variable","logic"]],["exu_mp_fghr",[[742,3],[742,43]],[[742,32],[742,43]],["el2_veer"],["variable","logic"]],["exu_mp_index",[[743,3],[743,53]],[[743,41],[743,53]],["el2_veer"],["variable","logic"]],["exu_mp_btag",[[744,3],[744,52]],[[744,41],[744,52]],["el2_veer"],["variable","logic"]],["exu_i0_br_fghr_r",[[746,3],[746,48]],[[746,32],[746,48]],["el2_veer"],["variable","logic"]],["exu_i0_br_hist_r",[[747,3],[747,32]],[[747,16],[747,32]],["el2_veer"],["variable","logic"]],["exu_i0_br_error_r",[[748,3],[748,33]],[[748,16],[748,33]],["el2_veer"],["variable","logic"]],["exu_i0_br_start_error_r",[[749,3],[749,39]],[[749,16],[749,39]],["el2_veer"],["variable","logic"]],["exu_i0_br_valid_r",[[750,3],[750,33]],[[750,16],[750,33]],["el2_veer"],["variable","logic"]],["exu_i0_br_mp_r",[[751,3],[751,30]],[[751,16],[751,30]],["el2_veer"],["variable","logic"]],["exu_i0_br_middle_r",[[752,3],[752,34]],[[752,16],[752,34]],["el2_veer"],["variable","logic"]],["exu_i0_br_way_r",[[754,3],[754,31]],[[754,16],[754,31]],["el2_veer"],["variable","logic"]],["exu_i0_br_index_r",[[756,3],[756,58]],[[756,41],[756,58]],["el2_veer"],["variable","logic"]],["dma_dccm_req",[[758,3],[758,28]],[[758,16],[758,28]],["el2_veer"],["variable","logic"]],["dma_iccm_req",[[759,3],[759,28]],[[759,16],[759,28]],["el2_veer"],["variable","logic"]],["dma_mem_tag",[[760,3],[760,27]],[[760,16],[760,27]],["el2_veer"],["variable","logic"]],["dma_mem_addr",[[761,3],[761,28]],[[761,16],[761,28]],["el2_veer"],["variable","logic"]],["dma_mem_sz",[[762,3],[762,26]],[[762,16],[762,26]],["el2_veer"],["variable","logic"]],["dma_mem_write",[[763,3],[763,29]],[[763,16],[763,29]],["el2_veer"],["variable","logic"]],["dma_mem_wdata",[[764,3],[764,29]],[[764,16],[764,29]],["el2_veer"],["variable","logic"]],["dccm_dma_rvalid",[[766,3],[766,31]],[[766,16],[766,31]],["el2_veer"],["variable","logic"]],["dccm_dma_ecc_error",[[767,3],[767,34]],[[767,16],[767,34]],["el2_veer"],["variable","logic"]],["dccm_dma_rtag",[[768,3],[768,29]],[[768,16],[768,29]],["el2_veer"],["variable","logic"]],["dccm_dma_rdata",[[769,3],[769,30]],[[769,16],[769,30]],["el2_veer"],["variable","logic"]],["iccm_dma_rvalid",[[770,3],[770,31]],[[770,16],[770,31]],["el2_veer"],["variable","logic"]],["iccm_dma_ecc_error",[[771,3],[771,34]],[[771,16],[771,34]],["el2_veer"],["variable","logic"]],["iccm_dma_rtag",[[772,3],[772,29]],[[772,16],[772,29]],["el2_veer"],["variable","logic"]],["iccm_dma_rdata",[[773,3],[773,30]],[[773,16],[773,30]],["el2_veer"],["variable","logic"]],["dma_dccm_stall_any",[[775,3],[775,34]],[[775,16],[775,34]],["el2_veer"],["variable","logic"]],["dma_iccm_stall_any",[[776,3],[776,34]],[[776,16],[776,34]],["el2_veer"],["variable","logic"]],["dccm_ready",[[777,3],[777,26]],[[777,16],[777,26]],["el2_veer"],["variable","logic"]],["iccm_ready",[[778,3],[778,26]],[[778,16],[778,26]],["el2_veer"],["variable","logic"]],["dma_pmu_dccm_read",[[780,3],[780,33]],[[780,16],[780,33]],["el2_veer"],["variable","logic"]],["dma_pmu_dccm_write",[[781,3],[781,34]],[[781,16],[781,34]],["el2_veer"],["variable","logic"]],["dma_pmu_any_read",[[782,3],[782,32]],[[782,16],[782,32]],["el2_veer"],["variable","logic"]],["dma_pmu_any_write",[[783,3],[783,33]],[[783,16],[783,33]],["el2_veer"],["variable","logic"]],["ifu_i0_icaf",[[785,3],[785,27]],[[785,16],[785,27]],["el2_veer"],["variable","logic"]],["ifu_i0_icaf_type",[[786,3],[786,32]],[[786,16],[786,32]],["el2_veer"],["variable","logic"]],["ifu_i0_icaf_second",[[789,3],[789,34]],[[789,16],[789,34]],["el2_veer"],["variable","logic"]],["ifu_i0_dbecc",[[790,3],[790,28]],[[790,16],[790,28]],["el2_veer"],["variable","logic"]],["iccm_dma_sb_error",[[791,3],[791,33]],[[791,16],[791,33]],["el2_veer"],["variable","logic"]],["i0_brp",[[793,3],[793,22]],[[793,16],[793,22]],["el2_veer"],["variable","el2_br_pkt_t"]],["ifu_i0_bp_index",[[794,3],[794,56]],[[794,41],[794,56]],["el2_veer"],["variable","logic"]],["ifu_i0_bp_fghr",[[795,3],[795,45]],[[795,31],[795,45]],["el2_veer"],["variable","logic"]],["ifu_i0_bp_btag",[[796,3],[796,46]],[[796,32],[796,46]],["el2_veer"],["variable","logic"]],["ifu_i0_fa_index",[[798,3],[798,50]],[[798,35],[798,50]],["el2_veer"],["variable","logic"]],["dec_fa_error_index",[[799,3],[799,53]],[[799,35],[799,53]],["el2_veer"],["variable","logic"]],["dec_i0_predict_p_d",[[802,3],[802,39]],[[802,21],[802,39]],["el2_veer"],["variable","el2_predict_pkt_t"]],["i0_predict_fghr_d",[[804,3],[804,48]],[[804,31],[804,48]],["el2_veer"],["variable","logic"]],["i0_predict_index_d",[[805,3],[805,59]],[[805,41],[805,59]],["el2_veer"],["variable","logic"]],["i0_predict_btag_d",[[806,3],[806,49]],[[806,32],[806,49]],["el2_veer"],["variable","logic"]],["picm_wren",[[809,3],[809,35]],[[809,26],[809,35]],["el2_veer"],["variable","logic"]],["picm_rden",[[810,3],[810,35]],[[810,26],[810,35]],["el2_veer"],["variable","logic"]],["picm_mken",[[811,3],[811,35]],[[811,26],[811,35]],["el2_veer"],["variable","logic"]],["picm_rdaddr",[[812,3],[812,37]],[[812,26],[812,37]],["el2_veer"],["variable","logic"]],["picm_wraddr",[[813,3],[813,37]],[[813,26],[813,37]],["el2_veer"],["variable","logic"]],["picm_wr_data",[[814,3],[814,38]],[[814,26],[814,38]],["el2_veer"],["variable","logic"]],["picm_rd_data",[[815,3],[815,38]],[[815,26],[815,38]],["el2_veer"],["variable","logic"]],["dec_tlu_external_ldfwd_disable",[[818,3],[818,40]],[[818,10],[818,40]],["el2_veer"],["variable","logic"]],["dec_tlu_bpred_disable",[[819,3],[819,31]],[[819,10],[819,31]],["el2_veer"],["variable","logic"]],["dec_tlu_wb_coalescing_disable",[[820,3],[820,39]],[[820,10],[820,39]],["el2_veer"],["variable","logic"]],["dec_tlu_sideeffect_posted_disable",[[821,3],[821,43]],[[821,10],[821,43]],["el2_veer"],["variable","logic"]],["dec_tlu_dma_qos_prty",[[822,3],[822,35]],[[822,15],[822,35]],["el2_veer"],["variable","logic"]],["dec_tlu_misc_clk_override",[[825,3],[825,35]],[[825,10],[825,35]],["el2_veer"],["variable","logic"]],["dec_tlu_ifu_clk_override",[[826,3],[826,34]],[[826,10],[826,34]],["el2_veer"],["variable","logic"]],["dec_tlu_lsu_clk_override",[[827,3],[827,34]],[[827,10],[827,34]],["el2_veer"],["variable","logic"]],["dec_tlu_bus_clk_override",[[828,3],[828,34]],[[828,10],[828,34]],["el2_veer"],["variable","logic"]],["dec_tlu_pic_clk_override",[[829,3],[829,34]],[[829,10],[829,34]],["el2_veer"],["variable","logic"]],["dec_tlu_dccm_clk_override",[[830,3],[830,35]],[[830,10],[830,35]],["el2_veer"],["variable","logic"]],["dec_tlu_icm_clk_override",[[831,3],[831,34]],[[831,10],[831,34]],["el2_veer"],["variable","logic"]],["dec_tlu_picio_clk_override",[[833,3],[833,36]],[[833,10],[833,36]],["el2_veer"],["variable","logic"]],["dbg_cmd_addr",[[840,3],[840,39]],[[840,27],[840,39]],["el2_veer"],["variable","logic"]],["dbg_cmd_wrdata",[[841,3],[841,41]],[[841,27],[841,41]],["el2_veer"],["variable","logic"]],["dbg_cmd_valid",[[842,3],[842,40]],[[842,27],[842,40]],["el2_veer"],["variable","logic"]],["dbg_cmd_write",[[843,3],[843,40]],[[843,27],[843,40]],["el2_veer"],["variable","logic"]],["dbg_cmd_type",[[844,3],[844,39]],[[844,27],[844,39]],["el2_veer"],["variable","logic"]],["dbg_cmd_size",[[845,3],[845,39]],[[845,27],[845,39]],["el2_veer"],["variable","logic"]],["dbg_halt_req",[[846,3],[846,39]],[[846,27],[846,39]],["el2_veer"],["variable","logic"]],["dbg_resume_req",[[847,3],[847,41]],[[847,27],[847,41]],["el2_veer"],["variable","logic"]],["dbg_core_rst_l",[[848,3],[848,41]],[[848,27],[848,41]],["el2_veer"],["variable","logic"]],["core_dbg_cmd_done",[[850,3],[850,44]],[[850,27],[850,44]],["el2_veer"],["variable","logic"]],["core_dbg_cmd_fail",[[851,3],[851,44]],[[851,27],[851,44]],["el2_veer"],["variable","logic"]],["core_dbg_rddata",[[852,3],[852,42]],[[852,27],[852,42]],["el2_veer"],["variable","logic"]],["dma_dbg_cmd_done",[[854,3],[854,43]],[[854,27],[854,43]],["el2_veer"],["variable","logic"]],["dma_dbg_cmd_fail",[[855,3],[855,43]],[[855,27],[855,43]],["el2_veer"],["variable","logic"]],["dma_dbg_rddata",[[856,3],[856,41]],[[856,27],[856,41]],["el2_veer"],["variable","logic"]],["dbg_dma_bubble",[[858,3],[858,41]],[[858,27],[858,41]],["el2_veer"],["variable","logic"]],["dma_dbg_ready",[[859,3],[859,40]],[[859,27],[859,40]],["el2_veer"],["variable","logic"]],["dec_dbg_rddata",[[861,3],[861,41]],[[861,27],[861,41]],["el2_veer"],["variable","logic"]],["dec_dbg_cmd_done",[[862,3],[862,43]],[[862,27],[862,43]],["el2_veer"],["variable","logic"]],["dec_dbg_cmd_fail",[[863,3],[863,43]],[[863,27],[863,43]],["el2_veer"],["variable","logic"]],["dec_tlu_mpc_halted_only",[[864,3],[864,50]],[[864,27],[864,50]],["el2_veer"],["variable","logic"]],["dec_tlu_dbg_halted",[[865,3],[865,45]],[[865,27],[865,45]],["el2_veer"],["variable","logic"]],["dec_tlu_resume_ack",[[866,3],[866,45]],[[866,27],[866,45]],["el2_veer"],["variable","logic"]],["dec_tlu_debug_mode",[[867,3],[867,45]],[[867,27],[867,45]],["el2_veer"],["variable","logic"]],["dec_debug_wdata_rs1_d",[[868,3],[868,48]],[[868,27],[868,48]],["el2_veer"],["variable","logic"]],["dec_tlu_force_halt",[[869,3],[869,45]],[[869,27],[869,45]],["el2_veer"],["variable","logic"]],["dec_data_en",[[871,3],[871,38]],[[871,27],[871,38]],["el2_veer"],["variable","logic"]],["dec_ctl_en",[[872,3],[872,37]],[[872,27],[872,37]],["el2_veer"],["variable","logic"]],["exu_pmu_i0_br_misp",[[875,3],[875,45]],[[875,27],[875,45]],["el2_veer"],["variable","logic"]],["exu_pmu_i0_br_ataken",[[876,3],[876,47]],[[876,27],[876,47]],["el2_veer"],["variable","logic"]],["exu_pmu_i0_pc4",[[877,3],[877,41]],[[877,27],[877,41]],["el2_veer"],["variable","logic"]],["lsu_pmu_load_external_m",[[879,3],[879,50]],[[879,27],[879,50]],["el2_veer"],["variable","logic"]],["lsu_pmu_store_external_m",[[880,3],[880,51]],[[880,27],[880,51]],["el2_veer"],["variable","logic"]],["lsu_pmu_misaligned_m",[[881,3],[881,47]],[[881,27],[881,47]],["el2_veer"],["variable","logic"]],["lsu_pmu_bus_trxn",[[882,3],[882,43]],[[882,27],[882,43]],["el2_veer"],["variable","logic"]],["lsu_pmu_bus_misaligned",[[883,3],[883,49]],[[883,27],[883,49]],["el2_veer"],["variable","logic"]],["lsu_pmu_bus_error",[[884,3],[884,44]],[[884,27],[884,44]],["el2_veer"],["variable","logic"]],["lsu_pmu_bus_busy",[[885,3],[885,43]],[[885,27],[885,43]],["el2_veer"],["variable","logic"]],["ifu_pmu_fetch_stall",[[887,3],[887,46]],[[887,27],[887,46]],["el2_veer"],["variable","logic"]],["ifu_pmu_ic_miss",[[888,3],[888,42]],[[888,27],[888,42]],["el2_veer"],["variable","logic"]],["ifu_pmu_ic_hit",[[889,3],[889,41]],[[889,27],[889,41]],["el2_veer"],["variable","logic"]],["ifu_pmu_bus_error",[[890,3],[890,44]],[[890,27],[890,44]],["el2_veer"],["variable","logic"]],["ifu_pmu_bus_busy",[[891,3],[891,43]],[[891,27],[891,43]],["el2_veer"],["variable","logic"]],["ifu_pmu_bus_trxn",[[892,3],[892,43]],[[892,27],[892,43]],["el2_veer"],["variable","logic"]],["active_state",[[894,3],[894,39]],[[894,27],[894,39]],["el2_veer"],["variable","logic"]],["free_clk",[[895,3],[895,35]],[[895,27],[895,35]],["el2_veer"],["variable","logic"]],["active_clk",[[896,3],[896,37]],[[896,27],[896,37]],["el2_veer"],["variable","logic"]],["dec_pause_state_cg",[[897,3],[897,45]],[[897,27],[897,45]],["el2_veer"],["variable","logic"]],["lsu_nonblock_load_data_error",[[899,3],[899,55]],[[899,27],[899,55]],["el2_veer"],["variable","logic"]],["ifu_i0_cinst",[[901,3],[901,39]],[[901,27],[901,39]],["el2_veer"],["variable","logic"]],["dec_tlu_meihap",[[904,3],[904,41]],[[904,27],[904,41]],["el2_veer"],["variable","logic"]],["dec_extint_stall",[[905,3],[905,43]],[[905,27],[905,43]],["el2_veer"],["variable","logic"]],["trace_rv_trace_pkt",[[907,3],[907,38]],[[907,20],[907,38]],["el2_veer"],["variable","el2_trace_pkt_t"]],["lsu_fastint_stall_any",[[910,3],[910,48]],[[910,27],[910,48]],["el2_veer"],["variable","logic"]],["pic_claimid",[[912,3],[912,27]],[[912,16],[912,27]],["el2_veer"],["variable","logic"]],["pic_pl",[[913,3],[913,22]],[[913,16],[913,22]],["el2_veer"],["variable","logic"]],["dec_tlu_meicurpl",[[913,3],[913,40]],[[913,24],[913,40]],["el2_veer"],["variable","pic_pl"]],["dec_tlu_meipt",[[913,3],[913,55]],[[913,42],[913,55]],["el2_veer"],["variable","dec_tlu_meicurpl"]],["mexintpend",[[914,3],[914,26]],[[914,16],[914,26]],["el2_veer"],["variable","logic"]],["mhwakeup",[[915,3],[915,24]],[[915,16],[915,24]],["el2_veer"],["variable","logic"]],["dma_active",[[917,3],[917,26]],[[917,16],[917,26]],["el2_veer"],["variable","logic"]],["pause_state",[[920,3],[920,27]],[[920,16],[920,27]],["el2_veer"],["variable","logic"]],["halt_state",[[921,3],[921,26]],[[921,16],[921,26]],["el2_veer"],["variable","logic"]],["dec_tlu_core_empty",[[923,3],[923,34]],[[923,16],[923,34]],["el2_veer"],["variable","logic"]],["free_cg2",[[932,3],[932,80]],[[932,13],[932,21]],["el2_veer"],["instance","rvoclkhdr"]],["active_cg2",[[933,3],[933,82]],[[933,13],[933,23]],["el2_veer"],["instance","rvoclkhdr"]],["free_cg1",[[936,3],[936,81]],[[936,13],[936,21]],["el2_veer"],["instance","rvoclkhdr"]],["active_cg1",[[937,3],[937,83]],[[937,13],[937,23]],["el2_veer"],["instance","rvoclkhdr"]],["dbg",[[944,3],[960,4]],[[944,22],[944,25]],["el2_veer"],["instance","el2_dbg"]],["ifu",[[970,3],[987,29]],[[970,22],[970,25]],["el2_veer"],["instance","el2_ifu"]],["dec",[[990,3],[995,29]],[[990,22],[990,25]],["el2_veer"],["instance","el2_dec"]],["exu",[[997,3],[1001,29]],[[997,22],[997,25]],["el2_veer"],["instance","el2_exu"]],["lsu",[[1003,3],[1025,29]],[[1003,22],[1003,25]],["el2_veer"],["instance","el2_lsu"]],["pic_ctrl_inst",[[1028,3],[1039,47]],[[1028,28],[1028,41]],["el2_veer"],["instance","el2_pic_ctrl"]],["dma_ctrl",[[1041,3],[1063,39]],[[1041,27],[1041,35]],["el2_veer"],["instance","el2_dma_ctrl"]],["lsu_axi4_to_ahb",[[1068,6],[1127,7]],[[1069,42],[1069,57]],["el2_veer"],["instance","axi4_to_ahb"]],["ifu_axi4_to_ahb",[[1129,6],[1186,7]],[[1130,42],[1130,57]],["el2_veer"],["instance","axi4_to_ahb"]],["sb_axi4_to_ahb",[[1189,6],[1246,7]],[[1190,41],[1190,55]],["el2_veer"],["instance","axi4_to_ahb"]],["dma_ahb_to_axi4",[[1249,6],[1309,7]],[[1250,42],[1250,57]],["el2_veer"],["instance","ahb_to_axi4"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/exu/adder.v",[[[[[["adder",[[4,0],[20,8]],[[4,7],[4,12]],[],["module"]],[132,9]],[[["input_a",[[29,12],[29,26]],[[29,19],[29,26]],["adder"],["port"]],["input_b",[[6,8],[6,15]],[[6,8],[6,15]],["adder"],["port","input_a"]],["input_a_stb",[[7,8],[7,19]],[[7,8],[7,19]],["adder"],["port","input_b"]],["input_b_stb",[[8,8],[8,19]],[[8,8],[8,19]],["adder"],["port","input_a_stb"]],["output_z_ack",[[9,8],[9,20]],[[9,8],[9,20]],["adder"],["port","input_b_stb"]],["clk",[[10,8],[10,11]],[[10,8],[10,11]],["adder"],["port","output_z_ack"]],["rst",[[11,8],[11,11]],[[11,8],[11,11]],["adder"],["port","clk"]],["output_z",[[12,8],[12,16]],[[12,8],[12,16]],["adder"],["port","rst"]],["output_z_stb",[[13,8],[13,20]],[[13,8],[13,20]],["adder"],["port","output_z"]],["input_a_ack",[[14,8],[14,19]],[[14,8],[14,19]],["adder"],["port","output_z_stb"]],["input_b_ack",[[15,8],[15,19]],[[15,8],[15,19]],["adder"],["port","input_a_ack"]],["ram_write_enable",[[16,8],[16,24]],[[16,8],[16,24]],["adder"],["port","input_b_ack"]],["ram_address",[[17,8],[17,19]],[[17,8],[17,19]],["adder"],["port","ram_write_enable"]],["ram_data_in",[[18,8],[18,19]],[[18,8],[18,19]],["adder"],["port","ram_address"]],["ram_data_out",[[19,8],[19,20]],[[19,8],[19,20]],["adder"],["port","ram_data_in"]],["ram_write_enable",[[22,12],[22,28]],[[22,12],[22,28]],["adder"],["port"]],["ram_address",[[23,12],[23,29]],[[23,18],[23,29]],["adder"],["port"]],["ram_data_in",[[24,12],[24,29]],[[24,18],[24,29]],["adder"],["port"]],["ram_data_out",[[25,12],[25,30]],[[25,18],[25,30]],["adder"],["port"]],["clk",[[26,12],[26,15]],[[26,12],[26,15]],["adder"],["port"]],["rst",[[27,12],[27,15]],[[27,12],[27,15]],["adder"],["port"]],["input_a_stb",[[30,12],[30,23]],[[30,12],[30,23]],["adder"],["port"]],["input_a_ack",[[31,12],[31,23]],[[31,12],[31,23]],["adder"],["port"]],["input_b",[[33,12],[33,26]],[[33,19],[33,26]],["adder"],["port"]],["input_b_stb",[[34,12],[34,23]],[[34,12],[34,23]],["adder"],["port"]],["input_b_ack",[[35,12],[35,23]],[[35,12],[35,23]],["adder"],["port"]],["output_z",[[37,12],[37,27]],[[37,19],[37,27]],["adder"],["port"]],["output_z_stb",[[38,12],[38,24]],[[38,12],[38,24]],["adder"],["port"]],["output_z_ack",[[39,12],[39,24]],[[39,12],[39,24]],["adder"],["port"]],["s_output_z_stb",[[41,2],[41,26]],[[41,12],[41,26]],["adder"],["variable","reg"]],["s_output_z",[[42,2],[42,29]],[[42,19],[42,29]],["adder"],["variable","reg"]],["s_input_a_ack",[[43,2],[43,25]],[[43,12],[43,25]],["adder"],["variable","reg"]],["s_input_b_ack",[[44,2],[44,25]],[[44,12],[44,25]],["adder"],["variable","reg"]],["state",[[46,2],[46,23]],[[46,18],[46,23]],["adder"],["variable","reg"]],["get_a",[[47,2],[58,34]],[[47,12],[47,17]],["adder"],["parameter"]],["a",[[60,2],[60,20]],[[60,19],[60,20]],["adder"],["variable","reg"]],["b",[[60,2],[60,23]],[[60,22],[60,23]],["adder"],["variable","a"]],["z",[[60,2],[60,26]],[[60,25],[60,26]],["adder"],["variable","b"]],["ram_address_reg",[[61,2],[61,34]],[[61,19],[61,34]],["adder"],["variable","reg"]],["ram_data_in_reg",[[61,2],[61,51]],[[61,36],[61,51]],["adder"],["variable","ram_address_reg"]],["ram_write_enable_reg",[[61,2],[61,73]],[[61,53],[61,73]],["adder"],["variable","ram_data_in_reg"]],["a_m",[[62,2],[62,22]],[[62,19],[62,22]],["adder"],["variable","reg"]],["b_m",[[62,2],[62,27]],[[62,24],[62,27]],["adder"],["variable","a_m"]],["z_m",[[63,2],[63,22]],[[63,19],[63,22]],["adder"],["variable","reg"]],["a_e",[[64,2],[64,21]],[[64,18],[64,21]],["adder"],["variable","reg"]],["b_e",[[64,2],[64,26]],[[64,23],[64,26]],["adder"],["variable","a_e"]],["z_e",[[64,2],[64,31]],[[64,28],[64,31]],["adder"],["variable","b_e"]],["a_s",[[65,2],[65,15]],[[65,12],[65,15]],["adder"],["variable","reg"]],["b_s",[[65,2],[65,20]],[[65,17],[65,20]],["adder"],["variable","a_s"]],["z_s",[[65,2],[65,25]],[[65,22],[65,25]],["adder"],["variable","b_s"]],["guard",[[66,2],[66,17]],[[66,12],[66,17]],["adder"],["variable","reg"]],["round_bit",[[66,2],[66,28]],[[66,19],[66,28]],["adder"],["variable","guard"]],["sticky",[[66,2],[66,36]],[[66,30],[66,36]],["adder"],["variable","round_bit"]],["sum",[[67,2],[67,22]],[[67,19],[67,22]],["adder"],["variable","reg"]],["is_store",[[68,2],[68,20]],[[68,12],[68,20]],["adder"],["variable","reg"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/exu/divider.v",[[[[[["divider",[[4,0],[19,8]],[[4,7],[4,14]],[],["module"]],[126,9]],[[["input_a",[[27,12],[27,26]],[[27,19],[27,26]],["divider"],["port"]],["input_b",[[6,8],[6,15]],[[6,8],[6,15]],["divider"],["port","input_a"]],["input_a_stb",[[7,8],[7,19]],[[7,8],[7,19]],["divider"],["port","input_b"]],["input_b_stb",[[8,8],[8,19]],[[8,8],[8,19]],["divider"],["port","input_a_stb"]],["output_z_ack",[[9,8],[9,20]],[[9,8],[9,20]],["divider"],["port","input_b_stb"]],["clk",[[10,8],[10,11]],[[10,8],[10,11]],["divider"],["port","output_z_ack"]],["rst",[[11,8],[11,11]],[[11,8],[11,11]],["divider"],["port","clk"]],["output_z",[[12,8],[12,16]],[[12,8],[12,16]],["divider"],["port","rst"]],["output_z_stb",[[13,8],[13,20]],[[13,8],[13,20]],["divider"],["port","output_z"]],["input_a_ack",[[14,8],[14,19]],[[14,8],[14,19]],["divider"],["port","output_z_stb"]],["input_b_ack",[[15,8],[15,19]],[[15,8],[15,19]],["divider"],["port","input_a_ack"]],["ram_write_enable",[[16,8],[16,24]],[[16,8],[16,24]],["divider"],["port","input_b_ack"]],["ram_address",[[17,8],[17,19]],[[17,8],[17,19]],["divider"],["port","ram_write_enable"]],["ram_data_out",[[18,8],[18,20]],[[18,8],[18,20]],["divider"],["port","ram_address"]],["ram_write_enable",[[21,12],[21,28]],[[21,12],[21,28]],["divider"],["port"]],["ram_address",[[22,12],[22,29]],[[22,18],[22,29]],["divider"],["port"]],["ram_data_out",[[23,12],[23,30]],[[23,18],[23,30]],["divider"],["port"]],["clk",[[24,12],[24,15]],[[24,12],[24,15]],["divider"],["port"]],["rst",[[25,12],[25,15]],[[25,12],[25,15]],["divider"],["port"]],["input_a_stb",[[28,12],[28,23]],[[28,12],[28,23]],["divider"],["port"]],["input_a_ack",[[29,12],[29,23]],[[29,12],[29,23]],["divider"],["port"]],["input_b",[[31,12],[31,26]],[[31,19],[31,26]],["divider"],["port"]],["input_b_stb",[[32,12],[32,23]],[[32,12],[32,23]],["divider"],["port"]],["input_b_ack",[[33,12],[33,23]],[[33,12],[33,23]],["divider"],["port"]],["output_z",[[35,12],[35,27]],[[35,19],[35,27]],["divider"],["port"]],["output_z_stb",[[36,12],[36,24]],[[36,12],[36,24]],["divider"],["port"]],["output_z_ack",[[37,12],[37,24]],[[37,12],[37,24]],["divider"],["port"]],["s_output_z_stb",[[39,2],[39,26]],[[39,12],[39,26]],["divider"],["variable","reg"]],["s_output_z",[[40,2],[40,29]],[[40,19],[40,29]],["divider"],["variable","reg"]],["s_input_a_ack",[[41,2],[41,25]],[[41,12],[41,25]],["divider"],["variable","reg"]],["s_input_b_ack",[[42,2],[42,25]],[[42,12],[42,25]],["divider"],["variable","reg"]],["state",[[44,2],[44,23]],[[44,18],[44,23]],["divider"],["variable","reg"]],["get_a",[[45,2],[56,34]],[[45,12],[45,17]],["divider"],["parameter"]],["a",[[58,2],[58,20]],[[58,19],[58,20]],["divider"],["variable","reg"]],["b",[[58,2],[58,23]],[[58,22],[58,23]],["divider"],["variable","a"]],["z",[[58,2],[58,26]],[[58,25],[58,26]],["divider"],["variable","b"]],["ram_write_enable_reg",[[59,2],[59,39]],[[59,19],[59,39]],["divider"],["variable","reg"]],["a_m",[[60,2],[60,22]],[[60,19],[60,22]],["divider"],["variable","reg"]],["b_m",[[60,2],[60,27]],[[60,24],[60,27]],["divider"],["variable","a_m"]],["z_m",[[61,2],[61,22]],[[61,19],[61,22]],["divider"],["variable","reg"]],["a_e",[[62,2],[62,21]],[[62,18],[62,21]],["divider"],["variable","reg"]],["b_e",[[62,2],[62,26]],[[62,23],[62,26]],["divider"],["variable","a_e"]],["z_e",[[62,2],[62,31]],[[62,28],[62,31]],["divider"],["variable","b_e"]],["a_s",[[63,2],[63,15]],[[63,12],[63,15]],["divider"],["variable","reg"]],["b_s",[[63,2],[63,20]],[[63,17],[63,20]],["divider"],["variable","a_s"]],["z_s",[[63,2],[63,25]],[[63,22],[63,25]],["divider"],["variable","b_s"]],["guard",[[64,2],[64,17]],[[64,12],[64,17]],["divider"],["variable","reg"]],["round_bit",[[64,2],[64,28]],[[64,19],[64,28]],["divider"],["variable","guard"]],["sticky",[[64,2],[64,36]],[[64,30],[64,36]],["divider"],["variable","round_bit"]],["sum",[[65,2],[65,22]],[[65,19],[65,22]],["divider"],["variable","reg"]],["is_load",[[66,2],[66,19]],[[66,12],[66,19]],["divider"],["variable","reg"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu_alu_ctl.sv",[[[[[["el2_exu_alu_ctl",[[[16,0],[19,0]],[[0,0],[251,31]],[[19,0],[52,4]]],[[16,7],[16,22]],[],["module"]],[588,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_exu_alu_ctl"],["parameter-port","el2_param_t"]],["clk",[[27,3],[27,36]],[[27,33],[27,36]],["el2_exu_alu_ctl"],["port","logic"]],["rst_l",[[28,3],[28,38]],[[28,33],[28,38]],["el2_exu_alu_ctl"],["port","logic"]],["scan_mode",[[29,3],[29,42]],[[29,33],[29,42]],["el2_exu_alu_ctl"],["port","logic"]],["flush_upper_x",[[31,3],[31,46]],[[31,33],[31,46]],["el2_exu_alu_ctl"],["port","logic"]],["flush_lower_r",[[32,3],[32,46]],[[32,33],[32,46]],["el2_exu_alu_ctl"],["port","logic"]],["enable",[[33,3],[33,39]],[[33,33],[33,39]],["el2_exu_alu_ctl"],["port","logic"]],["valid_in",[[34,3],[34,41]],[[34,33],[34,41]],["el2_exu_alu_ctl"],["port","logic"]],["ap",[[35,3],[35,34]],[[35,32],[35,34]],["el2_exu_alu_ctl"],["port","el2_alu_pkt_t"]],["csr_ren_in",[[36,3],[36,43]],[[36,33],[36,43]],["el2_exu_alu_ctl"],["port","logic"]],["csr_rddata_in",[[37,3],[37,46]],[[37,33],[37,46]],["el2_exu_alu_ctl"],["port","logic"]],["a_in",[[38,3],[38,37]],[[38,33],[38,37]],["el2_exu_alu_ctl"],["port","signed"]],["b_in",[[39,3],[39,37]],[[39,33],[39,37]],["el2_exu_alu_ctl"],["port","logic"]],["pc_in",[[40,3],[40,38]],[[40,33],[40,38]],["el2_exu_alu_ctl"],["port","logic"]],["pp_in",[[41,3],[41,37]],[[41,32],[41,37]],["el2_exu_alu_ctl"],["port","el2_predict_pkt_t"]],["brimm_in",[[42,3],[42,41]],[[42,33],[42,41]],["el2_exu_alu_ctl"],["port","logic"]],["result_ff",[[45,3],[45,42]],[[45,33],[45,42]],["el2_exu_alu_ctl"],["port","logic"]],["flush_upper_out",[[46,3],[46,48]],[[46,33],[46,48]],["el2_exu_alu_ctl"],["port","logic"]],["flush_final_out",[[47,3],[47,48]],[[47,33],[47,48]],["el2_exu_alu_ctl"],["port","logic"]],["flush_path_out",[[48,3],[48,47]],[[48,33],[48,47]],["el2_exu_alu_ctl"],["port","logic"]],["pc_ff",[[49,3],[49,38]],[[49,33],[49,38]],["el2_exu_alu_ctl"],["port","logic"]],["pred_correct_out",[[50,3],[50,49]],[[50,33],[50,49]],["el2_exu_alu_ctl"],["port","logic"]],["predict_p_out",[[51,3],[51,45]],[[51,32],[51,45]],["el2_exu_alu_ctl"],["port","el2_predict_pkt_t"]],["zba_a_in",[[55,3],[55,41]],[[55,33],[55,41]],["el2_exu_alu_ctl"],["variable","logic"]],["aout",[[56,3],[56,37]],[[56,33],[56,37]],["el2_exu_alu_ctl"],["variable","logic"]],["cout",[[57,3],[57,37]],[[57,33],[57,37]],["el2_exu_alu_ctl"],["variable","logic"]],["ov",[[57,3],[57,40]],[[57,38],[57,40]],["el2_exu_alu_ctl"],["variable","cout"]],["neg",[[57,3],[57,44]],[[57,41],[57,44]],["el2_exu_alu_ctl"],["variable","ov"]],["lout",[[58,3],[58,37]],[[58,33],[58,37]],["el2_exu_alu_ctl"],["variable","logic"]],["sout",[[59,3],[59,37]],[[59,33],[59,37]],["el2_exu_alu_ctl"],["variable","logic"]],["sel_shift",[[60,3],[60,42]],[[60,33],[60,42]],["el2_exu_alu_ctl"],["variable","logic"]],["sel_adder",[[61,3],[61,42]],[[61,33],[61,42]],["el2_exu_alu_ctl"],["variable","logic"]],["slt_one",[[62,3],[62,40]],[[62,33],[62,40]],["el2_exu_alu_ctl"],["variable","logic"]],["actual_taken",[[63,3],[63,45]],[[63,33],[63,45]],["el2_exu_alu_ctl"],["variable","logic"]],["pcout",[[64,3],[64,38]],[[64,33],[64,38]],["el2_exu_alu_ctl"],["variable","logic"]],["cond_mispredict",[[65,3],[65,48]],[[65,33],[65,48]],["el2_exu_alu_ctl"],["variable","logic"]],["target_mispredict",[[66,3],[66,50]],[[66,33],[66,50]],["el2_exu_alu_ctl"],["variable","logic"]],["eq",[[67,3],[67,35]],[[67,33],[67,35]],["el2_exu_alu_ctl"],["variable","logic"]],["ne",[[67,3],[67,39]],[[67,37],[67,39]],["el2_exu_alu_ctl"],["variable","eq"]],["lt",[[67,3],[67,43]],[[67,41],[67,43]],["el2_exu_alu_ctl"],["variable","ne"]],["ge",[[67,3],[67,47]],[[67,45],[67,47]],["el2_exu_alu_ctl"],["variable","lt"]],["any_jal",[[68,3],[68,40]],[[68,33],[68,40]],["el2_exu_alu_ctl"],["variable","logic"]],["newhist",[[69,3],[69,40]],[[69,33],[69,40]],["el2_exu_alu_ctl"],["variable","logic"]],["sel_pc",[[70,3],[70,39]],[[70,33],[70,39]],["el2_exu_alu_ctl"],["variable","logic"]],["csr_write_data",[[71,3],[71,47]],[[71,33],[71,47]],["el2_exu_alu_ctl"],["variable","logic"]],["result",[[74,3],[74,39]],[[74,33],[74,39]],["el2_exu_alu_ctl"],["variable","logic"]],["ap_clz",[[83,3],[83,32]],[[83,26],[83,32]],["el2_exu_alu_ctl"],["variable","logic"]],["ap_ctz",[[84,3],[84,32]],[[84,26],[84,32]],["el2_exu_alu_ctl"],["variable","logic"]],["ap_cpop",[[85,3],[85,33]],[[85,26],[85,33]],["el2_exu_alu_ctl"],["variable","logic"]],["ap_sext_b",[[86,3],[86,35]],[[86,26],[86,35]],["el2_exu_alu_ctl"],["variable","logic"]],["ap_sext_h",[[87,3],[87,35]],[[87,26],[87,35]],["el2_exu_alu_ctl"],["variable","logic"]],["ap_min",[[88,3],[88,32]],[[88,26],[88,32]],["el2_exu_alu_ctl"],["variable","logic"]],["ap_max",[[89,3],[89,32]],[[89,26],[89,32]],["el2_exu_alu_ctl"],["variable","logic"]],["ap_rol",[[90,3],[90,32]],[[90,26],[90,32]],["el2_exu_alu_ctl"],["variable","logic"]],["ap_ror",[[91,3],[91,32]],[[91,26],[91,32]],["el2_exu_alu_ctl"],["variable","logic"]],["ap_rev8",[[92,3],[92,33]],[[92,26],[92,33]],["el2_exu_alu_ctl"],["variable","logic"]],["ap_orc_b",[[93,3],[93,34]],[[93,26],[93,34]],["el2_exu_alu_ctl"],["variable","logic"]],["ap_zbb",[[94,3],[94,32]],[[94,26],[94,32]],["el2_exu_alu_ctl"],["variable","logic"]],["ap_bset",[[97,3],[97,33]],[[97,26],[97,33]],["el2_exu_alu_ctl"],["variable","logic"]],["ap_bclr",[[98,3],[98,33]],[[98,26],[98,33]],["el2_exu_alu_ctl"],["variable","logic"]],["ap_binv",[[99,3],[99,33]],[[99,26],[99,33]],["el2_exu_alu_ctl"],["variable","logic"]],["ap_bext",[[100,3],[100,33]],[[100,26],[100,33]],["el2_exu_alu_ctl"],["variable","logic"]],["ap_pack",[[103,3],[103,33]],[[103,26],[103,33]],["el2_exu_alu_ctl"],["variable","logic"]],["ap_packu",[[104,3],[104,34]],[[104,26],[104,34]],["el2_exu_alu_ctl"],["variable","logic"]],["ap_packh",[[105,3],[105,34]],[[105,26],[105,34]],["el2_exu_alu_ctl"],["variable","logic"]],["ap_sh1add",[[108,3],[108,35]],[[108,26],[108,35]],["el2_exu_alu_ctl"],["variable","logic"]],["ap_sh2add",[[109,3],[109,35]],[[109,26],[109,35]],["el2_exu_alu_ctl"],["variable","logic"]],["ap_sh3add",[[110,3],[110,35]],[[110,26],[110,35]],["el2_exu_alu_ctl"],["variable","logic"]],["ap_zba",[[111,3],[111,32]],[[111,26],[111,32]],["el2_exu_alu_ctl"],["variable","logic"]],["i_pc_ff",[[216,3],[216,115]],[[216,19],[216,26]],["el2_exu_alu_ctl"],["instance","rvdffpcie"]],["i_result_ff",[[217,3],[217,119]],[[217,19],[217,30]],["el2_exu_alu_ctl"],["instance","rvdffe"]],["bm",[[254,3],[254,28]],[[254,26],[254,28]],["el2_exu_alu_ctl"],["variable","logic"]],["shift_amount",[[287,3],[287,38]],[[287,26],[287,38]],["el2_exu_alu_ctl"],["variable","logic"]],["shift_mask",[[288,3],[288,36]],[[288,26],[288,36]],["el2_exu_alu_ctl"],["variable","logic"]],["shift_extend",[[289,3],[289,38]],[[289,26],[289,38]],["el2_exu_alu_ctl"],["variable","logic"]],["shift_long",[[290,3],[290,36]],[[290,26],[290,36]],["el2_exu_alu_ctl"],["variable","logic"]],["bitmanip_clz_ctz_sel",[[321,3],[321,46]],[[321,26],[321,46]],["el2_exu_alu_ctl"],["variable","logic"]],["bitmanip_a_reverse_ff",[[322,3],[322,47]],[[322,26],[322,47]],["el2_exu_alu_ctl"],["variable","logic"]],["bitmanip_lzd_in",[[323,3],[323,41]],[[323,26],[323,41]],["el2_exu_alu_ctl"],["variable","logic"]],["bitmanip_dw_lzd_enc",[[324,3],[324,45]],[[324,26],[324,45]],["el2_exu_alu_ctl"],["variable","logic"]],["bitmanip_clz_ctz_result",[[325,3],[325,49]],[[325,26],[325,49]],["el2_exu_alu_ctl"],["variable","logic"]],["bitmanip_lzd_os",[[337,3],[337,41]],[[337,26],[337,41]],["el2_exu_alu_ctl"],["variable","logic"]],["i",[[338,3],[338,27]],[[338,26],[338,27]],["el2_exu_alu_ctl"],["variable","integer"]],["found",[[339,3],[339,31]],[[339,26],[339,31]],["el2_exu_alu_ctl"],["variable","logic"]],["bitmanip_cpop",[[366,3],[366,39]],[[366,26],[366,39]],["el2_exu_alu_ctl"],["variable","logic"]],["bitmanip_cpop_result",[[367,3],[367,46]],[[367,26],[367,46]],["el2_exu_alu_ctl"],["variable","logic"]],["bitmanip_cpop_i",[[370,3],[370,41]],[[370,26],[370,41]],["el2_exu_alu_ctl"],["variable","integer"]],["bitmanip_sext_result",[[390,3],[390,46]],[[390,26],[390,46]],["el2_exu_alu_ctl"],["variable","logic"]],["bitmanip_minmax_sel",[[400,3],[400,45]],[[400,26],[400,45]],["el2_exu_alu_ctl"],["variable","logic"]],["bitmanip_minmax_result",[[401,3],[401,48]],[[401,26],[401,48]],["el2_exu_alu_ctl"],["variable","logic"]],["bitmanip_minmax_sel_a",[[405,3],[405,47]],[[405,26],[405,47]],["el2_exu_alu_ctl"],["variable","logic"]],["bitmanip_pack_result",[[417,3],[417,46]],[[417,26],[417,46]],["el2_exu_alu_ctl"],["variable","logic"]],["bitmanip_packu_result",[[418,3],[418,47]],[[418,26],[418,47]],["el2_exu_alu_ctl"],["variable","logic"]],["bitmanip_packh_result",[[419,3],[419,47]],[[419,26],[419,47]],["el2_exu_alu_ctl"],["variable","logic"]],["bitmanip_rev8_result",[[429,3],[429,46]],[[429,26],[429,46]],["el2_exu_alu_ctl"],["variable","logic"]],["bitmanip_orc_b_result",[[430,3],[430,47]],[[430,26],[430,47]],["el2_exu_alu_ctl"],["variable","logic"]],["bitmanip_sb_1hot",[[463,3],[463,42]],[[463,26],[463,42]],["el2_exu_alu_ctl"],["variable","logic"]],["bitmanip_sb_data",[[464,3],[464,42]],[[464,26],[464,42]],["el2_exu_alu_ctl"],["variable","logic"]],["ibradder",[[522,3],[525,48]],[[522,13],[522,21]],["el2_exu_alu_ctl"],["instance","rvbradder"]],["pc_in_ext",[[527,3],[527,39]],[[527,30],[527,39]],["el2_exu_alu_ctl"],["variable","logic"]],["brimm_in_ext",[[529,3],[529,42]],[[529,30],[529,42]],["el2_exu_alu_ctl"],["variable","logic"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu_div_ctl.sv",[[[[[["el2_exu_div_ctl",[[[16,0],[19,0]],[[0,0],[166,35]],[[19,0],[37,4]]],[[16,7],[16,22]],[],["module"]],[227,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_exu_div_ctl"],["parameter-port","el2_param_t"]],["clk",[[22,3],[22,28]],[[22,25],[22,28]],["el2_exu_div_ctl"],["port","logic"]],["rst_l",[[23,3],[23,30]],[[23,25],[23,30]],["el2_exu_div_ctl"],["port","logic"]],["scan_mode",[[24,3],[24,34]],[[24,25],[24,34]],["el2_exu_div_ctl"],["port","logic"]],["dp",[[26,3],[26,26]],[[26,24],[26,26]],["el2_exu_div_ctl"],["port","el2_div_pkt_t"]],["dividend",[[27,3],[27,33]],[[27,25],[27,33]],["el2_exu_div_ctl"],["port","logic"]],["divisor",[[28,3],[28,32]],[[28,25],[28,32]],["el2_exu_div_ctl"],["port","logic"]],["cancel",[[30,3],[30,31]],[[30,25],[30,31]],["el2_exu_div_ctl"],["port","logic"]],["fp_p",[[33,3],[33,23]],[[33,19],[33,23]],["el2_exu_div_ctl"],["port","fp_pkt_t"]],["finish_dly",[[35,3],[35,35]],[[35,25],[35,35]],["el2_exu_div_ctl"],["port","logic"]],["out",[[36,3],[36,28]],[[36,25],[36,28]],["el2_exu_div_ctl"],["port","logic"]],["out_raw",[[40,3],[40,32]],[[40,25],[40,32]],["el2_exu_div_ctl"],["variable","logic"]],["finish_dly_div",[[43,3],[43,23]],[[43,9],[43,23]],["el2_exu_div_ctl"],["variable","logic"]],["i_existing_1bit_div_cheapshortq",[[47,8],[58,59]],[[47,48],[47,79]],["el2_exu_div_ctl"],["instance","el2_exu_div_existing_1bit_cheapshortq"]],["i_new_1bit_div_fullshortq",[[64,8],[75,59]],[[64,48],[64,73]],["el2_exu_div_ctl"],["instance","el2_exu_div_new_1bit_fullshortq"]],["i_new_2bit_div_fullshortq",[[81,8],[92,59]],[[81,48],[81,73]],["el2_exu_div_ctl"],["instance","el2_exu_div_new_2bit_fullshortq"]],["i_new_3bit_div_fullshortq",[[98,8],[109,59]],[[98,48],[98,73]],["el2_exu_div_ctl"],["instance","el2_exu_div_new_3bit_fullshortq"]],["i_new_4bit_div_fullshortq",[[115,8],[126,59]],[[115,48],[115,73]],["el2_exu_div_ctl"],["instance","el2_exu_div_new_4bit_fullshortq"]],["divisor_fp",[[131,3],[131,27]],[[131,17],[131,27]],["el2_exu_div_ctl"],["variable","logic"]],["dividend_fp",[[132,3],[132,28]],[[132,17],[132,28]],["el2_exu_div_ctl"],["variable","logic"]],["out_fp_add",[[133,3],[133,27]],[[133,17],[133,27]],["el2_exu_div_ctl"],["variable","logic"]],["out_fp_add_stb",[[134,3],[134,31]],[[134,17],[134,31]],["el2_exu_div_ctl"],["variable","logic"]],["out_fp_add_stb_delayed",[[135,3],[135,39]],[[135,17],[135,39]],["el2_exu_div_ctl"],["variable","logic"]],["out_fp_mul",[[136,3],[136,27]],[[136,17],[136,27]],["el2_exu_div_ctl"],["variable","logic"]],["out_fp_mul_stb",[[137,3],[137,31]],[[137,17],[137,31]],["el2_exu_div_ctl"],["variable","logic"]],["out_fp_mul_stb_delayed",[[138,3],[138,39]],[[138,17],[138,39]],["el2_exu_div_ctl"],["variable","logic"]],["out_fp_div",[[139,3],[139,27]],[[139,17],[139,27]],["el2_exu_div_ctl"],["variable","logic"]],["out_fp_div_stb",[[140,3],[140,31]],[[140,17],[140,31]],["el2_exu_div_ctl"],["variable","logic"]],["out_fp_div_stb_delayed",[[141,3],[141,39]],[[141,17],[141,39]],["el2_exu_div_ctl"],["variable","logic"]],["out_q_update",[[142,3],[142,29]],[[142,17],[142,29]],["el2_exu_div_ctl"],["variable","logic"]],["out_q_update_stb",[[143,3],[143,33]],[[143,17],[143,33]],["el2_exu_div_ctl"],["variable","logic"]],["out_q_update_stb_delayed",[[144,3],[144,41]],[[144,17],[144,41]],["el2_exu_div_ctl"],["variable","logic"]],["dp_fp_add_ini",[[145,3],[145,30]],[[145,17],[145,30]],["el2_exu_div_ctl"],["variable","logic"]],["dp_fp_mul_ini",[[146,3],[146,30]],[[146,17],[146,30]],["el2_exu_div_ctl"],["variable","logic"]],["dp_fp_div_ini",[[147,3],[147,30]],[[147,17],[147,30]],["el2_exu_div_ctl"],["variable","logic"]],["dp_q_update_ini",[[148,3],[148,32]],[[148,17],[148,32]],["el2_exu_div_ctl"],["variable","logic"]],["divis_fp",[[151,3],[151,103]],[[151,16],[151,24]],["el2_exu_div_ctl"],["instance","rvdffe"]],["dividen_fp",[[152,3],[152,104]],[[152,16],[152,26]],["el2_exu_div_ctl"],["instance","rvdffe"]],["dp_fp_str_add",[[153,3],[153,100]],[[153,16],[153,29]],["el2_exu_div_ctl"],["instance","rvdff"]],["dp_fp_str_mul",[[154,3],[154,100]],[[154,16],[154,29]],["el2_exu_div_ctl"],["instance","rvdff"]],["dp_fp_str_div",[[155,3],[155,100]],[[155,16],[155,29]],["el2_exu_div_ctl"],["instance","rvdff"]],["dp_q_str_update",[[156,3],[156,102]],[[156,16],[156,31]],["el2_exu_div_ctl"],["instance","rvdff"]],["dp_fp_add",[[157,3],[157,132]],[[157,16],[157,25]],["el2_exu_div_ctl"],["instance","rvdffe"]],["dp_fp_mul",[[158,3],[158,132]],[[158,16],[158,25]],["el2_exu_div_ctl"],["instance","rvdffe"]],["dp_fp_div",[[159,3],[159,132]],[[159,16],[159,25]],["el2_exu_div_ctl"],["instance","rvdffe"]],["dp_q_update",[[160,3],[160,134]],[[160,16],[160,27]],["el2_exu_div_ctl"],["instance","rvdffe"]],["ram_read_done",[[188,2],[188,21]],[[188,8],[188,21]],["el2_exu_div_ctl"],["variable","logic"]],["ram_write_enable",[[189,2],[189,24]],[[189,8],[189,24]],["el2_exu_div_ctl"],["variable","logic"]],["ram_read_enable",[[190,2],[190,23]],[[190,8],[190,23]],["el2_exu_div_ctl"],["variable","logic"]],["ram_address",[[191,2],[191,25]],[[191,14],[191,25]],["el2_exu_div_ctl"],["variable","logic"]],["ram_data_in",[[192,2],[192,25]],[[192,14],[192,25]],["el2_exu_div_ctl"],["variable","logic"]],["ram_data_out",[[193,2],[193,26]],[[193,14],[193,26]],["el2_exu_div_ctl"],["variable","logic"]],["ram",[[195,2],[203,3]],[[195,6],[195,9]],["el2_exu_div_ctl"],["instance","ram"]],["hw_accel",[[205,3],[225,4]],[[205,24],[205,32]],["el2_exu_div_ctl"],["instance","hardware_accelerator"]]],[["el2_pkg",["*"]]]]],[[["hardware_accelerator",[[229,0],[252,8]],[[229,7],[229,27]],[],["module"]],[430,0]],[[["input_address",[[254,12],[254,32]],[[254,19],[254,32]],["hardware_accelerator"],["port"]],["input_value",[[254,32],[254,45]],[[254,34],[254,45]],["hardware_accelerator"],["port","input_address"]],["is_store",[[232,8],[232,16]],[[232,8],[232,16]],["hardware_accelerator"],["port","input_value"]],["is_load",[[255,20],[255,29]],[[255,22],[255,29]],["hardware_accelerator"],["port","is_store"]],["is_learn",[[255,29],[255,39]],[[255,31],[255,39]],["hardware_accelerator"],["port","is_load"]],["is_update",[[255,39],[255,50]],[[255,41],[255,50]],["hardware_accelerator"],["port","is_learn"]],["clk",[[236,8],[236,11]],[[236,8],[236,11]],["hardware_accelerator"],["port","is_update"]],["rst",[[237,8],[237,11]],[[237,8],[237,11]],["hardware_accelerator"],["port","clk"]],["output_store",[[238,8],[238,20]],[[238,8],[238,20]],["hardware_accelerator"],["port","rst"]],["output_load",[[259,31],[259,44]],[[259,33],[259,44]],["hardware_accelerator"],["port","output_store"]],["output_learn",[[259,44],[259,58]],[[259,46],[259,58]],["hardware_accelerator"],["port","output_load"]],["output_update",[[259,58],[259,73]],[[259,60],[259,73]],["hardware_accelerator"],["port","output_learn"]],["output_learn_done",[[242,8],[242,25]],[[242,8],[242,25]],["hardware_accelerator"],["port","output_update"]],["output_store_done",[[243,8],[243,25]],[[243,8],[243,25]],["hardware_accelerator"],["port","output_learn_done"]],["output_load_done",[[260,29],[260,47]],[[260,31],[260,47]],["hardware_accelerator"],["port","output_store_done"]],["output_update_done",[[245,8],[245,26]],[[245,8],[245,26]],["hardware_accelerator"],["port","output_load_done"]],["ram_write_enable",[[246,8],[246,24]],[[246,8],[246,24]],["hardware_accelerator"],["port","output_update_done"]],["ram_read_enable",[[247,8],[247,23]],[[247,8],[247,23]],["hardware_accelerator"],["port","ram_write_enable"]],["ram_address",[[248,8],[248,19]],[[248,8],[248,19]],["hardware_accelerator"],["port","ram_read_enable"]],["ram_data_in",[[249,8],[249,19]],[[249,8],[249,19]],["hardware_accelerator"],["port","ram_address"]],["ram_data_out",[[250,8],[250,20]],[[250,8],[250,20]],["hardware_accelerator"],["port","ram_data_in"]],["ram_read_done",[[251,8],[251,21]],[[251,8],[251,21]],["hardware_accelerator"],["port","ram_data_out"]],["is_store",[[255,12],[255,20]],[[255,12],[255,20]],["hardware_accelerator"],["port"]],["clk",[[256,12],[256,15]],[[256,12],[256,15]],["hardware_accelerator"],["port"]],["rst",[[257,12],[257,15]],[[257,12],[257,15]],["hardware_accelerator"],["port"]],["output_store",[[259,12],[259,31]],[[259,19],[259,31]],["hardware_accelerator"],["port"]],["output_store_done",[[260,12],[260,29]],[[260,12],[260,29]],["hardware_accelerator"],["port"]],["output_learn_done",[[260,47],[260,66]],[[260,49],[260,66]],["hardware_accelerator"],["port","output_load_done"]],["output_update_done",[[260,66],[260,86]],[[260,68],[260,86]],["hardware_accelerator"],["port","output_learn_done"]],["ram_write_enable",[[262,12],[262,28]],[[262,12],[262,28]],["hardware_accelerator"],["port"]],["ram_read_enable",[[263,12],[263,27]],[[263,12],[263,27]],["hardware_accelerator"],["port"]],["ram_address",[[264,12],[264,29]],[[264,18],[264,29]],["hardware_accelerator"],["port"]],["ram_data_in",[[265,12],[265,29]],[[265,18],[265,29]],["hardware_accelerator"],["port"]],["ram_read_done",[[266,12],[266,25]],[[266,12],[266,25]],["hardware_accelerator"],["port"]],["ram_data_out",[[267,12],[267,30]],[[267,18],[267,30]],["hardware_accelerator"],["port"]],["lsu_state",[[269,2],[269,21]],[[269,12],[269,21]],["hardware_accelerator"],["variable","reg"]],["get_input_address",[[270,2],[273,37]],[[270,12],[270,29]],["hardware_accelerator"],["parameter"]],["learn_state",[[275,2],[275,23]],[[275,12],[275,23]],["hardware_accelerator"],["variable","reg"]],["get_max_candidate",[[276,2],[277,41]],[[276,12],[276,29]],["hardware_accelerator"],["parameter"]],["i_action",[[278,2],[278,25]],[[278,17],[278,25]],["hardware_accelerator"],["variable","reg"]],["current_episode",[[280,2],[280,32]],[[280,17],[280,32]],["hardware_accelerator"],["variable","reg"]],["max_episode",[[281,2],[281,35]],[[281,12],[281,23]],["hardware_accelerator"],["parameter"]],["chosen_action",[[282,2],[282,30]],[[282,17],[282,30]],["hardware_accelerator"],["variable","reg"]],["action_up",[[283,2],[286,35]],[[283,12],[283,21]],["hardware_accelerator"],["parameter"]],["max_q",[[287,2],[287,23]],[[287,18],[287,23]],["hardware_accelerator"],["variable","reg"]],["input_address_reg",[[289,2],[289,36]],[[289,19],[289,36]],["hardware_accelerator"],["variable","reg"]],["input_value_reg",[[289,2],[289,53]],[[289,38],[289,53]],["hardware_accelerator"],["variable","input_address_reg"]],["ram_address_reg",[[290,2],[290,34]],[[290,19],[290,34]],["hardware_accelerator"],["variable","reg"]],["ram_data_in_reg",[[290,2],[290,51]],[[290,36],[290,51]],["hardware_accelerator"],["variable","ram_address_reg"]],["ram_write_enable_reg",[[291,2],[291,32]],[[291,12],[291,32]],["hardware_accelerator"],["variable","reg"]],["ram_read_enable_reg",[[291,2],[291,53]],[[291,34],[291,53]],["hardware_accelerator"],["variable","ram_write_enable_reg"]],["output_store_reg",[[292,2],[292,35]],[[292,19],[292,35]],["hardware_accelerator"],["variable","reg"]],["output_load_reg",[[292,2],[293,34]],[[293,19],[293,34]],["hardware_accelerator"],["variable","output_store_reg"]],["output_learn_reg",[[292,2],[294,35]],[[294,19],[294,35]],["hardware_accelerator"],["variable","output_load_reg"]],["output_update_reg",[[292,2],[295,36]],[[295,19],[295,36]],["hardware_accelerator"],["variable","output_learn_reg"]],["output_store_done_reg",[[296,2],[296,33]],[[296,12],[296,33]],["hardware_accelerator"],["variable","reg"]],["output_load_done_reg",[[296,2],[297,32]],[[297,12],[297,32]],["hardware_accelerator"],["variable","output_store_done_reg"]],["output_learn_done_reg",[[296,2],[298,33]],[[298,12],[298,33]],["hardware_accelerator"],["variable","output_load_done_reg"]],["output_update_done_reg",[[296,2],[299,34]],[[299,12],[299,34]],["hardware_accelerator"],["variable","output_learn_done_reg"]]]]],[[["q_learn",[[431,0],[443,4]],[[431,7],[431,14]],[],["module"]],[512,0]],[[["is_learn",[[444,12],[444,20]],[[444,12],[444,20]],["q_learn"],["port"]],["clk",[[433,4],[433,7]],[[433,4],[433,7]],["q_learn"],["port","is_learn"]],["rst",[[434,4],[434,7]],[[434,4],[434,7]],["q_learn"],["port","clk"]],["output_max",[[435,4],[435,14]],[[435,4],[435,14]],["q_learn"],["port","rst"]],["output_max_done",[[436,4],[436,19]],[[436,4],[436,19]],["q_learn"],["port","output_max"]],["ram_write_enable",[[437,4],[437,20]],[[437,4],[437,20]],["q_learn"],["port","output_max_done"]],["ram_read_enable",[[438,4],[438,19]],[[438,4],[438,19]],["q_learn"],["port","ram_write_enable"]],["ram_address",[[439,4],[439,15]],[[439,4],[439,15]],["q_learn"],["port","ram_read_enable"]],["ram_data_in",[[440,4],[440,15]],[[440,4],[440,15]],["q_learn"],["port","ram_address"]],["ram_data_out",[[441,4],[441,16]],[[441,4],[441,16]],["q_learn"],["port","ram_data_in"]],["ram_read_done",[[442,4],[442,17]],[[442,4],[442,17]],["q_learn"],["port","ram_data_out"]],["clk",[[445,12],[445,15]],[[445,12],[445,15]],["q_learn"],["port"]],["rst",[[446,12],[446,15]],[[446,12],[446,15]],["q_learn"],["port"]],["output_max_done",[[448,12],[448,27]],[[448,12],[448,27]],["q_learn"],["port"]],["output_max",[[449,12],[449,29]],[[449,19],[449,29]],["q_learn"],["port"]],["ram_write_enable",[[451,12],[451,28]],[[451,12],[451,28]],["q_learn"],["port"]],["ram_read_enable",[[452,12],[452,27]],[[452,12],[452,27]],["q_learn"],["port"]],["ram_address",[[453,12],[453,29]],[[453,18],[453,29]],["q_learn"],["port"]],["ram_data_in",[[454,12],[454,29]],[[454,18],[454,29]],["q_learn"],["port"]],["ram_read_done",[[455,12],[455,25]],[[455,12],[455,25]],["q_learn"],["port"]],["ram_data_out",[[456,12],[456,30]],[[456,18],[456,30]],["q_learn"],["port"]],["state",[[458,2],[458,17]],[[458,12],[458,17]],["q_learn"],["variable","reg"]],["get_data",[[459,2],[460,35]],[[459,12],[459,20]],["q_learn"],["parameter"]],["max_q",[[462,2],[462,23]],[[462,18],[462,23]],["q_learn"],["variable","reg"]],["i_action",[[463,2],[463,25]],[[463,17],[463,25]],["q_learn"],["variable","reg"]],["ram_address_reg",[[464,2],[464,34]],[[464,19],[464,34]],["q_learn"],["variable","reg"]],["ram_data_in_reg",[[464,2],[464,51]],[[464,36],[464,51]],["q_learn"],["variable","ram_address_reg"]],["ram_write_enable_reg",[[465,2],[465,32]],[[465,12],[465,32]],["q_learn"],["variable","reg"]],["ram_read_enable_reg",[[465,2],[465,53]],[[465,34],[465,53]],["q_learn"],["variable","ram_write_enable_reg"]],["output_max_done_reg",[[466,2],[466,31]],[[466,12],[466,31]],["q_learn"],["variable","reg"]],["output_max_reg",[[467,2],[467,33]],[[467,19],[467,33]],["q_learn"],["variable","reg"]]]]],[[["ram",[[513,0],[521,2]],[[513,7],[513,10]],[],["module"]],[540,0]],[[["clk",[[514,4],[514,13]],[[514,10],[514,13]],["ram"],["port","input"]],["write_enable",[[515,4],[515,22]],[[515,10],[515,22]],["ram"],["port","input"]],["address",[[516,4],[516,23]],[[516,16],[516,23]],["ram"],["port","input"]],["data_in",[[517,4],[517,23]],[[517,16],[517,23]],["ram"],["port","input"]],["read_enable",[[518,4],[518,27]],[[518,16],[518,27]],["ram"],["port","input"]],["read_done",[[519,4],[519,24]],[[519,15],[519,24]],["ram"],["port","reg"]],["data_out",[[520,4],[520,29]],[[520,21],[520,29]],["ram"],["port","reg"]],["ram_block",[[523,0],[523,27]],[[523,10],[523,19]],["ram"],["variable","reg"]]]]],[[["el2_exu_div_existing_1bit_cheapshortq",[[542,0],[557,4]],[[542,7],[542,44]],[],["module"]],[842,9]],[[["clk",[[544,3],[544,30]],[[544,27],[544,30]],["el2_exu_div_existing_1bit_cheapshortq"],["port","logic"]],["rst_l",[[545,3],[545,32]],[[545,27],[545,32]],["el2_exu_div_existing_1bit_cheapshortq"],["port","logic"]],["scan_mode",[[546,3],[546,36]],[[546,27],[546,36]],["el2_exu_div_existing_1bit_cheapshortq"],["port","logic"]],["cancel",[[548,3],[548,33]],[[548,27],[548,33]],["el2_exu_div_existing_1bit_cheapshortq"],["port","logic"]],["valid_in",[[549,3],[549,35]],[[549,27],[549,35]],["el2_exu_div_existing_1bit_cheapshortq"],["port","logic"]],["signed_in",[[550,3],[550,36]],[[550,27],[550,36]],["el2_exu_div_existing_1bit_cheapshortq"],["port","logic"]],["rem_in",[[551,3],[551,33]],[[551,27],[551,33]],["el2_exu_div_existing_1bit_cheapshortq"],["port","logic"]],["dividend_in",[[552,3],[552,38]],[[552,27],[552,38]],["el2_exu_div_existing_1bit_cheapshortq"],["port","logic"]],["divisor_in",[[553,3],[553,37]],[[553,27],[553,37]],["el2_exu_div_existing_1bit_cheapshortq"],["port","logic"]],["valid_out",[[555,3],[555,36]],[[555,27],[555,36]],["el2_exu_div_existing_1bit_cheapshortq"],["port","logic"]],["data_out",[[556,3],[556,35]],[[556,27],[556,35]],["el2_exu_div_existing_1bit_cheapshortq"],["port","logic"]],["div_clken",[[560,3],[560,26]],[[560,17],[560,26]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["run_in",[[561,3],[561,23]],[[561,17],[561,23]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["run_state",[[561,3],[561,34]],[[561,25],[561,34]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","run_in"]],["count_in",[[562,3],[562,25]],[[562,17],[562,25]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["count",[[562,3],[562,32]],[[562,27],[562,32]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","count_in"]],["m_ff",[[563,3],[563,21]],[[563,17],[563,21]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["qff_enable",[[564,3],[564,27]],[[564,17],[564,27]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["aff_enable",[[565,3],[565,27]],[[565,17],[565,27]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["q_in",[[566,3],[566,21]],[[566,17],[566,21]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["q_ff",[[566,3],[566,27]],[[566,23],[566,27]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","q_in"]],["a_in",[[567,3],[567,21]],[[567,17],[567,21]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["a_ff",[[567,3],[567,27]],[[567,23],[567,27]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","a_in"]],["m_eff",[[568,3],[568,22]],[[568,17],[568,22]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["a_shift",[[569,3],[569,24]],[[569,17],[569,24]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["dividend_neg_ff",[[570,3],[570,32]],[[570,17],[570,32]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["divisor_neg_ff",[[570,3],[570,48]],[[570,34],[570,48]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","dividend_neg_ff"]],["dividend_comp",[[571,3],[571,30]],[[571,17],[571,30]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["dividend_eff",[[572,3],[572,29]],[[572,17],[572,29]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["q_ff_comp",[[573,3],[573,26]],[[573,17],[573,26]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["q_ff_eff",[[574,3],[574,25]],[[574,17],[574,25]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["a_ff_comp",[[575,3],[575,26]],[[575,17],[575,26]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["a_ff_eff",[[576,3],[576,25]],[[576,17],[576,25]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["sign_ff",[[577,3],[577,24]],[[577,17],[577,24]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["sign_eff",[[577,3],[577,34]],[[577,26],[577,34]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","sign_ff"]],["rem_ff",[[578,3],[578,23]],[[578,17],[578,23]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["add",[[579,3],[579,20]],[[579,17],[579,20]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["a_eff",[[580,3],[580,22]],[[580,17],[580,22]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["a_eff_shift",[[581,3],[581,28]],[[581,17],[581,28]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["rem_correct",[[582,3],[582,28]],[[582,17],[582,28]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["valid_ff_x",[[583,3],[583,27]],[[583,17],[583,27]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["valid_x",[[584,3],[584,24]],[[584,17],[584,24]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["finish",[[585,3],[585,23]],[[585,17],[585,23]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["finish_ff",[[586,3],[586,26]],[[586,17],[586,26]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["smallnum_case",[[588,3],[588,30]],[[588,17],[588,30]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["smallnum_case_ff",[[588,3],[588,48]],[[588,32],[588,48]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","smallnum_case"]],["smallnum",[[589,3],[589,25]],[[589,17],[589,25]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["smallnum_ff",[[589,3],[589,38]],[[589,27],[589,38]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","smallnum"]],["m_already_comp",[[590,3],[590,31]],[[590,17],[590,31]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["a_cls",[[592,3],[592,22]],[[592,17],[592,22]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["b_cls",[[593,3],[593,22]],[[593,17],[593,22]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["shortq_shift",[[594,3],[594,29]],[[594,17],[594,29]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["shortq_shift_ff",[[595,3],[595,32]],[[595,17],[595,32]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["shortq",[[596,3],[596,23]],[[596,17],[596,23]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["shortq_enable",[[597,3],[597,30]],[[597,17],[597,30]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["shortq_enable_ff",[[598,3],[598,33]],[[598,17],[598,33]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["short_dividend",[[599,3],[599,31]],[[599,17],[599,31]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["shortq_raw",[[600,3],[600,27]],[[600,17],[600,27]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["shortq_shift_xx",[[601,3],[601,32]],[[601,17],[601,32]],["el2_exu_div_existing_1bit_cheapshortq"],["variable","logic"]],["i_misc_ff",[[605,3],[629,97]],[[605,16],[605,25]],["el2_exu_div_existing_1bit_cheapshortq"],["instance","rvdffe"]],["mff",[[632,3],[632,141]],[[632,16],[632,19]],["el2_exu_div_existing_1bit_cheapshortq"],["instance","rvdffe"]],["qff",[[633,3],[633,141]],[[633,16],[633,19]],["el2_exu_div_existing_1bit_cheapshortq"],["instance","rvdffe"]],["aff",[[634,3],[634,141]],[[634,16],[634,19]],["el2_exu_div_existing_1bit_cheapshortq"],["instance","rvdffe"]],["i_dividend_comp",[[636,3],[636,85]],[[636,20],[636,35]],["el2_exu_div_existing_1bit_cheapshortq"],["instance","rvtwoscomp"]],["i_q_ff_comp",[[637,3],[637,81]],[[637,20],[637,31]],["el2_exu_div_existing_1bit_cheapshortq"],["instance","rvtwoscomp"]],["i_a_ff_comp",[[638,3],[638,81]],[[638,20],[638,31]],["el2_exu_div_existing_1bit_cheapshortq"],["instance","rvtwoscomp"]]]]],[[["el2_exu_div_new_1bit_fullshortq",[[850,0],[865,4]],[[850,7],[850,38]],[],["module"]],[1100,9]],[[["clk",[[852,3],[852,30]],[[852,27],[852,30]],["el2_exu_div_new_1bit_fullshortq"],["port","logic"]],["rst_l",[[853,3],[853,32]],[[853,27],[853,32]],["el2_exu_div_new_1bit_fullshortq"],["port","logic"]],["scan_mode",[[854,3],[854,36]],[[854,27],[854,36]],["el2_exu_div_new_1bit_fullshortq"],["port","logic"]],["cancel",[[856,3],[856,33]],[[856,27],[856,33]],["el2_exu_div_new_1bit_fullshortq"],["port","logic"]],["valid_in",[[857,3],[857,35]],[[857,27],[857,35]],["el2_exu_div_new_1bit_fullshortq"],["port","logic"]],["signed_in",[[858,3],[858,36]],[[858,27],[858,36]],["el2_exu_div_new_1bit_fullshortq"],["port","logic"]],["rem_in",[[859,3],[859,33]],[[859,27],[859,33]],["el2_exu_div_new_1bit_fullshortq"],["port","logic"]],["dividend_in",[[860,3],[860,38]],[[860,27],[860,38]],["el2_exu_div_new_1bit_fullshortq"],["port","logic"]],["divisor_in",[[861,3],[861,37]],[[861,27],[861,37]],["el2_exu_div_new_1bit_fullshortq"],["port","logic"]],["valid_out",[[863,3],[863,36]],[[863,27],[863,36]],["el2_exu_div_new_1bit_fullshortq"],["port","logic"]],["data_out",[[864,3],[864,35]],[[864,27],[864,35]],["el2_exu_div_new_1bit_fullshortq"],["port","logic"]],["valid_ff_in",[[868,3],[868,38]],[[868,27],[868,38]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["valid_ff",[[868,3],[868,48]],[[868,40],[868,48]],["el2_exu_div_new_1bit_fullshortq"],["variable","valid_ff_in"]],["finish_raw",[[869,3],[869,37]],[[869,27],[869,37]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["finish",[[869,3],[869,45]],[[869,39],[869,45]],["el2_exu_div_new_1bit_fullshortq"],["variable","finish_raw"]],["finish_ff",[[869,3],[869,56]],[[869,47],[869,56]],["el2_exu_div_new_1bit_fullshortq"],["variable","finish"]],["running_state",[[870,3],[870,40]],[[870,27],[870,40]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["misc_enable",[[871,3],[871,38]],[[871,27],[871,38]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["control_in",[[872,3],[872,37]],[[872,27],[872,37]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["control_ff",[[872,3],[872,49]],[[872,39],[872,49]],["el2_exu_div_new_1bit_fullshortq"],["variable","control_in"]],["dividend_sign_ff",[[873,3],[873,43]],[[873,27],[873,43]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["divisor_sign_ff",[[873,3],[873,60]],[[873,45],[873,60]],["el2_exu_div_new_1bit_fullshortq"],["variable","dividend_sign_ff"]],["rem_ff",[[873,3],[873,68]],[[873,62],[873,68]],["el2_exu_div_new_1bit_fullshortq"],["variable","divisor_sign_ff"]],["count_enable",[[874,3],[874,39]],[[874,27],[874,39]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["count_in",[[875,3],[875,35]],[[875,27],[875,35]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["count_ff",[[875,3],[875,45]],[[875,37],[875,45]],["el2_exu_div_new_1bit_fullshortq"],["variable","count_in"]],["smallnum_case",[[877,3],[877,40]],[[877,27],[877,40]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["smallnum",[[878,3],[878,35]],[[878,27],[878,35]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["a_enable",[[880,3],[880,35]],[[880,27],[880,35]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["a_shift",[[880,3],[880,44]],[[880,37],[880,44]],["el2_exu_div_new_1bit_fullshortq"],["variable","a_enable"]],["a_in",[[881,3],[881,31]],[[881,27],[881,31]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["a_ff",[[881,3],[881,37]],[[881,33],[881,37]],["el2_exu_div_new_1bit_fullshortq"],["variable","a_in"]],["b_enable",[[883,3],[883,35]],[[883,27],[883,35]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["b_twos_comp",[[883,3],[883,48]],[[883,37],[883,48]],["el2_exu_div_new_1bit_fullshortq"],["variable","b_enable"]],["b_in",[[884,3],[884,31]],[[884,27],[884,31]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["b_ff",[[884,3],[884,37]],[[884,33],[884,37]],["el2_exu_div_new_1bit_fullshortq"],["variable","b_in"]],["q_in",[[886,3],[886,31]],[[886,27],[886,31]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["q_ff",[[886,3],[886,37]],[[886,33],[886,37]],["el2_exu_div_new_1bit_fullshortq"],["variable","q_in"]],["rq_enable",[[888,3],[888,36]],[[888,27],[888,36]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["r_sign_sel",[[888,3],[888,48]],[[888,38],[888,48]],["el2_exu_div_new_1bit_fullshortq"],["variable","rq_enable"]],["r_restore_sel",[[888,3],[888,63]],[[888,50],[888,63]],["el2_exu_div_new_1bit_fullshortq"],["variable","r_sign_sel"]],["r_adder_sel",[[888,3],[888,76]],[[888,65],[888,76]],["el2_exu_div_new_1bit_fullshortq"],["variable","r_restore_sel"]],["r_in",[[889,3],[889,31]],[[889,27],[889,31]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["r_ff",[[889,3],[889,37]],[[889,33],[889,37]],["el2_exu_div_new_1bit_fullshortq"],["variable","r_in"]],["twos_comp_q_sel",[[891,3],[891,42]],[[891,27],[891,42]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["twos_comp_b_sel",[[891,3],[891,59]],[[891,44],[891,59]],["el2_exu_div_new_1bit_fullshortq"],["variable","twos_comp_q_sel"]],["twos_comp_in",[[892,3],[892,39]],[[892,27],[892,39]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["twos_comp_out",[[892,3],[892,54]],[[892,41],[892,54]],["el2_exu_div_new_1bit_fullshortq"],["variable","twos_comp_in"]],["quotient_set",[[894,3],[894,39]],[[894,27],[894,39]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["adder_out",[[895,3],[895,36]],[[895,27],[895,36]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["ar_shifted",[[897,3],[897,37]],[[897,27],[897,37]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["shortq",[[898,3],[898,33]],[[898,27],[898,33]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["shortq_shift",[[899,3],[899,39]],[[899,27],[899,39]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["shortq_shift_ff",[[900,3],[900,42]],[[900,27],[900,42]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["shortq_enable",[[901,3],[901,40]],[[901,27],[901,40]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["shortq_enable_ff",[[902,3],[902,43]],[[902,27],[902,43]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["shortq_dividend",[[903,3],[903,42]],[[903,27],[903,42]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["by_zero_case",[[905,3],[905,39]],[[905,27],[905,39]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["by_zero_case_ff",[[906,3],[906,42]],[[906,27],[906,42]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["i_misc_ff",[[910,3],[911,191]],[[910,16],[910,25]],["el2_exu_div_new_1bit_fullshortq"],["instance","rvdffe"]],["i_a_ff",[[913,3],[913,116]],[[913,16],[913,22]],["el2_exu_div_new_1bit_fullshortq"],["instance","rvdffe"]],["i_b_ff",[[914,3],[914,116]],[[914,16],[914,22]],["el2_exu_div_new_1bit_fullshortq"],["instance","rvdffe"]],["i_r_ff",[[915,3],[915,116]],[[915,16],[915,22]],["el2_exu_div_new_1bit_fullshortq"],["instance","rvdffe"]],["i_q_ff",[[916,3],[916,116]],[[916,16],[916,22]],["el2_exu_div_new_1bit_fullshortq"],["instance","rvdffe"]],["i_twos_comp",[[996,3],[996,87]],[[996,20],[996,31]],["el2_exu_div_new_1bit_fullshortq"],["instance","rvtwoscomp"]],["dw_a_enc",[[1067,3],[1067,24]],[[1067,16],[1067,24]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["dw_b_enc",[[1068,3],[1068,24]],[[1068,16],[1068,24]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["dw_shortq_raw",[[1069,3],[1069,29]],[[1069,16],[1069,29]],["el2_exu_div_new_1bit_fullshortq"],["variable","logic"]],["i_a_cls",[[1073,3],[1075,44]],[[1073,19],[1073,26]],["el2_exu_div_new_1bit_fullshortq"],["instance","el2_exu_div_cls"]],["i_b_cls",[[1077,3],[1079,44]],[[1077,19],[1077,26]],["el2_exu_div_new_1bit_fullshortq"],["instance","el2_exu_div_cls"]]]]],[[["el2_exu_div_new_2bit_fullshortq",[[1108,0],[1123,4]],[[1108,7],[1108,38]],[],["module"]],[1374,9]],[[["clk",[[1110,3],[1110,30]],[[1110,27],[1110,30]],["el2_exu_div_new_2bit_fullshortq"],["port","logic"]],["rst_l",[[1111,3],[1111,32]],[[1111,27],[1111,32]],["el2_exu_div_new_2bit_fullshortq"],["port","logic"]],["scan_mode",[[1112,3],[1112,36]],[[1112,27],[1112,36]],["el2_exu_div_new_2bit_fullshortq"],["port","logic"]],["cancel",[[1114,3],[1114,33]],[[1114,27],[1114,33]],["el2_exu_div_new_2bit_fullshortq"],["port","logic"]],["valid_in",[[1115,3],[1115,35]],[[1115,27],[1115,35]],["el2_exu_div_new_2bit_fullshortq"],["port","logic"]],["signed_in",[[1116,3],[1116,36]],[[1116,27],[1116,36]],["el2_exu_div_new_2bit_fullshortq"],["port","logic"]],["rem_in",[[1117,3],[1117,33]],[[1117,27],[1117,33]],["el2_exu_div_new_2bit_fullshortq"],["port","logic"]],["dividend_in",[[1118,3],[1118,38]],[[1118,27],[1118,38]],["el2_exu_div_new_2bit_fullshortq"],["port","logic"]],["divisor_in",[[1119,3],[1119,37]],[[1119,27],[1119,37]],["el2_exu_div_new_2bit_fullshortq"],["port","logic"]],["valid_out",[[1121,3],[1121,36]],[[1121,27],[1121,36]],["el2_exu_div_new_2bit_fullshortq"],["port","logic"]],["data_out",[[1122,3],[1122,35]],[[1122,27],[1122,35]],["el2_exu_div_new_2bit_fullshortq"],["port","logic"]],["valid_ff_in",[[1126,3],[1126,38]],[[1126,27],[1126,38]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["valid_ff",[[1126,3],[1126,48]],[[1126,40],[1126,48]],["el2_exu_div_new_2bit_fullshortq"],["variable","valid_ff_in"]],["finish_raw",[[1127,3],[1127,37]],[[1127,27],[1127,37]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["finish",[[1127,3],[1127,45]],[[1127,39],[1127,45]],["el2_exu_div_new_2bit_fullshortq"],["variable","finish_raw"]],["finish_ff",[[1127,3],[1127,56]],[[1127,47],[1127,56]],["el2_exu_div_new_2bit_fullshortq"],["variable","finish"]],["running_state",[[1128,3],[1128,40]],[[1128,27],[1128,40]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["misc_enable",[[1129,3],[1129,38]],[[1129,27],[1129,38]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["control_in",[[1130,3],[1130,37]],[[1130,27],[1130,37]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["control_ff",[[1130,3],[1130,49]],[[1130,39],[1130,49]],["el2_exu_div_new_2bit_fullshortq"],["variable","control_in"]],["dividend_sign_ff",[[1131,3],[1131,43]],[[1131,27],[1131,43]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["divisor_sign_ff",[[1131,3],[1131,60]],[[1131,45],[1131,60]],["el2_exu_div_new_2bit_fullshortq"],["variable","dividend_sign_ff"]],["rem_ff",[[1131,3],[1131,68]],[[1131,62],[1131,68]],["el2_exu_div_new_2bit_fullshortq"],["variable","divisor_sign_ff"]],["count_enable",[[1132,3],[1132,39]],[[1132,27],[1132,39]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["count_in",[[1133,3],[1133,35]],[[1133,27],[1133,35]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["count_ff",[[1133,3],[1133,45]],[[1133,37],[1133,45]],["el2_exu_div_new_2bit_fullshortq"],["variable","count_in"]],["smallnum_case",[[1135,3],[1135,40]],[[1135,27],[1135,40]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["smallnum",[[1136,3],[1136,35]],[[1136,27],[1136,35]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["a_enable",[[1138,3],[1138,35]],[[1138,27],[1138,35]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["a_shift",[[1138,3],[1138,44]],[[1138,37],[1138,44]],["el2_exu_div_new_2bit_fullshortq"],["variable","a_enable"]],["a_in",[[1139,3],[1139,31]],[[1139,27],[1139,31]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["a_ff",[[1139,3],[1139,37]],[[1139,33],[1139,37]],["el2_exu_div_new_2bit_fullshortq"],["variable","a_in"]],["b_enable",[[1141,3],[1141,35]],[[1141,27],[1141,35]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["b_twos_comp",[[1141,3],[1141,48]],[[1141,37],[1141,48]],["el2_exu_div_new_2bit_fullshortq"],["variable","b_enable"]],["b_in",[[1142,3],[1142,31]],[[1142,27],[1142,31]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["b_ff",[[1143,3],[1143,31]],[[1143,27],[1143,31]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["q_in",[[1145,3],[1145,31]],[[1145,27],[1145,31]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["q_ff",[[1145,3],[1145,37]],[[1145,33],[1145,37]],["el2_exu_div_new_2bit_fullshortq"],["variable","q_in"]],["rq_enable",[[1147,3],[1147,36]],[[1147,27],[1147,36]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["r_sign_sel",[[1147,3],[1147,48]],[[1147,38],[1147,48]],["el2_exu_div_new_2bit_fullshortq"],["variable","rq_enable"]],["r_restore_sel",[[1147,3],[1147,63]],[[1147,50],[1147,63]],["el2_exu_div_new_2bit_fullshortq"],["variable","r_sign_sel"]],["r_adder1_sel",[[1147,3],[1147,77]],[[1147,65],[1147,77]],["el2_exu_div_new_2bit_fullshortq"],["variable","r_restore_sel"]],["r_adder2_sel",[[1147,3],[1147,91]],[[1147,79],[1147,91]],["el2_exu_div_new_2bit_fullshortq"],["variable","r_adder1_sel"]],["r_adder3_sel",[[1147,3],[1147,105]],[[1147,93],[1147,105]],["el2_exu_div_new_2bit_fullshortq"],["variable","r_adder2_sel"]],["r_in",[[1148,3],[1148,31]],[[1148,27],[1148,31]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["r_ff",[[1148,3],[1148,37]],[[1148,33],[1148,37]],["el2_exu_div_new_2bit_fullshortq"],["variable","r_in"]],["twos_comp_q_sel",[[1150,3],[1150,42]],[[1150,27],[1150,42]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["twos_comp_b_sel",[[1150,3],[1150,59]],[[1150,44],[1150,59]],["el2_exu_div_new_2bit_fullshortq"],["variable","twos_comp_q_sel"]],["twos_comp_in",[[1151,3],[1151,39]],[[1151,27],[1151,39]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["twos_comp_out",[[1151,3],[1151,54]],[[1151,41],[1151,54]],["el2_exu_div_new_2bit_fullshortq"],["variable","twos_comp_in"]],["quotient_raw",[[1153,3],[1153,39]],[[1153,27],[1153,39]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["quotient_new",[[1154,3],[1154,39]],[[1154,27],[1154,39]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["adder1_out",[[1155,3],[1155,37]],[[1155,27],[1155,37]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["adder2_out",[[1156,3],[1156,37]],[[1156,27],[1156,37]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["adder3_out",[[1157,3],[1157,37]],[[1157,27],[1157,37]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["ar_shifted",[[1159,3],[1159,37]],[[1159,27],[1159,37]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["shortq",[[1160,3],[1160,33]],[[1160,27],[1160,33]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["shortq_shift",[[1161,3],[1161,39]],[[1161,27],[1161,39]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["shortq_shift_ff",[[1162,3],[1162,42]],[[1162,27],[1162,42]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["shortq_enable",[[1163,3],[1163,40]],[[1163,27],[1163,40]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["shortq_enable_ff",[[1164,3],[1164,43]],[[1164,27],[1164,43]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["shortq_dividend",[[1165,3],[1165,42]],[[1165,27],[1165,42]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["by_zero_case",[[1167,3],[1167,39]],[[1167,27],[1167,39]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["by_zero_case_ff",[[1168,3],[1168,42]],[[1168,27],[1168,42]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["i_misc_ff",[[1172,3],[1173,191]],[[1172,16],[1172,25]],["el2_exu_div_new_2bit_fullshortq"],["instance","rvdffe"]],["i_a_ff",[[1175,3],[1175,116]],[[1175,16],[1175,22]],["el2_exu_div_new_2bit_fullshortq"],["instance","rvdffe"]],["i_b_ff",[[1176,3],[1176,116]],[[1176,16],[1176,22]],["el2_exu_div_new_2bit_fullshortq"],["instance","rvdffe"]],["i_r_ff",[[1177,3],[1177,116]],[[1177,16],[1177,22]],["el2_exu_div_new_2bit_fullshortq"],["instance","rvdffe"]],["i_q_ff",[[1178,3],[1178,116]],[[1178,16],[1178,22]],["el2_exu_div_new_2bit_fullshortq"],["instance","rvdffe"]],["i_twos_comp",[[1270,3],[1270,87]],[[1270,20],[1270,31]],["el2_exu_div_new_2bit_fullshortq"],["instance","rvtwoscomp"]],["dw_a_enc",[[1341,3],[1341,24]],[[1341,16],[1341,24]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["dw_b_enc",[[1342,3],[1342,24]],[[1342,16],[1342,24]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["dw_shortq_raw",[[1343,3],[1343,29]],[[1343,16],[1343,29]],["el2_exu_div_new_2bit_fullshortq"],["variable","logic"]],["i_a_cls",[[1347,3],[1349,44]],[[1347,19],[1347,26]],["el2_exu_div_new_2bit_fullshortq"],["instance","el2_exu_div_cls"]],["i_b_cls",[[1351,3],[1353,44]],[[1351,19],[1351,26]],["el2_exu_div_new_2bit_fullshortq"],["instance","el2_exu_div_cls"]]]]],[[["el2_exu_div_new_3bit_fullshortq",[[1382,0],[1397,4]],[[1382,7],[1382,38]],[],["module"]],[1706,9]],[[["clk",[[1384,3],[1384,30]],[[1384,27],[1384,30]],["el2_exu_div_new_3bit_fullshortq"],["port","logic"]],["rst_l",[[1385,3],[1385,32]],[[1385,27],[1385,32]],["el2_exu_div_new_3bit_fullshortq"],["port","logic"]],["scan_mode",[[1386,3],[1386,36]],[[1386,27],[1386,36]],["el2_exu_div_new_3bit_fullshortq"],["port","logic"]],["cancel",[[1388,3],[1388,33]],[[1388,27],[1388,33]],["el2_exu_div_new_3bit_fullshortq"],["port","logic"]],["valid_in",[[1389,3],[1389,35]],[[1389,27],[1389,35]],["el2_exu_div_new_3bit_fullshortq"],["port","logic"]],["signed_in",[[1390,3],[1390,36]],[[1390,27],[1390,36]],["el2_exu_div_new_3bit_fullshortq"],["port","logic"]],["rem_in",[[1391,3],[1391,33]],[[1391,27],[1391,33]],["el2_exu_div_new_3bit_fullshortq"],["port","logic"]],["dividend_in",[[1392,3],[1392,38]],[[1392,27],[1392,38]],["el2_exu_div_new_3bit_fullshortq"],["port","logic"]],["divisor_in",[[1393,3],[1393,37]],[[1393,27],[1393,37]],["el2_exu_div_new_3bit_fullshortq"],["port","logic"]],["valid_out",[[1395,3],[1395,36]],[[1395,27],[1395,36]],["el2_exu_div_new_3bit_fullshortq"],["port","logic"]],["data_out",[[1396,3],[1396,35]],[[1396,27],[1396,35]],["el2_exu_div_new_3bit_fullshortq"],["port","logic"]],["valid_ff_in",[[1400,3],[1400,38]],[[1400,27],[1400,38]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["valid_ff",[[1400,3],[1400,48]],[[1400,40],[1400,48]],["el2_exu_div_new_3bit_fullshortq"],["variable","valid_ff_in"]],["finish_raw",[[1401,3],[1401,37]],[[1401,27],[1401,37]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["finish",[[1401,3],[1401,45]],[[1401,39],[1401,45]],["el2_exu_div_new_3bit_fullshortq"],["variable","finish_raw"]],["finish_ff",[[1401,3],[1401,56]],[[1401,47],[1401,56]],["el2_exu_div_new_3bit_fullshortq"],["variable","finish"]],["running_state",[[1402,3],[1402,40]],[[1402,27],[1402,40]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["misc_enable",[[1403,3],[1403,38]],[[1403,27],[1403,38]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["control_in",[[1404,3],[1404,37]],[[1404,27],[1404,37]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["control_ff",[[1404,3],[1404,49]],[[1404,39],[1404,49]],["el2_exu_div_new_3bit_fullshortq"],["variable","control_in"]],["dividend_sign_ff",[[1405,3],[1405,43]],[[1405,27],[1405,43]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["divisor_sign_ff",[[1405,3],[1405,60]],[[1405,45],[1405,60]],["el2_exu_div_new_3bit_fullshortq"],["variable","dividend_sign_ff"]],["rem_ff",[[1405,3],[1405,68]],[[1405,62],[1405,68]],["el2_exu_div_new_3bit_fullshortq"],["variable","divisor_sign_ff"]],["count_enable",[[1406,3],[1406,39]],[[1406,27],[1406,39]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["count_in",[[1407,3],[1407,35]],[[1407,27],[1407,35]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["count_ff",[[1407,3],[1407,45]],[[1407,37],[1407,45]],["el2_exu_div_new_3bit_fullshortq"],["variable","count_in"]],["smallnum_case",[[1409,3],[1409,40]],[[1409,27],[1409,40]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["smallnum",[[1410,3],[1410,35]],[[1410,27],[1410,35]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["a_enable",[[1412,3],[1412,35]],[[1412,27],[1412,35]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["a_shift",[[1412,3],[1412,44]],[[1412,37],[1412,44]],["el2_exu_div_new_3bit_fullshortq"],["variable","a_enable"]],["a_in",[[1413,3],[1413,31]],[[1413,27],[1413,31]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["a_ff",[[1413,3],[1413,37]],[[1413,33],[1413,37]],["el2_exu_div_new_3bit_fullshortq"],["variable","a_in"]],["b_enable",[[1415,3],[1415,35]],[[1415,27],[1415,35]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["b_twos_comp",[[1415,3],[1415,48]],[[1415,37],[1415,48]],["el2_exu_div_new_3bit_fullshortq"],["variable","b_enable"]],["b_in",[[1416,3],[1416,31]],[[1416,27],[1416,31]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["b_ff",[[1417,3],[1417,31]],[[1417,27],[1417,31]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["q_in",[[1419,3],[1419,31]],[[1419,27],[1419,31]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["q_ff",[[1419,3],[1419,37]],[[1419,33],[1419,37]],["el2_exu_div_new_3bit_fullshortq"],["variable","q_in"]],["rq_enable",[[1421,3],[1421,36]],[[1421,27],[1421,36]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["r_sign_sel",[[1422,3],[1422,37]],[[1422,27],[1422,37]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["r_restore_sel",[[1423,3],[1423,40]],[[1423,27],[1423,40]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["r_adder1_sel",[[1424,3],[1424,39]],[[1424,27],[1424,39]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["r_adder2_sel",[[1424,3],[1424,53]],[[1424,41],[1424,53]],["el2_exu_div_new_3bit_fullshortq"],["variable","r_adder1_sel"]],["r_adder3_sel",[[1424,3],[1424,67]],[[1424,55],[1424,67]],["el2_exu_div_new_3bit_fullshortq"],["variable","r_adder2_sel"]],["r_adder4_sel",[[1424,3],[1424,81]],[[1424,69],[1424,81]],["el2_exu_div_new_3bit_fullshortq"],["variable","r_adder3_sel"]],["r_adder5_sel",[[1424,3],[1424,95]],[[1424,83],[1424,95]],["el2_exu_div_new_3bit_fullshortq"],["variable","r_adder4_sel"]],["r_adder6_sel",[[1424,3],[1424,109]],[[1424,97],[1424,109]],["el2_exu_div_new_3bit_fullshortq"],["variable","r_adder5_sel"]],["r_adder7_sel",[[1424,3],[1424,123]],[[1424,111],[1424,123]],["el2_exu_div_new_3bit_fullshortq"],["variable","r_adder6_sel"]],["r_in",[[1425,3],[1425,31]],[[1425,27],[1425,31]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["r_ff",[[1425,3],[1425,37]],[[1425,33],[1425,37]],["el2_exu_div_new_3bit_fullshortq"],["variable","r_in"]],["twos_comp_q_sel",[[1427,3],[1427,42]],[[1427,27],[1427,42]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["twos_comp_b_sel",[[1427,3],[1427,59]],[[1427,44],[1427,59]],["el2_exu_div_new_3bit_fullshortq"],["variable","twos_comp_q_sel"]],["twos_comp_in",[[1428,3],[1428,39]],[[1428,27],[1428,39]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["twos_comp_out",[[1428,3],[1428,54]],[[1428,41],[1428,54]],["el2_exu_div_new_3bit_fullshortq"],["variable","twos_comp_in"]],["quotient_raw",[[1430,3],[1430,39]],[[1430,27],[1430,39]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["quotient_new",[[1431,3],[1431,39]],[[1431,27],[1431,39]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["adder1_out",[[1432,3],[1432,37]],[[1432,27],[1432,37]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["adder2_out",[[1433,3],[1433,37]],[[1433,27],[1433,37]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["adder3_out",[[1434,3],[1434,37]],[[1434,27],[1434,37]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["adder4_out",[[1435,3],[1435,37]],[[1435,27],[1435,37]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["adder5_out",[[1436,3],[1436,37]],[[1436,27],[1436,37]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["adder6_out",[[1437,3],[1437,37]],[[1437,27],[1437,37]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["adder7_out",[[1438,3],[1438,37]],[[1438,27],[1438,37]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["ar_shifted",[[1440,3],[1440,37]],[[1440,27],[1440,37]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["shortq",[[1441,3],[1441,33]],[[1441,27],[1441,33]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["shortq_shift",[[1442,3],[1442,39]],[[1442,27],[1442,39]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["shortq_decode",[[1443,3],[1443,40]],[[1443,27],[1443,40]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["shortq_shift_ff",[[1444,3],[1444,42]],[[1444,27],[1444,42]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["shortq_enable",[[1445,3],[1445,40]],[[1445,27],[1445,40]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["shortq_enable_ff",[[1446,3],[1446,43]],[[1446,27],[1446,43]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["shortq_dividend",[[1447,3],[1447,42]],[[1447,27],[1447,42]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["by_zero_case",[[1449,3],[1449,39]],[[1449,27],[1449,39]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["by_zero_case_ff",[[1450,3],[1450,42]],[[1450,27],[1450,42]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["i_misc_ff",[[1454,3],[1455,191]],[[1454,16],[1454,25]],["el2_exu_div_new_3bit_fullshortq"],["instance","rvdffe"]],["i_a_ff",[[1457,3],[1457,116]],[[1457,16],[1457,22]],["el2_exu_div_new_3bit_fullshortq"],["instance","rvdffe"]],["i_b_ff",[[1458,3],[1458,116]],[[1458,16],[1458,22]],["el2_exu_div_new_3bit_fullshortq"],["instance","rvdffe"]],["i_r_ff",[[1459,3],[1459,116]],[[1459,16],[1459,22]],["el2_exu_div_new_3bit_fullshortq"],["instance","rvdffe"]],["i_q_ff",[[1460,3],[1460,116]],[[1460,16],[1460,22]],["el2_exu_div_new_3bit_fullshortq"],["instance","rvdffe"]],["i_twos_comp",[[1568,3],[1568,87]],[[1568,20],[1568,31]],["el2_exu_div_new_3bit_fullshortq"],["instance","rvtwoscomp"]],["dw_a_enc",[[1639,3],[1639,24]],[[1639,16],[1639,24]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["dw_b_enc",[[1640,3],[1640,24]],[[1640,16],[1640,24]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["dw_shortq_raw",[[1641,3],[1641,29]],[[1641,16],[1641,29]],["el2_exu_div_new_3bit_fullshortq"],["variable","logic"]],["i_a_cls",[[1645,3],[1647,44]],[[1645,19],[1645,26]],["el2_exu_div_new_3bit_fullshortq"],["instance","el2_exu_div_cls"]],["i_b_cls",[[1649,3],[1651,44]],[[1649,19],[1649,26]],["el2_exu_div_new_3bit_fullshortq"],["instance","el2_exu_div_cls"]]]]],[[["el2_exu_div_new_4bit_fullshortq",[[1714,0],[1729,4]],[[1714,7],[1714,38]],[],["module"]],[2112,9]],[[["clk",[[1716,3],[1716,30]],[[1716,27],[1716,30]],["el2_exu_div_new_4bit_fullshortq"],["port","logic"]],["rst_l",[[1717,3],[1717,32]],[[1717,27],[1717,32]],["el2_exu_div_new_4bit_fullshortq"],["port","logic"]],["scan_mode",[[1718,3],[1718,36]],[[1718,27],[1718,36]],["el2_exu_div_new_4bit_fullshortq"],["port","logic"]],["cancel",[[1720,3],[1720,33]],[[1720,27],[1720,33]],["el2_exu_div_new_4bit_fullshortq"],["port","logic"]],["valid_in",[[1721,3],[1721,35]],[[1721,27],[1721,35]],["el2_exu_div_new_4bit_fullshortq"],["port","logic"]],["signed_in",[[1722,3],[1722,36]],[[1722,27],[1722,36]],["el2_exu_div_new_4bit_fullshortq"],["port","logic"]],["rem_in",[[1723,3],[1723,33]],[[1723,27],[1723,33]],["el2_exu_div_new_4bit_fullshortq"],["port","logic"]],["dividend_in",[[1724,3],[1724,38]],[[1724,27],[1724,38]],["el2_exu_div_new_4bit_fullshortq"],["port","logic"]],["divisor_in",[[1725,3],[1725,37]],[[1725,27],[1725,37]],["el2_exu_div_new_4bit_fullshortq"],["port","logic"]],["valid_out",[[1727,3],[1727,36]],[[1727,27],[1727,36]],["el2_exu_div_new_4bit_fullshortq"],["port","logic"]],["data_out",[[1728,3],[1728,35]],[[1728,27],[1728,35]],["el2_exu_div_new_4bit_fullshortq"],["port","logic"]],["valid_ff_in",[[1732,3],[1732,38]],[[1732,27],[1732,38]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["valid_ff",[[1732,3],[1732,48]],[[1732,40],[1732,48]],["el2_exu_div_new_4bit_fullshortq"],["variable","valid_ff_in"]],["finish_raw",[[1733,3],[1733,37]],[[1733,27],[1733,37]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["finish",[[1733,3],[1733,45]],[[1733,39],[1733,45]],["el2_exu_div_new_4bit_fullshortq"],["variable","finish_raw"]],["finish_ff",[[1733,3],[1733,56]],[[1733,47],[1733,56]],["el2_exu_div_new_4bit_fullshortq"],["variable","finish"]],["running_state",[[1734,3],[1734,40]],[[1734,27],[1734,40]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["misc_enable",[[1735,3],[1735,38]],[[1735,27],[1735,38]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["control_in",[[1736,3],[1736,37]],[[1736,27],[1736,37]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["control_ff",[[1736,3],[1736,49]],[[1736,39],[1736,49]],["el2_exu_div_new_4bit_fullshortq"],["variable","control_in"]],["dividend_sign_ff",[[1737,3],[1737,43]],[[1737,27],[1737,43]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["divisor_sign_ff",[[1737,3],[1737,60]],[[1737,45],[1737,60]],["el2_exu_div_new_4bit_fullshortq"],["variable","dividend_sign_ff"]],["rem_ff",[[1737,3],[1737,68]],[[1737,62],[1737,68]],["el2_exu_div_new_4bit_fullshortq"],["variable","divisor_sign_ff"]],["count_enable",[[1738,3],[1738,39]],[[1738,27],[1738,39]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["count_in",[[1739,3],[1739,35]],[[1739,27],[1739,35]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["count_ff",[[1739,3],[1739,45]],[[1739,37],[1739,45]],["el2_exu_div_new_4bit_fullshortq"],["variable","count_in"]],["smallnum_case",[[1741,3],[1741,40]],[[1741,27],[1741,40]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["smallnum",[[1742,3],[1742,35]],[[1742,27],[1742,35]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["a_enable",[[1744,3],[1744,35]],[[1744,27],[1744,35]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["a_shift",[[1744,3],[1744,44]],[[1744,37],[1744,44]],["el2_exu_div_new_4bit_fullshortq"],["variable","a_enable"]],["a_in",[[1745,3],[1745,31]],[[1745,27],[1745,31]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["a_ff",[[1745,3],[1745,37]],[[1745,33],[1745,37]],["el2_exu_div_new_4bit_fullshortq"],["variable","a_in"]],["b_enable",[[1747,3],[1747,35]],[[1747,27],[1747,35]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["b_twos_comp",[[1747,3],[1747,48]],[[1747,37],[1747,48]],["el2_exu_div_new_4bit_fullshortq"],["variable","b_enable"]],["b_in",[[1748,3],[1748,31]],[[1748,27],[1748,31]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["b_ff",[[1749,3],[1749,31]],[[1749,27],[1749,31]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["q_in",[[1751,3],[1751,31]],[[1751,27],[1751,31]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["q_ff",[[1751,3],[1751,37]],[[1751,33],[1751,37]],["el2_exu_div_new_4bit_fullshortq"],["variable","q_in"]],["rq_enable",[[1753,3],[1753,36]],[[1753,27],[1753,36]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["r_sign_sel",[[1754,3],[1754,37]],[[1754,27],[1754,37]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["r_restore_sel",[[1755,3],[1755,40]],[[1755,27],[1755,40]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["r_adder01_sel",[[1756,3],[1756,40]],[[1756,27],[1756,40]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["r_adder02_sel",[[1756,3],[1756,55]],[[1756,42],[1756,55]],["el2_exu_div_new_4bit_fullshortq"],["variable","r_adder01_sel"]],["r_adder03_sel",[[1756,3],[1756,70]],[[1756,57],[1756,70]],["el2_exu_div_new_4bit_fullshortq"],["variable","r_adder02_sel"]],["r_adder04_sel",[[1757,3],[1757,40]],[[1757,27],[1757,40]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["r_adder05_sel",[[1757,3],[1757,55]],[[1757,42],[1757,55]],["el2_exu_div_new_4bit_fullshortq"],["variable","r_adder04_sel"]],["r_adder06_sel",[[1757,3],[1757,70]],[[1757,57],[1757,70]],["el2_exu_div_new_4bit_fullshortq"],["variable","r_adder05_sel"]],["r_adder07_sel",[[1757,3],[1757,85]],[[1757,72],[1757,85]],["el2_exu_div_new_4bit_fullshortq"],["variable","r_adder06_sel"]],["r_adder08_sel",[[1758,3],[1758,40]],[[1758,27],[1758,40]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["r_adder09_sel",[[1758,3],[1758,55]],[[1758,42],[1758,55]],["el2_exu_div_new_4bit_fullshortq"],["variable","r_adder08_sel"]],["r_adder10_sel",[[1758,3],[1758,70]],[[1758,57],[1758,70]],["el2_exu_div_new_4bit_fullshortq"],["variable","r_adder09_sel"]],["r_adder11_sel",[[1758,3],[1758,85]],[[1758,72],[1758,85]],["el2_exu_div_new_4bit_fullshortq"],["variable","r_adder10_sel"]],["r_adder12_sel",[[1759,3],[1759,40]],[[1759,27],[1759,40]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["r_adder13_sel",[[1759,3],[1759,55]],[[1759,42],[1759,55]],["el2_exu_div_new_4bit_fullshortq"],["variable","r_adder12_sel"]],["r_adder14_sel",[[1759,3],[1759,70]],[[1759,57],[1759,70]],["el2_exu_div_new_4bit_fullshortq"],["variable","r_adder13_sel"]],["r_adder15_sel",[[1759,3],[1759,85]],[[1759,72],[1759,85]],["el2_exu_div_new_4bit_fullshortq"],["variable","r_adder14_sel"]],["r_in",[[1760,3],[1760,31]],[[1760,27],[1760,31]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["r_ff",[[1760,3],[1760,37]],[[1760,33],[1760,37]],["el2_exu_div_new_4bit_fullshortq"],["variable","r_in"]],["twos_comp_q_sel",[[1762,3],[1762,42]],[[1762,27],[1762,42]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["twos_comp_b_sel",[[1762,3],[1762,59]],[[1762,44],[1762,59]],["el2_exu_div_new_4bit_fullshortq"],["variable","twos_comp_q_sel"]],["twos_comp_in",[[1763,3],[1763,39]],[[1763,27],[1763,39]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["twos_comp_out",[[1763,3],[1763,54]],[[1763,41],[1763,54]],["el2_exu_div_new_4bit_fullshortq"],["variable","twos_comp_in"]],["quotient_raw",[[1765,3],[1765,39]],[[1765,27],[1765,39]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["quotient_new",[[1766,3],[1766,39]],[[1766,27],[1766,39]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["adder01_out",[[1767,3],[1767,38]],[[1767,27],[1767,38]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["adder02_out",[[1768,3],[1768,38]],[[1768,27],[1768,38]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["adder03_out",[[1769,3],[1769,38]],[[1769,27],[1769,38]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["adder04_out",[[1770,3],[1770,38]],[[1770,27],[1770,38]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["adder05_out",[[1771,3],[1771,38]],[[1771,27],[1771,38]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["adder06_out",[[1772,3],[1772,38]],[[1772,27],[1772,38]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["adder07_out",[[1773,3],[1773,38]],[[1773,27],[1773,38]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["adder08_out",[[1774,3],[1774,38]],[[1774,27],[1774,38]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["adder09_out",[[1775,3],[1775,38]],[[1775,27],[1775,38]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["adder10_out",[[1776,3],[1776,38]],[[1776,27],[1776,38]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["adder11_out",[[1777,3],[1777,38]],[[1777,27],[1777,38]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["adder12_out",[[1778,3],[1778,38]],[[1778,27],[1778,38]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["adder13_out",[[1779,3],[1779,38]],[[1779,27],[1779,38]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["adder14_out",[[1780,3],[1780,38]],[[1780,27],[1780,38]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["adder15_out",[[1781,3],[1781,38]],[[1781,27],[1781,38]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["ar_shifted",[[1783,3],[1783,37]],[[1783,27],[1783,37]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["shortq",[[1784,3],[1784,33]],[[1784,27],[1784,33]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["shortq_shift",[[1785,3],[1785,39]],[[1785,27],[1785,39]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["shortq_decode",[[1786,3],[1786,40]],[[1786,27],[1786,40]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["shortq_shift_ff",[[1787,3],[1787,42]],[[1787,27],[1787,42]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["shortq_enable",[[1788,3],[1788,40]],[[1788,27],[1788,40]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["shortq_enable_ff",[[1789,3],[1789,43]],[[1789,27],[1789,43]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["shortq_dividend",[[1790,3],[1790,42]],[[1790,27],[1790,42]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["by_zero_case",[[1792,3],[1792,39]],[[1792,27],[1792,39]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["by_zero_case_ff",[[1793,3],[1793,42]],[[1793,27],[1793,42]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["i_misc_ff",[[1797,3],[1798,192]],[[1797,16],[1797,25]],["el2_exu_div_new_4bit_fullshortq"],["instance","rvdffe"]],["i_a_ff",[[1800,3],[1800,117]],[[1800,16],[1800,22]],["el2_exu_div_new_4bit_fullshortq"],["instance","rvdffe"]],["i_b_ff",[[1801,3],[1801,117]],[[1801,16],[1801,22]],["el2_exu_div_new_4bit_fullshortq"],["instance","rvdffe"]],["i_r_ff",[[1802,3],[1802,117]],[[1802,16],[1802,22]],["el2_exu_div_new_4bit_fullshortq"],["instance","rvdffe"]],["i_q_ff",[[1803,3],[1803,117]],[[1803,16],[1803,22]],["el2_exu_div_new_4bit_fullshortq"],["instance","rvdffe"]],["i_twos_comp",[[1975,3],[1975,87]],[[1975,20],[1975,31]],["el2_exu_div_new_4bit_fullshortq"],["instance","rvtwoscomp"]],["dw_a_enc",[[2046,3],[2046,24]],[[2046,16],[2046,24]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["dw_b_enc",[[2047,3],[2047,24]],[[2047,16],[2047,24]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["dw_shortq_raw",[[2048,3],[2048,29]],[[2048,16],[2048,29]],["el2_exu_div_new_4bit_fullshortq"],["variable","logic"]],["i_a_cls",[[2052,3],[2054,44]],[[2052,19],[2052,26]],["el2_exu_div_new_4bit_fullshortq"],["instance","el2_exu_div_cls"]],["i_b_cls",[[2056,3],[2058,44]],[[2056,19],[2056,26]],["el2_exu_div_new_4bit_fullshortq"],["instance","el2_exu_div_cls"]]]]],[[["el2_exu_div_cls",[[2121,0],[2126,5]],[[2121,7],[2121,22]],[],["module"]],[2204,9]],[[["operand",[[2123,3],[2123,30]],[[2123,23],[2123,30]],["el2_exu_div_cls"],["port","logic"]],["cls",[[2125,3],[2125,26]],[[2125,23],[2125,26]],["el2_exu_div_cls"],["port","logic"]],["cls_zeros",[[2129,3],[2129,26]],[[2129,17],[2129,26]],["el2_exu_div_cls"],["variable","logic"]],["cls_ones",[[2130,3],[2130,25]],[[2130,17],[2130,25]],["el2_exu_div_cls"],["variable","logic"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu_mul_ctl.sv",[[[[[["el2_exu_mul_ctl",[[[16,0],[19,0]],[[0,0],[259,2]],[[19,0],[33,4]]],[[16,7],[16,22]],[],["module"]],[736,10]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_exu_mul_ctl"],["parameter-port","el2_param_t"]],["clk",[[22,3],[22,27]],[[22,24],[22,27]],["el2_exu_mul_ctl"],["port","logic"]],["rst_l",[[23,3],[23,29]],[[23,24],[23,29]],["el2_exu_mul_ctl"],["port","logic"]],["scan_mode",[[24,3],[24,33]],[[24,24],[24,33]],["el2_exu_mul_ctl"],["port","logic"]],["mul_p",[[26,3],[26,28]],[[26,23],[26,28]],["el2_exu_mul_ctl"],["port","el2_mul_pkt_t"]],["rs1_in",[[28,3],[28,30]],[[28,24],[28,30]],["el2_exu_mul_ctl"],["port","logic"]],["rs2_in",[[29,3],[29,30]],[[29,24],[29,30]],["el2_exu_mul_ctl"],["port","logic"]],["result_x",[[32,3],[32,32]],[[32,24],[32,32]],["el2_exu_mul_ctl"],["port","logic"]],["mul_x_enable",[[36,3],[36,36]],[[36,24],[36,36]],["el2_exu_mul_ctl"],["variable","logic"]],["bit_x_enable",[[37,3],[37,36]],[[37,24],[37,36]],["el2_exu_mul_ctl"],["variable","logic"]],["rs1_ext_in",[[38,3],[38,34]],[[38,24],[38,34]],["el2_exu_mul_ctl"],["variable","signed"]],["rs2_ext_in",[[39,3],[39,34]],[[39,24],[39,34]],["el2_exu_mul_ctl"],["variable","signed"]],["prod_x",[[40,3],[40,30]],[[40,24],[40,30]],["el2_exu_mul_ctl"],["variable","logic"]],["low_x",[[41,3],[41,29]],[[41,24],[41,29]],["el2_exu_mul_ctl"],["variable","logic"]],["bitmanip_sel_d",[[47,3],[47,38]],[[47,24],[47,38]],["el2_exu_mul_ctl"],["variable","logic"]],["bitmanip_sel_x",[[48,3],[48,38]],[[48,24],[48,38]],["el2_exu_mul_ctl"],["variable","logic"]],["bitmanip_d",[[49,3],[49,34]],[[49,24],[49,34]],["el2_exu_mul_ctl"],["variable","logic"]],["bitmanip_x",[[50,3],[50,34]],[[50,24],[50,34]],["el2_exu_mul_ctl"],["variable","logic"]],["ap_bcompress",[[55,3],[55,36]],[[55,24],[55,36]],["el2_exu_mul_ctl"],["variable","logic"]],["ap_bdecompress",[[56,3],[56,38]],[[56,24],[56,38]],["el2_exu_mul_ctl"],["variable","logic"]],["ap_clmul",[[59,3],[59,32]],[[59,24],[59,32]],["el2_exu_mul_ctl"],["variable","logic"]],["ap_clmulh",[[60,3],[60,33]],[[60,24],[60,33]],["el2_exu_mul_ctl"],["variable","logic"]],["ap_clmulr",[[61,3],[61,33]],[[61,24],[61,33]],["el2_exu_mul_ctl"],["variable","logic"]],["ap_grev",[[64,3],[64,31]],[[64,24],[64,31]],["el2_exu_mul_ctl"],["variable","logic"]],["ap_gorc",[[65,3],[65,31]],[[65,24],[65,31]],["el2_exu_mul_ctl"],["variable","logic"]],["ap_shfl",[[66,3],[66,31]],[[66,24],[66,31]],["el2_exu_mul_ctl"],["variable","logic"]],["ap_unshfl",[[67,3],[67,33]],[[67,24],[67,33]],["el2_exu_mul_ctl"],["variable","logic"]],["ap_xperm_n",[[68,3],[68,34]],[[68,24],[68,34]],["el2_exu_mul_ctl"],["variable","logic"]],["ap_xperm_b",[[69,3],[69,34]],[[69,24],[69,34]],["el2_exu_mul_ctl"],["variable","logic"]],["ap_xperm_h",[[70,3],[70,34]],[[70,24],[70,34]],["el2_exu_mul_ctl"],["variable","logic"]],["ap_crc32_b",[[73,3],[73,34]],[[73,24],[73,34]],["el2_exu_mul_ctl"],["variable","logic"]],["ap_crc32_h",[[74,3],[74,34]],[[74,24],[74,34]],["el2_exu_mul_ctl"],["variable","logic"]],["ap_crc32_w",[[75,3],[75,34]],[[75,24],[75,34]],["el2_exu_mul_ctl"],["variable","logic"]],["ap_crc32c_b",[[76,3],[76,35]],[[76,24],[76,35]],["el2_exu_mul_ctl"],["variable","logic"]],["ap_crc32c_h",[[77,3],[77,35]],[[77,24],[77,35]],["el2_exu_mul_ctl"],["variable","logic"]],["ap_crc32c_w",[[78,3],[78,35]],[[78,24],[78,35]],["el2_exu_mul_ctl"],["variable","logic"]],["ap_bfp",[[81,3],[81,30]],[[81,24],[81,30]],["el2_exu_mul_ctl"],["variable","logic"]],["rs1_x",[[176,3],[176,29]],[[176,24],[176,29]],["el2_exu_mul_ctl"],["variable","signed"]],["rs2_x",[[177,3],[177,29]],[[177,24],[177,29]],["el2_exu_mul_ctl"],["variable","signed"]],["i_a_x_ff",[[179,3],[179,155]],[[179,16],[179,24]],["el2_exu_mul_ctl"],["instance","rvdffe"]],["i_b_x_ff",[[180,3],[180,155]],[[180,16],[180,24]],["el2_exu_mul_ctl"],["instance","rvdffe"]],["bcompress_d",[[193,3],[193,37]],[[193,26],[193,37]],["el2_exu_mul_ctl"],["variable","logic"]],["bcompress_test_bit_d",[[194,3],[194,46]],[[194,26],[194,46]],["el2_exu_mul_ctl"],["variable","logic"]],["bcompress_i",[[195,3],[195,37]],[[195,26],[195,37]],["el2_exu_mul_ctl"],["variable","integer"]],["bcompress_j",[[195,3],[195,50]],[[195,39],[195,50]],["el2_exu_mul_ctl"],["variable","bcompress_i"]],["bdecompress_d",[[220,3],[220,39]],[[220,26],[220,39]],["el2_exu_mul_ctl"],["variable","logic"]],["bdecompress_test_bit_d",[[221,3],[221,48]],[[221,26],[221,48]],["el2_exu_mul_ctl"],["variable","logic"]],["bdecompress_i",[[222,3],[222,39]],[[222,26],[222,39]],["el2_exu_mul_ctl"],["variable","integer"]],["bdecompress_j",[[222,3],[222,54]],[[222,41],[222,54]],["el2_exu_mul_ctl"],["variable","bdecompress_i"]],["clmul_raw_d",[[248,3],[248,37]],[[248,26],[248,37]],["el2_exu_mul_ctl"],["variable","logic"]],["grev1_d",[[304,3],[304,33]],[[304,26],[304,33]],["el2_exu_mul_ctl"],["variable","logic"]],["grev2_d",[[305,3],[305,33]],[[305,26],[305,33]],["el2_exu_mul_ctl"],["variable","logic"]],["grev4_d",[[306,3],[306,33]],[[306,26],[306,33]],["el2_exu_mul_ctl"],["variable","logic"]],["grev8_d",[[307,3],[307,33]],[[307,26],[307,33]],["el2_exu_mul_ctl"],["variable","logic"]],["grev_d",[[308,3],[308,32]],[[308,26],[308,32]],["el2_exu_mul_ctl"],["variable","logic"]],["gorc1_d",[[348,3],[348,33]],[[348,26],[348,33]],["el2_exu_mul_ctl"],["variable","logic"]],["gorc2_d",[[349,3],[349,33]],[[349,26],[349,33]],["el2_exu_mul_ctl"],["variable","logic"]],["gorc4_d",[[350,3],[350,33]],[[350,26],[350,33]],["el2_exu_mul_ctl"],["variable","logic"]],["gorc8_d",[[351,3],[351,33]],[[351,26],[351,33]],["el2_exu_mul_ctl"],["variable","logic"]],["gorc_d",[[352,3],[352,32]],[[352,26],[352,32]],["el2_exu_mul_ctl"],["variable","logic"]],["shfl8_d",[[400,3],[400,33]],[[400,26],[400,33]],["el2_exu_mul_ctl"],["variable","logic"]],["shfl4_d",[[401,3],[401,33]],[[401,26],[401,33]],["el2_exu_mul_ctl"],["variable","logic"]],["shfl2_d",[[402,3],[402,33]],[[402,26],[402,33]],["el2_exu_mul_ctl"],["variable","logic"]],["shfl_d",[[403,3],[403,32]],[[403,26],[403,32]],["el2_exu_mul_ctl"],["variable","logic"]],["unshfl1_d",[[439,3],[439,35]],[[439,26],[439,35]],["el2_exu_mul_ctl"],["variable","logic"]],["unshfl2_d",[[440,3],[440,35]],[[440,26],[440,35]],["el2_exu_mul_ctl"],["variable","logic"]],["unshfl4_d",[[441,3],[441,35]],[[441,26],[441,35]],["el2_exu_mul_ctl"],["variable","logic"]],["unshfl_d",[[442,3],[442,34]],[[442,26],[442,34]],["el2_exu_mul_ctl"],["variable","logic"]],["xperm_n",[[521,3],[521,33]],[[521,26],[521,33]],["el2_exu_mul_ctl"],["variable","logic"]],["xperm_b",[[522,3],[522,33]],[[522,26],[522,33]],["el2_exu_mul_ctl"],["variable","logic"]],["xperm_h",[[523,3],[523,33]],[[523,26],[523,33]],["el2_exu_mul_ctl"],["variable","logic"]],["crc32_all",[[573,3],[573,35]],[[573,26],[573,35]],["el2_exu_mul_ctl"],["variable","logic"]],["crc32_poly_rev",[[574,3],[574,40]],[[574,26],[574,40]],["el2_exu_mul_ctl"],["variable","logic"]],["crc32c_poly_rev",[[575,3],[575,41]],[[575,26],[575,41]],["el2_exu_mul_ctl"],["variable","logic"]],["crc32_bi",[[576,3],[576,34]],[[576,26],[576,34]],["el2_exu_mul_ctl"],["variable","integer"]],["crc32_hi",[[576,3],[576,44]],[[576,36],[576,44]],["el2_exu_mul_ctl"],["variable","crc32_bi"]],["crc32_wi",[[576,3],[576,54]],[[576,46],[576,54]],["el2_exu_mul_ctl"],["variable","crc32_hi"]],["crc32c_bi",[[576,3],[576,65]],[[576,56],[576,65]],["el2_exu_mul_ctl"],["variable","crc32_wi"]],["crc32c_hi",[[576,3],[576,76]],[[576,67],[576,76]],["el2_exu_mul_ctl"],["variable","crc32c_bi"]],["crc32c_wi",[[576,3],[576,87]],[[576,78],[576,87]],["el2_exu_mul_ctl"],["variable","crc32c_hi"]],["crc32_bd",[[577,3],[577,34]],[[577,26],[577,34]],["el2_exu_mul_ctl"],["variable","logic"]],["crc32_hd",[[577,3],[577,44]],[[577,36],[577,44]],["el2_exu_mul_ctl"],["variable","crc32_bd"]],["crc32_wd",[[577,3],[577,54]],[[577,46],[577,54]],["el2_exu_mul_ctl"],["variable","crc32_hd"]],["crc32c_bd",[[577,3],[577,65]],[[577,56],[577,65]],["el2_exu_mul_ctl"],["variable","crc32_wd"]],["crc32c_hd",[[577,3],[577,76]],[[577,67],[577,76]],["el2_exu_mul_ctl"],["variable","crc32c_bd"]],["crc32c_wd",[[577,3],[577,87]],[[577,78],[577,87]],["el2_exu_mul_ctl"],["variable","crc32c_hd"]],["bfp_len",[[672,3],[672,33]],[[672,26],[672,33]],["el2_exu_mul_ctl"],["variable","logic"]],["bfp_off",[[673,3],[673,33]],[[673,26],[673,33]],["el2_exu_mul_ctl"],["variable","logic"]],["bfp_len_mask_",[[674,3],[674,39]],[[674,26],[674,39]],["el2_exu_mul_ctl"],["variable","logic"]],["bfp_off_mask_",[[675,3],[675,39]],[[675,26],[675,39]],["el2_exu_mul_ctl"],["variable","logic"]],["bfp_preshift_data",[[676,3],[676,43]],[[676,26],[676,43]],["el2_exu_mul_ctl"],["variable","logic"]],["bfp_shift_data",[[677,3],[677,40]],[[677,26],[677,40]],["el2_exu_mul_ctl"],["variable","logic"]],["bfp_shift_mask",[[678,3],[678,40]],[[678,26],[678,40]],["el2_exu_mul_ctl"],["variable","logic"]],["bfp_result_d",[[679,3],[679,38]],[[679,26],[679,38]],["el2_exu_mul_ctl"],["variable","logic"]],["i_bitmanip_ff",[[725,3],[725,155]],[[725,16],[725,29]],["el2_exu_mul_ctl"],["instance","rvdffe"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu.sv",[[[[[["el2_exu",[[[16,0],[19,0]],[[0,0],[142,14]],[[19,0],[138,4]]],[[16,7],[16,14]],[],["module"]],[421,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_exu"],["parameter-port","el2_param_t"]],["clk",[[50,3],[50,27]],[[50,24],[50,27]],["el2_exu"],["port","logic"]],["rst_l",[[51,3],[51,29]],[[51,24],[51,29]],["el2_exu"],["port","logic"]],["scan_mode",[[52,3],[52,33]],[[52,24],[52,33]],["el2_exu"],["port","logic"]],["dec_data_en",[[54,3],[54,35]],[[54,24],[54,35]],["el2_exu"],["port","logic"]],["dec_ctl_en",[[55,3],[55,34]],[[55,24],[55,34]],["el2_exu"],["port","logic"]],["dbg_cmd_wrdata",[[56,3],[56,38]],[[56,24],[56,38]],["el2_exu"],["port","logic"]],["i0_ap",[[57,3],[57,28]],[[57,23],[57,28]],["el2_exu"],["port","el2_alu_pkt_t"]],["dec_debug_wdata_rs1_d",[[59,3],[59,45]],[[59,24],[59,45]],["el2_exu"],["port","logic"]],["dec_i0_predict_p_d",[[61,3],[61,45]],[[61,27],[61,45]],["el2_exu"],["port","el2_predict_pkt_t"]],["i0_predict_fghr_d",[[62,3],[62,54]],[[62,37],[62,54]],["el2_exu"],["port","logic"]],["i0_predict_index_d",[[63,3],[63,65]],[[63,47],[63,65]],["el2_exu"],["port","logic"]],["i0_predict_btag_d",[[64,3],[64,55]],[[64,38],[64,55]],["el2_exu"],["port","logic"]],["lsu_result_m",[[66,3],[66,36]],[[66,24],[66,36]],["el2_exu"],["port","logic"]],["lsu_nonblock_load_data",[[67,3],[67,46]],[[67,24],[67,46]],["el2_exu"],["port","logic"]],["dec_i0_rs1_en_d",[[68,3],[68,39]],[[68,24],[68,39]],["el2_exu"],["port","logic"]],["dec_i0_rs2_en_d",[[69,3],[69,39]],[[69,24],[69,39]],["el2_exu"],["port","logic"]],["gpr_i0_rs1_d",[[70,3],[70,36]],[[70,24],[70,36]],["el2_exu"],["port","logic"]],["gpr_i0_rs2_d",[[71,3],[71,36]],[[71,24],[71,36]],["el2_exu"],["port","logic"]],["dec_i0_immed_d",[[72,3],[72,38]],[[72,24],[72,38]],["el2_exu"],["port","logic"]],["dec_i0_result_r",[[73,3],[73,39]],[[73,24],[73,39]],["el2_exu"],["port","logic"]],["dec_i0_br_immed_d",[[74,3],[74,41]],[[74,24],[74,41]],["el2_exu"],["port","logic"]],["dec_i0_alu_decode_d",[[75,3],[75,43]],[[75,24],[75,43]],["el2_exu"],["port","logic"]],["dec_i0_branch_d",[[76,3],[76,39]],[[76,24],[76,39]],["el2_exu"],["port","logic"]],["dec_i0_select_pc_d",[[77,3],[77,42]],[[77,24],[77,42]],["el2_exu"],["port","logic"]],["dec_i0_pc_d",[[78,3],[78,35]],[[78,24],[78,35]],["el2_exu"],["port","logic"]],["dec_i0_rs1_bypass_en_d",[[79,3],[79,46]],[[79,24],[79,46]],["el2_exu"],["port","logic"]],["dec_i0_rs2_bypass_en_d",[[80,3],[80,46]],[[80,24],[80,46]],["el2_exu"],["port","logic"]],["dec_csr_ren_d",[[81,3],[81,37]],[[81,24],[81,37]],["el2_exu"],["port","logic"]],["dec_csr_rddata_d",[[82,3],[82,40]],[[82,24],[82,40]],["el2_exu"],["port","logic"]],["dec_qual_lsu_d",[[84,3],[84,38]],[[84,24],[84,38]],["el2_exu"],["port","logic"]],["mul_p",[[85,3],[85,28]],[[85,23],[85,28]],["el2_exu"],["port","el2_mul_pkt_t"]],["div_p",[[86,3],[86,28]],[[86,23],[86,28]],["el2_exu"],["port","el2_div_pkt_t"]],["fp_p",[[89,3],[89,23]],[[89,19],[89,23]],["el2_exu"],["port","fp_pkt_t"]],["dec_div_cancel",[[91,3],[91,38]],[[91,24],[91,38]],["el2_exu"],["port","logic"]],["pred_correct_npc_x",[[93,3],[93,42]],[[93,24],[93,42]],["el2_exu"],["port","logic"]],["dec_tlu_flush_lower_r",[[95,3],[95,45]],[[95,24],[95,45]],["el2_exu"],["port","logic"]],["dec_tlu_flush_path_r",[[96,3],[96,44]],[[96,24],[96,44]],["el2_exu"],["port","logic"]],["dec_extint_stall",[[99,3],[99,39]],[[99,23],[99,39]],["el2_exu"],["port","logic"]],["dec_tlu_meihap",[[100,3],[100,37]],[[100,23],[100,37]],["el2_exu"],["port","logic"]],["exu_lsu_rs1_d",[[103,3],[103,37]],[[103,24],[103,37]],["el2_exu"],["port","logic"]],["exu_lsu_rs2_d",[[104,3],[104,37]],[[104,24],[104,37]],["el2_exu"],["port","logic"]],["exu_flush_final",[[106,3],[106,39]],[[106,24],[106,39]],["el2_exu"],["port","logic"]],["exu_flush_path_final",[[107,3],[107,44]],[[107,24],[107,44]],["el2_exu"],["port","logic"]],["exu_i0_result_x",[[109,3],[109,39]],[[109,24],[109,39]],["el2_exu"],["port","logic"]],["exu_i0_pc_x",[[110,3],[110,35]],[[110,24],[110,35]],["el2_exu"],["port","logic"]],["exu_csr_rs1_x",[[111,3],[111,37]],[[111,24],[111,37]],["el2_exu"],["port","logic"]],["exu_npc_r",[[113,3],[113,33]],[[113,24],[113,33]],["el2_exu"],["port","logic"]],["exu_i0_br_hist_r",[[114,3],[114,40]],[[114,24],[114,40]],["el2_exu"],["port","logic"]],["exu_i0_br_error_r",[[115,3],[115,41]],[[115,24],[115,41]],["el2_exu"],["port","logic"]],["exu_i0_br_start_error_r",[[116,3],[116,47]],[[116,24],[116,47]],["el2_exu"],["port","logic"]],["exu_i0_br_index_r",[[117,3],[117,65]],[[117,48],[117,65]],["el2_exu"],["port","logic"]],["exu_i0_br_valid_r",[[118,3],[118,41]],[[118,24],[118,41]],["el2_exu"],["port","logic"]],["exu_i0_br_mp_r",[[119,3],[119,38]],[[119,24],[119,38]],["el2_exu"],["port","logic"]],["exu_i0_br_middle_r",[[120,3],[120,42]],[[120,24],[120,42]],["el2_exu"],["port","logic"]],["exu_i0_br_fghr_r",[[121,3],[121,55]],[[121,39],[121,55]],["el2_exu"],["port","logic"]],["exu_i0_br_way_r",[[122,3],[122,39]],[[122,24],[122,39]],["el2_exu"],["port","logic"]],["exu_mp_pkt",[[124,3],[124,38]],[[124,28],[124,38]],["el2_exu"],["port","el2_predict_pkt_t"]],["exu_mp_eghr",[[125,3],[125,50]],[[125,39],[125,50]],["el2_exu"],["port","logic"]],["exu_mp_fghr",[[126,3],[126,50]],[[126,39],[126,50]],["el2_exu"],["port","logic"]],["exu_mp_index",[[127,3],[127,61]],[[127,49],[127,61]],["el2_exu"],["port","logic"]],["exu_mp_btag",[[128,3],[128,51]],[[128,40],[128,51]],["el2_exu"],["port","logic"]],["exu_pmu_i0_br_misp",[[131,3],[131,42]],[[131,24],[131,42]],["el2_exu"],["port","logic"]],["exu_pmu_i0_br_ataken",[[132,3],[132,44]],[[132,24],[132,44]],["el2_exu"],["port","logic"]],["exu_pmu_i0_pc4",[[133,3],[133,38]],[[133,24],[133,38]],["el2_exu"],["port","logic"]],["exu_div_result",[[136,3],[136,38]],[[136,24],[136,38]],["el2_exu"],["port","logic"]],["exu_div_wren",[[137,3],[137,36]],[[137,24],[137,36]],["el2_exu"],["port","logic"]],["i0_rs1_bypass_data_d",[[143,3],[143,51]],[[143,31],[143,51]],["el2_exu"],["variable","logic"]],["i0_rs2_bypass_data_d",[[144,3],[144,51]],[[144,31],[144,51]],["el2_exu"],["variable","logic"]],["i0_rs1_bypass_en_d",[[148,3],[148,49]],[[148,31],[148,49]],["el2_exu"],["variable","logic"]],["i0_rs2_bypass_en_d",[[149,3],[149,49]],[[149,31],[149,49]],["el2_exu"],["variable","logic"]],["i0_rs1_d",[[153,3],[153,39]],[[153,31],[153,39]],["el2_exu"],["variable","logic"]],["i0_rs2_d",[[153,3],[153,50]],[[153,42],[153,50]],["el2_exu"],["variable","i0_rs1_d"]],["muldiv_rs1_d",[[154,3],[154,43]],[[154,31],[154,43]],["el2_exu"],["variable","logic"]],["pred_correct_npc_r",[[158,3],[158,49]],[[158,31],[158,49]],["el2_exu"],["variable","logic"]],["i0_pred_correct_upper_r",[[159,3],[159,54]],[[159,31],[159,54]],["el2_exu"],["variable","logic"]],["i0_flush_path_upper_r",[[160,3],[160,52]],[[160,31],[160,52]],["el2_exu"],["variable","logic"]],["x_data_en",[[161,3],[161,40]],[[161,31],[161,40]],["el2_exu"],["variable","logic"]],["x_data_en_q1",[[161,3],[161,54]],[[161,42],[161,54]],["el2_exu"],["variable","x_data_en"]],["x_data_en_q2",[[161,3],[161,68]],[[161,56],[161,68]],["el2_exu"],["variable","x_data_en_q1"]],["r_data_en",[[161,3],[161,79]],[[161,70],[161,79]],["el2_exu"],["variable","x_data_en_q2"]],["r_data_en_q2",[[161,3],[161,93]],[[161,81],[161,93]],["el2_exu"],["variable","r_data_en"]],["x_ctl_en",[[162,3],[162,39]],[[162,31],[162,39]],["el2_exu"],["variable","logic"]],["r_ctl_en",[[162,3],[162,50]],[[162,42],[162,50]],["el2_exu"],["variable","x_ctl_en"]],["ghr_d_ns",[[164,3],[164,39]],[[164,31],[164,39]],["el2_exu"],["variable","logic"]],["ghr_d",[[164,3],[164,46]],[[164,41],[164,46]],["el2_exu"],["variable","ghr_d_ns"]],["ghr_x_ns",[[165,3],[165,39]],[[165,31],[165,39]],["el2_exu"],["variable","logic"]],["ghr_x",[[165,3],[165,46]],[[165,41],[165,46]],["el2_exu"],["variable","ghr_x_ns"]],["i0_taken_d",[[166,3],[166,41]],[[166,31],[166,41]],["el2_exu"],["variable","logic"]],["i0_taken_x",[[167,3],[167,41]],[[167,31],[167,41]],["el2_exu"],["variable","logic"]],["i0_valid_d",[[168,3],[168,41]],[[168,31],[168,41]],["el2_exu"],["variable","logic"]],["i0_valid_x",[[169,3],[169,41]],[[169,31],[169,41]],["el2_exu"],["variable","logic"]],["after_flush_eghr",[[170,3],[170,47]],[[170,31],[170,47]],["el2_exu"],["variable","logic"]],["final_predict_mp",[[172,3],[172,46]],[[172,30],[172,46]],["el2_exu"],["variable","el2_predict_pkt_t"]],["i0_predict_newp_d",[[173,3],[173,47]],[[173,30],[173,47]],["el2_exu"],["variable","el2_predict_pkt_t"]],["flush_in_d",[[175,3],[175,41]],[[175,31],[175,41]],["el2_exu"],["variable","logic"]],["alu_result_x",[[176,3],[176,43]],[[176,31],[176,43]],["el2_exu"],["variable","logic"]],["mul_valid_x",[[179,3],[179,42]],[[179,31],[179,42]],["el2_exu"],["variable","logic"]],["mul_result_x",[[182,3],[182,43]],[[182,31],[182,43]],["el2_exu"],["variable","logic"]],["i0_pp_r",[[184,3],[184,37]],[[184,30],[184,37]],["el2_exu"],["variable","el2_predict_pkt_t"]],["i0_flush_upper_d",[[186,3],[186,47]],[[186,31],[186,47]],["el2_exu"],["variable","logic"]],["i0_flush_path_d",[[187,3],[187,46]],[[187,31],[187,46]],["el2_exu"],["variable","logic"]],["i0_predict_p_d",[[188,3],[188,44]],[[188,30],[188,44]],["el2_exu"],["variable","el2_predict_pkt_t"]],["i0_pred_correct_upper_d",[[189,3],[189,54]],[[189,31],[189,54]],["el2_exu"],["variable","logic"]],["i0_flush_upper_x",[[191,3],[191,47]],[[191,31],[191,47]],["el2_exu"],["variable","logic"]],["i0_flush_path_x",[[192,3],[192,46]],[[192,31],[192,46]],["el2_exu"],["variable","logic"]],["i0_predict_p_x",[[193,3],[193,44]],[[193,30],[193,44]],["el2_exu"],["variable","el2_predict_pkt_t"]],["i0_pred_correct_upper_x",[[194,3],[194,54]],[[194,31],[194,54]],["el2_exu"],["variable","logic"]],["i0_branch_x",[[195,3],[195,42]],[[195,31],[195,42]],["el2_exu"],["variable","logic"]],["PREDPIPESIZE",[[197,3],[197,94]],[[197,14],[197,26]],["el2_exu"],["localparam"]],["predpipe_d",[[198,3],[198,41]],[[198,31],[198,41]],["el2_exu"],["variable","logic"]],["predpipe_x",[[198,3],[198,53]],[[198,43],[198,53]],["el2_exu"],["variable","predpipe_d"]],["predpipe_r",[[198,3],[198,65]],[[198,55],[198,65]],["el2_exu"],["variable","predpipe_x"]],["final_predpipe_mp",[[198,3],[198,84]],[[198,67],[198,84]],["el2_exu"],["variable","predpipe_r"]],["i_flush_path_x_ff",[[203,3],[203,187]],[[203,41],[203,58]],["el2_exu"],["instance","rvdffpcie"]],["i_csr_rs1_x_ff",[[204,3],[204,187]],[[204,41],[204,55]],["el2_exu"],["instance","rvdffe"]],["i_predictpacket_x_ff",[[205,3],[205,186]],[[205,40],[205,60]],["el2_exu"],["instance","rvdffppe"]],["i_predpipe_x_ff",[[206,3],[206,187]],[[206,41],[206,56]],["el2_exu"],["instance","rvdffe"]],["i_predpipe_r_ff",[[207,3],[207,187]],[[207,41],[207,56]],["el2_exu"],["instance","rvdffe"]],["i_x_ff",[[209,3],[210,212]],[[209,40],[209,46]],["el2_exu"],["instance","rvdffe"]],["i_r_ff0",[[212,3],[213,156]],[[212,42],[212,49]],["el2_exu"],["instance","rvdffppe"]],["i_flush_r_ff",[[215,3],[215,186]],[[215,40],[215,52]],["el2_exu"],["instance","rvdffpcie"]],["i_npc_r_ff",[[216,3],[216,186]],[[216,40],[216,50]],["el2_exu"],["instance","rvdffpcie"]],["i_misc_ff",[[218,3],[219,174]],[[218,40],[218,49]],["el2_exu"],["instance","rvdffie"]],["i_alu",[[282,3],[301,77]],[[282,30],[282,35]],["el2_exu"],["instance","el2_exu_alu_ctl"]],["i_mul",[[305,3],[309,107]],[[305,30],[305,35]],["el2_exu"],["instance","el2_exu_mul_ctl"]],["i_div",[[313,3],[321,77]],[[313,30],[313,35]],["el2_exu"],["instance","el2_exu_div_ctl"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/exu/multiplier.v",[[[[[["multiplier",[[3,0],[14,21]],[[3,7],[3,17]],[],["module"]],[274,8]],[[["input_a",[[19,12],[19,26]],[[19,19],[19,26]],["multiplier"],["port"]],["input_b",[[5,8],[5,15]],[[5,8],[5,15]],["multiplier"],["port","input_a"]],["input_a_stb",[[6,8],[6,19]],[[6,8],[6,19]],["multiplier"],["port","input_b"]],["input_b_stb",[[7,8],[7,19]],[[7,8],[7,19]],["multiplier"],["port","input_a_stb"]],["output_z_ack",[[8,8],[8,20]],[[8,8],[8,20]],["multiplier"],["port","input_b_stb"]],["clk",[[9,8],[9,11]],[[9,8],[9,11]],["multiplier"],["port","output_z_ack"]],["rst",[[10,8],[10,11]],[[10,8],[10,11]],["multiplier"],["port","clk"]],["output_z",[[11,8],[11,16]],[[11,8],[11,16]],["multiplier"],["port","rst"]],["output_z_stb",[[12,8],[12,20]],[[12,8],[12,20]],["multiplier"],["port","output_z"]],["input_a_ack",[[13,8],[13,19]],[[13,8],[13,19]],["multiplier"],["port","output_z_stb"]],["input_b_ack",[[14,8],[14,19]],[[14,8],[14,19]],["multiplier"],["port","input_a_ack"]],["clk",[[16,12],[16,15]],[[16,12],[16,15]],["multiplier"],["port"]],["rst",[[17,12],[17,15]],[[17,12],[17,15]],["multiplier"],["port"]],["input_a_stb",[[20,12],[20,23]],[[20,12],[20,23]],["multiplier"],["port"]],["input_a_ack",[[21,12],[21,23]],[[21,12],[21,23]],["multiplier"],["port"]],["input_b",[[23,12],[23,26]],[[23,19],[23,26]],["multiplier"],["port"]],["input_b_stb",[[24,12],[24,23]],[[24,12],[24,23]],["multiplier"],["port"]],["input_b_ack",[[25,12],[25,23]],[[25,12],[25,23]],["multiplier"],["port"]],["output_z",[[27,12],[27,27]],[[27,19],[27,27]],["multiplier"],["port"]],["output_z_stb",[[28,12],[28,24]],[[28,12],[28,24]],["multiplier"],["port"]],["output_z_ack",[[29,12],[29,24]],[[29,12],[29,24]],["multiplier"],["port"]],["s_output_z_stb",[[31,2],[31,26]],[[31,12],[31,26]],["multiplier"],["variable","reg"]],["s_output_z",[[32,2],[32,29]],[[32,19],[32,29]],["multiplier"],["variable","reg"]],["s_input_a_ack",[[33,2],[33,25]],[[33,12],[33,25]],["multiplier"],["variable","reg"]],["s_input_b_ack",[[34,2],[34,25]],[[34,12],[34,25]],["multiplier"],["variable","reg"]],["state",[[36,2],[36,23]],[[36,18],[36,23]],["multiplier"],["variable","reg"]],["get_a",[[37,2],[49,34]],[[37,12],[37,17]],["multiplier"],["parameter"]],["a",[[51,2],[51,20]],[[51,19],[51,20]],["multiplier"],["variable","reg"]],["b",[[51,2],[51,23]],[[51,22],[51,23]],["multiplier"],["variable","a"]],["z",[[51,2],[51,26]],[[51,25],[51,26]],["multiplier"],["variable","b"]],["a_m",[[52,2],[52,22]],[[52,19],[52,22]],["multiplier"],["variable","reg"]],["b_m",[[52,2],[52,27]],[[52,24],[52,27]],["multiplier"],["variable","a_m"]],["z_m",[[52,2],[52,32]],[[52,29],[52,32]],["multiplier"],["variable","b_m"]],["a_e",[[53,2],[53,21]],[[53,18],[53,21]],["multiplier"],["variable","reg"]],["b_e",[[53,2],[53,26]],[[53,23],[53,26]],["multiplier"],["variable","a_e"]],["z_e",[[53,2],[53,31]],[[53,28],[53,31]],["multiplier"],["variable","b_e"]],["a_s",[[54,2],[54,15]],[[54,12],[54,15]],["multiplier"],["variable","reg"]],["b_s",[[54,2],[54,20]],[[54,17],[54,20]],["multiplier"],["variable","a_s"]],["z_s",[[54,2],[54,25]],[[54,22],[54,25]],["multiplier"],["variable","b_s"]],["guard",[[55,2],[55,17]],[[55,12],[55,17]],["multiplier"],["variable","reg"]],["round_bit",[[55,2],[55,28]],[[55,19],[55,28]],["multiplier"],["variable","guard"]],["sticky",[[55,2],[55,36]],[[55,30],[55,36]],["multiplier"],["variable","round_bit"]],["product",[[56,2],[56,26]],[[56,19],[56,26]],["multiplier"],["variable","reg"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_aln_ctl.sv",[[[[[["el2_ifu_aln_ctl",[[[20,0],[23,0]],[[0,0],[135,43]],[[23,0],[91,5]]],[[20,7],[20,22]],[],["module"]],[708,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_ifu_aln_ctl"],["parameter-port","el2_param_t"]],["scan_mode",[[31,3],[31,59]],[[31,50],[31,59]],["el2_ifu_aln_ctl"],["port","logic"]],["rst_l",[[32,3],[32,55]],[[32,50],[32,55]],["el2_ifu_aln_ctl"],["port","logic"]],["clk",[[33,3],[33,53]],[[33,50],[33,53]],["el2_ifu_aln_ctl"],["port","logic"]],["active_clk",[[34,3],[34,60]],[[34,50],[34,60]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_async_error_start",[[36,3],[36,71]],[[36,50],[36,71]],["el2_ifu_aln_ctl"],["port","logic"]],["iccm_rd_ecc_double_err",[[38,3],[38,72]],[[38,50],[38,72]],["el2_ifu_aln_ctl"],["port","logic"]],["ic_access_fault_f",[[40,3],[40,67]],[[40,50],[40,67]],["el2_ifu_aln_ctl"],["port","logic"]],["ic_access_fault_type_f",[[41,3],[41,72]],[[41,50],[41,72]],["el2_ifu_aln_ctl"],["port","logic"]],["exu_flush_final",[[43,3],[43,65]],[[43,50],[43,65]],["el2_ifu_aln_ctl"],["port","logic"]],["dec_i0_decode_d",[[45,3],[45,65]],[[45,50],[45,65]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_fetch_data_f",[[47,3],[47,66]],[[47,50],[47,66]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_fetch_val",[[49,3],[49,63]],[[49,50],[49,63]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_fetch_pc",[[50,3],[50,62]],[[50,50],[50,62]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_i0_valid",[[54,3],[54,62]],[[54,50],[54,62]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_i0_icaf",[[55,3],[55,61]],[[55,50],[55,61]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_i0_icaf_type",[[56,3],[56,66]],[[56,50],[56,66]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_i0_icaf_second",[[57,3],[57,68]],[[57,50],[57,68]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_i0_dbecc",[[59,3],[59,62]],[[59,50],[59,62]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_i0_instr",[[60,3],[60,62]],[[60,50],[60,62]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_i0_pc",[[61,3],[61,59]],[[61,50],[61,59]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_i0_pc4",[[62,3],[62,60]],[[62,50],[62,60]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_fb_consume1",[[64,3],[64,65]],[[64,50],[64,65]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_fb_consume2",[[65,3],[65,65]],[[65,50],[65,65]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_bp_fghr_f",[[68,3],[68,63]],[[68,50],[68,63]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_bp_btb_target_f",[[69,3],[69,69]],[[69,50],[69,69]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_bp_poffset_f",[[70,3],[70,66]],[[70,50],[70,66]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_bp_fa_index_f",[[71,3],[71,67]],[[71,50],[71,67]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_bp_hist0_f",[[73,3],[73,64]],[[73,50],[73,64]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_bp_hist1_f",[[74,3],[74,64]],[[74,50],[74,64]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_bp_pc4_f",[[75,3],[75,62]],[[75,50],[75,62]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_bp_way_f",[[76,3],[76,62]],[[76,50],[76,62]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_bp_valid_f",[[77,3],[77,64]],[[77,50],[77,64]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_bp_ret_f",[[78,3],[78,62]],[[78,50],[78,62]],["el2_ifu_aln_ctl"],["port","logic"]],["i0_brp",[[81,3],[81,55]],[[81,49],[81,55]],["el2_ifu_aln_ctl"],["port","el2_br_pkt_t"]],["ifu_i0_bp_index",[[82,3],[82,65]],[[82,50],[82,65]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_i0_bp_fghr",[[83,3],[83,64]],[[83,50],[83,64]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_i0_bp_btag",[[84,3],[84,64]],[[84,50],[84,64]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_i0_fa_index",[[86,3],[86,65]],[[86,50],[86,65]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_pmu_instr_aligned",[[88,3],[88,71]],[[88,50],[88,71]],["el2_ifu_aln_ctl"],["port","logic"]],["ifu_i0_cinst",[[90,3],[90,62]],[[90,50],[90,62]],["el2_ifu_aln_ctl"],["port","logic"]],["ifvalid",[[95,3],[95,57]],[[95,50],[95,57]],["el2_ifu_aln_ctl"],["variable","logic"]],["shift_f1_f0",[[96,3],[96,61]],[[96,50],[96,61]],["el2_ifu_aln_ctl"],["variable","logic"]],["shift_f2_f0",[[96,3],[96,74]],[[96,63],[96,74]],["el2_ifu_aln_ctl"],["variable","shift_f1_f0"]],["shift_f2_f1",[[96,3],[96,87]],[[96,76],[96,87]],["el2_ifu_aln_ctl"],["variable","shift_f2_f0"]],["fetch_to_f0",[[97,3],[97,61]],[[97,50],[97,61]],["el2_ifu_aln_ctl"],["variable","logic"]],["fetch_to_f1",[[97,3],[97,74]],[[97,63],[97,74]],["el2_ifu_aln_ctl"],["variable","fetch_to_f0"]],["fetch_to_f2",[[97,3],[97,87]],[[97,76],[97,87]],["el2_ifu_aln_ctl"],["variable","fetch_to_f1"]],["f2val_in",[[99,3],[99,58]],[[99,50],[99,58]],["el2_ifu_aln_ctl"],["variable","logic"]],["f2val",[[99,3],[99,65]],[[99,60],[99,65]],["el2_ifu_aln_ctl"],["variable","f2val_in"]],["f1val_in",[[100,3],[100,58]],[[100,50],[100,58]],["el2_ifu_aln_ctl"],["variable","logic"]],["f1val",[[100,3],[100,65]],[[100,60],[100,65]],["el2_ifu_aln_ctl"],["variable","f1val_in"]],["f0val_in",[[101,3],[101,58]],[[101,50],[101,58]],["el2_ifu_aln_ctl"],["variable","logic"]],["f0val",[[101,3],[101,65]],[[101,60],[101,65]],["el2_ifu_aln_ctl"],["variable","f0val_in"]],["sf1val",[[102,3],[102,56]],[[102,50],[102,56]],["el2_ifu_aln_ctl"],["variable","logic"]],["sf0val",[[102,3],[102,64]],[[102,58],[102,64]],["el2_ifu_aln_ctl"],["variable","sf1val"]],["aligndata",[[104,3],[104,59]],[[104,50],[104,59]],["el2_ifu_aln_ctl"],["variable","logic"]],["first4B",[[105,3],[105,57]],[[105,50],[105,57]],["el2_ifu_aln_ctl"],["variable","logic"]],["first2B",[[105,3],[105,66]],[[105,59],[105,66]],["el2_ifu_aln_ctl"],["variable","first4B"]],["uncompress0",[[107,3],[107,61]],[[107,50],[107,61]],["el2_ifu_aln_ctl"],["variable","logic"]],["i0_shift",[[108,3],[108,58]],[[108,50],[108,58]],["el2_ifu_aln_ctl"],["variable","logic"]],["shift_2B",[[109,3],[109,58]],[[109,50],[109,58]],["el2_ifu_aln_ctl"],["variable","logic"]],["shift_4B",[[109,3],[109,68]],[[109,60],[109,68]],["el2_ifu_aln_ctl"],["variable","shift_2B"]],["f1_shift_2B",[[110,3],[110,61]],[[110,50],[110,61]],["el2_ifu_aln_ctl"],["variable","logic"]],["f2_valid",[[111,3],[111,58]],[[111,50],[111,58]],["el2_ifu_aln_ctl"],["variable","logic"]],["sf1_valid",[[111,3],[111,69]],[[111,60],[111,69]],["el2_ifu_aln_ctl"],["variable","f2_valid"]],["sf0_valid",[[111,3],[111,80]],[[111,71],[111,80]],["el2_ifu_aln_ctl"],["variable","sf1_valid"]],["ifirst",[[113,3],[113,56]],[[113,50],[113,56]],["el2_ifu_aln_ctl"],["variable","logic"]],["alignval",[[114,3],[114,58]],[[114,50],[114,58]],["el2_ifu_aln_ctl"],["variable","logic"]],["firstpc",[[115,3],[115,57]],[[115,50],[115,57]],["el2_ifu_aln_ctl"],["variable","logic"]],["secondpc",[[115,3],[115,67]],[[115,59],[115,67]],["el2_ifu_aln_ctl"],["variable","firstpc"]],["f1poffset",[[117,3],[117,59]],[[117,50],[117,59]],["el2_ifu_aln_ctl"],["variable","logic"]],["f0poffset",[[118,3],[118,59]],[[118,50],[118,59]],["el2_ifu_aln_ctl"],["variable","logic"]],["f1fghr",[[119,3],[119,56]],[[119,50],[119,56]],["el2_ifu_aln_ctl"],["variable","logic"]],["f0fghr",[[120,3],[120,56]],[[120,50],[120,56]],["el2_ifu_aln_ctl"],["variable","logic"]],["f1hist1",[[121,3],[121,57]],[[121,50],[121,57]],["el2_ifu_aln_ctl"],["variable","logic"]],["f0hist1",[[122,3],[122,57]],[[122,50],[122,57]],["el2_ifu_aln_ctl"],["variable","logic"]],["f1hist0",[[123,3],[123,57]],[[123,50],[123,57]],["el2_ifu_aln_ctl"],["variable","logic"]],["f0hist0",[[124,3],[124,57]],[[124,50],[124,57]],["el2_ifu_aln_ctl"],["variable","logic"]],["f0index",[[126,3],[126,57]],[[126,50],[126,57]],["el2_ifu_aln_ctl"],["variable","logic"]],["f1index",[[126,3],[126,66]],[[126,59],[126,66]],["el2_ifu_aln_ctl"],["variable","f0index"]],["alignindex",[[126,3],[126,78]],[[126,68],[126,78]],["el2_ifu_aln_ctl"],["variable","f1index"]],["f1ictype",[[128,3],[128,58]],[[128,50],[128,58]],["el2_ifu_aln_ctl"],["variable","logic"]],["f0ictype",[[129,3],[129,58]],[[129,50],[129,58]],["el2_ifu_aln_ctl"],["variable","logic"]],["f1pc4",[[131,3],[131,55]],[[131,50],[131,55]],["el2_ifu_aln_ctl"],["variable","logic"]],["f0pc4",[[132,3],[132,55]],[[132,50],[132,55]],["el2_ifu_aln_ctl"],["variable","logic"]],["f1ret",[[134,3],[134,55]],[[134,50],[134,55]],["el2_ifu_aln_ctl"],["variable","logic"]],["f0ret",[[135,3],[135,55]],[[135,50],[135,55]],["el2_ifu_aln_ctl"],["variable","logic"]],["f1way",[[136,3],[136,55]],[[136,50],[136,55]],["el2_ifu_aln_ctl"],["variable","logic"]],["f0way",[[137,3],[137,55]],[[137,50],[137,55]],["el2_ifu_aln_ctl"],["variable","logic"]],["f1brend",[[139,3],[139,57]],[[139,50],[139,57]],["el2_ifu_aln_ctl"],["variable","logic"]],["f0brend",[[140,3],[140,57]],[[140,50],[140,57]],["el2_ifu_aln_ctl"],["variable","logic"]],["alignbrend",[[142,3],[142,60]],[[142,50],[142,60]],["el2_ifu_aln_ctl"],["variable","logic"]],["alignpc4",[[143,3],[143,58]],[[143,50],[143,58]],["el2_ifu_aln_ctl"],["variable","logic"]],["alignret",[[145,3],[145,58]],[[145,50],[145,58]],["el2_ifu_aln_ctl"],["variable","logic"]],["alignway",[[146,3],[146,58]],[[146,50],[146,58]],["el2_ifu_aln_ctl"],["variable","logic"]],["alignhist1",[[147,3],[147,60]],[[147,50],[147,60]],["el2_ifu_aln_ctl"],["variable","logic"]],["alignhist0",[[148,3],[148,60]],[[148,50],[148,60]],["el2_ifu_aln_ctl"],["variable","logic"]],["alignfromf1",[[149,3],[149,61]],[[149,50],[149,61]],["el2_ifu_aln_ctl"],["variable","logic"]],["i0_ends_f1",[[150,3],[150,60]],[[150,50],[150,60]],["el2_ifu_aln_ctl"],["variable","logic"]],["i0_br_start_error",[[151,3],[151,67]],[[151,50],[151,67]],["el2_ifu_aln_ctl"],["variable","logic"]],["f1prett",[[153,3],[153,57]],[[153,50],[153,57]],["el2_ifu_aln_ctl"],["variable","logic"]],["f0prett",[[154,3],[154,57]],[[154,50],[154,57]],["el2_ifu_aln_ctl"],["variable","logic"]],["f1dbecc",[[155,3],[155,57]],[[155,50],[155,57]],["el2_ifu_aln_ctl"],["variable","logic"]],["f0dbecc",[[156,3],[156,57]],[[156,50],[156,57]],["el2_ifu_aln_ctl"],["variable","logic"]],["f1icaf",[[157,3],[157,56]],[[157,50],[157,56]],["el2_ifu_aln_ctl"],["variable","logic"]],["f0icaf",[[158,3],[158,56]],[[158,50],[158,56]],["el2_ifu_aln_ctl"],["variable","logic"]],["aligndbecc",[[160,3],[160,60]],[[160,50],[160,60]],["el2_ifu_aln_ctl"],["variable","logic"]],["alignicaf",[[161,3],[161,59]],[[161,50],[161,59]],["el2_ifu_aln_ctl"],["variable","logic"]],["i0_brp_pc4",[[162,3],[162,60]],[[162,50],[162,60]],["el2_ifu_aln_ctl"],["variable","logic"]],["firstpc_hash",[[164,3],[164,62]],[[164,50],[164,62]],["el2_ifu_aln_ctl"],["variable","logic"]],["secondpc_hash",[[164,3],[164,77]],[[164,64],[164,77]],["el2_ifu_aln_ctl"],["variable","firstpc_hash"]],["first_legal",[[166,3],[166,61]],[[166,50],[166,61]],["el2_ifu_aln_ctl"],["variable","logic"]],["wrptr",[[168,3],[168,55]],[[168,50],[168,55]],["el2_ifu_aln_ctl"],["variable","logic"]],["wrptr_in",[[168,3],[168,65]],[[168,57],[168,65]],["el2_ifu_aln_ctl"],["variable","wrptr"]],["rdptr",[[169,3],[169,55]],[[169,50],[169,55]],["el2_ifu_aln_ctl"],["variable","logic"]],["rdptr_in",[[169,3],[169,65]],[[169,57],[169,65]],["el2_ifu_aln_ctl"],["variable","rdptr"]],["qwen",[[170,3],[170,54]],[[170,50],[170,54]],["el2_ifu_aln_ctl"],["variable","logic"]],["q2",[[173,3],[173,52]],[[173,50],[173,52]],["el2_ifu_aln_ctl"],["variable","logic"]],["q1",[[173,3],[173,55]],[[173,53],[173,55]],["el2_ifu_aln_ctl"],["variable","q2"]],["q0",[[173,3],[173,58]],[[173,56],[173,58]],["el2_ifu_aln_ctl"],["variable","q1"]],["q2off_in",[[176,3],[176,58]],[[176,50],[176,58]],["el2_ifu_aln_ctl"],["variable","logic"]],["q2off",[[176,3],[176,65]],[[176,60],[176,65]],["el2_ifu_aln_ctl"],["variable","q2off_in"]],["q1off_in",[[177,3],[177,58]],[[177,50],[177,58]],["el2_ifu_aln_ctl"],["variable","logic"]],["q1off",[[177,3],[177,65]],[[177,60],[177,65]],["el2_ifu_aln_ctl"],["variable","q1off_in"]],["q0off_in",[[178,3],[178,58]],[[178,50],[178,58]],["el2_ifu_aln_ctl"],["variable","logic"]],["q0off",[[178,3],[178,65]],[[178,60],[178,65]],["el2_ifu_aln_ctl"],["variable","q0off_in"]],["f0_shift_2B",[[179,3],[179,61]],[[179,50],[179,61]],["el2_ifu_aln_ctl"],["variable","logic"]],["q0eff",[[181,3],[181,55]],[[181,50],[181,55]],["el2_ifu_aln_ctl"],["variable","logic"]],["q0final",[[182,3],[182,57]],[[182,50],[182,57]],["el2_ifu_aln_ctl"],["variable","logic"]],["q0ptr",[[183,3],[183,55]],[[183,50],[183,55]],["el2_ifu_aln_ctl"],["variable","logic"]],["q0sel",[[184,3],[184,55]],[[184,50],[184,55]],["el2_ifu_aln_ctl"],["variable","logic"]],["q1eff",[[186,3],[186,55]],[[186,50],[186,55]],["el2_ifu_aln_ctl"],["variable","logic"]],["q1final",[[187,3],[187,57]],[[187,50],[187,57]],["el2_ifu_aln_ctl"],["variable","logic"]],["q1ptr",[[188,3],[188,55]],[[188,50],[188,55]],["el2_ifu_aln_ctl"],["variable","logic"]],["q1sel",[[189,3],[189,55]],[[189,50],[189,55]],["el2_ifu_aln_ctl"],["variable","logic"]],["qren",[[191,3],[191,54]],[[191,50],[191,54]],["el2_ifu_aln_ctl"],["variable","logic"]],["consume_fb1",[[193,3],[193,61]],[[193,50],[193,61]],["el2_ifu_aln_ctl"],["variable","logic"]],["consume_fb0",[[193,3],[193,74]],[[193,63],[193,74]],["el2_ifu_aln_ctl"],["variable","consume_fb1"]],["icaf_eff",[[194,3],[194,58]],[[194,50],[194,58]],["el2_ifu_aln_ctl"],["variable","logic"]],["BRDATA_SIZE",[[196,3],[196,126]],[[196,50],[196,61]],["el2_ifu_aln_ctl"],["localparam"]],["BRDATA_WIDTH",[[197,3],[197,123]],[[197,50],[197,62]],["el2_ifu_aln_ctl"],["localparam"]],["brdata_in",[[198,3],[198,59]],[[198,50],[198,59]],["el2_ifu_aln_ctl"],["variable","logic"]],["brdata2",[[198,3],[198,68]],[[198,61],[198,68]],["el2_ifu_aln_ctl"],["variable","brdata_in"]],["brdata1",[[198,3],[198,77]],[[198,70],[198,77]],["el2_ifu_aln_ctl"],["variable","brdata2"]],["brdata0",[[198,3],[198,86]],[[198,79],[198,86]],["el2_ifu_aln_ctl"],["variable","brdata1"]],["brdata1eff",[[199,3],[199,60]],[[199,50],[199,60]],["el2_ifu_aln_ctl"],["variable","logic"]],["brdata0eff",[[199,3],[199,72]],[[199,62],[199,72]],["el2_ifu_aln_ctl"],["variable","brdata1eff"]],["brdata1final",[[200,3],[200,62]],[[200,50],[200,62]],["el2_ifu_aln_ctl"],["variable","logic"]],["brdata0final",[[200,3],[200,76]],[[200,64],[200,76]],["el2_ifu_aln_ctl"],["variable","brdata1final"]],["MHI",[[202,3],[202,99]],[[202,50],[202,53]],["el2_ifu_aln_ctl"],["localparam"]],["MSIZE",[[203,3],[203,99]],[[203,50],[203,55]],["el2_ifu_aln_ctl"],["localparam"]],["misc_data_in",[[205,3],[205,62]],[[205,50],[205,62]],["el2_ifu_aln_ctl"],["variable","logic"]],["misc2",[[205,3],[205,69]],[[205,64],[205,69]],["el2_ifu_aln_ctl"],["variable","misc_data_in"]],["misc1",[[205,3],[205,76]],[[205,71],[205,76]],["el2_ifu_aln_ctl"],["variable","misc2"]],["misc0",[[205,3],[205,83]],[[205,78],[205,83]],["el2_ifu_aln_ctl"],["variable","misc1"]],["misc1eff",[[206,3],[206,58]],[[206,50],[206,58]],["el2_ifu_aln_ctl"],["variable","logic"]],["misc0eff",[[206,3],[206,68]],[[206,60],[206,68]],["el2_ifu_aln_ctl"],["variable","misc1eff"]],["firstbrtag_hash",[[208,3],[208,64]],[[208,49],[208,64]],["el2_ifu_aln_ctl"],["variable","logic"]],["secondbrtag_hash",[[208,3],[208,82]],[[208,66],[208,82]],["el2_ifu_aln_ctl"],["variable","firstbrtag_hash"]],["error_stall_in",[[210,3],[210,63]],[[210,49],[210,63]],["el2_ifu_aln_ctl"],["variable","logic"]],["error_stall",[[210,3],[210,76]],[[210,65],[210,76]],["el2_ifu_aln_ctl"],["variable","error_stall_in"]],["bundle1ff",[[214,3],[218,35]],[[214,23],[214,32]],["el2_ifu_aln_ctl"],["instance","rvdff"]],["bundle2ff",[[220,3],[223,50]],[[220,38],[220,47]],["el2_ifu_aln_ctl"],["instance","rvdffie"]],["brdata2ff",[[226,3],[226,141]],[[226,26],[226,35]],["el2_ifu_aln_ctl"],["instance","rvdffe"]],["brdata1ff",[[227,3],[227,141]],[[227,26],[227,35]],["el2_ifu_aln_ctl"],["instance","rvdffe"]],["brdata0ff",[[228,3],[228,141]],[[228,26],[228,35]],["el2_ifu_aln_ctl"],["instance","rvdffe"]],["misc2ff",[[229,3],[229,129]],[[229,26],[229,33]],["el2_ifu_aln_ctl"],["instance","rvdffe"]],["misc1ff",[[230,3],[230,129]],[[230,26],[230,33]],["el2_ifu_aln_ctl"],["instance","rvdffe"]],["misc0ff",[[231,3],[231,129]],[[231,26],[231,33]],["el2_ifu_aln_ctl"],["instance","rvdffe"]],["miscff",[[235,3],[242,57]],[[235,43],[235,49]],["el2_ifu_aln_ctl"],["instance","rvdffie"]],["q2pc",[[245,2],[245,19]],[[245,15],[245,19]],["el2_ifu_aln_ctl"],["variable","logic"]],["q1pc",[[245,2],[245,25]],[[245,21],[245,25]],["el2_ifu_aln_ctl"],["variable","q2pc"]],["q0pc",[[245,2],[245,31]],[[245,27],[245,31]],["el2_ifu_aln_ctl"],["variable","q1pc"]],["q2pcff",[[247,3],[247,125]],[[247,26],[247,32]],["el2_ifu_aln_ctl"],["instance","rvdffe"]],["q1pcff",[[248,3],[248,125]],[[248,26],[248,32]],["el2_ifu_aln_ctl"],["instance","rvdffe"]],["q0pcff",[[249,3],[249,125]],[[249,26],[249,32]],["el2_ifu_aln_ctl"],["instance","rvdffe"]],["q2ff",[[251,3],[251,125]],[[251,26],[251,30]],["el2_ifu_aln_ctl"],["instance","rvdffe"]],["q1ff",[[252,3],[252,125]],[[252,26],[252,30]],["el2_ifu_aln_ctl"],["instance","rvdffe"]],["q0ff",[[253,3],[253,125]],[[253,26],[253,30]],["el2_ifu_aln_ctl"],["instance","rvdffe"]],["q0pceff",[[487,3],[487,23]],[[487,16],[487,23]],["el2_ifu_aln_ctl"],["variable","logic"]],["q0pcfinal",[[487,3],[487,34]],[[487,25],[487,34]],["el2_ifu_aln_ctl"],["variable","q0pceff"]],["q1pceff",[[488,3],[488,23]],[[488,16],[488,23]],["el2_ifu_aln_ctl"],["variable","logic"]],["firsthash",[[587,3],[588,96]],[[587,32],[587,41]],["el2_ifu_aln_ctl"],["instance","el2_btb_addr_hash"]],["secondhash",[[589,3],[590,96]],[[589,32],[589,42]],["el2_ifu_aln_ctl"],["instance","el2_btb_addr_hash"]],["first_brhash",[[598,9],[599,103]],[[598,42],[598,54]],["el2_ifu_aln_ctl"],["instance","el2_btb_tag_hash_fold"]],["second_brhash",[[600,9],[601,103]],[[600,42],[600,55]],["el2_ifu_aln_ctl"],["instance","el2_btb_tag_hash_fold"]],["first_brhash",[[604,9],[605,98]],[[604,37],[604,49]],["el2_ifu_aln_ctl"],["instance","el2_btb_tag_hash"]],["second_brhash",[[606,9],[607,98]],[[606,37],[606,50]],["el2_ifu_aln_ctl"],["instance","el2_btb_tag_hash"]],["compress0",[[679,3],[679,100]],[[679,24],[679,33]],["el2_ifu_aln_ctl"],["instance","el2_ifu_compress_ctl"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_bp_ctl.sv",[[[[[["el2_ifu_bp_ctl",[[[26,0],[29,0]],[[0,0],[174,46]],[[29,0],[78,5]]],[[26,7],[26,21]],[],["module"]],[896,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_ifu_bp_ctl"],["parameter-port","el2_param_t"]],["clk",[[33,3],[33,18]],[[33,15],[33,18]],["el2_ifu_bp_ctl"],["port","logic"]],["rst_l",[[34,3],[34,20]],[[34,15],[34,20]],["el2_ifu_bp_ctl"],["port","logic"]],["ic_hit_f",[[36,3],[36,23]],[[36,15],[36,23]],["el2_ifu_bp_ctl"],["port","logic"]],["ifc_fetch_addr_f",[[38,3],[38,38]],[[38,22],[38,38]],["el2_ifu_bp_ctl"],["port","logic"]],["ifc_fetch_req_f",[[39,3],[39,30]],[[39,15],[39,30]],["el2_ifu_bp_ctl"],["port","logic"]],["dec_tlu_br0_r_pkt",[[41,3],[41,43]],[[41,26],[41,43]],["el2_ifu_bp_ctl"],["port","el2_br_tlu_pkt_t"]],["exu_i0_br_fghr_r",[[42,3],[42,53]],[[42,37],[42,53]],["el2_ifu_bp_ctl"],["port","logic"]],["exu_i0_br_index_r",[[43,3],[43,64]],[[43,47],[43,64]],["el2_ifu_bp_ctl"],["port","logic"]],["dec_fa_error_index",[[45,3],[45,59]],[[45,41],[45,59]],["el2_ifu_bp_ctl"],["port","logic"]],["dec_tlu_flush_lower_wb",[[47,3],[47,37]],[[47,15],[47,37]],["el2_ifu_bp_ctl"],["port","logic"]],["dec_tlu_flush_leak_one_wb",[[48,3],[48,40]],[[48,15],[48,40]],["el2_ifu_bp_ctl"],["port","logic"]],["dec_tlu_bpred_disable",[[50,3],[50,36]],[[50,15],[50,36]],["el2_ifu_bp_ctl"],["port","logic"]],["exu_mp_pkt",[[52,3],[52,38]],[[52,28],[52,38]],["el2_ifu_bp_ctl"],["port","el2_predict_pkt_t"]],["exu_mp_eghr",[[54,3],[54,48]],[[54,37],[54,48]],["el2_ifu_bp_ctl"],["port","logic"]],["exu_mp_fghr",[[55,3],[55,49]],[[55,38],[55,49]],["el2_ifu_bp_ctl"],["port","logic"]],["exu_mp_index",[[56,3],[56,60]],[[56,48],[56,60]],["el2_ifu_bp_ctl"],["port","logic"]],["exu_mp_btag",[[57,3],[57,50]],[[57,39],[57,50]],["el2_ifu_bp_ctl"],["port","logic"]],["exu_flush_final",[[59,3],[59,30]],[[59,15],[59,30]],["el2_ifu_bp_ctl"],["port","logic"]],["ifu_bp_hit_taken_f",[[61,3],[61,34]],[[61,16],[61,34]],["el2_ifu_bp_ctl"],["port","logic"]],["ifu_bp_btb_target_f",[[62,3],[62,42]],[[62,23],[62,42]],["el2_ifu_bp_ctl"],["port","logic"]],["ifu_bp_inst_mask_f",[[63,3],[63,34]],[[63,16],[63,34]],["el2_ifu_bp_ctl"],["port","logic"]],["ifu_bp_fghr_f",[[65,3],[65,51]],[[65,38],[65,51]],["el2_ifu_bp_ctl"],["port","logic"]],["ifu_bp_way_f",[[67,3],[67,34]],[[67,22],[67,34]],["el2_ifu_bp_ctl"],["port","logic"]],["ifu_bp_ret_f",[[68,3],[68,34]],[[68,22],[68,34]],["el2_ifu_bp_ctl"],["port","logic"]],["ifu_bp_hist1_f",[[69,3],[69,36]],[[69,22],[69,36]],["el2_ifu_bp_ctl"],["port","logic"]],["ifu_bp_hist0_f",[[70,3],[70,36]],[[70,22],[70,36]],["el2_ifu_bp_ctl"],["port","logic"]],["ifu_bp_pc4_f",[[71,3],[71,34]],[[71,22],[71,34]],["el2_ifu_bp_ctl"],["port","logic"]],["ifu_bp_valid_f",[[72,3],[72,36]],[[72,22],[72,36]],["el2_ifu_bp_ctl"],["port","logic"]],["ifu_bp_poffset_f",[[73,3],[73,39]],[[73,23],[73,39]],["el2_ifu_bp_ctl"],["port","logic"]],["ifu_bp_fa_index_f",[[75,3],[75,68]],[[75,51],[75,68]],["el2_ifu_bp_ctl"],["port","logic"]],["scan_mode",[[77,3],[77,31]],[[77,22],[77,31]],["el2_ifu_bp_ctl"],["port","logic"]],["BTB_DWIDTH",[[81,3],[81,67]],[[81,14],[81,24]],["el2_ifu_bp_ctl"],["localparam"]],["BTB_DWIDTH_TOP",[[82,3],[82,83]],[[82,14],[82,28]],["el2_ifu_bp_ctl"],["localparam"]],["BTB_FA_INDEX",[[83,3],[83,51]],[[83,14],[83,26]],["el2_ifu_bp_ctl"],["localparam"]],["FA_CMP_LOWER",[[84,3],[84,53]],[[84,14],[84,26]],["el2_ifu_bp_ctl"],["localparam"]],["FA_TAG_END_UPPER",[[85,3],[85,81]],[[85,14],[85,30]],["el2_ifu_bp_ctl"],["localparam"]],["FA_TAG_START_LOWER",[[86,3],[86,82]],[[86,14],[86,32]],["el2_ifu_bp_ctl"],["localparam"]],["FA_TAG_END_LOWER",[[87,3],[87,61]],[[87,14],[87,30]],["el2_ifu_bp_ctl"],["localparam"]],["TAG_START",[[89,3],[89,37]],[[89,14],[89,23]],["el2_ifu_bp_ctl"],["localparam"]],["PC4",[[90,3],[90,20]],[[90,14],[90,17]],["el2_ifu_bp_ctl"],["localparam"]],["BOFF",[[91,3],[91,21]],[[91,14],[91,18]],["el2_ifu_bp_ctl"],["localparam"]],["CALL",[[92,3],[92,21]],[[92,14],[92,18]],["el2_ifu_bp_ctl"],["localparam"]],["RET",[[93,3],[93,20]],[[93,14],[93,17]],["el2_ifu_bp_ctl"],["localparam"]],["BV",[[94,3],[94,19]],[[94,14],[94,16]],["el2_ifu_bp_ctl"],["localparam"]],["LRU_SIZE",[[96,3],[96,42]],[[96,14],[96,22]],["el2_ifu_bp_ctl"],["localparam"]],["NUM_BHT_LOOP",[[97,3],[97,82]],[[97,14],[97,26]],["el2_ifu_bp_ctl"],["localparam"]],["NUM_BHT_LOOP_INNER_HI",[[98,3],[98,101]],[[98,14],[98,35]],["el2_ifu_bp_ctl"],["localparam"]],["NUM_BHT_LOOP_OUTER_LO",[[99,3],[99,101]],[[99,14],[99,35]],["el2_ifu_bp_ctl"],["localparam"]],["BHT_NO_ADDR_MATCH",[[100,3],[100,64]],[[100,14],[100,31]],["el2_ifu_bp_ctl"],["localparam"]],["exu_mp_valid_write",[[103,3],[103,27]],[[103,9],[103,27]],["el2_ifu_bp_ctl"],["variable","logic"]],["exu_mp_ataken",[[104,3],[104,22]],[[104,9],[104,22]],["el2_ifu_bp_ctl"],["variable","logic"]],["exu_mp_valid",[[105,3],[105,21]],[[105,9],[105,21]],["el2_ifu_bp_ctl"],["variable","logic"]],["exu_mp_boffset",[[106,3],[106,23]],[[106,9],[106,23]],["el2_ifu_bp_ctl"],["variable","logic"]],["exu_mp_pc4",[[107,3],[107,19]],[[107,9],[107,19]],["el2_ifu_bp_ctl"],["variable","logic"]],["exu_mp_call",[[108,3],[108,20]],[[108,9],[108,20]],["el2_ifu_bp_ctl"],["variable","logic"]],["exu_mp_ret",[[109,3],[109,19]],[[109,9],[109,19]],["el2_ifu_bp_ctl"],["variable","logic"]],["exu_mp_ja",[[110,3],[110,18]],[[110,9],[110,18]],["el2_ifu_bp_ctl"],["variable","logic"]],["exu_mp_hist",[[111,3],[111,26]],[[111,15],[111,26]],["el2_ifu_bp_ctl"],["variable","logic"]],["exu_mp_tgt",[[112,3],[112,26]],[[112,16],[112,26]],["el2_ifu_bp_ctl"],["variable","logic"]],["exu_mp_addr",[[113,3],[113,52]],[[113,41],[113,52]],["el2_ifu_bp_ctl"],["variable","logic"]],["dec_tlu_br0_v_wb",[[114,3],[114,59]],[[114,43],[114,59]],["el2_ifu_bp_ctl"],["variable","logic"]],["dec_tlu_br0_hist_wb",[[115,3],[115,62]],[[115,43],[115,62]],["el2_ifu_bp_ctl"],["variable","logic"]],["dec_tlu_br0_addr_wb",[[116,3],[116,60]],[[116,41],[116,60]],["el2_ifu_bp_ctl"],["variable","logic"]],["dec_tlu_br0_error_wb",[[117,3],[117,63]],[[117,43],[117,63]],["el2_ifu_bp_ctl"],["variable","logic"]],["dec_tlu_br0_start_error_wb",[[118,3],[118,69]],[[118,43],[118,69]],["el2_ifu_bp_ctl"],["variable","logic"]],["exu_i0_br_fghr_wb",[[119,3],[119,60]],[[119,43],[119,60]],["el2_ifu_bp_ctl"],["variable","logic"]],["use_mp_way",[[121,3],[121,19]],[[121,9],[121,19]],["el2_ifu_bp_ctl"],["variable","logic"]],["use_mp_way_p1",[[121,3],[121,34]],[[121,21],[121,34]],["el2_ifu_bp_ctl"],["variable","use_mp_way"]],["rets_out",[[122,3],[122,47]],[[122,39],[122,47]],["el2_ifu_bp_ctl"],["variable","logic"]],["rets_in",[[122,3],[122,56]],[[122,49],[122,56]],["el2_ifu_bp_ctl"],["variable","rets_out"]],["rsenable",[[123,3],[123,48]],[[123,40],[123,48]],["el2_ifu_bp_ctl"],["variable","logic"]],["btb_rd_tgt_f",[[126,3],[126,34]],[[126,22],[126,34]],["el2_ifu_bp_ctl"],["variable","logic"]],["btb_rd_pc4_f",[[127,3],[127,34]],[[127,22],[127,34]],["el2_ifu_bp_ctl"],["variable","logic"]],["btb_rd_call_f",[[127,3],[127,49]],[[127,36],[127,49]],["el2_ifu_bp_ctl"],["variable","btb_rd_pc4_f"]],["btb_rd_ret_f",[[127,3],[127,63]],[[127,51],[127,63]],["el2_ifu_bp_ctl"],["variable","btb_rd_call_f"]],["bp_total_branch_offset_f",[[128,3],[128,46]],[[128,22],[128,46]],["el2_ifu_bp_ctl"],["variable","logic"]],["bp_btb_target_adder_f",[[130,3],[130,43]],[[130,22],[130,43]],["el2_ifu_bp_ctl"],["variable","logic"]],["bp_rs_call_target_f",[[131,3],[131,41]],[[131,22],[131,41]],["el2_ifu_bp_ctl"],["variable","logic"]],["rs_push",[[132,3],[132,29]],[[132,22],[132,29]],["el2_ifu_bp_ctl"],["variable","logic"]],["rs_pop",[[132,3],[132,37]],[[132,31],[132,37]],["el2_ifu_bp_ctl"],["variable","rs_push"]],["rs_hold",[[132,3],[132,46]],[[132,39],[132,46]],["el2_ifu_bp_ctl"],["variable","rs_pop"]],["btb_rd_addr_p1_f",[[133,3],[133,57]],[[133,41],[133,57]],["el2_ifu_bp_ctl"],["variable","logic"]],["btb_wr_addr",[[133,3],[133,70]],[[133,59],[133,70]],["el2_ifu_bp_ctl"],["variable","btb_rd_addr_p1_f"]],["btb_rd_addr_f",[[133,3],[133,85]],[[133,72],[133,85]],["el2_ifu_bp_ctl"],["variable","btb_wr_addr"]],["btb_wr_tag",[[134,3],[134,42]],[[134,32],[134,42]],["el2_ifu_bp_ctl"],["variable","logic"]],["fetch_rd_tag_f",[[134,3],[134,58]],[[134,44],[134,58]],["el2_ifu_bp_ctl"],["variable","btb_wr_tag"]],["fetch_rd_tag_p1_f",[[134,3],[134,77]],[[134,60],[134,77]],["el2_ifu_bp_ctl"],["variable","fetch_rd_tag_f"]],["btb_wr_data",[[135,3],[135,44]],[[135,33],[135,44]],["el2_ifu_bp_ctl"],["variable","logic"]],["btb_wr_en_way0",[[136,3],[136,37]],[[136,23],[136,37]],["el2_ifu_bp_ctl"],["variable","logic"]],["btb_wr_en_way1",[[136,3],[136,53]],[[136,39],[136,53]],["el2_ifu_bp_ctl"],["variable","btb_wr_en_way0"]],["dec_tlu_error_wb",[[139,3],[139,39]],[[139,23],[139,39]],["el2_ifu_bp_ctl"],["variable","logic"]],["btb_valid",[[139,3],[139,50]],[[139,41],[139,50]],["el2_ifu_bp_ctl"],["variable","dec_tlu_error_wb"]],["dec_tlu_br0_middle_wb",[[139,3],[139,73]],[[139,52],[139,73]],["el2_ifu_bp_ctl"],["variable","btb_valid"]],["btb_error_addr_wb",[[140,3],[140,65]],[[140,48],[140,65]],["el2_ifu_bp_ctl"],["variable","logic"]],["branch_error_collision_f",[[141,3],[141,33]],[[141,9],[141,33]],["el2_ifu_bp_ctl"],["variable","logic"]],["fetch_mp_collision_f",[[141,3],[141,55]],[[141,35],[141,55]],["el2_ifu_bp_ctl"],["variable","branch_error_collision_f"]],["branch_error_collision_p1_f",[[141,3],[141,84]],[[141,57],[141,84]],["el2_ifu_bp_ctl"],["variable","fetch_mp_collision_f"]],["fetch_mp_collision_p1_f",[[141,3],[141,109]],[[141,86],[141,109]],["el2_ifu_bp_ctl"],["variable","branch_error_collision_p1_f"]],["branch_error_bank_conflict_f",[[143,3],[143,38]],[[143,10],[143,38]],["el2_ifu_bp_ctl"],["variable","logic"]],["merged_ghr",[[144,3],[144,41]],[[144,31],[144,41]],["el2_ifu_bp_ctl"],["variable","logic"]],["fghr_ns",[[144,3],[144,50]],[[144,43],[144,50]],["el2_ifu_bp_ctl"],["variable","merged_ghr"]],["fghr",[[144,3],[144,56]],[[144,52],[144,56]],["el2_ifu_bp_ctl"],["variable","fghr_ns"]],["num_valids",[[145,3],[145,25]],[[145,15],[145,25]],["el2_ifu_bp_ctl"],["variable","logic"]],["btb_lru_b0_f",[[146,3],[146,36]],[[146,24],[146,36]],["el2_ifu_bp_ctl"],["variable","logic"]],["btb_lru_b0_hold",[[146,3],[146,53]],[[146,38],[146,53]],["el2_ifu_bp_ctl"],["variable","btb_lru_b0_f"]],["btb_lru_b0_ns",[[146,3],[146,68]],[[146,55],[146,68]],["el2_ifu_bp_ctl"],["variable","btb_lru_b0_hold"]],["fetch_wrindex_dec",[[146,3],[147,41]],[[147,24],[147,41]],["el2_ifu_bp_ctl"],["variable","btb_lru_b0_ns"]],["fetch_wrindex_p1_dec",[[146,3],[147,63]],[[147,43],[147,63]],["el2_ifu_bp_ctl"],["variable","fetch_wrindex_dec"]],["fetch_wrlru_b0",[[146,3],[147,79]],[[147,65],[147,79]],["el2_ifu_bp_ctl"],["variable","fetch_wrindex_p1_dec"]],["fetch_wrlru_p1_b0",[[146,3],[147,98]],[[147,81],[147,98]],["el2_ifu_bp_ctl"],["variable","fetch_wrlru_b0"]],["mp_wrindex_dec",[[146,3],[148,38]],[[148,24],[148,38]],["el2_ifu_bp_ctl"],["variable","fetch_wrlru_p1_b0"]],["mp_wrlru_b0",[[146,3],[148,51]],[[148,40],[148,51]],["el2_ifu_bp_ctl"],["variable","mp_wrindex_dec"]],["btb_lru_rd_f",[[149,3],[149,36]],[[149,24],[149,36]],["el2_ifu_bp_ctl"],["variable","logic"]],["btb_lru_rd_p1_f",[[149,3],[149,53]],[[149,38],[149,53]],["el2_ifu_bp_ctl"],["variable","btb_lru_rd_f"]],["lru_update_valid_f",[[149,3],[149,73]],[[149,55],[149,73]],["el2_ifu_bp_ctl"],["variable","btb_lru_rd_p1_f"]],["tag_match_way0_f",[[150,3],[150,26]],[[150,10],[150,26]],["el2_ifu_bp_ctl"],["variable","logic"]],["tag_match_way1_f",[[150,3],[150,44]],[[150,28],[150,44]],["el2_ifu_bp_ctl"],["variable","tag_match_way0_f"]],["way_raw",[[151,3],[151,22]],[[151,15],[151,22]],["el2_ifu_bp_ctl"],["variable","logic"]],["bht_dir_f",[[151,3],[151,33]],[[151,24],[151,33]],["el2_ifu_bp_ctl"],["variable","way_raw"]],["btb_sel_f",[[151,3],[151,44]],[[151,35],[151,44]],["el2_ifu_bp_ctl"],["variable","bht_dir_f"]],["wayhit_f",[[151,3],[151,54]],[[151,46],[151,54]],["el2_ifu_bp_ctl"],["variable","btb_sel_f"]],["vwayhit_f",[[151,3],[151,65]],[[151,56],[151,65]],["el2_ifu_bp_ctl"],["variable","wayhit_f"]],["wayhit_p1_f",[[151,3],[151,78]],[[151,67],[151,78]],["el2_ifu_bp_ctl"],["variable","vwayhit_f"]],["bht_valid_f",[[152,3],[152,26]],[[152,15],[152,26]],["el2_ifu_bp_ctl"],["variable","logic"]],["bht_force_taken_f",[[152,3],[152,45]],[[152,28],[152,45]],["el2_ifu_bp_ctl"],["variable","bht_valid_f"]],["leak_one_f",[[154,3],[154,19]],[[154,9],[154,19]],["el2_ifu_bp_ctl"],["variable","logic"]],["leak_one_f_d1",[[154,3],[154,34]],[[154,21],[154,34]],["el2_ifu_bp_ctl"],["variable","leak_one_f"]],["btb_bank0_rd_data_way0_out",[[156,3],[156,67]],[[156,41],[156,67]],["el2_ifu_bp_ctl"],["variable","logic"]],["btb_bank0_rd_data_way1_out",[[158,3],[158,67]],[[158,41],[158,67]],["el2_ifu_bp_ctl"],["variable","logic"]],["btb_bank0_rd_data_way0_f",[[160,3],[160,65]],[[160,41],[160,65]],["el2_ifu_bp_ctl"],["variable","logic"]],["btb_bank0_rd_data_way1_f",[[161,3],[161,65]],[[161,41],[161,65]],["el2_ifu_bp_ctl"],["variable","logic"]],["btb_bank0_rd_data_way0_p1_f",[[163,3],[163,68]],[[163,41],[163,68]],["el2_ifu_bp_ctl"],["variable","logic"]],["btb_bank0_rd_data_way1_p1_f",[[164,3],[164,68]],[[164,41],[164,68]],["el2_ifu_bp_ctl"],["variable","logic"]],["btb_vbank0_rd_data_f",[[166,3],[166,61]],[[166,41],[166,61]],["el2_ifu_bp_ctl"],["variable","logic"]],["btb_vbank1_rd_data_f",[[166,3],[166,83]],[[166,63],[166,83]],["el2_ifu_bp_ctl"],["variable","btb_vbank0_rd_data_f"]],["final_h",[[168,3],[168,56]],[[168,49],[168,56]],["el2_ifu_bp_ctl"],["variable","logic"]],["btb_fg_crossing_f",[[169,3],[169,66]],[[169,49],[169,66]],["el2_ifu_bp_ctl"],["variable","logic"]],["middle_of_bank",[[170,3],[170,63]],[[170,49],[170,63]],["el2_ifu_bp_ctl"],["variable","logic"]],["bht_vbank0_rd_data_f",[[173,3],[173,69]],[[173,49],[173,69]],["el2_ifu_bp_ctl"],["variable","logic"]],["bht_vbank1_rd_data_f",[[173,3],[173,91]],[[173,71],[173,91]],["el2_ifu_bp_ctl"],["variable","bht_vbank0_rd_data_f"]],["branch_error_bank_conflict_p1_f",[[174,3],[174,80]],[[174,49],[174,80]],["el2_ifu_bp_ctl"],["variable","logic"]],["tag_match_way0_p1_f",[[175,3],[175,68]],[[175,49],[175,68]],["el2_ifu_bp_ctl"],["variable","logic"]],["tag_match_way1_p1_f",[[175,3],[175,89]],[[175,70],[175,89]],["el2_ifu_bp_ctl"],["variable","tag_match_way0_p1_f"]],["btb_vlru_rd_f",[[177,3],[177,62]],[[177,49],[177,62]],["el2_ifu_bp_ctl"],["variable","logic"]],["fetch_start_f",[[177,3],[177,77]],[[177,64],[177,77]],["el2_ifu_bp_ctl"],["variable","btb_vlru_rd_f"]],["tag_match_vway1_expanded_f",[[177,3],[177,105]],[[177,79],[177,105]],["el2_ifu_bp_ctl"],["variable","fetch_start_f"]],["tag_match_way0_expanded_p1_f",[[177,3],[177,135]],[[177,107],[177,135]],["el2_ifu_bp_ctl"],["variable","tag_match_vway1_expanded_f"]],["tag_match_way1_expanded_p1_f",[[177,3],[177,165]],[[177,137],[177,165]],["el2_ifu_bp_ctl"],["variable","tag_match_way0_expanded_p1_f"]],["fetch_addr_p1_f",[[178,3],[178,31]],[[178,16],[178,31]],["el2_ifu_bp_ctl"],["variable","logic"]],["exu_mp_way",[[181,3],[181,19]],[[181,9],[181,19]],["el2_ifu_bp_ctl"],["variable","logic"]],["exu_mp_way_f",[[181,3],[181,33]],[[181,21],[181,33]],["el2_ifu_bp_ctl"],["variable","exu_mp_way"]],["dec_tlu_br0_way_wb",[[181,3],[181,53]],[[181,35],[181,53]],["el2_ifu_bp_ctl"],["variable","exu_mp_way_f"]],["dec_tlu_way_wb",[[181,3],[181,69]],[[181,55],[181,69]],["el2_ifu_bp_ctl"],["variable","dec_tlu_br0_way_wb"]],["btb_bank0e_rd_data_f",[[182,3],[182,61]],[[182,41],[182,61]],["el2_ifu_bp_ctl"],["variable","logic"]],["btb_bank0e_rd_data_p1_f",[[182,3],[182,86]],[[182,63],[182,86]],["el2_ifu_bp_ctl"],["variable","btb_bank0e_rd_data_f"]],["btb_bank0o_rd_data_f",[[184,3],[184,61]],[[184,41],[184,61]],["el2_ifu_bp_ctl"],["variable","logic"]],["tag_match_way0_expanded_f",[[186,3],[186,40]],[[186,15],[186,40]],["el2_ifu_bp_ctl"],["variable","logic"]],["tag_match_way1_expanded_f",[[186,3],[186,67]],[[186,42],[186,67]],["el2_ifu_bp_ctl"],["variable","tag_match_way0_expanded_f"]],["bht_bank0_rd_data_f",[[189,4],[189,68]],[[189,49],[189,68]],["el2_ifu_bp_ctl"],["variable","logic"]],["bht_bank1_rd_data_f",[[190,4],[190,68]],[[190,49],[190,68]],["el2_ifu_bp_ctl"],["variable","logic"]],["bht_bank0_rd_data_p1_f",[[191,4],[191,71]],[[191,49],[191,71]],["el2_ifu_bp_ctl"],["variable","logic"]],["j",[[192,3],[192,50]],[[192,49],[192,50]],["el2_ifu_bp_ctl"],["variable","genvar"]],["i",[[192,3],[192,53]],[[192,52],[192,53]],["el2_ifu_bp_ctl"],["variable","j"]],["f1hash",[[224,3],[224,149]],[[224,32],[224,38]],["el2_ifu_bp_ctl"],["instance","el2_btb_addr_hash"]],["f1hash_p1",[[228,3],[228,154]],[[228,32],[228,41]],["el2_ifu_bp_ctl"],["instance","el2_btb_addr_hash"]],["exu_flush_final_d1",[[246,0],[246,24]],[[246,6],[246,24]],["el2_ifu_bp_ctl"],["variable","logic"]],["btb_lru_ff",[[353,3],[355,71]],[[353,22],[353,32]],["el2_ifu_bp_ctl"],["instance","rvdffe"]],["eoc_near",[[359,3],[359,17]],[[359,9],[359,17]],["el2_ifu_bp_ctl"],["variable","logic"]],["eoc_mask",[[360,3],[360,17]],[[360,9],[360,17]],["el2_ifu_bp_ctl"],["variable","logic"]],["btb_sel_data_f",[[371,3],[371,30]],[[371,16],[371,30]],["el2_ifu_bp_ctl"],["variable","logic"]],["hist0_raw",[[382,3],[382,24]],[[382,15],[382,24]],["el2_ifu_bp_ctl"],["variable","logic"]],["hist1_raw",[[382,3],[382,35]],[[382,26],[382,35]],["el2_ifu_bp_ctl"],["variable","hist0_raw"]],["pc4_raw",[[382,3],[382,44]],[[382,37],[382,44]],["el2_ifu_bp_ctl"],["variable","hist1_raw"]],["pret_raw",[[382,3],[382,54]],[[382,46],[382,54]],["el2_ifu_bp_ctl"],["variable","pc4_raw"]],["exu_flush_ghr",[[459,3],[459,44]],[[459,31],[459,44]],["el2_ifu_bp_ctl"],["variable","logic"]],["fetchghr",[[466,3],[468,126]],[[466,53],[466,61]],["el2_ifu_bp_ctl"],["instance","rvdffie"]],["bloc_f",[[499,0],[499,18]],[[499,12],[499,18]],["el2_ifu_bp_ctl"],["variable","logic"]],["use_fa_plus",[[500,0],[500,17]],[[500,6],[500,17]],["el2_ifu_bp_ctl"],["variable","logic"]],["adder_pc_in_f",[[514,3],[514,29]],[[514,16],[514,29]],["el2_ifu_bp_ctl"],["variable","logic"]],["ifc_fetch_adder_prior",[[514,3],[514,52]],[[514,31],[514,52]],["el2_ifu_bp_ctl"],["variable","adder_pc_in_f"]],["faddrf_ff",[[515,3],[515,172]],[[515,37],[515,46]],["el2_ifu_bp_ctl"],["instance","rvdfflie"]],["predtgt_addr",[[524,3],[527,26]],[[524,13],[524,25]],["el2_ifu_bp_ctl"],["instance","rvbradder"]],["rs_addr",[[537,3],[540,26]],[[537,13],[537,20]],["el2_ifu_bp_ctl"],["instance","rvbradder"]],["rets_ff",[[566,6],[566,99]],[[566,19],[566,26]],["el2_ifu_bp_ctl"],["instance","rvdffe"]],["rdtagf",[[588,9],[589,143]],[[588,42],[588,48]],["el2_ifu_bp_ctl"],["instance","el2_btb_tag_hash_fold"]],["rdtagp1f",[[590,9],[591,143]],[[590,42],[590,50]],["el2_ifu_bp_ctl"],["instance","el2_btb_tag_hash_fold"]],["rdtagf",[[594,9],[595,153]],[[594,37],[594,43]],["el2_ifu_bp_ctl"],["instance","el2_btb_tag_hash"]],["rdtagp1f",[[596,9],[597,154]],[[596,37],[596,45]],["el2_ifu_bp_ctl"],["instance","el2_btb_tag_hash"]],["bht_wr_data0",[[617,3],[617,27]],[[617,15],[617,27]],["el2_ifu_bp_ctl"],["variable","logic"]],["bht_wr_data2",[[617,3],[617,41]],[[617,29],[617,41]],["el2_ifu_bp_ctl"],["variable","bht_wr_data0"]],["bht_wr_en0",[[618,3],[618,25]],[[618,15],[618,25]],["el2_ifu_bp_ctl"],["variable","logic"]],["bht_wr_en2",[[618,3],[618,37]],[[618,27],[618,37]],["el2_ifu_bp_ctl"],["variable","bht_wr_en0"]],["bht_rd_addr_f",[[630,3],[630,54]],[[630,41],[630,54]],["el2_ifu_bp_ctl"],["variable","logic"]],["bht_rd_addr_p1_f",[[630,3],[630,72]],[[630,56],[630,72]],["el2_ifu_bp_ctl"],["variable","bht_rd_addr_f"]],["bht_wr_addr0",[[630,3],[630,86]],[[630,74],[630,86]],["el2_ifu_bp_ctl"],["variable","bht_rd_addr_p1_f"]],["bht_wr_addr2",[[630,3],[630,100]],[[630,88],[630,100]],["el2_ifu_bp_ctl"],["variable","bht_wr_addr0"]],["mp_hashed",[[632,3],[632,50]],[[632,41],[632,50]],["el2_ifu_bp_ctl"],["variable","logic"]],["br0_hashed_wb",[[632,3],[632,65]],[[632,52],[632,65]],["el2_ifu_bp_ctl"],["variable","mp_hashed"]],["bht_rd_addr_hashed_f",[[632,3],[632,87]],[[632,67],[632,87]],["el2_ifu_bp_ctl"],["variable","br0_hashed_wb"]],["bht_rd_addr_hashed_p1_f",[[632,3],[632,112]],[[632,89],[632,112]],["el2_ifu_bp_ctl"],["variable","bht_rd_addr_hashed_f"]],["mpghrhs",[[633,3],[633,182]],[[633,31],[633,38]],["el2_ifu_bp_ctl"],["instance","el2_btb_ghr_hash"]],["br0ghrhs",[[634,3],[634,200]],[[634,31],[634,39]],["el2_ifu_bp_ctl"],["instance","el2_btb_ghr_hash"]],["fghrhs",[[635,3],[635,186]],[[635,31],[635,37]],["el2_ifu_bp_ctl"],["instance","el2_btb_ghr_hash"]],["fghrhs_p1",[[636,3],[636,195]],[[636,31],[636,40]],["el2_ifu_bp_ctl"],["instance","el2_btb_ghr_hash"]],["btb_bank0_way0",[[654,9],[657,64]],[[654,39],[654,53]],["el2_ifu_bp_ctl"],["instance","rvdffe"]],["btb_bank0_way1",[[660,9],[663,64]],[[660,39],[660,53]],["el2_ifu_bp_ctl"],["instance","rvdffe"]],["found1",[[699,9],[699,21]],[[699,15],[699,21]],["el2_ifu_bp_ctl"],["variable","logic"]],["hit0",[[699,9],[699,27]],[[699,23],[699,27]],["el2_ifu_bp_ctl"],["variable","found1"]],["hit1",[[699,9],[699,33]],[[699,29],[699,33]],["el2_ifu_bp_ctl"],["variable","hit0"]],["btb_used_reset",[[700,9],[700,29]],[[700,15],[700,29]],["el2_ifu_bp_ctl"],["variable","logic"]],["write_used",[[700,9],[700,41]],[[700,31],[700,41]],["el2_ifu_bp_ctl"],["variable","btb_used_reset"]],["btb_fa_wr_addr0",[[701,9],[701,56]],[[701,41],[701,56]],["el2_ifu_bp_ctl"],["variable","logic"]],["hit0_index",[[701,9],[701,68]],[[701,58],[701,68]],["el2_ifu_bp_ctl"],["variable","btb_fa_wr_addr0"]],["hit1_index",[[701,9],[701,80]],[[701,70],[701,80]],["el2_ifu_bp_ctl"],["variable","hit0_index"]],["btb_tag_hit",[[703,9],[703,52]],[[703,41],[703,52]],["el2_ifu_bp_ctl"],["variable","logic"]],["btb_offset_0",[[703,9],[703,66]],[[703,54],[703,66]],["el2_ifu_bp_ctl"],["variable","btb_tag_hit"]],["btb_offset_1",[[703,9],[703,80]],[[703,68],[703,80]],["el2_ifu_bp_ctl"],["variable","btb_offset_0"]],["btb_used_ns",[[703,9],[703,93]],[[703,82],[703,93]],["el2_ifu_bp_ctl"],["variable","btb_offset_1"]],["btb_used",[[703,9],[703,103]],[[703,95],[703,103]],["el2_ifu_bp_ctl"],["variable","btb_used_ns"]],["wr0_en",[[703,9],[704,47]],[[704,41],[704,47]],["el2_ifu_bp_ctl"],["variable","btb_used"]],["btb_upper_hit",[[703,9],[704,62]],[[704,49],[704,62]],["el2_ifu_bp_ctl"],["variable","wr0_en"]],["btbdata",[[705,9],[705,56]],[[705,49],[705,56]],["el2_ifu_bp_ctl"],["variable","logic"]],["ifc_fetch_addr_p1_f",[[710,9],[710,54]],[[710,35],[710,54]],["el2_ifu_bp_ctl"],["variable","logic"]],["btb_fa",[[795,6],[798,53]],[[795,27],[795,33]],["el2_ifu_bp_ctl"],["instance","rvdffe"]],["btb_usedf",[[815,3],[818,53]],[[815,25],[815,34]],["el2_ifu_bp_ctl"],["instance","rvdffe"]],["bht_bank_rd_data_out",[[830,3],[830,81]],[[830,61],[830,81]],["el2_ifu_bp_ctl"],["variable","logic"]],["bht_bank_clken",[[831,3],[831,85]],[[831,71],[831,85]],["el2_ifu_bp_ctl"],["variable","logic"]],["bht_bank_clk",[[832,3],[832,83]],[[832,71],[832,83]],["el2_ifu_bp_ctl"],["variable","logic"]],["wr0",[[836,5],[836,37]],[[836,34],[836,37]],["el2_ifu_bp_ctl"],["variable","wire"]],["wr1",[[836,5],[836,42]],[[836,39],[836,42]],["el2_ifu_bp_ctl"],["variable","wr0"]],["bht_bank_grp_cgc",[[843,5],[843,92]],[[843,14],[843,30]],["el2_ifu_bp_ctl"],["instance","rvclkhdr"]],["wdata",[[847,5],[847,20]],[[847,15],[847,20]],["el2_ifu_bp_ctl"],["variable","wire"]],["bank_sel",[[848,5],[848,67]],[[848,11],[848,19]],["el2_ifu_bp_ctl"],["variable","wire"]],["bht_bank",[[859,10],[865,68]],[[859,27],[859,35]],["el2_ifu_bp_ctl"],["instance","rvdffs_fpga"]]],[["el2_pkg",["*"]]],[[[["countones",[[887,0],[887,25]],[[887,15],[887,24]],["el2_ifu_bp_ctl"],["function"]],[895,13]],[]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_compress_ctl.sv",[[[[[["el2_ifu_compress_ctl",[[[19,0],[22,0]],[[0,0],[270,23]],[[22,0],[27,5]]],[[19,7],[19,27]],[],["module"]],[382,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_ifu_compress_ctl"],["parameter-port","el2_param_t"]],["din",[[25,3],[25,26]],[[25,23],[25,26]],["el2_ifu_compress_ctl"],["port","logic"]],["dout",[[26,3],[26,27]],[[26,23],[26,27]],["el2_ifu_compress_ctl"],["port","logic"]],["legal",[[30,3],[30,28]],[[30,23],[30,28]],["el2_ifu_compress_ctl"],["variable","logic"]],["i",[[32,3],[32,18]],[[32,17],[32,18]],["el2_ifu_compress_ctl"],["variable","logic"]],["o",[[34,3],[34,18]],[[34,17],[34,18]],["el2_ifu_compress_ctl"],["variable","logic"]],["l1",[[34,3],[34,21]],[[34,19],[34,21]],["el2_ifu_compress_ctl"],["variable","o"]],["l2",[[34,3],[34,24]],[[34,22],[34,24]],["el2_ifu_compress_ctl"],["variable","l1"]],["l3",[[34,3],[34,27]],[[34,25],[34,27]],["el2_ifu_compress_ctl"],["variable","l2"]],["rs2d",[[40,3],[40,21]],[[40,17],[40,21]],["el2_ifu_compress_ctl"],["variable","logic"]],["rdd",[[40,3],[40,25]],[[40,22],[40,25]],["el2_ifu_compress_ctl"],["variable","rs2d"]],["rdpd",[[40,3],[40,30]],[[40,26],[40,30]],["el2_ifu_compress_ctl"],["variable","rdd"]],["rs2pd",[[40,3],[40,36]],[[40,31],[40,36]],["el2_ifu_compress_ctl"],["variable","rdpd"]],["rdrd",[[42,3],[42,13]],[[42,9],[42,13]],["el2_ifu_compress_ctl"],["variable","logic"]],["rdrs1",[[43,3],[43,14]],[[43,9],[43,14]],["el2_ifu_compress_ctl"],["variable","logic"]],["rs2rs2",[[44,3],[44,15]],[[44,9],[44,15]],["el2_ifu_compress_ctl"],["variable","logic"]],["rdprd",[[45,3],[45,14]],[[45,9],[45,14]],["el2_ifu_compress_ctl"],["variable","logic"]],["rdprs1",[[46,3],[46,15]],[[46,9],[46,15]],["el2_ifu_compress_ctl"],["variable","logic"]],["rs2prs2",[[47,3],[47,16]],[[47,9],[47,16]],["el2_ifu_compress_ctl"],["variable","logic"]],["rs2prd",[[48,3],[48,15]],[[48,9],[48,15]],["el2_ifu_compress_ctl"],["variable","logic"]],["uimm9_2",[[49,3],[49,16]],[[49,9],[49,16]],["el2_ifu_compress_ctl"],["variable","logic"]],["ulwimm6_2",[[50,3],[50,18]],[[50,9],[50,18]],["el2_ifu_compress_ctl"],["variable","logic"]],["ulwspimm7_2",[[51,3],[51,20]],[[51,9],[51,20]],["el2_ifu_compress_ctl"],["variable","logic"]],["rdeq2",[[52,3],[52,14]],[[52,9],[52,14]],["el2_ifu_compress_ctl"],["variable","logic"]],["rdeq1",[[53,3],[53,14]],[[53,9],[53,14]],["el2_ifu_compress_ctl"],["variable","logic"]],["rs1eq2",[[54,3],[54,15]],[[54,9],[54,15]],["el2_ifu_compress_ctl"],["variable","logic"]],["sbroffset8_1",[[55,3],[55,21]],[[55,9],[55,21]],["el2_ifu_compress_ctl"],["variable","logic"]],["simm9_4",[[56,3],[56,16]],[[56,9],[56,16]],["el2_ifu_compress_ctl"],["variable","logic"]],["simm5_0",[[57,3],[57,16]],[[57,9],[57,16]],["el2_ifu_compress_ctl"],["variable","logic"]],["sjaloffset11_1",[[58,3],[58,23]],[[58,9],[58,23]],["el2_ifu_compress_ctl"],["variable","logic"]],["sluimm17_12",[[59,3],[59,20]],[[59,9],[59,20]],["el2_ifu_compress_ctl"],["variable","logic"]],["uimm5_0",[[60,3],[60,16]],[[60,9],[60,16]],["el2_ifu_compress_ctl"],["variable","logic"]],["uswimm6_2",[[61,3],[61,18]],[[61,9],[61,18]],["el2_ifu_compress_ctl"],["variable","logic"]],["uswspimm7_2",[[62,3],[62,20]],[[62,9],[62,20]],["el2_ifu_compress_ctl"],["variable","logic"]],["simm5d",[[114,3],[114,21]],[[114,15],[114,21]],["el2_ifu_compress_ctl"],["variable","logic"]],["uimm9d",[[115,3],[115,21]],[[115,15],[115,21]],["el2_ifu_compress_ctl"],["variable","logic"]],["simm9d",[[117,3],[117,21]],[[117,15],[117,21]],["el2_ifu_compress_ctl"],["variable","logic"]],["ulwimm6d",[[118,3],[118,23]],[[118,15],[118,23]],["el2_ifu_compress_ctl"],["variable","logic"]],["ulwspimm7d",[[119,3],[119,25]],[[119,15],[119,25]],["el2_ifu_compress_ctl"],["variable","logic"]],["uimm5d",[[120,3],[120,21]],[[120,15],[120,21]],["el2_ifu_compress_ctl"],["variable","logic"]],["sjald",[[121,3],[121,21]],[[121,16],[121,21]],["el2_ifu_compress_ctl"],["variable","logic"]],["sluimmd",[[123,3],[123,24]],[[123,17],[123,24]],["el2_ifu_compress_ctl"],["variable","logic"]],["sbr8d",[[170,3],[170,22]],[[170,17],[170,22]],["el2_ifu_compress_ctl"],["variable","logic"]],["uswimm6d",[[171,3],[171,25]],[[171,17],[171,25]],["el2_ifu_compress_ctl"],["variable","logic"]],["uswspimm7d",[[172,3],[172,27]],[[172,17],[172,27]],["el2_ifu_compress_ctl"],["variable","logic"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_ic_mem.sv",[[],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_iccm_mem.sv",[[[[[["el2_ifu_iccm_mem",[[[21,0],[24,0]],[[0,0],[129,53]],[[24,0],[45,2]]],[[21,7],[21,23]],[],["module"]],[468,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_ifu_iccm_mem"],["parameter-port","el2_param_t"]],["clk",[[26,3],[26,57]],[[26,54],[26,57]],["el2_ifu_iccm_mem"],["port","logic"]],["active_clk",[[27,3],[27,64]],[[27,54],[27,64]],["el2_ifu_iccm_mem"],["port","logic"]],["rst_l",[[28,3],[28,59]],[[28,54],[28,59]],["el2_ifu_iccm_mem"],["port","logic"]],["clk_override",[[29,3],[29,66]],[[29,54],[29,66]],["el2_ifu_iccm_mem"],["port","logic"]],["iccm_wren",[[31,3],[31,63]],[[31,54],[31,63]],["el2_ifu_iccm_mem"],["port","logic"]],["iccm_rden",[[32,3],[32,63]],[[32,54],[32,63]],["el2_ifu_iccm_mem"],["port","logic"]],["iccm_rw_addr",[[33,3],[33,66]],[[33,54],[33,66]],["el2_ifu_iccm_mem"],["port","logic"]],["iccm_buf_correct_ecc",[[34,3],[34,74]],[[34,54],[34,74]],["el2_ifu_iccm_mem"],["port","logic"]],["iccm_correction_state",[[35,3],[35,75]],[[35,54],[35,75]],["el2_ifu_iccm_mem"],["port","logic"]],["iccm_wr_size",[[36,3],[36,66]],[[36,54],[36,66]],["el2_ifu_iccm_mem"],["port","logic"]],["iccm_wr_data",[[37,3],[37,66]],[[37,54],[37,66]],["el2_ifu_iccm_mem"],["port","logic"]],["iccm_ext_in_pkt",[[39,3],[39,69]],[[39,54],[39,69]],["el2_ifu_iccm_mem"],["port","el2_ccm_ext_in_pkt_t"]],["iccm_rd_data",[[41,3],[41,66]],[[41,54],[41,66]],["el2_ifu_iccm_mem"],["port","logic"]],["iccm_rd_data_ecc",[[42,3],[42,70]],[[42,54],[42,70]],["el2_ifu_iccm_mem"],["port","logic"]],["scan_mode",[[43,3],[43,63]],[[43,54],[43,63]],["el2_ifu_iccm_mem"],["port","logic"]],["wren_bank",[[48,3],[48,89]],[[48,80],[48,89]],["el2_ifu_iccm_mem"],["variable","logic"]],["rden_bank",[[49,3],[49,89]],[[49,80],[49,89]],["el2_ifu_iccm_mem"],["variable","logic"]],["iccm_clken",[[50,3],[50,90]],[[50,80],[50,90]],["el2_ifu_iccm_mem"],["variable","logic"]],["addr_bank",[[51,3],[51,81]],[[51,72],[51,81]],["el2_ifu_iccm_mem"],["variable","logic"]],["iccm_bank_dout",[[53,3],[53,55]],[[53,41],[53,55]],["el2_ifu_iccm_mem"],["variable","logic"]],["iccm_bank_dout_fn",[[53,3],[53,74]],[[53,57],[53,74]],["el2_ifu_iccm_mem"],["variable","iccm_bank_dout"]],["iccm_bank_wr_data",[[54,3],[54,58]],[[54,41],[54,58]],["el2_ifu_iccm_mem"],["variable","logic"]],["addr_bank_inc",[[55,3],[55,54]],[[55,41],[55,54]],["el2_ifu_iccm_mem"],["variable","logic"]],["iccm_rd_addr_hi_q",[[56,3],[56,58]],[[56,41],[56,58]],["el2_ifu_iccm_mem"],["variable","logic"]],["iccm_rd_addr_lo_q",[[57,3],[57,58]],[[57,41],[57,58]],["el2_ifu_iccm_mem"],["variable","logic"]],["iccm_rd_data_pre",[[58,3],[58,57]],[[58,41],[58,57]],["el2_ifu_iccm_mem"],["variable","logic"]],["iccm_data",[[59,3],[59,50]],[[59,41],[59,50]],["el2_ifu_iccm_mem"],["variable","logic"]],["addr_incr",[[60,3],[60,50]],[[60,41],[60,50]],["el2_ifu_iccm_mem"],["variable","logic"]],["iccm_bank_wr_data_vec",[[61,3],[61,62]],[[61,41],[61,62]],["el2_ifu_iccm_mem"],["variable","logic"]],["redundant_address",[[64,3],[64,58]],[[64,41],[64,58]],["el2_ifu_iccm_mem"],["variable","logic"]],["redundant_data",[[65,3],[65,55]],[[65,41],[65,55]],["el2_ifu_iccm_mem"],["variable","logic"]],["redundant_valid",[[66,3],[66,56]],[[66,41],[66,56]],["el2_ifu_iccm_mem"],["variable","logic"]],["sel_red1",[[67,3],[67,49]],[[67,41],[67,49]],["el2_ifu_iccm_mem"],["variable","logic"]],["sel_red0",[[67,3],[67,59]],[[67,51],[67,59]],["el2_ifu_iccm_mem"],["variable","sel_red1"]],["sel_red1_q",[[67,3],[67,71]],[[67,61],[67,71]],["el2_ifu_iccm_mem"],["variable","sel_red0"]],["sel_red0_q",[[67,3],[67,83]],[[67,73],[67,83]],["el2_ifu_iccm_mem"],["variable","sel_red1_q"]],["redundant_data0_in",[[70,3],[70,59]],[[70,41],[70,59]],["el2_ifu_iccm_mem"],["variable","logic"]],["redundant_data1_in",[[70,3],[70,79]],[[70,61],[70,79]],["el2_ifu_iccm_mem"],["variable","redundant_data0_in"]],["redundant_lru",[[71,3],[71,54]],[[71,41],[71,54]],["el2_ifu_iccm_mem"],["variable","logic"]],["redundant_lru_in",[[71,3],[71,72]],[[71,56],[71,72]],["el2_ifu_iccm_mem"],["variable","redundant_lru"]],["redundant_lru_en",[[71,3],[71,90]],[[71,74],[71,90]],["el2_ifu_iccm_mem"],["variable","redundant_lru_in"]],["redundant_data0_en",[[72,3],[72,59]],[[72,41],[72,59]],["el2_ifu_iccm_mem"],["variable","logic"]],["redundant_data1_en",[[73,3],[73,59]],[[73,41],[73,59]],["el2_ifu_iccm_mem"],["variable","logic"]],["r0_addr_en",[[74,3],[74,51]],[[74,41],[74,51]],["el2_ifu_iccm_mem"],["variable","logic"]],["r1_addr_en",[[74,3],[74,63]],[[74,53],[74,63]],["el2_ifu_iccm_mem"],["variable","r0_addr_en"]],["iccm_bank",[[136,15],[156,39]],[[136,25],[136,34]],["el2_ifu_iccm_mem"],["instance","ram_64x39"]],["iccm_bank",[[160,15],[180,39]],[[160,26],[160,35]],["el2_ifu_iccm_mem"],["instance","ram_128x39"]],["iccm_bank",[[184,15],[204,39]],[[184,26],[184,35]],["el2_ifu_iccm_mem"],["instance","ram_256x39"]],["iccm_bank",[[207,15],[227,39]],[[207,26],[207,35]],["el2_ifu_iccm_mem"],["instance","ram_512x39"]],["iccm_bank",[[230,15],[250,39]],[[230,27],[230,36]],["el2_ifu_iccm_mem"],["instance","ram_1024x39"]],["iccm_bank",[[253,15],[273,39]],[[253,27],[253,36]],["el2_ifu_iccm_mem"],["instance","ram_2048x39"]],["iccm_bank",[[276,15],[296,39]],[[276,27],[276,36]],["el2_ifu_iccm_mem"],["instance","ram_4096x39"]],["iccm_bank",[[299,15],[319,39]],[[299,27],[299,36]],["el2_ifu_iccm_mem"],["instance","ram_8192x39"]],["iccm_bank",[[322,15],[342,39]],[[322,28],[322,37]],["el2_ifu_iccm_mem"],["instance","ram_16384x39"]],["iccm_bank",[[345,15],[365,39]],[[345,28],[345,37]],["el2_ifu_iccm_mem"],["instance","ram_32768x39"]],["selred0",[[376,3],[379,40]],[[376,14],[376,21]],["el2_ifu_iccm_mem"],["instance","rvdff"]],["selred1",[[381,3],[384,40]],[[381,14],[381,21]],["el2_ifu_iccm_mem"],["instance","rvdff"]],["red_lru",[[401,3],[405,40]],[[401,14],[401,21]],["el2_ifu_iccm_mem"],["instance","rvdffs"]],["r0_address",[[407,4],[411,65]],[[407,29],[407,39]],["el2_ifu_iccm_mem"],["instance","rvdffs"]],["r1_address",[[413,3],[417,65]],[[413,28],[413,38]],["el2_ifu_iccm_mem"],["instance","rvdffs"]],["r0_valid",[[419,4],[423,45]],[[419,16],[419,24]],["el2_ifu_iccm_mem"],["instance","rvdffs"]],["r1_valid",[[425,3],[429,45]],[[425,15],[425,23]],["el2_ifu_iccm_mem"],["instance","rvdffs"]],["r0_data",[[442,4],[446,50]],[[442,17],[442,24]],["el2_ifu_iccm_mem"],["instance","rvdffs"]],["r1_data",[[453,4],[457,50]],[[453,17],[453,24]],["el2_ifu_iccm_mem"],["instance","rvdffs"]],["rd_addr_lo_ff",[[460,3],[460,164]],[[460,32],[460,45]],["el2_ifu_iccm_mem"],["instance","rvdffs"]],["rd_addr_hi_ff",[[461,3],[461,164]],[[461,32],[461,45]],["el2_ifu_iccm_mem"],["instance","rvdffs"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_ifc_ctl.sv",[[[[[["el2_ifu_ifc_ctl",[[[22,0],[25,0]],[[0,0],[201,8]],[[25,0],[69,5]]],[[22,7],[22,22]],[],["module"]],[257,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_ifu_ifc_ctl"],["parameter-port","el2_param_t"]],["clk",[[28,3],[28,18]],[[28,15],[28,18]],["el2_ifu_ifc_ctl"],["port","logic"]],["free_l2clk",[[29,3],[29,25]],[[29,15],[29,25]],["el2_ifu_ifc_ctl"],["port","logic"]],["rst_l",[[31,3],[31,20]],[[31,15],[31,20]],["el2_ifu_ifc_ctl"],["port","logic"]],["scan_mode",[[32,3],[32,24]],[[32,15],[32,24]],["el2_ifu_ifc_ctl"],["port","logic"]],["ic_hit_f",[[34,3],[34,23]],[[34,15],[34,23]],["el2_ifu_ifc_ctl"],["port","logic"]],["ifu_ic_mb_empty",[[35,3],[35,30]],[[35,15],[35,30]],["el2_ifu_ifc_ctl"],["port","logic"]],["ifu_fb_consume1",[[37,3],[37,30]],[[37,15],[37,30]],["el2_ifu_ifc_ctl"],["port","logic"]],["ifu_fb_consume2",[[38,3],[38,30]],[[38,15],[38,30]],["el2_ifu_ifc_ctl"],["port","logic"]],["dec_tlu_flush_noredir_wb",[[40,3],[40,39]],[[40,15],[40,39]],["el2_ifu_ifc_ctl"],["port","logic"]],["exu_flush_final",[[41,3],[41,30]],[[41,15],[41,30]],["el2_ifu_ifc_ctl"],["port","logic"]],["exu_flush_path_final",[[42,3],[42,42]],[[42,22],[42,42]],["el2_ifu_ifc_ctl"],["port","logic"]],["ifu_bp_hit_taken_f",[[44,3],[44,33]],[[44,15],[44,33]],["el2_ifu_ifc_ctl"],["port","logic"]],["ifu_bp_btb_target_f",[[45,3],[45,41]],[[45,22],[45,41]],["el2_ifu_ifc_ctl"],["port","logic"]],["ic_dma_active",[[47,3],[47,28]],[[47,15],[47,28]],["el2_ifu_ifc_ctl"],["port","logic"]],["ic_write_stall",[[48,3],[48,29]],[[48,15],[48,29]],["el2_ifu_ifc_ctl"],["port","logic"]],["dma_iccm_stall_any",[[49,3],[49,33]],[[49,15],[49,33]],["el2_ifu_ifc_ctl"],["port","logic"]],["dec_tlu_mrac_ff",[[51,3],[51,38]],[[51,23],[51,38]],["el2_ifu_ifc_ctl"],["port","logic"]],["ifc_fetch_addr_f",[[53,3],[53,39]],[[53,23],[53,39]],["el2_ifu_ifc_ctl"],["port","logic"]],["ifc_fetch_addr_bf",[[54,3],[54,40]],[[54,23],[54,40]],["el2_ifu_ifc_ctl"],["port","logic"]],["ifc_fetch_req_f",[[56,3],[56,32]],[[56,17],[56,32]],["el2_ifu_ifc_ctl"],["port","logic"]],["ifu_pmu_fetch_stall",[[58,3],[58,36]],[[58,17],[58,36]],["el2_ifu_ifc_ctl"],["port","logic"]],["ifc_fetch_uncacheable_bf",[[60,3],[60,62]],[[60,38],[60,62]],["el2_ifu_ifc_ctl"],["port","logic"]],["ifc_fetch_req_bf",[[61,3],[61,53]],[[61,37],[61,53]],["el2_ifu_ifc_ctl"],["port","logic"]],["ifc_fetch_req_bf_raw",[[62,3],[62,58]],[[62,38],[62,58]],["el2_ifu_ifc_ctl"],["port","logic"]],["ifc_iccm_access_bf",[[63,3],[63,56]],[[63,38],[63,56]],["el2_ifu_ifc_ctl"],["port","logic"]],["ifc_region_acc_fault_bf",[[64,3],[64,61]],[[64,38],[64,61]],["el2_ifu_ifc_ctl"],["port","logic"]],["ifc_dma_access_ok",[[66,3],[66,34]],[[66,17],[66,34]],["el2_ifu_ifc_ctl"],["port","logic"]],["fetch_addr_bf",[[71,3],[71,30]],[[71,17],[71,30]],["el2_ifu_ifc_ctl"],["variable","logic"]],["fetch_addr_next",[[72,3],[72,32]],[[72,17],[72,32]],["el2_ifu_ifc_ctl"],["variable","logic"]],["fb_write_f",[[73,3],[73,27]],[[73,17],[73,27]],["el2_ifu_ifc_ctl"],["variable","logic"]],["fb_write_ns",[[73,3],[73,40]],[[73,29],[73,40]],["el2_ifu_ifc_ctl"],["variable","fb_write_f"]],["fb_full_f_ns",[[75,3],[75,25]],[[75,13],[75,25]],["el2_ifu_ifc_ctl"],["variable","logic"]],["fb_full_f",[[75,3],[75,36]],[[75,27],[75,36]],["el2_ifu_ifc_ctl"],["variable","fb_full_f_ns"]],["fb_right",[[76,3],[76,21]],[[76,13],[76,21]],["el2_ifu_ifc_ctl"],["variable","logic"]],["fb_right2",[[76,3],[76,32]],[[76,23],[76,32]],["el2_ifu_ifc_ctl"],["variable","fb_right"]],["fb_left",[[76,3],[76,41]],[[76,34],[76,41]],["el2_ifu_ifc_ctl"],["variable","fb_right2"]],["wfm",[[76,3],[76,46]],[[76,43],[76,46]],["el2_ifu_ifc_ctl"],["variable","fb_left"]],["idle",[[76,3],[76,52]],[[76,48],[76,52]],["el2_ifu_ifc_ctl"],["variable","wfm"]],["sel_last_addr_bf",[[77,3],[77,29]],[[77,13],[77,29]],["el2_ifu_ifc_ctl"],["variable","logic"]],["sel_next_addr_bf",[[77,3],[77,47]],[[77,31],[77,47]],["el2_ifu_ifc_ctl"],["variable","sel_last_addr_bf"]],["miss_f",[[78,3],[78,19]],[[78,13],[78,19]],["el2_ifu_ifc_ctl"],["variable","logic"]],["miss_a",[[78,3],[78,27]],[[78,21],[78,27]],["el2_ifu_ifc_ctl"],["variable","miss_f"]],["flush_fb",[[79,3],[79,21]],[[79,13],[79,21]],["el2_ifu_ifc_ctl"],["variable","logic"]],["dma_iccm_stall_any_f",[[79,3],[79,43]],[[79,23],[79,43]],["el2_ifu_ifc_ctl"],["variable","flush_fb"]],["mb_empty_mod",[[80,3],[80,25]],[[80,13],[80,25]],["el2_ifu_ifc_ctl"],["variable","logic"]],["goto_idle",[[80,3],[80,36]],[[80,27],[80,36]],["el2_ifu_ifc_ctl"],["variable","mb_empty_mod"]],["leave_idle",[[80,3],[80,48]],[[80,38],[80,48]],["el2_ifu_ifc_ctl"],["variable","goto_idle"]],["fetch_bf_en",[[81,3],[81,24]],[[81,13],[81,24]],["el2_ifu_ifc_ctl"],["variable","logic"]],["line_wrap",[[82,3],[82,26]],[[82,17],[82,26]],["el2_ifu_ifc_ctl"],["variable","logic"]],["fetch_addr_next_1",[[83,3],[83,34]],[[83,17],[83,34]],["el2_ifu_ifc_ctl"],["variable","logic"]],["IDLE",[[86,31],[86,44]],[[86,31],[86,35]],["el2_ifu_ifc_ctl"],["enum_member","#AnonymousEnum20"]],["FETCH",[[87,31],[87,44]],[[87,31],[87,36]],["el2_ifu_ifc_ctl"],["enum_member","#AnonymousEnum20"]],["STALL",[[88,31],[88,44]],[[88,31],[88,36]],["el2_ifu_ifc_ctl"],["enum_member","#AnonymousEnum20"]],["WFM",[[89,31],[89,44]],[[89,31],[89,34]],["el2_ifu_ifc_ctl"],["enum_member","#AnonymousEnum20"]],["state_t",[[86,4],[89,58]],[[89,49],[89,56]],["el2_ifu_ifc_ctl"],["typedef","#AnonymousEnum20"]],["state",[[90,3],[90,16]],[[90,11],[90,16]],["el2_ifu_ifc_ctl"],["variable","state_t"]],["next_state",[[91,3],[91,21]],[[91,11],[91,21]],["el2_ifu_ifc_ctl"],["variable","state_t"]],["dma_stall",[[93,3],[93,22]],[[93,13],[93,22]],["el2_ifu_ifc_ctl"],["variable","logic"]],["exu_flush_path_final_ext",[[98,3],[98,41]],[[98,17],[98,41]],["el2_ifu_ifc_ctl"],["variable","logic"]],["ifc_fetch_addr_f_ext",[[101,3],[101,37]],[[101,17],[101,37]],["el2_ifu_ifc_ctl"],["variable","logic"]],["ifu_bp_btb_target_f_ext",[[104,3],[104,40]],[[104,17],[104,40]],["el2_ifu_ifc_ctl"],["variable","logic"]],["fetch_addr_next_ext",[[107,3],[107,36]],[[107,17],[107,36]],["el2_ifu_ifc_ctl"],["variable","logic"]],["sel_btb_addr_bf",[[117,3],[117,24]],[[117,9],[117,24]],["el2_ifu_ifc_ctl"],["variable","logic"]],["fbwrite_ff",[[213,3],[215,121]],[[213,17],[213,27]],["el2_ifu_ifc_ctl"],["instance","rvdffie"]],["faddrf1_ff",[[226,3],[226,111]],[[226,19],[226,29]],["el2_ifu_ifc_ctl"],["instance","rvdffpcie"]],["iccm_acc_in_region_bf",[[230,3],[230,30]],[[230,9],[230,30]],["el2_ifu_ifc_ctl"],["variable","logic"]],["iccm_acc_in_range_bf",[[231,3],[231,29]],[[231,9],[231,29]],["el2_ifu_ifc_ctl"],["variable","logic"]],["iccm_rangecheck",[[232,3],[237,38]],[[233,49],[233,64]],["el2_ifu_ifc_ctl"],["instance","rvrangecheck"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_mem_ctl.sv",[[[[[["el2_ifu_mem_ctl",[[[23,0],[26,0]],[[0,0],[127,6]],[[26,0],[184,5]]],[[23,7],[23,22]],[],["module"]],[1671,10]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_ifu_mem_ctl"],["parameter-port","el2_param_t"]],["clk",[[29,3],[29,18]],[[29,15],[29,18]],["el2_ifu_mem_ctl"],["port","logic"]],["active_clk",[[30,3],[30,25]],[[30,15],[30,25]],["el2_ifu_mem_ctl"],["port","logic"]],["free_l2clk",[[31,3],[31,25]],[[31,15],[31,25]],["el2_ifu_mem_ctl"],["port","logic"]],["rst_l",[[32,3],[32,20]],[[32,15],[32,20]],["el2_ifu_mem_ctl"],["port","logic"]],["exu_flush_final",[[34,3],[34,52]],[[34,37],[34,52]],["el2_ifu_mem_ctl"],["port","logic"]],["dec_tlu_flush_lower_wb",[[35,3],[35,59]],[[35,37],[35,59]],["el2_ifu_mem_ctl"],["port","logic"]],["dec_tlu_flush_err_wb",[[36,3],[36,57]],[[36,37],[36,57]],["el2_ifu_mem_ctl"],["port","logic"]],["dec_tlu_i0_commit_cmt",[[37,3],[37,58]],[[37,37],[37,58]],["el2_ifu_mem_ctl"],["port","logic"]],["dec_tlu_force_halt",[[38,3],[38,55]],[[38,37],[38,55]],["el2_ifu_mem_ctl"],["port","logic"]],["ifc_fetch_addr_bf",[[40,3],[40,54]],[[40,37],[40,54]],["el2_ifu_mem_ctl"],["port","logic"]],["ifc_fetch_uncacheable_bf",[[41,3],[41,61]],[[41,37],[41,61]],["el2_ifu_mem_ctl"],["port","logic"]],["ifc_fetch_req_bf",[[42,3],[42,53]],[[42,37],[42,53]],["el2_ifu_mem_ctl"],["port","logic"]],["ifc_fetch_req_bf_raw",[[43,3],[43,57]],[[43,37],[43,57]],["el2_ifu_mem_ctl"],["port","logic"]],["ifc_iccm_access_bf",[[44,3],[44,55]],[[44,37],[44,55]],["el2_ifu_mem_ctl"],["port","logic"]],["ifc_region_acc_fault_bf",[[45,3],[45,60]],[[45,37],[45,60]],["el2_ifu_mem_ctl"],["port","logic"]],["ifc_dma_access_ok",[[46,3],[46,54]],[[46,37],[46,54]],["el2_ifu_mem_ctl"],["port","logic"]],["dec_tlu_fence_i_wb",[[47,3],[47,55]],[[47,37],[47,55]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_bp_hit_taken_f",[[48,3],[48,55]],[[48,37],[48,55]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_bp_inst_mask_f",[[50,3],[50,55]],[[50,37],[50,55]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_miss_state_idle",[[52,3],[52,56]],[[52,37],[52,56]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_ic_mb_empty",[[53,3],[53,52]],[[53,37],[53,52]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_dma_active",[[54,3],[54,50]],[[54,37],[54,50]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_write_stall",[[55,3],[55,51]],[[55,37],[55,51]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_pmu_ic_miss",[[58,3],[58,52]],[[58,37],[58,52]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_pmu_ic_hit",[[59,3],[59,51]],[[59,37],[59,51]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_pmu_bus_error",[[60,3],[60,54]],[[60,37],[60,54]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_pmu_bus_busy",[[61,3],[61,53]],[[61,37],[61,53]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_pmu_bus_trxn",[[62,3],[62,53]],[[62,37],[62,53]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_awvalid",[[66,3],[66,58]],[[66,43],[66,58]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_awid",[[67,3],[67,55]],[[67,43],[67,55]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_awaddr",[[68,3],[68,57]],[[68,43],[68,57]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_awregion",[[69,3],[69,59]],[[69,43],[69,59]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_awlen",[[70,3],[70,56]],[[70,43],[70,56]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_awsize",[[71,3],[71,57]],[[71,43],[71,57]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_awburst",[[72,3],[72,58]],[[72,43],[72,58]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_awlock",[[73,3],[73,57]],[[73,43],[73,57]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_awcache",[[74,3],[74,58]],[[74,43],[74,58]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_awprot",[[75,3],[75,57]],[[75,43],[75,57]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_awqos",[[76,3],[76,56]],[[76,43],[76,56]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_wvalid",[[78,3],[78,57]],[[78,43],[78,57]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_wdata",[[79,3],[79,56]],[[79,43],[79,56]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_wstrb",[[80,3],[80,56]],[[80,43],[80,56]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_wlast",[[81,3],[81,56]],[[81,43],[81,56]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_bready",[[83,3],[83,57]],[[83,43],[83,57]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_arvalid",[[86,3],[86,58]],[[86,43],[86,58]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_arready",[[87,3],[87,58]],[[87,43],[87,58]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_arid",[[88,3],[88,55]],[[88,43],[88,55]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_araddr",[[89,3],[89,57]],[[89,43],[89,57]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_arregion",[[90,3],[90,59]],[[90,43],[90,59]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_arlen",[[91,3],[91,56]],[[91,43],[91,56]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_arsize",[[92,3],[92,57]],[[92,43],[92,57]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_arburst",[[93,3],[93,58]],[[93,43],[93,58]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_arlock",[[94,3],[94,57]],[[94,43],[94,57]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_arcache",[[95,3],[95,58]],[[95,43],[95,58]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_arprot",[[96,3],[96,57]],[[96,43],[96,57]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_arqos",[[97,3],[97,56]],[[97,43],[97,56]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_rvalid",[[99,3],[99,57]],[[99,43],[99,57]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_rready",[[100,3],[100,57]],[[100,43],[100,57]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_rid",[[101,3],[101,54]],[[101,43],[101,54]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_rdata",[[102,3],[102,56]],[[102,43],[102,56]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_axi_rresp",[[103,3],[103,56]],[[103,43],[103,56]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_bus_clk_en",[[105,4],[105,51]],[[105,37],[105,51]],["el2_ifu_mem_ctl"],["port","logic"]],["dma_iccm_req",[[108,3],[108,49]],[[108,37],[108,49]],["el2_ifu_mem_ctl"],["port","logic"]],["dma_mem_addr",[[109,3],[109,49]],[[109,37],[109,49]],["el2_ifu_mem_ctl"],["port","logic"]],["dma_mem_sz",[[110,3],[110,47]],[[110,37],[110,47]],["el2_ifu_mem_ctl"],["port","logic"]],["dma_mem_write",[[111,3],[111,50]],[[111,37],[111,50]],["el2_ifu_mem_ctl"],["port","logic"]],["dma_mem_wdata",[[112,3],[112,50]],[[112,37],[112,50]],["el2_ifu_mem_ctl"],["port","logic"]],["dma_mem_tag",[[113,3],[113,48]],[[113,37],[113,48]],["el2_ifu_mem_ctl"],["port","logic"]],["iccm_dma_ecc_error",[[115,3],[115,55]],[[115,37],[115,55]],["el2_ifu_mem_ctl"],["port","logic"]],["iccm_dma_rvalid",[[116,3],[116,52]],[[116,37],[116,52]],["el2_ifu_mem_ctl"],["port","logic"]],["iccm_dma_rdata",[[117,3],[117,51]],[[117,37],[117,51]],["el2_ifu_mem_ctl"],["port","logic"]],["iccm_dma_rtag",[[118,3],[118,50]],[[118,37],[118,50]],["el2_ifu_mem_ctl"],["port","logic"]],["iccm_ready",[[119,3],[119,47]],[[119,37],[119,47]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_rw_addr",[[123,3],[123,47]],[[123,37],[123,47]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_wr_en",[[124,3],[124,64]],[[124,56],[124,64]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_rd_en",[[125,3],[125,45]],[[125,37],[125,45]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_wr_data",[[127,3],[127,73]],[[127,63],[127,73]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_rd_data",[[128,3],[128,47]],[[128,37],[128,47]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_debug_rd_data",[[129,3],[129,53]],[[129,37],[129,53]],["el2_ifu_mem_ctl"],["port","logic"]],["ictag_debug_rd_data",[[130,3],[130,56]],[[130,37],[130,56]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_debug_wr_data",[[131,3],[131,53]],[[131,37],[131,53]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_ic_debug_rd_data",[[132,3],[132,57]],[[132,37],[132,57]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_eccerr",[[135,3],[135,51]],[[135,42],[135,51]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_parerr",[[136,3],[136,51]],[[136,42],[136,51]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_debug_addr",[[138,3],[138,66]],[[138,53],[138,66]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_debug_rd_en",[[139,3],[139,51]],[[139,37],[139,51]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_debug_wr_en",[[140,3],[140,51]],[[140,37],[140,51]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_debug_tag_array",[[141,3],[141,55]],[[141,37],[141,55]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_debug_way",[[142,3],[142,68]],[[142,56],[142,68]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_tag_valid",[[145,3],[145,68]],[[145,56],[145,68]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_rd_hit",[[147,3],[147,65]],[[147,56],[147,65]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_tag_perr",[[148,3],[148,48]],[[148,37],[148,48]],["el2_ifu_mem_ctl"],["port","logic"]],["iccm_rw_addr",[[151,3],[151,48]],[[151,36],[151,48]],["el2_ifu_mem_ctl"],["port","logic"]],["iccm_wren",[[152,3],[152,46]],[[152,37],[152,46]],["el2_ifu_mem_ctl"],["port","logic"]],["iccm_rden",[[153,3],[153,46]],[[153,37],[153,46]],["el2_ifu_mem_ctl"],["port","logic"]],["iccm_wr_data",[[154,3],[154,49]],[[154,37],[154,49]],["el2_ifu_mem_ctl"],["port","logic"]],["iccm_wr_size",[[155,3],[155,49]],[[155,37],[155,49]],["el2_ifu_mem_ctl"],["port","logic"]],["iccm_rd_data",[[157,3],[157,49]],[[157,37],[157,49]],["el2_ifu_mem_ctl"],["port","logic"]],["iccm_rd_data_ecc",[[158,3],[158,53]],[[158,37],[158,53]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_fetch_val",[[159,3],[159,50]],[[159,37],[159,50]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_hit_f",[[161,3],[161,45]],[[161,37],[161,45]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_access_fault_f",[[162,3],[162,54]],[[162,37],[162,54]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_access_fault_type_f",[[163,3],[163,59]],[[163,37],[163,59]],["el2_ifu_mem_ctl"],["port","logic"]],["iccm_rd_ecc_single_err",[[164,3],[164,59]],[[164,37],[164,59]],["el2_ifu_mem_ctl"],["port","logic"]],["iccm_rd_ecc_double_err",[[165,3],[165,59]],[[165,37],[165,59]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_error_start",[[166,3],[166,51]],[[166,37],[166,51]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_async_error_start",[[168,3],[168,58]],[[168,37],[168,58]],["el2_ifu_mem_ctl"],["port","logic"]],["iccm_dma_sb_error",[[169,3],[169,54]],[[169,37],[169,54]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_fetch_val_f",[[170,3],[170,51]],[[170,37],[170,51]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_data_f",[[171,3],[171,46]],[[171,37],[171,46]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_premux_data",[[172,3],[172,51]],[[172,37],[172,51]],["el2_ifu_mem_ctl"],["port","logic"]],["ic_sel_premux_data",[[173,3],[173,55]],[[173,37],[173,55]],["el2_ifu_mem_ctl"],["port","logic"]],["dec_tlu_ic_diag_pkt",[[176,3],[176,55]],[[176,36],[176,55]],["el2_ifu_mem_ctl"],["port","el2_cache_debug_pkt_t"]],["dec_tlu_core_ecc_disable",[[177,3],[177,61]],[[177,37],[177,61]],["el2_ifu_mem_ctl"],["port","logic"]],["ifu_ic_debug_rd_data_valid",[[178,3],[178,63]],[[178,37],[178,63]],["el2_ifu_mem_ctl"],["port","logic"]],["iccm_buf_correct_ecc",[[179,3],[179,57]],[[179,37],[179,57]],["el2_ifu_mem_ctl"],["port","logic"]],["iccm_correction_state",[[180,3],[180,58]],[[180,37],[180,58]],["el2_ifu_mem_ctl"],["port","logic"]],["scan_mode",[[183,3],[183,33]],[[183,24],[183,33]],["el2_ifu_mem_ctl"],["port","logic"]],["NUM_OF_BEATS",[[188,1],[188,32]],[[188,14],[188,26]],["el2_ifu_mem_ctl"],["localparam"]],["ifu_ic_req_addr_f",[[192,3],[192,36]],[[192,19],[192,36]],["el2_ifu_mem_ctl"],["variable","logic"]],["uncacheable_miss_in",[[193,3],[193,38]],[[193,19],[193,38]],["el2_ifu_mem_ctl"],["variable","logic"]],["uncacheable_miss_ff",[[194,3],[194,38]],[[194,19],[194,38]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_ifu_wr_en",[[198,3],[198,32]],[[198,19],[198,32]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_ifu_wr_en_ff",[[199,3],[199,35]],[[199,19],[199,35]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_ifu_wr_en_ff_q",[[200,3],[200,37]],[[200,19],[200,37]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_ifu_wr_en_ff_wo_err",[[201,3],[201,42]],[[201,19],[201,42]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_ic_wr_en",[[202,3],[202,50]],[[202,38],[202,50]],["el2_ifu_mem_ctl"],["variable","logic"]],["reset_tag_valid_for_miss",[[204,3],[204,43]],[[204,19],[204,43]],["el2_ifu_mem_ctl"],["variable","logic"]],["way_status",[[207,3],[207,51]],[[207,41],[207,51]],["el2_ifu_mem_ctl"],["variable","logic"]],["way_status_mb_in",[[208,3],[208,57]],[[208,41],[208,57]],["el2_ifu_mem_ctl"],["variable","logic"]],["way_status_rep_new",[[209,3],[209,59]],[[209,41],[209,59]],["el2_ifu_mem_ctl"],["variable","logic"]],["way_status_mb_ff",[[210,3],[210,57]],[[210,41],[210,57]],["el2_ifu_mem_ctl"],["variable","logic"]],["way_status_new",[[211,3],[211,55]],[[211,41],[211,55]],["el2_ifu_mem_ctl"],["variable","logic"]],["way_status_hit_new",[[212,3],[212,59]],[[212,41],[212,59]],["el2_ifu_mem_ctl"],["variable","logic"]],["way_status_new_w_debug",[[213,3],[213,63]],[[213,41],[213,63]],["el2_ifu_mem_ctl"],["variable","logic"]],["tagv_mb_in",[[214,3],[214,48]],[[214,38],[214,48]],["el2_ifu_mem_ctl"],["variable","logic"]],["tagv_mb_ff",[[215,3],[215,48]],[[215,38],[215,48]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_wr_data_comb_err",[[218,3],[218,39]],[[218,19],[218,39]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_byp_data_err_new",[[219,3],[219,39]],[[219,19],[219,39]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_byp_data_err_f",[[220,3],[220,37]],[[220,19],[220,37]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_wr_cumulative_err_data",[[221,3],[221,45]],[[221,19],[221,45]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_wr_cumulative_err",[[222,3],[222,40]],[[222,19],[222,40]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_wr_data_comb_err_ff",[[223,3],[223,42]],[[223,19],[223,42]],["el2_ifu_mem_ctl"],["variable","logic"]],["scnd_miss_index_match",[[224,3],[224,40]],[[224,19],[224,40]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifc_dma_access_q_ok",[[227,3],[227,38]],[[227,19],[227,38]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifc_iccm_access_f",[[228,3],[228,36]],[[228,19],[228,36]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifc_region_acc_fault_f",[[229,3],[229,41]],[[229,19],[229,41]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifc_region_acc_fault_final_f",[[230,3],[230,47]],[[230,19],[230,47]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifc_bus_acc_fault_f",[[231,3],[231,38]],[[231,19],[231,38]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_act_miss_f",[[232,3],[232,32]],[[232,19],[232,32]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_miss_under_miss_f",[[233,3],[233,39]],[[233,19],[233,39]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_ignore_2nd_miss_f",[[234,3],[234,39]],[[234,19],[234,39]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_act_hit_f",[[235,3],[235,31]],[[235,19],[235,31]],["el2_ifu_mem_ctl"],["variable","logic"]],["miss_pending",[[236,3],[236,31]],[[236,19],[236,31]],["el2_ifu_mem_ctl"],["variable","logic"]],["imb_in",[[237,3],[237,25]],[[237,19],[237,25]],["el2_ifu_mem_ctl"],["variable","logic"]],["imb_ff",[[237,3],[237,34]],[[237,28],[237,34]],["el2_ifu_mem_ctl"],["variable","imb_in"]],["miss_addr_in",[[238,3],[238,54]],[[238,42],[238,54]],["el2_ifu_mem_ctl"],["variable","logic"]],["miss_addr",[[238,3],[238,66]],[[238,57],[238,66]],["el2_ifu_mem_ctl"],["variable","miss_addr_in"]],["miss_wrap_f",[[239,3],[239,30]],[[239,19],[239,30]],["el2_ifu_mem_ctl"],["variable","logic"]],["flush_final_f",[[240,3],[240,32]],[[240,19],[240,32]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifc_fetch_req_f",[[241,3],[241,34]],[[241,19],[241,34]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifc_fetch_req_f_raw",[[242,3],[242,38]],[[242,19],[242,38]],["el2_ifu_mem_ctl"],["variable","logic"]],["fetch_req_f_qual",[[243,3],[243,35]],[[243,19],[243,35]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifc_fetch_req_qual_bf",[[244,3],[244,40]],[[244,19],[244,40]],["el2_ifu_mem_ctl"],["variable","logic"]],["replace_way_mb_any",[[245,3],[245,56]],[[245,38],[245,56]],["el2_ifu_mem_ctl"],["variable","logic"]],["last_beat",[[246,3],[246,28]],[[246,19],[246,28]],["el2_ifu_mem_ctl"],["variable","logic"]],["reset_beat_cnt",[[247,3],[247,33]],[[247,19],[247,33]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_req_addr_bits_hi_3",[[248,3],[248,61]],[[248,40],[248,61]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_wr_addr_bits_hi_3",[[249,3],[249,60]],[[249,40],[249,60]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_fetch_addr_int_f",[[250,3],[250,39]],[[250,19],[250,39]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_ic_rw_int_addr",[[251,3],[251,37]],[[251,19],[251,37]],["el2_ifu_mem_ctl"],["variable","logic"]],["crit_wd_byp_ok_ff",[[252,3],[252,36]],[[252,19],[252,36]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_crit_wd_rdy_new_ff",[[253,3],[253,40]],[[253,19],[253,40]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_byp_data_only_pre_new",[[254,3],[254,43]],[[254,19],[254,43]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_byp_data_only_new",[[255,3],[255,39]],[[255,19],[255,39]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_byp_hit_f",[[256,3],[256,31]],[[256,19],[256,31]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_valid",[[257,3],[257,27]],[[257,19],[257,27]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_valid_ff",[[258,3],[258,30]],[[258,19],[258,30]],["el2_ifu_mem_ctl"],["variable","logic"]],["reset_all_tags",[[259,3],[259,33]],[[259,19],[259,33]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_valid_w_debug",[[260,3],[260,35]],[[260,19],[260,35]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_tag_wren",[[262,3],[262,50]],[[262,38],[262,50]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_tag_wren_ff",[[262,3],[262,66]],[[262,51],[262,66]],["el2_ifu_mem_ctl"],["variable","ifu_tag_wren"]],["ic_debug_tag_wr_en",[[263,3],[263,56]],[[263,38],[263,56]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_tag_wren_w_debug",[[264,3],[264,58]],[[264,38],[264,58]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_debug_way_ff",[[265,3],[265,53]],[[265,38],[265,53]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_debug_rd_en_ff",[[266,3],[266,36]],[[266,19],[266,36]],["el2_ifu_mem_ctl"],["variable","logic"]],["fetch_bf_f_c1_clken",[[267,3],[267,38]],[[267,19],[267,38]],["el2_ifu_mem_ctl"],["variable","logic"]],["fetch_bf_f_c1_clk",[[268,3],[268,36]],[[268,19],[268,36]],["el2_ifu_mem_ctl"],["variable","logic"]],["debug_c1_clken",[[269,3],[269,33]],[[269,19],[269,33]],["el2_ifu_mem_ctl"],["variable","logic"]],["debug_c1_clk",[[270,3],[270,31]],[[270,19],[270,31]],["el2_ifu_mem_ctl"],["variable","logic"]],["reset_ic_in",[[272,3],[272,30]],[[272,19],[272,30]],["el2_ifu_mem_ctl"],["variable","logic"]],["reset_ic_ff",[[273,3],[273,30]],[[273,19],[273,30]],["el2_ifu_mem_ctl"],["variable","logic"]],["vaddr_f",[[274,3],[274,47]],[[274,40],[274,47]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_status_wr_addr",[[275,3],[275,37]],[[275,19],[275,37]],["el2_ifu_mem_ctl"],["variable","logic"]],["sel_mb_addr",[[276,3],[276,30]],[[276,19],[276,30]],["el2_ifu_mem_ctl"],["variable","logic"]],["sel_mb_addr_ff",[[277,3],[277,33]],[[277,19],[277,33]],["el2_ifu_mem_ctl"],["variable","logic"]],["sel_mb_status_addr",[[278,3],[278,37]],[[278,19],[278,37]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_final_data",[[279,3],[279,32]],[[279,19],[279,32]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_ic_rw_int_addr_ff",[[281,3],[281,74]],[[281,53],[281,74]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_status_wr_addr_ff",[[282,3],[282,74]],[[282,53],[282,74]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_ic_rw_int_addr_w_debug",[[283,3],[283,79]],[[283,53],[283,79]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_status_wr_addr_w_debug",[[284,3],[284,79]],[[284,53],[284,79]],["el2_ifu_mem_ctl"],["variable","logic"]],["way_status_new_ff",[[286,3],[286,83]],[[286,66],[286,83]],["el2_ifu_mem_ctl"],["variable","logic"]],["way_status_wr_en_ff",[[287,3],[287,63]],[[287,44],[287,63]],["el2_ifu_mem_ctl"],["variable","logic"]],["way_status_out",[[288,3],[288,83]],[[288,69],[288,83]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_debug_way_enc",[[289,3],[289,60]],[[289,44],[289,60]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_bus_rid_ff",[[291,3],[291,56]],[[291,42],[291,56]],["el2_ifu_mem_ctl"],["variable","logic"]],["fetch_req_icache_f",[[293,3],[293,35]],[[293,17],[293,35]],["el2_ifu_mem_ctl"],["variable","logic"]],["fetch_req_iccm_f",[[294,3],[294,33]],[[294,17],[294,33]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_iccm_hit_f",[[295,3],[295,30]],[[295,17],[295,30]],["el2_ifu_mem_ctl"],["variable","logic"]],["fetch_uncacheable_ff",[[296,3],[296,37]],[[296,17],[296,37]],["el2_ifu_mem_ctl"],["variable","logic"]],["way_status_wr_en",[[297,3],[297,33]],[[297,17],[297,33]],["el2_ifu_mem_ctl"],["variable","logic"]],["sel_byp_data",[[298,3],[298,29]],[[298,17],[298,29]],["el2_ifu_mem_ctl"],["variable","logic"]],["sel_ic_data",[[299,3],[299,28]],[[299,17],[299,28]],["el2_ifu_mem_ctl"],["variable","logic"]],["sel_iccm_data",[[300,3],[300,30]],[[300,17],[300,30]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_rd_parity_final_err",[[301,3],[301,39]],[[301,17],[301,39]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_act_miss_f_delayed",[[302,3],[302,38]],[[302,17],[302,38]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_ifu_wr_data_error",[[303,3],[303,38]],[[303,17],[303,38]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_ifu_wr_data_error_ff",[[304,3],[304,41]],[[304,17],[304,41]],["el2_ifu_mem_ctl"],["variable","logic"]],["way_status_wr_en_w_debug",[[305,3],[305,41]],[[305,17],[305,41]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_debug_tag_val_rd_out",[[306,3],[306,40]],[[306,17],[306,40]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_pmu_ic_miss_in",[[307,3],[307,35]],[[307,17],[307,35]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_pmu_ic_hit_in",[[308,3],[308,34]],[[308,17],[308,34]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_pmu_bus_error_in",[[309,3],[309,37]],[[309,17],[309,37]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_pmu_bus_trxn_in",[[310,3],[310,36]],[[310,17],[310,36]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_pmu_bus_busy_in",[[311,3],[311,36]],[[311,17],[311,36]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_debug_ict_array_sel_in",[[312,3],[312,42]],[[312,17],[312,42]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_debug_ict_array_sel_ff",[[313,3],[313,42]],[[313,17],[313,42]],["el2_ifu_mem_ctl"],["variable","logic"]],["debug_data_clken",[[314,3],[314,33]],[[314,17],[314,33]],["el2_ifu_mem_ctl"],["variable","logic"]],["last_data_recieved_in",[[315,3],[315,38]],[[315,17],[315,38]],["el2_ifu_mem_ctl"],["variable","logic"]],["last_data_recieved_ff",[[316,3],[316,38]],[[316,17],[316,38]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_bus_rvalid",[[318,3],[318,48]],[[318,34],[318,48]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_bus_rvalid_ff",[[319,3],[319,51]],[[319,34],[319,51]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_bus_rvalid_unq_ff",[[320,3],[320,55]],[[320,34],[320,55]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_bus_arready_unq",[[321,3],[321,53]],[[321,34],[321,53]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_bus_arready_unq_ff",[[322,3],[322,56]],[[322,34],[322,56]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_bus_arvalid",[[323,3],[323,49]],[[323,34],[323,49]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_bus_arvalid_ff",[[324,3],[324,52]],[[324,34],[324,52]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_bus_arready",[[325,3],[325,49]],[[325,34],[325,49]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_bus_arready_ff",[[326,3],[326,52]],[[326,34],[326,52]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_bus_rdata_ff",[[327,3],[327,50]],[[327,34],[327,50]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_bus_rresp_ff",[[328,3],[328,50]],[[328,34],[328,50]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_bus_rsp_valid",[[329,3],[329,51]],[[329,34],[329,51]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_bus_rsp_ready",[[330,3],[330,51]],[[330,34],[330,51]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_bus_rsp_tag",[[331,3],[331,49]],[[331,34],[331,49]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_bus_rsp_rdata",[[332,3],[332,51]],[[332,34],[332,51]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_bus_rsp_opc",[[333,3],[333,49]],[[333,34],[333,49]],["el2_ifu_mem_ctl"],["variable","logic"]],["write_fill_data",[[335,3],[335,53]],[[335,38],[335,53]],["el2_ifu_mem_ctl"],["variable","logic"]],["wr_data_c1_clk",[[336,3],[336,52]],[[336,38],[336,52]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_miss_buff_data_valid_in",[[337,3],[337,64]],[[337,38],[337,64]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_miss_buff_data_valid",[[338,3],[338,61]],[[338,38],[338,61]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_miss_buff_data_error_in",[[339,3],[339,64]],[[339,38],[339,64]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_miss_buff_data_error",[[340,3],[340,61]],[[340,38],[340,61]],["el2_ifu_mem_ctl"],["variable","logic"]],["byp_fetch_index",[[341,3],[341,54]],[[341,39],[341,54]],["el2_ifu_mem_ctl"],["variable","logic"]],["byp_fetch_index_0",[[342,3],[342,56]],[[342,39],[342,56]],["el2_ifu_mem_ctl"],["variable","logic"]],["byp_fetch_index_1",[[343,3],[343,56]],[[343,39],[343,56]],["el2_ifu_mem_ctl"],["variable","logic"]],["byp_fetch_index_inc",[[344,3],[344,58]],[[344,39],[344,58]],["el2_ifu_mem_ctl"],["variable","logic"]],["byp_fetch_index_inc_0",[[345,3],[345,60]],[[345,39],[345,60]],["el2_ifu_mem_ctl"],["variable","logic"]],["byp_fetch_index_inc_1",[[346,3],[346,60]],[[346,39],[346,60]],["el2_ifu_mem_ctl"],["variable","logic"]],["miss_buff_hit_unq_f",[[347,3],[347,37]],[[347,18],[347,37]],["el2_ifu_mem_ctl"],["variable","logic"]],["stream_hit_f",[[348,3],[348,30]],[[348,18],[348,30]],["el2_ifu_mem_ctl"],["variable","logic"]],["stream_miss_f",[[349,3],[349,31]],[[349,18],[349,31]],["el2_ifu_mem_ctl"],["variable","logic"]],["stream_eol_f",[[350,3],[350,30]],[[350,18],[350,30]],["el2_ifu_mem_ctl"],["variable","logic"]],["crit_byp_hit_f",[[351,3],[351,32]],[[351,18],[351,32]],["el2_ifu_mem_ctl"],["variable","logic"]],["other_tag",[[352,3],[352,39]],[[352,30],[352,39]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_miss_buff_data",[[353,3],[353,63]],[[353,46],[353,63]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_miss_buff_half",[[354,3],[354,33]],[[354,16],[354,33]],["el2_ifu_mem_ctl"],["variable","logic"]],["scnd_miss_req",[[355,3],[355,29]],[[355,16],[355,29]],["el2_ifu_mem_ctl"],["variable","logic"]],["scnd_miss_req_q",[[355,3],[355,46]],[[355,31],[355,46]],["el2_ifu_mem_ctl"],["variable","scnd_miss_req"]],["scnd_miss_req_in",[[356,3],[356,32]],[[356,16],[356,32]],["el2_ifu_mem_ctl"],["variable","logic"]],["iccm_ecc_corr_index_ff",[[359,3],[359,65]],[[359,43],[359,65]],["el2_ifu_mem_ctl"],["variable","logic"]],["iccm_ecc_corr_index_in",[[360,3],[360,65]],[[360,43],[360,65]],["el2_ifu_mem_ctl"],["variable","logic"]],["iccm_ecc_corr_data_ff",[[361,3],[361,61]],[[361,40],[361,61]],["el2_ifu_mem_ctl"],["variable","logic"]],["iccm_ecc_write_status",[[362,3],[362,61]],[[362,40],[362,61]],["el2_ifu_mem_ctl"],["variable","logic"]],["iccm_rd_ecc_single_err_ff",[[363,3],[363,65]],[[363,40],[363,65]],["el2_ifu_mem_ctl"],["variable","logic"]],["iccm_error_start",[[364,3],[364,56]],[[364,40],[364,56]],["el2_ifu_mem_ctl"],["variable","logic"]],["perr_state_en",[[365,3],[365,53]],[[365,40],[365,53]],["el2_ifu_mem_ctl"],["variable","logic"]],["miss_state_en",[[366,3],[366,53]],[[366,40],[366,53]],["el2_ifu_mem_ctl"],["variable","logic"]],["busclk",[[368,3],[368,22]],[[368,16],[368,22]],["el2_ifu_mem_ctl"],["variable","logic"]],["busclk_force",[[369,3],[369,28]],[[369,16],[369,28]],["el2_ifu_mem_ctl"],["variable","logic"]],["busclk_reset",[[370,3],[370,28]],[[370,16],[370,28]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_ifu_bus_clk_en_ff",[[371,3],[371,37]],[[371,16],[371,37]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_ifu_bus_clk_en",[[372,3],[372,34]],[[372,16],[372,34]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifc_bus_ic_req_ff_in",[[374,3],[374,36]],[[374,16],[374,36]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_bus_cmd_valid",[[375,3],[375,33]],[[375,16],[375,33]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_bus_cmd_ready",[[376,3],[376,33]],[[376,16],[376,33]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_inc_data_beat_cnt",[[378,3],[378,37]],[[378,16],[378,37]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_reset_data_beat_cnt",[[379,3],[379,39]],[[379,16],[379,39]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_hold_data_beat_cnt",[[380,3],[380,38]],[[380,16],[380,38]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_inc_cmd_beat_cnt",[[382,3],[382,36]],[[382,16],[382,36]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_reset_cmd_beat_cnt_0",[[383,3],[383,40]],[[383,16],[383,40]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_reset_cmd_beat_cnt_secondlast",[[384,3],[384,49]],[[384,16],[384,49]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_hold_cmd_beat_cnt",[[385,3],[385,37]],[[385,16],[385,37]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_new_data_beat_count",[[387,3],[387,59]],[[387,36],[387,59]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_data_beat_count",[[388,3],[388,55]],[[388,36],[388,55]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_new_cmd_beat_count",[[390,3],[390,58]],[[390,36],[390,58]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_cmd_beat_count",[[391,3],[391,54]],[[391,36],[391,54]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_new_rd_addr_count",[[394,3],[394,57]],[[394,36],[394,57]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_rd_addr_count",[[395,3],[395,53]],[[395,36],[395,53]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_cmd_sent",[[398,3],[398,28]],[[398,16],[398,28]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_last_data_beat",[[399,3],[399,34]],[[399,16],[399,34]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_wren",[[402,3],[402,48]],[[402,40],[402,48]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_wren_last",[[404,3],[404,53]],[[404,40],[404,53]],["el2_ifu_mem_ctl"],["variable","logic"]],["wren_reset_miss",[[405,3],[405,55]],[[405,40],[405,55]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifc_dma_access_ok_d",[[406,3],[406,35]],[[406,16],[406,35]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifc_dma_access_ok_prev",[[407,3],[407,38]],[[407,16],[407,38]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_cmd_req_in",[[409,3],[409,25]],[[409,11],[409,25]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_cmd_req_hold",[[410,3],[410,27]],[[410,11],[410,27]],["el2_ifu_mem_ctl"],["variable","logic"]],["second_half_available",[[412,3],[412,32]],[[412,11],[412,32]],["el2_ifu_mem_ctl"],["variable","logic"]],["write_ic_16_bytes",[[413,3],[413,28]],[[413,11],[413,28]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifc_region_acc_fault_final_bf",[[415,3],[415,40]],[[415,11],[415,40]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifc_region_acc_fault_memory_bf",[[416,3],[416,41]],[[416,11],[416,41]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifc_region_acc_fault_memory_f",[[417,3],[417,40]],[[417,11],[417,40]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifc_region_acc_okay",[[418,3],[418,30]],[[418,11],[418,30]],["el2_ifu_mem_ctl"],["variable","logic"]],["iccm_correct_ecc",[[420,3],[420,27]],[[420,11],[420,27]],["el2_ifu_mem_ctl"],["variable","logic"]],["dma_sb_err_state",[[421,3],[421,27]],[[421,11],[421,27]],["el2_ifu_mem_ctl"],["variable","logic"]],["dma_sb_err_state_ff",[[421,3],[421,48]],[[421,29],[421,48]],["el2_ifu_mem_ctl"],["variable","dma_sb_err_state"]],["two_byte_instr",[[422,3],[422,25]],[[422,11],[422,25]],["el2_ifu_mem_ctl"],["variable","logic"]],["IDLE",[[424,29],[424,40]],[[424,29],[424,33]],["el2_ifu_mem_ctl"],["enum_member","#AnonymousEnum21"]],["CRIT_BYP_OK",[[424,42],[424,60]],[[424,42],[424,53]],["el2_ifu_mem_ctl"],["enum_member","#AnonymousEnum21"]],["HIT_U_MISS",[[424,62],[424,79]],[[424,62],[424,72]],["el2_ifu_mem_ctl"],["enum_member","#AnonymousEnum21"]],["MISS_WAIT",[[424,81],[424,97]],[[424,81],[424,90]],["el2_ifu_mem_ctl"],["enum_member","#AnonymousEnum21"]],["CRIT_WRD_RDY",[[424,98],[424,117]],[[424,98],[424,110]],["el2_ifu_mem_ctl"],["enum_member","#AnonymousEnum21"]],["SCND_MISS",[[424,118],[424,134]],[[424,118],[424,127]],["el2_ifu_mem_ctl"],["enum_member","#AnonymousEnum21"]],["STREAM",[[424,135],[424,148]],[[424,135],[424,141]],["el2_ifu_mem_ctl"],["enum_member","#AnonymousEnum21"]],["STALL_SCND_MISS",[[424,151],[424,173]],[[424,151],[424,166]],["el2_ifu_mem_ctl"],["enum_member","#AnonymousEnum21"]],["miss_state_t",[[424,3],[424,188]],[[424,175],[424,187]],["el2_ifu_mem_ctl"],["typedef","#AnonymousEnum21"]],["miss_state",[[425,3],[425,26]],[[425,16],[425,26]],["el2_ifu_mem_ctl"],["variable","miss_state_t"]],["miss_nxtstate",[[425,3],[425,41]],[[425,28],[425,41]],["el2_ifu_mem_ctl"],["variable","miss_state"]],["ERR_STOP_IDLE",[[427,29],[427,48]],[[427,29],[427,42]],["el2_ifu_mem_ctl"],["enum_member","#AnonymousEnum22"]],["ERR_FETCH1",[[427,50],[427,66]],[[427,50],[427,60]],["el2_ifu_mem_ctl"],["enum_member","#AnonymousEnum22"]],["ERR_FETCH2",[[427,69],[427,85]],[[427,69],[427,79]],["el2_ifu_mem_ctl"],["enum_member","#AnonymousEnum22"]],["ERR_STOP_FETCH",[[427,88],[427,108]],[[427,88],[427,102]],["el2_ifu_mem_ctl"],["enum_member","#AnonymousEnum22"]],["err_stop_state_t",[[427,3],[427,127]],[[427,110],[427,126]],["el2_ifu_mem_ctl"],["typedef","#AnonymousEnum22"]],["err_stop_state",[[428,3],[428,34]],[[428,20],[428,34]],["el2_ifu_mem_ctl"],["variable","err_stop_state_t"]],["err_stop_nxtstate",[[428,3],[428,53]],[[428,36],[428,53]],["el2_ifu_mem_ctl"],["variable","err_stop_state"]],["err_stop_state_en",[[429,3],[429,28]],[[429,11],[429,28]],["el2_ifu_mem_ctl"],["variable","logic"]],["err_stop_fetch",[[430,3],[430,25]],[[430,11],[430,25]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_crit_wd_rdy",[[432,3],[432,25]],[[432,11],[432,25]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_bp_hit_taken_q_f",[[434,3],[434,31]],[[434,11],[434,31]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_bus_rvalid_unq",[[435,3],[435,29]],[[435,11],[435,29]],["el2_ifu_mem_ctl"],["variable","logic"]],["bus_cmd_beat_en",[[436,3],[436,26]],[[436,11],[436,26]],["el2_ifu_mem_ctl"],["variable","logic"]],["fetch_bf_f_c1_cgc",[[450,3],[450,96]],[[450,12],[450,29]],["el2_ifu_mem_ctl"],["instance","rvclkhdr"]],["debug_c1_cgc",[[451,3],[451,91]],[[451,12],[451,24]],["el2_ifu_mem_ctl"],["instance","rvclkhdr"]],["iccm_single_ecc_error",[[457,3],[457,39]],[[457,18],[457,39]],["el2_ifu_mem_ctl"],["variable","logic"]],["dma_iccm_req_f",[[458,3],[458,32]],[[458,18],[458,32]],["el2_ifu_mem_ctl"],["variable","logic"]],["ERR_IDLE",[[463,29],[463,44]],[[463,29],[463,37]],["el2_ifu_mem_ctl"],["enum_member","#AnonymousEnum23"]],["IC_WFF",[[463,46],[463,59]],[[463,46],[463,52]],["el2_ifu_mem_ctl"],["enum_member","#AnonymousEnum23"]],["ECC_WFF",[[463,62],[463,76]],[[463,62],[463,69]],["el2_ifu_mem_ctl"],["enum_member","#AnonymousEnum23"]],["ECC_CORR",[[463,79],[463,94]],[[463,79],[463,87]],["el2_ifu_mem_ctl"],["enum_member","#AnonymousEnum23"]],["DMA_SB_ERR",[[463,96],[463,113]],[[463,96],[463,106]],["el2_ifu_mem_ctl"],["enum_member","#AnonymousEnum23"]],["perr_state_t",[[463,3],[463,128]],[[463,115],[463,127]],["el2_ifu_mem_ctl"],["typedef","#AnonymousEnum23"]],["perr_state",[[464,3],[464,26]],[[464,16],[464,26]],["el2_ifu_mem_ctl"],["variable","perr_state_t"]],["perr_nxtstate",[[464,3],[464,41]],[[464,28],[464,41]],["el2_ifu_mem_ctl"],["variable","perr_state"]],["miss_state_ff",[[535,3],[535,135]],[[535,35],[535,48]],["el2_ifu_mem_ctl"],["instance","rvdffs"]],["sel_hold_imb",[[537,2],[537,23]],[[537,11],[537,23]],["el2_ifu_mem_ctl"],["variable","logic"]],["sel_hold_imb_scnd",[[546,3],[546,34]],[[546,17],[546,34]],["el2_ifu_mem_ctl"],["variable","logic"]],["imb_scnd_in",[[547,3],[547,28]],[[547,17],[547,28]],["el2_ifu_mem_ctl"],["variable","logic"]],["imb_scnd_ff",[[548,3],[548,28]],[[548,17],[548,28]],["el2_ifu_mem_ctl"],["variable","logic"]],["uncacheable_miss_scnd_in",[[549,3],[549,41]],[[549,17],[549,41]],["el2_ifu_mem_ctl"],["variable","logic"]],["uncacheable_miss_scnd_ff",[[550,3],[550,41]],[[550,17],[550,41]],["el2_ifu_mem_ctl"],["variable","logic"]],["tagv_mb_scnd_in",[[552,3],[552,50]],[[552,35],[552,50]],["el2_ifu_mem_ctl"],["variable","logic"]],["tagv_mb_scnd_ff",[[553,3],[553,50]],[[553,35],[553,50]],["el2_ifu_mem_ctl"],["variable","logic"]],["way_status_mb_scnd_in",[[555,3],[555,59]],[[555,38],[555,59]],["el2_ifu_mem_ctl"],["variable","logic"]],["way_status_mb_scnd_ff",[[556,3],[556,59]],[[556,38],[556,59]],["el2_ifu_mem_ctl"],["variable","logic"]],["unc_miss_scnd_ff",[[564,3],[564,178]],[[564,20],[564,36]],["el2_ifu_mem_ctl"],["instance","rvdff_fpga"]],["imb_f_scnd_ff",[[565,3],[565,126]],[[565,19],[565,32]],["el2_ifu_mem_ctl"],["instance","rvdffpcie"]],["mb_rep_wayf2_scnd_ff",[[566,3],[566,251]],[[566,40],[566,60]],["el2_ifu_mem_ctl"],["instance","rvdff_fpga"]],["mb_tagv_scnd_ff",[[567,3],[567,233]],[[567,40],[567,55]],["el2_ifu_mem_ctl"],["instance","rvdff_fpga"]],["ifu_fetch_addr_f_ff",[[609,3],[609,140]],[[609,19],[609,38]],["el2_ifu_mem_ctl"],["instance","rvdffpcie"]],["imb_f_ff",[[613,3],[613,107]],[[613,19],[613,27]],["el2_ifu_mem_ctl"],["instance","rvdffpcie"]],["unc_miss_ff",[[614,3],[614,180]],[[614,19],[614,30]],["el2_ifu_mem_ctl"],["instance","rvdff_fpga"]],["miss_f_ff",[[621,3],[621,267]],[[621,84],[621,93]],["el2_ifu_mem_ctl"],["instance","rvdfflie"]],["mb_rep_wayf2_ff",[[627,3],[627,238]],[[627,40],[627,55]],["el2_ifu_mem_ctl"],["instance","rvdff_fpga"]],["mb_tagv_ff",[[628,3],[628,220]],[[628,40],[628,50]],["el2_ifu_mem_ctl"],["instance","rvdff_fpga"]],["ifu_iccm_acc_ff",[[634,3],[634,170]],[[634,19],[634,34]],["el2_ifu_mem_ctl"],["instance","rvdff_fpga"]],["ifu_iccm_reg_acc_ff",[[635,3],[635,187]],[[635,19],[635,38]],["el2_ifu_mem_ctl"],["instance","rvdff_fpga"]],["rgn_acc_ff",[[636,3],[636,181]],[[636,19],[636,29]],["el2_ifu_mem_ctl"],["instance","rvdff_fpga"]],["ic_wr_ecc",[[657,3],[657,30]],[[657,21],[657,30]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_miss_buff_ecc",[[658,3],[658,37]],[[658,21],[658,37]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_wr_16bytes_data",[[700,3],[700,35]],[[700,17],[700,35]],["el2_ifu_mem_ctl"],["variable","logic"]],["ifu_ic_debug_rd_data_in",[[701,3],[701,40]],[[701,17],[701,40]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_ecc_encode_64_bus",[[662,16],[664,52]],[[662,33],[662,53]],["el2_ifu_mem_ctl"],["instance","rvecc_encode_64"]],["ic_ecc_encode_64_buff",[[665,16],[667,59]],[[665,33],[665,54]],["el2_ifu_mem_ctl"],["instance","rvecc_encode_64"]],["ifu_debug_data_ff",[[724,3],[732,36]],[[724,16],[724,33]],["el2_ifu_mem_ctl"],["instance","rvdffe"]],["ic_wr_parity",[[698,3],[698,29]],[[698,17],[698,29]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_miss_buff_parity",[[699,3],[699,36]],[[699,17],[699,36]],["el2_ifu_mem_ctl"],["variable","logic"]],["par_bus",[[703,7],[704,67]],[[703,30],[703,37]],["el2_ifu_mem_ctl"],["instance","rveven_paritygen"]],["par_buff",[[705,7],[706,74]],[[705,30],[705,38]],["el2_ifu_mem_ctl"],["instance","rveven_paritygen"]],["ic_miss_buff_data_in",[[801,5],[801,44]],[[801,24],[801,44]],["el2_ifu_mem_ctl"],["variable","logic"]],["byp_data_0_ff",[[808,8],[812,37]],[[808,21],[808,34]],["el2_ifu_mem_ctl"],["instance","rvdffe"]],["byp_data_1_ff",[[814,8],[818,37]],[[814,21],[814,34]],["el2_ifu_mem_ctl"],["instance","rvdffe"]],["byp_data_valid_ff",[[822,8],[825,52]],[[822,19],[822,36]],["el2_ifu_mem_ctl"],["instance","rvdff"]],["byp_data_error_ff",[[829,8],[832,52]],[[829,19],[829,36]],["el2_ifu_mem_ctl"],["instance","rvdff"]],["bypass_index",[[838,3],[838,51]],[[838,39],[838,51]],["el2_ifu_mem_ctl"],["variable","logic"]],["bypass_index_5_3_inc",[[839,3],[839,59]],[[839,39],[839,59]],["el2_ifu_mem_ctl"],["variable","logic"]],["bypass_data_ready_in",[[840,3],[840,31]],[[840,11],[840,31]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_crit_wd_rdy_new_in",[[841,3],[841,32]],[[841,11],[841,32]],["el2_ifu_mem_ctl"],["variable","logic"]],["perr_err_inv_way",[[917,0],[917,65]],[[917,49],[917,65]],["el2_ifu_mem_ctl"],["variable","logic"]],["perr_ic_index_ff",[[918,0],[918,68]],[[918,52],[918,68]],["el2_ifu_mem_ctl"],["variable","logic"]],["perr_sel_invalidate",[[919,0],[919,65]],[[919,46],[919,65]],["el2_ifu_mem_ctl"],["variable","logic"]],["perr_sb_write_status",[[920,0],[920,66]],[[920,46],[920,66]],["el2_ifu_mem_ctl"],["variable","logic"]],["perr_dat_ff",[[924,3],[924,267]],[[924,78],[924,89]],["el2_ifu_mem_ctl"],["instance","rvdffe"]],["perr_state_ff",[[979,3],[979,135]],[[979,35],[979,48]],["el2_ifu_mem_ctl"],["instance","rvdffs"]],["err_stop_state_ff",[[1027,3],[1027,155]],[[1027,39],[1027,56]],["el2_ifu_mem_ctl"],["instance","rvdffs"]],["bus_clk_f",[[1037,3],[1037,66]],[[1037,12],[1037,21]],["el2_ifu_mem_ctl"],["instance","rvclkhdr"]],["bus_clk",[[1038,3],[1038,91]],[[1038,12],[1038,19]],["el2_ifu_mem_ctl"],["instance","rvclkhdr"]],["bus_ic_req_ff2",[[1047,3],[1047,174]],[[1047,19],[1047,33]],["el2_ifu_mem_ctl"],["instance","rvdff_fpga"]],["bus_rdy_ff",[[1092,3],[1092,179]],[[1092,33],[1092,43]],["el2_ifu_mem_ctl"],["instance","rvdff_fpga"]],["bus_rsp_vld_ff",[[1093,3],[1093,178]],[[1093,33],[1093,47]],["el2_ifu_mem_ctl"],["instance","rvdff_fpga"]],["bus_cmd_ff",[[1094,3],[1094,175]],[[1094,33],[1094,43]],["el2_ifu_mem_ctl"],["instance","rvdff_fpga"]],["bus_rsp_cmd_ff",[[1095,3],[1095,178]],[[1095,33],[1095,47]],["el2_ifu_mem_ctl"],["instance","rvdff_fpga"]],["bus_rsp_tag_ff",[[1096,3],[1096,191]],[[1096,33],[1096,47]],["el2_ifu_mem_ctl"],["instance","rvdff_fpga"]],["bus_data_ff",[[1097,3],[1097,175]],[[1097,33],[1097,44]],["el2_ifu_mem_ctl"],["instance","rvdffe"]],["bus_rd_addr_ff",[[1144,3],[1144,269]],[[1144,38],[1144,52]],["el2_ifu_mem_ctl"],["instance","rvdff_fpga"]],["bus_clk_reset",[[1163,3],[1163,113]],[[1163,12],[1163,25]],["el2_ifu_mem_ctl"],["instance","rvclkhdr"]],["bus_cmd_beat_ff",[[1168,3],[1169,73]],[[1168,39],[1168,54]],["el2_ifu_mem_ctl"],["instance","rvdffs_fpga"]],["misc_ff",[[1180,3],[1187,10]],[[1180,17],[1180,24]],["el2_ifu_mem_ctl"],["instance","rvdffie"]],["misc1_ff",[[1189,3],[1194,10]],[[1189,57],[1189,65]],["el2_ifu_mem_ctl"],["instance","rvdffie"]],["iccm_ecc_word_enable",[[1211,3],[1211,42]],[[1211,22],[1211,42]],["el2_ifu_mem_ctl"],["variable","logic"]],["dma_mem_addr_ff",[[1214,9],[1214,37]],[[1214,22],[1214,37]],["el2_ifu_mem_ctl"],["variable","logic"]],["iccm_dma_rden",[[1215,9],[1215,29]],[[1215,16],[1215,29]],["el2_ifu_mem_ctl"],["variable","logic"]],["iccm_dma_ecc_error_in",[[1217,9],[1217,37]],[[1217,16],[1217,37]],["el2_ifu_mem_ctl"],["variable","logic"]],["dma_mem_ecc",[[1218,9],[1218,34]],[[1218,23],[1218,34]],["el2_ifu_mem_ctl"],["variable","logic"]],["iccm_dma_rdata_in",[[1219,9],[1219,40]],[[1219,23],[1219,40]],["el2_ifu_mem_ctl"],["variable","logic"]],["iccm_dma_rdata_1_muxed",[[1220,9],[1220,45]],[[1220,23],[1220,45]],["el2_ifu_mem_ctl"],["variable","logic"]],["iccm_corrected_data",[[1221,9],[1221,47]],[[1221,28],[1221,47]],["el2_ifu_mem_ctl"],["variable","logic"]],["iccm_corrected_ecc",[[1222,9],[1222,46]],[[1222,28],[1222,46]],["el2_ifu_mem_ctl"],["variable","logic"]],["iccm_double_ecc_error",[[1225,9],[1225,49]],[[1225,28],[1225,49]],["el2_ifu_mem_ctl"],["variable","logic"]],["iccm_rw_addr_f",[[1228,9],[1228,54]],[[1228,40],[1228,54]],["el2_ifu_mem_ctl"],["variable","logic"]],["iccm_corrected_data_f_mux",[[1230,9],[1230,53]],[[1230,28],[1230,53]],["el2_ifu_mem_ctl"],["variable","logic"]],["iccm_corrected_ecc_f_mux",[[1231,9],[1231,52]],[[1231,28],[1231,52]],["el2_ifu_mem_ctl"],["variable","logic"]],["iccm_dma_rvalid_in",[[1232,9],[1232,46]],[[1232,28],[1232,46]],["el2_ifu_mem_ctl"],["variable","logic"]],["iccm_rdmux_data",[[1233,9],[1233,43]],[[1233,28],[1233,43]],["el2_ifu_mem_ctl"],["variable","logic"]],["iccm_rd_ecc_single_err_hold_in",[[1234,9],[1234,58]],[[1234,28],[1234,58]],["el2_ifu_mem_ctl"],["variable","logic"]],["dma_mem_tag_ff",[[1235,9],[1235,42]],[[1235,28],[1235,42]],["el2_ifu_mem_ctl"],["variable","logic"]],["iccm_ecc_encode0",[[1245,9],[1247,54]],[[1245,23],[1245,39]],["el2_ifu_mem_ctl"],["instance","rvecc_encode"]],["iccm_ecc_encode1",[[1249,9],[1251,55]],[[1249,23],[1249,39]],["el2_ifu_mem_ctl"],["instance","rvecc_encode"]],["dma_data_ff",[[1260,9],[1260,143]],[[1260,25],[1260,36]],["el2_ifu_mem_ctl"],["instance","rvdffe"]],["dma_misc_bits",[[1261,9],[1272,93]],[[1261,25],[1261,38]],["el2_ifu_mem_ctl"],["instance","rvdffie"]],["ic_fetch_val_int_f",[[1284,2],[1284,32]],[[1284,14],[1284,32]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_fetch_val_shift_right",[[1285,2],[1285,38]],[[1285,14],[1285,38]],["el2_ifu_mem_ctl"],["variable","logic"]],["ecc_decode",[[1292,3],[1300,71]],[[1292,17],[1292,27]],["el2_ifu_mem_ctl"],["instance","rvecc_decode"]],["iccm_index_f",[[1315,3],[1319,101]],[[1315,29],[1315,41]],["el2_ifu_mem_ctl"],["instance","rvdffie"]],["ecc_dat0_ff",[[1321,3],[1327,55]],[[1321,40],[1321,51]],["el2_ifu_mem_ctl"],["instance","rvdffe"]],["ic_real_rd_wp_unused",[[1369,0],[1369,28]],[[1369,8],[1369,28]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_tag_valid_unq",[[1391,0],[1391,47]],[[1391,31],[1391,47]],["el2_ifu_mem_ctl"],["variable","logic"]],["status_misc_ff",[[1406,3],[1411,7]],[[1406,100],[1406,114]],["el2_ifu_mem_ctl"],["instance","rvdffie"]],["way_status_clken",[[1413,3],[1413,57]],[[1413,41],[1413,57]],["el2_ifu_mem_ctl"],["variable","logic"]],["way_status_clk",[[1414,3],[1414,55]],[[1414,41],[1414,55]],["el2_ifu_mem_ctl"],["variable","logic"]],["way_status_cgc",[[1480,11],[1480,100]],[[1480,20],[1480,34]],["el2_ifu_mem_ctl"],["instance","rvclkhdr"]],["ic_way_status",[[1426,9],[1432,48]],[[1426,46],[1426,59]],["el2_ifu_mem_ctl"],["instance","rvdffs_fpga"]],["tag_addr_ff",[[1452,9],[1460,95]],[[1452,81],[1452,92]],["el2_ifu_mem_ctl"],["instance","rvdffie"]],["ic_tag_valid_out",[[1463,3],[1463,76]],[[1463,60],[1463,76]],["el2_ifu_mem_ctl"],["variable","logic"]],["tag_valid_clken",[[1465,3],[1465,80]],[[1465,65],[1465,80]],["el2_ifu_mem_ctl"],["variable","logic"]],["tag_valid_clk",[[1466,3],[1466,78]],[[1466,65],[1466,78]],["el2_ifu_mem_ctl"],["variable","logic"]],["ic_way_tagvalid_dup",[[1486,9],[1493,54]],[[1486,26],[1486,45]],["el2_ifu_mem_ctl"],["instance","rvdffs_fpga"]],["ifu_pmu_sigs_ff",[[1597,3],[1612,30]],[[1597,16],[1597,31]],["el2_ifu_mem_ctl"],["instance","rvdffie"]],["ifu_debug_sel_ff",[[1636,0],[1643,30]],[[1636,36],[1636,52]],["el2_ifu_mem_ctl"],["instance","rvdff_fpga"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu.sv",[[[[[["el2_ifu",[[[21,0],[24,0]],[[0,0],[148,52]],[[24,0],[209,5]]],[[21,7],[21,14]],[],["module"]],[386,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_ifu"],["parameter-port","el2_param_t"]],["free_l2clk",[[33,3],[33,25]],[[33,15],[33,25]],["el2_ifu"],["port","logic"]],["active_clk",[[34,3],[34,25]],[[34,15],[34,25]],["el2_ifu"],["port","logic"]],["clk",[[35,3],[35,18]],[[35,15],[35,18]],["el2_ifu"],["port","logic"]],["rst_l",[[36,3],[36,20]],[[36,15],[36,20]],["el2_ifu"],["port","logic"]],["dec_i0_decode_d",[[38,3],[38,30]],[[38,15],[38,30]],["el2_ifu"],["port","logic"]],["exu_flush_final",[[40,3],[40,30]],[[40,15],[40,30]],["el2_ifu"],["port","logic"]],["dec_tlu_i0_commit_cmt",[[41,3],[41,36]],[[41,15],[41,36]],["el2_ifu"],["port","logic"]],["dec_tlu_flush_err_wb",[[42,3],[42,35]],[[42,15],[42,35]],["el2_ifu"],["port","logic"]],["dec_tlu_flush_noredir_wb",[[43,3],[43,39]],[[43,15],[43,39]],["el2_ifu"],["port","logic"]],["exu_flush_path_final",[[44,3],[44,42]],[[44,22],[44,42]],["el2_ifu"],["port","logic"]],["dec_tlu_mrac_ff",[[46,3],[46,38]],[[46,23],[46,38]],["el2_ifu"],["port","logic"]],["dec_tlu_fence_i_wb",[[47,3],[47,41]],[[47,23],[47,41]],["el2_ifu"],["port","logic"]],["dec_tlu_flush_leak_one_wb",[[48,3],[48,48]],[[48,23],[48,48]],["el2_ifu"],["port","logic"]],["dec_tlu_bpred_disable",[[50,3],[50,58]],[[50,37],[50,58]],["el2_ifu"],["port","logic"]],["dec_tlu_core_ecc_disable",[[51,3],[51,61]],[[51,37],[51,61]],["el2_ifu"],["port","logic"]],["dec_tlu_force_halt",[[52,3],[52,55]],[[52,37],[52,55]],["el2_ifu"],["port","logic"]],["ifu_axi_awvalid",[[56,3],[56,58]],[[56,43],[56,58]],["el2_ifu"],["port","logic"]],["ifu_axi_awid",[[57,3],[57,55]],[[57,43],[57,55]],["el2_ifu"],["port","logic"]],["ifu_axi_awaddr",[[58,3],[58,57]],[[58,43],[58,57]],["el2_ifu"],["port","logic"]],["ifu_axi_awregion",[[59,3],[59,59]],[[59,43],[59,59]],["el2_ifu"],["port","logic"]],["ifu_axi_awlen",[[60,3],[60,56]],[[60,43],[60,56]],["el2_ifu"],["port","logic"]],["ifu_axi_awsize",[[61,3],[61,57]],[[61,43],[61,57]],["el2_ifu"],["port","logic"]],["ifu_axi_awburst",[[62,3],[62,58]],[[62,43],[62,58]],["el2_ifu"],["port","logic"]],["ifu_axi_awlock",[[63,3],[63,57]],[[63,43],[63,57]],["el2_ifu"],["port","logic"]],["ifu_axi_awcache",[[64,3],[64,58]],[[64,43],[64,58]],["el2_ifu"],["port","logic"]],["ifu_axi_awprot",[[65,3],[65,57]],[[65,43],[65,57]],["el2_ifu"],["port","logic"]],["ifu_axi_awqos",[[66,3],[66,56]],[[66,43],[66,56]],["el2_ifu"],["port","logic"]],["ifu_axi_wvalid",[[68,3],[68,57]],[[68,43],[68,57]],["el2_ifu"],["port","logic"]],["ifu_axi_wdata",[[69,3],[69,56]],[[69,43],[69,56]],["el2_ifu"],["port","logic"]],["ifu_axi_wstrb",[[70,3],[70,56]],[[70,43],[70,56]],["el2_ifu"],["port","logic"]],["ifu_axi_wlast",[[71,3],[71,56]],[[71,43],[71,56]],["el2_ifu"],["port","logic"]],["ifu_axi_bready",[[73,3],[73,57]],[[73,43],[73,57]],["el2_ifu"],["port","logic"]],["ifu_axi_arvalid",[[76,3],[76,58]],[[76,43],[76,58]],["el2_ifu"],["port","logic"]],["ifu_axi_arready",[[77,3],[77,58]],[[77,43],[77,58]],["el2_ifu"],["port","logic"]],["ifu_axi_arid",[[78,3],[78,55]],[[78,43],[78,55]],["el2_ifu"],["port","logic"]],["ifu_axi_araddr",[[79,3],[79,57]],[[79,43],[79,57]],["el2_ifu"],["port","logic"]],["ifu_axi_arregion",[[80,3],[80,59]],[[80,43],[80,59]],["el2_ifu"],["port","logic"]],["ifu_axi_arlen",[[81,3],[81,56]],[[81,43],[81,56]],["el2_ifu"],["port","logic"]],["ifu_axi_arsize",[[82,3],[82,57]],[[82,43],[82,57]],["el2_ifu"],["port","logic"]],["ifu_axi_arburst",[[83,3],[83,58]],[[83,43],[83,58]],["el2_ifu"],["port","logic"]],["ifu_axi_arlock",[[84,3],[84,57]],[[84,43],[84,57]],["el2_ifu"],["port","logic"]],["ifu_axi_arcache",[[85,3],[85,58]],[[85,43],[85,58]],["el2_ifu"],["port","logic"]],["ifu_axi_arprot",[[86,3],[86,57]],[[86,43],[86,57]],["el2_ifu"],["port","logic"]],["ifu_axi_arqos",[[87,3],[87,56]],[[87,43],[87,56]],["el2_ifu"],["port","logic"]],["ifu_axi_rvalid",[[89,3],[89,57]],[[89,43],[89,57]],["el2_ifu"],["port","logic"]],["ifu_axi_rready",[[90,3],[90,57]],[[90,43],[90,57]],["el2_ifu"],["port","logic"]],["ifu_axi_rid",[[91,3],[91,54]],[[91,43],[91,54]],["el2_ifu"],["port","logic"]],["ifu_axi_rdata",[[92,3],[92,56]],[[92,43],[92,56]],["el2_ifu"],["port","logic"]],["ifu_axi_rresp",[[93,3],[93,56]],[[93,43],[93,56]],["el2_ifu"],["port","logic"]],["ifu_bus_clk_en",[[95,3],[95,51]],[[95,37],[95,51]],["el2_ifu"],["port","logic"]],["dma_iccm_req",[[97,3],[97,49]],[[97,37],[97,49]],["el2_ifu"],["port","logic"]],["dma_mem_addr",[[98,3],[98,49]],[[98,37],[98,49]],["el2_ifu"],["port","logic"]],["dma_mem_sz",[[99,3],[99,47]],[[99,37],[99,47]],["el2_ifu"],["port","logic"]],["dma_mem_write",[[100,3],[100,50]],[[100,37],[100,50]],["el2_ifu"],["port","logic"]],["dma_mem_wdata",[[101,3],[101,50]],[[101,37],[101,50]],["el2_ifu"],["port","logic"]],["dma_mem_tag",[[102,3],[102,48]],[[102,37],[102,48]],["el2_ifu"],["port","logic"]],["dma_iccm_stall_any",[[105,3],[105,55]],[[105,37],[105,55]],["el2_ifu"],["port","logic"]],["iccm_dma_ecc_error",[[106,3],[106,55]],[[106,37],[106,55]],["el2_ifu"],["port","logic"]],["iccm_dma_rvalid",[[107,3],[107,52]],[[107,37],[107,52]],["el2_ifu"],["port","logic"]],["iccm_dma_rdata",[[108,3],[108,51]],[[108,37],[108,51]],["el2_ifu"],["port","logic"]],["iccm_dma_rtag",[[109,3],[109,50]],[[109,37],[109,50]],["el2_ifu"],["port","logic"]],["iccm_ready",[[110,3],[110,47]],[[110,37],[110,47]],["el2_ifu"],["port","logic"]],["ifu_pmu_instr_aligned",[[112,3],[112,43]],[[112,22],[112,43]],["el2_ifu"],["port","logic"]],["ifu_pmu_fetch_stall",[[113,3],[113,41]],[[113,22],[113,41]],["el2_ifu"],["port","logic"]],["ifu_ic_error_start",[[114,3],[114,40]],[[114,22],[114,40]],["el2_ifu"],["port","logic"]],["ic_rw_addr",[[117,3],[117,47]],[[117,37],[117,47]],["el2_ifu"],["port","logic"]],["ic_wr_en",[[118,3],[118,64]],[[118,56],[118,64]],["el2_ifu"],["port","logic"]],["ic_rd_en",[[119,3],[119,45]],[[119,37],[119,45]],["el2_ifu"],["port","logic"]],["ic_wr_data",[[121,3],[121,72]],[[121,62],[121,72]],["el2_ifu"],["port","logic"]],["ic_rd_data",[[122,3],[122,46]],[[122,36],[122,46]],["el2_ifu"],["port","logic"]],["ic_debug_rd_data",[[123,3],[123,52]],[[123,36],[123,52]],["el2_ifu"],["port","logic"]],["ictag_debug_rd_data",[[124,3],[124,62]],[[124,43],[124,62]],["el2_ifu"],["port","logic"]],["ic_debug_wr_data",[[125,3],[125,53]],[[125,37],[125,53]],["el2_ifu"],["port","logic"]],["ifu_ic_debug_rd_data",[[127,3],[127,57]],[[127,37],[127,57]],["el2_ifu"],["port","logic"]],["ic_eccerr",[[129,3],[129,51]],[[129,42],[129,51]],["el2_ifu"],["port","logic"]],["ic_parerr",[[130,3],[130,51]],[[130,42],[130,51]],["el2_ifu"],["port","logic"]],["ic_premux_data",[[131,3],[131,51]],[[131,37],[131,51]],["el2_ifu"],["port","logic"]],["ic_sel_premux_data",[[132,3],[132,55]],[[132,37],[132,55]],["el2_ifu"],["port","logic"]],["ic_debug_addr",[[134,3],[134,66]],[[134,53],[134,66]],["el2_ifu"],["port","logic"]],["ic_debug_rd_en",[[135,3],[135,51]],[[135,37],[135,51]],["el2_ifu"],["port","logic"]],["ic_debug_wr_en",[[136,3],[136,51]],[[136,37],[136,51]],["el2_ifu"],["port","logic"]],["ic_debug_tag_array",[[137,3],[137,55]],[[137,37],[137,55]],["el2_ifu"],["port","logic"]],["ic_debug_way",[[138,3],[138,68]],[[138,56],[138,68]],["el2_ifu"],["port","logic"]],["ic_tag_valid",[[141,3],[141,68]],[[141,56],[141,68]],["el2_ifu"],["port","logic"]],["ic_rd_hit",[[143,3],[143,65]],[[143,56],[143,65]],["el2_ifu"],["port","logic"]],["ic_tag_perr",[[144,3],[144,48]],[[144,37],[144,48]],["el2_ifu"],["port","logic"]],["iccm_rw_addr",[[148,3],[148,61]],[[148,49],[148,61]],["el2_ifu"],["port","logic"]],["iccm_wren",[[149,3],[149,46]],[[149,37],[149,46]],["el2_ifu"],["port","logic"]],["iccm_rden",[[150,3],[150,46]],[[150,37],[150,46]],["el2_ifu"],["port","logic"]],["iccm_wr_data",[[151,3],[151,49]],[[151,37],[151,49]],["el2_ifu"],["port","logic"]],["iccm_wr_size",[[152,3],[152,49]],[[152,37],[152,49]],["el2_ifu"],["port","logic"]],["iccm_rd_data",[[154,3],[154,49]],[[154,37],[154,49]],["el2_ifu"],["port","logic"]],["iccm_rd_data_ecc",[[155,3],[155,53]],[[155,37],[155,53]],["el2_ifu"],["port","logic"]],["ifu_iccm_rd_ecc_single_err",[[157,3],[157,63]],[[157,37],[157,63]],["el2_ifu"],["port","logic"]],["ifu_pmu_ic_miss",[[160,3],[160,37]],[[160,22],[160,37]],["el2_ifu"],["port","logic"]],["ifu_pmu_ic_hit",[[161,3],[161,36]],[[161,22],[161,36]],["el2_ifu"],["port","logic"]],["ifu_pmu_bus_error",[[162,3],[162,39]],[[162,22],[162,39]],["el2_ifu"],["port","logic"]],["ifu_pmu_bus_busy",[[163,3],[163,38]],[[163,22],[163,38]],["el2_ifu"],["port","logic"]],["ifu_pmu_bus_trxn",[[164,3],[164,38]],[[164,22],[164,38]],["el2_ifu"],["port","logic"]],["ifu_i0_icaf",[[167,3],[167,33]],[[167,22],[167,33]],["el2_ifu"],["port","logic"]],["ifu_i0_icaf_type",[[168,3],[168,38]],[[168,22],[168,38]],["el2_ifu"],["port","logic"]],["ifu_i0_valid",[[170,3],[170,29]],[[170,17],[170,29]],["el2_ifu"],["port","logic"]],["ifu_i0_icaf_second",[[171,3],[171,35]],[[171,17],[171,35]],["el2_ifu"],["port","logic"]],["ifu_i0_dbecc",[[172,3],[172,29]],[[172,17],[172,29]],["el2_ifu"],["port","logic"]],["iccm_dma_sb_error",[[173,3],[173,34]],[[173,17],[173,34]],["el2_ifu"],["port","logic"]],["ifu_i0_instr",[[174,3],[174,34]],[[174,22],[174,34]],["el2_ifu"],["port","logic"]],["ifu_i0_pc",[[175,3],[175,31]],[[175,22],[175,31]],["el2_ifu"],["port","logic"]],["ifu_i0_pc4",[[176,3],[176,26]],[[176,16],[176,26]],["el2_ifu"],["port","logic"]],["ifu_miss_state_idle",[[178,3],[178,35]],[[178,16],[178,35]],["el2_ifu"],["port","logic"]],["i0_brp",[[180,3],[180,29]],[[180,23],[180,29]],["el2_ifu"],["port","el2_br_pkt_t"]],["ifu_i0_bp_index",[[181,3],[181,63]],[[181,48],[181,63]],["el2_ifu"],["port","logic"]],["ifu_i0_bp_fghr",[[182,3],[182,52]],[[182,38],[182,52]],["el2_ifu"],["port","logic"]],["ifu_i0_bp_btag",[[183,3],[183,53]],[[183,39],[183,53]],["el2_ifu"],["port","logic"]],["ifu_i0_fa_index",[[184,3],[184,65]],[[184,50],[184,65]],["el2_ifu"],["port","logic"]],["exu_mp_pkt",[[186,3],[186,38]],[[186,28],[186,38]],["el2_ifu"],["port","el2_predict_pkt_t"]],["exu_mp_eghr",[[187,3],[187,48]],[[187,37],[187,48]],["el2_ifu"],["port","logic"]],["exu_mp_fghr",[[188,3],[188,49]],[[188,38],[188,49]],["el2_ifu"],["port","logic"]],["exu_mp_index",[[189,3],[189,60]],[[189,48],[189,60]],["el2_ifu"],["port","logic"]],["exu_mp_btag",[[190,3],[190,50]],[[190,39],[190,50]],["el2_ifu"],["port","logic"]],["dec_tlu_br0_r_pkt",[[192,3],[192,43]],[[192,26],[192,43]],["el2_ifu"],["port","el2_br_tlu_pkt_t"]],["exu_i0_br_fghr_r",[[193,3],[193,53]],[[193,37],[193,53]],["el2_ifu"],["port","logic"]],["exu_i0_br_index_r",[[194,3],[194,64]],[[194,47],[194,64]],["el2_ifu"],["port","logic"]],["dec_fa_error_index",[[195,3],[195,59]],[[195,41],[195,59]],["el2_ifu"],["port","logic"]],["dec_tlu_flush_lower_wb",[[197,3],[197,31]],[[197,9],[197,31]],["el2_ifu"],["port","input"]],["ifu_i0_cinst",[[199,3],[199,35]],[[199,23],[199,35]],["el2_ifu"],["port","logic"]],["dec_tlu_ic_diag_pkt",[[203,3],[203,58]],[[203,39],[203,58]],["el2_ifu"],["port","el2_cache_debug_pkt_t"]],["ifu_ic_debug_rd_data_valid",[[204,3],[204,61]],[[204,35],[204,61]],["el2_ifu"],["port","logic"]],["iccm_buf_correct_ecc",[[205,3],[205,67]],[[205,47],[205,67]],["el2_ifu"],["port","logic"]],["iccm_correction_state",[[206,3],[206,68]],[[206,47],[206,68]],["el2_ifu"],["port","logic"]],["scan_mode",[[208,3],[208,24]],[[208,15],[208,24]],["el2_ifu"],["port","logic"]],["TAGWIDTH",[[211,3],[211,28]],[[211,14],[211,22]],["el2_ifu"],["localparam"]],["IDWIDTH",[[212,3],[212,28]],[[212,14],[212,21]],["el2_ifu"],["localparam"]],["ifu_fb_consume1",[[214,3],[214,42]],[[214,27],[214,42]],["el2_ifu"],["variable","logic"]],["ifu_fb_consume2",[[214,3],[214,59]],[[214,44],[214,59]],["el2_ifu"],["variable","ifu_fb_consume1"]],["ifc_fetch_addr_f",[[215,3],[215,43]],[[215,27],[215,43]],["el2_ifu"],["variable","logic"]],["ifc_fetch_addr_bf",[[216,3],[216,44]],[[216,27],[216,44]],["el2_ifu"],["variable","logic"]],["ifu_fetch_val",[[218,3],[218,30]],[[218,17],[218,30]],["el2_ifu"],["variable","logic"]],["ifu_fetch_pc",[[219,3],[219,29]],[[219,17],[219,29]],["el2_ifu"],["variable","logic"]],["ifc_fetch_addr_bf_ext",[[221,3],[221,38]],[[221,17],[221,38]],["el2_ifu"],["variable","logic"]],["ifu_fetch_pc_ext",[[222,3],[222,33]],[[222,17],[222,33]],["el2_ifu"],["variable","logic"]],["iccm_rd_ecc_single_err",[[224,3],[224,31]],[[224,9],[224,31]],["el2_ifu"],["variable","logic"]],["ic_error_start",[[224,3],[224,47]],[[224,33],[224,47]],["el2_ifu"],["variable","iccm_rd_ecc_single_err"]],["ic_write_stall",[[229,3],[229,30]],[[229,16],[229,30]],["el2_ifu"],["variable","logic"]],["ic_dma_active",[[230,3],[230,29]],[[230,16],[230,29]],["el2_ifu"],["variable","logic"]],["ifc_dma_access_ok",[[231,3],[231,33]],[[231,16],[231,33]],["el2_ifu"],["variable","logic"]],["ic_access_fault_f",[[232,3],[232,33]],[[232,16],[232,33]],["el2_ifu"],["variable","logic"]],["ic_access_fault_type_f",[[233,3],[233,38]],[[233,16],[233,38]],["el2_ifu"],["variable","logic"]],["ifu_ic_mb_empty",[[234,3],[234,31]],[[234,16],[234,31]],["el2_ifu"],["variable","logic"]],["ic_hit_f",[[236,3],[236,17]],[[236,9],[236,17]],["el2_ifu"],["variable","logic"]],["ifu_bp_way_f",[[238,3],[238,27]],[[238,15],[238,27]],["el2_ifu"],["variable","logic"]],["ifu_bp_hit_taken_f",[[239,3],[239,33]],[[239,15],[239,33]],["el2_ifu"],["variable","logic"]],["ifu_bp_btb_target_f",[[240,3],[240,35]],[[240,16],[240,35]],["el2_ifu"],["variable","logic"]],["ifu_bp_inst_mask_f",[[241,3],[241,34]],[[241,16],[241,34]],["el2_ifu"],["variable","logic"]],["ifu_bp_hist1_f",[[242,3],[242,30]],[[242,16],[242,30]],["el2_ifu"],["variable","logic"]],["ifu_bp_hist0_f",[[243,3],[243,30]],[[243,16],[243,30]],["el2_ifu"],["variable","logic"]],["ifu_bp_poffset_f",[[244,3],[244,32]],[[244,16],[244,32]],["el2_ifu"],["variable","logic"]],["ifu_bp_ret_f",[[245,3],[245,28]],[[245,16],[245,28]],["el2_ifu"],["variable","logic"]],["ifu_bp_pc4_f",[[246,3],[246,28]],[[246,16],[246,28]],["el2_ifu"],["variable","logic"]],["ifu_bp_valid_f",[[247,3],[247,30]],[[247,16],[247,30]],["el2_ifu"],["variable","logic"]],["ifu_bp_fghr_f",[[248,3],[248,44]],[[248,31],[248,44]],["el2_ifu"],["variable","logic"]],["ifu_bp_fa_index_f",[[249,3],[249,58]],[[249,41],[249,58]],["el2_ifu"],["variable","logic"]],["ifc",[[253,3],[254,21]],[[253,30],[253,33]],["el2_ifu"],["instance","el2_ifu_ifc_ctl"]],["bp",[[258,6],[258,39]],[[258,32],[258,34]],["el2_ifu"],["instance","el2_ifu_bp_ctl"]],["btb_wr_en_way0",[[263,6],[263,26]],[[263,12],[263,26]],["el2_ifu"],["variable","logic"]],["btb_wr_en_way1",[[263,6],[263,42]],[[263,28],[263,42]],["el2_ifu"],["variable","btb_wr_en_way0"]],["dec_tlu_error_wb",[[263,6],[263,59]],[[263,43],[263,59]],["el2_ifu"],["variable","btb_wr_en_way1"]],["btb_wr_data",[[264,6],[264,47]],[[264,36],[264,47]],["el2_ifu"],["variable","logic"]],["ic_fetch_val_f",[[273,3],[273,31]],[[273,17],[273,31]],["el2_ifu"],["variable","logic"]],["ic_data_f",[[274,3],[274,25]],[[274,16],[274,25]],["el2_ifu"],["variable","logic"]],["ifu_fetch_data_f",[[277,3],[277,32]],[[277,16],[277,32]],["el2_ifu"],["variable","logic"]],["ifc_fetch_req_f",[[280,3],[280,24]],[[280,9],[280,24]],["el2_ifu"],["variable","logic"]],["ifc_fetch_req_f_raw",[[281,3],[281,28]],[[281,9],[281,28]],["el2_ifu"],["variable","logic"]],["iccm_rd_ecc_double_err",[[282,3],[282,37]],[[282,15],[282,37]],["el2_ifu"],["variable","logic"]],["ifu_async_error_start",[[284,3],[284,30]],[[284,9],[284,30]],["el2_ifu"],["variable","logic"]],["ifc_fetch_uncacheable_bf",[[294,1],[294,53]],[[294,29],[294,53]],["el2_ifu"],["variable","logic"]],["ifc_fetch_req_bf",[[295,1],[295,45]],[[295,29],[295,45]],["el2_ifu"],["variable","logic"]],["ifc_fetch_req_bf_raw",[[296,1],[296,49]],[[296,29],[296,49]],["el2_ifu"],["variable","logic"]],["ifc_iccm_access_bf",[[297,1],[297,47]],[[297,29],[297,47]],["el2_ifu"],["variable","logic"]],["ifc_region_acc_fault_bf",[[298,1],[298,52]],[[298,29],[298,52]],["el2_ifu"],["variable","logic"]],["aln",[[302,3],[304,37]],[[302,30],[302,33]],["el2_ifu"],["instance","el2_ifu_aln_ctl"]],["mem_ctl",[[308,3],[311,7]],[[308,30],[308,37]],["el2_ifu"],["instance","el2_ifu_mem_ctl"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/common_defines.vh",[[null,null,null,null,[["RV_ROOT",[[5,0],[6,0]],[[5,8],[5,15]],["source.systemverilog"],["macro"]],["RV_ICACHE_BANK_WIDTH",[[6,0],[7,0]],[[6,8],[6,28]],["source.systemverilog"],["macro"]],["RV_ICACHE_BANK_BITS",[[7,0],[8,0]],[[7,8],[7,27]],["source.systemverilog"],["macro"]],["RV_ICACHE_INDEX_HI",[[8,0],[9,0]],[[8,8],[8,26]],["source.systemverilog"],["macro"]],["RV_ICACHE_BEAT_ADDR_HI",[[9,0],[10,0]],[[9,8],[9,30]],["source.systemverilog"],["macro"]],["RV_ICACHE_BANK_LO",[[10,0],[11,0]],[[10,8],[10,25]],["source.systemverilog"],["macro"]],["RV_ICACHE_NUM_WAYS",[[11,0],[12,0]],[[11,8],[11,26]],["source.systemverilog"],["macro"]],["RV_ICACHE_BEAT_BITS",[[12,0],[13,0]],[[12,8],[12,27]],["source.systemverilog"],["macro"]],["RV_ICACHE_TAG_NUM_BYPASS",[[13,0],[14,0]],[[13,8],[13,32]],["source.systemverilog"],["macro"]],["RV_ICACHE_NUM_LINES_WAY",[[14,0],[15,0]],[[14,8],[14,31]],["source.systemverilog"],["macro"]],["RV_ICACHE_FDATA_WIDTH",[[15,0],[16,0]],[[15,8],[15,29]],["source.systemverilog"],["macro"]],["RV_ICACHE_DATA_DEPTH",[[16,0],[17,0]],[[16,8],[16,28]],["source.systemverilog"],["macro"]],["RV_ICACHE_TAG_INDEX_LO",[[17,0],[18,0]],[[17,8],[17,30]],["source.systemverilog"],["macro"]],["RV_ICACHE_TAG_DEPTH",[[18,0],[19,0]],[[18,8],[18,27]],["source.systemverilog"],["macro"]],["RV_ICACHE_NUM_BYPASS_WIDTH",[[19,0],[20,0]],[[19,8],[19,34]],["source.systemverilog"],["macro"]],["RV_ICACHE_ENABLE",[[20,0],[21,0]],[[20,8],[20,24]],["source.systemverilog"],["macro"]],["RV_ICACHE_ECC",[[21,0],[22,0]],[[21,8],[21,21]],["source.systemverilog"],["macro"]],["RV_ICACHE_BANK_HI",[[22,0],[23,0]],[[22,8],[22,25]],["source.systemverilog"],["macro"]],["RV_ICACHE_SCND_LAST",[[23,0],[24,0]],[[23,8],[23,27]],["source.systemverilog"],["macro"]],["RV_ICACHE_BANKS_WAY",[[24,0],[25,0]],[[24,8],[24,27]],["source.systemverilog"],["macro"]],["RV_ICACHE_SIZE",[[25,0],[26,0]],[[25,8],[25,22]],["source.systemverilog"],["macro"]],["RV_ICACHE_DATA_WIDTH",[[26,0],[27,0]],[[26,8],[26,28]],["source.systemverilog"],["macro"]],["RV_ICACHE_TAG_BYPASS_ENABLE",[[27,0],[28,0]],[[27,8],[27,35]],["source.systemverilog"],["macro"]],["RV_ICACHE_TAG_NUM_BYPASS_WIDTH",[[28,0],[29,0]],[[28,8],[28,38]],["source.systemverilog"],["macro"]],["RV_ICACHE_LN_SZ",[[29,0],[30,0]],[[29,8],[29,23]],["source.systemverilog"],["macro"]],["RV_ICACHE_NUM_BEATS",[[30,0],[31,0]],[[30,8],[30,27]],["source.systemverilog"],["macro"]],["RV_ICACHE_DATA_INDEX_LO",[[31,0],[32,0]],[[31,8],[31,31]],["source.systemverilog"],["macro"]],["RV_ICACHE_NUM_LINES",[[32,0],[33,0]],[[32,8],[32,27]],["source.systemverilog"],["macro"]],["RV_ICACHE_TAG_LO",[[33,0],[34,0]],[[33,8],[33,24]],["source.systemverilog"],["macro"]],["RV_ICACHE_TAG_CELL",[[34,0],[35,0]],[[34,8],[34,26]],["source.systemverilog"],["macro"]],["RV_ICACHE_STATUS_BITS",[[35,0],[36,0]],[[35,8],[35,29]],["source.systemverilog"],["macro"]],["RV_ICACHE_DATA_CELL",[[36,0],[37,0]],[[36,8],[36,27]],["source.systemverilog"],["macro"]],["RV_ICACHE_WAYPACK",[[37,0],[38,0]],[[37,8],[37,25]],["source.systemverilog"],["macro"]],["RV_ICACHE_BYPASS_ENABLE",[[38,0],[39,0]],[[38,8],[38,31]],["source.systemverilog"],["macro"]],["RV_ICACHE_NUM_LINES_BANK",[[39,0],[40,0]],[[39,8],[39,32]],["source.systemverilog"],["macro"]],["RV_ICACHE_NUM_BYPASS",[[40,0],[41,0]],[[40,8],[40,28]],["source.systemverilog"],["macro"]],["RV_INST_ACCESS_MASK0",[[41,0],[42,0]],[[41,8],[41,28]],["source.systemverilog"],["macro"]],["RV_DATA_ACCESS_ADDR3",[[42,0],[43,0]],[[42,8],[42,28]],["source.systemverilog"],["macro"]],["RV_DATA_ACCESS_ENABLE6",[[43,0],[44,0]],[[43,8],[43,30]],["source.systemverilog"],["macro"]],["RV_DATA_ACCESS_ADDR7",[[44,0],[45,0]],[[44,8],[44,28]],["source.systemverilog"],["macro"]],["RV_DATA_ACCESS_MASK2",[[45,0],[46,0]],[[45,8],[45,28]],["source.systemverilog"],["macro"]],["RV_DATA_ACCESS_ENABLE7",[[46,0],[47,0]],[[46,8],[46,30]],["source.systemverilog"],["macro"]],["RV_DATA_ACCESS_ADDR6",[[47,0],[48,0]],[[47,8],[47,28]],["source.systemverilog"],["macro"]],["RV_INST_ACCESS_MASK1",[[48,0],[49,0]],[[48,8],[48,28]],["source.systemverilog"],["macro"]],["RV_DATA_ACCESS_ENABLE5",[[49,0],[50,0]],[[49,8],[49,30]],["source.systemverilog"],["macro"]],["RV_INST_ACCESS_ENABLE4",[[50,0],[51,0]],[[50,8],[50,30]],["source.systemverilog"],["macro"]],["RV_INST_ACCESS_ADDR5",[[51,0],[52,0]],[[51,8],[51,28]],["source.systemverilog"],["macro"]],["RV_INST_ACCESS_MASK4",[[52,0],[53,0]],[[52,8],[52,28]],["source.systemverilog"],["macro"]],["RV_DATA_ACCESS_ADDR1",[[53,0],[54,0]],[[53,8],[53,28]],["source.systemverilog"],["macro"]],["RV_INST_ACCESS_MASK6",[[54,0],[55,0]],[[54,8],[54,28]],["source.systemverilog"],["macro"]],["RV_DATA_ACCESS_MASK5",[[55,0],[56,0]],[[55,8],[55,28]],["source.systemverilog"],["macro"]],["RV_DATA_ACCESS_ADDR4",[[56,0],[57,0]],[[56,8],[56,28]],["source.systemverilog"],["macro"]],["RV_DATA_ACCESS_ENABLE3",[[57,0],[58,0]],[[57,8],[57,30]],["source.systemverilog"],["macro"]],["RV_DATA_ACCESS_ENABLE1",[[58,0],[59,0]],[[58,8],[58,30]],["source.systemverilog"],["macro"]],["RV_INST_ACCESS_MASK3",[[59,0],[60,0]],[[59,8],[59,28]],["source.systemverilog"],["macro"]],["RV_DATA_ACCESS_ADDR0",[[60,0],[61,0]],[[60,8],[60,28]],["source.systemverilog"],["macro"]],["RV_DATA_ACCESS_ENABLE0",[[61,0],[62,0]],[[61,8],[61,30]],["source.systemverilog"],["macro"]],["RV_INST_ACCESS_ENABLE2",[[62,0],[63,0]],[[62,8],[62,30]],["source.systemverilog"],["macro"]],["RV_INST_ACCESS_ADDR2",[[63,0],[64,0]],[[63,8],[63,28]],["source.systemverilog"],["macro"]],["RV_INST_ACCESS_MASK7",[[64,0],[65,0]],[[64,8],[64,28]],["source.systemverilog"],["macro"]],["RV_DATA_ACCESS_MASK3",[[65,0],[66,0]],[[65,8],[65,28]],["source.systemverilog"],["macro"]],["RV_INST_ACCESS_ADDR0",[[66,0],[67,0]],[[66,8],[66,28]],["source.systemverilog"],["macro"]],["RV_INST_ACCESS_ENABLE0",[[67,0],[68,0]],[[67,8],[67,30]],["source.systemverilog"],["macro"]],["RV_DATA_ACCESS_ENABLE2",[[68,0],[69,0]],[[68,8],[68,30]],["source.systemverilog"],["macro"]],["RV_DATA_ACCESS_MASK7",[[69,0],[70,0]],[[69,8],[69,28]],["source.systemverilog"],["macro"]],["RV_DATA_ACCESS_ADDR2",[[70,0],[71,0]],[[70,8],[70,28]],["source.systemverilog"],["macro"]],["RV_INST_ACCESS_ADDR1",[[71,0],[72,0]],[[71,8],[71,28]],["source.systemverilog"],["macro"]],["RV_DATA_ACCESS_MASK6",[[72,0],[73,0]],[[72,8],[72,28]],["source.systemverilog"],["macro"]],["RV_INST_ACCESS_ENABLE1",[[73,0],[74,0]],[[73,8],[73,30]],["source.systemverilog"],["macro"]],["RV_INST_ACCESS_ADDR4",[[74,0],[75,0]],[[74,8],[74,28]],["source.systemverilog"],["macro"]],["RV_INST_ACCESS_ENABLE3",[[75,0],[76,0]],[[75,8],[75,30]],["source.systemverilog"],["macro"]],["RV_INST_ACCESS_MASK5",[[76,0],[77,0]],[[76,8],[76,28]],["source.systemverilog"],["macro"]],["RV_INST_ACCESS_ADDR6",[[77,0],[78,0]],[[77,8],[77,28]],["source.systemverilog"],["macro"]],["RV_INST_ACCESS_ENABLE7",[[78,0],[79,0]],[[78,8],[78,30]],["source.systemverilog"],["macro"]],["RV_DATA_ACCESS_MASK1",[[79,0],[80,0]],[[79,8],[79,28]],["source.systemverilog"],["macro"]],["RV_INST_ACCESS_ENABLE5",[[80,0],[81,0]],[[80,8],[80,30]],["source.systemverilog"],["macro"]],["RV_DATA_ACCESS_ADDR5",[[81,0],[82,0]],[[81,8],[81,28]],["source.systemverilog"],["macro"]],["RV_DATA_ACCESS_MASK4",[[82,0],[83,0]],[[82,8],[82,28]],["source.systemverilog"],["macro"]],["RV_DATA_ACCESS_ENABLE4",[[83,0],[84,0]],[[83,8],[83,30]],["source.systemverilog"],["macro"]],["RV_DATA_ACCESS_MASK0",[[84,0],[85,0]],[[84,8],[84,28]],["source.systemverilog"],["macro"]],["RV_INST_ACCESS_ADDR3",[[85,0],[86,0]],[[85,8],[85,28]],["source.systemverilog"],["macro"]],["RV_INST_ACCESS_MASK2",[[86,0],[87,0]],[[86,8],[86,28]],["source.systemverilog"],["macro"]],["RV_INST_ACCESS_ADDR7",[[87,0],[88,0]],[[87,8],[87,28]],["source.systemverilog"],["macro"]],["RV_INST_ACCESS_ENABLE6",[[88,0],[89,0]],[[88,8],[88,30]],["source.systemverilog"],["macro"]],["RV_RESET_VEC",[[89,0],[90,0]],[[89,8],[89,20]],["source.systemverilog"],["macro"]],["RV_BHT_ADDR_LO",[[90,0],[91,0]],[[90,8],[90,22]],["source.systemverilog"],["macro"]],["RV_BHT_ADDR_HI",[[91,0],[92,0]],[[91,8],[91,22]],["source.systemverilog"],["macro"]],["RV_BHT_GHR_SIZE",[[92,0],[93,0]],[[92,8],[92,23]],["source.systemverilog"],["macro"]],["RV_BHT_HASH_STRING",[[93,0],[94,0]],[[93,8],[93,26]],["source.systemverilog"],["macro"]],["RV_BHT_GHR_RANGE",[[94,0],[95,0]],[[94,8],[94,24]],["source.systemverilog"],["macro"]],["RV_BHT_SIZE",[[95,0],[96,0]],[[95,8],[95,19]],["source.systemverilog"],["macro"]],["RV_BHT_GHR_HASH_1",[[96,0],[97,0]],[[96,8],[96,25]],["source.systemverilog"],["macro"]],["RV_BHT_ARRAY_DEPTH",[[97,0],[98,0]],[[97,8],[97,26]],["source.systemverilog"],["macro"]],["RV_ICCM_EADR",[[98,0],[99,0]],[[98,8],[98,20]],["source.systemverilog"],["macro"]],["RV_ICCM_NUM_BANKS_4",[[99,0],[100,0]],[[99,8],[99,27]],["source.systemverilog"],["macro"]],["RV_ICCM_ENABLE",[[100,0],[101,0]],[[100,8],[100,22]],["source.systemverilog"],["macro"]],["RV_ICCM_REGION",[[101,0],[102,0]],[[101,8],[101,22]],["source.systemverilog"],["macro"]],["RV_ICCM_ROWS",[[102,0],[103,0]],[[102,8],[102,20]],["source.systemverilog"],["macro"]],["RV_ICCM_NUM_BANKS",[[103,0],[104,0]],[[103,8],[103,25]],["source.systemverilog"],["macro"]],["RV_ICCM_BANK_INDEX_LO",[[104,0],[105,0]],[[104,8],[104,29]],["source.systemverilog"],["macro"]],["RV_ICCM_DATA_CELL",[[105,0],[106,0]],[[105,8],[105,25]],["source.systemverilog"],["macro"]],["RV_ICCM_BANK_BITS",[[106,0],[107,0]],[[106,8],[106,25]],["source.systemverilog"],["macro"]],["RV_ICCM_BITS",[[107,0],[108,0]],[[107,8],[107,20]],["source.systemverilog"],["macro"]],["RV_ICCM_SADR",[[108,0],[109,0]],[[108,8],[108,20]],["source.systemverilog"],["macro"]],["RV_ICCM_INDEX_BITS",[[109,0],[110,0]],[[109,8],[109,26]],["source.systemverilog"],["macro"]],["RV_ICCM_RESERVED",[[110,0],[111,0]],[[110,8],[110,24]],["source.systemverilog"],["macro"]],["RV_ICCM_SIZE_4",[[111,0],[112,0]],[[111,8],[111,22]],["source.systemverilog"],["macro"]],["RV_ICCM_SIZE",[[112,0],[113,0]],[[112,8],[112,20]],["source.systemverilog"],["macro"]],["RV_ICCM_OFFSET",[[113,0],[114,0]],[[113,8],[113,22]],["source.systemverilog"],["macro"]],["RV_ICCM_BANK_HI",[[114,0],[115,0]],[[114,8],[114,23]],["source.systemverilog"],["macro"]],["RV_ICCM_ICACHE",[[115,0],[116,0]],[[115,8],[115,22]],["source.systemverilog"],["macro"]],["RV_BITMANIP_ZBS",[[116,0],[117,0]],[[116,8],[116,23]],["source.systemverilog"],["macro"]],["RV_LSU2DMA",[[117,0],[118,0]],[[117,8],[117,18]],["source.systemverilog"],["macro"]],["RV_BITMANIP_ZBA",[[118,0],[119,0]],[[118,8],[118,23]],["source.systemverilog"],["macro"]],["RV_BITMANIP_ZBB",[[119,0],[120,0]],[[119,8],[119,23]],["source.systemverilog"],["macro"]],["RV_FPGA_OPTIMIZE",[[120,0],[121,0]],[[120,8],[120,24]],["source.systemverilog"],["macro"]],["RV_BITMANIP_ZBP",[[121,0],[122,0]],[[121,8],[121,23]],["source.systemverilog"],["macro"]],["RV_FAST_INTERRUPT_REDIRECT",[[122,0],[123,0]],[[122,8],[122,34]],["source.systemverilog"],["macro"]],["RV_DIV_NEW",[[123,0],[124,0]],[[123,8],[123,18]],["source.systemverilog"],["macro"]],["RV_DIV_BIT",[[124,0],[125,0]],[[124,8],[124,18]],["source.systemverilog"],["macro"]],["RV_BITMANIP_ZBR",[[125,0],[126,0]],[[125,8],[125,23]],["source.systemverilog"],["macro"]],["RV_LSU_STBUF_DEPTH",[[126,0],[127,0]],[[126,8],[126,26]],["source.systemverilog"],["macro"]],["RV_BITMANIP_ZBE",[[127,0],[128,0]],[[127,8],[127,23]],["source.systemverilog"],["macro"]],["RV_BITMANIP_ZBC",[[128,0],[129,0]],[[128,8],[128,23]],["source.systemverilog"],["macro"]],["RV_BITMANIP_ZBF",[[129,0],[130,0]],[[129,8],[129,23]],["source.systemverilog"],["macro"]],["RV_DMA_BUF_DEPTH",[[130,0],[131,0]],[[130,8],[130,24]],["source.systemverilog"],["macro"]],["RV_TIMER_LEGAL_EN",[[131,0],[132,0]],[[131,8],[131,25]],["source.systemverilog"],["macro"]],["RV_LSU_NUM_NBLOAD_WIDTH",[[132,0],[133,0]],[[132,8],[132,31]],["source.systemverilog"],["macro"]],["RV_LSU_NUM_NBLOAD",[[133,0],[134,0]],[[133,8],[133,25]],["source.systemverilog"],["macro"]],["RV_CONFIG_KEY",[[134,0],[135,0]],[[134,8],[134,21]],["source.systemverilog"],["macro"]],["RV_XLEN",[[135,0],[136,0]],[[135,8],[135,15]],["source.systemverilog"],["macro"]],["RV_RET_STACK_SIZE",[[136,0],[137,0]],[[136,8],[136,25]],["source.systemverilog"],["macro"]],["RV_PIC_MEIGWCLR_OFFSET",[[137,0],[138,0]],[[137,8],[137,30]],["source.systemverilog"],["macro"]],["RV_PIC_MEIP_OFFSET",[[138,0],[139,0]],[[138,8],[138,26]],["source.systemverilog"],["macro"]],["RV_PIC_MEIPT_COUNT",[[139,0],[140,0]],[[139,8],[139,26]],["source.systemverilog"],["macro"]],["RV_PIC_INT_WORDS",[[140,0],[141,0]],[[140,8],[140,24]],["source.systemverilog"],["macro"]],["RV_PIC_MEIGWCLR_MASK",[[141,0],[142,0]],[[141,8],[141,28]],["source.systemverilog"],["macro"]],["RV_PIC_BASE_ADDR",[[142,0],[143,0]],[[142,8],[142,24]],["source.systemverilog"],["macro"]],["RV_PIC_MEIPT_OFFSET",[[143,0],[144,0]],[[143,8],[143,27]],["source.systemverilog"],["macro"]],["RV_PIC_SIZE",[[144,0],[145,0]],[[144,8],[144,19]],["source.systemverilog"],["macro"]],["RV_PIC_TOTAL_INT_PLUS1",[[145,0],[146,0]],[[145,8],[145,30]],["source.systemverilog"],["macro"]],["RV_PIC_MEIE_OFFSET",[[146,0],[147,0]],[[146,8],[146,26]],["source.systemverilog"],["macro"]],["RV_PIC_MEIPT_MASK",[[147,0],[148,0]],[[147,8],[147,25]],["source.systemverilog"],["macro"]],["RV_PIC_MPICCFG_OFFSET",[[148,0],[149,0]],[[148,8],[148,29]],["source.systemverilog"],["macro"]],["RV_PIC_MEIPL_MASK",[[149,0],[150,0]],[[149,8],[149,25]],["source.systemverilog"],["macro"]],["RV_PIC_MEIGWCLR_COUNT",[[150,0],[151,0]],[[150,8],[150,29]],["source.systemverilog"],["macro"]],["RV_PIC_MEIP_COUNT",[[151,0],[152,0]],[[151,8],[151,25]],["source.systemverilog"],["macro"]],["RV_PIC_MEIGWCTRL_OFFSET",[[152,0],[153,0]],[[152,8],[152,31]],["source.systemverilog"],["macro"]],["RV_PIC_MEIPL_OFFSET",[[153,0],[154,0]],[[153,8],[153,27]],["source.systemverilog"],["macro"]],["RV_PIC_MEIE_MASK",[[154,0],[155,0]],[[154,8],[154,24]],["source.systemverilog"],["macro"]],["RV_PIC_MEIE_COUNT",[[155,0],[156,0]],[[155,8],[155,25]],["source.systemverilog"],["macro"]],["RV_PIC_MEIGWCTRL_MASK",[[156,0],[157,0]],[[156,8],[156,29]],["source.systemverilog"],["macro"]],["RV_PIC_OFFSET",[[157,0],[158,0]],[[157,8],[157,21]],["source.systemverilog"],["macro"]],["RV_PIC_REGION",[[158,0],[159,0]],[[158,8],[158,21]],["source.systemverilog"],["macro"]],["RV_PIC_MPICCFG_MASK",[[159,0],[160,0]],[[159,8],[159,27]],["source.systemverilog"],["macro"]],["RV_PIC_MPICCFG_COUNT",[[160,0],[161,0]],[[160,8],[160,28]],["source.systemverilog"],["macro"]],["RV_PIC_MEIPL_COUNT",[[161,0],[162,0]],[[161,8],[161,26]],["source.systemverilog"],["macro"]],["RV_PIC_BITS",[[162,0],[163,0]],[[162,8],[162,19]],["source.systemverilog"],["macro"]],["RV_PIC_MEIP_MASK",[[163,0],[164,0]],[[163,8],[163,24]],["source.systemverilog"],["macro"]],["RV_PIC_TOTAL_INT",[[164,0],[165,0]],[[164,8],[164,24]],["source.systemverilog"],["macro"]],["RV_PIC_MEIGWCTRL_COUNT",[[165,0],[166,0]],[[165,8],[165,30]],["source.systemverilog"],["macro"]],["RV_UNUSED_REGION6",[[166,0],[167,0]],[[166,8],[166,25]],["source.systemverilog"],["macro"]],["RV_UNUSED_REGION4",[[167,0],[168,0]],[[167,8],[167,25]],["source.systemverilog"],["macro"]],["RV_UNUSED_REGION3",[[168,0],[169,0]],[[168,8],[168,25]],["source.systemverilog"],["macro"]],["RV_UNUSED_REGION2",[[169,0],[170,0]],[[169,8],[169,25]],["source.systemverilog"],["macro"]],["RV_UNUSED_REGION5",[[170,0],[171,0]],[[170,8],[170,25]],["source.systemverilog"],["macro"]],["RV_UNUSED_REGION7",[[171,0],[172,0]],[[171,8],[171,25]],["source.systemverilog"],["macro"]],["RV_UNUSED_REGION0",[[172,0],[173,0]],[[172,8],[172,25]],["source.systemverilog"],["macro"]],["RV_UNUSED_REGION8",[[173,0],[174,0]],[[173,8],[173,25]],["source.systemverilog"],["macro"]],["RV_EXTERNAL_DATA",[[174,0],[175,0]],[[174,8],[174,24]],["source.systemverilog"],["macro"]],["RV_SERIALIO",[[175,0],[176,0]],[[175,8],[175,19]],["source.systemverilog"],["macro"]],["RV_UNUSED_REGION1",[[176,0],[177,0]],[[176,8],[176,25]],["source.systemverilog"],["macro"]],["RV_DEBUG_SB_MEM",[[177,0],[178,0]],[[177,8],[177,23]],["source.systemverilog"],["macro"]],["RV_EXTERNAL_DATA_1",[[178,0],[179,0]],[[178,8],[178,26]],["source.systemverilog"],["macro"]],["RV_NMI_VEC",[[179,0],[180,0]],[[179,8],[179,18]],["source.systemverilog"],["macro"]],["USER_EC_RV_ICG",[[180,0],[181,0]],[[180,8],[180,22]],["source.systemverilog"],["macro"]],["TEC_RV_ICG",[[181,0],[182,0]],[[181,8],[181,18]],["source.systemverilog"],["macro"]],["RV_LSU_BUS_TAG",[[182,0],[183,0]],[[182,8],[182,22]],["source.systemverilog"],["macro"]],["RV_IFU_BUS_ID",[[183,0],[184,0]],[[183,8],[183,21]],["source.systemverilog"],["macro"]],["RV_LSU_BUS_PRTY",[[184,0],[185,0]],[[184,8],[184,23]],["source.systemverilog"],["macro"]],["RV_BUS_PRTY_DEFAULT",[[185,0],[186,0]],[[185,8],[185,27]],["source.systemverilog"],["macro"]],["RV_DMA_BUS_ID",[[186,0],[187,0]],[[186,8],[186,21]],["source.systemverilog"],["macro"]],["RV_SB_BUS_TAG",[[187,0],[188,0]],[[187,8],[187,21]],["source.systemverilog"],["macro"]],["RV_DMA_BUS_TAG",[[188,0],[189,0]],[[188,8],[188,22]],["source.systemverilog"],["macro"]],["RV_IFU_BUS_TAG",[[189,0],[190,0]],[[189,8],[189,22]],["source.systemverilog"],["macro"]],["RV_SB_BUS_PRTY",[[190,0],[191,0]],[[190,8],[190,22]],["source.systemverilog"],["macro"]],["RV_DMA_BUS_PRTY",[[191,0],[192,0]],[[191,8],[191,23]],["source.systemverilog"],["macro"]],["RV_IFU_BUS_PRTY",[[192,0],[193,0]],[[192,8],[192,23]],["source.systemverilog"],["macro"]],["RV_SB_BUS_ID",[[193,0],[194,0]],[[193,8],[193,20]],["source.systemverilog"],["macro"]],["RV_LSU_BUS_ID",[[194,0],[195,0]],[[194,8],[194,21]],["source.systemverilog"],["macro"]],["RV_LDERR_ROLLBACK",[[195,0],[196,0]],[[195,8],[195,25]],["source.systemverilog"],["macro"]],["RV_EXT_ADDRWIDTH",[[196,0],[197,0]],[[196,8],[196,24]],["source.systemverilog"],["macro"]],["TOP",[[197,0],[198,0]],[[197,8],[197,11]],["source.systemverilog"],["macro"]],["SDVT_AHB",[[198,0],[199,0]],[[198,8],[198,16]],["source.systemverilog"],["macro"]],["RV_TOP",[[199,0],[200,0]],[[199,8],[199,14]],["source.systemverilog"],["macro"]],["RV_STERR_ROLLBACK",[[200,0],[201,0]],[[200,8],[200,25]],["source.systemverilog"],["macro"]],["CPU_TOP",[[201,0],[202,0]],[[201,8],[201,15]],["source.systemverilog"],["macro"]],["RV_EXT_DATAWIDTH",[[202,0],[203,0]],[[202,8],[202,24]],["source.systemverilog"],["macro"]],["CLOCK_PERIOD",[[203,0],[204,0]],[[203,8],[203,20]],["source.systemverilog"],["macro"]],["RV_BUILD_AXI_NATIVE",[[204,0],[205,0]],[[204,8],[204,27]],["source.systemverilog"],["macro"]],["RV_BUILD_AXI4",[[205,0],[206,0]],[[205,8],[205,21]],["source.systemverilog"],["macro"]],["RV_NUMIREGS",[[206,0],[207,0]],[[206,8],[206,19]],["source.systemverilog"],["macro"]],["REGWIDTH",[[207,0],[208,0]],[[207,8],[207,16]],["source.systemverilog"],["macro"]],["RV_DCCM_SADR",[[208,0],[209,0]],[[208,8],[208,20]],["source.systemverilog"],["macro"]],["RV_DCCM_DATA_CELL",[[209,0],[210,0]],[[209,8],[209,25]],["source.systemverilog"],["macro"]],["RV_DCCM_BANK_BITS",[[210,0],[211,0]],[[210,8],[210,25]],["source.systemverilog"],["macro"]],["RV_DCCM_BITS",[[211,0],[212,0]],[[211,8],[211,20]],["source.systemverilog"],["macro"]],["RV_DCCM_FDATA_WIDTH",[[212,0],[213,0]],[[212,8],[212,27]],["source.systemverilog"],["macro"]],["RV_DCCM_ROWS",[[213,0],[214,0]],[[213,8],[213,20]],["source.systemverilog"],["macro"]],["RV_DCCM_NUM_BANKS",[[214,0],[215,0]],[[214,8],[214,25]],["source.systemverilog"],["macro"]],["RV_DCCM_ENABLE",[[215,0],[216,0]],[[215,8],[215,22]],["source.systemverilog"],["macro"]],["RV_DCCM_REGION",[[216,0],[217,0]],[[216,8],[216,22]],["source.systemverilog"],["macro"]],["RV_DCCM_EADR",[[217,0],[218,0]],[[217,8],[217,20]],["source.systemverilog"],["macro"]],["RV_DCCM_NUM_BANKS_4",[[218,0],[219,0]],[[218,8],[218,27]],["source.systemverilog"],["macro"]],["RV_DCCM_ECC_WIDTH",[[219,0],[220,0]],[[219,8],[219,25]],["source.systemverilog"],["macro"]],["RV_LSU_SB_BITS",[[220,0],[221,0]],[[220,8],[220,22]],["source.systemverilog"],["macro"]],["RV_DCCM_OFFSET",[[221,0],[222,0]],[[221,8],[221,22]],["source.systemverilog"],["macro"]],["RV_DCCM_SIZE_16",[[222,0],[223,0]],[[222,8],[222,23]],["source.systemverilog"],["macro"]],["RV_DCCM_DATA_WIDTH",[[223,0],[224,0]],[[223,8],[223,26]],["source.systemverilog"],["macro"]],["RV_DCCM_SIZE",[[224,0],[225,0]],[[224,8],[224,20]],["source.systemverilog"],["macro"]],["RV_DCCM_WIDTH_BITS",[[225,0],[226,0]],[[225,8],[225,26]],["source.systemverilog"],["macro"]],["RV_DCCM_RESERVED",[[226,0],[227,0]],[[226,8],[226,24]],["source.systemverilog"],["macro"]],["RV_DCCM_BYTE_WIDTH",[[227,0],[228,0]],[[227,8],[227,26]],["source.systemverilog"],["macro"]],["RV_DCCM_INDEX_BITS",[[228,0],[229,0]],[[228,8],[228,26]],["source.systemverilog"],["macro"]],["RV_BTB_BTAG_SIZE",[[229,0],[230,0]],[[229,8],[229,24]],["source.systemverilog"],["macro"]],["RV_BTB_ADDR_HI",[[230,0],[231,0]],[[230,8],[230,22]],["source.systemverilog"],["macro"]],["RV_BTB_ADDR_LO",[[231,0],[232,0]],[[231,8],[231,22]],["source.systemverilog"],["macro"]],["RV_BTB_INDEX3_HI",[[232,0],[233,0]],[[232,8],[232,24]],["source.systemverilog"],["macro"]],["RV_BTB_FULLYA",[[233,0],[234,0]],[[233,8],[233,21]],["source.systemverilog"],["macro"]],["RV_BTB_SIZE",[[234,0],[235,0]],[[234,8],[234,19]],["source.systemverilog"],["macro"]],["RV_BTB_INDEX2_HI",[[235,0],[236,0]],[[235,8],[235,24]],["source.systemverilog"],["macro"]],["RV_BTB_INDEX1_HI",[[236,0],[237,0]],[[236,8],[236,24]],["source.systemverilog"],["macro"]],["RV_BTB_ENABLE",[[237,0],[238,0]],[[237,8],[237,21]],["source.systemverilog"],["macro"]],["RV_BTB_FOLD2_INDEX_HASH",[[238,0],[239,0]],[[238,8],[238,31]],["source.systemverilog"],["macro"]],["RV_BTB_TOFFSET_SIZE",[[239,0],[240,0]],[[239,8],[239,27]],["source.systemverilog"],["macro"]],["RV_BTB_INDEX3_LO",[[240,0],[241,0]],[[240,8],[240,24]],["source.systemverilog"],["macro"]],["RV_BTB_INDEX1_LO",[[241,0],[242,0]],[[241,8],[241,24]],["source.systemverilog"],["macro"]],["RV_BTB_INDEX2_LO",[[242,0],[243,0]],[[242,8],[242,24]],["source.systemverilog"],["macro"]],["RV_BTB_BTAG_FOLD",[[243,0],[244,0]],[[243,8],[243,24]],["source.systemverilog"],["macro"]],["RV_TARGET",[[244,0],[245,0]],[[244,8],[244,17]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_def.sv",[[[[[["el2_pkg",[[3,0],[3,16]],[[3,8],[3,15]],[],["package"]],[418,10]],[[["el2_trace_pkt_t",[[5,0],[13,41]],[[13,25],[13,40]],["el2_pkg"],["typedef","#AnonymousStructUnion152"]],["NULL",[[17,26],[17,44]],[[17,26],[17,30]],["el2_pkg"],["enum_member","#AnonymousEnum24"]],["MUL",[[18,26],[18,44]],[[18,26],[18,29]],["el2_pkg"],["enum_member","#AnonymousEnum24"]],["LOAD",[[19,26],[19,44]],[[19,26],[19,30]],["el2_pkg"],["enum_member","#AnonymousEnum24"]],["STORE",[[20,26],[20,44]],[[20,26],[20,31]],["el2_pkg"],["enum_member","#AnonymousEnum24"]],["ALU",[[21,26],[21,44]],[[21,26],[21,29]],["el2_pkg"],["enum_member","#AnonymousEnum24"]],["CSRREAD",[[22,26],[22,44]],[[22,26],[22,33]],["el2_pkg"],["enum_member","#AnonymousEnum24"]],["CSRWRITE",[[23,26],[23,44]],[[23,26],[23,34]],["el2_pkg"],["enum_member","#AnonymousEnum24"]],["CSRRW",[[24,26],[24,44]],[[24,26],[24,31]],["el2_pkg"],["enum_member","#AnonymousEnum24"]],["EBREAK",[[25,26],[25,44]],[[25,26],[25,32]],["el2_pkg"],["enum_member","#AnonymousEnum24"]],["ECALL",[[26,26],[26,44]],[[26,26],[26,31]],["el2_pkg"],["enum_member","#AnonymousEnum24"]],["FENCE",[[27,26],[27,44]],[[27,26],[27,31]],["el2_pkg"],["enum_member","#AnonymousEnum24"]],["FENCEI",[[28,26],[28,44]],[[28,26],[28,32]],["el2_pkg"],["enum_member","#AnonymousEnum24"]],["MRET",[[29,26],[29,44]],[[29,26],[29,30]],["el2_pkg"],["enum_member","#AnonymousEnum24"]],["CONDBR",[[30,26],[30,44]],[[30,26],[30,32]],["el2_pkg"],["enum_member","#AnonymousEnum24"]],["JAL",[[31,26],[31,44]],[[31,26],[31,29]],["el2_pkg"],["enum_member","#AnonymousEnum24"]],["BITMANIPU",[[32,26],[32,45]],[[32,26],[32,35]],["el2_pkg"],["enum_member","#AnonymousEnum24"]],["el2_inst_pkt_t",[[16,0],[33,43]],[[33,28],[33,42]],["el2_pkg"],["typedef","#AnonymousEnum24"]],["el2_load_cam_pkt_t",[[35,0],[40,44]],[[40,25],[40,43]],["el2_pkg"],["typedef","#AnonymousStructUnion153"]],["el2_rets_pkt_t",[[42,0],[46,40]],[[46,25],[46,39]],["el2_pkg"],["typedef","#AnonymousStructUnion154"]],["el2_br_pkt_t",[[47,0],[57,38]],[[57,25],[57,37]],["el2_pkg"],["typedef","#AnonymousStructUnion155"]],["el2_br_tlu_pkt_t",[[59,0],[66,42]],[[66,25],[66,41]],["el2_pkg"],["typedef","#AnonymousStructUnion156"]],["el2_predict_pkt_t",[[68,0],[84,43]],[[84,25],[84,42]],["el2_pkg"],["typedef","#AnonymousStructUnion157"]],["el2_trap_pkt_t",[[86,0],[99,40]],[[99,25],[99,39]],["el2_pkg"],["typedef","#AnonymousStructUnion158"]],["el2_dest_pkt_t",[[101,0],[113,40]],[[113,25],[113,39]],["el2_pkg"],["typedef","#AnonymousStructUnion159"]],["el2_class_pkt_t",[[115,0],[119,41]],[[119,25],[119,40]],["el2_pkg"],["typedef","#AnonymousStructUnion160"]],["el2_reg_pkt_t",[[121,0],[125,39]],[[125,25],[125,38]],["el2_pkg"],["typedef","#AnonymousStructUnion161"]],["el2_alu_pkt_t",[[128,0],[171,39]],[[171,25],[171,38]],["el2_pkg"],["typedef","#AnonymousStructUnion162"]],["el2_lsu_pkt_t",[[173,0],[190,39]],[[190,25],[190,38]],["el2_pkg"],["typedef","#AnonymousStructUnion163"]],["el2_lsu_error_pkt_t",[[192,0],[200,44]],[[200,24],[200,43]],["el2_pkg"],["typedef","#AnonymousStructUnion164"]],["el2_dec_pkt_t",[[202,0],[303,39]],[[303,25],[303,38]],["el2_pkg"],["typedef","#AnonymousStructUnion165"]],["el2_mul_pkt_t",[[306,0],[330,39]],[[330,25],[330,38]],["el2_pkg"],["typedef","#AnonymousStructUnion166"]],["el2_div_pkt_t",[[332,0],[336,39]],[[336,25],[336,38]],["el2_pkg"],["typedef","#AnonymousStructUnion167"]],["fp_pkt_t",[[339,0],[344,34]],[[344,25],[344,33]],["el2_pkg"],["typedef","#AnonymousStructUnion168"]],["el2_ccm_ext_in_pkt_t",[[346,0],[357,45]],[[357,24],[357,44]],["el2_pkg"],["typedef","#AnonymousStructUnion169"]],["el2_dccm_ext_in_pkt_t",[[359,0],[369,46]],[[369,24],[369,45]],["el2_pkg"],["typedef","#AnonymousStructUnion170"]],["el2_ic_data_ext_in_pkt_t",[[372,0],[382,49]],[[382,24],[382,48]],["el2_pkg"],["typedef","#AnonymousStructUnion171"]],["el2_ic_tag_ext_in_pkt_t",[[385,0],[395,48]],[[395,24],[395,47]],["el2_pkg"],["typedef","#AnonymousStructUnion172"]],["el2_trigger_pkt_t",[[399,0],[407,32]],[[407,14],[407,31]],["el2_pkg"],["typedef","#AnonymousStructUnion173"]],["el2_cache_debug_pkt_t",[[410,0],[415,36]],[[415,14],[415,35]],["el2_pkg"],["typedef","#AnonymousStructUnion174"]]],[],[[[["#AnonymousStructUnion152",[[5,8],[13,24]],[[5,8],[5,14]],["el2_pkg"],["struct"]],[13,23]],[[["trace_rv_i_valid_ip",[[6,23],[6,49]],[[6,30],[6,49]],["el2_pkg","#AnonymousStructUnion152"],["struct_union_member"]],["trace_rv_i_insn_ip",[[7,23],[7,54]],[[7,36],[7,54]],["el2_pkg","#AnonymousStructUnion152"],["struct_union_member"]],["trace_rv_i_address_ip",[[8,23],[8,57]],[[8,36],[8,57]],["el2_pkg","#AnonymousStructUnion152"],["struct_union_member"]],["trace_rv_i_exception_ip",[[9,23],[9,53]],[[9,30],[9,53]],["el2_pkg","#AnonymousStructUnion152"],["struct_union_member"]],["trace_rv_i_ecause_ip",[[10,23],[10,55]],[[10,35],[10,55]],["el2_pkg","#AnonymousStructUnion152"],["struct_union_member"]],["trace_rv_i_interrupt_ip",[[11,23],[11,53]],[[11,30],[11,53]],["el2_pkg","#AnonymousStructUnion152"],["struct_union_member"]],["trace_rv_i_tval_ip",[[12,23],[12,54]],[[12,36],[12,54]],["el2_pkg","#AnonymousStructUnion152"],["struct_union_member"]]]]],[[["#AnonymousStructUnion153",[[35,8],[40,24]],[[35,8],[35,14]],["el2_pkg"],["struct"]],[40,23]],[[["valid",[[36,23],[36,34]],[[36,29],[36,34]],["el2_pkg","#AnonymousStructUnion153"],["struct_union_member"]],["wb",[[37,23],[37,31]],[[37,29],[37,31]],["el2_pkg","#AnonymousStructUnion153"],["struct_union_member"]],["tag",[[38,23],[38,38]],[[38,35],[38,38]],["el2_pkg","#AnonymousStructUnion153"],["struct_union_member"]],["rd",[[39,23],[39,37]],[[39,35],[39,37]],["el2_pkg","#AnonymousStructUnion153"],["struct_union_member"]]]]],[[["#AnonymousStructUnion154",[[42,8],[46,24]],[[42,8],[42,14]],["el2_pkg"],["struct"]],[46,23]],[[["pc0_call",[[43,23],[43,37]],[[43,29],[43,37]],["el2_pkg","#AnonymousStructUnion154"],["struct_union_member"]],["pc0_ret",[[44,23],[44,36]],[[44,29],[44,36]],["el2_pkg","#AnonymousStructUnion154"],["struct_union_member"]],["pc0_pc4",[[45,23],[45,36]],[[45,29],[45,36]],["el2_pkg","#AnonymousStructUnion154"],["struct_union_member"]]]]],[[["#AnonymousStructUnion155",[[47,8],[57,24]],[[47,8],[47,14]],["el2_pkg"],["struct"]],[57,23]],[[["valid",[[48,23],[48,34]],[[48,29],[48,34]],["el2_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["toffset",[[49,23],[49,43]],[[49,36],[49,43]],["el2_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["hist",[[50,23],[50,39]],[[50,35],[50,39]],["el2_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["br_error",[[51,23],[51,37]],[[51,29],[51,37]],["el2_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["br_start_error",[[52,23],[52,43]],[[52,29],[52,43]],["el2_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["bank",[[53,23],[53,34]],[[53,30],[53,34]],["el2_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["prett",[[54,23],[54,41]],[[54,36],[54,41]],["el2_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["way",[[55,23],[55,32]],[[55,29],[55,32]],["el2_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["ret",[[56,23],[56,32]],[[56,29],[56,32]],["el2_pkg","#AnonymousStructUnion155"],["struct_union_member"]]]]],[[["#AnonymousStructUnion156",[[59,8],[66,24]],[[59,8],[59,14]],["el2_pkg"],["struct"]],[66,23]],[[["valid",[[60,23],[60,34]],[[60,29],[60,34]],["el2_pkg","#AnonymousStructUnion156"],["struct_union_member"]],["hist",[[61,23],[61,39]],[[61,35],[61,39]],["el2_pkg","#AnonymousStructUnion156"],["struct_union_member"]],["br_error",[[62,23],[62,37]],[[62,29],[62,37]],["el2_pkg","#AnonymousStructUnion156"],["struct_union_member"]],["br_start_error",[[63,23],[63,43]],[[63,29],[63,43]],["el2_pkg","#AnonymousStructUnion156"],["struct_union_member"]],["way",[[64,23],[64,32]],[[64,29],[64,32]],["el2_pkg","#AnonymousStructUnion156"],["struct_union_member"]],["middle",[[65,23],[65,35]],[[65,29],[65,35]],["el2_pkg","#AnonymousStructUnion156"],["struct_union_member"]]]]],[[["#AnonymousStructUnion157",[[68,8],[84,24]],[[68,8],[68,14]],["el2_pkg"],["struct"]],[84,23]],[[["misp",[[69,23],[69,33]],[[69,29],[69,33]],["el2_pkg","#AnonymousStructUnion157"],["struct_union_member"]],["ataken",[[70,23],[70,35]],[[70,29],[70,35]],["el2_pkg","#AnonymousStructUnion157"],["struct_union_member"]],["boffset",[[71,23],[71,36]],[[71,29],[71,36]],["el2_pkg","#AnonymousStructUnion157"],["struct_union_member"]],["pc4",[[72,23],[72,32]],[[72,29],[72,32]],["el2_pkg","#AnonymousStructUnion157"],["struct_union_member"]],["hist",[[73,23],[73,39]],[[73,35],[73,39]],["el2_pkg","#AnonymousStructUnion157"],["struct_union_member"]],["toffset",[[74,23],[74,43]],[[74,36],[74,43]],["el2_pkg","#AnonymousStructUnion157"],["struct_union_member"]],["valid",[[75,23],[75,34]],[[75,29],[75,34]],["el2_pkg","#AnonymousStructUnion157"],["struct_union_member"]],["br_error",[[76,23],[76,37]],[[76,29],[76,37]],["el2_pkg","#AnonymousStructUnion157"],["struct_union_member"]],["br_start_error",[[77,23],[77,43]],[[77,29],[77,43]],["el2_pkg","#AnonymousStructUnion157"],["struct_union_member"]],["pcall",[[78,23],[78,34]],[[78,29],[78,34]],["el2_pkg","#AnonymousStructUnion157"],["struct_union_member"]],["pja",[[79,23],[79,32]],[[79,29],[79,32]],["el2_pkg","#AnonymousStructUnion157"],["struct_union_member"]],["way",[[80,23],[80,32]],[[80,29],[80,32]],["el2_pkg","#AnonymousStructUnion157"],["struct_union_member"]],["pret",[[81,23],[81,33]],[[81,29],[81,33]],["el2_pkg","#AnonymousStructUnion157"],["struct_union_member"]],["prett",[[83,23],[83,41]],[[83,36],[83,41]],["el2_pkg","#AnonymousStructUnion157"],["struct_union_member"]]]]],[[["#AnonymousStructUnion158",[[86,8],[99,24]],[[86,8],[86,14]],["el2_pkg"],["struct"]],[99,23]],[[["icaf",[[88,23],[88,33]],[[88,29],[88,33]],["el2_pkg","#AnonymousStructUnion158"],["struct_union_member"]],["icaf_second",[[89,23],[89,40]],[[89,29],[89,40]],["el2_pkg","#AnonymousStructUnion158"],["struct_union_member"]],["icaf_type",[[90,23],[90,44]],[[90,35],[90,44]],["el2_pkg","#AnonymousStructUnion158"],["struct_union_member"]],["fence_i",[[91,23],[91,36]],[[91,29],[91,36]],["el2_pkg","#AnonymousStructUnion158"],["struct_union_member"]],["i0trigger",[[92,23],[92,44]],[[92,35],[92,44]],["el2_pkg","#AnonymousStructUnion158"],["struct_union_member"]],["pmu_i0_br_unpred",[[93,23],[93,45]],[[93,29],[93,45]],["el2_pkg","#AnonymousStructUnion158"],["struct_union_member"]],["pmu_divide",[[94,23],[94,39]],[[94,29],[94,39]],["el2_pkg","#AnonymousStructUnion158"],["struct_union_member"]],["legal",[[96,23],[96,34]],[[96,29],[96,34]],["el2_pkg","#AnonymousStructUnion158"],["struct_union_member"]],["pmu_lsu_misaligned",[[97,23],[97,47]],[[97,29],[97,47]],["el2_pkg","#AnonymousStructUnion158"],["struct_union_member"]],["pmu_i0_itype",[[98,23],[98,50]],[[98,38],[98,50]],["el2_pkg","#AnonymousStructUnion158"],["struct_union_member"]]]]],[[["#AnonymousStructUnion159",[[101,8],[113,24]],[[101,8],[101,14]],["el2_pkg"],["struct"]],[113,23]],[[["i0div",[[103,23],[103,34]],[[103,29],[103,34]],["el2_pkg","#AnonymousStructUnion159"],["struct_union_member"]],["csrwen",[[104,23],[104,35]],[[104,29],[104,35]],["el2_pkg","#AnonymousStructUnion159"],["struct_union_member"]],["csrwonly",[[105,23],[105,37]],[[105,29],[105,37]],["el2_pkg","#AnonymousStructUnion159"],["struct_union_member"]],["csrwaddr",[[106,23],[106,44]],[[106,36],[106,44]],["el2_pkg","#AnonymousStructUnion159"],["struct_union_member"]],["i0rd",[[108,23],[108,39]],[[108,35],[108,39]],["el2_pkg","#AnonymousStructUnion159"],["struct_union_member"]],["i0load",[[109,23],[109,35]],[[109,29],[109,35]],["el2_pkg","#AnonymousStructUnion159"],["struct_union_member"]],["i0store",[[110,23],[110,36]],[[110,29],[110,36]],["el2_pkg","#AnonymousStructUnion159"],["struct_union_member"]],["i0v",[[111,23],[111,32]],[[111,29],[111,32]],["el2_pkg","#AnonymousStructUnion159"],["struct_union_member"]],["i0valid",[[112,23],[112,36]],[[112,29],[112,36]],["el2_pkg","#AnonymousStructUnion159"],["struct_union_member"]]]]],[[["#AnonymousStructUnion160",[[115,8],[119,24]],[[115,8],[115,14]],["el2_pkg"],["struct"]],[119,23]],[[["mul",[[116,23],[116,32]],[[116,29],[116,32]],["el2_pkg","#AnonymousStructUnion160"],["struct_union_member"]],["load",[[117,23],[117,33]],[[117,29],[117,33]],["el2_pkg","#AnonymousStructUnion160"],["struct_union_member"]],["alu",[[118,23],[118,32]],[[118,29],[118,32]],["el2_pkg","#AnonymousStructUnion160"],["struct_union_member"]]]]],[[["#AnonymousStructUnion161",[[121,8],[125,24]],[[121,8],[121,14]],["el2_pkg"],["struct"]],[125,23]],[[["rs1",[[122,23],[122,38]],[[122,35],[122,38]],["el2_pkg","#AnonymousStructUnion161"],["struct_union_member"]],["rs2",[[123,23],[123,38]],[[123,35],[123,38]],["el2_pkg","#AnonymousStructUnion161"],["struct_union_member"]],["rd",[[124,23],[124,37]],[[124,35],[124,37]],["el2_pkg","#AnonymousStructUnion161"],["struct_union_member"]]]]],[[["#AnonymousStructUnion162",[[128,8],[171,24]],[[128,8],[128,14]],["el2_pkg"],["struct"]],[171,23]],[[["clz",[[129,23],[129,32]],[[129,29],[129,32]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["ctz",[[130,23],[130,32]],[[130,29],[130,32]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["cpop",[[131,23],[131,33]],[[131,29],[131,33]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["sext_b",[[132,23],[132,35]],[[132,29],[132,35]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["sext_h",[[133,23],[133,35]],[[133,29],[133,35]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["min",[[134,23],[134,32]],[[134,29],[134,32]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["max",[[135,23],[135,32]],[[135,29],[135,32]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["pack",[[136,23],[136,33]],[[136,29],[136,33]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["packu",[[137,23],[137,34]],[[137,29],[137,34]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["packh",[[138,23],[138,34]],[[138,29],[138,34]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["rol",[[139,23],[139,32]],[[139,29],[139,32]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["ror",[[140,23],[140,32]],[[140,29],[140,32]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["grev",[[141,23],[141,33]],[[141,29],[141,33]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["gorc",[[142,23],[142,33]],[[142,29],[142,33]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["zbb",[[143,23],[143,32]],[[143,29],[143,32]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["bset",[[144,23],[144,33]],[[144,29],[144,33]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["bclr",[[145,23],[145,33]],[[145,29],[145,33]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["binv",[[146,23],[146,33]],[[146,29],[146,33]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["bext",[[147,23],[147,33]],[[147,29],[147,33]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["sh1add",[[148,23],[148,35]],[[148,29],[148,35]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["sh2add",[[149,23],[149,35]],[[149,29],[149,35]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["sh3add",[[150,23],[150,35]],[[150,29],[150,35]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["zba",[[151,23],[151,32]],[[151,29],[151,32]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["land",[[152,23],[152,33]],[[152,29],[152,33]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["lor",[[153,23],[153,32]],[[153,29],[153,32]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["lxor",[[154,23],[154,33]],[[154,29],[154,33]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["sll",[[155,23],[155,32]],[[155,29],[155,32]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["srl",[[156,23],[156,32]],[[156,29],[156,32]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["sra",[[157,23],[157,32]],[[157,29],[157,32]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["beq",[[158,23],[158,32]],[[158,29],[158,32]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["bne",[[159,23],[159,32]],[[159,29],[159,32]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["blt",[[160,23],[160,32]],[[160,29],[160,32]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["bge",[[161,23],[161,32]],[[161,29],[161,32]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["add",[[162,23],[162,32]],[[162,29],[162,32]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["sub",[[163,23],[163,32]],[[163,29],[163,32]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["slt",[[164,23],[164,32]],[[164,29],[164,32]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["unsign",[[165,23],[165,35]],[[165,29],[165,35]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["jal",[[166,23],[166,32]],[[166,29],[166,32]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["predict_t",[[167,23],[167,38]],[[167,29],[167,38]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["predict_nt",[[168,23],[168,39]],[[168,29],[168,39]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["csr_write",[[169,23],[169,38]],[[169,29],[169,38]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]],["csr_imm",[[170,23],[170,36]],[[170,29],[170,36]],["el2_pkg","#AnonymousStructUnion162"],["struct_union_member"]]]]],[[["#AnonymousStructUnion163",[[173,8],[190,24]],[[173,8],[173,14]],["el2_pkg"],["struct"]],[190,23]],[[["fast_int",[[174,23],[174,37]],[[174,29],[174,37]],["el2_pkg","#AnonymousStructUnion163"],["struct_union_member"]],["stack",[[176,23],[176,34]],[[176,29],[176,34]],["el2_pkg","#AnonymousStructUnion163"],["struct_union_member"]],["by",[[178,23],[178,31]],[[178,29],[178,31]],["el2_pkg","#AnonymousStructUnion163"],["struct_union_member"]],["half",[[179,23],[179,33]],[[179,29],[179,33]],["el2_pkg","#AnonymousStructUnion163"],["struct_union_member"]],["word",[[180,23],[180,33]],[[180,29],[180,33]],["el2_pkg","#AnonymousStructUnion163"],["struct_union_member"]],["dword",[[181,23],[181,34]],[[181,29],[181,34]],["el2_pkg","#AnonymousStructUnion163"],["struct_union_member"]],["load",[[182,23],[182,33]],[[182,29],[182,33]],["el2_pkg","#AnonymousStructUnion163"],["struct_union_member"]],["store",[[183,23],[183,34]],[[183,29],[183,34]],["el2_pkg","#AnonymousStructUnion163"],["struct_union_member"]],["unsign",[[184,23],[184,35]],[[184,29],[184,35]],["el2_pkg","#AnonymousStructUnion163"],["struct_union_member"]],["dma",[[185,23],[185,32]],[[185,29],[185,32]],["el2_pkg","#AnonymousStructUnion163"],["struct_union_member"]],["store_data_bypass_d",[[186,23],[186,48]],[[186,29],[186,48]],["el2_pkg","#AnonymousStructUnion163"],["struct_union_member"]],["load_ldst_bypass_d",[[187,23],[187,47]],[[187,29],[187,47]],["el2_pkg","#AnonymousStructUnion163"],["struct_union_member"]],["store_data_bypass_m",[[188,23],[188,48]],[[188,29],[188,48]],["el2_pkg","#AnonymousStructUnion163"],["struct_union_member"]],["valid",[[189,23],[189,34]],[[189,29],[189,34]],["el2_pkg","#AnonymousStructUnion163"],["struct_union_member"]]]]],[[["#AnonymousStructUnion164",[[192,8],[200,23]],[[192,8],[192,14]],["el2_pkg"],["struct"]],[200,22]],[[["inst_type",[[193,22],[193,37]],[[193,28],[193,37]],["el2_pkg","#AnonymousStructUnion164"],["struct_union_member"]],["exc_type",[[195,22],[195,36]],[[195,28],[195,36]],["el2_pkg","#AnonymousStructUnion164"],["struct_union_member"]],["mscause",[[196,22],[196,41]],[[196,34],[196,41]],["el2_pkg","#AnonymousStructUnion164"],["struct_union_member"]],["addr",[[197,22],[197,39]],[[197,35],[197,39]],["el2_pkg","#AnonymousStructUnion164"],["struct_union_member"]],["single_ecc_error",[[198,22],[198,44]],[[198,28],[198,44]],["el2_pkg","#AnonymousStructUnion164"],["struct_union_member"]],["exc_valid",[[199,22],[199,37]],[[199,28],[199,37]],["el2_pkg","#AnonymousStructUnion164"],["struct_union_member"]]]]],[[["#AnonymousStructUnion165",[[202,8],[303,24]],[[202,8],[202,14]],["el2_pkg"],["struct"]],[303,23]],[[["fp_add",[[203,23],[203,35]],[[203,29],[203,35]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["fp_mul",[[204,23],[204,35]],[[204,29],[204,35]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["fp_div",[[205,23],[205,35]],[[205,29],[205,35]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["q_update",[[206,23],[206,37]],[[206,29],[206,37]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["clz",[[207,23],[207,32]],[[207,29],[207,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["ctz",[[208,23],[208,32]],[[208,29],[208,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["cpop",[[209,23],[209,33]],[[209,29],[209,33]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["sext_b",[[210,23],[210,35]],[[210,29],[210,35]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["sext_h",[[211,23],[211,35]],[[211,29],[211,35]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["min",[[212,23],[212,32]],[[212,29],[212,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["max",[[213,23],[213,32]],[[213,29],[213,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["pack",[[214,23],[214,33]],[[214,29],[214,33]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["packu",[[215,23],[215,34]],[[215,29],[215,34]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["packh",[[216,23],[216,34]],[[216,29],[216,34]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["rol",[[217,23],[217,32]],[[217,29],[217,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["ror",[[218,23],[218,32]],[[218,29],[218,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["grev",[[219,23],[219,33]],[[219,29],[219,33]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["gorc",[[220,23],[220,33]],[[220,29],[220,33]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["zbb",[[221,23],[221,32]],[[221,29],[221,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["bset",[[222,23],[222,33]],[[222,29],[222,33]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["bclr",[[223,23],[223,33]],[[223,29],[223,33]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["binv",[[224,23],[224,33]],[[224,29],[224,33]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["bext",[[225,23],[225,33]],[[225,29],[225,33]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["zbs",[[226,23],[226,32]],[[226,29],[226,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["bcompress",[[227,23],[227,38]],[[227,29],[227,38]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["bdecompress",[[228,23],[228,40]],[[228,29],[228,40]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["zbe",[[229,23],[229,32]],[[229,29],[229,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["clmul",[[230,23],[230,34]],[[230,29],[230,34]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["clmulh",[[231,23],[231,35]],[[231,29],[231,35]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["clmulr",[[232,23],[232,35]],[[232,29],[232,35]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["zbc",[[233,23],[233,32]],[[233,29],[233,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["shfl",[[234,23],[234,33]],[[234,29],[234,33]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["unshfl",[[235,23],[235,35]],[[235,29],[235,35]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["xperm_n",[[236,23],[236,36]],[[236,29],[236,36]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["xperm_b",[[237,23],[237,36]],[[237,29],[237,36]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["xperm_h",[[238,23],[238,36]],[[238,29],[238,36]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["zbp",[[239,23],[239,32]],[[239,29],[239,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["crc32_b",[[240,23],[240,36]],[[240,29],[240,36]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["crc32_h",[[241,23],[241,36]],[[241,29],[241,36]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["crc32_w",[[242,23],[242,36]],[[242,29],[242,36]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["crc32c_b",[[243,23],[243,37]],[[243,29],[243,37]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["crc32c_h",[[244,23],[244,37]],[[244,29],[244,37]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["crc32c_w",[[245,23],[245,37]],[[245,29],[245,37]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["zbr",[[246,23],[246,32]],[[246,29],[246,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["bfp",[[247,23],[247,32]],[[247,29],[247,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["zbf",[[248,23],[248,32]],[[248,29],[248,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["sh1add",[[249,23],[249,35]],[[249,29],[249,35]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["sh2add",[[250,23],[250,35]],[[250,29],[250,35]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["sh3add",[[251,23],[251,35]],[[251,29],[251,35]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["zba",[[252,23],[252,32]],[[252,29],[252,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["alu",[[253,23],[253,32]],[[253,29],[253,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["rs1",[[254,23],[254,32]],[[254,29],[254,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["rs2",[[255,23],[255,32]],[[255,29],[255,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["imm12",[[256,23],[256,34]],[[256,29],[256,34]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["rd",[[257,23],[257,31]],[[257,29],[257,31]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["shimm5",[[258,23],[258,35]],[[258,29],[258,35]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["imm20",[[259,23],[259,34]],[[259,29],[259,34]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["pc",[[260,23],[260,31]],[[260,29],[260,31]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["load",[[261,23],[261,33]],[[261,29],[261,33]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["store",[[262,23],[262,34]],[[262,29],[262,34]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["lsu",[[263,23],[263,32]],[[263,29],[263,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["add",[[264,23],[264,32]],[[264,29],[264,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["sub",[[265,23],[265,32]],[[265,29],[265,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["land",[[266,23],[266,33]],[[266,29],[266,33]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["lor",[[267,23],[267,32]],[[267,29],[267,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["lxor",[[268,23],[268,33]],[[268,29],[268,33]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["sll",[[269,23],[269,32]],[[269,29],[269,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["sra",[[270,23],[270,32]],[[270,29],[270,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["srl",[[271,23],[271,32]],[[271,29],[271,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["slt",[[272,23],[272,32]],[[272,29],[272,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["unsign",[[273,23],[273,35]],[[273,29],[273,35]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["condbr",[[274,23],[274,35]],[[274,29],[274,35]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["beq",[[275,23],[275,32]],[[275,29],[275,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["bne",[[276,23],[276,32]],[[276,29],[276,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["bge",[[277,23],[277,32]],[[277,29],[277,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["blt",[[278,23],[278,32]],[[278,29],[278,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["jal",[[279,23],[279,32]],[[279,29],[279,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["by",[[280,23],[280,31]],[[280,29],[280,31]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["half",[[281,23],[281,33]],[[281,29],[281,33]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["word",[[282,23],[282,33]],[[282,29],[282,33]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["csr_read",[[283,23],[283,37]],[[283,29],[283,37]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["csr_clr",[[284,23],[284,36]],[[284,29],[284,36]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["csr_set",[[285,23],[285,36]],[[285,29],[285,36]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["csr_write",[[286,23],[286,38]],[[286,29],[286,38]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["csr_imm",[[287,23],[287,36]],[[287,29],[287,36]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["presync",[[288,23],[288,36]],[[288,29],[288,36]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["postsync",[[289,23],[289,37]],[[289,29],[289,37]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["ebreak",[[290,23],[290,35]],[[290,29],[290,35]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["ecall",[[291,23],[291,34]],[[291,29],[291,34]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["mret",[[292,23],[292,33]],[[292,29],[292,33]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["mul",[[293,23],[293,32]],[[293,29],[293,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["rs1_sign",[[294,23],[294,37]],[[294,29],[294,37]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["rs2_sign",[[295,23],[295,37]],[[295,29],[295,37]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["low",[[296,23],[296,32]],[[296,29],[296,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["div",[[297,23],[297,32]],[[297,29],[297,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["rem",[[298,23],[298,32]],[[298,29],[298,32]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["fence",[[299,23],[299,34]],[[299,29],[299,34]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["fence_i",[[300,23],[300,36]],[[300,29],[300,36]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["pm_alu",[[301,23],[301,35]],[[301,29],[301,35]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["legal",[[302,23],[302,34]],[[302,29],[302,34]],["el2_pkg","#AnonymousStructUnion165"],["struct_union_member"]]]]],[[["#AnonymousStructUnion166",[[306,8],[330,24]],[[306,8],[306,14]],["el2_pkg"],["struct"]],[330,23]],[[["valid",[[307,23],[307,34]],[[307,29],[307,34]],["el2_pkg","#AnonymousStructUnion166"],["struct_union_member"]],["rs1_sign",[[308,23],[308,37]],[[308,29],[308,37]],["el2_pkg","#AnonymousStructUnion166"],["struct_union_member"]],["rs2_sign",[[309,23],[309,37]],[[309,29],[309,37]],["el2_pkg","#AnonymousStructUnion166"],["struct_union_member"]],["low",[[310,23],[310,32]],[[310,29],[310,32]],["el2_pkg","#AnonymousStructUnion166"],["struct_union_member"]],["bcompress",[[311,23],[311,38]],[[311,29],[311,38]],["el2_pkg","#AnonymousStructUnion166"],["struct_union_member"]],["bdecompress",[[312,23],[312,40]],[[312,29],[312,40]],["el2_pkg","#AnonymousStructUnion166"],["struct_union_member"]],["clmul",[[313,23],[313,34]],[[313,29],[313,34]],["el2_pkg","#AnonymousStructUnion166"],["struct_union_member"]],["clmulh",[[314,23],[314,35]],[[314,29],[314,35]],["el2_pkg","#AnonymousStructUnion166"],["struct_union_member"]],["clmulr",[[315,23],[315,35]],[[315,29],[315,35]],["el2_pkg","#AnonymousStructUnion166"],["struct_union_member"]],["grev",[[316,23],[316,33]],[[316,29],[316,33]],["el2_pkg","#AnonymousStructUnion166"],["struct_union_member"]],["gorc",[[317,23],[317,33]],[[317,29],[317,33]],["el2_pkg","#AnonymousStructUnion166"],["struct_union_member"]],["shfl",[[318,23],[318,33]],[[318,29],[318,33]],["el2_pkg","#AnonymousStructUnion166"],["struct_union_member"]],["unshfl",[[319,23],[319,35]],[[319,29],[319,35]],["el2_pkg","#AnonymousStructUnion166"],["struct_union_member"]],["crc32_b",[[320,23],[320,36]],[[320,29],[320,36]],["el2_pkg","#AnonymousStructUnion166"],["struct_union_member"]],["crc32_h",[[321,23],[321,36]],[[321,29],[321,36]],["el2_pkg","#AnonymousStructUnion166"],["struct_union_member"]],["crc32_w",[[322,23],[322,36]],[[322,29],[322,36]],["el2_pkg","#AnonymousStructUnion166"],["struct_union_member"]],["crc32c_b",[[323,23],[323,37]],[[323,29],[323,37]],["el2_pkg","#AnonymousStructUnion166"],["struct_union_member"]],["crc32c_h",[[324,23],[324,37]],[[324,29],[324,37]],["el2_pkg","#AnonymousStructUnion166"],["struct_union_member"]],["crc32c_w",[[325,23],[325,37]],[[325,29],[325,37]],["el2_pkg","#AnonymousStructUnion166"],["struct_union_member"]],["bfp",[[326,23],[326,32]],[[326,29],[326,32]],["el2_pkg","#AnonymousStructUnion166"],["struct_union_member"]],["xperm_n",[[327,23],[327,36]],[[327,29],[327,36]],["el2_pkg","#AnonymousStructUnion166"],["struct_union_member"]],["xperm_b",[[328,23],[328,36]],[[328,29],[328,36]],["el2_pkg","#AnonymousStructUnion166"],["struct_union_member"]],["xperm_h",[[329,23],[329,36]],[[329,29],[329,36]],["el2_pkg","#AnonymousStructUnion166"],["struct_union_member"]]]]],[[["#AnonymousStructUnion167",[[332,8],[336,24]],[[332,8],[332,14]],["el2_pkg"],["struct"]],[336,23]],[[["valid",[[333,23],[333,34]],[[333,29],[333,34]],["el2_pkg","#AnonymousStructUnion167"],["struct_union_member"]],["unsign",[[334,23],[334,35]],[[334,29],[334,35]],["el2_pkg","#AnonymousStructUnion167"],["struct_union_member"]],["rem",[[335,23],[335,32]],[[335,29],[335,32]],["el2_pkg","#AnonymousStructUnion167"],["struct_union_member"]]]]],[[["#AnonymousStructUnion168",[[339,8],[344,24]],[[339,8],[339,14]],["el2_pkg"],["struct"]],[344,23]],[[["fp_add",[[340,23],[340,35]],[[340,29],[340,35]],["el2_pkg","#AnonymousStructUnion168"],["struct_union_member"]],["fp_mul",[[341,23],[341,35]],[[341,29],[341,35]],["el2_pkg","#AnonymousStructUnion168"],["struct_union_member"]],["fp_div",[[342,23],[342,35]],[[342,29],[342,35]],["el2_pkg","#AnonymousStructUnion168"],["struct_union_member"]],["q_update",[[343,23],[343,37]],[[343,29],[343,37]],["el2_pkg","#AnonymousStructUnion168"],["struct_union_member"]]]]],[[["#AnonymousStructUnion169",[[346,8],[357,23]],[[346,8],[346,14]],["el2_pkg"],["struct"]],[357,22]],[[["TEST1",[[347,23],[347,41]],[[347,36],[347,41]],["el2_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["RME",[[348,23],[348,39]],[[348,36],[348,39]],["el2_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["RM",[[349,23],[349,38]],[[349,36],[349,38]],["el2_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["LS",[[351,23],[351,38]],[[351,36],[351,38]],["el2_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["DS",[[352,23],[352,38]],[[352,36],[352,38]],["el2_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["SD",[[353,23],[353,38]],[[353,36],[353,38]],["el2_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["TEST_RNM",[[354,23],[354,44]],[[354,36],[354,44]],["el2_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["BC1",[[355,23],[355,39]],[[355,36],[355,39]],["el2_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["BC2",[[356,23],[356,39]],[[356,36],[356,39]],["el2_pkg","#AnonymousStructUnion169"],["struct_union_member"]]]]],[[["#AnonymousStructUnion170",[[359,8],[369,23]],[[359,8],[359,14]],["el2_pkg"],["struct"]],[369,22]],[[["TEST1",[[360,23],[360,41]],[[360,36],[360,41]],["el2_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["RME",[[361,23],[361,39]],[[361,36],[361,39]],["el2_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["RM",[[362,23],[362,38]],[[362,36],[362,38]],["el2_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["LS",[[363,23],[363,38]],[[363,36],[363,38]],["el2_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["DS",[[364,23],[364,38]],[[364,36],[364,38]],["el2_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["SD",[[365,23],[365,38]],[[365,36],[365,38]],["el2_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["TEST_RNM",[[366,23],[366,44]],[[366,36],[366,44]],["el2_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["BC1",[[367,23],[367,39]],[[367,36],[367,39]],["el2_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["BC2",[[368,23],[368,39]],[[368,36],[368,39]],["el2_pkg","#AnonymousStructUnion170"],["struct_union_member"]]]]],[[["#AnonymousStructUnion171",[[372,8],[382,23]],[[372,8],[372,14]],["el2_pkg"],["struct"]],[382,22]],[[["TEST1",[[373,23],[373,41]],[[373,36],[373,41]],["el2_pkg","#AnonymousStructUnion171"],["struct_union_member"]],["RME",[[374,23],[374,39]],[[374,36],[374,39]],["el2_pkg","#AnonymousStructUnion171"],["struct_union_member"]],["RM",[[375,23],[375,38]],[[375,36],[375,38]],["el2_pkg","#AnonymousStructUnion171"],["struct_union_member"]],["LS",[[376,23],[376,38]],[[376,36],[376,38]],["el2_pkg","#AnonymousStructUnion171"],["struct_union_member"]],["DS",[[377,23],[377,38]],[[377,36],[377,38]],["el2_pkg","#AnonymousStructUnion171"],["struct_union_member"]],["SD",[[378,23],[378,38]],[[378,36],[378,38]],["el2_pkg","#AnonymousStructUnion171"],["struct_union_member"]],["TEST_RNM",[[379,23],[379,44]],[[379,36],[379,44]],["el2_pkg","#AnonymousStructUnion171"],["struct_union_member"]],["BC1",[[380,23],[380,39]],[[380,36],[380,39]],["el2_pkg","#AnonymousStructUnion171"],["struct_union_member"]],["BC2",[[381,23],[381,39]],[[381,36],[381,39]],["el2_pkg","#AnonymousStructUnion171"],["struct_union_member"]]]]],[[["#AnonymousStructUnion172",[[385,8],[395,23]],[[385,8],[385,14]],["el2_pkg"],["struct"]],[395,22]],[[["TEST1",[[386,23],[386,41]],[[386,36],[386,41]],["el2_pkg","#AnonymousStructUnion172"],["struct_union_member"]],["RME",[[387,23],[387,39]],[[387,36],[387,39]],["el2_pkg","#AnonymousStructUnion172"],["struct_union_member"]],["RM",[[388,23],[388,38]],[[388,36],[388,38]],["el2_pkg","#AnonymousStructUnion172"],["struct_union_member"]],["LS",[[389,23],[389,38]],[[389,36],[389,38]],["el2_pkg","#AnonymousStructUnion172"],["struct_union_member"]],["DS",[[390,23],[390,38]],[[390,36],[390,38]],["el2_pkg","#AnonymousStructUnion172"],["struct_union_member"]],["SD",[[391,23],[391,38]],[[391,36],[391,38]],["el2_pkg","#AnonymousStructUnion172"],["struct_union_member"]],["TEST_RNM",[[392,23],[392,44]],[[392,36],[392,44]],["el2_pkg","#AnonymousStructUnion172"],["struct_union_member"]],["BC1",[[393,23],[393,39]],[[393,36],[393,39]],["el2_pkg","#AnonymousStructUnion172"],["struct_union_member"]],["BC2",[[394,23],[394,39]],[[394,36],[394,39]],["el2_pkg","#AnonymousStructUnion172"],["struct_union_member"]]]]],[[["#AnonymousStructUnion173",[[399,8],[407,13]],[[399,8],[399,14]],["el2_pkg"],["struct"]],[407,12]],[[["select",[[400,24],[400,43]],[[400,37],[400,43]],["el2_pkg","#AnonymousStructUnion173"],["struct_union_member"]],["match",[[401,24],[401,42]],[[401,37],[401,42]],["el2_pkg","#AnonymousStructUnion173"],["struct_union_member"]],["store",[[402,24],[402,42]],[[402,37],[402,42]],["el2_pkg","#AnonymousStructUnion173"],["struct_union_member"]],["load",[[403,24],[403,41]],[[403,37],[403,41]],["el2_pkg","#AnonymousStructUnion173"],["struct_union_member"]],["execute",[[404,24],[404,44]],[[404,37],[404,44]],["el2_pkg","#AnonymousStructUnion173"],["struct_union_member"]],["m",[[405,24],[405,38]],[[405,37],[405,38]],["el2_pkg","#AnonymousStructUnion173"],["struct_union_member"]],["tdata2",[[406,24],[406,43]],[[406,37],[406,43]],["el2_pkg","#AnonymousStructUnion173"],["struct_union_member"]]]]],[[["#AnonymousStructUnion174",[[410,8],[415,13]],[[410,8],[410,14]],["el2_pkg"],["struct"]],[415,12]],[[["icache_wrdata",[[411,24],[411,51]],[[411,38],[411,51]],["el2_pkg","#AnonymousStructUnion174"],["struct_union_member"]],["icache_dicawics",[[412,24],[412,53]],[[412,38],[412,53]],["el2_pkg","#AnonymousStructUnion174"],["struct_union_member"]],["icache_rd_valid",[[413,24],[413,53]],[[413,38],[413,53]],["el2_pkg","#AnonymousStructUnion174"],["struct_union_member"]],["icache_wr_valid",[[414,24],[414,53]],[[414,38],[414,53]],["el2_pkg","#AnonymousStructUnion174"],["struct_union_member"]]]]]]]]]],[],0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[null,[],null,null,[["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh",[[[[[["#AnonymousStructUnion175",[[0,8],[173,1]],[[0,8],[0,14]],[],["struct"]],[173,0]],[[["BHT_ADDR_HI",[[1,1],[1,27]],[[1,16],[1,27]],["#AnonymousStructUnion175"],["struct_union_member"]],["BHT_ADDR_LO",[[2,1],[2,27]],[[2,16],[2,27]],["#AnonymousStructUnion175"],["struct_union_member"]],["BHT_ARRAY_DEPTH",[[3,1],[3,31]],[[3,16],[3,31]],["#AnonymousStructUnion175"],["struct_union_member"]],["BHT_GHR_HASH_1",[[4,1],[4,30]],[[4,16],[4,30]],["#AnonymousStructUnion175"],["struct_union_member"]],["BHT_GHR_SIZE",[[5,1],[5,28]],[[5,16],[5,28]],["#AnonymousStructUnion175"],["struct_union_member"]],["BHT_SIZE",[[6,1],[6,24]],[[6,16],[6,24]],["#AnonymousStructUnion175"],["struct_union_member"]],["BITMANIP_ZBA",[[7,1],[7,28]],[[7,16],[7,28]],["#AnonymousStructUnion175"],["struct_union_member"]],["BITMANIP_ZBB",[[8,1],[8,28]],[[8,16],[8,28]],["#AnonymousStructUnion175"],["struct_union_member"]],["BITMANIP_ZBC",[[9,1],[9,28]],[[9,16],[9,28]],["#AnonymousStructUnion175"],["struct_union_member"]],["BITMANIP_ZBE",[[10,1],[10,28]],[[10,16],[10,28]],["#AnonymousStructUnion175"],["struct_union_member"]],["BITMANIP_ZBF",[[11,1],[11,28]],[[11,16],[11,28]],["#AnonymousStructUnion175"],["struct_union_member"]],["BITMANIP_ZBP",[[12,1],[12,28]],[[12,16],[12,28]],["#AnonymousStructUnion175"],["struct_union_member"]],["BITMANIP_ZBR",[[13,1],[13,28]],[[13,16],[13,28]],["#AnonymousStructUnion175"],["struct_union_member"]],["BITMANIP_ZBS",[[14,1],[14,28]],[[14,16],[14,28]],["#AnonymousStructUnion175"],["struct_union_member"]],["BTB_ADDR_HI",[[15,1],[15,27]],[[15,16],[15,27]],["#AnonymousStructUnion175"],["struct_union_member"]],["BTB_ADDR_LO",[[16,1],[16,27]],[[16,16],[16,27]],["#AnonymousStructUnion175"],["struct_union_member"]],["BTB_ARRAY_DEPTH",[[17,1],[17,31]],[[17,16],[17,31]],["#AnonymousStructUnion175"],["struct_union_member"]],["BTB_BTAG_FOLD",[[18,1],[18,29]],[[18,16],[18,29]],["#AnonymousStructUnion175"],["struct_union_member"]],["BTB_BTAG_SIZE",[[19,1],[19,29]],[[19,16],[19,29]],["#AnonymousStructUnion175"],["struct_union_member"]],["BTB_ENABLE",[[20,1],[20,26]],[[20,16],[20,26]],["#AnonymousStructUnion175"],["struct_union_member"]],["BTB_FOLD2_INDEX_HASH",[[21,1],[21,36]],[[21,16],[21,36]],["#AnonymousStructUnion175"],["struct_union_member"]],["BTB_FULLYA",[[22,1],[22,26]],[[22,16],[22,26]],["#AnonymousStructUnion175"],["struct_union_member"]],["BTB_INDEX1_HI",[[23,1],[23,29]],[[23,16],[23,29]],["#AnonymousStructUnion175"],["struct_union_member"]],["BTB_INDEX1_LO",[[24,1],[24,29]],[[24,16],[24,29]],["#AnonymousStructUnion175"],["struct_union_member"]],["BTB_INDEX2_HI",[[25,1],[25,29]],[[25,16],[25,29]],["#AnonymousStructUnion175"],["struct_union_member"]],["BTB_INDEX2_LO",[[26,1],[26,29]],[[26,16],[26,29]],["#AnonymousStructUnion175"],["struct_union_member"]],["BTB_INDEX3_HI",[[27,1],[27,29]],[[27,16],[27,29]],["#AnonymousStructUnion175"],["struct_union_member"]],["BTB_INDEX3_LO",[[28,1],[28,29]],[[28,16],[28,29]],["#AnonymousStructUnion175"],["struct_union_member"]],["BTB_SIZE",[[29,1],[29,24]],[[29,16],[29,24]],["#AnonymousStructUnion175"],["struct_union_member"]],["BTB_TOFFSET_SIZE",[[30,1],[30,32]],[[30,16],[30,32]],["#AnonymousStructUnion175"],["struct_union_member"]],["BUILD_AHB_LITE",[[31,1],[31,30]],[[31,16],[31,30]],["#AnonymousStructUnion175"],["struct_union_member"]],["BUILD_AXI4",[[32,1],[32,26]],[[32,16],[32,26]],["#AnonymousStructUnion175"],["struct_union_member"]],["BUILD_AXI_NATIVE",[[33,1],[33,32]],[[33,16],[33,32]],["#AnonymousStructUnion175"],["struct_union_member"]],["BUS_PRTY_DEFAULT",[[34,1],[34,32]],[[34,16],[34,32]],["#AnonymousStructUnion175"],["struct_union_member"]],["DATA_ACCESS_ADDR0",[[35,1],[35,33]],[[35,16],[35,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["DATA_ACCESS_ADDR1",[[36,1],[36,33]],[[36,16],[36,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["DATA_ACCESS_ADDR2",[[37,1],[37,33]],[[37,16],[37,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["DATA_ACCESS_ADDR3",[[38,1],[38,33]],[[38,16],[38,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["DATA_ACCESS_ADDR4",[[39,1],[39,33]],[[39,16],[39,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["DATA_ACCESS_ADDR5",[[40,1],[40,33]],[[40,16],[40,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["DATA_ACCESS_ADDR6",[[41,1],[41,33]],[[41,16],[41,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["DATA_ACCESS_ADDR7",[[42,1],[42,33]],[[42,16],[42,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["DATA_ACCESS_ENABLE0",[[43,1],[43,35]],[[43,16],[43,35]],["#AnonymousStructUnion175"],["struct_union_member"]],["DATA_ACCESS_ENABLE1",[[44,1],[44,35]],[[44,16],[44,35]],["#AnonymousStructUnion175"],["struct_union_member"]],["DATA_ACCESS_ENABLE2",[[45,1],[45,35]],[[45,16],[45,35]],["#AnonymousStructUnion175"],["struct_union_member"]],["DATA_ACCESS_ENABLE3",[[46,1],[46,35]],[[46,16],[46,35]],["#AnonymousStructUnion175"],["struct_union_member"]],["DATA_ACCESS_ENABLE4",[[47,1],[47,35]],[[47,16],[47,35]],["#AnonymousStructUnion175"],["struct_union_member"]],["DATA_ACCESS_ENABLE5",[[48,1],[48,35]],[[48,16],[48,35]],["#AnonymousStructUnion175"],["struct_union_member"]],["DATA_ACCESS_ENABLE6",[[49,1],[49,35]],[[49,16],[49,35]],["#AnonymousStructUnion175"],["struct_union_member"]],["DATA_ACCESS_ENABLE7",[[50,1],[50,35]],[[50,16],[50,35]],["#AnonymousStructUnion175"],["struct_union_member"]],["DATA_ACCESS_MASK0",[[51,1],[51,33]],[[51,16],[51,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["DATA_ACCESS_MASK1",[[52,1],[52,33]],[[52,16],[52,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["DATA_ACCESS_MASK2",[[53,1],[53,33]],[[53,16],[53,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["DATA_ACCESS_MASK3",[[54,1],[54,33]],[[54,16],[54,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["DATA_ACCESS_MASK4",[[55,1],[55,33]],[[55,16],[55,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["DATA_ACCESS_MASK5",[[56,1],[56,33]],[[56,16],[56,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["DATA_ACCESS_MASK6",[[57,1],[57,33]],[[57,16],[57,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["DATA_ACCESS_MASK7",[[58,1],[58,33]],[[58,16],[58,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["DCCM_BANK_BITS",[[59,1],[59,30]],[[59,16],[59,30]],["#AnonymousStructUnion175"],["struct_union_member"]],["DCCM_BITS",[[60,1],[60,25]],[[60,16],[60,25]],["#AnonymousStructUnion175"],["struct_union_member"]],["DCCM_BYTE_WIDTH",[[61,1],[61,31]],[[61,16],[61,31]],["#AnonymousStructUnion175"],["struct_union_member"]],["DCCM_DATA_WIDTH",[[62,1],[62,31]],[[62,16],[62,31]],["#AnonymousStructUnion175"],["struct_union_member"]],["DCCM_ECC_WIDTH",[[63,1],[63,30]],[[63,16],[63,30]],["#AnonymousStructUnion175"],["struct_union_member"]],["DCCM_ENABLE",[[64,1],[64,27]],[[64,16],[64,27]],["#AnonymousStructUnion175"],["struct_union_member"]],["DCCM_FDATA_WIDTH",[[65,1],[65,32]],[[65,16],[65,32]],["#AnonymousStructUnion175"],["struct_union_member"]],["DCCM_INDEX_BITS",[[66,1],[66,31]],[[66,16],[66,31]],["#AnonymousStructUnion175"],["struct_union_member"]],["DCCM_NUM_BANKS",[[67,1],[67,30]],[[67,16],[67,30]],["#AnonymousStructUnion175"],["struct_union_member"]],["DCCM_REGION",[[68,1],[68,27]],[[68,16],[68,27]],["#AnonymousStructUnion175"],["struct_union_member"]],["DCCM_SADR",[[69,1],[69,25]],[[69,16],[69,25]],["#AnonymousStructUnion175"],["struct_union_member"]],["DCCM_SIZE",[[70,1],[70,25]],[[70,16],[70,25]],["#AnonymousStructUnion175"],["struct_union_member"]],["DCCM_WIDTH_BITS",[[71,1],[71,31]],[[71,16],[71,31]],["#AnonymousStructUnion175"],["struct_union_member"]],["DIV_BIT",[[72,1],[72,23]],[[72,16],[72,23]],["#AnonymousStructUnion175"],["struct_union_member"]],["DIV_NEW",[[73,1],[73,23]],[[73,16],[73,23]],["#AnonymousStructUnion175"],["struct_union_member"]],["DMA_BUF_DEPTH",[[74,1],[74,29]],[[74,16],[74,29]],["#AnonymousStructUnion175"],["struct_union_member"]],["DMA_BUS_ID",[[75,1],[75,26]],[[75,16],[75,26]],["#AnonymousStructUnion175"],["struct_union_member"]],["DMA_BUS_PRTY",[[76,1],[76,28]],[[76,16],[76,28]],["#AnonymousStructUnion175"],["struct_union_member"]],["DMA_BUS_TAG",[[77,1],[77,27]],[[77,16],[77,27]],["#AnonymousStructUnion175"],["struct_union_member"]],["FAST_INTERRUPT_REDIRECT",[[78,1],[78,39]],[[78,16],[78,39]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_2BANKS",[[79,1],[79,29]],[[79,16],[79,29]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_BANK_BITS",[[80,1],[80,32]],[[80,16],[80,32]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_BANK_HI",[[81,1],[81,30]],[[81,16],[81,30]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_BANK_LO",[[82,1],[82,30]],[[82,16],[82,30]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_BANK_WIDTH",[[83,1],[83,33]],[[83,16],[83,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_BANKS_WAY",[[84,1],[84,32]],[[84,16],[84,32]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_BEAT_ADDR_HI",[[85,1],[85,35]],[[85,16],[85,35]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_BEAT_BITS",[[86,1],[86,32]],[[86,16],[86,32]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_BYPASS_ENABLE",[[87,1],[87,36]],[[87,16],[87,36]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_DATA_DEPTH",[[88,1],[88,33]],[[88,16],[88,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_DATA_INDEX_LO",[[89,1],[89,36]],[[89,16],[89,36]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_DATA_WIDTH",[[90,1],[90,33]],[[90,16],[90,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_ECC",[[91,1],[91,26]],[[91,16],[91,26]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_ENABLE",[[92,1],[92,29]],[[92,16],[92,29]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_FDATA_WIDTH",[[93,1],[93,34]],[[93,16],[93,34]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_INDEX_HI",[[94,1],[94,31]],[[94,16],[94,31]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_LN_SZ",[[95,1],[95,28]],[[95,16],[95,28]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_NUM_BEATS",[[96,1],[96,32]],[[96,16],[96,32]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_NUM_BYPASS",[[97,1],[97,33]],[[97,16],[97,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_NUM_BYPASS_WIDTH",[[98,1],[98,39]],[[98,16],[98,39]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_NUM_WAYS",[[99,1],[99,31]],[[99,16],[99,31]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_ONLY",[[100,1],[100,27]],[[100,16],[100,27]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_SCND_LAST",[[101,1],[101,32]],[[101,16],[101,32]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_SIZE",[[102,1],[102,27]],[[102,16],[102,27]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_STATUS_BITS",[[103,1],[103,34]],[[103,16],[103,34]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_TAG_BYPASS_ENABLE",[[104,1],[104,40]],[[104,16],[104,40]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_TAG_DEPTH",[[105,1],[105,32]],[[105,16],[105,32]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_TAG_INDEX_LO",[[106,1],[106,35]],[[106,16],[106,35]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_TAG_LO",[[107,1],[107,29]],[[107,16],[107,29]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_TAG_NUM_BYPASS",[[108,1],[108,37]],[[108,16],[108,37]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_TAG_NUM_BYPASS_WIDTH",[[109,1],[109,43]],[[109,16],[109,43]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICACHE_WAYPACK",[[110,1],[110,30]],[[110,16],[110,30]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICCM_BANK_BITS",[[111,1],[111,30]],[[111,16],[111,30]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICCM_BANK_HI",[[112,1],[112,28]],[[112,16],[112,28]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICCM_BANK_INDEX_LO",[[113,1],[113,34]],[[113,16],[113,34]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICCM_BITS",[[114,1],[114,25]],[[114,16],[114,25]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICCM_ENABLE",[[115,1],[115,27]],[[115,16],[115,27]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICCM_ICACHE",[[116,1],[116,27]],[[116,16],[116,27]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICCM_INDEX_BITS",[[117,1],[117,31]],[[117,16],[117,31]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICCM_NUM_BANKS",[[118,1],[118,30]],[[118,16],[118,30]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICCM_ONLY",[[119,1],[119,25]],[[119,16],[119,25]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICCM_REGION",[[120,1],[120,27]],[[120,16],[120,27]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICCM_SADR",[[121,1],[121,25]],[[121,16],[121,25]],["#AnonymousStructUnion175"],["struct_union_member"]],["ICCM_SIZE",[[122,1],[122,25]],[[122,16],[122,25]],["#AnonymousStructUnion175"],["struct_union_member"]],["IFU_BUS_ID",[[123,1],[123,26]],[[123,16],[123,26]],["#AnonymousStructUnion175"],["struct_union_member"]],["IFU_BUS_PRTY",[[124,1],[124,28]],[[124,16],[124,28]],["#AnonymousStructUnion175"],["struct_union_member"]],["IFU_BUS_TAG",[[125,1],[125,27]],[[125,16],[125,27]],["#AnonymousStructUnion175"],["struct_union_member"]],["INST_ACCESS_ADDR0",[[126,1],[126,33]],[[126,16],[126,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["INST_ACCESS_ADDR1",[[127,1],[127,33]],[[127,16],[127,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["INST_ACCESS_ADDR2",[[128,1],[128,33]],[[128,16],[128,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["INST_ACCESS_ADDR3",[[129,1],[129,33]],[[129,16],[129,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["INST_ACCESS_ADDR4",[[130,1],[130,33]],[[130,16],[130,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["INST_ACCESS_ADDR5",[[131,1],[131,33]],[[131,16],[131,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["INST_ACCESS_ADDR6",[[132,1],[132,33]],[[132,16],[132,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["INST_ACCESS_ADDR7",[[133,1],[133,33]],[[133,16],[133,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["INST_ACCESS_ENABLE0",[[134,1],[134,35]],[[134,16],[134,35]],["#AnonymousStructUnion175"],["struct_union_member"]],["INST_ACCESS_ENABLE1",[[135,1],[135,35]],[[135,16],[135,35]],["#AnonymousStructUnion175"],["struct_union_member"]],["INST_ACCESS_ENABLE2",[[136,1],[136,35]],[[136,16],[136,35]],["#AnonymousStructUnion175"],["struct_union_member"]],["INST_ACCESS_ENABLE3",[[137,1],[137,35]],[[137,16],[137,35]],["#AnonymousStructUnion175"],["struct_union_member"]],["INST_ACCESS_ENABLE4",[[138,1],[138,35]],[[138,16],[138,35]],["#AnonymousStructUnion175"],["struct_union_member"]],["INST_ACCESS_ENABLE5",[[139,1],[139,35]],[[139,16],[139,35]],["#AnonymousStructUnion175"],["struct_union_member"]],["INST_ACCESS_ENABLE6",[[140,1],[140,35]],[[140,16],[140,35]],["#AnonymousStructUnion175"],["struct_union_member"]],["INST_ACCESS_ENABLE7",[[141,1],[141,35]],[[141,16],[141,35]],["#AnonymousStructUnion175"],["struct_union_member"]],["INST_ACCESS_MASK0",[[142,1],[142,33]],[[142,16],[142,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["INST_ACCESS_MASK1",[[143,1],[143,33]],[[143,16],[143,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["INST_ACCESS_MASK2",[[144,1],[144,33]],[[144,16],[144,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["INST_ACCESS_MASK3",[[145,1],[145,33]],[[145,16],[145,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["INST_ACCESS_MASK4",[[146,1],[146,33]],[[146,16],[146,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["INST_ACCESS_MASK5",[[147,1],[147,33]],[[147,16],[147,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["INST_ACCESS_MASK6",[[148,1],[148,33]],[[148,16],[148,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["INST_ACCESS_MASK7",[[149,1],[149,33]],[[149,16],[149,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["LOAD_TO_USE_PLUS1",[[150,1],[150,33]],[[150,16],[150,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["LSU2DMA",[[151,1],[151,23]],[[151,16],[151,23]],["#AnonymousStructUnion175"],["struct_union_member"]],["LSU_BUS_ID",[[152,1],[152,26]],[[152,16],[152,26]],["#AnonymousStructUnion175"],["struct_union_member"]],["LSU_BUS_PRTY",[[153,1],[153,28]],[[153,16],[153,28]],["#AnonymousStructUnion175"],["struct_union_member"]],["LSU_BUS_TAG",[[154,1],[154,27]],[[154,16],[154,27]],["#AnonymousStructUnion175"],["struct_union_member"]],["LSU_NUM_NBLOAD",[[155,1],[155,30]],[[155,16],[155,30]],["#AnonymousStructUnion175"],["struct_union_member"]],["LSU_NUM_NBLOAD_WIDTH",[[156,1],[156,36]],[[156,16],[156,36]],["#AnonymousStructUnion175"],["struct_union_member"]],["LSU_SB_BITS",[[157,1],[157,27]],[[157,16],[157,27]],["#AnonymousStructUnion175"],["struct_union_member"]],["LSU_STBUF_DEPTH",[[158,1],[158,31]],[[158,16],[158,31]],["#AnonymousStructUnion175"],["struct_union_member"]],["NO_ICCM_NO_ICACHE",[[159,1],[159,33]],[[159,16],[159,33]],["#AnonymousStructUnion175"],["struct_union_member"]],["PIC_2CYCLE",[[160,1],[160,26]],[[160,16],[160,26]],["#AnonymousStructUnion175"],["struct_union_member"]],["PIC_BASE_ADDR",[[161,1],[161,29]],[[161,16],[161,29]],["#AnonymousStructUnion175"],["struct_union_member"]],["PIC_BITS",[[162,1],[162,24]],[[162,16],[162,24]],["#AnonymousStructUnion175"],["struct_union_member"]],["PIC_INT_WORDS",[[163,1],[163,29]],[[163,16],[163,29]],["#AnonymousStructUnion175"],["struct_union_member"]],["PIC_REGION",[[164,1],[164,26]],[[164,16],[164,26]],["#AnonymousStructUnion175"],["struct_union_member"]],["PIC_SIZE",[[165,1],[165,24]],[[165,16],[165,24]],["#AnonymousStructUnion175"],["struct_union_member"]],["PIC_TOTAL_INT",[[166,1],[166,29]],[[166,16],[166,29]],["#AnonymousStructUnion175"],["struct_union_member"]],["PIC_TOTAL_INT_PLUS1",[[167,1],[167,35]],[[167,16],[167,35]],["#AnonymousStructUnion175"],["struct_union_member"]],["RET_STACK_SIZE",[[168,1],[168,30]],[[168,16],[168,30]],["#AnonymousStructUnion175"],["struct_union_member"]],["SB_BUS_ID",[[169,1],[169,25]],[[169,16],[169,25]],["#AnonymousStructUnion175"],["struct_union_member"]],["SB_BUS_PRTY",[[170,1],[170,27]],[[170,16],[170,27]],["#AnonymousStructUnion175"],["struct_union_member"]],["SB_BUS_TAG",[[171,1],[171,26]],[[171,16],[171,26]],["#AnonymousStructUnion175"],["struct_union_member"]],["TIMER_LEGAL_EN",[[172,1],[172,30]],[[172,16],[172,30]],["#AnonymousStructUnion175"],["struct_union_member"]]]]]],null,null,null,[["el2_param_t",[[0,0],[173,14]],[[173,2],[173,13]],[],["typedef","#AnonymousStructUnion175"]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv",[[[[[["rvdff",[[19,0],[26,7]],[[19,7],[19,12]],[],["module"]],[47,0]],[[["WIDTH",[[19,16],[19,33]],[[19,26],[19,31]],["rvdff"],["parameter-port","parameter"]],["SHORT",[[19,35],[19,42]],[[19,35],[19,40]],["rvdff"],["parameter-port","WIDTH"]],["din",[[21,5],[21,32]],[[21,29],[21,32]],["rvdff"],["port","logic"]],["clk",[[22,5],[22,30]],[[22,27],[22,30]],["rvdff"],["port","logic"]],["rst_l",[[23,5],[23,40]],[[23,35],[23,40]],["rvdff"],["port","logic"]],["dout",[[25,5],[25,34]],[[25,30],[25,34]],["rvdff"],["port","logic"]]]]],[[["rvdffs",[[49,0],[56,7]],[[49,7],[49,13]],[],["module"]],[66,0]],[[["WIDTH",[[49,17],[49,34]],[[49,27],[49,32]],["rvdffs"],["parameter-port","parameter"]],["SHORT",[[49,36],[49,43]],[[49,36],[49,41]],["rvdffs"],["parameter-port","WIDTH"]],["din",[[51,5],[51,32]],[[51,29],[51,32]],["rvdffs"],["port","logic"]],["en",[[52,5],[52,31]],[[52,29],[52,31]],["rvdffs"],["port","logic"]],["clk",[[53,5],[53,30]],[[53,27],[53,30]],["rvdffs"],["port","logic"]],["rst_l",[[54,5],[54,40]],[[54,35],[54,40]],["rvdffs"],["port","logic"]],["dout",[[55,5],[55,34]],[[55,30],[55,34]],["rvdffs"],["port","logic"]],["dffs",[[62,3],[62,74]],[[62,18],[62,22]],["rvdffs"],["instance","rvdff"]]]]],[[["rvdffsc",[[68,0],[76,7]],[[68,7],[68,14]],[],["module"]],[87,0]],[[["WIDTH",[[68,18],[68,35]],[[68,28],[68,33]],["rvdffsc"],["parameter-port","parameter"]],["SHORT",[[68,37],[68,44]],[[68,37],[68,42]],["rvdffsc"],["parameter-port","WIDTH"]],["din",[[70,5],[70,32]],[[70,29],[70,32]],["rvdffsc"],["port","logic"]],["en",[[71,5],[71,31]],[[71,29],[71,31]],["rvdffsc"],["port","logic"]],["clear",[[72,5],[72,34]],[[72,29],[72,34]],["rvdffsc"],["port","logic"]],["clk",[[73,5],[73,30]],[[73,27],[73,30]],["rvdffsc"],["port","logic"]],["rst_l",[[74,5],[74,40]],[[74,35],[74,40]],["rvdffsc"],["port","logic"]],["dout",[[75,5],[75,34]],[[75,30],[75,34]],["rvdffsc"],["port","logic"]],["din_new",[[78,3],[78,37]],[[78,30],[78,37]],["rvdffsc"],["variable","logic"]],["dffsc",[[84,3],[84,54]],[[84,18],[84,23]],["rvdffsc"],["instance","rvdff"]]]]],[[["rvdff_fpga",[[89,0],[98,7]],[[89,7],[89,17]],[],["module"]],[111,0]],[[["WIDTH",[[89,21],[89,38]],[[89,31],[89,36]],["rvdff_fpga"],["parameter-port","parameter"]],["SHORT",[[89,40],[89,47]],[[89,40],[89,45]],["rvdff_fpga"],["parameter-port","WIDTH"]],["din",[[91,5],[91,32]],[[91,29],[91,32]],["rvdff_fpga"],["port","logic"]],["clk",[[92,5],[92,30]],[[92,27],[92,30]],["rvdff_fpga"],["port","logic"]],["clken",[[93,5],[93,32]],[[93,27],[93,32]],["rvdff_fpga"],["port","logic"]],["rawclk",[[94,5],[94,33]],[[94,27],[94,33]],["rvdff_fpga"],["port","logic"]],["rst_l",[[95,5],[95,32]],[[95,27],[95,32]],["rvdff_fpga"],["port","logic"]],["dout",[[97,5],[97,34]],[[97,30],[97,34]],["rvdff_fpga"],["port","logic"]],["dffs",[[105,4],[105,55]],[[105,20],[105,24]],["rvdff_fpga"],["instance","rvdffs"]]]]],[[["rvdffs_fpga",[[113,0],[123,7]],[[113,7],[113,18]],[],["module"]],[137,0]],[[["WIDTH",[[113,22],[113,39]],[[113,32],[113,37]],["rvdffs_fpga"],["parameter-port","parameter"]],["SHORT",[[113,41],[113,48]],[[113,41],[113,46]],["rvdffs_fpga"],["parameter-port","WIDTH"]],["din",[[115,5],[115,32]],[[115,29],[115,32]],["rvdffs_fpga"],["port","logic"]],["en",[[116,5],[116,31]],[[116,29],[116,31]],["rvdffs_fpga"],["port","logic"]],["clk",[[117,5],[117,30]],[[117,27],[117,30]],["rvdffs_fpga"],["port","logic"]],["clken",[[118,5],[118,32]],[[118,27],[118,32]],["rvdffs_fpga"],["port","logic"]],["rawclk",[[119,5],[119,33]],[[119,27],[119,33]],["rvdffs_fpga"],["port","logic"]],["rst_l",[[120,5],[120,32]],[[120,27],[120,32]],["rvdffs_fpga"],["port","logic"]],["dout",[[122,5],[122,34]],[[122,30],[122,34]],["rvdffs_fpga"],["port","logic"]],["dffs",[[130,3],[130,61]],[[130,21],[130,25]],["rvdffs_fpga"],["instance","rvdffs"]]]]],[[["rvdffsc_fpga",[[139,0],[150,7]],[[139,7],[139,19]],[],["module"]],[165,0]],[[["WIDTH",[[139,23],[139,40]],[[139,33],[139,38]],["rvdffsc_fpga"],["parameter-port","parameter"]],["SHORT",[[139,42],[139,49]],[[139,42],[139,47]],["rvdffsc_fpga"],["parameter-port","WIDTH"]],["din",[[141,5],[141,32]],[[141,29],[141,32]],["rvdffsc_fpga"],["port","logic"]],["en",[[142,5],[142,31]],[[142,29],[142,31]],["rvdffsc_fpga"],["port","logic"]],["clear",[[143,5],[143,34]],[[143,29],[143,34]],["rvdffsc_fpga"],["port","logic"]],["clk",[[144,5],[144,32]],[[144,29],[144,32]],["rvdffsc_fpga"],["port","logic"]],["clken",[[145,5],[145,34]],[[145,29],[145,34]],["rvdffsc_fpga"],["port","logic"]],["rawclk",[[146,5],[146,35]],[[146,29],[146,35]],["rvdffsc_fpga"],["port","logic"]],["rst_l",[[147,5],[147,34]],[[147,29],[147,34]],["rvdffsc_fpga"],["port","logic"]],["dout",[[149,5],[149,34]],[[149,30],[149,34]],["rvdffsc_fpga"],["port","logic"]],["din_new",[[152,3],[152,37]],[[152,30],[152,37]],["rvdffsc_fpga"],["variable","logic"]],["dffs",[[158,3],[158,112]],[[158,22],[158,26]],["rvdffsc_fpga"],["instance","rvdffs"]]]]],[[["rvdffe",[[166,0],[174,7]],[[166,7],[166,13]],[],["module"]],[203,9]],[[["WIDTH",[[166,17],[166,34]],[[166,27],[166,32]],["rvdffe"],["parameter-port","parameter"]],["SHORT",[[166,36],[166,43]],[[166,36],[166,41]],["rvdffe"],["parameter-port","WIDTH"]],["OVERRIDE",[[166,45],[166,55]],[[166,45],[166,53]],["rvdffe"],["parameter-port","SHORT"]],["din",[[168,5],[168,33]],[[168,30],[168,33]],["rvdffe"],["port","logic"]],["en",[[169,5],[169,30]],[[169,28],[169,30]],["rvdffe"],["port","logic"]],["clk",[[170,5],[170,31]],[[170,28],[170,31]],["rvdffe"],["port","logic"]],["rst_l",[[171,5],[171,33]],[[171,28],[171,33]],["rvdffe"],["port","logic"]],["scan_mode",[[172,5],[172,39]],[[172,30],[172,39]],["rvdffe"],["port","logic"]],["dout",[[173,5],[173,34]],[[173,30],[173,34]],["rvdffe"],["port","logic"]],["l1clk",[[176,3],[176,35]],[[176,30],[176,35]],["rvdffe"],["variable","logic"]],["dff",[[190,6],[190,32]],[[190,22],[190,25]],["rvdffe"],["instance","rvdffs"]]]]],[[["rvdffpcie",[[206,0],[214,7]],[[206,7],[206,16]],[],["module"]],[236,0]],[[["WIDTH",[[206,20],[206,38]],[[206,30],[206,35]],["rvdffpcie"],["parameter-port","parameter"]],["din",[[208,5],[208,33]],[[208,30],[208,33]],["rvdffpcie"],["port","logic"]],["clk",[[209,5],[209,33]],[[209,30],[209,33]],["rvdffpcie"],["port","logic"]],["rst_l",[[210,5],[210,35]],[[210,30],[210,35]],["rvdffpcie"],["port","logic"]],["en",[[211,5],[211,32]],[[211,30],[211,32]],["rvdffpcie"],["port","logic"]],["scan_mode",[[212,5],[212,39]],[[212,30],[212,39]],["rvdffpcie"],["port","logic"]],["dout",[[213,5],[213,34]],[[213,30],[213,34]],["rvdffpcie"],["port","logic"]],["dff",[[223,6],[223,32]],[[223,22],[223,25]],["rvdffpcie"],["instance","rvdffs"]]]]],[[["rvdfflie",[[239,0],[247,7]],[[239,7],[239,15]],[],["module"]],[290,0]],[[["WIDTH",[[239,19],[239,37]],[[239,29],[239,34]],["rvdfflie"],["parameter-port","parameter"]],["LEFT",[[239,39],[239,45]],[[239,39],[239,43]],["rvdfflie"],["parameter-port","WIDTH"]],["din",[[241,5],[241,33]],[[241,30],[241,33]],["rvdfflie"],["port","logic"]],["clk",[[242,5],[242,33]],[[242,30],[242,33]],["rvdfflie"],["port","logic"]],["rst_l",[[243,5],[243,35]],[[243,30],[243,35]],["rvdfflie"],["port","logic"]],["en",[[244,5],[244,32]],[[244,30],[244,32]],["rvdfflie"],["port","logic"]],["scan_mode",[[245,5],[245,39]],[[245,30],[245,39]],["rvdfflie"],["port","logic"]],["dout",[[246,5],[246,34]],[[246,30],[246,34]],["rvdfflie"],["port","logic"]],["EXTRA",[[249,3],[249,33]],[[249,14],[249,19]],["rvdfflie"],["localparam"]],["LMSB",[[257,3],[257,29]],[[257,14],[257,18]],["rvdfflie"],["localparam"]],["LLSB",[[258,3],[258,33]],[[258,14],[258,18]],["rvdfflie"],["localparam"]],["XMSB",[[259,3],[259,28]],[[259,14],[259,18]],["rvdfflie"],["localparam"]],["XLSB",[[260,3],[260,32]],[[260,14],[260,18]],["rvdfflie"],["localparam"]],["dff",[[268,6],[268,32]],[[268,22],[268,25]],["rvdfflie"],["instance","rvdffs"]]]]],[[["rvdffppe",[[294,0],[302,7]],[[294,7],[294,15]],[],["module"]],[336,0]],[[["WIDTH",[[294,19],[294,37]],[[294,29],[294,34]],["rvdffppe"],["parameter-port","parameter"]],["din",[[296,5],[296,33]],[[296,30],[296,33]],["rvdffppe"],["port","logic"]],["clk",[[297,5],[297,33]],[[297,30],[297,33]],["rvdffppe"],["port","logic"]],["rst_l",[[298,5],[298,35]],[[298,30],[298,35]],["rvdffppe"],["port","logic"]],["en",[[299,5],[299,32]],[[299,30],[299,32]],["rvdffppe"],["port","logic"]],["scan_mode",[[300,5],[300,39]],[[300,30],[300,39]],["rvdffppe"],["port","logic"]],["dout",[[301,5],[301,34]],[[301,30],[301,34]],["rvdffppe"],["port","logic"]],["RIGHT",[[304,3],[304,25]],[[304,14],[304,19]],["rvdffppe"],["localparam"]],["LEFT",[[305,3],[305,35]],[[305,14],[305,18]],["rvdffppe"],["localparam"]],["LMSB",[[307,3],[307,29]],[[307,14],[307,18]],["rvdffppe"],["localparam"]],["LLSB",[[308,3],[308,33]],[[308,14],[308,18]],["rvdffppe"],["localparam"]],["RMSB",[[309,3],[309,28]],[[309,14],[309,18]],["rvdffppe"],["localparam"]],["RLSB",[[310,3],[310,32]],[[310,14],[310,18]],["rvdffppe"],["localparam"]],["dff",[[318,6],[318,32]],[[318,22],[318,25]],["rvdffppe"],["instance","rvdffs"]]]]],[[["rvdffie",[[337,0],[345,7]],[[337,7],[337,14]],[],["module"]],[378,0]],[[["WIDTH",[[337,18],[337,35]],[[337,28],[337,33]],["rvdffie"],["parameter-port","parameter"]],["OVERRIDE",[[337,37],[337,47]],[[337,37],[337,45]],["rvdffie"],["parameter-port","WIDTH"]],["din",[[339,5],[339,33]],[[339,30],[339,33]],["rvdffie"],["port","logic"]],["clk",[[341,5],[341,31]],[[341,28],[341,31]],["rvdffie"],["port","logic"]],["rst_l",[[342,5],[342,33]],[[342,28],[342,33]],["rvdffie"],["port","logic"]],["scan_mode",[[343,5],[343,39]],[[343,30],[343,39]],["rvdffie"],["port","logic"]],["dout",[[344,5],[344,34]],[[344,30],[344,34]],["rvdffie"],["port","logic"]],["l1clk",[[347,3],[347,35]],[[347,30],[347,35]],["rvdffie"],["variable","logic"]],["en",[[348,3],[348,32]],[[348,30],[348,32]],["rvdffie"],["variable","logic"]],["dff",[[364,6],[364,32]],[[364,22],[364,25]],["rvdffie"],["instance","rvdffs"]]]]],[[["rvdffiee",[[380,0],[389,7]],[[380,7],[380,15]],[],["module"]],[415,0]],[[["WIDTH",[[380,19],[380,36]],[[380,29],[380,34]],["rvdffiee"],["parameter-port","parameter"]],["OVERRIDE",[[380,38],[380,48]],[[380,38],[380,46]],["rvdffiee"],["parameter-port","WIDTH"]],["din",[[382,5],[382,33]],[[382,30],[382,33]],["rvdffiee"],["port","logic"]],["clk",[[384,5],[384,31]],[[384,28],[384,31]],["rvdffiee"],["port","logic"]],["rst_l",[[385,5],[385,33]],[[385,28],[385,33]],["rvdffiee"],["port","logic"]],["scan_mode",[[386,5],[386,37]],[[386,28],[386,37]],["rvdffiee"],["port","logic"]],["en",[[387,5],[387,30]],[[387,28],[387,30]],["rvdffiee"],["port","logic"]],["dout",[[388,5],[388,34]],[[388,30],[388,34]],["rvdffiee"],["port","logic"]],["l1clk",[[391,3],[391,35]],[[391,30],[391,35]],["rvdffiee"],["variable","logic"]],["final_en",[[392,3],[392,38]],[[392,30],[392,38]],["rvdffiee"],["variable","logic"]],["dff",[[401,6],[401,47]],[[401,22],[401,25]],["rvdffiee"],["instance","rvdffs"]]]]],[[["rvsyncss",[[416,0],[422,7]],[[416,7],[416,15]],[],["module"]],[429,9]],[[["WIDTH",[[416,18],[416,39]],[[416,28],[416,33]],["rvsyncss"],["parameter-port","parameter"]],["clk",[[418,5],[418,37]],[[418,34],[418,37]],["rvsyncss"],["port","logic"]],["rst_l",[[419,5],[419,39]],[[419,34],[419,39]],["rvsyncss"],["port","logic"]],["din",[[420,5],[420,37]],[[420,34],[420,37]],["rvsyncss"],["port","logic"]],["dout",[[421,5],[421,38]],[[421,34],[421,38]],["rvsyncss"],["port","logic"]],["din_ff1",[[424,3],[424,41]],[[424,34],[424,41]],["rvsyncss"],["variable","logic"]],["sync_ff1",[[426,3],[426,86]],[[426,18],[426,26]],["rvsyncss"],["instance","rvdff"]],["sync_ff2",[[427,3],[427,83]],[[427,18],[427,26]],["rvsyncss"],["instance","rvdff"]]]]],[[["rvsyncss_fpga",[[431,0],[439,7]],[[431,7],[431,20]],[],["module"]],[446,9]],[[["WIDTH",[[431,23],[431,44]],[[431,33],[431,38]],["rvsyncss_fpga"],["parameter-port","parameter"]],["gw_clk",[[433,5],[433,40]],[[433,34],[433,40]],["rvsyncss_fpga"],["port","logic"]],["rawclk",[[434,5],[434,40]],[[434,34],[434,40]],["rvsyncss_fpga"],["port","logic"]],["clken",[[435,5],[435,39]],[[435,34],[435,39]],["rvsyncss_fpga"],["port","logic"]],["rst_l",[[436,5],[436,39]],[[436,34],[436,39]],["rvsyncss_fpga"],["port","logic"]],["din",[[437,5],[437,37]],[[437,34],[437,37]],["rvsyncss_fpga"],["port","logic"]],["dout",[[438,5],[438,38]],[[438,34],[438,38]],["rvsyncss_fpga"],["port","logic"]],["din_ff1",[[441,3],[441,41]],[[441,34],[441,41]],["rvsyncss_fpga"],["variable","logic"]],["sync_ff1",[[443,3],[443,137]],[[443,23],[443,31]],["rvsyncss_fpga"],["instance","rvdff_fpga"]],["sync_ff2",[[444,3],[444,134]],[[444,23],[444,31]],["rvsyncss_fpga"],["instance","rvdff_fpga"]]]]],[[["rvlsadder",[[448,0],[454,6]],[[448,7],[448,16]],[],["module"]],[474,9]],[[["rs1",[[450,4],[450,26]],[[450,23],[450,26]],["rvlsadder"],["port","logic"]],["offset",[[451,4],[451,29]],[[451,23],[451,29]],["rvlsadder"],["port","logic"]],["dout",[[453,4],[453,28]],[[453,24],[453,28]],["rvlsadder"],["port","logic"]],["cout",[[456,3],[456,28]],[[456,24],[456,28]],["rvlsadder"],["variable","logic"]],["sign",[[457,3],[457,28]],[[457,24],[457,28]],["rvlsadder"],["variable","logic"]],["rs1_inc",[[459,3],[459,31]],[[459,24],[459,31]],["rvlsadder"],["variable","logic"]],["rs1_dec",[[460,3],[460,31]],[[460,24],[460,31]],["rvlsadder"],["variable","logic"]]]]],[[["rvbradder",[[478,0],[484,6]],[[478,7],[478,16]],[],["module"]],[506,9]],[[["pc",[[480,4],[480,19]],[[480,17],[480,19]],["rvbradder"],["port","input"]],["offset",[[481,4],[481,23]],[[481,17],[481,23]],["rvbradder"],["port","input"]],["dout",[[483,4],[483,22]],[[483,18],[483,22]],["rvbradder"],["port","output"]],["cout",[[486,3],[486,22]],[[486,18],[486,22]],["rvbradder"],["variable","logic"]],["sign",[[487,3],[487,22]],[[487,18],[487,22]],["rvbradder"],["variable","logic"]],["pc_inc",[[489,3],[489,24]],[[489,18],[489,24]],["rvbradder"],["variable","logic"]],["pc_dec",[[490,3],[490,24]],[[490,18],[490,24]],["rvbradder"],["variable","logic"]]]]],[[["rvtwoscomp",[[510,0],[515,7]],[[510,7],[510,17]],[],["module"]],[527,10]],[[["WIDTH",[[510,21],[510,39]],[[510,31],[510,36]],["rvtwoscomp"],["parameter-port","parameter"]],["din",[[512,5],[512,32]],[[512,29],[512,32]],["rvtwoscomp"],["port","logic"]],["dout",[[514,5],[514,34]],[[514,30],[514,34]],["rvtwoscomp"],["port","logic"]],["dout_temp",[[517,3],[517,39]],[[517,30],[517,39]],["rvtwoscomp"],["variable","logic"]],["i",[[519,3],[519,31]],[[519,30],[519,31]],["rvtwoscomp"],["variable","genvar"]]]]],[[["rvfindfirst1",[[530,0],[535,7]],[[530,7],[530,19]],[],["module"]],[547,9]],[[["WIDTH",[[530,23],[530,41]],[[530,33],[530,38]],["rvfindfirst1"],["parameter-port","parameter"]],["SHIFT",[[530,43],[530,62]],[[530,43],[530,48]],["rvfindfirst1"],["parameter-port","WIDTH"]],["din",[[532,5],[532,32]],[[532,29],[532,32]],["rvfindfirst1"],["port","logic"]],["dout",[[534,5],[534,34]],[[534,30],[534,34]],["rvfindfirst1"],["port","logic"]],["done",[[536,3],[536,34]],[[536,30],[536,34]],["rvfindfirst1"],["variable","logic"]]]]],[[["rvfindfirst1hot",[[549,0],[554,7]],[[549,7],[549,22]],[],["module"]],[565,9]],[[["WIDTH",[[549,26],[549,44]],[[549,36],[549,41]],["rvfindfirst1hot"],["parameter-port","parameter"]],["din",[[551,5],[551,32]],[[551,29],[551,32]],["rvfindfirst1hot"],["port","logic"]],["dout",[[553,5],[553,34]],[[553,30],[553,34]],["rvfindfirst1hot"],["port","logic"]],["done",[[555,3],[555,34]],[[555,30],[555,34]],["rvfindfirst1hot"],["variable","logic"]]]]],[[["rvmaskandmatch",[[569,0],[575,7]],[[569,7],[569,21]],[],["module"]],[591,9]],[[["WIDTH",[[569,25],[569,43]],[[569,35],[569,40]],["rvmaskandmatch"],["parameter-port","parameter"]],["mask",[[571,5],[571,34]],[[571,30],[571,34]],["rvmaskandmatch"],["port","logic"]],["data",[[572,5],[572,34]],[[572,30],[572,34]],["rvmaskandmatch"],["port","logic"]],["masken",[[573,5],[573,36]],[[573,30],[573,36]],["rvmaskandmatch"],["port","logic"]],["match",[[574,5],[574,35]],[[574,30],[574,35]],["rvmaskandmatch"],["port","logic"]],["matchvec",[[577,3],[577,38]],[[577,30],[577,38]],["rvmaskandmatch"],["variable","logic"]],["masken_or_fullmask",[[578,3],[578,48]],[[578,30],[578,48]],["rvmaskandmatch"],["variable","logic"]],["i",[[583,3],[583,31]],[[583,30],[583,31]],["rvmaskandmatch"],["variable","genvar"]]]]],[[["rvrangecheck",[[597,0],[602,2]],[[597,7],[597,19]],[],["module"]],[619,10]],[[["CCM_SADR",[[597,23],[597,39]],[[597,23],[597,31]],["rvrangecheck"],["parameter-port"]],["CCM_SIZE",[[598,23],[598,38]],[[598,23],[598,31]],["rvrangecheck"],["parameter-port","CCM_SADR"]],["addr",[[599,3],[599,29]],[[599,25],[599,29]],["rvrangecheck"],["port","logic"]],["in_range",[[600,3],[600,33]],[[600,25],[600,33]],["rvrangecheck"],["port","logic"]],["in_region",[[601,3],[601,34]],[[601,25],[601,34]],["rvrangecheck"],["port","logic"]],["REGION_BITS",[[604,3],[604,30]],[[604,14],[604,25]],["rvrangecheck"],["localparam"]],["MASK_BITS",[[605,3],[605,48]],[[605,14],[605,23]],["rvrangecheck"],["localparam"]],["start_addr",[[607,3],[607,35]],[[607,25],[607,35]],["rvrangecheck"],["variable","logic"]],["region",[[608,3],[608,31]],[[608,25],[608,31]],["rvrangecheck"],["variable","logic"]]]]],[[["rveven_paritygen",[[622,0],[625,43]],[[622,7],[622,23]],[],["module"]],[629,10]],[[["WIDTH",[[622,26],[622,36]],[[622,26],[622,31]],["rveven_paritygen"],["parameter-port"]],["data_in",[[623,41],[623,74]],[[623,67],[623,74]],["rveven_paritygen"],["port","logic"]],["parity_out",[[624,41],[624,77]],[[624,67],[624,77]],["rveven_paritygen"],["port","logic"]]]]],[[["rveven_paritycheck",[[631,0],[635,45]],[[631,7],[631,25]],[],["module"]],[639,10]],[[["WIDTH",[[631,28],[631,38]],[[631,28],[631,33]],["rveven_paritycheck"],["parameter-port"]],["data_in",[[632,43],[632,76]],[[632,69],[632,76]],["rveven_paritycheck"],["port","logic"]],["parity_in",[[633,43],[633,78]],[[633,69],[633,78]],["rveven_paritycheck"],["port","logic"]],["parity_err",[[634,43],[634,79]],[[634,69],[634,79]],["rveven_paritycheck"],["port","logic"]]]]],[[["rvecc_encode",[[641,0],[644,24]],[[641,7],[641,19]],[],["module"]],[656,9]],[[["din",[[642,22],[642,38]],[[642,35],[642,38]],["rvecc_encode"],["port","input"]],["ecc_out",[[643,22],[643,42]],[[643,35],[643,42]],["rvecc_encode"],["port","output"]],["ecc_out_temp",[[645,0],[645,24]],[[645,12],[645,24]],["rvecc_encode"],["variable","logic"]]]]],[[["rvecc_decode",[[658,0],[668,24]],[[658,7],[658,19]],[],["module"]],[700,9]],[[["en",[[659,22],[659,38]],[[659,36],[659,38]],["rvecc_decode"],["port","input"]],["din",[[660,22],[660,39]],[[660,36],[660,39]],["rvecc_decode"],["port","input"]],["ecc_in",[[661,22],[661,42]],[[661,36],[661,42]],["rvecc_decode"],["port","input"]],["sed_ded",[[662,22],[662,43]],[[662,36],[662,43]],["rvecc_decode"],["port","input"]],["dout",[[663,22],[663,40]],[[663,36],[663,40]],["rvecc_decode"],["port","output"]],["ecc_out",[[664,22],[664,43]],[[664,36],[664,43]],["rvecc_decode"],["port","output"]],["single_ecc_error",[[665,22],[665,52]],[[665,36],[665,52]],["rvecc_decode"],["port","output"]],["double_ecc_error",[[666,22],[666,52]],[[666,36],[666,52]],["rvecc_decode"],["port","output"]],["ecc_check",[[670,3],[670,45]],[[670,36],[670,45]],["rvecc_decode"],["variable","logic"]],["error_mask",[[671,3],[671,46]],[[671,36],[671,46]],["rvecc_decode"],["variable","logic"]],["din_plus_parity",[[672,3],[672,51]],[[672,36],[672,51]],["rvecc_decode"],["variable","logic"]],["dout_plus_parity",[[672,3],[672,69]],[[672,53],[672,69]],["rvecc_decode"],["variable","din_plus_parity"]]]]],[[["rvecc_encode_64",[[702,0],[705,24]],[[702,7],[702,22]],[],["module"]],[720,9]],[[["din",[[703,22],[703,38]],[[703,35],[703,38]],["rvecc_encode_64"],["port","input"]],["ecc_out",[[704,22],[704,42]],[[704,35],[704,42]],["rvecc_encode_64"],["port","output"]]]]],[[["rvecc_decode_64",[[723,0],[728,24]],[[723,7],[723,22]],[],["module"]],[749,10]],[[["en",[[724,22],[724,38]],[[724,36],[724,38]],["rvecc_decode_64"],["port","input"]],["din",[[725,22],[725,39]],[[725,36],[725,39]],["rvecc_decode_64"],["port","input"]],["ecc_in",[[726,22],[726,42]],[[726,36],[726,42]],["rvecc_decode_64"],["port","input"]],["ecc_error",[[727,22],[727,45]],[[727,36],[727,45]],["rvecc_decode_64"],["port","output"]],["ecc_check",[[730,3],[730,45]],[[730,36],[730,45]],["rvecc_decode_64"],["variable","logic"]]]]],[[["clockhdr",[[752,0],[756,5]],[[752,7],[752,18]],[],["module"]],[793,0]],[[["SE",[[754,3],[754,17]],[[754,15],[754,17]],["clockhdr"],["port","logic"]],["EN",[[754,19],[754,21]],[[754,19],[754,21]],["clockhdr"],["port","SE"]],["CK",[[754,23],[754,25]],[[754,23],[754,25]],["clockhdr"],["port","EN"]],["Q",[[755,3],[755,11]],[[755,10],[755,11]],["clockhdr"],["port","output"]],["en_ff",[[758,3],[758,15]],[[758,10],[758,15]],["clockhdr"],["variable","logic"]],["enable",[[759,3],[759,16]],[[759,10],[759,16]],["clockhdr"],["variable","logic"]]]]],[[["rvoclkhdr",[[794,0],[800,5]],[[794,7],[794,16]],[],["module"]],[814,0]],[[["en",[[796,3],[796,18]],[[796,16],[796,18]],["rvoclkhdr"],["port","logic"]],["clk",[[797,3],[797,19]],[[797,16],[797,19]],["rvoclkhdr"],["port","logic"]],["scan_mode",[[798,3],[798,25]],[[798,16],[798,25]],["rvoclkhdr"],["port","logic"]],["l1clk",[[799,3],[799,21]],[[799,16],[799,21]],["rvoclkhdr"],["port","logic"]],["SE",[[802,3],[802,13]],[[802,11],[802,13]],["rvoclkhdr"],["variable","logic"]]]]]]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/lib/el2_lib.sv",[[[[[["el2_btb_tag_hash",[[[0,0],[1,0]],[[0,0],[64,0]],[[1,0],[5,25]]],[[0,7],[0,23]],[],["module"]],[11,0]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_btb_tag_hash"],["parameter-port","el2_param_t"]],["pc",[[3,23],[3,122]],[[3,120],[3,122]],["el2_btb_tag_hash"],["port","logic"]],["hash",[[4,23],[4,63]],[[4,59],[4,63]],["el2_btb_tag_hash"],["port","logic"]]]]],[[["el2_btb_tag_hash_fold",[[[12,0],[13,0]],[[0,0],[64,0]],[[13,0],[17,25]]],[[12,7],[12,28]],[],["module"]],[24,0]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_btb_tag_hash_fold"],["parameter-port","el2_param_t"]],["pc",[[15,23],[15,105]],[[15,103],[15,105]],["el2_btb_tag_hash_fold"],["port","logic"]],["hash",[[16,23],[16,63]],[[16,59],[16,63]],["el2_btb_tag_hash_fold"],["port","logic"]]]]],[[["el2_btb_addr_hash",[[[25,0],[26,0]],[[0,0],[64,0]],[[26,0],[30,26]]],[[25,7],[25,24]],[],["module"]],[44,0]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_btb_addr_hash"],["parameter-port","el2_param_t"]],["pc",[[28,24],[28,74]],[[28,72],[28,74]],["el2_btb_addr_hash"],["port","logic"]],["hash",[[29,24],[29,73]],[[29,69],[29,73]],["el2_btb_addr_hash"],["port","logic"]]]]],[[["el2_btb_ghr_hash",[[[45,0],[46,0]],[[0,0],[64,0]],[[46,0],[51,25]]],[[45,7],[45,23]],[],["module"]],[63,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_btb_ghr_hash"],["parameter-port","el2_param_t"]],["hashin",[[48,23],[48,73]],[[48,67],[48,73]],["el2_btb_ghr_hash"],["port","logic"]],["ghr",[[49,23],[49,60]],[[49,57],[49,60]],["el2_btb_ghr_hash"],["port","logic"]],["hash",[[50,23],[50,72]],[[50,68],[50,72]],["el2_btb_ghr_hash"],["port","logic"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/lib/mem_lib.sv",[[],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_addrcheck.sv",[[[[[["el2_lsu_addrcheck",[[[24,0],[27,0]],[[0,0],[142,144]],[[27,0],[53,2]]],[[24,7],[24,24]],[],["module"]],[190,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_lsu_addrcheck"],["parameter-port","el2_param_t"]],["lsu_c2_m_clk",[[29,3],[29,36]],[[29,24],[29,36]],["el2_lsu_addrcheck"],["port","logic"]],["rst_l",[[30,3],[30,29]],[[30,24],[30,29]],["el2_lsu_addrcheck"],["port","logic"]],["start_addr_d",[[32,3],[32,36]],[[32,24],[32,36]],["el2_lsu_addrcheck"],["port","logic"]],["end_addr_d",[[33,3],[33,34]],[[33,24],[33,34]],["el2_lsu_addrcheck"],["port","logic"]],["lsu_pkt_d",[[34,3],[34,32]],[[34,23],[34,32]],["el2_lsu_addrcheck"],["port","el2_lsu_pkt_t"]],["dec_tlu_mrac_ff",[[35,3],[35,39]],[[35,24],[35,39]],["el2_lsu_addrcheck"],["port","logic"]],["rs1_region_d",[[36,3],[36,36]],[[36,24],[36,36]],["el2_lsu_addrcheck"],["port","logic"]],["rs1_d",[[38,3],[38,29]],[[38,24],[38,29]],["el2_lsu_addrcheck"],["port","logic"]],["is_sideeffects_m",[[40,3],[40,40]],[[40,24],[40,40]],["el2_lsu_addrcheck"],["port","logic"]],["addr_in_dccm_d",[[41,3],[41,38]],[[41,24],[41,38]],["el2_lsu_addrcheck"],["port","logic"]],["addr_in_pic_d",[[42,3],[42,37]],[[42,24],[42,37]],["el2_lsu_addrcheck"],["port","logic"]],["addr_external_d",[[43,3],[43,39]],[[43,24],[43,39]],["el2_lsu_addrcheck"],["port","logic"]],["access_fault_d",[[45,3],[45,38]],[[45,24],[45,38]],["el2_lsu_addrcheck"],["port","logic"]],["misaligned_fault_d",[[46,3],[46,42]],[[46,24],[46,42]],["el2_lsu_addrcheck"],["port","logic"]],["exc_mscause_d",[[47,3],[47,37]],[[47,24],[47,37]],["el2_lsu_addrcheck"],["port","logic"]],["fir_dccm_access_error_d",[[49,3],[49,47]],[[49,24],[49,47]],["el2_lsu_addrcheck"],["port","logic"]],["fir_nondccm_access_error_d",[[50,3],[50,50]],[[50,24],[50,50]],["el2_lsu_addrcheck"],["port","logic"]],["scan_mode",[[52,3],[52,33]],[[52,24],[52,33]],["el2_lsu_addrcheck"],["port","logic"]],["non_dccm_access_ok",[[56,3],[56,34]],[[56,16],[56,34]],["el2_lsu_addrcheck"],["variable","logic"]],["is_sideeffects_d",[[57,3],[57,32]],[[57,16],[57,32]],["el2_lsu_addrcheck"],["variable","logic"]],["is_aligned_d",[[57,3],[57,46]],[[57,34],[57,46]],["el2_lsu_addrcheck"],["variable","is_sideeffects_d"]],["start_addr_in_dccm_d",[[58,3],[58,36]],[[58,16],[58,36]],["el2_lsu_addrcheck"],["variable","logic"]],["end_addr_in_dccm_d",[[58,3],[58,56]],[[58,38],[58,56]],["el2_lsu_addrcheck"],["variable","start_addr_in_dccm_d"]],["start_addr_in_dccm_region_d",[[59,3],[59,43]],[[59,16],[59,43]],["el2_lsu_addrcheck"],["variable","logic"]],["end_addr_in_dccm_region_d",[[59,3],[59,70]],[[59,45],[59,70]],["el2_lsu_addrcheck"],["variable","start_addr_in_dccm_region_d"]],["start_addr_in_pic_d",[[60,3],[60,35]],[[60,16],[60,35]],["el2_lsu_addrcheck"],["variable","logic"]],["end_addr_in_pic_d",[[60,3],[60,54]],[[60,37],[60,54]],["el2_lsu_addrcheck"],["variable","start_addr_in_pic_d"]],["start_addr_in_pic_region_d",[[61,3],[61,42]],[[61,16],[61,42]],["el2_lsu_addrcheck"],["variable","logic"]],["end_addr_in_pic_region_d",[[61,3],[61,68]],[[61,44],[61,68]],["el2_lsu_addrcheck"],["variable","start_addr_in_pic_region_d"]],["csr_idx",[[62,3],[62,23]],[[62,16],[62,23]],["el2_lsu_addrcheck"],["variable","logic"]],["addr_in_iccm",[[63,3],[63,28]],[[63,16],[63,28]],["el2_lsu_addrcheck"],["variable","logic"]],["start_addr_dccm_or_pic",[[64,3],[64,38]],[[64,16],[64,38]],["el2_lsu_addrcheck"],["variable","logic"]],["base_reg_dccm_or_pic",[[65,3],[65,36]],[[65,16],[65,36]],["el2_lsu_addrcheck"],["variable","logic"]],["unmapped_access_fault_d",[[66,3],[66,39]],[[66,16],[66,39]],["el2_lsu_addrcheck"],["variable","logic"]],["mpu_access_fault_d",[[66,3],[66,59]],[[66,41],[66,59]],["el2_lsu_addrcheck"],["variable","unmapped_access_fault_d"]],["picm_access_fault_d",[[66,3],[66,80]],[[66,61],[66,80]],["el2_lsu_addrcheck"],["variable","mpu_access_fault_d"]],["regpred_access_fault_d",[[66,3],[66,104]],[[66,82],[66,104]],["el2_lsu_addrcheck"],["variable","picm_access_fault_d"]],["regcross_misaligned_fault_d",[[67,3],[67,43]],[[67,16],[67,43]],["el2_lsu_addrcheck"],["variable","logic"]],["sideeffect_misaligned_fault_d",[[67,3],[67,74]],[[67,45],[67,74]],["el2_lsu_addrcheck"],["variable","regcross_misaligned_fault_d"]],["access_fault_mscause_d",[[68,3],[68,38]],[[68,16],[68,38]],["el2_lsu_addrcheck"],["variable","logic"]],["misaligned_fault_mscause_d",[[69,3],[69,42]],[[69,16],[69,42]],["el2_lsu_addrcheck"],["variable","logic"]],["start_addr_dccm_rangecheck",[[73,6],[78,7]],[[74,46],[74,72]],["el2_lsu_addrcheck"],["instance","rvrangecheck"]],["end_addr_dccm_rangecheck",[[81,6],[86,7]],[[82,46],[82,70]],["el2_lsu_addrcheck"],["instance","rvrangecheck"]],["start_addr_pic_rangecheck",[[102,3],[107,4]],[[103,42],[103,67]],["el2_lsu_addrcheck"],["instance","rvrangecheck"]],["end_addr_pic_rangecheck",[[110,3],[115,4]],[[111,42],[111,65]],["el2_lsu_addrcheck"],["instance","rvrangecheck"]],["is_sideeffects_mff",[[188,3],[188,116]],[[188,24],[188,42]],["el2_lsu_addrcheck"],["instance","rvdff"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_bus_buffer.sv",[[[[[["el2_lsu_bus_buffer",[[[25,0],[28,0]],[[0,0],[122,28]],[[28,0],[150,2]]],[[25,7],[25,25]],[],["module"]],[935,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_lsu_bus_buffer"],["parameter-port","el2_param_t"]],["clk",[[30,3],[30,43]],[[30,40],[30,43]],["el2_lsu_bus_buffer"],["port","logic"]],["clk_override",[[31,3],[31,52]],[[31,40],[31,52]],["el2_lsu_bus_buffer"],["port","logic"]],["rst_l",[[32,3],[32,45]],[[32,40],[32,45]],["el2_lsu_bus_buffer"],["port","logic"]],["scan_mode",[[33,3],[33,49]],[[33,40],[33,49]],["el2_lsu_bus_buffer"],["port","logic"]],["dec_tlu_external_ldfwd_disable",[[34,3],[34,70]],[[34,40],[34,70]],["el2_lsu_bus_buffer"],["port","logic"]],["dec_tlu_wb_coalescing_disable",[[35,3],[35,69]],[[35,40],[35,69]],["el2_lsu_bus_buffer"],["port","logic"]],["dec_tlu_sideeffect_posted_disable",[[36,3],[36,73]],[[36,40],[36,73]],["el2_lsu_bus_buffer"],["port","logic"]],["dec_tlu_force_halt",[[37,3],[37,58]],[[37,40],[37,58]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_bus_obuf_c1_clken",[[40,3],[40,61]],[[40,40],[40,61]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_busm_clken",[[41,3],[41,54]],[[41,40],[41,54]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_c2_r_clk",[[42,3],[42,52]],[[42,40],[42,52]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_bus_ibuf_c1_clk",[[43,3],[43,59]],[[43,40],[43,59]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_bus_obuf_c1_clk",[[44,3],[44,59]],[[44,40],[44,59]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_bus_buf_c1_clk",[[45,3],[45,58]],[[45,40],[45,58]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_free_c2_clk",[[46,3],[46,55]],[[46,40],[46,55]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_busm_clk",[[47,3],[47,52]],[[47,40],[47,52]],["el2_lsu_bus_buffer"],["port","logic"]],["dec_lsu_valid_raw_d",[[50,3],[50,59]],[[50,40],[50,59]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_pkt_m",[[51,3],[51,48]],[[51,39],[51,48]],["el2_lsu_bus_buffer"],["port","el2_lsu_pkt_t"]],["lsu_pkt_r",[[52,3],[52,48]],[[52,39],[52,48]],["el2_lsu_bus_buffer"],["port","el2_lsu_pkt_t"]],["lsu_addr_m",[[54,3],[54,50]],[[54,40],[54,50]],["el2_lsu_bus_buffer"],["port","logic"]],["end_addr_m",[[55,3],[55,50]],[[55,40],[55,50]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_addr_r",[[56,3],[56,50]],[[56,40],[56,50]],["el2_lsu_bus_buffer"],["port","logic"]],["end_addr_r",[[57,3],[57,50]],[[57,40],[57,50]],["el2_lsu_bus_buffer"],["port","logic"]],["store_data_r",[[58,3],[58,52]],[[58,40],[58,52]],["el2_lsu_bus_buffer"],["port","logic"]],["no_word_merge_r",[[60,3],[60,55]],[[60,40],[60,55]],["el2_lsu_bus_buffer"],["port","logic"]],["no_dword_merge_r",[[61,3],[61,56]],[[61,40],[61,56]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_busreq_m",[[62,3],[62,52]],[[62,40],[62,52]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_busreq_r",[[63,3],[63,52]],[[63,40],[63,52]],["el2_lsu_bus_buffer"],["port","logic"]],["ld_full_hit_m",[[64,3],[64,53]],[[64,40],[64,53]],["el2_lsu_bus_buffer"],["port","logic"]],["flush_m_up",[[65,3],[65,50]],[[65,40],[65,50]],["el2_lsu_bus_buffer"],["port","logic"]],["flush_r",[[66,3],[66,47]],[[66,40],[66,47]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_commit_r",[[67,3],[67,52]],[[67,40],[67,52]],["el2_lsu_bus_buffer"],["port","logic"]],["is_sideeffects_r",[[68,3],[68,56]],[[68,40],[68,56]],["el2_lsu_bus_buffer"],["port","logic"]],["ldst_dual_d",[[69,3],[69,51]],[[69,40],[69,51]],["el2_lsu_bus_buffer"],["port","logic"]],["ldst_dual_m",[[70,3],[70,51]],[[70,40],[70,51]],["el2_lsu_bus_buffer"],["port","logic"]],["ldst_dual_r",[[71,3],[71,51]],[[71,40],[71,51]],["el2_lsu_bus_buffer"],["port","logic"]],["ldst_byteen_ext_m",[[73,3],[73,57]],[[73,40],[73,57]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_bus_buffer_pend_any",[[75,3],[75,63]],[[75,40],[75,63]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_bus_buffer_full_any",[[76,3],[76,63]],[[76,40],[76,63]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_bus_buffer_empty_any",[[77,3],[77,64]],[[77,40],[77,64]],["el2_lsu_bus_buffer"],["port","logic"]],["ld_byte_hit_buf_lo",[[79,3],[79,58]],[[79,40],[79,58]],["el2_lsu_bus_buffer"],["port","logic"]],["ld_byte_hit_buf_hi",[[79,60],[79,78]],[[79,60],[79,78]],["el2_lsu_bus_buffer"],["port","ld_byte_hit_buf_lo"]],["ld_fwddata_buf_lo",[[80,3],[80,57]],[[80,40],[80,57]],["el2_lsu_bus_buffer"],["port","logic"]],["ld_fwddata_buf_hi",[[80,59],[80,76]],[[80,59],[80,76]],["el2_lsu_bus_buffer"],["port","ld_fwddata_buf_lo"]],["lsu_imprecise_error_load_any",[[82,3],[82,68]],[[82,40],[82,68]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_imprecise_error_store_any",[[83,3],[83,69]],[[83,40],[83,69]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_imprecise_error_addr_any",[[84,3],[84,68]],[[84,40],[84,68]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_nonblock_load_valid_m",[[87,3],[87,71]],[[87,46],[87,71]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_nonblock_load_tag_m",[[88,3],[88,69]],[[88,46],[88,69]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_nonblock_load_inv_r",[[89,3],[89,69]],[[89,46],[89,69]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_nonblock_load_inv_tag_r",[[90,3],[90,73]],[[90,46],[90,73]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_nonblock_load_data_valid",[[91,3],[91,74]],[[91,46],[91,74]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_nonblock_load_data_error",[[92,3],[92,74]],[[92,46],[92,74]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_nonblock_load_data_tag",[[93,3],[93,72]],[[93,46],[93,72]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_nonblock_load_data",[[94,3],[94,68]],[[94,46],[94,68]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_pmu_bus_trxn",[[97,3],[97,56]],[[97,40],[97,56]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_pmu_bus_misaligned",[[98,3],[98,62]],[[98,40],[98,62]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_pmu_bus_error",[[99,3],[99,57]],[[99,40],[99,57]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_pmu_bus_busy",[[100,3],[100,56]],[[100,40],[100,56]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_awvalid",[[103,3],[103,58]],[[103,43],[103,58]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_awready",[[104,3],[104,58]],[[104,43],[104,58]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_awid",[[105,3],[105,55]],[[105,43],[105,55]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_awaddr",[[106,3],[106,57]],[[106,43],[106,57]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_awregion",[[107,3],[107,59]],[[107,43],[107,59]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_awlen",[[108,3],[108,56]],[[108,43],[108,56]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_awsize",[[109,3],[109,57]],[[109,43],[109,57]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_awburst",[[110,3],[110,58]],[[110,43],[110,58]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_awlock",[[111,3],[111,57]],[[111,43],[111,57]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_awcache",[[112,3],[112,58]],[[112,43],[112,58]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_awprot",[[113,3],[113,57]],[[113,43],[113,57]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_awqos",[[114,3],[114,56]],[[114,43],[114,56]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_wvalid",[[116,3],[116,57]],[[116,43],[116,57]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_wready",[[117,3],[117,57]],[[117,43],[117,57]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_wdata",[[118,3],[118,56]],[[118,43],[118,56]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_wstrb",[[119,3],[119,56]],[[119,43],[119,56]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_wlast",[[120,3],[120,56]],[[120,43],[120,56]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_bvalid",[[122,3],[122,57]],[[122,43],[122,57]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_bready",[[123,3],[123,57]],[[123,43],[123,57]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_bresp",[[124,3],[124,56]],[[124,43],[124,56]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_bid",[[125,3],[125,54]],[[125,43],[125,54]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_arvalid",[[128,3],[128,58]],[[128,43],[128,58]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_arready",[[129,3],[129,58]],[[129,43],[129,58]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_arid",[[130,3],[130,55]],[[130,43],[130,55]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_araddr",[[131,3],[131,57]],[[131,43],[131,57]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_arregion",[[132,3],[132,59]],[[132,43],[132,59]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_arlen",[[133,3],[133,56]],[[133,43],[133,56]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_arsize",[[134,3],[134,57]],[[134,43],[134,57]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_arburst",[[135,3],[135,58]],[[135,43],[135,58]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_arlock",[[136,3],[136,57]],[[136,43],[136,57]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_arcache",[[137,3],[137,58]],[[137,43],[137,58]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_arprot",[[138,3],[138,57]],[[138,43],[138,57]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_arqos",[[139,3],[139,56]],[[139,43],[139,56]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_rvalid",[[141,3],[141,57]],[[141,43],[141,57]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_rready",[[142,3],[142,57]],[[142,43],[142,57]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_rid",[[143,3],[143,54]],[[143,43],[143,54]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_rdata",[[144,3],[144,56]],[[144,43],[144,56]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_axi_rresp",[[145,3],[145,56]],[[145,43],[145,56]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_bus_clk_en",[[147,3],[147,57]],[[147,43],[147,57]],["el2_lsu_bus_buffer"],["port","logic"]],["lsu_bus_clk_en_q",[[148,3],[148,59]],[[148,43],[148,59]],["el2_lsu_bus_buffer"],["port","logic"]],["IDLE",[[154,29],[154,40]],[[154,29],[154,33]],["el2_lsu_bus_buffer"],["enum_member","#AnonymousEnum25"]],["WAIT",[[154,42],[154,53]],[[154,42],[154,46]],["el2_lsu_bus_buffer"],["enum_member","#AnonymousEnum25"]],["CMD",[[154,55],[154,65]],[[154,55],[154,58]],["el2_lsu_bus_buffer"],["enum_member","#AnonymousEnum25"]],["RESP",[[154,67],[154,78]],[[154,67],[154,71]],["el2_lsu_bus_buffer"],["enum_member","#AnonymousEnum25"]],["DONE_PARTIAL",[[154,80],[154,99]],[[154,80],[154,92]],["el2_lsu_bus_buffer"],["enum_member","#AnonymousEnum25"]],["DONE_WAIT",[[154,101],[154,117]],[[154,101],[154,110]],["el2_lsu_bus_buffer"],["enum_member","#AnonymousEnum25"]],["DONE",[[154,119],[154,130]],[[154,119],[154,123]],["el2_lsu_bus_buffer"],["enum_member","#AnonymousEnum25"]],["state_t",[[154,3],[154,140]],[[154,132],[154,139]],["el2_lsu_bus_buffer"],["typedef","#AnonymousEnum25"]],["DEPTH",[[156,3],[156,44]],[[156,14],[156,19]],["el2_lsu_bus_buffer"],["localparam"]],["DEPTH_LOG2",[[157,3],[157,51]],[[157,14],[157,24]],["el2_lsu_bus_buffer"],["localparam"]],["TIMER",[[158,3],[158,28]],[[158,14],[158,19]],["el2_lsu_bus_buffer"],["localparam"]],["TIMER_MAX",[[159,3],[159,36]],[[159,14],[159,23]],["el2_lsu_bus_buffer"],["localparam"]],["TIMER_LOG2",[[160,3],[160,59]],[[160,14],[160,24]],["el2_lsu_bus_buffer"],["localparam"]],["ldst_byteen_hi_m",[[162,3],[162,56]],[[162,40],[162,56]],["el2_lsu_bus_buffer"],["variable","logic"]],["ldst_byteen_lo_m",[[162,3],[162,74]],[[162,58],[162,74]],["el2_lsu_bus_buffer"],["variable","ldst_byteen_hi_m"]],["ld_addr_hitvec_lo",[[163,3],[163,57]],[[163,40],[163,57]],["el2_lsu_bus_buffer"],["variable","logic"]],["ld_addr_hitvec_hi",[[163,3],[163,76]],[[163,59],[163,76]],["el2_lsu_bus_buffer"],["variable","ld_addr_hitvec_lo"]],["ld_byte_hitvec_lo",[[164,3],[164,57]],[[164,40],[164,57]],["el2_lsu_bus_buffer"],["variable","logic"]],["ld_byte_hitvec_hi",[[164,3],[164,76]],[[164,59],[164,76]],["el2_lsu_bus_buffer"],["variable","ld_byte_hitvec_lo"]],["ld_byte_hitvecfn_lo",[[165,3],[165,59]],[[165,40],[165,59]],["el2_lsu_bus_buffer"],["variable","logic"]],["ld_byte_hitvecfn_hi",[[165,3],[165,80]],[[165,61],[165,80]],["el2_lsu_bus_buffer"],["variable","ld_byte_hitvecfn_lo"]],["ld_addr_ibuf_hit_lo",[[167,3],[167,59]],[[167,40],[167,59]],["el2_lsu_bus_buffer"],["variable","logic"]],["ld_addr_ibuf_hit_hi",[[167,3],[167,80]],[[167,61],[167,80]],["el2_lsu_bus_buffer"],["variable","ld_addr_ibuf_hit_lo"]],["ld_byte_ibuf_hit_lo",[[168,3],[168,59]],[[168,40],[168,59]],["el2_lsu_bus_buffer"],["variable","logic"]],["ld_byte_ibuf_hit_hi",[[168,3],[168,80]],[[168,61],[168,80]],["el2_lsu_bus_buffer"],["variable","ld_byte_ibuf_hit_lo"]],["ldst_byteen_r",[[170,3],[170,53]],[[170,40],[170,53]],["el2_lsu_bus_buffer"],["variable","logic"]],["ldst_byteen_hi_r",[[171,3],[171,56]],[[171,40],[171,56]],["el2_lsu_bus_buffer"],["variable","logic"]],["ldst_byteen_lo_r",[[171,3],[171,74]],[[171,58],[171,74]],["el2_lsu_bus_buffer"],["variable","ldst_byteen_hi_r"]],["store_data_hi_r",[[172,3],[172,55]],[[172,40],[172,55]],["el2_lsu_bus_buffer"],["variable","logic"]],["store_data_lo_r",[[172,3],[172,72]],[[172,57],[172,72]],["el2_lsu_bus_buffer"],["variable","store_data_hi_r"]],["is_aligned_r",[[173,3],[173,52]],[[173,40],[173,52]],["el2_lsu_bus_buffer"],["variable","logic"]],["ldst_samedw_r",[[174,3],[174,53]],[[174,40],[174,53]],["el2_lsu_bus_buffer"],["variable","logic"]],["lsu_nonblock_load_valid_r",[[176,3],[176,65]],[[176,40],[176,65]],["el2_lsu_bus_buffer"],["variable","logic"]],["lsu_nonblock_load_data_hi",[[177,3],[177,65]],[[177,40],[177,65]],["el2_lsu_bus_buffer"],["variable","logic"]],["lsu_nonblock_load_data_lo",[[177,3],[177,92]],[[177,67],[177,92]],["el2_lsu_bus_buffer"],["variable","lsu_nonblock_load_data_hi"]],["lsu_nonblock_data_unalgn",[[177,3],[177,118]],[[177,94],[177,118]],["el2_lsu_bus_buffer"],["variable","lsu_nonblock_load_data_lo"]],["lsu_nonblock_addr_offset",[[178,3],[178,64]],[[178,40],[178,64]],["el2_lsu_bus_buffer"],["variable","logic"]],["lsu_nonblock_sz",[[179,3],[179,55]],[[179,40],[179,55]],["el2_lsu_bus_buffer"],["variable","logic"]],["lsu_nonblock_unsign",[[180,3],[180,59]],[[180,40],[180,59]],["el2_lsu_bus_buffer"],["variable","logic"]],["lsu_nonblock_load_data_ready",[[181,3],[181,68]],[[181,40],[181,68]],["el2_lsu_bus_buffer"],["variable","logic"]],["CmdPtr0Dec",[[183,3],[183,50]],[[183,40],[183,50]],["el2_lsu_bus_buffer"],["variable","logic"]],["CmdPtr1Dec",[[183,3],[183,62]],[[183,52],[183,62]],["el2_lsu_bus_buffer"],["variable","CmdPtr0Dec"]],["RspPtrDec",[[184,3],[184,49]],[[184,40],[184,49]],["el2_lsu_bus_buffer"],["variable","logic"]],["CmdPtr0",[[185,3],[185,47]],[[185,40],[185,47]],["el2_lsu_bus_buffer"],["variable","logic"]],["CmdPtr1",[[185,3],[185,56]],[[185,49],[185,56]],["el2_lsu_bus_buffer"],["variable","CmdPtr0"]],["RspPtr",[[186,3],[186,46]],[[186,40],[186,46]],["el2_lsu_bus_buffer"],["variable","logic"]],["WrPtr0_m",[[187,3],[187,48]],[[187,40],[187,48]],["el2_lsu_bus_buffer"],["variable","logic"]],["WrPtr0_r",[[187,3],[187,58]],[[187,50],[187,58]],["el2_lsu_bus_buffer"],["variable","WrPtr0_m"]],["WrPtr1_m",[[188,3],[188,48]],[[188,40],[188,48]],["el2_lsu_bus_buffer"],["variable","logic"]],["WrPtr1_r",[[188,3],[188,58]],[[188,50],[188,58]],["el2_lsu_bus_buffer"],["variable","WrPtr1_m"]],["found_wrptr0",[[189,3],[189,52]],[[189,40],[189,52]],["el2_lsu_bus_buffer"],["variable","logic"]],["found_wrptr1",[[189,3],[189,66]],[[189,54],[189,66]],["el2_lsu_bus_buffer"],["variable","found_wrptr0"]],["found_cmdptr0",[[189,3],[189,81]],[[189,68],[189,81]],["el2_lsu_bus_buffer"],["variable","found_wrptr1"]],["found_cmdptr1",[[189,3],[189,96]],[[189,83],[189,96]],["el2_lsu_bus_buffer"],["variable","found_cmdptr0"]],["buf_numvld_any",[[190,3],[190,54]],[[190,40],[190,54]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_numvld_wrcmd_any",[[190,3],[190,76]],[[190,56],[190,76]],["el2_lsu_bus_buffer"],["variable","buf_numvld_any"]],["buf_numvld_cmd_any",[[190,3],[190,96]],[[190,78],[190,96]],["el2_lsu_bus_buffer"],["variable","buf_numvld_wrcmd_any"]],["buf_numvld_pend_any",[[190,3],[190,117]],[[190,98],[190,117]],["el2_lsu_bus_buffer"],["variable","buf_numvld_cmd_any"]],["any_done_wait_state",[[191,3],[191,59]],[[191,40],[191,59]],["el2_lsu_bus_buffer"],["variable","logic"]],["bus_sideeffect_pend",[[192,3],[192,59]],[[192,40],[192,59]],["el2_lsu_bus_buffer"],["variable","logic"]],["bus_coalescing_disable",[[193,3],[193,62]],[[193,40],[193,62]],["el2_lsu_bus_buffer"],["variable","logic"]],["bus_addr_match_pending",[[195,3],[195,62]],[[195,40],[195,62]],["el2_lsu_bus_buffer"],["variable","logic"]],["bus_cmd_sent",[[196,3],[196,52]],[[196,40],[196,52]],["el2_lsu_bus_buffer"],["variable","logic"]],["bus_cmd_ready",[[196,3],[196,67]],[[196,54],[196,67]],["el2_lsu_bus_buffer"],["variable","bus_cmd_sent"]],["bus_wcmd_sent",[[197,3],[197,53]],[[197,40],[197,53]],["el2_lsu_bus_buffer"],["variable","logic"]],["bus_wdata_sent",[[197,3],[197,69]],[[197,55],[197,69]],["el2_lsu_bus_buffer"],["variable","bus_wcmd_sent"]],["bus_rsp_read",[[198,3],[198,52]],[[198,40],[198,52]],["el2_lsu_bus_buffer"],["variable","logic"]],["bus_rsp_write",[[198,3],[198,67]],[[198,54],[198,67]],["el2_lsu_bus_buffer"],["variable","bus_rsp_read"]],["bus_rsp_read_tag",[[199,3],[199,56]],[[199,40],[199,56]],["el2_lsu_bus_buffer"],["variable","logic"]],["bus_rsp_write_tag",[[199,3],[199,75]],[[199,58],[199,75]],["el2_lsu_bus_buffer"],["variable","bus_rsp_read_tag"]],["bus_rsp_read_error",[[200,3],[200,58]],[[200,40],[200,58]],["el2_lsu_bus_buffer"],["variable","logic"]],["bus_rsp_write_error",[[200,3],[200,79]],[[200,60],[200,79]],["el2_lsu_bus_buffer"],["variable","bus_rsp_read_error"]],["bus_rsp_rdata",[[201,3],[201,53]],[[201,40],[201,53]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_state",[[204,3],[204,49]],[[204,40],[204,49]],["el2_lsu_bus_buffer"],["variable","state_t"]],["buf_sz",[[205,3],[205,46]],[[205,40],[205,46]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_addr",[[206,3],[206,48]],[[206,40],[206,48]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_byteen",[[207,3],[207,50]],[[207,40],[207,50]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_sideeffect",[[208,3],[208,54]],[[208,40],[208,54]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_write",[[209,3],[209,49]],[[209,40],[209,49]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_unsign",[[210,3],[210,50]],[[210,40],[210,50]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_dual",[[211,3],[211,48]],[[211,40],[211,48]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_samedw",[[212,3],[212,50]],[[212,40],[212,50]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_nomerge",[[213,3],[213,51]],[[213,40],[213,51]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_dualhi",[[214,3],[214,50]],[[214,40],[214,50]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_dualtag",[[215,3],[215,51]],[[215,40],[215,51]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_ldfwd",[[216,3],[216,49]],[[216,40],[216,49]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_ldfwdtag",[[217,3],[217,52]],[[217,40],[217,52]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_error",[[218,3],[218,49]],[[218,40],[218,49]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_data",[[219,3],[219,48]],[[219,40],[219,48]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_age",[[220,3],[220,47]],[[220,40],[220,47]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_age_younger",[[220,3],[220,64]],[[220,49],[220,64]],["el2_lsu_bus_buffer"],["variable","buf_age"]],["buf_rspage",[[221,3],[221,50]],[[221,40],[221,50]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_rsp_pickage",[[221,3],[221,67]],[[221,52],[221,67]],["el2_lsu_bus_buffer"],["variable","buf_rspage"]],["buf_nxtstate",[[223,3],[223,52]],[[223,40],[223,52]],["el2_lsu_bus_buffer"],["variable","state_t"]],["buf_rst",[[224,3],[224,47]],[[224,40],[224,47]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_state_en",[[225,3],[225,52]],[[225,40],[225,52]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_cmd_state_bus_en",[[226,3],[226,60]],[[226,40],[226,60]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_resp_state_bus_en",[[227,3],[227,61]],[[227,40],[227,61]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_state_bus_en",[[228,3],[228,56]],[[228,40],[228,56]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_dual_in",[[229,3],[229,51]],[[229,40],[229,51]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_samedw_in",[[230,3],[230,53]],[[230,40],[230,53]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_nomerge_in",[[231,3],[231,54]],[[231,40],[231,54]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_sideeffect_in",[[232,3],[232,57]],[[232,40],[232,57]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_unsign_in",[[233,3],[233,53]],[[233,40],[233,53]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_sz_in",[[234,3],[234,49]],[[234,40],[234,49]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_write_in",[[235,3],[235,52]],[[235,40],[235,52]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_wr_en",[[236,3],[236,49]],[[236,40],[236,49]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_dualhi_in",[[237,3],[237,53]],[[237,40],[237,53]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_dualtag_in",[[238,3],[238,54]],[[238,40],[238,54]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_ldfwd_en",[[239,3],[239,52]],[[239,40],[239,52]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_ldfwd_in",[[240,3],[240,52]],[[240,40],[240,52]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_ldfwdtag_in",[[241,3],[241,55]],[[241,40],[241,55]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_byteen_in",[[242,3],[242,53]],[[242,40],[242,53]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_addr_in",[[243,3],[243,51]],[[243,40],[243,51]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_data_in",[[244,3],[244,51]],[[244,40],[244,51]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_error_en",[[245,3],[245,52]],[[245,40],[245,52]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_data_en",[[246,3],[246,51]],[[246,40],[246,51]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_age_in",[[247,3],[247,50]],[[247,40],[247,50]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_ageQ",[[248,3],[248,48]],[[248,40],[248,48]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_rspage_set",[[249,3],[249,54]],[[249,40],[249,54]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_rspage_in",[[250,3],[250,53]],[[250,40],[250,53]],["el2_lsu_bus_buffer"],["variable","logic"]],["buf_rspageQ",[[251,3],[251,51]],[[251,40],[251,51]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_valid",[[254,3],[254,49]],[[254,39],[254,49]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_dual",[[255,3],[255,48]],[[255,39],[255,48]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_samedw",[[256,3],[256,50]],[[256,39],[256,50]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_nomerge",[[257,3],[257,51]],[[257,39],[257,51]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_tag",[[258,3],[258,47]],[[258,39],[258,47]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_dualtag",[[259,3],[259,51]],[[259,39],[259,51]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_sideeffect",[[260,3],[260,54]],[[260,39],[260,54]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_unsign",[[261,3],[261,50]],[[261,39],[261,50]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_write",[[262,3],[262,49]],[[262,39],[262,49]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_sz",[[263,3],[263,46]],[[263,39],[263,46]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_byteen",[[264,3],[264,50]],[[264,39],[264,50]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_addr",[[265,3],[265,48]],[[265,39],[265,48]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_data",[[266,3],[266,48]],[[266,39],[266,48]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_timer",[[267,3],[267,49]],[[267,39],[267,49]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_byp",[[269,3],[269,47]],[[269,39],[269,47]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_wr_en",[[270,3],[270,49]],[[270,39],[270,49]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_rst",[[271,3],[271,47]],[[271,39],[271,47]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_force_drain",[[272,3],[272,55]],[[272,39],[272,55]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_drain_vld",[[273,3],[273,53]],[[273,39],[273,53]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_drainvec_vld",[[274,3],[274,56]],[[274,39],[274,56]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_tag_in",[[275,3],[275,50]],[[275,39],[275,50]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_dualtag_in",[[276,3],[276,54]],[[276,39],[276,54]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_sz_in",[[277,3],[277,49]],[[277,39],[277,49]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_addr_in",[[278,3],[278,51]],[[278,39],[278,51]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_byteen_in",[[279,3],[279,53]],[[279,39],[279,53]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_data_in",[[280,3],[280,51]],[[280,39],[280,51]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_timer_in",[[281,3],[281,52]],[[281,39],[281,52]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_byteen_out",[[282,3],[282,54]],[[282,39],[282,54]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_data_out",[[283,3],[283,52]],[[283,39],[283,52]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_merge_en",[[284,3],[284,52]],[[284,39],[284,52]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_merge_in",[[284,3],[284,67]],[[284,54],[284,67]],["el2_lsu_bus_buffer"],["variable","ibuf_merge_en"]],["obuf_valid",[[287,3],[287,49]],[[287,39],[287,49]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_write",[[288,3],[288,49]],[[288,39],[288,49]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_nosend",[[289,3],[289,50]],[[289,39],[289,50]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_rdrsp_pend",[[290,3],[290,54]],[[290,39],[290,54]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_sideeffect",[[291,3],[291,54]],[[291,39],[291,54]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_addr",[[292,3],[292,48]],[[292,39],[292,48]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_data",[[293,3],[293,48]],[[293,39],[293,48]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_sz",[[294,3],[294,46]],[[294,39],[294,46]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_byteen",[[295,3],[295,50]],[[295,39],[295,50]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_merge",[[296,3],[296,49]],[[296,39],[296,49]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_cmd_done",[[297,3],[297,52]],[[297,39],[297,52]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_data_done",[[297,3],[297,68]],[[297,54],[297,68]],["el2_lsu_bus_buffer"],["variable","obuf_cmd_done"]],["obuf_tag0",[[298,3],[298,48]],[[298,39],[298,48]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_tag1",[[299,3],[299,48]],[[299,39],[299,48]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_rdrsp_tag",[[300,3],[300,53]],[[300,39],[300,53]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_buf_byp",[[302,3],[302,51]],[[302,39],[302,51]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_force_wr_en",[[303,3],[303,55]],[[303,39],[303,55]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_wr_wait",[[304,3],[304,51]],[[304,39],[304,51]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_wr_en",[[305,3],[305,49]],[[305,39],[305,49]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_wr_enQ",[[305,3],[305,62]],[[305,51],[305,62]],["el2_lsu_bus_buffer"],["variable","obuf_wr_en"]],["obuf_rst",[[306,3],[306,47]],[[306,39],[306,47]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_write_in",[[307,3],[307,52]],[[307,39],[307,52]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_nosend_in",[[308,3],[308,53]],[[308,39],[308,53]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_rdrsp_pend_en",[[309,3],[309,57]],[[309,39],[309,57]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_rdrsp_pend_in",[[310,3],[310,57]],[[310,39],[310,57]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_sideeffect_in",[[311,3],[311,57]],[[311,39],[311,57]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_aligned_in",[[312,3],[312,54]],[[312,39],[312,54]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_addr_in",[[313,3],[313,51]],[[313,39],[313,51]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_data_in",[[314,3],[314,51]],[[314,39],[314,51]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_sz_in",[[315,3],[315,49]],[[315,39],[315,49]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_byteen_in",[[316,3],[316,53]],[[316,39],[316,53]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_merge_in",[[317,3],[317,52]],[[317,39],[317,52]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_cmd_done_in",[[318,3],[318,55]],[[318,39],[318,55]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_data_done_in",[[318,3],[318,74]],[[318,57],[318,74]],["el2_lsu_bus_buffer"],["variable","obuf_cmd_done_in"]],["obuf_tag0_in",[[319,3],[319,51]],[[319,39],[319,51]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_tag1_in",[[320,3],[320,51]],[[320,39],[320,51]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_rdrsp_tag_in",[[321,3],[321,56]],[[321,39],[321,56]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_merge_en",[[323,3],[323,52]],[[323,39],[323,52]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_wr_timer",[[324,3],[324,52]],[[324,39],[324,52]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_wr_timer_in",[[324,3],[324,70]],[[324,54],[324,70]],["el2_lsu_bus_buffer"],["variable","obuf_wr_timer"]],["obuf_byteen0_in",[[325,3],[325,54]],[[325,39],[325,54]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_byteen1_in",[[325,3],[325,71]],[[325,56],[325,71]],["el2_lsu_bus_buffer"],["variable","obuf_byteen0_in"]],["obuf_data0_in",[[326,3],[326,52]],[[326,39],[326,52]],["el2_lsu_bus_buffer"],["variable","logic"]],["obuf_data1_in",[[326,3],[326,67]],[[326,54],[326,67]],["el2_lsu_bus_buffer"],["variable","obuf_data0_in"]],["lsu_axi_awvalid_q",[[328,3],[328,56]],[[328,39],[328,56]],["el2_lsu_bus_buffer"],["variable","logic"]],["lsu_axi_awready_q",[[328,3],[328,75]],[[328,58],[328,75]],["el2_lsu_bus_buffer"],["variable","lsu_axi_awvalid_q"]],["lsu_axi_wvalid_q",[[329,3],[329,55]],[[329,39],[329,55]],["el2_lsu_bus_buffer"],["variable","logic"]],["lsu_axi_wready_q",[[329,3],[329,73]],[[329,57],[329,73]],["el2_lsu_bus_buffer"],["variable","lsu_axi_wvalid_q"]],["lsu_axi_arvalid_q",[[330,3],[330,56]],[[330,39],[330,56]],["el2_lsu_bus_buffer"],["variable","logic"]],["lsu_axi_arready_q",[[330,3],[330,75]],[[330,58],[330,75]],["el2_lsu_bus_buffer"],["variable","lsu_axi_arvalid_q"]],["lsu_axi_bvalid_q",[[331,3],[331,55]],[[331,39],[331,55]],["el2_lsu_bus_buffer"],["variable","logic"]],["lsu_axi_bready_q",[[331,3],[331,73]],[[331,57],[331,73]],["el2_lsu_bus_buffer"],["variable","lsu_axi_bvalid_q"]],["lsu_axi_rvalid_q",[[332,3],[332,55]],[[332,39],[332,55]],["el2_lsu_bus_buffer"],["variable","logic"]],["lsu_axi_rready_q",[[332,3],[332,73]],[[332,57],[332,73]],["el2_lsu_bus_buffer"],["variable","lsu_axi_rvalid_q"]],["lsu_axi_bid_q",[[333,3],[333,52]],[[333,39],[333,52]],["el2_lsu_bus_buffer"],["variable","logic"]],["lsu_axi_rid_q",[[333,3],[333,67]],[[333,54],[333,67]],["el2_lsu_bus_buffer"],["variable","lsu_axi_bid_q"]],["lsu_axi_bresp_q",[[334,3],[334,54]],[[334,39],[334,54]],["el2_lsu_bus_buffer"],["variable","logic"]],["lsu_axi_rresp_q",[[334,3],[334,71]],[[334,56],[334,71]],["el2_lsu_bus_buffer"],["variable","lsu_axi_bresp_q"]],["lsu_imprecise_error_store_tag",[[335,3],[335,68]],[[335,39],[335,68]],["el2_lsu_bus_buffer"],["variable","logic"]],["lsu_axi_rdata_q",[[336,3],[336,54]],[[336,39],[336,54]],["el2_lsu_bus_buffer"],["variable","logic"]],["ibuf_valid_ff",[[448,3],[448,174]],[[448,37],[448,50]],["el2_lsu_bus_buffer"],["instance","rvdffsc"]],["ibuf_tagff",[[449,3],[449,178]],[[449,37],[449,47]],["el2_lsu_bus_buffer"],["instance","rvdffs"]],["ibuf_dualtagff",[[450,3],[450,178]],[[450,37],[450,51]],["el2_lsu_bus_buffer"],["instance","rvdffs"]],["ibuf_dualff",[[451,3],[451,178]],[[451,37],[451,48]],["el2_lsu_bus_buffer"],["instance","rvdffs"]],["ibuf_samedwff",[[452,3],[452,178]],[[452,37],[452,50]],["el2_lsu_bus_buffer"],["instance","rvdffs"]],["ibuf_nomergeff",[[453,3],[453,178]],[[453,37],[453,51]],["el2_lsu_bus_buffer"],["instance","rvdffs"]],["ibuf_sideeffectff",[[454,3],[454,178]],[[454,37],[454,54]],["el2_lsu_bus_buffer"],["instance","rvdffs"]],["ibuf_unsignff",[[455,3],[455,178]],[[455,37],[455,50]],["el2_lsu_bus_buffer"],["instance","rvdffs"]],["ibuf_writeff",[[456,3],[456,178]],[[456,37],[456,49]],["el2_lsu_bus_buffer"],["instance","rvdffs"]],["ibuf_szff",[[457,3],[457,178]],[[457,37],[457,46]],["el2_lsu_bus_buffer"],["instance","rvdffs"]],["ibuf_addrff",[[458,3],[458,178]],[[458,37],[458,48]],["el2_lsu_bus_buffer"],["instance","rvdffe"]],["ibuf_byteenff",[[459,3],[459,178]],[[459,37],[459,50]],["el2_lsu_bus_buffer"],["instance","rvdffs"]],["ibuf_dataff",[[460,3],[460,178]],[[460,37],[460,48]],["el2_lsu_bus_buffer"],["instance","rvdffe"]],["ibuf_timerff",[[461,3],[461,178]],[[461,37],[461,49]],["el2_lsu_bus_buffer"],["instance","rvdff"]],["obuf_wren_ff",[[529,3],[529,229]],[[529,41],[529,53]],["el2_lsu_bus_buffer"],["instance","rvdff_fpga"]],["obuf_valid_ff",[[530,3],[530,229]],[[530,41],[530,54]],["el2_lsu_bus_buffer"],["instance","rvdffsc"]],["obuf_nosend_ff",[[531,3],[531,229]],[[531,41],[531,55]],["el2_lsu_bus_buffer"],["instance","rvdffs"]],["obuf_rdrsp_pend_ff",[[532,3],[532,229]],[[532,41],[532,59]],["el2_lsu_bus_buffer"],["instance","rvdffs"]],["obuf_cmd_done_ff",[[533,3],[533,229]],[[533,41],[533,57]],["el2_lsu_bus_buffer"],["instance","rvdff_fpga"]],["obuf_data_done_ff",[[534,3],[534,229]],[[534,41],[534,58]],["el2_lsu_bus_buffer"],["instance","rvdff_fpga"]],["obuf_rdrsp_tagff",[[535,3],[535,229]],[[535,41],[535,57]],["el2_lsu_bus_buffer"],["instance","rvdff_fpga"]],["obuf_tag0ff",[[536,3],[536,229]],[[536,41],[536,52]],["el2_lsu_bus_buffer"],["instance","rvdffs_fpga"]],["obuf_tag1ff",[[537,3],[537,229]],[[537,41],[537,52]],["el2_lsu_bus_buffer"],["instance","rvdffs_fpga"]],["obuf_mergeff",[[538,3],[538,229]],[[538,41],[538,53]],["el2_lsu_bus_buffer"],["instance","rvdffs_fpga"]],["obuf_writeff",[[539,3],[539,229]],[[539,41],[539,53]],["el2_lsu_bus_buffer"],["instance","rvdffs_fpga"]],["obuf_sideeffectff",[[540,3],[540,229]],[[540,41],[540,58]],["el2_lsu_bus_buffer"],["instance","rvdffs_fpga"]],["obuf_szff",[[541,3],[541,229]],[[541,41],[541,50]],["el2_lsu_bus_buffer"],["instance","rvdffs_fpga"]],["obuf_byteenff",[[542,3],[542,229]],[[542,41],[542,54]],["el2_lsu_bus_buffer"],["instance","rvdffs_fpga"]],["obuf_addrff",[[543,3],[543,229]],[[543,41],[543,52]],["el2_lsu_bus_buffer"],["instance","rvdffe"]],["obuf_dataff",[[544,3],[544,229]],[[544,41],[544,52]],["el2_lsu_bus_buffer"],["instance","rvdffe"]],["obuf_timerff",[[545,3],[545,229]],[[545,41],[545,53]],["el2_lsu_bus_buffer"],["instance","rvdff_fpga"]],["buf_state_ff",[[737,6],[737,209]],[[737,40],[737,52]],["el2_lsu_bus_buffer"],["instance","rvdffs"]],["buf_ageff",[[738,6],[738,209]],[[738,40],[738,49]],["el2_lsu_bus_buffer"],["instance","rvdff"]],["buf_rspageff",[[739,6],[739,209]],[[739,40],[739,52]],["el2_lsu_bus_buffer"],["instance","rvdff"]],["buf_dualtagff",[[740,6],[740,209]],[[740,40],[740,53]],["el2_lsu_bus_buffer"],["instance","rvdffs"]],["buf_dualff",[[741,6],[741,209]],[[741,40],[741,50]],["el2_lsu_bus_buffer"],["instance","rvdffs"]],["buf_samedwff",[[742,6],[742,209]],[[742,40],[742,52]],["el2_lsu_bus_buffer"],["instance","rvdffs"]],["buf_nomergeff",[[743,6],[743,209]],[[743,40],[743,53]],["el2_lsu_bus_buffer"],["instance","rvdffs"]],["buf_dualhiff",[[744,6],[744,209]],[[744,40],[744,52]],["el2_lsu_bus_buffer"],["instance","rvdffs"]],["buf_ldfwdff",[[745,6],[745,209]],[[745,40],[745,51]],["el2_lsu_bus_buffer"],["instance","rvdffs"]],["buf_ldfwdtagff",[[746,6],[746,209]],[[746,40],[746,54]],["el2_lsu_bus_buffer"],["instance","rvdffs"]],["buf_sideeffectff",[[747,6],[747,209]],[[747,40],[747,56]],["el2_lsu_bus_buffer"],["instance","rvdffs"]],["buf_unsignff",[[748,6],[748,209]],[[748,40],[748,52]],["el2_lsu_bus_buffer"],["instance","rvdffs"]],["buf_writeff",[[749,6],[749,209]],[[749,40],[749,51]],["el2_lsu_bus_buffer"],["instance","rvdffs"]],["buf_szff",[[750,6],[750,209]],[[750,40],[750,48]],["el2_lsu_bus_buffer"],["instance","rvdffs"]],["buf_addrff",[[751,6],[751,209]],[[751,40],[751,50]],["el2_lsu_bus_buffer"],["instance","rvdffe"]],["buf_byteenff",[[752,6],[752,209]],[[752,40],[752,52]],["el2_lsu_bus_buffer"],["instance","rvdffs"]],["buf_dataff",[[753,6],[753,209]],[[753,40],[753,50]],["el2_lsu_bus_buffer"],["instance","rvdffe"]],["buf_errorff",[[754,6],[754,209]],[[754,40],[754,51]],["el2_lsu_bus_buffer"],["instance","rvdffsc"]],["lsu_axi_awvalid_ff",[[895,3],[895,201]],[[895,41],[895,59]],["el2_lsu_bus_buffer"],["instance","rvdff_fpga"]],["lsu_axi_awready_ff",[[896,3],[896,201]],[[896,41],[896,59]],["el2_lsu_bus_buffer"],["instance","rvdff_fpga"]],["lsu_axi_wvalid_ff",[[897,3],[897,201]],[[897,41],[897,58]],["el2_lsu_bus_buffer"],["instance","rvdff_fpga"]],["lsu_axi_wready_ff",[[898,3],[898,201]],[[898,41],[898,58]],["el2_lsu_bus_buffer"],["instance","rvdff_fpga"]],["lsu_axi_arvalid_ff",[[899,3],[899,201]],[[899,41],[899,59]],["el2_lsu_bus_buffer"],["instance","rvdff_fpga"]],["lsu_axi_arready_ff",[[900,3],[900,201]],[[900,41],[900,59]],["el2_lsu_bus_buffer"],["instance","rvdff_fpga"]],["lsu_axi_bvalid_ff",[[902,3],[902,201]],[[902,41],[902,58]],["el2_lsu_bus_buffer"],["instance","rvdff_fpga"]],["lsu_axi_bready_ff",[[903,3],[903,201]],[[903,41],[903,58]],["el2_lsu_bus_buffer"],["instance","rvdff_fpga"]],["lsu_axi_bresp_ff",[[904,3],[904,201]],[[904,41],[904,57]],["el2_lsu_bus_buffer"],["instance","rvdff_fpga"]],["lsu_axi_bid_ff",[[905,3],[905,201]],[[905,41],[905,55]],["el2_lsu_bus_buffer"],["instance","rvdff_fpga"]],["lsu_axi_rdata_ff",[[906,3],[906,198]],[[906,41],[906,57]],["el2_lsu_bus_buffer"],["instance","rvdffe"]],["lsu_axi_rvalid_ff",[[908,3],[908,201]],[[908,41],[908,58]],["el2_lsu_bus_buffer"],["instance","rvdff_fpga"]],["lsu_axi_rready_ff",[[909,3],[909,201]],[[909,41],[909,58]],["el2_lsu_bus_buffer"],["instance","rvdff_fpga"]],["lsu_axi_rresp_ff",[[910,3],[910,201]],[[910,41],[910,57]],["el2_lsu_bus_buffer"],["instance","rvdff_fpga"]],["lsu_axi_rid_ff",[[911,3],[911,201]],[[911,41],[911,55]],["el2_lsu_bus_buffer"],["instance","rvdff_fpga"]],["lsu_WrPtr0_rff",[[913,3],[913,103]],[[913,31],[913,45]],["el2_lsu_bus_buffer"],["instance","rvdff"]],["lsu_WrPtr1_rff",[[914,3],[914,103]],[[914,31],[914,45]],["el2_lsu_bus_buffer"],["instance","rvdff"]],["lsu_busreq_rff",[[916,3],[916,135]],[[916,22],[916,36]],["el2_lsu_bus_buffer"],["instance","rvdff"]],["lsu_nonblock_load_valid_rff",[[917,3],[917,143]],[[917,22],[917,49]],["el2_lsu_bus_buffer"],["instance","rvdff"]]],[["el2_pkg",["*"]]],[[[["f_Enc8to3",[[343,3],[343,44]],[[343,34],[343,43]],["el2_lsu_bus_buffer"],["function"]],[352,13]],[[["Enc_value",[[346,6],[346,33]],[[346,24],[346,33]],["el2_lsu_bus_buffer","f_Enc8to3"],["variable","logic"]]]]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_bus_intf.sv",[[[[[["el2_lsu_bus_intf",[[[24,0],[27,0]],[[0,0],[125,33]],[[27,0],[145,2]]],[[24,7],[24,23]],[],["module"]],[364,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_lsu_bus_intf"],["parameter-port","el2_param_t"]],["clk",[[29,3],[29,43]],[[29,40],[29,43]],["el2_lsu_bus_intf"],["port","logic"]],["clk_override",[[30,3],[30,52]],[[30,40],[30,52]],["el2_lsu_bus_intf"],["port","logic"]],["rst_l",[[31,3],[31,45]],[[31,40],[31,45]],["el2_lsu_bus_intf"],["port","logic"]],["scan_mode",[[32,3],[32,49]],[[32,40],[32,49]],["el2_lsu_bus_intf"],["port","logic"]],["dec_tlu_external_ldfwd_disable",[[33,3],[33,70]],[[33,40],[33,70]],["el2_lsu_bus_intf"],["port","logic"]],["dec_tlu_wb_coalescing_disable",[[34,3],[34,69]],[[34,40],[34,69]],["el2_lsu_bus_intf"],["port","logic"]],["dec_tlu_sideeffect_posted_disable",[[35,3],[35,73]],[[35,40],[35,73]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_bus_obuf_c1_clken",[[38,3],[38,61]],[[38,40],[38,61]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_busm_clken",[[39,3],[39,54]],[[39,40],[39,54]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_c1_r_clk",[[41,3],[41,52]],[[41,40],[41,52]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_c2_r_clk",[[42,3],[42,52]],[[42,40],[42,52]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_bus_ibuf_c1_clk",[[43,3],[43,59]],[[43,40],[43,59]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_bus_obuf_c1_clk",[[44,3],[44,59]],[[44,40],[44,59]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_bus_buf_c1_clk",[[45,3],[45,58]],[[45,40],[45,58]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_free_c2_clk",[[46,3],[46,55]],[[46,40],[46,55]],["el2_lsu_bus_intf"],["port","logic"]],["active_clk",[[47,3],[47,50]],[[47,40],[47,50]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_busm_clk",[[48,3],[48,52]],[[48,40],[48,52]],["el2_lsu_bus_intf"],["port","logic"]],["dec_lsu_valid_raw_d",[[50,3],[50,59]],[[50,40],[50,59]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_busreq_m",[[51,3],[51,52]],[[51,40],[51,52]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_pkt_m",[[53,3],[53,63]],[[53,54],[53,63]],["el2_lsu_bus_intf"],["port","el2_lsu_pkt_t"]],["lsu_pkt_r",[[54,3],[54,63]],[[54,54],[54,63]],["el2_lsu_bus_intf"],["port","el2_lsu_pkt_t"]],["lsu_addr_m",[[56,3],[56,50]],[[56,40],[56,50]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_addr_r",[[57,3],[57,50]],[[57,40],[57,50]],["el2_lsu_bus_intf"],["port","logic"]],["end_addr_m",[[59,3],[59,50]],[[59,40],[59,50]],["el2_lsu_bus_intf"],["port","logic"]],["end_addr_r",[[60,3],[60,50]],[[60,40],[60,50]],["el2_lsu_bus_intf"],["port","logic"]],["store_data_r",[[62,3],[62,52]],[[62,40],[62,52]],["el2_lsu_bus_intf"],["port","logic"]],["dec_tlu_force_halt",[[63,3],[63,58]],[[63,40],[63,58]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_commit_r",[[65,3],[65,52]],[[65,40],[65,52]],["el2_lsu_bus_intf"],["port","logic"]],["is_sideeffects_m",[[66,3],[66,56]],[[66,40],[66,56]],["el2_lsu_bus_intf"],["port","logic"]],["flush_m_up",[[67,3],[67,50]],[[67,40],[67,50]],["el2_lsu_bus_intf"],["port","logic"]],["flush_r",[[68,3],[68,47]],[[68,40],[68,47]],["el2_lsu_bus_intf"],["port","logic"]],["ldst_dual_d",[[69,3],[69,51]],[[69,40],[69,51]],["el2_lsu_bus_intf"],["port","logic"]],["ldst_dual_m",[[69,53],[69,64]],[[69,53],[69,64]],["el2_lsu_bus_intf"],["port","ldst_dual_d"]],["ldst_dual_r",[[69,66],[69,77]],[[69,66],[69,77]],["el2_lsu_bus_intf"],["port","ldst_dual_m"]],["lsu_busreq_r",[[71,3],[71,52]],[[71,40],[71,52]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_bus_buffer_pend_any",[[72,3],[72,63]],[[72,40],[72,63]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_bus_buffer_full_any",[[73,3],[73,63]],[[73,40],[73,63]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_bus_buffer_empty_any",[[74,3],[74,64]],[[74,40],[74,64]],["el2_lsu_bus_intf"],["port","logic"]],["bus_read_data_m",[[75,3],[75,55]],[[75,40],[75,55]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_imprecise_error_load_any",[[78,3],[78,68]],[[78,40],[78,68]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_imprecise_error_store_any",[[79,3],[79,69]],[[79,40],[79,69]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_imprecise_error_addr_any",[[80,3],[80,68]],[[80,40],[80,68]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_nonblock_load_valid_m",[[83,3],[83,71]],[[83,46],[83,71]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_nonblock_load_tag_m",[[84,3],[84,69]],[[84,46],[84,69]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_nonblock_load_inv_r",[[85,3],[85,69]],[[85,46],[85,69]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_nonblock_load_inv_tag_r",[[86,3],[86,73]],[[86,46],[86,73]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_nonblock_load_data_valid",[[87,3],[87,74]],[[87,46],[87,74]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_nonblock_load_data_error",[[88,3],[88,74]],[[88,46],[88,74]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_nonblock_load_data_tag",[[89,3],[89,72]],[[89,46],[89,72]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_nonblock_load_data",[[90,3],[90,68]],[[90,46],[90,68]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_pmu_bus_trxn",[[93,3],[93,56]],[[93,40],[93,56]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_pmu_bus_misaligned",[[94,3],[94,62]],[[94,40],[94,62]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_pmu_bus_error",[[95,3],[95,57]],[[95,40],[95,57]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_pmu_bus_busy",[[96,3],[96,56]],[[96,40],[96,56]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_awvalid",[[99,3],[99,54]],[[99,39],[99,54]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_awready",[[100,3],[100,54]],[[100,39],[100,54]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_awid",[[101,3],[101,51]],[[101,39],[101,51]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_awaddr",[[102,3],[102,53]],[[102,39],[102,53]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_awregion",[[103,3],[103,55]],[[103,39],[103,55]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_awlen",[[104,3],[104,52]],[[104,39],[104,52]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_awsize",[[105,3],[105,53]],[[105,39],[105,53]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_awburst",[[106,3],[106,54]],[[106,39],[106,54]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_awlock",[[107,3],[107,53]],[[107,39],[107,53]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_awcache",[[108,3],[108,54]],[[108,39],[108,54]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_awprot",[[109,3],[109,53]],[[109,39],[109,53]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_awqos",[[110,3],[110,52]],[[110,39],[110,52]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_wvalid",[[112,3],[112,53]],[[112,39],[112,53]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_wready",[[113,3],[113,53]],[[113,39],[113,53]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_wdata",[[114,3],[114,52]],[[114,39],[114,52]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_wstrb",[[115,3],[115,52]],[[115,39],[115,52]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_wlast",[[116,3],[116,52]],[[116,39],[116,52]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_bvalid",[[118,3],[118,53]],[[118,39],[118,53]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_bready",[[119,3],[119,53]],[[119,39],[119,53]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_bresp",[[120,3],[120,52]],[[120,39],[120,52]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_bid",[[121,3],[121,50]],[[121,39],[121,50]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_arvalid",[[124,3],[124,54]],[[124,39],[124,54]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_arready",[[125,3],[125,54]],[[125,39],[125,54]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_arid",[[126,3],[126,51]],[[126,39],[126,51]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_araddr",[[127,3],[127,53]],[[127,39],[127,53]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_arregion",[[128,3],[128,55]],[[128,39],[128,55]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_arlen",[[129,3],[129,52]],[[129,39],[129,52]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_arsize",[[130,3],[130,53]],[[130,39],[130,53]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_arburst",[[131,3],[131,54]],[[131,39],[131,54]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_arlock",[[132,3],[132,53]],[[132,39],[132,53]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_arcache",[[133,3],[133,54]],[[133,39],[133,54]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_arprot",[[134,3],[134,53]],[[134,39],[134,53]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_arqos",[[135,3],[135,52]],[[135,39],[135,52]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_rvalid",[[137,3],[137,53]],[[137,39],[137,53]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_rready",[[138,3],[138,53]],[[138,39],[138,53]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_rid",[[139,3],[139,50]],[[139,39],[139,50]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_rdata",[[140,3],[140,52]],[[140,39],[140,52]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_axi_rresp",[[141,3],[141,52]],[[141,39],[141,52]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_bus_clk_en",[[143,3],[143,53]],[[143,39],[143,53]],["el2_lsu_bus_intf"],["port","logic"]],["lsu_bus_clk_en_q",[[149,3],[149,38]],[[149,22],[149,38]],["el2_lsu_bus_intf"],["variable","logic"]],["ldst_byteen_m",[[151,3],[151,35]],[[151,22],[151,35]],["el2_lsu_bus_intf"],["variable","logic"]],["ldst_byteen_r",[[151,3],[151,50]],[[151,37],[151,50]],["el2_lsu_bus_intf"],["variable","ldst_byteen_m"]],["ldst_byteen_ext_m",[[152,3],[152,39]],[[152,22],[152,39]],["el2_lsu_bus_intf"],["variable","logic"]],["ldst_byteen_ext_r",[[152,3],[152,58]],[[152,41],[152,58]],["el2_lsu_bus_intf"],["variable","ldst_byteen_ext_m"]],["ldst_byteen_hi_m",[[153,3],[153,38]],[[153,22],[153,38]],["el2_lsu_bus_intf"],["variable","logic"]],["ldst_byteen_hi_r",[[153,3],[153,56]],[[153,40],[153,56]],["el2_lsu_bus_intf"],["variable","ldst_byteen_hi_m"]],["ldst_byteen_lo_m",[[154,3],[154,38]],[[154,22],[154,38]],["el2_lsu_bus_intf"],["variable","logic"]],["ldst_byteen_lo_r",[[154,3],[154,56]],[[154,40],[154,56]],["el2_lsu_bus_intf"],["variable","ldst_byteen_lo_m"]],["is_sideeffects_r",[[155,3],[155,38]],[[155,22],[155,38]],["el2_lsu_bus_intf"],["variable","logic"]],["store_data_ext_r",[[157,3],[157,38]],[[157,22],[157,38]],["el2_lsu_bus_intf"],["variable","logic"]],["store_data_hi_r",[[158,3],[158,37]],[[158,22],[158,37]],["el2_lsu_bus_intf"],["variable","logic"]],["store_data_lo_r",[[159,3],[159,37]],[[159,22],[159,37]],["el2_lsu_bus_intf"],["variable","logic"]],["addr_match_dw_lo_r_m",[[161,3],[161,42]],[[161,22],[161,42]],["el2_lsu_bus_intf"],["variable","logic"]],["addr_match_word_lo_r_m",[[162,3],[162,44]],[[162,22],[162,44]],["el2_lsu_bus_intf"],["variable","logic"]],["no_word_merge_r",[[163,3],[163,37]],[[163,22],[163,37]],["el2_lsu_bus_intf"],["variable","logic"]],["no_dword_merge_r",[[163,3],[163,55]],[[163,39],[163,55]],["el2_lsu_bus_intf"],["variable","no_word_merge_r"]],["ld_addr_rhit_lo_lo",[[165,3],[165,40]],[[165,22],[165,40]],["el2_lsu_bus_intf"],["variable","logic"]],["ld_addr_rhit_hi_lo",[[165,3],[165,60]],[[165,42],[165,60]],["el2_lsu_bus_intf"],["variable","ld_addr_rhit_lo_lo"]],["ld_addr_rhit_lo_hi",[[165,3],[165,80]],[[165,62],[165,80]],["el2_lsu_bus_intf"],["variable","ld_addr_rhit_hi_lo"]],["ld_addr_rhit_hi_hi",[[165,3],[165,100]],[[165,82],[165,100]],["el2_lsu_bus_intf"],["variable","ld_addr_rhit_lo_hi"]],["ld_byte_rhit_lo_lo",[[166,3],[166,40]],[[166,22],[166,40]],["el2_lsu_bus_intf"],["variable","logic"]],["ld_byte_rhit_hi_lo",[[166,3],[166,60]],[[166,42],[166,60]],["el2_lsu_bus_intf"],["variable","ld_byte_rhit_lo_lo"]],["ld_byte_rhit_lo_hi",[[166,3],[166,80]],[[166,62],[166,80]],["el2_lsu_bus_intf"],["variable","ld_byte_rhit_hi_lo"]],["ld_byte_rhit_hi_hi",[[166,3],[166,100]],[[166,82],[166,100]],["el2_lsu_bus_intf"],["variable","ld_byte_rhit_lo_hi"]],["ld_byte_hit_lo",[[168,3],[168,36]],[[168,22],[168,36]],["el2_lsu_bus_intf"],["variable","logic"]],["ld_byte_rhit_lo",[[168,3],[168,53]],[[168,38],[168,53]],["el2_lsu_bus_intf"],["variable","ld_byte_hit_lo"]],["ld_byte_hit_hi",[[169,3],[169,36]],[[169,22],[169,36]],["el2_lsu_bus_intf"],["variable","logic"]],["ld_byte_rhit_hi",[[169,3],[169,53]],[[169,38],[169,53]],["el2_lsu_bus_intf"],["variable","ld_byte_hit_hi"]],["ld_fwddata_rpipe_lo",[[171,3],[171,41]],[[171,22],[171,41]],["el2_lsu_bus_intf"],["variable","logic"]],["ld_fwddata_rpipe_hi",[[172,3],[172,41]],[[172,22],[172,41]],["el2_lsu_bus_intf"],["variable","logic"]],["ld_byte_hit_buf_lo",[[174,3],[174,40]],[[174,22],[174,40]],["el2_lsu_bus_intf"],["variable","logic"]],["ld_byte_hit_buf_hi",[[174,3],[174,60]],[[174,42],[174,60]],["el2_lsu_bus_intf"],["variable","ld_byte_hit_buf_lo"]],["ld_fwddata_buf_lo",[[175,3],[175,39]],[[175,22],[175,39]],["el2_lsu_bus_intf"],["variable","logic"]],["ld_fwddata_buf_hi",[[175,3],[175,58]],[[175,41],[175,58]],["el2_lsu_bus_intf"],["variable","ld_fwddata_buf_lo"]],["ld_fwddata_lo",[[177,3],[177,35]],[[177,22],[177,35]],["el2_lsu_bus_intf"],["variable","logic"]],["ld_fwddata_hi",[[177,3],[177,50]],[[177,37],[177,50]],["el2_lsu_bus_intf"],["variable","ld_fwddata_lo"]],["ld_fwddata_m",[[178,3],[178,34]],[[178,22],[178,34]],["el2_lsu_bus_intf"],["variable","logic"]],["ld_full_hit_hi_m",[[180,3],[180,38]],[[180,22],[180,38]],["el2_lsu_bus_intf"],["variable","logic"]],["ld_full_hit_lo_m",[[180,3],[180,56]],[[180,40],[180,56]],["el2_lsu_bus_intf"],["variable","ld_full_hit_hi_m"]],["ld_full_hit_m",[[181,3],[181,35]],[[181,22],[181,35]],["el2_lsu_bus_intf"],["variable","logic"]],["bus_buffer",[[188,3],[190,4]],[[188,33],[188,43]],["el2_lsu_bus_intf"],["instance","el2_lsu_bus_buffer"]],["clken_ff",[[263,3],[263,100]],[[263,22],[263,30]],["el2_lsu_bus_intf"],["instance","rvdff"]],["is_sideeffects_rff",[[265,3],[265,114]],[[265,22],[265,40]],["el2_lsu_bus_intf"],["instance","rvdff"]],["lsu_byten_rff",[[267,3],[267,105]],[[267,14],[267,27]],["el2_lsu_bus_intf"],["instance","rvdff"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_clkdomain.sv",[[[[[["el2_lsu_clkdomain",[[[25,0],[28,0]],[[0,0],[145,0]],[[28,0],[76,2]]],[[25,7],[25,24]],[],["module"]],[144,0]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_lsu_clkdomain"],["parameter-port","el2_param_t"]],["clk",[[30,3],[30,23]],[[30,20],[30,23]],["el2_lsu_clkdomain"],["port","logic"]],["active_clk",[[31,3],[31,30]],[[31,20],[31,30]],["el2_lsu_clkdomain"],["port","logic"]],["rst_l",[[32,3],[32,25]],[[32,20],[32,25]],["el2_lsu_clkdomain"],["port","logic"]],["dec_tlu_force_halt",[[33,3],[33,38]],[[33,20],[33,38]],["el2_lsu_clkdomain"],["port","logic"]],["clk_override",[[36,3],[36,32]],[[36,20],[36,32]],["el2_lsu_clkdomain"],["port","logic"]],["dma_dccm_req",[[37,3],[37,32]],[[37,20],[37,32]],["el2_lsu_clkdomain"],["port","logic"]],["ldst_stbuf_reqvld_r",[[38,3],[38,39]],[[38,20],[38,39]],["el2_lsu_clkdomain"],["port","logic"]],["stbuf_reqvld_any",[[40,3],[40,36]],[[40,20],[40,36]],["el2_lsu_clkdomain"],["port","logic"]],["stbuf_reqvld_flushed_any",[[41,3],[41,44]],[[41,20],[41,44]],["el2_lsu_clkdomain"],["port","logic"]],["lsu_busreq_r",[[42,3],[42,32]],[[42,20],[42,32]],["el2_lsu_clkdomain"],["port","logic"]],["lsu_bus_buffer_pend_any",[[43,3],[43,43]],[[43,20],[43,43]],["el2_lsu_clkdomain"],["port","logic"]],["lsu_bus_buffer_empty_any",[[44,3],[44,44]],[[44,20],[44,44]],["el2_lsu_clkdomain"],["port","logic"]],["lsu_stbuf_empty_any",[[45,3],[45,39]],[[45,20],[45,39]],["el2_lsu_clkdomain"],["port","logic"]],["lsu_bus_clk_en",[[47,3],[47,34]],[[47,20],[47,34]],["el2_lsu_clkdomain"],["port","logic"]],["lsu_p",[[49,3],[49,29]],[[49,24],[49,29]],["el2_lsu_clkdomain"],["port","el2_lsu_pkt_t"]],["lsu_pkt_d",[[50,3],[50,33]],[[50,24],[50,33]],["el2_lsu_clkdomain"],["port","el2_lsu_pkt_t"]],["lsu_pkt_m",[[51,3],[51,33]],[[51,24],[51,33]],["el2_lsu_clkdomain"],["port","el2_lsu_pkt_t"]],["lsu_pkt_r",[[52,3],[52,33]],[[52,24],[52,33]],["el2_lsu_clkdomain"],["port","el2_lsu_pkt_t"]],["lsu_bus_obuf_c1_clken",[[55,3],[55,41]],[[55,20],[55,41]],["el2_lsu_clkdomain"],["port","logic"]],["lsu_busm_clken",[[56,3],[56,34]],[[56,20],[56,34]],["el2_lsu_clkdomain"],["port","logic"]],["lsu_c1_m_clk",[[58,3],[58,32]],[[58,20],[58,32]],["el2_lsu_clkdomain"],["port","logic"]],["lsu_c1_r_clk",[[59,3],[59,32]],[[59,20],[59,32]],["el2_lsu_clkdomain"],["port","logic"]],["lsu_c2_m_clk",[[61,3],[61,32]],[[61,20],[61,32]],["el2_lsu_clkdomain"],["port","logic"]],["lsu_c2_r_clk",[[62,3],[62,32]],[[62,20],[62,32]],["el2_lsu_clkdomain"],["port","logic"]],["lsu_store_c1_m_clk",[[64,3],[64,38]],[[64,20],[64,38]],["el2_lsu_clkdomain"],["port","logic"]],["lsu_store_c1_r_clk",[[65,3],[65,38]],[[65,20],[65,38]],["el2_lsu_clkdomain"],["port","logic"]],["lsu_stbuf_c1_clk",[[67,3],[67,36]],[[67,20],[67,36]],["el2_lsu_clkdomain"],["port","logic"]],["lsu_bus_obuf_c1_clk",[[68,3],[68,39]],[[68,20],[68,39]],["el2_lsu_clkdomain"],["port","logic"]],["lsu_bus_ibuf_c1_clk",[[69,3],[69,39]],[[69,20],[69,39]],["el2_lsu_clkdomain"],["port","logic"]],["lsu_bus_buf_c1_clk",[[70,3],[70,38]],[[70,20],[70,38]],["el2_lsu_clkdomain"],["port","logic"]],["lsu_busm_clk",[[71,3],[71,32]],[[71,20],[71,32]],["el2_lsu_clkdomain"],["port","logic"]],["lsu_free_c2_clk",[[73,3],[73,35]],[[73,20],[73,35]],["el2_lsu_clkdomain"],["port","logic"]],["scan_mode",[[75,3],[75,29]],[[75,20],[75,29]],["el2_lsu_clkdomain"],["port","logic"]],["lsu_c1_m_clken",[[78,3],[78,23]],[[78,9],[78,23]],["el2_lsu_clkdomain"],["variable","logic"]],["lsu_c1_r_clken",[[78,3],[78,39]],[[78,25],[78,39]],["el2_lsu_clkdomain"],["variable","lsu_c1_m_clken"]],["lsu_c2_m_clken",[[79,3],[79,23]],[[79,9],[79,23]],["el2_lsu_clkdomain"],["variable","logic"]],["lsu_c2_r_clken",[[79,3],[79,39]],[[79,25],[79,39]],["el2_lsu_clkdomain"],["variable","lsu_c2_m_clken"]],["lsu_c1_m_clken_q",[[80,3],[80,25]],[[80,9],[80,25]],["el2_lsu_clkdomain"],["variable","logic"]],["lsu_c1_r_clken_q",[[80,3],[80,43]],[[80,27],[80,43]],["el2_lsu_clkdomain"],["variable","lsu_c1_m_clken_q"]],["lsu_store_c1_m_clken",[[81,3],[81,29]],[[81,9],[81,29]],["el2_lsu_clkdomain"],["variable","logic"]],["lsu_store_c1_r_clken",[[81,3],[81,51]],[[81,31],[81,51]],["el2_lsu_clkdomain"],["variable","lsu_store_c1_m_clken"]],["lsu_stbuf_c1_clken",[[84,3],[84,27]],[[84,9],[84,27]],["el2_lsu_clkdomain"],["variable","logic"]],["lsu_bus_ibuf_c1_clken",[[85,3],[85,30]],[[85,9],[85,30]],["el2_lsu_clkdomain"],["variable","logic"]],["lsu_bus_buf_c1_clken",[[85,3],[85,52]],[[85,32],[85,52]],["el2_lsu_clkdomain"],["variable","lsu_bus_ibuf_c1_clken"]],["lsu_free_c1_clken",[[87,3],[87,26]],[[87,9],[87,26]],["el2_lsu_clkdomain"],["variable","logic"]],["lsu_free_c1_clken_q",[[87,3],[87,47]],[[87,28],[87,47]],["el2_lsu_clkdomain"],["variable","lsu_free_c1_clken"]],["lsu_free_c2_clken",[[87,3],[87,66]],[[87,49],[87,66]],["el2_lsu_clkdomain"],["variable","lsu_free_c1_clken_q"]],["lsu_free_c1_clkenff",[[112,3],[112,109]],[[112,14],[112,33]],["el2_lsu_clkdomain"],["instance","rvdff"]],["lsu_c1_m_clkenff",[[114,3],[114,105]],[[114,14],[114,30]],["el2_lsu_clkdomain"],["instance","rvdff"]],["lsu_c1_r_clkenff",[[115,3],[115,105]],[[115,14],[115,30]],["el2_lsu_clkdomain"],["instance","rvdff"]],["lsu_c1m_cgc",[[118,3],[118,74]],[[118,13],[118,24]],["el2_lsu_clkdomain"],["instance","rvoclkhdr"]],["lsu_c1r_cgc",[[119,3],[119,74]],[[119,13],[119,24]],["el2_lsu_clkdomain"],["instance","rvoclkhdr"]],["lsu_c2m_cgc",[[121,3],[121,74]],[[121,13],[121,24]],["el2_lsu_clkdomain"],["instance","rvoclkhdr"]],["lsu_c2r_cgc",[[122,3],[122,74]],[[122,13],[122,24]],["el2_lsu_clkdomain"],["instance","rvoclkhdr"]],["lsu_store_c1m_cgc",[[124,3],[124,90]],[[124,13],[124,30]],["el2_lsu_clkdomain"],["instance","rvoclkhdr"]],["lsu_store_c1r_cgc",[[125,3],[125,90]],[[125,13],[125,30]],["el2_lsu_clkdomain"],["instance","rvoclkhdr"]],["lsu_stbuf_c1_cgc",[[127,3],[127,87]],[[127,13],[127,29]],["el2_lsu_clkdomain"],["instance","rvoclkhdr"]],["lsu_bus_ibuf_c1_cgc",[[128,3],[128,96]],[[128,13],[128,32]],["el2_lsu_clkdomain"],["instance","rvoclkhdr"]],["lsu_bus_buf_c1_cgc",[[129,3],[129,95]],[[129,13],[129,31]],["el2_lsu_clkdomain"],["instance","rvoclkhdr"]],["lsu_free_cgc",[[141,3],[141,79]],[[141,13],[141,25]],["el2_lsu_clkdomain"],["instance","rvoclkhdr"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_dccm_ctl.sv",[[[[[["el2_lsu_dccm_ctl",[[[28,0],[31,0]],[[0,0],[123,75]],[[31,0],[156,2]]],[[28,7],[28,23]],[],["module"]],[424,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_lsu_dccm_ctl"],["parameter-port","el2_param_t"]],["lsu_c2_m_clk",[[34,3],[34,55]],[[34,43],[34,55]],["el2_lsu_dccm_ctl"],["port","logic"]],["lsu_c2_r_clk",[[35,3],[35,55]],[[35,43],[35,55]],["el2_lsu_dccm_ctl"],["port","logic"]],["lsu_c1_r_clk",[[36,3],[36,55]],[[36,43],[36,55]],["el2_lsu_dccm_ctl"],["port","logic"]],["lsu_store_c1_r_clk",[[37,3],[37,61]],[[37,43],[37,61]],["el2_lsu_dccm_ctl"],["port","logic"]],["lsu_free_c2_clk",[[38,3],[38,58]],[[38,43],[38,58]],["el2_lsu_dccm_ctl"],["port","logic"]],["clk_override",[[39,3],[39,55]],[[39,43],[39,55]],["el2_lsu_dccm_ctl"],["port","logic"]],["clk",[[40,3],[40,46]],[[40,43],[40,46]],["el2_lsu_dccm_ctl"],["port","logic"]],["rst_l",[[42,3],[42,48]],[[42,43],[42,48]],["el2_lsu_dccm_ctl"],["port","logic"]],["lsu_pkt_r",[[44,3],[44,66]],[[44,57],[44,66]],["el2_lsu_dccm_ctl"],["port","el2_lsu_pkt_t"]],["lsu_pkt_m",[[45,3],[45,66]],[[45,57],[45,66]],["el2_lsu_dccm_ctl"],["port","el2_lsu_pkt_t"]],["lsu_pkt_d",[[46,3],[46,66]],[[46,57],[46,66]],["el2_lsu_dccm_ctl"],["port","el2_lsu_pkt_t"]],["addr_in_dccm_d",[[47,3],[47,57]],[[47,43],[47,57]],["el2_lsu_dccm_ctl"],["port","logic"]],["addr_in_pic_d",[[48,3],[48,56]],[[48,43],[48,56]],["el2_lsu_dccm_ctl"],["port","logic"]],["addr_in_pic_m",[[49,3],[49,56]],[[49,43],[49,56]],["el2_lsu_dccm_ctl"],["port","logic"]],["addr_in_dccm_m",[[50,3],[50,57]],[[50,43],[50,57]],["el2_lsu_dccm_ctl"],["port","logic"]],["addr_in_dccm_r",[[50,59],[50,73]],[[50,59],[50,73]],["el2_lsu_dccm_ctl"],["port","addr_in_dccm_m"]],["addr_in_pic_r",[[51,3],[51,56]],[[51,43],[51,56]],["el2_lsu_dccm_ctl"],["port","logic"]],["lsu_raw_fwd_lo_r",[[52,3],[52,59]],[[52,43],[52,59]],["el2_lsu_dccm_ctl"],["port","logic"]],["lsu_raw_fwd_hi_r",[[52,61],[52,77]],[[52,61],[52,77]],["el2_lsu_dccm_ctl"],["port","lsu_raw_fwd_lo_r"]],["lsu_commit_r",[[53,3],[53,55]],[[53,43],[53,55]],["el2_lsu_dccm_ctl"],["port","logic"]],["ldst_dual_m",[[54,3],[54,54]],[[54,43],[54,54]],["el2_lsu_dccm_ctl"],["port","logic"]],["ldst_dual_r",[[54,56],[54,67]],[[54,56],[54,67]],["el2_lsu_dccm_ctl"],["port","ldst_dual_m"]],["lsu_addr_d",[[57,3],[57,53]],[[57,43],[57,53]],["el2_lsu_dccm_ctl"],["port","logic"]],["lsu_addr_m",[[58,3],[58,53]],[[58,43],[58,53]],["el2_lsu_dccm_ctl"],["port","logic"]],["lsu_addr_r",[[59,3],[59,53]],[[59,43],[59,53]],["el2_lsu_dccm_ctl"],["port","logic"]],["end_addr_d",[[62,3],[62,53]],[[62,43],[62,53]],["el2_lsu_dccm_ctl"],["port","logic"]],["end_addr_m",[[63,3],[63,53]],[[63,43],[63,53]],["el2_lsu_dccm_ctl"],["port","logic"]],["end_addr_r",[[64,3],[64,53]],[[64,43],[64,53]],["el2_lsu_dccm_ctl"],["port","logic"]],["stbuf_reqvld_any",[[67,3],[67,59]],[[67,43],[67,59]],["el2_lsu_dccm_ctl"],["port","logic"]],["stbuf_addr_any",[[68,3],[68,57]],[[68,43],[68,57]],["el2_lsu_dccm_ctl"],["port","logic"]],["stbuf_data_any",[[70,3],[70,57]],[[70,43],[70,57]],["el2_lsu_dccm_ctl"],["port","logic"]],["stbuf_ecc_any",[[71,3],[71,56]],[[71,43],[71,56]],["el2_lsu_dccm_ctl"],["port","logic"]],["stbuf_fwddata_hi_m",[[72,3],[72,61]],[[72,43],[72,61]],["el2_lsu_dccm_ctl"],["port","logic"]],["stbuf_fwddata_lo_m",[[73,3],[73,61]],[[73,43],[73,61]],["el2_lsu_dccm_ctl"],["port","logic"]],["stbuf_fwdbyteen_hi_m",[[74,3],[74,63]],[[74,43],[74,63]],["el2_lsu_dccm_ctl"],["port","logic"]],["stbuf_fwdbyteen_lo_m",[[75,3],[75,63]],[[75,43],[75,63]],["el2_lsu_dccm_ctl"],["port","logic"]],["dccm_rdata_hi_r",[[77,3],[77,58]],[[77,43],[77,58]],["el2_lsu_dccm_ctl"],["port","logic"]],["dccm_rdata_lo_r",[[78,3],[78,58]],[[78,43],[78,58]],["el2_lsu_dccm_ctl"],["port","logic"]],["dccm_data_ecc_hi_r",[[79,3],[79,61]],[[79,43],[79,61]],["el2_lsu_dccm_ctl"],["port","logic"]],["dccm_data_ecc_lo_r",[[80,3],[80,61]],[[80,43],[80,61]],["el2_lsu_dccm_ctl"],["port","logic"]],["lsu_ld_data_r",[[81,3],[81,56]],[[81,43],[81,56]],["el2_lsu_dccm_ctl"],["port","logic"]],["lsu_ld_data_corr_r",[[82,3],[82,61]],[[82,43],[82,61]],["el2_lsu_dccm_ctl"],["port","logic"]],["lsu_double_ecc_error_r",[[84,3],[84,65]],[[84,43],[84,65]],["el2_lsu_dccm_ctl"],["port","logic"]],["single_ecc_error_hi_r",[[85,3],[85,64]],[[85,43],[85,64]],["el2_lsu_dccm_ctl"],["port","logic"]],["single_ecc_error_lo_r",[[86,3],[86,64]],[[86,43],[86,64]],["el2_lsu_dccm_ctl"],["port","logic"]],["sec_data_hi_r",[[87,3],[87,56]],[[87,43],[87,56]],["el2_lsu_dccm_ctl"],["port","logic"]],["sec_data_lo_r",[[88,3],[88,56]],[[88,43],[88,56]],["el2_lsu_dccm_ctl"],["port","logic"]],["sec_data_hi_r_ff",[[89,3],[89,59]],[[89,43],[89,59]],["el2_lsu_dccm_ctl"],["port","logic"]],["sec_data_lo_r_ff",[[90,3],[90,59]],[[90,43],[90,59]],["el2_lsu_dccm_ctl"],["port","logic"]],["sec_data_ecc_hi_r_ff",[[91,3],[91,63]],[[91,43],[91,63]],["el2_lsu_dccm_ctl"],["port","logic"]],["sec_data_ecc_lo_r_ff",[[92,3],[92,63]],[[92,43],[92,63]],["el2_lsu_dccm_ctl"],["port","logic"]],["dccm_rdata_hi_m",[[94,3],[94,58]],[[94,43],[94,58]],["el2_lsu_dccm_ctl"],["port","logic"]],["dccm_rdata_lo_m",[[95,3],[95,58]],[[95,43],[95,58]],["el2_lsu_dccm_ctl"],["port","logic"]],["dccm_data_ecc_hi_m",[[96,3],[96,61]],[[96,43],[96,61]],["el2_lsu_dccm_ctl"],["port","logic"]],["dccm_data_ecc_lo_m",[[97,3],[97,61]],[[97,43],[97,61]],["el2_lsu_dccm_ctl"],["port","logic"]],["lsu_ld_data_m",[[98,3],[98,56]],[[98,43],[98,56]],["el2_lsu_dccm_ctl"],["port","logic"]],["lsu_double_ecc_error_m",[[100,3],[100,65]],[[100,43],[100,65]],["el2_lsu_dccm_ctl"],["port","logic"]],["sec_data_hi_m",[[101,3],[101,56]],[[101,43],[101,56]],["el2_lsu_dccm_ctl"],["port","logic"]],["sec_data_lo_m",[[102,3],[102,56]],[[102,43],[102,56]],["el2_lsu_dccm_ctl"],["port","logic"]],["store_data_m",[[104,3],[104,55]],[[104,43],[104,55]],["el2_lsu_dccm_ctl"],["port","logic"]],["dma_dccm_wen",[[105,3],[105,55]],[[105,43],[105,55]],["el2_lsu_dccm_ctl"],["port","logic"]],["dma_pic_wen",[[106,3],[106,54]],[[106,43],[106,54]],["el2_lsu_dccm_ctl"],["port","logic"]],["dma_mem_tag_m",[[107,3],[107,56]],[[107,43],[107,56]],["el2_lsu_dccm_ctl"],["port","logic"]],["dma_mem_addr",[[108,3],[108,55]],[[108,43],[108,55]],["el2_lsu_dccm_ctl"],["port","logic"]],["dma_mem_wdata",[[109,3],[109,56]],[[109,43],[109,56]],["el2_lsu_dccm_ctl"],["port","logic"]],["dma_dccm_wdata_lo",[[110,3],[110,60]],[[110,43],[110,60]],["el2_lsu_dccm_ctl"],["port","logic"]],["dma_dccm_wdata_hi",[[111,3],[111,60]],[[111,43],[111,60]],["el2_lsu_dccm_ctl"],["port","logic"]],["dma_dccm_wdata_ecc_hi",[[112,3],[112,64]],[[112,43],[112,64]],["el2_lsu_dccm_ctl"],["port","logic"]],["dma_dccm_wdata_ecc_lo",[[113,3],[113,64]],[[113,43],[113,64]],["el2_lsu_dccm_ctl"],["port","logic"]],["store_data_hi_r",[[115,3],[115,58]],[[115,43],[115,58]],["el2_lsu_dccm_ctl"],["port","logic"]],["store_data_lo_r",[[116,3],[116,58]],[[116,43],[116,58]],["el2_lsu_dccm_ctl"],["port","logic"]],["store_datafn_hi_r",[[117,3],[117,60]],[[117,43],[117,60]],["el2_lsu_dccm_ctl"],["port","logic"]],["store_datafn_lo_r",[[118,3],[118,60]],[[118,43],[118,60]],["el2_lsu_dccm_ctl"],["port","logic"]],["store_data_r",[[119,3],[119,55]],[[119,43],[119,55]],["el2_lsu_dccm_ctl"],["port","logic"]],["ld_single_ecc_error_r",[[120,3],[120,64]],[[120,43],[120,64]],["el2_lsu_dccm_ctl"],["port","logic"]],["ld_single_ecc_error_r_ff",[[121,3],[121,67]],[[121,43],[121,67]],["el2_lsu_dccm_ctl"],["port","logic"]],["picm_mask_data_m",[[123,3],[123,59]],[[123,43],[123,59]],["el2_lsu_dccm_ctl"],["port","logic"]],["lsu_stbuf_commit_any",[[124,3],[124,63]],[[124,43],[124,63]],["el2_lsu_dccm_ctl"],["port","logic"]],["lsu_dccm_rden_m",[[125,3],[125,58]],[[125,43],[125,58]],["el2_lsu_dccm_ctl"],["port","logic"]],["lsu_dccm_rden_r",[[126,3],[126,58]],[[126,43],[126,58]],["el2_lsu_dccm_ctl"],["port","logic"]],["dccm_dma_rvalid",[[128,3],[128,58]],[[128,43],[128,58]],["el2_lsu_dccm_ctl"],["port","logic"]],["dccm_dma_ecc_error",[[129,3],[129,61]],[[129,43],[129,61]],["el2_lsu_dccm_ctl"],["port","logic"]],["dccm_dma_rtag",[[130,3],[130,56]],[[130,43],[130,56]],["el2_lsu_dccm_ctl"],["port","logic"]],["dccm_dma_rdata",[[131,3],[131,57]],[[131,43],[131,57]],["el2_lsu_dccm_ctl"],["port","logic"]],["dccm_wren",[[134,3],[134,52]],[[134,43],[134,52]],["el2_lsu_dccm_ctl"],["port","logic"]],["dccm_rden",[[135,3],[135,52]],[[135,43],[135,52]],["el2_lsu_dccm_ctl"],["port","logic"]],["dccm_wr_addr_lo",[[136,3],[136,58]],[[136,43],[136,58]],["el2_lsu_dccm_ctl"],["port","logic"]],["dccm_wr_addr_hi",[[137,3],[137,58]],[[137,43],[137,58]],["el2_lsu_dccm_ctl"],["port","logic"]],["dccm_rd_addr_lo",[[138,3],[138,58]],[[138,43],[138,58]],["el2_lsu_dccm_ctl"],["port","logic"]],["dccm_rd_addr_hi",[[139,3],[139,58]],[[139,43],[139,58]],["el2_lsu_dccm_ctl"],["port","logic"]],["dccm_wr_data_lo",[[140,3],[140,58]],[[140,43],[140,58]],["el2_lsu_dccm_ctl"],["port","logic"]],["dccm_wr_data_hi",[[141,3],[141,58]],[[141,43],[141,58]],["el2_lsu_dccm_ctl"],["port","logic"]],["dccm_rd_data_lo",[[143,3],[143,58]],[[143,43],[143,58]],["el2_lsu_dccm_ctl"],["port","logic"]],["dccm_rd_data_hi",[[144,3],[144,58]],[[144,43],[144,58]],["el2_lsu_dccm_ctl"],["port","logic"]],["picm_wren",[[147,3],[147,52]],[[147,43],[147,52]],["el2_lsu_dccm_ctl"],["port","logic"]],["picm_rden",[[148,3],[148,52]],[[148,43],[148,52]],["el2_lsu_dccm_ctl"],["port","logic"]],["picm_mken",[[149,3],[149,52]],[[149,43],[149,52]],["el2_lsu_dccm_ctl"],["port","logic"]],["picm_rdaddr",[[150,3],[150,54]],[[150,43],[150,54]],["el2_lsu_dccm_ctl"],["port","logic"]],["picm_wraddr",[[151,3],[151,54]],[[151,43],[151,54]],["el2_lsu_dccm_ctl"],["port","logic"]],["picm_wr_data",[[152,3],[152,55]],[[152,43],[152,55]],["el2_lsu_dccm_ctl"],["port","logic"]],["picm_rd_data",[[153,3],[153,55]],[[153,43],[153,55]],["el2_lsu_dccm_ctl"],["port","logic"]],["scan_mode",[[155,3],[155,52]],[[155,43],[155,52]],["el2_lsu_dccm_ctl"],["port","logic"]],["DCCM_WIDTH_BITS",[[159,3],[159,59]],[[159,14],[159,29]],["el2_lsu_dccm_ctl"],["localparam"]],["lsu_dccm_rden_d",[[161,3],[161,50]],[[161,35],[161,50]],["el2_lsu_dccm_ctl"],["variable","logic"]],["lsu_dccm_wren_d",[[161,3],[161,67]],[[161,52],[161,67]],["el2_lsu_dccm_ctl"],["variable","lsu_dccm_rden_d"]],["ld_single_ecc_error_lo_r",[[162,3],[162,59]],[[162,35],[162,59]],["el2_lsu_dccm_ctl"],["variable","logic"]],["ld_single_ecc_error_hi_r",[[162,3],[162,85]],[[162,61],[162,85]],["el2_lsu_dccm_ctl"],["variable","ld_single_ecc_error_lo_r"]],["ld_single_ecc_error_lo_r_ns",[[163,3],[163,62]],[[163,35],[163,62]],["el2_lsu_dccm_ctl"],["variable","logic"]],["ld_single_ecc_error_hi_r_ns",[[163,3],[163,91]],[[163,64],[163,91]],["el2_lsu_dccm_ctl"],["variable","ld_single_ecc_error_lo_r_ns"]],["ld_single_ecc_error_lo_r_ff",[[164,3],[164,62]],[[164,35],[164,62]],["el2_lsu_dccm_ctl"],["variable","logic"]],["ld_single_ecc_error_hi_r_ff",[[164,3],[164,91]],[[164,64],[164,91]],["el2_lsu_dccm_ctl"],["variable","ld_single_ecc_error_lo_r_ff"]],["lsu_double_ecc_error_r_ff",[[165,3],[165,60]],[[165,35],[165,60]],["el2_lsu_dccm_ctl"],["variable","logic"]],["ld_sec_addr_lo_r_ff",[[166,3],[166,54]],[[166,35],[166,54]],["el2_lsu_dccm_ctl"],["variable","logic"]],["ld_sec_addr_hi_r_ff",[[166,3],[166,75]],[[166,56],[166,75]],["el2_lsu_dccm_ctl"],["variable","ld_sec_addr_lo_r_ff"]],["store_data_lo_r_in",[[167,3],[167,53]],[[167,35],[167,53]],["el2_lsu_dccm_ctl"],["variable","logic"]],["store_data_hi_r_in",[[167,3],[167,73]],[[167,55],[167,73]],["el2_lsu_dccm_ctl"],["variable","store_data_lo_r_in"]],["picm_rd_data_m",[[168,3],[168,49]],[[168,35],[168,49]],["el2_lsu_dccm_ctl"],["variable","logic"]],["dccm_wr_bypass_d_m_hi",[[170,3],[170,56]],[[170,35],[170,56]],["el2_lsu_dccm_ctl"],["variable","logic"]],["dccm_wr_bypass_d_r_hi",[[170,3],[170,79]],[[170,58],[170,79]],["el2_lsu_dccm_ctl"],["variable","dccm_wr_bypass_d_m_hi"]],["dccm_wr_bypass_d_m_lo",[[171,3],[171,56]],[[171,35],[171,56]],["el2_lsu_dccm_ctl"],["variable","logic"]],["dccm_wr_bypass_d_r_lo",[[171,3],[171,79]],[[171,58],[171,79]],["el2_lsu_dccm_ctl"],["variable","dccm_wr_bypass_d_m_lo"]],["kill_ecc_corr_lo_r",[[172,3],[172,53]],[[172,35],[172,53]],["el2_lsu_dccm_ctl"],["variable","logic"]],["kill_ecc_corr_hi_r",[[172,3],[172,73]],[[172,55],[172,73]],["el2_lsu_dccm_ctl"],["variable","kill_ecc_corr_lo_r"]],["store_byteen_m",[[175,3],[175,49]],[[175,35],[175,49]],["el2_lsu_dccm_ctl"],["variable","logic"]],["store_byteen_r",[[175,3],[175,65]],[[175,51],[175,65]],["el2_lsu_dccm_ctl"],["variable","store_byteen_m"]],["store_byteen_ext_m",[[176,3],[176,53]],[[176,35],[176,53]],["el2_lsu_dccm_ctl"],["variable","logic"]],["store_byteen_ext_r",[[176,3],[176,73]],[[176,55],[176,73]],["el2_lsu_dccm_ctl"],["variable","store_byteen_ext_m"]],["lsu_rdata_r",[[179,6],[179,31]],[[179,20],[179,31]],["el2_lsu_dccm_ctl"],["variable","logic"]],["lsu_rdata_corr_r",[[179,6],[179,49]],[[179,33],[179,49]],["el2_lsu_dccm_ctl"],["variable","lsu_rdata_r"]],["dccm_rdata_r",[[180,6],[180,32]],[[180,20],[180,32]],["el2_lsu_dccm_ctl"],["variable","logic"]],["dccm_rdata_corr_r",[[180,6],[180,51]],[[180,34],[180,51]],["el2_lsu_dccm_ctl"],["variable","dccm_rdata_r"]],["stbuf_fwddata_r",[[181,6],[181,35]],[[181,20],[181,35]],["el2_lsu_dccm_ctl"],["variable","logic"]],["stbuf_fwdbyteen_r",[[182,6],[182,37]],[[182,20],[182,37]],["el2_lsu_dccm_ctl"],["variable","logic"]],["stbuf_fwddata_lo_r",[[183,6],[183,38]],[[183,20],[183,38]],["el2_lsu_dccm_ctl"],["variable","logic"]],["stbuf_fwddata_hi_r",[[183,6],[183,58]],[[183,40],[183,58]],["el2_lsu_dccm_ctl"],["variable","stbuf_fwddata_lo_r"]],["stbuf_fwdbyteen_lo_r",[[184,6],[184,40]],[[184,20],[184,40]],["el2_lsu_dccm_ctl"],["variable","logic"]],["stbuf_fwdbyteen_hi_r",[[184,6],[184,62]],[[184,42],[184,62]],["el2_lsu_dccm_ctl"],["variable","stbuf_fwdbyteen_lo_r"]],["lsu_rdata_lo_r",[[185,6],[185,34]],[[185,20],[185,34]],["el2_lsu_dccm_ctl"],["variable","logic"]],["lsu_rdata_hi_r",[[185,6],[185,50]],[[185,36],[185,50]],["el2_lsu_dccm_ctl"],["variable","lsu_rdata_lo_r"]],["picm_rd_data_r",[[186,6],[186,34]],[[186,20],[186,34]],["el2_lsu_dccm_ctl"],["variable","logic"]],["lsu_ld_data_r_nc",[[187,6],[187,36]],[[187,20],[187,36]],["el2_lsu_dccm_ctl"],["variable","logic"]],["lsu_ld_data_corr_r_nc",[[187,6],[187,59]],[[187,38],[187,59]],["el2_lsu_dccm_ctl"],["variable","lsu_ld_data_r_nc"]],["dma_mem_tag_r",[[188,6],[188,33]],[[188,20],[188,33]],["el2_lsu_dccm_ctl"],["variable","logic"]],["stbuf_fwddata_en",[[189,6],[189,36]],[[189,20],[189,36]],["el2_lsu_dccm_ctl"],["variable","logic"]],["dccm_rdata_hi_r_ff",[[212,6],[212,209]],[[212,35],[212,53]],["el2_lsu_dccm_ctl"],["instance","rvdffe"]],["dccm_rdata_lo_r_ff",[[213,6],[213,193]],[[213,35],[213,53]],["el2_lsu_dccm_ctl"],["instance","rvdffe"]],["dccm_data_ecc_r_ff",[[214,6],[215,226]],[[214,37],[214,55]],["el2_lsu_dccm_ctl"],["instance","rvdffe"]],["stbuf_fwdbyteen_ff",[[216,6],[216,206]],[[216,35],[216,53]],["el2_lsu_dccm_ctl"],["instance","rvdff"]],["stbuf_fwddata_ff",[[217,6],[217,209]],[[217,35],[217,51]],["el2_lsu_dccm_ctl"],["instance","rvdffe"]],["picm_rddata_rff",[[218,6],[218,221]],[[218,35],[218,50]],["el2_lsu_dccm_ctl"],["instance","rvdffe"]],["dma_mem_tag_rff",[[219,6],[219,206]],[[219,35],[219,50]],["el2_lsu_dccm_ctl"],["instance","rvdff"]],["lsu_rdata_m",[[223,6],[223,31]],[[223,20],[223,31]],["el2_lsu_dccm_ctl"],["variable","logic"]],["lsu_rdata_corr_m",[[223,6],[223,49]],[[223,33],[223,49]],["el2_lsu_dccm_ctl"],["variable","lsu_rdata_m"]],["dccm_rdata_m",[[224,6],[224,32]],[[224,20],[224,32]],["el2_lsu_dccm_ctl"],["variable","logic"]],["dccm_rdata_corr_m",[[224,6],[224,51]],[[224,34],[224,51]],["el2_lsu_dccm_ctl"],["variable","dccm_rdata_m"]],["stbuf_fwddata_m",[[225,6],[225,35]],[[225,20],[225,35]],["el2_lsu_dccm_ctl"],["variable","logic"]],["stbuf_fwdbyteen_m",[[226,6],[226,37]],[[226,20],[226,37]],["el2_lsu_dccm_ctl"],["variable","logic"]],["lsu_ld_data_m_nc",[[227,6],[227,36]],[[227,20],[227,36]],["el2_lsu_dccm_ctl"],["variable","logic"]],["lsu_ld_data_corr_m_nc",[[227,6],[227,59]],[[227,38],[227,59]],["el2_lsu_dccm_ctl"],["variable","lsu_ld_data_m_nc"]],["lsu_ld_data_corr_m",[[228,6],[228,38]],[[228,20],[228,38]],["el2_lsu_dccm_ctl"],["variable","logic"]],["lsu_ld_data_corr_rff",[[250,6],[250,199]],[[250,19],[250,39]],["el2_lsu_dccm_ctl"],["instance","rvdffe"]],["dccm_wren_Q",[[320,6],[320,30]],[[320,19],[320,30]],["el2_lsu_dccm_ctl"],["variable","logic"]],["dccm_wr_data_Q",[[321,6],[321,33]],[[321,19],[321,33]],["el2_lsu_dccm_ctl"],["variable","logic"]],["dccm_wr_bypass_d_m_lo_Q",[[322,6],[322,42]],[[322,19],[322,42]],["el2_lsu_dccm_ctl"],["variable","logic"]],["dccm_wr_bypass_d_m_hi_Q",[[322,6],[322,67]],[[322,44],[322,67]],["el2_lsu_dccm_ctl"],["variable","dccm_wr_bypass_d_m_lo_Q"]],["store_data_pre_hi_r",[[323,6],[323,38]],[[323,19],[323,38]],["el2_lsu_dccm_ctl"],["variable","logic"]],["store_data_pre_lo_r",[[323,6],[323,59]],[[323,40],[323,59]],["el2_lsu_dccm_ctl"],["variable","store_data_pre_hi_r"]],["dccm_wren_ff",[[337,6],[337,126]],[[337,19],[337,31]],["el2_lsu_dccm_ctl"],["instance","rvdff"]],["dccm_wrdata_ff",[[338,6],[338,156]],[[338,19],[338,33]],["el2_lsu_dccm_ctl"],["instance","rvdffe"]],["dccm_wrbyp_dm_loff",[[339,6],[339,126]],[[339,19],[339,37]],["el2_lsu_dccm_ctl"],["instance","rvdff"]],["dccm_wrbyp_dm_hiff",[[340,6],[340,126]],[[340,19],[340,37]],["el2_lsu_dccm_ctl"],["instance","rvdff"]],["store_data_rff",[[341,6],[341,129]],[[341,19],[341,33]],["el2_lsu_dccm_ctl"],["instance","rvdff"]],["store_data_hi_m",[[345,6],[345,34]],[[345,19],[345,34]],["el2_lsu_dccm_ctl"],["variable","logic"]],["store_data_lo_m",[[345,6],[345,51]],[[345,36],[345,51]],["el2_lsu_dccm_ctl"],["variable","store_data_hi_m"]],["store_data_mask",[[346,6],[346,34]],[[346,19],[346,34]],["el2_lsu_dccm_ctl"],["variable","logic"]],["store_data_hi_rff",[[364,6],[364,237]],[[364,35],[364,52]],["el2_lsu_dccm_ctl"],["instance","rvdffe"]],["store_data_lo_rff",[[365,6],[365,181]],[[365,35],[365,52]],["el2_lsu_dccm_ctl"],["instance","rvdff"]],["dccm_rden_mff",[[389,6],[389,102]],[[389,17],[389,30]],["el2_lsu_dccm_ctl"],["instance","rvdff"]],["dccm_rden_rff",[[390,6],[390,102]],[[390,17],[390,30]],["el2_lsu_dccm_ctl"],["instance","rvdff"]],["ld_double_ecc_error_rff",[[395,6],[395,139]],[[395,17],[395,40]],["el2_lsu_dccm_ctl"],["instance","rvdff"]],["ld_single_ecc_error_hi_rff",[[396,6],[396,142]],[[396,17],[396,43]],["el2_lsu_dccm_ctl"],["instance","rvdff"]],["ld_single_ecc_error_lo_rff",[[397,6],[397,142]],[[397,17],[397,43]],["el2_lsu_dccm_ctl"],["instance","rvdff"]],["ld_sec_addr_hi_rff",[[398,6],[398,188]],[[398,29],[398,47]],["el2_lsu_dccm_ctl"],["instance","rvdffe"]],["ld_sec_addr_lo_rff",[[399,6],[399,188]],[[399,29],[399,47]],["el2_lsu_dccm_ctl"],["instance","rvdffe"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_dccm_mem.sv",[[[[[["el2_lsu_dccm_mem",[[[41,0],[44,0]],[[0,0],[130,14]],[[44,0],[65,2]]],[[41,7],[41,23]],[],["module"]],[289,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_lsu_dccm_mem"],["parameter-port","el2_param_t"]],["clk",[[46,3],[46,26]],[[46,23],[46,26]],["el2_lsu_dccm_mem"],["port","logic"]],["active_clk",[[47,3],[47,33]],[[47,23],[47,33]],["el2_lsu_dccm_mem"],["port","logic"]],["rst_l",[[48,3],[48,28]],[[48,23],[48,28]],["el2_lsu_dccm_mem"],["port","logic"]],["clk_override",[[49,3],[49,35]],[[49,23],[49,35]],["el2_lsu_dccm_mem"],["port","logic"]],["dccm_wren",[[51,3],[51,32]],[[51,23],[51,32]],["el2_lsu_dccm_mem"],["port","logic"]],["dccm_rden",[[52,3],[52,32]],[[52,23],[52,32]],["el2_lsu_dccm_mem"],["port","logic"]],["dccm_wr_addr_lo",[[53,3],[53,50]],[[53,35],[53,50]],["el2_lsu_dccm_mem"],["port","logic"]],["dccm_wr_addr_hi",[[54,3],[54,50]],[[54,35],[54,50]],["el2_lsu_dccm_mem"],["port","logic"]],["dccm_rd_addr_lo",[[55,3],[55,50]],[[55,35],[55,50]],["el2_lsu_dccm_mem"],["port","logic"]],["dccm_rd_addr_hi",[[56,3],[56,50]],[[56,35],[56,50]],["el2_lsu_dccm_mem"],["port","logic"]],["dccm_wr_data_lo",[[57,3],[57,57]],[[57,42],[57,57]],["el2_lsu_dccm_mem"],["port","logic"]],["dccm_wr_data_hi",[[58,3],[58,57]],[[58,42],[58,57]],["el2_lsu_dccm_mem"],["port","logic"]],["dccm_ext_in_pkt",[[59,3],[59,71]],[[59,56],[59,71]],["el2_lsu_dccm_mem"],["port","el2_dccm_ext_in_pkt_t"]],["dccm_rd_data_lo",[[61,3],[61,57]],[[61,42],[61,57]],["el2_lsu_dccm_mem"],["port","logic"]],["dccm_rd_data_hi",[[62,3],[62,57]],[[62,42],[62,57]],["el2_lsu_dccm_mem"],["port","logic"]],["scan_mode",[[64,3],[64,33]],[[64,24],[64,33]],["el2_lsu_dccm_mem"],["port","logic"]],["DCCM_WIDTH_BITS",[[68,3],[68,59]],[[68,14],[68,29]],["el2_lsu_dccm_mem"],["localparam"]],["DCCM_INDEX_BITS",[[69,3],[69,88]],[[69,14],[69,29]],["el2_lsu_dccm_mem"],["localparam"]],["DCCM_INDEX_DEPTH",[[70,3],[70,98]],[[70,14],[70,30]],["el2_lsu_dccm_mem"],["localparam"]],["wren_bank",[[72,3],[72,81]],[[72,72],[72,81]],["el2_lsu_dccm_mem"],["variable","logic"]],["rden_bank",[[73,3],[73,81]],[[73,72],[73,81]],["el2_lsu_dccm_mem"],["variable","logic"]],["addr_bank",[[74,3],[74,81]],[[74,72],[74,81]],["el2_lsu_dccm_mem"],["variable","logic"]],["rd_addr_even",[[75,3],[75,84]],[[75,72],[75,84]],["el2_lsu_dccm_mem"],["variable","logic"]],["rd_addr_odd",[[75,3],[75,97]],[[75,86],[75,97]],["el2_lsu_dccm_mem"],["variable","rd_addr_even"]],["rd_unaligned",[[76,3],[76,84]],[[76,72],[76,84]],["el2_lsu_dccm_mem"],["variable","logic"]],["wr_unaligned",[[76,3],[76,98]],[[76,86],[76,98]],["el2_lsu_dccm_mem"],["variable","rd_unaligned"]],["dccm_bank_dout",[[77,3],[77,86]],[[77,72],[77,86]],["el2_lsu_dccm_mem"],["variable","logic"]],["wrdata",[[78,3],[78,78]],[[78,72],[78,78]],["el2_lsu_dccm_mem"],["variable","logic"]],["wr_data_bank",[[80,3],[80,84]],[[80,72],[80,84]],["el2_lsu_dccm_mem"],["variable","logic"]],["dccm_rd_addr_lo_q",[[82,3],[82,89]],[[82,72],[82,89]],["el2_lsu_dccm_mem"],["variable","logic"]],["dccm_rd_addr_hi_q",[[83,3],[83,89]],[[83,72],[83,89]],["el2_lsu_dccm_mem"],["variable","logic"]],["dccm_clken",[[85,3],[85,54]],[[85,44],[85,54]],["el2_lsu_dccm_mem"],["variable","logic"]],["dccm_bank",[[130,9],[142,35]],[[130,23],[130,32]],["el2_lsu_dccm_mem"],["instance","ram_32768x39"]],["dccm_bank",[[145,9],[157,35]],[[145,23],[145,32]],["el2_lsu_dccm_mem"],["instance","ram_16384x39"]],["dccm_bank",[[160,9],[172,34]],[[160,22],[160,31]],["el2_lsu_dccm_mem"],["instance","ram_8192x39"]],["dccm_bank",[[175,9],[187,34]],[[175,22],[175,31]],["el2_lsu_dccm_mem"],["instance","ram_4096x39"]],["dccm_bank",[[190,9],[202,34]],[[190,22],[190,31]],["el2_lsu_dccm_mem"],["instance","ram_3072x39"]],["dccm_bank",[[205,9],[217,34]],[[205,22],[205,31]],["el2_lsu_dccm_mem"],["instance","ram_2048x39"]],["dccm_bank",[[220,9],[232,34]],[[220,22],[220,31]],["el2_lsu_dccm_mem"],["instance","ram_1024x39"]],["dccm_bank",[[235,9],[247,33]],[[235,21],[235,30]],["el2_lsu_dccm_mem"],["instance","ram_512x39"]],["dccm_bank",[[250,9],[262,33]],[[250,21],[250,30]],["el2_lsu_dccm_mem"],["instance","ram_256x39"]],["dccm_bank",[[265,9],[277,33]],[[265,21],[265,30]],["el2_lsu_dccm_mem"],["instance","ram_128x39"]],["rd_addr_lo_ff",[[284,3],[284,188]],[[284,31],[284,44]],["el2_lsu_dccm_mem"],["instance","rvdff"]],["rd_addr_hi_ff",[[285,3],[285,188]],[[285,31],[285,44]],["el2_lsu_dccm_mem"],["instance","rvdff"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_ecc.sv",[[[[[["el2_lsu_ecc",[[[27,0],[30,0]],[[0,0],[126,22]],[[30,0],[89,3]]],[[27,7],[27,18]],[],["module"]],[240,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_lsu_ecc"],["parameter-port","el2_param_t"]],["clk",[[33,3],[33,44]],[[33,41],[33,44]],["el2_lsu_ecc"],["port","logic"]],["lsu_c2_r_clk",[[34,3],[34,53]],[[34,41],[34,53]],["el2_lsu_ecc"],["port","logic"]],["clk_override",[[35,3],[35,53]],[[35,41],[35,53]],["el2_lsu_ecc"],["port","logic"]],["rst_l",[[36,3],[36,46]],[[36,41],[36,46]],["el2_lsu_ecc"],["port","logic"]],["scan_mode",[[37,3],[37,50]],[[37,41],[37,50]],["el2_lsu_ecc"],["port","logic"]],["lsu_pkt_m",[[39,3],[39,49]],[[39,40],[39,49]],["el2_lsu_ecc"],["port","el2_lsu_pkt_t"]],["lsu_pkt_r",[[40,3],[40,49]],[[40,40],[40,49]],["el2_lsu_ecc"],["port","el2_lsu_pkt_t"]],["stbuf_data_any",[[41,3],[41,55]],[[41,41],[41,55]],["el2_lsu_ecc"],["port","logic"]],["dec_tlu_core_ecc_disable",[[43,3],[43,65]],[[43,41],[43,65]],["el2_lsu_ecc"],["port","logic"]],["lsu_dccm_rden_r",[[45,3],[45,56]],[[45,41],[45,56]],["el2_lsu_ecc"],["port","logic"]],["addr_in_dccm_r",[[46,3],[46,55]],[[46,41],[46,55]],["el2_lsu_ecc"],["port","logic"]],["lsu_addr_r",[[47,3],[47,51]],[[47,41],[47,51]],["el2_lsu_ecc"],["port","logic"]],["end_addr_r",[[48,3],[48,51]],[[48,41],[48,51]],["el2_lsu_ecc"],["port","logic"]],["dccm_rdata_hi_r",[[49,3],[49,56]],[[49,41],[49,56]],["el2_lsu_ecc"],["port","logic"]],["dccm_rdata_lo_r",[[50,3],[50,56]],[[50,41],[50,56]],["el2_lsu_ecc"],["port","logic"]],["dccm_data_ecc_hi_r",[[51,3],[51,59]],[[51,41],[51,59]],["el2_lsu_ecc"],["port","logic"]],["dccm_data_ecc_lo_r",[[52,3],[52,59]],[[52,41],[52,59]],["el2_lsu_ecc"],["port","logic"]],["sec_data_hi_r",[[53,3],[53,54]],[[53,41],[53,54]],["el2_lsu_ecc"],["port","logic"]],["sec_data_lo_r",[[54,3],[54,54]],[[54,41],[54,54]],["el2_lsu_ecc"],["port","logic"]],["sec_data_hi_r_ff",[[55,3],[55,57]],[[55,41],[55,57]],["el2_lsu_ecc"],["port","logic"]],["sec_data_lo_r_ff",[[56,3],[56,57]],[[56,41],[56,57]],["el2_lsu_ecc"],["port","logic"]],["ld_single_ecc_error_r",[[58,3],[58,62]],[[58,41],[58,62]],["el2_lsu_ecc"],["port","logic"]],["ld_single_ecc_error_r_ff",[[59,3],[59,65]],[[59,41],[59,65]],["el2_lsu_ecc"],["port","logic"]],["lsu_dccm_rden_m",[[60,3],[60,56]],[[60,41],[60,56]],["el2_lsu_ecc"],["port","logic"]],["addr_in_dccm_m",[[61,3],[61,55]],[[61,41],[61,55]],["el2_lsu_ecc"],["port","logic"]],["lsu_addr_m",[[62,3],[62,51]],[[62,41],[62,51]],["el2_lsu_ecc"],["port","logic"]],["end_addr_m",[[63,3],[63,51]],[[63,41],[63,51]],["el2_lsu_ecc"],["port","logic"]],["dccm_rdata_hi_m",[[64,3],[64,56]],[[64,41],[64,56]],["el2_lsu_ecc"],["port","logic"]],["dccm_rdata_lo_m",[[65,3],[65,56]],[[65,41],[65,56]],["el2_lsu_ecc"],["port","logic"]],["dccm_data_ecc_hi_m",[[66,3],[66,59]],[[66,41],[66,59]],["el2_lsu_ecc"],["port","logic"]],["dccm_data_ecc_lo_m",[[67,3],[67,59]],[[67,41],[67,59]],["el2_lsu_ecc"],["port","logic"]],["sec_data_hi_m",[[68,3],[68,54]],[[68,41],[68,54]],["el2_lsu_ecc"],["port","logic"]],["sec_data_lo_m",[[69,3],[69,54]],[[69,41],[69,54]],["el2_lsu_ecc"],["port","logic"]],["dma_dccm_wen",[[71,3],[71,53]],[[71,41],[71,53]],["el2_lsu_ecc"],["port","logic"]],["dma_dccm_wdata_lo",[[72,3],[72,58]],[[72,41],[72,58]],["el2_lsu_ecc"],["port","logic"]],["dma_dccm_wdata_hi",[[73,3],[73,58]],[[73,41],[73,58]],["el2_lsu_ecc"],["port","logic"]],["dma_dccm_wdata_ecc_hi",[[74,3],[74,62]],[[74,41],[74,62]],["el2_lsu_ecc"],["port","logic"]],["dma_dccm_wdata_ecc_lo",[[75,3],[75,62]],[[75,41],[75,62]],["el2_lsu_ecc"],["port","logic"]],["stbuf_ecc_any",[[77,3],[77,54]],[[77,41],[77,54]],["el2_lsu_ecc"],["port","logic"]],["sec_data_ecc_hi_r_ff",[[78,3],[78,61]],[[78,41],[78,61]],["el2_lsu_ecc"],["port","logic"]],["sec_data_ecc_lo_r_ff",[[79,3],[79,61]],[[79,41],[79,61]],["el2_lsu_ecc"],["port","logic"]],["single_ecc_error_hi_r",[[81,3],[81,62]],[[81,41],[81,62]],["el2_lsu_ecc"],["port","logic"]],["single_ecc_error_lo_r",[[82,3],[82,62]],[[82,41],[82,62]],["el2_lsu_ecc"],["port","logic"]],["lsu_single_ecc_error_r",[[83,3],[83,63]],[[83,41],[83,63]],["el2_lsu_ecc"],["port","logic"]],["lsu_double_ecc_error_r",[[84,3],[84,63]],[[84,41],[84,63]],["el2_lsu_ecc"],["port","logic"]],["lsu_single_ecc_error_m",[[86,3],[86,63]],[[86,41],[86,63]],["el2_lsu_ecc"],["port","logic"]],["lsu_double_ecc_error_m",[[87,3],[87,63]],[[87,41],[87,63]],["el2_lsu_ecc"],["port","logic"]],["is_ldst_r",[[91,3],[91,44]],[[91,35],[91,44]],["el2_lsu_ecc"],["variable","logic"]],["is_ldst_hi_any",[[92,3],[92,49]],[[92,35],[92,49]],["el2_lsu_ecc"],["variable","logic"]],["is_ldst_lo_any",[[92,3],[92,65]],[[92,51],[92,65]],["el2_lsu_ecc"],["variable","is_ldst_hi_any"]],["dccm_wdata_hi_any",[[93,3],[93,52]],[[93,35],[93,52]],["el2_lsu_ecc"],["variable","logic"]],["dccm_wdata_lo_any",[[93,3],[93,71]],[[93,54],[93,71]],["el2_lsu_ecc"],["variable","dccm_wdata_hi_any"]],["dccm_wdata_ecc_hi_any",[[94,3],[94,55]],[[94,34],[94,55]],["el2_lsu_ecc"],["variable","logic"]],["dccm_wdata_ecc_lo_any",[[94,3],[94,78]],[[94,57],[94,78]],["el2_lsu_ecc"],["variable","dccm_wdata_ecc_hi_any"]],["dccm_rdata_hi_any",[[95,3],[95,52]],[[95,35],[95,52]],["el2_lsu_ecc"],["variable","logic"]],["dccm_rdata_lo_any",[[95,3],[95,71]],[[95,54],[95,71]],["el2_lsu_ecc"],["variable","dccm_rdata_hi_any"]],["dccm_data_ecc_hi_any",[[96,3],[96,55]],[[96,35],[96,55]],["el2_lsu_ecc"],["variable","logic"]],["dccm_data_ecc_lo_any",[[96,3],[96,77]],[[96,57],[96,77]],["el2_lsu_ecc"],["variable","dccm_data_ecc_hi_any"]],["sec_data_hi_any",[[97,3],[97,50]],[[97,35],[97,50]],["el2_lsu_ecc"],["variable","logic"]],["sec_data_lo_any",[[97,3],[97,67]],[[97,52],[97,67]],["el2_lsu_ecc"],["variable","sec_data_hi_any"]],["single_ecc_error_hi_any",[[98,3],[98,58]],[[98,35],[98,58]],["el2_lsu_ecc"],["variable","logic"]],["single_ecc_error_lo_any",[[98,3],[98,83]],[[98,60],[98,83]],["el2_lsu_ecc"],["variable","single_ecc_error_hi_any"]],["double_ecc_error_hi_any",[[99,3],[99,58]],[[99,35],[99,58]],["el2_lsu_ecc"],["variable","logic"]],["double_ecc_error_lo_any",[[99,3],[99,83]],[[99,60],[99,83]],["el2_lsu_ecc"],["variable","double_ecc_error_hi_any"]],["double_ecc_error_hi_m",[[101,3],[101,56]],[[101,35],[101,56]],["el2_lsu_ecc"],["variable","logic"]],["double_ecc_error_lo_m",[[101,3],[101,79]],[[101,58],[101,79]],["el2_lsu_ecc"],["variable","double_ecc_error_hi_m"]],["double_ecc_error_hi_r",[[102,3],[102,56]],[[102,35],[102,56]],["el2_lsu_ecc"],["variable","logic"]],["double_ecc_error_lo_r",[[102,3],[102,79]],[[102,58],[102,79]],["el2_lsu_ecc"],["variable","double_ecc_error_hi_r"]],["ecc_out_hi_nc",[[104,3],[104,48]],[[104,35],[104,48]],["el2_lsu_ecc"],["variable","logic"]],["ecc_out_lo_nc",[[104,3],[104,63]],[[104,50],[104,63]],["el2_lsu_ecc"],["variable","ecc_out_hi_nc"]],["ldst_dual_m",[[136,6],[136,30]],[[136,19],[136,30]],["el2_lsu_ecc"],["variable","logic"]],["ldst_dual_r",[[108,6],[108,43]],[[108,32],[108,43]],["el2_lsu_ecc"],["variable","ldst_dual_m"]],["is_ldst_m",[[137,6],[137,28]],[[137,19],[137,28]],["el2_lsu_ecc"],["variable","logic"]],["is_ldst_hi_r",[[110,6],[110,31]],[[110,19],[110,31]],["el2_lsu_ecc"],["variable","logic"]],["is_ldst_lo_r",[[110,6],[110,45]],[[110,33],[110,45]],["el2_lsu_ecc"],["variable","is_ldst_hi_r"]],["is_ldst_hi_m",[[138,6],[138,31]],[[138,19],[138,31]],["el2_lsu_ecc"],["variable","logic"]],["is_ldst_lo_m",[[138,6],[138,45]],[[138,33],[138,45]],["el2_lsu_ecc"],["variable","is_ldst_hi_m"]],["lsu_single_ecc_err_r",[[161,6],[161,127]],[[161,18],[161,38]],["el2_lsu_ecc"],["instance","rvdff"]],["lsu_double_ecc_err_r",[[162,6],[162,127]],[[162,18],[162,38]],["el2_lsu_ecc"],["instance","rvdff"]],["ldst_sec_lo_rff",[[163,6],[163,129]],[[163,26],[163,41]],["el2_lsu_ecc"],["instance","rvdff"]],["ldst_sec_hi_rff",[[164,6],[164,129]],[[164,26],[164,41]],["el2_lsu_ecc"],["instance","rvdff"]],["sec_data_hi_rff",[[165,6],[165,198]],[[165,43],[165,58]],["el2_lsu_ecc"],["instance","rvdffe"]],["sec_data_lo_rff",[[166,6],[166,198]],[[166,43],[166,58]],["el2_lsu_ecc"],["instance","rvdffe"]],["lsu_ecc_decode_hi",[[184,6],[196,7]],[[184,19],[184,36]],["el2_lsu_ecc"],["instance","rvecc_decode"]],["lsu_ecc_decode_lo",[[199,6],[211,7]],[[199,19],[199,36]],["el2_lsu_ecc"],["instance","rvecc_decode"]],["lsu_ecc_encode_hi",[[213,6],[219,7]],[[213,19],[213,36]],["el2_lsu_ecc"],["instance","rvecc_encode"]],["lsu_ecc_encode_lo",[[220,6],[226,7]],[[220,19],[220,36]],["el2_lsu_ecc"],["instance","rvecc_encode"]],["sec_data_hi_rplus1ff",[[236,3],[236,213]],[[236,40],[236,60]],["el2_lsu_ecc"],["instance","rvdffe"]],["sec_data_lo_rplus1ff",[[237,3],[237,213]],[[237,40],[237,60]],["el2_lsu_ecc"],["instance","rvdffe"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_lsc_ctl.sv",[[[[[["el2_lsu_lsc_ctl",[[[27,0],[30,0]],[[0,0],[183,14]],[[30,0],[122,5]]],[[27,7],[27,22]],[],["module"]],[351,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_lsu_lsc_ctl"],["parameter-port","el2_param_t"]],["rst_l",[[39,3],[39,35]],[[39,30],[39,35]],["el2_lsu_lsc_ctl"],["port","logic"]],["clk_override",[[40,3],[40,42]],[[40,30],[40,42]],["el2_lsu_lsc_ctl"],["port","logic"]],["clk",[[41,3],[41,33]],[[41,30],[41,33]],["el2_lsu_lsc_ctl"],["port","logic"]],["lsu_c1_m_clk",[[44,3],[44,42]],[[44,30],[44,42]],["el2_lsu_lsc_ctl"],["port","logic"]],["lsu_c1_r_clk",[[45,3],[45,42]],[[45,30],[45,42]],["el2_lsu_lsc_ctl"],["port","logic"]],["lsu_c2_m_clk",[[46,3],[46,42]],[[46,30],[46,42]],["el2_lsu_lsc_ctl"],["port","logic"]],["lsu_c2_r_clk",[[47,3],[47,42]],[[47,30],[47,42]],["el2_lsu_lsc_ctl"],["port","logic"]],["lsu_store_c1_m_clk",[[48,3],[48,48]],[[48,30],[48,48]],["el2_lsu_lsc_ctl"],["port","logic"]],["lsu_ld_data_r",[[50,3],[50,43]],[[50,30],[50,43]],["el2_lsu_lsc_ctl"],["port","logic"]],["lsu_ld_data_corr_r",[[51,3],[51,48]],[[51,30],[51,48]],["el2_lsu_lsc_ctl"],["port","logic"]],["lsu_single_ecc_error_r",[[52,3],[52,52]],[[52,30],[52,52]],["el2_lsu_lsc_ctl"],["port","logic"]],["lsu_double_ecc_error_r",[[53,3],[53,52]],[[53,30],[53,52]],["el2_lsu_lsc_ctl"],["port","logic"]],["lsu_ld_data_m",[[55,3],[55,43]],[[55,30],[55,43]],["el2_lsu_lsc_ctl"],["port","logic"]],["lsu_single_ecc_error_m",[[56,3],[56,52]],[[56,30],[56,52]],["el2_lsu_lsc_ctl"],["port","logic"]],["lsu_double_ecc_error_m",[[57,3],[57,52]],[[57,30],[57,52]],["el2_lsu_lsc_ctl"],["port","logic"]],["flush_m_up",[[59,3],[59,40]],[[59,30],[59,40]],["el2_lsu_lsc_ctl"],["port","logic"]],["flush_r",[[60,3],[60,37]],[[60,30],[60,37]],["el2_lsu_lsc_ctl"],["port","logic"]],["ldst_dual_d",[[61,3],[61,41]],[[61,30],[61,41]],["el2_lsu_lsc_ctl"],["port","logic"]],["ldst_dual_m",[[62,3],[62,41]],[[62,30],[62,41]],["el2_lsu_lsc_ctl"],["port","logic"]],["ldst_dual_r",[[63,3],[63,41]],[[63,30],[63,41]],["el2_lsu_lsc_ctl"],["port","logic"]],["exu_lsu_rs1_d",[[65,3],[65,43]],[[65,30],[65,43]],["el2_lsu_lsc_ctl"],["port","logic"]],["exu_lsu_rs2_d",[[66,3],[66,43]],[[66,30],[66,43]],["el2_lsu_lsc_ctl"],["port","logic"]],["lsu_p",[[68,3],[68,34]],[[68,29],[68,34]],["el2_lsu_lsc_ctl"],["port","el2_lsu_pkt_t"]],["dec_lsu_valid_raw_d",[[69,3],[69,49]],[[69,30],[69,49]],["el2_lsu_lsc_ctl"],["port","logic"]],["dec_lsu_offset_d",[[70,3],[70,46]],[[70,30],[70,46]],["el2_lsu_lsc_ctl"],["port","logic"]],["picm_mask_data_m",[[72,3],[72,46]],[[72,30],[72,46]],["el2_lsu_lsc_ctl"],["port","logic"]],["bus_read_data_m",[[73,3],[73,45]],[[73,30],[73,45]],["el2_lsu_lsc_ctl"],["port","logic"]],["lsu_result_m",[[74,3],[74,42]],[[74,30],[74,42]],["el2_lsu_lsc_ctl"],["port","logic"]],["lsu_result_corr_r",[[75,3],[75,47]],[[75,30],[75,47]],["el2_lsu_lsc_ctl"],["port","logic"]],["lsu_addr_d",[[77,3],[77,40]],[[77,30],[77,40]],["el2_lsu_lsc_ctl"],["port","logic"]],["lsu_addr_m",[[78,3],[78,40]],[[78,30],[78,40]],["el2_lsu_lsc_ctl"],["port","logic"]],["lsu_addr_r",[[79,3],[79,40]],[[79,30],[79,40]],["el2_lsu_lsc_ctl"],["port","logic"]],["end_addr_d",[[81,3],[81,40]],[[81,30],[81,40]],["el2_lsu_lsc_ctl"],["port","logic"]],["end_addr_m",[[82,3],[82,40]],[[82,30],[82,40]],["el2_lsu_lsc_ctl"],["port","logic"]],["end_addr_r",[[83,3],[83,40]],[[83,30],[83,40]],["el2_lsu_lsc_ctl"],["port","logic"]],["store_data_m",[[85,3],[85,42]],[[85,30],[85,42]],["el2_lsu_lsc_ctl"],["port","logic"]],["dec_tlu_mrac_ff",[[87,3],[87,46]],[[87,31],[87,46]],["el2_lsu_lsc_ctl"],["port","logic"]],["lsu_exc_m",[[88,3],[88,40]],[[88,31],[88,40]],["el2_lsu_lsc_ctl"],["port","logic"]],["is_sideeffects_m",[[89,3],[89,47]],[[89,31],[89,47]],["el2_lsu_lsc_ctl"],["port","logic"]],["lsu_commit_r",[[90,3],[90,43]],[[90,31],[90,43]],["el2_lsu_lsc_ctl"],["port","logic"]],["lsu_single_ecc_error_incr",[[91,3],[91,56]],[[91,31],[91,56]],["el2_lsu_lsc_ctl"],["port","logic"]],["lsu_error_pkt_r",[[92,3],[92,45]],[[92,30],[92,45]],["el2_lsu_lsc_ctl"],["port","el2_lsu_error_pkt_t"]],["lsu_fir_addr",[[94,3],[94,43]],[[94,31],[94,43]],["el2_lsu_lsc_ctl"],["port","logic"]],["lsu_fir_error",[[95,3],[95,44]],[[95,31],[95,44]],["el2_lsu_lsc_ctl"],["port","logic"]],["addr_in_dccm_d",[[98,3],[98,44]],[[98,30],[98,44]],["el2_lsu_lsc_ctl"],["port","logic"]],["addr_in_dccm_m",[[99,3],[99,44]],[[99,30],[99,44]],["el2_lsu_lsc_ctl"],["port","logic"]],["addr_in_dccm_r",[[100,3],[100,44]],[[100,30],[100,44]],["el2_lsu_lsc_ctl"],["port","logic"]],["addr_in_pic_d",[[102,3],[102,43]],[[102,30],[102,43]],["el2_lsu_lsc_ctl"],["port","logic"]],["addr_in_pic_m",[[103,3],[103,43]],[[103,30],[103,43]],["el2_lsu_lsc_ctl"],["port","logic"]],["addr_in_pic_r",[[104,3],[104,43]],[[104,30],[104,43]],["el2_lsu_lsc_ctl"],["port","logic"]],["addr_external_m",[[106,3],[106,45]],[[106,30],[106,45]],["el2_lsu_lsc_ctl"],["port","logic"]],["dma_dccm_req",[[109,3],[109,42]],[[109,30],[109,42]],["el2_lsu_lsc_ctl"],["port","logic"]],["dma_mem_addr",[[110,3],[110,42]],[[110,30],[110,42]],["el2_lsu_lsc_ctl"],["port","logic"]],["dma_mem_sz",[[111,3],[111,40]],[[111,30],[111,40]],["el2_lsu_lsc_ctl"],["port","logic"]],["dma_mem_write",[[112,3],[112,43]],[[112,30],[112,43]],["el2_lsu_lsc_ctl"],["port","logic"]],["dma_mem_wdata",[[113,3],[113,43]],[[113,30],[113,43]],["el2_lsu_lsc_ctl"],["port","logic"]],["lsu_pkt_d",[[116,3],[116,38]],[[116,29],[116,38]],["el2_lsu_lsc_ctl"],["port","el2_lsu_pkt_t"]],["lsu_pkt_m",[[117,3],[117,38]],[[117,29],[117,38]],["el2_lsu_lsc_ctl"],["port","el2_lsu_pkt_t"]],["lsu_pkt_r",[[118,3],[118,38]],[[118,29],[118,38]],["el2_lsu_lsc_ctl"],["port","el2_lsu_pkt_t"]],["scan_mode",[[120,3],[120,39]],[[120,30],[120,39]],["el2_lsu_lsc_ctl"],["port","logic"]],["end_addr_pre_m",[[124,3],[124,37]],[[124,23],[124,37]],["el2_lsu_lsc_ctl"],["variable","logic"]],["end_addr_pre_r",[[124,3],[124,53]],[[124,39],[124,53]],["el2_lsu_lsc_ctl"],["variable","end_addr_pre_m"]],["full_end_addr_d",[[125,3],[125,38]],[[125,23],[125,38]],["el2_lsu_lsc_ctl"],["variable","logic"]],["lsu_rs1_d",[[126,3],[126,32]],[[126,23],[126,32]],["el2_lsu_lsc_ctl"],["variable","logic"]],["lsu_offset_d",[[127,3],[127,35]],[[127,23],[127,35]],["el2_lsu_lsc_ctl"],["variable","logic"]],["rs1_d",[[130,3],[130,28]],[[130,23],[130,28]],["el2_lsu_lsc_ctl"],["variable","logic"]],["offset_d",[[131,3],[131,31]],[[131,23],[131,31]],["el2_lsu_lsc_ctl"],["variable","logic"]],["full_addr_d",[[132,3],[132,34]],[[132,23],[132,34]],["el2_lsu_lsc_ctl"],["variable","logic"]],["end_addr_offset_d",[[135,3],[135,40]],[[135,23],[135,40]],["el2_lsu_lsc_ctl"],["variable","logic"]],["addr_offset_d",[[136,3],[136,36]],[[136,23],[136,36]],["el2_lsu_lsc_ctl"],["variable","logic"]],["dma_mem_wdata_shifted",[[138,3],[138,44]],[[138,23],[138,44]],["el2_lsu_lsc_ctl"],["variable","logic"]],["addr_external_d",[[139,3],[139,38]],[[139,23],[139,38]],["el2_lsu_lsc_ctl"],["variable","logic"]],["addr_external_r",[[140,3],[140,38]],[[140,23],[140,38]],["el2_lsu_lsc_ctl"],["variable","logic"]],["access_fault_d",[[141,3],[141,37]],[[141,23],[141,37]],["el2_lsu_lsc_ctl"],["variable","logic"]],["misaligned_fault_d",[[141,3],[141,57]],[[141,39],[141,57]],["el2_lsu_lsc_ctl"],["variable","access_fault_d"]],["access_fault_m",[[142,3],[142,37]],[[142,23],[142,37]],["el2_lsu_lsc_ctl"],["variable","logic"]],["misaligned_fault_m",[[142,3],[142,57]],[[142,39],[142,57]],["el2_lsu_lsc_ctl"],["variable","access_fault_m"]],["fir_dccm_access_error_d",[[144,3],[144,46]],[[144,23],[144,46]],["el2_lsu_lsc_ctl"],["variable","logic"]],["fir_nondccm_access_error_d",[[144,3],[144,74]],[[144,48],[144,74]],["el2_lsu_lsc_ctl"],["variable","fir_dccm_access_error_d"]],["fir_dccm_access_error_m",[[145,3],[145,46]],[[145,23],[145,46]],["el2_lsu_lsc_ctl"],["variable","logic"]],["fir_nondccm_access_error_m",[[145,3],[145,74]],[[145,48],[145,74]],["el2_lsu_lsc_ctl"],["variable","fir_dccm_access_error_m"]],["exc_mscause_d",[[147,3],[147,36]],[[147,23],[147,36]],["el2_lsu_lsc_ctl"],["variable","logic"]],["exc_mscause_m",[[147,3],[147,51]],[[147,38],[147,51]],["el2_lsu_lsc_ctl"],["variable","exc_mscause_d"]],["rs1_d_raw",[[148,3],[148,32]],[[148,23],[148,32]],["el2_lsu_lsc_ctl"],["variable","logic"]],["store_data_d",[[149,3],[149,35]],[[149,23],[149,35]],["el2_lsu_lsc_ctl"],["variable","logic"]],["store_data_pre_m",[[149,3],[149,53]],[[149,37],[149,53]],["el2_lsu_lsc_ctl"],["variable","store_data_d"]],["store_data_m_in",[[149,3],[149,70]],[[149,55],[149,70]],["el2_lsu_lsc_ctl"],["variable","store_data_pre_m"]],["bus_read_data_r",[[150,3],[150,38]],[[150,23],[150,38]],["el2_lsu_lsc_ctl"],["variable","logic"]],["dma_pkt_d",[[152,3],[152,36]],[[152,27],[152,36]],["el2_lsu_lsc_ctl"],["variable","el2_lsu_pkt_t"]],["lsu_pkt_m_in",[[153,3],[153,39]],[[153,27],[153,39]],["el2_lsu_lsc_ctl"],["variable","el2_lsu_pkt_t"]],["lsu_pkt_r_in",[[153,3],[153,53]],[[153,41],[153,53]],["el2_lsu_lsc_ctl"],["variable","lsu_pkt_m_in"]],["lsu_error_pkt_m",[[154,3],[154,42]],[[154,27],[154,42]],["el2_lsu_lsc_ctl"],["variable","el2_lsu_error_pkt_t"]],["lsadder",[[166,3],[169,24]],[[166,15],[166,22]],["el2_lsu_lsc_ctl"],["instance","rvlsadder"]],["addrcheck",[[172,3],[177,3]],[[172,21],[172,30]],["el2_lsu_lsc_ctl"],["instance","el2_lsu_addrcheck"]],["access_fault_r",[[190,6],[190,40]],[[190,26],[190,40]],["el2_lsu_lsc_ctl"],["variable","logic"]],["misaligned_fault_r",[[190,6],[190,60]],[[190,42],[190,60]],["el2_lsu_lsc_ctl"],["variable","access_fault_r"]],["exc_mscause_r",[[191,6],[191,39]],[[191,26],[191,39]],["el2_lsu_lsc_ctl"],["variable","logic"]],["fir_dccm_access_error_r",[[192,6],[192,49]],[[192,26],[192,49]],["el2_lsu_lsc_ctl"],["variable","logic"]],["fir_nondccm_access_error_r",[[192,6],[192,77]],[[192,51],[192,77]],["el2_lsu_lsc_ctl"],["variable","fir_dccm_access_error_r"]],["access_fault_rff",[[204,6],[204,139]],[[204,17],[204,33]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["misaligned_fault_rff",[[205,6],[205,139]],[[205,17],[205,37]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["exc_mscause_rff",[[206,6],[206,139]],[[206,17],[206,32]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["fir_dccm_access_error_mff",[[346,3],[346,136]],[[346,14],[346,39]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["fir_nondccm_access_error_mff",[[347,3],[347,136]],[[347,14],[347,42]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["lsu_fir_error_m",[[211,6],[211,33]],[[211,18],[211,33]],["el2_lsu_lsc_ctl"],["variable","logic"]],["lsu_exc_valid_rff",[[223,6],[223,207]],[[223,46],[223,63]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["lsu_single_ecc_error_rff",[[224,6],[224,207]],[[224,46],[224,70]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["lsu_error_pkt_rff",[[225,6],[225,266]],[[225,45],[225,62]],["el2_lsu_lsc_ctl"],["instance","rvdffe"]],["lsu_fir_error_rff",[[226,6],[226,207]],[[226,46],[226,63]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["lsu_pkt_vldmff",[[253,3],[253,103]],[[253,14],[253,28]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["lsu_pkt_vldrff",[[254,3],[254,103]],[[254,14],[254,28]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["lsu_pkt_mff",[[256,3],[256,161]],[[256,35],[256,46]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["lsu_pkt_rff",[[257,3],[257,161]],[[257,35],[257,46]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["lsu_ld_datafn_r",[[262,6],[262,34]],[[262,19],[262,34]],["el2_lsu_lsc_ctl"],["variable","logic"]],["lsu_ld_datafn_corr_r",[[262,6],[262,56]],[[262,36],[262,56]],["el2_lsu_lsc_ctl"],["variable","lsu_ld_datafn_r"]],["lsu_ld_datafn_m",[[282,6],[282,34]],[[282,19],[282,34]],["el2_lsu_lsc_ctl"],["variable","logic"]],["lsu_ld_datafn_corr_r",[[282,6],[282,56]],[[282,36],[282,56]],["el2_lsu_lsc_ctl"],["variable","lsu_ld_datafn_m"]],["sdmff",[[319,3],[319,134]],[[319,16],[319,21]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["samff",[[321,3],[321,94]],[[321,15],[321,20]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["sarff",[[322,3],[322,94]],[[322,15],[322,20]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["end_addr_hi_mff",[[327,3],[327,142]],[[327,16],[327,31]],["el2_lsu_lsc_ctl"],["instance","rvdffe"]],["end_addr_hi_rff",[[328,3],[328,142]],[[328,16],[328,31]],["el2_lsu_lsc_ctl"],["instance","rvdffe"]],["end_addr_lo_mff",[[330,3],[330,102]],[[330,15],[330,30]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["end_addr_lo_rff",[[331,3],[331,102]],[[331,15],[331,30]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["addr_in_dccm_mff",[[333,3],[333,99]],[[333,14],[333,30]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["addr_in_dccm_rff",[[334,3],[334,99]],[[334,14],[334,30]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["addr_in_pic_mff",[[336,3],[336,96]],[[336,14],[336,29]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["addr_in_pic_rff",[[337,3],[337,96]],[[337,14],[337,29]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["addr_external_mff",[[339,3],[339,102]],[[339,14],[339,31]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["addr_external_rff",[[340,3],[340,102]],[[340,14],[340,31]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["access_fault_mff",[[342,3],[342,112]],[[342,14],[342,30]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["misaligned_fault_mff",[[343,3],[343,112]],[[343,14],[343,34]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["exc_mscause_mff",[[344,3],[344,112]],[[344,14],[344,29]],["el2_lsu_lsc_ctl"],["instance","rvdff"]],["bus_read_data_r_ff",[[349,3],[349,135]],[[349,16],[349,34]],["el2_lsu_lsc_ctl"],["instance","rvdffe"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_stbuf.sv",[[[[[["el2_lsu_stbuf",[[[29,0],[32,0]],[[0,0],[160,27]],[[32,0],[85,2]]],[[29,7],[29,20]],[],["module"]],[350,0]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_lsu_stbuf"],["parameter-port","el2_param_t"]],["clk",[[35,3],[35,44]],[[35,41],[35,44]],["el2_lsu_stbuf"],["port","logic"]],["rst_l",[[36,3],[36,46]],[[36,41],[36,46]],["el2_lsu_stbuf"],["port","logic"]],["lsu_stbuf_c1_clk",[[38,3],[38,57]],[[38,41],[38,57]],["el2_lsu_stbuf"],["port","logic"]],["lsu_free_c2_clk",[[39,3],[39,56]],[[39,41],[39,56]],["el2_lsu_stbuf"],["port","logic"]],["store_stbuf_reqvld_r",[[42,3],[42,61]],[[42,41],[42,61]],["el2_lsu_stbuf"],["port","logic"]],["lsu_commit_r",[[43,3],[43,53]],[[43,41],[43,53]],["el2_lsu_stbuf"],["port","logic"]],["dec_lsu_valid_raw_d",[[44,3],[44,60]],[[44,41],[44,60]],["el2_lsu_stbuf"],["port","logic"]],["store_data_hi_r",[[45,3],[45,56]],[[45,41],[45,56]],["el2_lsu_stbuf"],["port","logic"]],["store_data_lo_r",[[46,3],[46,56]],[[46,41],[46,56]],["el2_lsu_stbuf"],["port","logic"]],["store_datafn_hi_r",[[47,3],[47,58]],[[47,41],[47,58]],["el2_lsu_stbuf"],["port","logic"]],["store_datafn_lo_r",[[48,3],[48,58]],[[48,41],[48,58]],["el2_lsu_stbuf"],["port","logic"]],["stbuf_reqvld_any",[[51,3],[51,57]],[[51,41],[51,57]],["el2_lsu_stbuf"],["port","logic"]],["stbuf_reqvld_flushed_any",[[52,3],[52,65]],[[52,41],[52,65]],["el2_lsu_stbuf"],["port","logic"]],["stbuf_addr_any",[[53,3],[53,55]],[[53,41],[53,55]],["el2_lsu_stbuf"],["port","logic"]],["stbuf_data_any",[[54,3],[54,55]],[[54,41],[54,55]],["el2_lsu_stbuf"],["port","logic"]],["lsu_stbuf_commit_any",[[56,3],[56,61]],[[56,41],[56,61]],["el2_lsu_stbuf"],["port","logic"]],["lsu_stbuf_full_any",[[57,3],[57,59]],[[57,41],[57,59]],["el2_lsu_stbuf"],["port","logic"]],["lsu_stbuf_empty_any",[[58,3],[58,60]],[[58,41],[58,60]],["el2_lsu_stbuf"],["port","logic"]],["ldst_stbuf_reqvld_r",[[59,3],[59,60]],[[59,41],[59,60]],["el2_lsu_stbuf"],["port","logic"]],["lsu_addr_d",[[61,3],[61,51]],[[61,41],[61,51]],["el2_lsu_stbuf"],["port","logic"]],["lsu_addr_m",[[62,3],[62,51]],[[62,41],[62,51]],["el2_lsu_stbuf"],["port","logic"]],["lsu_addr_r",[[63,3],[63,51]],[[63,41],[63,51]],["el2_lsu_stbuf"],["port","logic"]],["end_addr_d",[[65,3],[65,51]],[[65,41],[65,51]],["el2_lsu_stbuf"],["port","logic"]],["end_addr_m",[[66,3],[66,51]],[[66,41],[66,51]],["el2_lsu_stbuf"],["port","logic"]],["end_addr_r",[[67,3],[67,51]],[[67,41],[67,51]],["el2_lsu_stbuf"],["port","logic"]],["ldst_dual_d",[[69,3],[69,52]],[[69,41],[69,52]],["el2_lsu_stbuf"],["port","logic"]],["ldst_dual_m",[[69,54],[69,65]],[[69,54],[69,65]],["el2_lsu_stbuf"],["port","ldst_dual_d"]],["ldst_dual_r",[[69,67],[69,78]],[[69,67],[69,78]],["el2_lsu_stbuf"],["port","ldst_dual_m"]],["addr_in_dccm_m",[[70,3],[70,55]],[[70,41],[70,55]],["el2_lsu_stbuf"],["port","logic"]],["addr_in_dccm_r",[[71,3],[71,55]],[[71,41],[71,55]],["el2_lsu_stbuf"],["port","logic"]],["lsu_cmpen_m",[[74,3],[74,52]],[[74,41],[74,52]],["el2_lsu_stbuf"],["port","logic"]],["lsu_pkt_m",[[75,3],[75,49]],[[75,40],[75,49]],["el2_lsu_stbuf"],["port","el2_lsu_pkt_t"]],["lsu_pkt_r",[[76,3],[76,49]],[[76,40],[76,49]],["el2_lsu_stbuf"],["port","el2_lsu_pkt_t"]],["stbuf_fwddata_hi_m",[[78,3],[78,59]],[[78,41],[78,59]],["el2_lsu_stbuf"],["port","logic"]],["stbuf_fwddata_lo_m",[[79,3],[79,59]],[[79,41],[79,59]],["el2_lsu_stbuf"],["port","logic"]],["stbuf_fwdbyteen_hi_m",[[80,3],[80,61]],[[80,41],[80,61]],["el2_lsu_stbuf"],["port","logic"]],["stbuf_fwdbyteen_lo_m",[[81,3],[81,61]],[[81,41],[81,61]],["el2_lsu_stbuf"],["port","logic"]],["scan_mode",[[83,3],[83,31]],[[83,22],[83,31]],["el2_lsu_stbuf"],["port","logic"]],["DEPTH",[[88,3],[88,46]],[[88,14],[88,19]],["el2_lsu_stbuf"],["localparam"]],["DATA_WIDTH",[[89,3],[89,46]],[[89,14],[89,24]],["el2_lsu_stbuf"],["localparam"]],["BYTE_WIDTH",[[90,3],[90,46]],[[90,14],[90,24]],["el2_lsu_stbuf"],["localparam"]],["DEPTH_LOG2",[[91,3],[91,41]],[[91,14],[91,24]],["el2_lsu_stbuf"],["localparam"]],["stbuf_vld",[[94,3],[94,50]],[[94,41],[94,50]],["el2_lsu_stbuf"],["variable","logic"]],["stbuf_dma_kill",[[95,3],[95,55]],[[95,41],[95,55]],["el2_lsu_stbuf"],["variable","logic"]],["stbuf_addr",[[96,3],[96,51]],[[96,41],[96,51]],["el2_lsu_stbuf"],["variable","logic"]],["stbuf_byteen",[[97,3],[97,53]],[[97,41],[97,53]],["el2_lsu_stbuf"],["variable","logic"]],["stbuf_data",[[98,3],[98,51]],[[98,41],[98,51]],["el2_lsu_stbuf"],["variable","logic"]],["sel_lo",[[100,3],[100,47]],[[100,41],[100,47]],["el2_lsu_stbuf"],["variable","logic"]],["stbuf_wr_en",[[101,3],[101,52]],[[101,41],[101,52]],["el2_lsu_stbuf"],["variable","logic"]],["stbuf_dma_kill_en",[[102,3],[102,58]],[[102,41],[102,58]],["el2_lsu_stbuf"],["variable","logic"]],["stbuf_reset",[[103,3],[103,52]],[[103,41],[103,52]],["el2_lsu_stbuf"],["variable","logic"]],["stbuf_addrin",[[104,3],[104,53]],[[104,41],[104,53]],["el2_lsu_stbuf"],["variable","logic"]],["stbuf_datain",[[105,3],[105,53]],[[105,41],[105,53]],["el2_lsu_stbuf"],["variable","logic"]],["stbuf_byteenin",[[106,3],[106,55]],[[106,41],[106,55]],["el2_lsu_stbuf"],["variable","logic"]],["store_byteen_ext_r",[[108,3],[108,45]],[[108,27],[108,45]],["el2_lsu_stbuf"],["variable","logic"]],["store_byteen_hi_r",[[109,3],[109,44]],[[109,27],[109,44]],["el2_lsu_stbuf"],["variable","logic"]],["store_byteen_lo_r",[[110,3],[110,44]],[[110,27],[110,44]],["el2_lsu_stbuf"],["variable","logic"]],["WrPtrEn",[[112,3],[112,34]],[[112,27],[112,34]],["el2_lsu_stbuf"],["variable","logic"]],["RdPtrEn",[[112,3],[112,43]],[[112,36],[112,43]],["el2_lsu_stbuf"],["variable","WrPtrEn"]],["WrPtr",[[113,3],[113,32]],[[113,27],[113,32]],["el2_lsu_stbuf"],["variable","logic"]],["RdPtr",[[113,3],[113,39]],[[113,34],[113,39]],["el2_lsu_stbuf"],["variable","WrPtr"]],["NxtWrPtr",[[114,3],[114,35]],[[114,27],[114,35]],["el2_lsu_stbuf"],["variable","logic"]],["NxtRdPtr",[[114,3],[114,45]],[[114,37],[114,45]],["el2_lsu_stbuf"],["variable","NxtWrPtr"]],["WrPtrPlus1",[[115,3],[115,37]],[[115,27],[115,37]],["el2_lsu_stbuf"],["variable","logic"]],["WrPtrPlus2",[[115,3],[115,49]],[[115,39],[115,49]],["el2_lsu_stbuf"],["variable","WrPtrPlus1"]],["RdPtrPlus1",[[115,3],[115,61]],[[115,51],[115,61]],["el2_lsu_stbuf"],["variable","WrPtrPlus2"]],["dual_stbuf_write_r",[[117,3],[117,45]],[[117,27],[117,45]],["el2_lsu_stbuf"],["variable","logic"]],["isdccmst_m",[[119,3],[119,37]],[[119,27],[119,37]],["el2_lsu_stbuf"],["variable","logic"]],["isdccmst_r",[[119,3],[119,49]],[[119,39],[119,49]],["el2_lsu_stbuf"],["variable","isdccmst_m"]],["stbuf_numvld_any",[[120,3],[120,43]],[[120,27],[120,43]],["el2_lsu_stbuf"],["variable","logic"]],["stbuf_specvld_any",[[120,3],[120,62]],[[120,45],[120,62]],["el2_lsu_stbuf"],["variable","stbuf_numvld_any"]],["stbuf_specvld_m",[[121,3],[121,42]],[[121,27],[121,42]],["el2_lsu_stbuf"],["variable","logic"]],["stbuf_specvld_r",[[121,3],[121,59]],[[121,44],[121,59]],["el2_lsu_stbuf"],["variable","stbuf_specvld_m"]],["cmpaddr_hi_m",[[123,3],[123,59]],[[123,47],[123,59]],["el2_lsu_stbuf"],["variable","logic"]],["cmpaddr_lo_m",[[123,3],[123,73]],[[123,61],[123,73]],["el2_lsu_stbuf"],["variable","cmpaddr_hi_m"]],["stbuf_match_hi",[[126,3],[126,51]],[[126,37],[126,51]],["el2_lsu_stbuf"],["variable","logic"]],["stbuf_match_lo",[[126,3],[126,67]],[[126,53],[126,67]],["el2_lsu_stbuf"],["variable","stbuf_match_hi"]],["stbuf_fwdbyteenvec_hi",[[127,3],[127,58]],[[127,37],[127,58]],["el2_lsu_stbuf"],["variable","logic"]],["stbuf_fwdbyteenvec_lo",[[127,3],[127,81]],[[127,60],[127,81]],["el2_lsu_stbuf"],["variable","stbuf_fwdbyteenvec_hi"]],["stbuf_fwddata_hi_pre_m",[[128,3],[128,59]],[[128,37],[128,59]],["el2_lsu_stbuf"],["variable","logic"]],["stbuf_fwddata_lo_pre_m",[[128,3],[128,83]],[[128,61],[128,83]],["el2_lsu_stbuf"],["variable","stbuf_fwddata_hi_pre_m"]],["stbuf_fwdbyteen_hi_pre_m",[[129,3],[129,61]],[[129,37],[129,61]],["el2_lsu_stbuf"],["variable","logic"]],["stbuf_fwdbyteen_lo_pre_m",[[129,3],[129,87]],[[129,63],[129,87]],["el2_lsu_stbuf"],["variable","stbuf_fwdbyteen_hi_pre_m"]],["ld_byte_rhit_lo_lo",[[132,3],[132,45]],[[132,27],[132,45]],["el2_lsu_stbuf"],["variable","logic"]],["ld_byte_rhit_hi_lo",[[132,3],[132,65]],[[132,47],[132,65]],["el2_lsu_stbuf"],["variable","ld_byte_rhit_lo_lo"]],["ld_byte_rhit_lo_hi",[[132,3],[132,85]],[[132,67],[132,85]],["el2_lsu_stbuf"],["variable","ld_byte_rhit_hi_lo"]],["ld_byte_rhit_hi_hi",[[132,3],[132,105]],[[132,87],[132,105]],["el2_lsu_stbuf"],["variable","ld_byte_rhit_lo_hi"]],["ld_addr_rhit_lo_lo",[[133,3],[133,45]],[[133,27],[133,45]],["el2_lsu_stbuf"],["variable","logic"]],["ld_addr_rhit_hi_lo",[[133,3],[133,65]],[[133,47],[133,65]],["el2_lsu_stbuf"],["variable","ld_addr_rhit_lo_lo"]],["ld_addr_rhit_lo_hi",[[133,3],[133,85]],[[133,67],[133,85]],["el2_lsu_stbuf"],["variable","ld_addr_rhit_hi_lo"]],["ld_addr_rhit_hi_hi",[[133,3],[133,105]],[[133,87],[133,105]],["el2_lsu_stbuf"],["variable","ld_addr_rhit_lo_hi"]],["ld_byte_hit_lo",[[135,3],[135,41]],[[135,27],[135,41]],["el2_lsu_stbuf"],["variable","logic"]],["ld_byte_rhit_lo",[[135,3],[135,58]],[[135,43],[135,58]],["el2_lsu_stbuf"],["variable","ld_byte_hit_lo"]],["ld_byte_hit_hi",[[136,3],[136,41]],[[136,27],[136,41]],["el2_lsu_stbuf"],["variable","logic"]],["ld_byte_rhit_hi",[[136,3],[136,58]],[[136,43],[136,58]],["el2_lsu_stbuf"],["variable","ld_byte_hit_hi"]],["ldst_byteen_hi_r",[[138,3],[138,43]],[[138,27],[138,43]],["el2_lsu_stbuf"],["variable","logic"]],["ldst_byteen_lo_r",[[139,3],[139,43]],[[139,27],[139,43]],["el2_lsu_stbuf"],["variable","logic"]],["ldst_byteen_r",[[141,3],[141,40]],[[141,27],[141,40]],["el2_lsu_stbuf"],["variable","logic"]],["ldst_byteen_ext_r",[[142,3],[142,44]],[[142,27],[142,44]],["el2_lsu_stbuf"],["variable","logic"]],["ld_fwddata_rpipe_lo",[[144,3],[144,41]],[[144,22],[144,41]],["el2_lsu_stbuf"],["variable","logic"]],["ld_fwddata_rpipe_hi",[[145,3],[145,41]],[[145,22],[145,41]],["el2_lsu_stbuf"],["variable","logic"]],["store_matchvec_lo_r",[[148,3],[148,45]],[[148,26],[148,45]],["el2_lsu_stbuf"],["variable","logic"]],["store_matchvec_hi_r",[[148,3],[148,66]],[[148,47],[148,66]],["el2_lsu_stbuf"],["variable","store_matchvec_lo_r"]],["store_coalesce_lo_r",[[149,3],[149,45]],[[149,26],[149,45]],["el2_lsu_stbuf"],["variable","logic"]],["store_coalesce_hi_r",[[149,3],[149,66]],[[149,47],[149,66]],["el2_lsu_stbuf"],["variable","store_coalesce_lo_r"]],["stbuf_vldff",[[206,9],[206,220]],[[206,43],[206,54]],["el2_lsu_stbuf"],["instance","rvdffsc"]],["stbuf_killff",[[207,9],[207,226]],[[207,43],[207,55]],["el2_lsu_stbuf"],["instance","rvdffsc"]],["stbuf_addrff",[[208,9],[208,173]],[[208,43],[208,55]],["el2_lsu_stbuf"],["instance","rvdffe"]],["stbuf_byteenff",[[209,9],[209,221]],[[209,43],[209,57]],["el2_lsu_stbuf"],["instance","rvdffsc"]],["stbuf_dataff",[[210,9],[210,173]],[[210,43],[210,55]],["el2_lsu_stbuf"],["instance","rvdffe"]],["WrPtrff",[[335,3],[335,144]],[[335,32],[335,39]],["el2_lsu_stbuf"],["instance","rvdffs"]],["RdPtrff",[[336,3],[336,144]],[[336,32],[336,39]],["el2_lsu_stbuf"],["instance","rvdffs"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_trigger.sv",[[[[[["el2_lsu_trigger",[[[24,0],[27,0]],[[0,0],[68,0]],[[27,0],[35,2]]],[[24,7],[24,22]],[],["module"]],[67,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_lsu_trigger"],["parameter-port","el2_param_t"]],["trigger_pkt_any",[[29,3],[29,48]],[[29,33],[29,48]],["el2_lsu_trigger"],["port","el2_trigger_pkt_t"]],["lsu_pkt_m",[[30,3],[30,42]],[[30,33],[30,42]],["el2_lsu_trigger"],["port","el2_lsu_pkt_t"]],["lsu_addr_m",[[31,3],[31,44]],[[31,34],[31,44]],["el2_lsu_trigger"],["port","logic"]],["store_data_m",[[32,3],[32,46]],[[32,34],[32,46]],["el2_lsu_trigger"],["port","logic"]],["lsu_trigger_match_m",[[34,3],[34,53]],[[34,34],[34,53]],["el2_lsu_trigger"],["port","logic"]],["trigger_enable",[[37,3],[37,37]],[[37,23],[37,37]],["el2_lsu_trigger"],["variable","logic"]],["lsu_match_data",[[38,3],[38,36]],[[38,22],[38,36]],["el2_lsu_trigger"],["variable","logic"]],["lsu_trigger_data_match",[[39,3],[39,44]],[[39,22],[39,44]],["el2_lsu_trigger"],["variable","logic"]],["store_data_trigger_m",[[40,3],[40,42]],[[40,22],[40,42]],["el2_lsu_trigger"],["variable","logic"]],["ldst_addr_trigger_m",[[41,3],[41,41]],[[41,22],[41,41]],["el2_lsu_trigger"],["variable","logic"]],["trigger_match",[[59,6],[59,177]],[[59,21],[59,34]],["el2_lsu_trigger"],["instance","rvmaskandmatch"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu.sv",[[[[[["el2_lsu",[[[27,0],[30,0]],[[0,0],[122,45]],[[30,0],[187,5]]],[[27,7],[27,14]],[],["module"]],[429,9]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["el2_lsu"],["parameter-port","el2_param_t"]],["clk_override",[[40,3],[40,55]],[[40,43],[40,55]],["el2_lsu"],["port","logic"]],["dec_tlu_flush_lower_r",[[41,3],[41,64]],[[41,43],[41,64]],["el2_lsu"],["port","logic"]],["dec_tlu_i0_kill_writeb_r",[[42,3],[42,67]],[[42,43],[42,67]],["el2_lsu"],["port","logic"]],["dec_tlu_force_halt",[[43,3],[43,61]],[[43,43],[43,61]],["el2_lsu"],["port","logic"]],["dec_tlu_external_ldfwd_disable",[[46,3],[46,73]],[[46,43],[46,73]],["el2_lsu"],["port","logic"]],["dec_tlu_wb_coalescing_disable",[[47,3],[47,72]],[[47,43],[47,72]],["el2_lsu"],["port","logic"]],["dec_tlu_sideeffect_posted_disable",[[48,3],[48,76]],[[48,43],[48,76]],["el2_lsu"],["port","logic"]],["dec_tlu_core_ecc_disable",[[49,3],[49,67]],[[49,43],[49,67]],["el2_lsu"],["port","logic"]],["exu_lsu_rs1_d",[[51,3],[51,56]],[[51,43],[51,56]],["el2_lsu"],["port","logic"]],["exu_lsu_rs2_d",[[52,3],[52,56]],[[52,43],[52,56]],["el2_lsu"],["port","logic"]],["dec_lsu_offset_d",[[53,3],[53,59]],[[53,43],[53,59]],["el2_lsu"],["port","logic"]],["lsu_p",[[55,3],[55,62]],[[55,57],[55,62]],["el2_lsu"],["port","el2_lsu_pkt_t"]],["dec_lsu_valid_raw_d",[[56,3],[56,62]],[[56,43],[56,62]],["el2_lsu"],["port","logic"]],["dec_tlu_mrac_ff",[[57,3],[57,58]],[[57,43],[57,58]],["el2_lsu"],["port","logic"]],["lsu_result_m",[[59,3],[59,55]],[[59,43],[59,55]],["el2_lsu"],["port","logic"]],["lsu_result_corr_r",[[60,3],[60,60]],[[60,43],[60,60]],["el2_lsu"],["port","logic"]],["lsu_load_stall_any",[[61,3],[61,61]],[[61,43],[61,61]],["el2_lsu"],["port","logic"]],["lsu_store_stall_any",[[62,3],[62,62]],[[62,43],[62,62]],["el2_lsu"],["port","logic"]],["lsu_fastint_stall_any",[[63,3],[63,64]],[[63,43],[63,64]],["el2_lsu"],["port","logic"]],["lsu_idle_any",[[64,3],[64,55]],[[64,43],[64,55]],["el2_lsu"],["port","logic"]],["lsu_active",[[65,3],[65,53]],[[65,43],[65,53]],["el2_lsu"],["port","logic"]],["lsu_fir_addr",[[67,3],[67,55]],[[67,43],[67,55]],["el2_lsu"],["port","logic"]],["lsu_fir_error",[[68,3],[68,56]],[[68,43],[68,56]],["el2_lsu"],["port","logic"]],["lsu_single_ecc_error_incr",[[70,3],[70,68]],[[70,43],[70,68]],["el2_lsu"],["port","logic"]],["lsu_error_pkt_r",[[71,3],[71,57]],[[71,42],[71,57]],["el2_lsu"],["port","el2_lsu_error_pkt_t"]],["lsu_imprecise_error_load_any",[[72,3],[72,71]],[[72,43],[72,71]],["el2_lsu"],["port","logic"]],["lsu_imprecise_error_store_any",[[73,3],[73,72]],[[73,43],[73,72]],["el2_lsu"],["port","logic"]],["lsu_imprecise_error_addr_any",[[74,3],[74,71]],[[74,43],[74,71]],["el2_lsu"],["port","logic"]],["lsu_nonblock_load_valid_m",[[77,3],[77,71]],[[77,46],[77,71]],["el2_lsu"],["port","logic"]],["lsu_nonblock_load_tag_m",[[78,3],[78,69]],[[78,46],[78,69]],["el2_lsu"],["port","logic"]],["lsu_nonblock_load_inv_r",[[79,3],[79,69]],[[79,46],[79,69]],["el2_lsu"],["port","logic"]],["lsu_nonblock_load_inv_tag_r",[[80,3],[80,73]],[[80,46],[80,73]],["el2_lsu"],["port","logic"]],["lsu_nonblock_load_data_valid",[[81,3],[81,74]],[[81,46],[81,74]],["el2_lsu"],["port","logic"]],["lsu_nonblock_load_data_error",[[82,3],[82,74]],[[82,46],[82,74]],["el2_lsu"],["port","logic"]],["lsu_nonblock_load_data_tag",[[83,3],[83,72]],[[83,46],[83,72]],["el2_lsu"],["port","logic"]],["lsu_nonblock_load_data",[[84,3],[84,68]],[[84,46],[84,68]],["el2_lsu"],["port","logic"]],["lsu_pmu_load_external_m",[[86,3],[86,66]],[[86,43],[86,66]],["el2_lsu"],["port","logic"]],["lsu_pmu_store_external_m",[[87,3],[87,67]],[[87,43],[87,67]],["el2_lsu"],["port","logic"]],["lsu_pmu_misaligned_m",[[88,3],[88,63]],[[88,43],[88,63]],["el2_lsu"],["port","logic"]],["lsu_pmu_bus_trxn",[[89,3],[89,59]],[[89,43],[89,59]],["el2_lsu"],["port","logic"]],["lsu_pmu_bus_misaligned",[[90,3],[90,65]],[[90,43],[90,65]],["el2_lsu"],["port","logic"]],["lsu_pmu_bus_error",[[91,3],[91,60]],[[91,43],[91,60]],["el2_lsu"],["port","logic"]],["lsu_pmu_bus_busy",[[92,3],[92,59]],[[92,43],[92,59]],["el2_lsu"],["port","logic"]],["trigger_pkt_any",[[95,3],[95,82]],[[95,67],[95,82]],["el2_lsu"],["port","el2_trigger_pkt_t"]],["lsu_trigger_match_m",[[96,3],[96,62]],[[96,43],[96,62]],["el2_lsu"],["port","logic"]],["dccm_wren",[[99,3],[99,52]],[[99,43],[99,52]],["el2_lsu"],["port","logic"]],["dccm_rden",[[100,3],[100,52]],[[100,43],[100,52]],["el2_lsu"],["port","logic"]],["dccm_wr_addr_lo",[[101,3],[101,58]],[[101,43],[101,58]],["el2_lsu"],["port","logic"]],["dccm_wr_addr_hi",[[102,3],[102,58]],[[102,43],[102,58]],["el2_lsu"],["port","logic"]],["dccm_rd_addr_lo",[[103,3],[103,58]],[[103,43],[103,58]],["el2_lsu"],["port","logic"]],["dccm_rd_addr_hi",[[104,3],[104,58]],[[104,43],[104,58]],["el2_lsu"],["port","logic"]],["dccm_wr_data_lo",[[105,3],[105,58]],[[105,43],[105,58]],["el2_lsu"],["port","logic"]],["dccm_wr_data_hi",[[106,3],[106,58]],[[106,43],[106,58]],["el2_lsu"],["port","logic"]],["dccm_rd_data_lo",[[108,3],[108,58]],[[108,43],[108,58]],["el2_lsu"],["port","logic"]],["dccm_rd_data_hi",[[109,3],[109,58]],[[109,43],[109,58]],["el2_lsu"],["port","logic"]],["picm_wren",[[112,3],[112,52]],[[112,43],[112,52]],["el2_lsu"],["port","logic"]],["picm_rden",[[113,3],[113,52]],[[113,43],[113,52]],["el2_lsu"],["port","logic"]],["picm_mken",[[114,3],[114,52]],[[114,43],[114,52]],["el2_lsu"],["port","logic"]],["picm_rdaddr",[[115,3],[115,54]],[[115,43],[115,54]],["el2_lsu"],["port","logic"]],["picm_wraddr",[[116,3],[116,54]],[[116,43],[116,54]],["el2_lsu"],["port","logic"]],["picm_wr_data",[[117,3],[117,55]],[[117,43],[117,55]],["el2_lsu"],["port","logic"]],["picm_rd_data",[[118,3],[118,55]],[[118,43],[118,55]],["el2_lsu"],["port","logic"]],["lsu_axi_awvalid",[[121,3],[121,58]],[[121,43],[121,58]],["el2_lsu"],["port","logic"]],["lsu_axi_awready",[[122,3],[122,58]],[[122,43],[122,58]],["el2_lsu"],["port","logic"]],["lsu_axi_awid",[[123,3],[123,55]],[[123,43],[123,55]],["el2_lsu"],["port","logic"]],["lsu_axi_awaddr",[[124,3],[124,57]],[[124,43],[124,57]],["el2_lsu"],["port","logic"]],["lsu_axi_awregion",[[125,3],[125,59]],[[125,43],[125,59]],["el2_lsu"],["port","logic"]],["lsu_axi_awlen",[[126,3],[126,56]],[[126,43],[126,56]],["el2_lsu"],["port","logic"]],["lsu_axi_awsize",[[127,3],[127,57]],[[127,43],[127,57]],["el2_lsu"],["port","logic"]],["lsu_axi_awburst",[[128,3],[128,58]],[[128,43],[128,58]],["el2_lsu"],["port","logic"]],["lsu_axi_awlock",[[129,3],[129,57]],[[129,43],[129,57]],["el2_lsu"],["port","logic"]],["lsu_axi_awcache",[[130,3],[130,58]],[[130,43],[130,58]],["el2_lsu"],["port","logic"]],["lsu_axi_awprot",[[131,3],[131,57]],[[131,43],[131,57]],["el2_lsu"],["port","logic"]],["lsu_axi_awqos",[[132,3],[132,56]],[[132,43],[132,56]],["el2_lsu"],["port","logic"]],["lsu_axi_wvalid",[[134,3],[134,57]],[[134,43],[134,57]],["el2_lsu"],["port","logic"]],["lsu_axi_wready",[[135,3],[135,57]],[[135,43],[135,57]],["el2_lsu"],["port","logic"]],["lsu_axi_wdata",[[136,3],[136,56]],[[136,43],[136,56]],["el2_lsu"],["port","logic"]],["lsu_axi_wstrb",[[137,3],[137,56]],[[137,43],[137,56]],["el2_lsu"],["port","logic"]],["lsu_axi_wlast",[[138,3],[138,56]],[[138,43],[138,56]],["el2_lsu"],["port","logic"]],["lsu_axi_bvalid",[[140,3],[140,57]],[[140,43],[140,57]],["el2_lsu"],["port","logic"]],["lsu_axi_bready",[[141,3],[141,57]],[[141,43],[141,57]],["el2_lsu"],["port","logic"]],["lsu_axi_bresp",[[142,3],[142,56]],[[142,43],[142,56]],["el2_lsu"],["port","logic"]],["lsu_axi_bid",[[143,3],[143,54]],[[143,43],[143,54]],["el2_lsu"],["port","logic"]],["lsu_axi_arvalid",[[146,3],[146,58]],[[146,43],[146,58]],["el2_lsu"],["port","logic"]],["lsu_axi_arready",[[147,3],[147,58]],[[147,43],[147,58]],["el2_lsu"],["port","logic"]],["lsu_axi_arid",[[148,3],[148,55]],[[148,43],[148,55]],["el2_lsu"],["port","logic"]],["lsu_axi_araddr",[[149,3],[149,57]],[[149,43],[149,57]],["el2_lsu"],["port","logic"]],["lsu_axi_arregion",[[150,3],[150,59]],[[150,43],[150,59]],["el2_lsu"],["port","logic"]],["lsu_axi_arlen",[[151,3],[151,56]],[[151,43],[151,56]],["el2_lsu"],["port","logic"]],["lsu_axi_arsize",[[152,3],[152,57]],[[152,43],[152,57]],["el2_lsu"],["port","logic"]],["lsu_axi_arburst",[[153,3],[153,58]],[[153,43],[153,58]],["el2_lsu"],["port","logic"]],["lsu_axi_arlock",[[154,3],[154,57]],[[154,43],[154,57]],["el2_lsu"],["port","logic"]],["lsu_axi_arcache",[[155,3],[155,58]],[[155,43],[155,58]],["el2_lsu"],["port","logic"]],["lsu_axi_arprot",[[156,3],[156,57]],[[156,43],[156,57]],["el2_lsu"],["port","logic"]],["lsu_axi_arqos",[[157,3],[157,56]],[[157,43],[157,56]],["el2_lsu"],["port","logic"]],["lsu_axi_rvalid",[[159,3],[159,57]],[[159,43],[159,57]],["el2_lsu"],["port","logic"]],["lsu_axi_rready",[[160,3],[160,57]],[[160,43],[160,57]],["el2_lsu"],["port","logic"]],["lsu_axi_rid",[[161,3],[161,54]],[[161,43],[161,54]],["el2_lsu"],["port","logic"]],["lsu_axi_rdata",[[162,3],[162,56]],[[162,43],[162,56]],["el2_lsu"],["port","logic"]],["lsu_axi_rresp",[[163,3],[163,56]],[[163,43],[163,56]],["el2_lsu"],["port","logic"]],["lsu_axi_rlast",[[164,3],[164,56]],[[164,43],[164,56]],["el2_lsu"],["port","logic"]],["lsu_bus_clk_en",[[166,3],[166,57]],[[166,43],[166,57]],["el2_lsu"],["port","logic"]],["dma_dccm_req",[[169,3],[169,55]],[[169,43],[169,55]],["el2_lsu"],["port","logic"]],["dma_mem_tag",[[170,3],[170,54]],[[170,43],[170,54]],["el2_lsu"],["port","logic"]],["dma_mem_addr",[[171,3],[171,55]],[[171,43],[171,55]],["el2_lsu"],["port","logic"]],["dma_mem_sz",[[172,3],[172,53]],[[172,43],[172,53]],["el2_lsu"],["port","logic"]],["dma_mem_write",[[173,3],[173,56]],[[173,43],[173,56]],["el2_lsu"],["port","logic"]],["dma_mem_wdata",[[174,3],[174,56]],[[174,43],[174,56]],["el2_lsu"],["port","logic"]],["dccm_dma_rvalid",[[176,3],[176,58]],[[176,43],[176,58]],["el2_lsu"],["port","logic"]],["dccm_dma_ecc_error",[[177,3],[177,61]],[[177,43],[177,61]],["el2_lsu"],["port","logic"]],["dccm_dma_rtag",[[178,3],[178,56]],[[178,43],[178,56]],["el2_lsu"],["port","logic"]],["dccm_dma_rdata",[[179,3],[179,57]],[[179,43],[179,57]],["el2_lsu"],["port","logic"]],["dccm_ready",[[180,3],[180,53]],[[180,43],[180,53]],["el2_lsu"],["port","logic"]],["scan_mode",[[182,3],[182,52]],[[182,43],[182,52]],["el2_lsu"],["port","logic"]],["clk",[[183,3],[183,46]],[[183,43],[183,46]],["el2_lsu"],["port","logic"]],["active_clk",[[184,3],[184,53]],[[184,43],[184,53]],["el2_lsu"],["port","logic"]],["rst_l",[[185,3],[185,48]],[[185,43],[185,48]],["el2_lsu"],["port","logic"]],["lsu_dccm_rden_m",[[189,3],[189,31]],[[189,16],[189,31]],["el2_lsu"],["variable","logic"]],["lsu_dccm_rden_r",[[190,3],[190,31]],[[190,16],[190,31]],["el2_lsu"],["variable","logic"]],["store_data_m",[[191,3],[191,28]],[[191,16],[191,28]],["el2_lsu"],["variable","logic"]],["store_data_r",[[192,3],[192,28]],[[192,16],[192,28]],["el2_lsu"],["variable","logic"]],["store_data_hi_r",[[193,3],[193,31]],[[193,16],[193,31]],["el2_lsu"],["variable","logic"]],["store_data_lo_r",[[193,3],[193,48]],[[193,33],[193,48]],["el2_lsu"],["variable","store_data_hi_r"]],["store_datafn_hi_r",[[194,3],[194,33]],[[194,16],[194,33]],["el2_lsu"],["variable","logic"]],["store_datafn_lo_r",[[194,3],[194,52]],[[194,35],[194,52]],["el2_lsu"],["variable","store_datafn_hi_r"]],["sec_data_lo_m",[[195,3],[195,29]],[[195,16],[195,29]],["el2_lsu"],["variable","logic"]],["sec_data_hi_m",[[195,3],[195,44]],[[195,31],[195,44]],["el2_lsu"],["variable","sec_data_lo_m"]],["sec_data_lo_r",[[196,3],[196,29]],[[196,16],[196,29]],["el2_lsu"],["variable","logic"]],["sec_data_hi_r",[[196,3],[196,44]],[[196,31],[196,44]],["el2_lsu"],["variable","sec_data_lo_r"]],["lsu_ld_data_m",[[198,3],[198,29]],[[198,16],[198,29]],["el2_lsu"],["variable","logic"]],["dccm_rdata_hi_m",[[199,3],[199,31]],[[199,16],[199,31]],["el2_lsu"],["variable","logic"]],["dccm_rdata_lo_m",[[199,3],[199,48]],[[199,33],[199,48]],["el2_lsu"],["variable","dccm_rdata_hi_m"]],["dccm_data_ecc_hi_m",[[200,3],[200,34]],[[200,16],[200,34]],["el2_lsu"],["variable","logic"]],["dccm_data_ecc_lo_m",[[200,3],[200,54]],[[200,36],[200,54]],["el2_lsu"],["variable","dccm_data_ecc_hi_m"]],["lsu_single_ecc_error_m",[[201,3],[201,38]],[[201,16],[201,38]],["el2_lsu"],["variable","logic"]],["lsu_double_ecc_error_m",[[202,3],[202,38]],[[202,16],[202,38]],["el2_lsu"],["variable","logic"]],["lsu_ld_data_r",[[204,3],[204,29]],[[204,16],[204,29]],["el2_lsu"],["variable","logic"]],["lsu_ld_data_corr_r",[[205,3],[205,34]],[[205,16],[205,34]],["el2_lsu"],["variable","logic"]],["dccm_rdata_hi_r",[[206,3],[206,31]],[[206,16],[206,31]],["el2_lsu"],["variable","logic"]],["dccm_rdata_lo_r",[[206,3],[206,48]],[[206,33],[206,48]],["el2_lsu"],["variable","dccm_rdata_hi_r"]],["dccm_data_ecc_hi_r",[[207,3],[207,34]],[[207,16],[207,34]],["el2_lsu"],["variable","logic"]],["dccm_data_ecc_lo_r",[[207,3],[207,54]],[[207,36],[207,54]],["el2_lsu"],["variable","dccm_data_ecc_hi_r"]],["single_ecc_error_hi_r",[[208,3],[208,37]],[[208,16],[208,37]],["el2_lsu"],["variable","logic"]],["single_ecc_error_lo_r",[[208,3],[208,60]],[[208,39],[208,60]],["el2_lsu"],["variable","single_ecc_error_hi_r"]],["lsu_single_ecc_error_r",[[209,3],[209,38]],[[209,16],[209,38]],["el2_lsu"],["variable","logic"]],["lsu_double_ecc_error_r",[[210,3],[210,38]],[[210,16],[210,38]],["el2_lsu"],["variable","logic"]],["ld_single_ecc_error_r",[[211,3],[211,37]],[[211,16],[211,37]],["el2_lsu"],["variable","logic"]],["ld_single_ecc_error_r_ff",[[211,3],[211,63]],[[211,39],[211,63]],["el2_lsu"],["variable","ld_single_ecc_error_r"]],["picm_mask_data_m",[[213,3],[213,32]],[[213,16],[213,32]],["el2_lsu"],["variable","logic"]],["lsu_addr_d",[[215,3],[215,26]],[[215,16],[215,26]],["el2_lsu"],["variable","logic"]],["lsu_addr_m",[[215,3],[215,38]],[[215,28],[215,38]],["el2_lsu"],["variable","lsu_addr_d"]],["lsu_addr_r",[[215,3],[215,50]],[[215,40],[215,50]],["el2_lsu"],["variable","lsu_addr_m"]],["end_addr_d",[[216,3],[216,26]],[[216,16],[216,26]],["el2_lsu"],["variable","logic"]],["end_addr_m",[[216,3],[216,38]],[[216,28],[216,38]],["el2_lsu"],["variable","end_addr_d"]],["end_addr_r",[[216,3],[216,50]],[[216,40],[216,50]],["el2_lsu"],["variable","end_addr_m"]],["lsu_pkt_d",[[218,3],[218,29]],[[218,20],[218,29]],["el2_lsu"],["variable","el2_lsu_pkt_t"]],["lsu_pkt_m",[[218,3],[218,40]],[[218,31],[218,40]],["el2_lsu"],["variable","lsu_pkt_d"]],["lsu_pkt_r",[[218,3],[218,51]],[[218,42],[218,51]],["el2_lsu"],["variable","lsu_pkt_m"]],["lsu_i0_valid_d",[[219,3],[219,30]],[[219,16],[219,30]],["el2_lsu"],["variable","logic"]],["lsu_i0_valid_m",[[219,3],[219,46]],[[219,32],[219,46]],["el2_lsu"],["variable","lsu_i0_valid_d"]],["lsu_i0_valid_r",[[219,3],[219,62]],[[219,48],[219,62]],["el2_lsu"],["variable","lsu_i0_valid_m"]],["store_stbuf_reqvld_r",[[222,3],[222,36]],[[222,16],[222,36]],["el2_lsu"],["variable","logic"]],["ldst_stbuf_reqvld_r",[[223,3],[223,35]],[[223,16],[223,35]],["el2_lsu"],["variable","logic"]],["lsu_commit_r",[[225,3],[225,28]],[[225,16],[225,28]],["el2_lsu"],["variable","logic"]],["lsu_exc_m",[[226,3],[226,25]],[[226,16],[226,25]],["el2_lsu"],["variable","logic"]],["addr_in_dccm_d",[[228,3],[228,30]],[[228,16],[228,30]],["el2_lsu"],["variable","logic"]],["addr_in_dccm_m",[[228,3],[228,46]],[[228,32],[228,46]],["el2_lsu"],["variable","addr_in_dccm_d"]],["addr_in_dccm_r",[[228,3],[228,62]],[[228,48],[228,62]],["el2_lsu"],["variable","addr_in_dccm_m"]],["addr_in_pic_d",[[229,3],[229,29]],[[229,16],[229,29]],["el2_lsu"],["variable","logic"]],["addr_in_pic_m",[[229,3],[229,44]],[[229,31],[229,44]],["el2_lsu"],["variable","addr_in_pic_d"]],["addr_in_pic_r",[[229,3],[229,59]],[[229,46],[229,59]],["el2_lsu"],["variable","addr_in_pic_m"]],["ldst_dual_d",[[230,3],[230,27]],[[230,16],[230,27]],["el2_lsu"],["variable","logic"]],["ldst_dual_m",[[230,3],[230,40]],[[230,29],[230,40]],["el2_lsu"],["variable","ldst_dual_d"]],["ldst_dual_r",[[230,3],[230,53]],[[230,42],[230,53]],["el2_lsu"],["variable","ldst_dual_m"]],["addr_external_m",[[231,3],[231,31]],[[231,16],[231,31]],["el2_lsu"],["variable","logic"]],["stbuf_reqvld_any",[[233,3],[233,50]],[[233,34],[233,50]],["el2_lsu"],["variable","logic"]],["stbuf_reqvld_flushed_any",[[234,3],[234,58]],[[234,34],[234,58]],["el2_lsu"],["variable","logic"]],["stbuf_addr_any",[[235,3],[235,48]],[[235,34],[235,48]],["el2_lsu"],["variable","logic"]],["stbuf_data_any",[[236,3],[236,48]],[[236,34],[236,48]],["el2_lsu"],["variable","logic"]],["stbuf_ecc_any",[[237,3],[237,47]],[[237,34],[237,47]],["el2_lsu"],["variable","logic"]],["sec_data_lo_r_ff",[[238,3],[238,50]],[[238,34],[238,50]],["el2_lsu"],["variable","logic"]],["sec_data_hi_r_ff",[[238,3],[238,68]],[[238,52],[238,68]],["el2_lsu"],["variable","sec_data_lo_r_ff"]],["sec_data_ecc_hi_r_ff",[[239,3],[239,54]],[[239,34],[239,54]],["el2_lsu"],["variable","logic"]],["sec_data_ecc_lo_r_ff",[[239,3],[239,76]],[[239,56],[239,76]],["el2_lsu"],["variable","sec_data_ecc_hi_r_ff"]],["lsu_cmpen_m",[[241,3],[241,45]],[[241,34],[241,45]],["el2_lsu"],["variable","logic"]],["stbuf_fwddata_hi_m",[[242,3],[242,52]],[[242,34],[242,52]],["el2_lsu"],["variable","logic"]],["stbuf_fwddata_lo_m",[[243,3],[243,52]],[[243,34],[243,52]],["el2_lsu"],["variable","logic"]],["stbuf_fwdbyteen_hi_m",[[244,3],[244,54]],[[244,34],[244,54]],["el2_lsu"],["variable","logic"]],["stbuf_fwdbyteen_lo_m",[[245,3],[245,54]],[[245,34],[245,54]],["el2_lsu"],["variable","logic"]],["lsu_stbuf_commit_any",[[247,3],[247,36]],[[247,16],[247,36]],["el2_lsu"],["variable","logic"]],["lsu_stbuf_empty_any",[[248,3],[248,35]],[[248,16],[248,35]],["el2_lsu"],["variable","logic"]],["lsu_stbuf_full_any",[[249,3],[249,34]],[[249,16],[249,34]],["el2_lsu"],["variable","logic"]],["lsu_busreq_r",[[252,3],[252,28]],[[252,16],[252,28]],["el2_lsu"],["variable","logic"]],["lsu_bus_buffer_pend_any",[[253,3],[253,39]],[[253,16],[253,39]],["el2_lsu"],["variable","logic"]],["lsu_bus_buffer_empty_any",[[254,3],[254,40]],[[254,16],[254,40]],["el2_lsu"],["variable","logic"]],["lsu_bus_buffer_full_any",[[255,3],[255,39]],[[255,16],[255,39]],["el2_lsu"],["variable","logic"]],["lsu_busreq_m",[[256,3],[256,28]],[[256,16],[256,28]],["el2_lsu"],["variable","logic"]],["bus_read_data_m",[[257,3],[257,31]],[[257,16],[257,31]],["el2_lsu"],["variable","logic"]],["flush_m_up",[[259,3],[259,26]],[[259,16],[259,26]],["el2_lsu"],["variable","logic"]],["flush_r",[[259,3],[259,35]],[[259,28],[259,35]],["el2_lsu"],["variable","flush_m_up"]],["is_sideeffects_m",[[260,3],[260,32]],[[260,16],[260,32]],["el2_lsu"],["variable","logic"]],["dma_mem_tag_d",[[261,3],[261,29]],[[261,16],[261,29]],["el2_lsu"],["variable","logic"]],["dma_mem_tag_m",[[261,3],[261,44]],[[261,31],[261,44]],["el2_lsu"],["variable","dma_mem_tag_d"]],["ldst_nodma_mtor",[[262,3],[262,31]],[[262,16],[262,31]],["el2_lsu"],["variable","logic"]],["dma_dccm_wen",[[263,3],[263,28]],[[263,16],[263,28]],["el2_lsu"],["variable","logic"]],["dma_pic_wen",[[263,3],[263,41]],[[263,30],[263,41]],["el2_lsu"],["variable","dma_dccm_wen"]],["dma_dccm_wdata_lo",[[264,3],[264,33]],[[264,16],[264,33]],["el2_lsu"],["variable","logic"]],["dma_dccm_wdata_hi",[[264,3],[264,52]],[[264,35],[264,52]],["el2_lsu"],["variable","dma_dccm_wdata_lo"]],["dma_dccm_wdata_ecc_lo",[[265,3],[265,54]],[[265,33],[265,54]],["el2_lsu"],["variable","logic"]],["dma_dccm_wdata_ecc_hi",[[265,3],[265,77]],[[265,56],[265,77]],["el2_lsu"],["variable","dma_dccm_wdata_ecc_lo"]],["lsu_busm_clken",[[268,3],[268,30]],[[268,16],[268,30]],["el2_lsu"],["variable","logic"]],["lsu_bus_obuf_c1_clken",[[269,3],[269,37]],[[269,16],[269,37]],["el2_lsu"],["variable","logic"]],["lsu_c1_m_clk",[[270,3],[270,28]],[[270,16],[270,28]],["el2_lsu"],["variable","logic"]],["lsu_c1_r_clk",[[270,3],[270,42]],[[270,30],[270,42]],["el2_lsu"],["variable","lsu_c1_m_clk"]],["lsu_c2_m_clk",[[271,3],[271,28]],[[271,16],[271,28]],["el2_lsu"],["variable","logic"]],["lsu_c2_r_clk",[[271,3],[271,42]],[[271,30],[271,42]],["el2_lsu"],["variable","lsu_c2_m_clk"]],["lsu_store_c1_m_clk",[[272,3],[272,34]],[[272,16],[272,34]],["el2_lsu"],["variable","logic"]],["lsu_store_c1_r_clk",[[272,3],[272,54]],[[272,36],[272,54]],["el2_lsu"],["variable","lsu_store_c1_m_clk"]],["lsu_stbuf_c1_clk",[[274,3],[274,32]],[[274,16],[274,32]],["el2_lsu"],["variable","logic"]],["lsu_bus_ibuf_c1_clk",[[275,3],[275,35]],[[275,16],[275,35]],["el2_lsu"],["variable","logic"]],["lsu_bus_obuf_c1_clk",[[275,3],[275,56]],[[275,37],[275,56]],["el2_lsu"],["variable","lsu_bus_ibuf_c1_clk"]],["lsu_bus_buf_c1_clk",[[275,3],[275,76]],[[275,58],[275,76]],["el2_lsu"],["variable","lsu_bus_obuf_c1_clk"]],["lsu_busm_clk",[[276,3],[276,28]],[[276,16],[276,28]],["el2_lsu"],["variable","logic"]],["lsu_free_c2_clk",[[277,3],[277,31]],[[277,16],[277,31]],["el2_lsu"],["variable","logic"]],["lsu_raw_fwd_lo_m",[[279,3],[279,32]],[[279,16],[279,32]],["el2_lsu"],["variable","logic"]],["lsu_raw_fwd_hi_m",[[279,3],[279,50]],[[279,34],[279,50]],["el2_lsu"],["variable","lsu_raw_fwd_lo_m"]],["lsu_raw_fwd_lo_r",[[280,3],[280,32]],[[280,16],[280,32]],["el2_lsu"],["variable","logic"]],["lsu_raw_fwd_hi_r",[[280,3],[280,50]],[[280,34],[280,50]],["el2_lsu"],["variable","lsu_raw_fwd_lo_r"]],["lsu_lsc_ctl",[[285,3],[285,46]],[[285,30],[285,41]],["el2_lsu"],["instance","el2_lsu_lsc_ctl"]],["dccm_ctl",[[338,3],[347,4]],[[338,31],[338,39]],["el2_lsu"],["instance","el2_lsu_dccm_ctl"]],["stbuf",[[349,3],[355,4]],[[349,28],[349,33]],["el2_lsu"],["instance","el2_lsu_stbuf"]],["ecc",[[357,3],[363,4]],[[357,26],[357,29]],["el2_lsu"],["instance","el2_lsu_ecc"]],["trigger",[[365,3],[368,4]],[[365,30],[365,37]],["el2_lsu"],["instance","el2_lsu_trigger"]],["clkdomain",[[371,3],[371,46]],[[371,32],[371,41]],["el2_lsu"],["instance","el2_lsu_clkdomain"]],["bus_intf",[[374,3],[383,4]],[[374,31],[374,39]],["el2_lsu"],["instance","el2_lsu_bus_intf"]],["dma_mem_tag_mff",[[386,3],[386,111]],[[386,14],[386,29]],["el2_lsu"],["instance","rvdff"]],["lsu_raw_fwd_r_ff",[[387,3],[387,155]],[[387,14],[387,30]],["el2_lsu"],["instance","rvdff"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv",[[[[[["veer_wrapper_dmi",[[[23,0],[26,0]],[[0,0],[208,8]],[[26,0],[357,2]]],[[23,7],[23,23]],[],["module"]],[528,0]],[[["pt",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,0],[173,1]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh",[[0,22],[0,24]]],["veer_wrapper_dmi"],["parameter-port","el2_param_t"]],["clk",[[120,3],[120,46]],[[120,43],[120,46]],["veer_wrapper_dmi"],["port","logic"]],["rst_l",[[121,3],[121,48]],[[121,43],[121,48]],["veer_wrapper_dmi"],["port","logic"]],["dbg_rst_l",[[122,3],[122,52]],[[122,43],[122,52]],["veer_wrapper_dmi"],["port","logic"]],["rst_vec",[[123,3],[123,50]],[[123,43],[123,50]],["veer_wrapper_dmi"],["port","logic"]],["nmi_int",[[124,3],[124,50]],[[124,43],[124,50]],["veer_wrapper_dmi"],["port","logic"]],["nmi_vec",[[125,3],[125,50]],[[125,43],[125,50]],["veer_wrapper_dmi"],["port","logic"]],["trace_rv_i_insn_ip",[[128,3],[128,61]],[[128,43],[128,61]],["veer_wrapper_dmi"],["port","logic"]],["trace_rv_i_address_ip",[[129,3],[129,64]],[[129,43],[129,64]],["veer_wrapper_dmi"],["port","logic"]],["trace_rv_i_valid_ip",[[130,3],[130,62]],[[130,43],[130,62]],["veer_wrapper_dmi"],["port","logic"]],["trace_rv_i_exception_ip",[[131,3],[131,66]],[[131,43],[131,66]],["veer_wrapper_dmi"],["port","logic"]],["trace_rv_i_ecause_ip",[[132,3],[132,63]],[[132,43],[132,63]],["veer_wrapper_dmi"],["port","logic"]],["trace_rv_i_interrupt_ip",[[133,3],[133,66]],[[133,43],[133,66]],["veer_wrapper_dmi"],["port","logic"]],["trace_rv_i_tval_ip",[[134,3],[134,61]],[[134,43],[134,61]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_awvalid",[[140,3],[140,58]],[[140,43],[140,58]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_awready",[[141,3],[141,58]],[[141,43],[141,58]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_awid",[[142,3],[142,55]],[[142,43],[142,55]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_awaddr",[[143,3],[143,57]],[[143,43],[143,57]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_awregion",[[144,3],[144,59]],[[144,43],[144,59]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_awlen",[[145,3],[145,56]],[[145,43],[145,56]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_awsize",[[146,3],[146,57]],[[146,43],[146,57]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_awburst",[[147,3],[147,58]],[[147,43],[147,58]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_awlock",[[148,3],[148,57]],[[148,43],[148,57]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_awcache",[[149,3],[149,58]],[[149,43],[149,58]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_awprot",[[150,3],[150,57]],[[150,43],[150,57]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_awqos",[[151,3],[151,56]],[[151,43],[151,56]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_wvalid",[[153,3],[153,57]],[[153,43],[153,57]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_wready",[[154,3],[154,57]],[[154,43],[154,57]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_wdata",[[155,3],[155,56]],[[155,43],[155,56]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_wstrb",[[156,3],[156,56]],[[156,43],[156,56]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_wlast",[[157,3],[157,56]],[[157,43],[157,56]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_bvalid",[[159,3],[159,57]],[[159,43],[159,57]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_bready",[[160,3],[160,57]],[[160,43],[160,57]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_bresp",[[161,3],[161,56]],[[161,43],[161,56]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_bid",[[162,3],[162,54]],[[162,43],[162,54]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_arvalid",[[165,3],[165,58]],[[165,43],[165,58]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_arready",[[166,3],[166,58]],[[166,43],[166,58]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_arid",[[167,3],[167,55]],[[167,43],[167,55]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_araddr",[[168,3],[168,57]],[[168,43],[168,57]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_arregion",[[169,3],[169,59]],[[169,43],[169,59]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_arlen",[[170,3],[170,56]],[[170,43],[170,56]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_arsize",[[171,3],[171,57]],[[171,43],[171,57]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_arburst",[[172,3],[172,58]],[[172,43],[172,58]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_arlock",[[173,3],[173,57]],[[173,43],[173,57]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_arcache",[[174,3],[174,58]],[[174,43],[174,58]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_arprot",[[175,3],[175,57]],[[175,43],[175,57]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_arqos",[[176,3],[176,56]],[[176,43],[176,56]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_rvalid",[[178,3],[178,57]],[[178,43],[178,57]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_rready",[[179,3],[179,57]],[[179,43],[179,57]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_rid",[[180,3],[180,54]],[[180,43],[180,54]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_rdata",[[181,3],[181,56]],[[181,43],[181,56]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_rresp",[[182,3],[182,56]],[[182,43],[182,56]],["veer_wrapper_dmi"],["port","logic"]],["lsu_axi_rlast",[[183,3],[183,56]],[[183,43],[183,56]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_awvalid",[[187,3],[187,58]],[[187,43],[187,58]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_awready",[[188,3],[188,58]],[[188,43],[188,58]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_awid",[[189,3],[189,55]],[[189,43],[189,55]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_awaddr",[[190,3],[190,57]],[[190,43],[190,57]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_awregion",[[191,3],[191,59]],[[191,43],[191,59]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_awlen",[[192,3],[192,56]],[[192,43],[192,56]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_awsize",[[193,3],[193,57]],[[193,43],[193,57]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_awburst",[[194,3],[194,58]],[[194,43],[194,58]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_awlock",[[195,3],[195,57]],[[195,43],[195,57]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_awcache",[[196,3],[196,58]],[[196,43],[196,58]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_awprot",[[197,3],[197,57]],[[197,43],[197,57]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_awqos",[[198,3],[198,56]],[[198,43],[198,56]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_wvalid",[[200,3],[200,57]],[[200,43],[200,57]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_wready",[[201,3],[201,57]],[[201,43],[201,57]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_wdata",[[202,3],[202,56]],[[202,43],[202,56]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_wstrb",[[203,3],[203,56]],[[203,43],[203,56]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_wlast",[[204,3],[204,56]],[[204,43],[204,56]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_bvalid",[[206,3],[206,57]],[[206,43],[206,57]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_bready",[[207,3],[207,57]],[[207,43],[207,57]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_bresp",[[208,3],[208,56]],[[208,43],[208,56]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_bid",[[209,3],[209,54]],[[209,43],[209,54]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_arvalid",[[212,3],[212,58]],[[212,43],[212,58]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_arready",[[213,3],[213,58]],[[213,43],[213,58]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_arid",[[214,3],[214,55]],[[214,43],[214,55]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_araddr",[[215,3],[215,57]],[[215,43],[215,57]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_arregion",[[216,3],[216,59]],[[216,43],[216,59]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_arlen",[[217,3],[217,56]],[[217,43],[217,56]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_arsize",[[218,3],[218,57]],[[218,43],[218,57]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_arburst",[[219,3],[219,58]],[[219,43],[219,58]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_arlock",[[220,3],[220,57]],[[220,43],[220,57]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_arcache",[[221,3],[221,58]],[[221,43],[221,58]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_arprot",[[222,3],[222,57]],[[222,43],[222,57]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_arqos",[[223,3],[223,56]],[[223,43],[223,56]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_rvalid",[[225,3],[225,57]],[[225,43],[225,57]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_rready",[[226,3],[226,57]],[[226,43],[226,57]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_rid",[[227,3],[227,54]],[[227,43],[227,54]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_rdata",[[228,3],[228,56]],[[228,43],[228,56]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_rresp",[[229,3],[229,56]],[[229,43],[229,56]],["veer_wrapper_dmi"],["port","logic"]],["ifu_axi_rlast",[[230,3],[230,56]],[[230,43],[230,56]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_awvalid",[[234,3],[234,57]],[[234,43],[234,57]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_awready",[[235,3],[235,57]],[[235,43],[235,57]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_awid",[[236,3],[236,54]],[[236,43],[236,54]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_awaddr",[[237,3],[237,56]],[[237,43],[237,56]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_awregion",[[238,3],[238,58]],[[238,43],[238,58]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_awlen",[[239,3],[239,55]],[[239,43],[239,55]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_awsize",[[240,3],[240,56]],[[240,43],[240,56]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_awburst",[[241,3],[241,57]],[[241,43],[241,57]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_awlock",[[242,3],[242,56]],[[242,43],[242,56]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_awcache",[[243,3],[243,57]],[[243,43],[243,57]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_awprot",[[244,3],[244,56]],[[244,43],[244,56]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_awqos",[[245,3],[245,55]],[[245,43],[245,55]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_wvalid",[[247,3],[247,56]],[[247,43],[247,56]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_wready",[[248,3],[248,56]],[[248,43],[248,56]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_wdata",[[249,3],[249,55]],[[249,43],[249,55]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_wstrb",[[250,3],[250,55]],[[250,43],[250,55]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_wlast",[[251,3],[251,55]],[[251,43],[251,55]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_bvalid",[[253,3],[253,56]],[[253,43],[253,56]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_bready",[[254,3],[254,56]],[[254,43],[254,56]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_bresp",[[255,3],[255,55]],[[255,43],[255,55]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_bid",[[256,3],[256,53]],[[256,43],[256,53]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_arvalid",[[259,3],[259,57]],[[259,43],[259,57]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_arready",[[260,3],[260,57]],[[260,43],[260,57]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_arid",[[261,3],[261,54]],[[261,43],[261,54]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_araddr",[[262,3],[262,56]],[[262,43],[262,56]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_arregion",[[263,3],[263,58]],[[263,43],[263,58]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_arlen",[[264,3],[264,55]],[[264,43],[264,55]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_arsize",[[265,3],[265,56]],[[265,43],[265,56]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_arburst",[[266,3],[266,57]],[[266,43],[266,57]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_arlock",[[267,3],[267,56]],[[267,43],[267,56]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_arcache",[[268,3],[268,57]],[[268,43],[268,57]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_arprot",[[269,3],[269,56]],[[269,43],[269,56]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_arqos",[[270,3],[270,55]],[[270,43],[270,55]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_rvalid",[[272,3],[272,56]],[[272,43],[272,56]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_rready",[[273,3],[273,56]],[[273,43],[273,56]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_rid",[[274,3],[274,53]],[[274,43],[274,53]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_rdata",[[275,3],[275,55]],[[275,43],[275,55]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_rresp",[[276,3],[276,55]],[[276,43],[276,55]],["veer_wrapper_dmi"],["port","logic"]],["sb_axi_rlast",[[277,3],[277,55]],[[277,43],[277,55]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_awvalid",[[281,3],[281,58]],[[281,43],[281,58]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_awready",[[282,3],[282,58]],[[282,43],[282,58]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_awid",[[283,3],[283,55]],[[283,43],[283,55]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_awaddr",[[284,3],[284,57]],[[284,43],[284,57]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_awsize",[[285,3],[285,57]],[[285,43],[285,57]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_awprot",[[286,3],[286,57]],[[286,43],[286,57]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_awlen",[[287,3],[287,56]],[[287,43],[287,56]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_awburst",[[288,3],[288,58]],[[288,43],[288,58]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_wvalid",[[291,3],[291,57]],[[291,43],[291,57]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_wready",[[292,3],[292,57]],[[292,43],[292,57]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_wdata",[[293,3],[293,56]],[[293,43],[293,56]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_wstrb",[[294,3],[294,56]],[[294,43],[294,56]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_wlast",[[295,3],[295,56]],[[295,43],[295,56]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_bvalid",[[297,3],[297,57]],[[297,43],[297,57]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_bready",[[298,3],[298,57]],[[298,43],[298,57]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_bresp",[[299,3],[299,56]],[[299,43],[299,56]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_bid",[[300,3],[300,54]],[[300,43],[300,54]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_arvalid",[[303,3],[303,58]],[[303,43],[303,58]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_arready",[[304,3],[304,58]],[[304,43],[304,58]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_arid",[[305,3],[305,55]],[[305,43],[305,55]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_araddr",[[306,3],[306,57]],[[306,43],[306,57]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_arsize",[[307,3],[307,57]],[[307,43],[307,57]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_arprot",[[308,3],[308,57]],[[308,43],[308,57]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_arlen",[[309,3],[309,56]],[[309,43],[309,56]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_arburst",[[310,3],[310,58]],[[310,43],[310,58]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_rvalid",[[312,3],[312,57]],[[312,43],[312,57]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_rready",[[313,3],[313,57]],[[313,43],[313,57]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_rid",[[314,3],[314,54]],[[314,43],[314,54]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_rdata",[[315,3],[315,56]],[[315,43],[315,56]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_rresp",[[316,3],[316,56]],[[316,43],[316,56]],["veer_wrapper_dmi"],["port","logic"]],["dma_axi_rlast",[[317,3],[317,56]],[[317,43],[317,56]],["veer_wrapper_dmi"],["port","logic"]],["lsu_bus_clk_en",[[320,3],[320,57]],[[320,43],[320,57]],["veer_wrapper_dmi"],["port","logic"]],["ifu_bus_clk_en",[[321,3],[321,57]],[[321,43],[321,57]],["veer_wrapper_dmi"],["port","logic"]],["dbg_bus_clk_en",[[322,3],[322,57]],[[322,43],[322,57]],["veer_wrapper_dmi"],["port","logic"]],["dma_bus_clk_en",[[323,3],[323,57]],[[323,43],[323,57]],["veer_wrapper_dmi"],["port","logic"]],["timer_int",[[325,3],[325,52]],[[325,43],[325,52]],["veer_wrapper_dmi"],["port","logic"]],["extintsrc_req",[[326,3],[326,56]],[[326,43],[326,56]],["veer_wrapper_dmi"],["port","logic"]],["dec_tlu_perfcnt0",[[328,3],[328,59]],[[328,43],[328,59]],["veer_wrapper_dmi"],["port","logic"]],["dec_tlu_perfcnt1",[[329,3],[329,59]],[[329,43],[329,59]],["veer_wrapper_dmi"],["port","logic"]],["dec_tlu_perfcnt2",[[330,3],[330,59]],[[330,43],[330,59]],["veer_wrapper_dmi"],["port","logic"]],["dec_tlu_perfcnt3",[[331,3],[331,59]],[[331,43],[331,59]],["veer_wrapper_dmi"],["port","logic"]],["dmi_reg_en",[[334,3],[334,53]],[[334,43],[334,53]],["veer_wrapper_dmi"],["port","logic"]],["dmi_reg_addr",[[335,3],[335,55]],[[335,43],[335,55]],["veer_wrapper_dmi"],["port","logic"]],["dmi_reg_wr_en",[[336,3],[336,56]],[[336,43],[336,56]],["veer_wrapper_dmi"],["port","logic"]],["dmi_reg_wdata",[[337,3],[337,49]],[[337,36],[337,49]],["veer_wrapper_dmi"],["port","logic"]],["dmi_reg_rdata",[[338,3],[338,49]],[[338,36],[338,49]],["veer_wrapper_dmi"],["port","logic"]],["dmi_hard_reset",[[339,3],[339,57]],[[339,43],[339,57]],["veer_wrapper_dmi"],["port","logic"]],["mpc_debug_halt_req",[[342,3],[342,61]],[[342,43],[342,61]],["veer_wrapper_dmi"],["port","logic"]],["mpc_debug_run_req",[[343,3],[343,60]],[[343,43],[343,60]],["veer_wrapper_dmi"],["port","logic"]],["mpc_reset_run_req",[[344,3],[344,60]],[[344,43],[344,60]],["veer_wrapper_dmi"],["port","logic"]],["mpc_debug_halt_ack",[[345,3],[345,61]],[[345,43],[345,61]],["veer_wrapper_dmi"],["port","logic"]],["mpc_debug_run_ack",[[346,3],[346,60]],[[346,43],[346,60]],["veer_wrapper_dmi"],["port","logic"]],["debug_brkpt_status",[[347,3],[347,61]],[[347,43],[347,61]],["veer_wrapper_dmi"],["port","logic"]],["i_cpu_halt_req",[[349,3],[349,57]],[[349,43],[349,57]],["veer_wrapper_dmi"],["port","logic"]],["o_cpu_halt_ack",[[350,3],[350,57]],[[350,43],[350,57]],["veer_wrapper_dmi"],["port","logic"]],["o_cpu_halt_status",[[351,3],[351,60]],[[351,43],[351,60]],["veer_wrapper_dmi"],["port","logic"]],["o_debug_mode_status",[[352,3],[352,62]],[[352,43],[352,62]],["veer_wrapper_dmi"],["port","logic"]],["i_cpu_run_req",[[353,3],[353,56]],[[353,43],[353,56]],["veer_wrapper_dmi"],["port","logic"]],["o_cpu_run_ack",[[354,3],[354,56]],[[354,43],[354,56]],["veer_wrapper_dmi"],["port","logic"]],["scan_mode",[[355,3],[355,52]],[[355,43],[355,52]],["veer_wrapper_dmi"],["port","logic"]],["mbist_mode",[[356,3],[356,53]],[[356,43],[356,53]],["veer_wrapper_dmi"],["port","logic"]],["dccm_ext_in_pkt",[[359,3],[359,65]],[[359,50],[359,65]],["veer_wrapper_dmi"],["variable","el2_dccm_ext_in_pkt_t"]],["iccm_ext_in_pkt",[[360,3],[360,64]],[[360,49],[360,64]],["veer_wrapper_dmi"],["variable","el2_ccm_ext_in_pkt_t"]],["ic_data_ext_in_pkt",[[361,3],[361,97]],[[361,79],[361,97]],["veer_wrapper_dmi"],["variable","el2_ic_data_ext_in_pkt_t"]],["ic_tag_ext_in_pkt",[[362,3],[362,70]],[[362,53],[362,70]],["veer_wrapper_dmi"],["variable","el2_ic_tag_ext_in_pkt_t"]],["active_l2clk",[[364,3],[364,49]],[[364,37],[364,49]],["veer_wrapper_dmi"],["variable","logic"]],["free_l2clk",[[365,3],[365,47]],[[365,37],[365,47]],["veer_wrapper_dmi"],["variable","logic"]],["dccm_wren",[[368,3],[368,26]],[[368,17],[368,26]],["veer_wrapper_dmi"],["variable","logic"]],["dccm_rden",[[369,3],[369,26]],[[369,17],[369,26]],["veer_wrapper_dmi"],["variable","logic"]],["dccm_wr_addr_lo",[[370,3],[370,51]],[[370,36],[370,51]],["veer_wrapper_dmi"],["variable","logic"]],["dccm_wr_addr_hi",[[371,3],[371,51]],[[371,36],[371,51]],["veer_wrapper_dmi"],["variable","logic"]],["dccm_rd_addr_lo",[[372,3],[372,51]],[[372,36],[372,51]],["veer_wrapper_dmi"],["variable","logic"]],["dccm_rd_addr_hi",[[373,3],[373,51]],[[373,36],[373,51]],["veer_wrapper_dmi"],["variable","logic"]],["dccm_wr_data_lo",[[374,3],[374,51]],[[374,36],[374,51]],["veer_wrapper_dmi"],["variable","logic"]],["dccm_wr_data_hi",[[375,3],[375,51]],[[375,36],[375,51]],["veer_wrapper_dmi"],["variable","logic"]],["dccm_rd_data_lo",[[377,3],[377,51]],[[377,36],[377,51]],["veer_wrapper_dmi"],["variable","logic"]],["dccm_rd_data_hi",[[378,3],[378,51]],[[378,36],[378,51]],["veer_wrapper_dmi"],["variable","logic"]],["ic_rw_addr",[[383,3],[383,27]],[[383,17],[383,27]],["veer_wrapper_dmi"],["variable","logic"]],["ic_wr_en",[[384,3],[384,44]],[[384,36],[384,44]],["veer_wrapper_dmi"],["variable","logic"]],["ic_rd_en",[[385,3],[385,25]],[[385,17],[385,25]],["veer_wrapper_dmi"],["variable","logic"]],["ic_tag_valid",[[388,3],[388,48]],[[388,36],[388,48]],["veer_wrapper_dmi"],["variable","logic"]],["ic_rd_hit",[[390,3],[390,45]],[[390,36],[390,45]],["veer_wrapper_dmi"],["variable","logic"]],["ic_tag_perr",[[391,3],[391,28]],[[391,17],[391,28]],["veer_wrapper_dmi"],["variable","logic"]],["ic_debug_addr",[[393,3],[393,46]],[[393,33],[393,46]],["veer_wrapper_dmi"],["variable","logic"]],["ic_debug_rd_en",[[394,3],[394,31]],[[394,17],[394,31]],["veer_wrapper_dmi"],["variable","logic"]],["ic_debug_wr_en",[[395,3],[395,31]],[[395,17],[395,31]],["veer_wrapper_dmi"],["variable","logic"]],["ic_debug_tag_array",[[396,3],[396,35]],[[396,17],[396,35]],["veer_wrapper_dmi"],["variable","logic"]],["ic_debug_way",[[397,3],[397,48]],[[397,36],[397,48]],["veer_wrapper_dmi"],["variable","logic"]],["ictag_debug_rd_data",[[399,3],[399,36]],[[399,17],[399,36]],["veer_wrapper_dmi"],["variable","logic"]],["ic_wr_data",[[400,3],[400,52]],[[400,42],[400,52]],["veer_wrapper_dmi"],["variable","logic"]],["ic_rd_data",[[401,3],[401,27]],[[401,17],[401,27]],["veer_wrapper_dmi"],["variable","logic"]],["ic_debug_rd_data",[[402,3],[402,33]],[[402,17],[402,33]],["veer_wrapper_dmi"],["variable","logic"]],["ic_debug_wr_data",[[403,3],[403,33]],[[403,17],[403,33]],["veer_wrapper_dmi"],["variable","logic"]],["ic_eccerr",[[405,3],[405,44]],[[405,35],[405,44]],["veer_wrapper_dmi"],["variable","logic"]],["ic_parerr",[[406,3],[406,44]],[[406,35],[406,44]],["veer_wrapper_dmi"],["variable","logic"]],["ic_premux_data",[[408,3],[408,31]],[[408,17],[408,31]],["veer_wrapper_dmi"],["variable","logic"]],["ic_sel_premux_data",[[409,3],[409,35]],[[409,17],[409,35]],["veer_wrapper_dmi"],["variable","logic"]],["iccm_rw_addr",[[412,3],[412,43]],[[412,31],[412,43]],["veer_wrapper_dmi"],["variable","logic"]],["iccm_wren",[[413,3],[413,28]],[[413,19],[413,28]],["veer_wrapper_dmi"],["variable","logic"]],["iccm_rden",[[414,3],[414,28]],[[414,19],[414,28]],["veer_wrapper_dmi"],["variable","logic"]],["iccm_wr_size",[[415,3],[415,31]],[[415,19],[415,31]],["veer_wrapper_dmi"],["variable","logic"]],["iccm_wr_data",[[416,3],[416,31]],[[416,19],[416,31]],["veer_wrapper_dmi"],["variable","logic"]],["iccm_buf_correct_ecc",[[417,3],[417,39]],[[417,19],[417,39]],["veer_wrapper_dmi"],["variable","logic"]],["iccm_correction_state",[[418,3],[418,40]],[[418,19],[418,40]],["veer_wrapper_dmi"],["variable","logic"]],["iccm_rd_data",[[420,3],[420,31]],[[420,19],[420,31]],["veer_wrapper_dmi"],["variable","logic"]],["iccm_rd_data_ecc",[[421,3],[421,35]],[[421,19],[421,35]],["veer_wrapper_dmi"],["variable","logic"]],["core_rst_l",[[423,3],[423,26]],[[423,16],[423,26]],["veer_wrapper_dmi"],["variable","logic"]],["jtag_tdoEn",[[424,3],[424,26]],[[424,16],[424,26]],["veer_wrapper_dmi"],["variable","logic"]],["dccm_clk_override",[[426,3],[426,33]],[[426,16],[426,33]],["veer_wrapper_dmi"],["variable","logic"]],["icm_clk_override",[[427,3],[427,32]],[[427,16],[427,32]],["veer_wrapper_dmi"],["variable","logic"]],["dec_tlu_core_ecc_disable",[[428,3],[428,40]],[[428,16],[428,40]],["veer_wrapper_dmi"],["variable","logic"]],["haddr",[[431,3],[431,34]],[[431,29],[431,34]],["veer_wrapper_dmi"],["variable","logic"]],["hburst",[[432,3],[432,35]],[[432,29],[432,35]],["veer_wrapper_dmi"],["variable","logic"]],["hmastlock",[[433,3],[433,38]],[[433,29],[433,38]],["veer_wrapper_dmi"],["variable","logic"]],["hprot",[[434,3],[434,34]],[[434,29],[434,34]],["veer_wrapper_dmi"],["variable","logic"]],["hsize",[[435,3],[435,34]],[[435,29],[435,34]],["veer_wrapper_dmi"],["variable","logic"]],["htrans",[[436,3],[436,35]],[[436,29],[436,35]],["veer_wrapper_dmi"],["variable","logic"]],["hwrite",[[437,3],[437,35]],[[437,29],[437,35]],["veer_wrapper_dmi"],["variable","logic"]],["hrdata",[[439,3],[439,35]],[[439,29],[439,35]],["veer_wrapper_dmi"],["variable","logic"]],["hready",[[440,3],[440,35]],[[440,29],[440,35]],["veer_wrapper_dmi"],["variable","logic"]],["hresp",[[441,3],[441,34]],[[441,29],[441,34]],["veer_wrapper_dmi"],["variable","logic"]],["lsu_haddr",[[444,3],[444,38]],[[444,29],[444,38]],["veer_wrapper_dmi"],["variable","logic"]],["lsu_hburst",[[445,3],[445,39]],[[445,29],[445,39]],["veer_wrapper_dmi"],["variable","logic"]],["lsu_hmastlock",[[446,3],[446,42]],[[446,29],[446,42]],["veer_wrapper_dmi"],["variable","logic"]],["lsu_hprot",[[447,3],[447,38]],[[447,29],[447,38]],["veer_wrapper_dmi"],["variable","logic"]],["lsu_hsize",[[448,3],[448,38]],[[448,29],[448,38]],["veer_wrapper_dmi"],["variable","logic"]],["lsu_htrans",[[449,3],[449,39]],[[449,29],[449,39]],["veer_wrapper_dmi"],["variable","logic"]],["lsu_hwrite",[[450,3],[450,39]],[[450,29],[450,39]],["veer_wrapper_dmi"],["variable","logic"]],["lsu_hwdata",[[451,3],[451,39]],[[451,29],[451,39]],["veer_wrapper_dmi"],["variable","logic"]],["lsu_hrdata",[[453,3],[453,39]],[[453,29],[453,39]],["veer_wrapper_dmi"],["variable","logic"]],["lsu_hready",[[454,3],[454,39]],[[454,29],[454,39]],["veer_wrapper_dmi"],["variable","logic"]],["lsu_hresp",[[455,3],[455,38]],[[455,29],[455,38]],["veer_wrapper_dmi"],["variable","logic"]],["sb_haddr",[[457,3],[457,37]],[[457,29],[457,37]],["veer_wrapper_dmi"],["variable","logic"]],["sb_hburst",[[458,3],[458,38]],[[458,29],[458,38]],["veer_wrapper_dmi"],["variable","logic"]],["sb_hmastlock",[[459,3],[459,41]],[[459,29],[459,41]],["veer_wrapper_dmi"],["variable","logic"]],["sb_hprot",[[460,3],[460,37]],[[460,29],[460,37]],["veer_wrapper_dmi"],["variable","logic"]],["sb_hsize",[[461,3],[461,37]],[[461,29],[461,37]],["veer_wrapper_dmi"],["variable","logic"]],["sb_htrans",[[462,3],[462,38]],[[462,29],[462,38]],["veer_wrapper_dmi"],["variable","logic"]],["sb_hwrite",[[463,3],[463,38]],[[463,29],[463,38]],["veer_wrapper_dmi"],["variable","logic"]],["sb_hwdata",[[464,3],[464,38]],[[464,29],[464,38]],["veer_wrapper_dmi"],["variable","logic"]],["sb_hrdata",[[466,4],[466,38]],[[466,29],[466,38]],["veer_wrapper_dmi"],["variable","logic"]],["sb_hready",[[467,4],[467,38]],[[467,29],[467,38]],["veer_wrapper_dmi"],["variable","logic"]],["sb_hresp",[[468,4],[468,37]],[[468,29],[468,37]],["veer_wrapper_dmi"],["variable","logic"]],["dma_hsel",[[471,3],[471,37]],[[471,29],[471,37]],["veer_wrapper_dmi"],["variable","logic"]],["dma_haddr",[[472,3],[472,38]],[[472,29],[472,38]],["veer_wrapper_dmi"],["variable","logic"]],["dma_hburst",[[473,3],[473,39]],[[473,29],[473,39]],["veer_wrapper_dmi"],["variable","logic"]],["dma_hmastlock",[[474,3],[474,42]],[[474,29],[474,42]],["veer_wrapper_dmi"],["variable","logic"]],["dma_hprot",[[475,3],[475,38]],[[475,29],[475,38]],["veer_wrapper_dmi"],["variable","logic"]],["dma_hsize",[[476,3],[476,38]],[[476,29],[476,38]],["veer_wrapper_dmi"],["variable","logic"]],["dma_htrans",[[477,3],[477,39]],[[477,29],[477,39]],["veer_wrapper_dmi"],["variable","logic"]],["dma_hwrite",[[478,3],[478,39]],[[478,29],[478,39]],["veer_wrapper_dmi"],["variable","logic"]],["dma_hwdata",[[479,3],[479,39]],[[479,29],[479,39]],["veer_wrapper_dmi"],["variable","logic"]],["dma_hreadyin",[[480,3],[480,41]],[[480,29],[480,41]],["veer_wrapper_dmi"],["variable","logic"]],["dma_hrdata",[[482,3],[482,39]],[[482,29],[482,39]],["veer_wrapper_dmi"],["variable","logic"]],["dma_hreadyout",[[483,3],[483,42]],[[483,29],[483,42]],["veer_wrapper_dmi"],["variable","logic"]],["dma_hresp",[[484,3],[484,38]],[[484,29],[484,38]],["veer_wrapper_dmi"],["variable","logic"]],["veer",[[514,3],[518,33]],[[514,12],[514,16]],["veer_wrapper_dmi"],["instance","el2_veer"]],["mem",[[521,3],[525,30]],[[521,13],[521,16]],["veer_wrapper_dmi"],["instance","el2_mem"]]],[["el2_pkg",["*"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]],null,0]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/veerwolf_core.v",[[[[[["veerwolf_core",[[24,0],[157,6]],[[24,7],[24,20]],[],["module"]],[805,0]],[[["bootrom_file",[[25,4],[25,32]],[[25,14],[25,26]],["veerwolf_core"],["parameter-port","parameter"]],["insn_trace",[[26,4],[26,37]],[[26,20],[26,30]],["veerwolf_core"],["parameter-port","parameter"]],["clk_freq_hz",[[27,4],[27,29]],[[27,14],[27,25]],["veerwolf_core"],["parameter-port","parameter"]],["io_data",[[93,4],[93,30]],[[93,23],[93,30]],["veerwolf_core"],["port","wire"]],["clk",[[96,4],[96,19]],[[96,16],[96,19]],["veerwolf_core"],["port","wire"]],["rstn",[[97,4],[97,27]],[[97,23],[97,27]],["veerwolf_core"],["port","wire"]],["dmi_reg_en",[[98,4],[98,33]],[[98,23],[98,33]],["veerwolf_core"],["port","wire"]],["dmi_reg_addr",[[99,4],[99,35]],[[99,23],[99,35]],["veerwolf_core"],["port","wire"]],["dmi_reg_wr_en",[[100,4],[100,36]],[[100,23],[100,36]],["veerwolf_core"],["port","wire"]],["dmi_reg_wdata",[[101,4],[101,36]],[[101,23],[101,36]],["veerwolf_core"],["port","wire"]],["dmi_reg_rdata",[[102,4],[102,36]],[[102,23],[102,36]],["veerwolf_core"],["port","wire"]],["dmi_hard_reset",[[103,4],[103,37]],[[103,23],[103,37]],["veerwolf_core"],["port","wire"]],["o_flash_sclk",[[104,4],[104,35]],[[104,23],[104,35]],["veerwolf_core"],["port","wire"]],["o_flash_cs_n",[[105,4],[105,35]],[[105,23],[105,35]],["veerwolf_core"],["port","wire"]],["o_flash_mosi",[[106,4],[106,35]],[[106,23],[106,35]],["veerwolf_core"],["port","wire"]],["i_flash_miso",[[107,4],[107,35]],[[107,23],[107,35]],["veerwolf_core"],["port","wire"]],["i_uart_rx",[[108,4],[108,32]],[[108,23],[108,32]],["veerwolf_core"],["port","wire"]],["o_uart_tx",[[109,4],[109,32]],[[109,23],[109,32]],["veerwolf_core"],["port","wire"]],["o_ram_awid",[[110,4],[110,33]],[[110,23],[110,33]],["veerwolf_core"],["port","wire"]],["o_ram_awaddr",[[111,4],[111,35]],[[111,23],[111,35]],["veerwolf_core"],["port","wire"]],["o_ram_awlen",[[112,4],[112,34]],[[112,23],[112,34]],["veerwolf_core"],["port","wire"]],["o_ram_awsize",[[113,4],[113,35]],[[113,23],[113,35]],["veerwolf_core"],["port","wire"]],["o_ram_awburst",[[114,4],[114,36]],[[114,23],[114,36]],["veerwolf_core"],["port","wire"]],["o_ram_awlock",[[115,4],[115,35]],[[115,23],[115,35]],["veerwolf_core"],["port","wire"]],["o_ram_awcache",[[116,4],[116,36]],[[116,23],[116,36]],["veerwolf_core"],["port","wire"]],["o_ram_awprot",[[117,4],[117,35]],[[117,23],[117,35]],["veerwolf_core"],["port","wire"]],["o_ram_awregion",[[118,4],[118,37]],[[118,23],[118,37]],["veerwolf_core"],["port","wire"]],["o_ram_awqos",[[119,4],[119,34]],[[119,23],[119,34]],["veerwolf_core"],["port","wire"]],["o_ram_awvalid",[[120,4],[120,36]],[[120,23],[120,36]],["veerwolf_core"],["port","wire"]],["i_ram_awready",[[121,4],[121,36]],[[121,23],[121,36]],["veerwolf_core"],["port","wire"]],["o_ram_arid",[[122,4],[122,33]],[[122,23],[122,33]],["veerwolf_core"],["port","wire"]],["o_ram_araddr",[[123,4],[123,35]],[[123,23],[123,35]],["veerwolf_core"],["port","wire"]],["o_ram_arlen",[[124,4],[124,34]],[[124,23],[124,34]],["veerwolf_core"],["port","wire"]],["o_ram_arsize",[[125,4],[125,35]],[[125,23],[125,35]],["veerwolf_core"],["port","wire"]],["o_ram_arburst",[[126,4],[126,36]],[[126,23],[126,36]],["veerwolf_core"],["port","wire"]],["o_ram_arlock",[[127,4],[127,35]],[[127,23],[127,35]],["veerwolf_core"],["port","wire"]],["o_ram_arcache",[[128,4],[128,36]],[[128,23],[128,36]],["veerwolf_core"],["port","wire"]],["o_ram_arprot",[[129,4],[129,35]],[[129,23],[129,35]],["veerwolf_core"],["port","wire"]],["o_ram_arregion",[[130,4],[130,37]],[[130,23],[130,37]],["veerwolf_core"],["port","wire"]],["o_ram_arqos",[[131,4],[131,34]],[[131,23],[131,34]],["veerwolf_core"],["port","wire"]],["o_ram_arvalid",[[132,4],[132,36]],[[132,23],[132,36]],["veerwolf_core"],["port","wire"]],["i_ram_arready",[[133,4],[133,36]],[[133,23],[133,36]],["veerwolf_core"],["port","wire"]],["o_ram_wdata",[[134,4],[134,34]],[[134,23],[134,34]],["veerwolf_core"],["port","wire"]],["o_ram_wstrb",[[135,4],[135,34]],[[135,23],[135,34]],["veerwolf_core"],["port","wire"]],["o_ram_wlast",[[136,4],[136,34]],[[136,23],[136,34]],["veerwolf_core"],["port","wire"]],["o_ram_wvalid",[[137,4],[137,35]],[[137,23],[137,35]],["veerwolf_core"],["port","wire"]],["i_ram_wready",[[138,4],[138,35]],[[138,23],[138,35]],["veerwolf_core"],["port","wire"]],["i_ram_bid",[[139,4],[139,32]],[[139,23],[139,32]],["veerwolf_core"],["port","wire"]],["i_ram_bresp",[[140,4],[140,34]],[[140,23],[140,34]],["veerwolf_core"],["port","wire"]],["i_ram_bvalid",[[141,4],[141,35]],[[141,23],[141,35]],["veerwolf_core"],["port","wire"]],["o_ram_bready",[[142,4],[142,35]],[[142,23],[142,35]],["veerwolf_core"],["port","wire"]],["i_ram_rid",[[143,4],[143,32]],[[143,23],[143,32]],["veerwolf_core"],["port","wire"]],["i_ram_rdata",[[144,4],[144,34]],[[144,23],[144,34]],["veerwolf_core"],["port","wire"]],["i_ram_rresp",[[145,4],[145,34]],[[145,23],[145,34]],["veerwolf_core"],["port","wire"]],["i_ram_rlast",[[146,4],[146,34]],[[146,23],[146,34]],["veerwolf_core"],["port","wire"]],["i_ram_rvalid",[[147,4],[147,35]],[[147,23],[147,35]],["veerwolf_core"],["port","wire"]],["o_ram_rready",[[148,4],[148,35]],[[148,23],[148,35]],["veerwolf_core"],["port","wire"]],["i_ram_init_done",[[149,4],[149,38]],[[149,23],[149,38]],["veerwolf_core"],["port","wire"]],["i_ram_init_error",[[150,4],[150,39]],[[150,23],[150,39]],["veerwolf_core"],["port","wire"]],["AN",[[151,4],[151,35]],[[151,33],[151,35]],["veerwolf_core"],["port","wire"]],["Digits_Bits",[[152,4],[152,44]],[[152,33],[152,44]],["veerwolf_core"],["port","wire"]],["o_accel_sclk",[[153,4],[153,35]],[[153,23],[153,35]],["veerwolf_core"],["port","wire"]],["o_accel_cs_n",[[154,4],[154,35]],[[154,23],[154,35]],["veerwolf_core"],["port","wire"]],["o_accel_mosi",[[155,4],[155,35]],[[155,23],[155,35]],["veerwolf_core"],["port","wire"]],["i_accel_miso",[[156,4],[156,35]],[[156,23],[156,35]],["veerwolf_core"],["port","wire"]],["BOOTROM_SIZE",[[160,3],[160,38]],[[160,14],[160,26]],["veerwolf_core"],["localparam"]],["rst_n",[[162,3],[162,27]],[[162,15],[162,20]],["veerwolf_core"],["variable","wire"]],["timer_irq",[[163,3],[163,24]],[[163,15],[163,24]],["veerwolf_core"],["variable","wire"]],["uart_irq",[[164,3],[164,23]],[[164,15],[164,23]],["veerwolf_core"],["variable","wire"]],["spi0_irq",[[165,3],[165,23]],[[165,15],[165,23]],["veerwolf_core"],["variable","wire"]],["sw_irq4",[[166,3],[166,22]],[[166,15],[166,22]],["veerwolf_core"],["variable","wire"]],["sw_irq3",[[167,3],[167,22]],[[167,15],[167,22]],["veerwolf_core"],["variable","wire"]],["nmi_int",[[168,3],[168,22]],[[168,15],[168,22]],["veerwolf_core"],["variable","wire"]],["nmi_vec",[[170,3],[170,22]],[[170,15],[170,22]],["veerwolf_core"],["variable","wire"]],["ifu_arid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[2,0],[2,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[2,12],[2,20]]],["veerwolf_core"],["variable","wire"]],["ifu_araddr",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[3,0],[3,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[3,12],[3,22]]],["veerwolf_core"],["variable","wire"]],["ifu_arlen",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[4,0],[4,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[4,12],[4,21]]],["veerwolf_core"],["variable","wire"]],["ifu_arsize",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[5,0],[5,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[5,12],[5,22]]],["veerwolf_core"],["variable","wire"]],["ifu_arburst",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[6,0],[6,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[6,12],[6,23]]],["veerwolf_core"],["variable","wire"]],["ifu_arlock",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[7,0],[7,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[7,12],[7,22]]],["veerwolf_core"],["variable","wire"]],["ifu_arcache",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[8,0],[8,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[8,12],[8,23]]],["veerwolf_core"],["variable","wire"]],["ifu_arprot",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[9,0],[9,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[9,12],[9,22]]],["veerwolf_core"],["variable","wire"]],["ifu_arregion",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[10,0],[10,24]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[10,12],[10,24]]],["veerwolf_core"],["variable","wire"]],["ifu_arqos",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[11,0],[11,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[11,12],[11,21]]],["veerwolf_core"],["variable","wire"]],["ifu_arvalid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[12,0],[12,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[12,12],[12,23]]],["veerwolf_core"],["variable","wire"]],["ifu_arready",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[13,0],[13,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[13,12],[13,23]]],["veerwolf_core"],["variable","wire"]],["ifu_rid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[14,0],[14,19]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[14,12],[14,19]]],["veerwolf_core"],["variable","wire"]],["ifu_rdata",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[15,0],[15,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[15,12],[15,21]]],["veerwolf_core"],["variable","wire"]],["ifu_rresp",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[16,0],[16,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[16,12],[16,21]]],["veerwolf_core"],["variable","wire"]],["ifu_rlast",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[17,0],[17,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[17,12],[17,21]]],["veerwolf_core"],["variable","wire"]],["ifu_rvalid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[18,0],[18,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[18,12],[18,22]]],["veerwolf_core"],["variable","wire"]],["ifu_rready",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[19,0],[19,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[19,12],[19,22]]],["veerwolf_core"],["variable","wire"]],["lsu_awid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[20,0],[20,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[20,12],[20,20]]],["veerwolf_core"],["variable","wire"]],["lsu_awaddr",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[21,0],[21,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[21,12],[21,22]]],["veerwolf_core"],["variable","wire"]],["lsu_awlen",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[22,0],[22,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[22,12],[22,21]]],["veerwolf_core"],["variable","wire"]],["lsu_awsize",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[23,0],[23,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[23,12],[23,22]]],["veerwolf_core"],["variable","wire"]],["lsu_awburst",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[24,0],[24,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[24,12],[24,23]]],["veerwolf_core"],["variable","wire"]],["lsu_awlock",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[25,0],[25,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[25,12],[25,22]]],["veerwolf_core"],["variable","wire"]],["lsu_awcache",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[26,0],[26,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[26,12],[26,23]]],["veerwolf_core"],["variable","wire"]],["lsu_awprot",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[27,0],[27,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[27,12],[27,22]]],["veerwolf_core"],["variable","wire"]],["lsu_awregion",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[28,0],[28,24]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[28,12],[28,24]]],["veerwolf_core"],["variable","wire"]],["lsu_awqos",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[29,0],[29,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[29,12],[29,21]]],["veerwolf_core"],["variable","wire"]],["lsu_awvalid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[30,0],[30,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[30,12],[30,23]]],["veerwolf_core"],["variable","wire"]],["lsu_awready",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[31,0],[31,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[31,12],[31,23]]],["veerwolf_core"],["variable","wire"]],["lsu_arid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[32,0],[32,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[32,12],[32,20]]],["veerwolf_core"],["variable","wire"]],["lsu_araddr",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[33,0],[33,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[33,12],[33,22]]],["veerwolf_core"],["variable","wire"]],["lsu_arlen",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[34,0],[34,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[34,12],[34,21]]],["veerwolf_core"],["variable","wire"]],["lsu_arsize",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[35,0],[35,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[35,12],[35,22]]],["veerwolf_core"],["variable","wire"]],["lsu_arburst",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[36,0],[36,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[36,12],[36,23]]],["veerwolf_core"],["variable","wire"]],["lsu_arlock",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[37,0],[37,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[37,12],[37,22]]],["veerwolf_core"],["variable","wire"]],["lsu_arcache",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[38,0],[38,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[38,12],[38,23]]],["veerwolf_core"],["variable","wire"]],["lsu_arprot",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[39,0],[39,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[39,12],[39,22]]],["veerwolf_core"],["variable","wire"]],["lsu_arregion",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[40,0],[40,24]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[40,12],[40,24]]],["veerwolf_core"],["variable","wire"]],["lsu_arqos",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[41,0],[41,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[41,12],[41,21]]],["veerwolf_core"],["variable","wire"]],["lsu_arvalid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[42,0],[42,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[42,12],[42,23]]],["veerwolf_core"],["variable","wire"]],["lsu_arready",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[43,0],[43,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[43,12],[43,23]]],["veerwolf_core"],["variable","wire"]],["lsu_wdata",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[44,0],[44,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[44,12],[44,21]]],["veerwolf_core"],["variable","wire"]],["lsu_wstrb",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[45,0],[45,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[45,12],[45,21]]],["veerwolf_core"],["variable","wire"]],["lsu_wlast",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[46,0],[46,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[46,12],[46,21]]],["veerwolf_core"],["variable","wire"]],["lsu_wvalid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[47,0],[47,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[47,12],[47,22]]],["veerwolf_core"],["variable","wire"]],["lsu_wready",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[48,0],[48,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[48,12],[48,22]]],["veerwolf_core"],["variable","wire"]],["lsu_bid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[49,0],[49,19]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[49,12],[49,19]]],["veerwolf_core"],["variable","wire"]],["lsu_bresp",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[50,0],[50,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[50,12],[50,21]]],["veerwolf_core"],["variable","wire"]],["lsu_bvalid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[51,0],[51,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[51,12],[51,22]]],["veerwolf_core"],["variable","wire"]],["lsu_bready",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[52,0],[52,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[52,12],[52,22]]],["veerwolf_core"],["variable","wire"]],["lsu_rid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[53,0],[53,19]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[53,12],[53,19]]],["veerwolf_core"],["variable","wire"]],["lsu_rdata",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[54,0],[54,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[54,12],[54,21]]],["veerwolf_core"],["variable","wire"]],["lsu_rresp",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[55,0],[55,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[55,12],[55,21]]],["veerwolf_core"],["variable","wire"]],["lsu_rlast",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[56,0],[56,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[56,12],[56,21]]],["veerwolf_core"],["variable","wire"]],["lsu_rvalid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[57,0],[57,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[57,12],[57,22]]],["veerwolf_core"],["variable","wire"]],["lsu_rready",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[58,0],[58,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[58,12],[58,22]]],["veerwolf_core"],["variable","wire"]],["sb_awid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[59,0],[59,19]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[59,12],[59,19]]],["veerwolf_core"],["variable","wire"]],["sb_awaddr",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[60,0],[60,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[60,12],[60,21]]],["veerwolf_core"],["variable","wire"]],["sb_awlen",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[61,0],[61,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[61,12],[61,20]]],["veerwolf_core"],["variable","wire"]],["sb_awsize",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[62,0],[62,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[62,12],[62,21]]],["veerwolf_core"],["variable","wire"]],["sb_awburst",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[63,0],[63,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[63,12],[63,22]]],["veerwolf_core"],["variable","wire"]],["sb_awlock",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[64,0],[64,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[64,12],[64,21]]],["veerwolf_core"],["variable","wire"]],["sb_awcache",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[65,0],[65,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[65,12],[65,22]]],["veerwolf_core"],["variable","wire"]],["sb_awprot",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[66,0],[66,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[66,12],[66,21]]],["veerwolf_core"],["variable","wire"]],["sb_awregion",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[67,0],[67,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[67,12],[67,23]]],["veerwolf_core"],["variable","wire"]],["sb_awqos",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[68,0],[68,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[68,12],[68,20]]],["veerwolf_core"],["variable","wire"]],["sb_awvalid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[69,0],[69,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[69,12],[69,22]]],["veerwolf_core"],["variable","wire"]],["sb_awready",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[70,0],[70,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[70,12],[70,22]]],["veerwolf_core"],["variable","wire"]],["sb_arid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[71,0],[71,19]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[71,12],[71,19]]],["veerwolf_core"],["variable","wire"]],["sb_araddr",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[72,0],[72,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[72,12],[72,21]]],["veerwolf_core"],["variable","wire"]],["sb_arlen",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[73,0],[73,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[73,12],[73,20]]],["veerwolf_core"],["variable","wire"]],["sb_arsize",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[74,0],[74,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[74,12],[74,21]]],["veerwolf_core"],["variable","wire"]],["sb_arburst",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[75,0],[75,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[75,12],[75,22]]],["veerwolf_core"],["variable","wire"]],["sb_arlock",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[76,0],[76,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[76,12],[76,21]]],["veerwolf_core"],["variable","wire"]],["sb_arcache",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[77,0],[77,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[77,12],[77,22]]],["veerwolf_core"],["variable","wire"]],["sb_arprot",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[78,0],[78,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[78,12],[78,21]]],["veerwolf_core"],["variable","wire"]],["sb_arregion",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[79,0],[79,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[79,12],[79,23]]],["veerwolf_core"],["variable","wire"]],["sb_arqos",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[80,0],[80,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[80,12],[80,20]]],["veerwolf_core"],["variable","wire"]],["sb_arvalid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[81,0],[81,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[81,12],[81,22]]],["veerwolf_core"],["variable","wire"]],["sb_arready",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[82,0],[82,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[82,12],[82,22]]],["veerwolf_core"],["variable","wire"]],["sb_wdata",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[83,0],[83,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[83,12],[83,20]]],["veerwolf_core"],["variable","wire"]],["sb_wstrb",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[84,0],[84,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[84,12],[84,20]]],["veerwolf_core"],["variable","wire"]],["sb_wlast",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[85,0],[85,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[85,12],[85,20]]],["veerwolf_core"],["variable","wire"]],["sb_wvalid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[86,0],[86,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[86,12],[86,21]]],["veerwolf_core"],["variable","wire"]],["sb_wready",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[87,0],[87,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[87,12],[87,21]]],["veerwolf_core"],["variable","wire"]],["sb_bid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[88,0],[88,18]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[88,12],[88,18]]],["veerwolf_core"],["variable","wire"]],["sb_bresp",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[89,0],[89,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[89,12],[89,20]]],["veerwolf_core"],["variable","wire"]],["sb_bvalid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[90,0],[90,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[90,12],[90,21]]],["veerwolf_core"],["variable","wire"]],["sb_bready",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[91,0],[91,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[91,12],[91,21]]],["veerwolf_core"],["variable","wire"]],["sb_rid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[92,0],[92,18]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[92,12],[92,18]]],["veerwolf_core"],["variable","wire"]],["sb_rdata",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[93,0],[93,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[93,12],[93,20]]],["veerwolf_core"],["variable","wire"]],["sb_rresp",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[94,0],[94,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[94,12],[94,20]]],["veerwolf_core"],["variable","wire"]],["sb_rlast",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[95,0],[95,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[95,12],[95,20]]],["veerwolf_core"],["variable","wire"]],["sb_rvalid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[96,0],[96,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[96,12],[96,21]]],["veerwolf_core"],["variable","wire"]],["sb_rready",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[97,0],[97,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[97,12],[97,21]]],["veerwolf_core"],["variable","wire"]],["io_awid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[98,0],[98,19]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[98,12],[98,19]]],["veerwolf_core"],["variable","wire"]],["io_awaddr",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[99,0],[99,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[99,12],[99,21]]],["veerwolf_core"],["variable","wire"]],["io_awlen",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[100,0],[100,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[100,12],[100,20]]],["veerwolf_core"],["variable","wire"]],["io_awsize",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[101,0],[101,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[101,12],[101,21]]],["veerwolf_core"],["variable","wire"]],["io_awburst",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[102,0],[102,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[102,12],[102,22]]],["veerwolf_core"],["variable","wire"]],["io_awlock",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[103,0],[103,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[103,12],[103,21]]],["veerwolf_core"],["variable","wire"]],["io_awcache",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[104,0],[104,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[104,12],[104,22]]],["veerwolf_core"],["variable","wire"]],["io_awprot",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[105,0],[105,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[105,12],[105,21]]],["veerwolf_core"],["variable","wire"]],["io_awregion",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[106,0],[106,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[106,12],[106,23]]],["veerwolf_core"],["variable","wire"]],["io_awqos",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[107,0],[107,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[107,12],[107,20]]],["veerwolf_core"],["variable","wire"]],["io_awvalid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[108,0],[108,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[108,12],[108,22]]],["veerwolf_core"],["variable","wire"]],["io_awready",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[109,0],[109,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[109,12],[109,22]]],["veerwolf_core"],["variable","wire"]],["io_arid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[110,0],[110,19]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[110,12],[110,19]]],["veerwolf_core"],["variable","wire"]],["io_araddr",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[111,0],[111,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[111,12],[111,21]]],["veerwolf_core"],["variable","wire"]],["io_arlen",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[112,0],[112,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[112,12],[112,20]]],["veerwolf_core"],["variable","wire"]],["io_arsize",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[113,0],[113,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[113,12],[113,21]]],["veerwolf_core"],["variable","wire"]],["io_arburst",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[114,0],[114,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[114,12],[114,22]]],["veerwolf_core"],["variable","wire"]],["io_arlock",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[115,0],[115,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[115,12],[115,21]]],["veerwolf_core"],["variable","wire"]],["io_arcache",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[116,0],[116,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[116,12],[116,22]]],["veerwolf_core"],["variable","wire"]],["io_arprot",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[117,0],[117,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[117,12],[117,21]]],["veerwolf_core"],["variable","wire"]],["io_arregion",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[118,0],[118,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[118,12],[118,23]]],["veerwolf_core"],["variable","wire"]],["io_arqos",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[119,0],[119,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[119,12],[119,20]]],["veerwolf_core"],["variable","wire"]],["io_arvalid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[120,0],[120,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[120,12],[120,22]]],["veerwolf_core"],["variable","wire"]],["io_arready",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[121,0],[121,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[121,12],[121,22]]],["veerwolf_core"],["variable","wire"]],["io_wdata",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[122,0],[122,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[122,12],[122,20]]],["veerwolf_core"],["variable","wire"]],["io_wstrb",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[123,0],[123,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[123,12],[123,20]]],["veerwolf_core"],["variable","wire"]],["io_wlast",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[124,0],[124,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[124,12],[124,20]]],["veerwolf_core"],["variable","wire"]],["io_wvalid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[125,0],[125,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[125,12],[125,21]]],["veerwolf_core"],["variable","wire"]],["io_wready",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[126,0],[126,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[126,12],[126,21]]],["veerwolf_core"],["variable","wire"]],["io_bid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[127,0],[127,18]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[127,12],[127,18]]],["veerwolf_core"],["variable","wire"]],["io_bresp",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[128,0],[128,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[128,12],[128,20]]],["veerwolf_core"],["variable","wire"]],["io_bvalid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[129,0],[129,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[129,12],[129,21]]],["veerwolf_core"],["variable","wire"]],["io_bready",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[130,0],[130,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[130,12],[130,21]]],["veerwolf_core"],["variable","wire"]],["io_rid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[131,0],[131,18]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[131,12],[131,18]]],["veerwolf_core"],["variable","wire"]],["io_rdata",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[132,0],[132,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[132,12],[132,20]]],["veerwolf_core"],["variable","wire"]],["io_rresp",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[133,0],[133,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[133,12],[133,20]]],["veerwolf_core"],["variable","wire"]],["io_rlast",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[134,0],[134,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[134,12],[134,20]]],["veerwolf_core"],["variable","wire"]],["io_rvalid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[135,0],[135,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[135,12],[135,21]]],["veerwolf_core"],["variable","wire"]],["io_rready",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[136,0],[136,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[136,12],[136,21]]],["veerwolf_core"],["variable","wire"]],["ram_awid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[137,0],[137,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[137,12],[137,20]]],["veerwolf_core"],["variable","wire"]],["ram_awaddr",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[138,0],[138,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[138,12],[138,22]]],["veerwolf_core"],["variable","wire"]],["ram_awlen",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[139,0],[139,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[139,12],[139,21]]],["veerwolf_core"],["variable","wire"]],["ram_awsize",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[140,0],[140,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[140,12],[140,22]]],["veerwolf_core"],["variable","wire"]],["ram_awburst",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[141,0],[141,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[141,12],[141,23]]],["veerwolf_core"],["variable","wire"]],["ram_awlock",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[142,0],[142,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[142,12],[142,22]]],["veerwolf_core"],["variable","wire"]],["ram_awcache",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[143,0],[143,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[143,12],[143,23]]],["veerwolf_core"],["variable","wire"]],["ram_awprot",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[144,0],[144,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[144,12],[144,22]]],["veerwolf_core"],["variable","wire"]],["ram_awregion",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[145,0],[145,24]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[145,12],[145,24]]],["veerwolf_core"],["variable","wire"]],["ram_awqos",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[146,0],[146,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[146,12],[146,21]]],["veerwolf_core"],["variable","wire"]],["ram_awvalid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[147,0],[147,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[147,12],[147,23]]],["veerwolf_core"],["variable","wire"]],["ram_awready",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[148,0],[148,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[148,12],[148,23]]],["veerwolf_core"],["variable","wire"]],["ram_arid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[149,0],[149,20]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[149,12],[149,20]]],["veerwolf_core"],["variable","wire"]],["ram_araddr",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[150,0],[150,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[150,12],[150,22]]],["veerwolf_core"],["variable","wire"]],["ram_arlen",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[151,0],[151,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[151,12],[151,21]]],["veerwolf_core"],["variable","wire"]],["ram_arsize",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[152,0],[152,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[152,12],[152,22]]],["veerwolf_core"],["variable","wire"]],["ram_arburst",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[153,0],[153,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[153,12],[153,23]]],["veerwolf_core"],["variable","wire"]],["ram_arlock",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[154,0],[154,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[154,12],[154,22]]],["veerwolf_core"],["variable","wire"]],["ram_arcache",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[155,0],[155,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[155,12],[155,23]]],["veerwolf_core"],["variable","wire"]],["ram_arprot",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[156,0],[156,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[156,12],[156,22]]],["veerwolf_core"],["variable","wire"]],["ram_arregion",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[157,0],[157,24]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[157,12],[157,24]]],["veerwolf_core"],["variable","wire"]],["ram_arqos",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[158,0],[158,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[158,12],[158,21]]],["veerwolf_core"],["variable","wire"]],["ram_arvalid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[159,0],[159,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[159,12],[159,23]]],["veerwolf_core"],["variable","wire"]],["ram_arready",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[160,0],[160,23]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[160,12],[160,23]]],["veerwolf_core"],["variable","wire"]],["ram_wdata",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[161,0],[161,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[161,12],[161,21]]],["veerwolf_core"],["variable","wire"]],["ram_wstrb",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[162,0],[162,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[162,12],[162,21]]],["veerwolf_core"],["variable","wire"]],["ram_wlast",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[163,0],[163,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[163,12],[163,21]]],["veerwolf_core"],["variable","wire"]],["ram_wvalid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[164,0],[164,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[164,12],[164,22]]],["veerwolf_core"],["variable","wire"]],["ram_wready",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[165,0],[165,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[165,12],[165,22]]],["veerwolf_core"],["variable","wire"]],["ram_bid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[166,0],[166,19]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[166,12],[166,19]]],["veerwolf_core"],["variable","wire"]],["ram_bresp",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[167,0],[167,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[167,12],[167,21]]],["veerwolf_core"],["variable","wire"]],["ram_bvalid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[168,0],[168,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[168,12],[168,22]]],["veerwolf_core"],["variable","wire"]],["ram_bready",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[169,0],[169,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[169,12],[169,22]]],["veerwolf_core"],["variable","wire"]],["ram_rid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[170,0],[170,19]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[170,12],[170,19]]],["veerwolf_core"],["variable","wire"]],["ram_rdata",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[171,0],[171,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[171,12],[171,21]]],["veerwolf_core"],["variable","wire"]],["ram_rresp",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[172,0],[172,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[172,12],[172,21]]],["veerwolf_core"],["variable","wire"]],["ram_rlast",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[173,0],[173,21]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[173,12],[173,21]]],["veerwolf_core"],["variable","wire"]],["ram_rvalid",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[174,0],[174,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[174,12],[174,22]]],["veerwolf_core"],["variable","wire"]],["ram_rready",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[175,0],[175,22]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[175,12],[175,22]]],["veerwolf_core"],["variable","wire"]],["axi_intercon",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[177,0],[353,33]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh",[[177,13],[177,25]]],["veerwolf_core"],["instance","axi_intercon"]],["wb_clk",[[220,3],[220,28]],[[220,16],[220,22]],["veerwolf_core"],["variable","wire"]],["wb_rst",[[221,3],[221,31]],[[221,16],[221,22]],["veerwolf_core"],["variable","wire"]],["wb_m2s_io_adr",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[0,0],[0,25]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[0,12],[0,25]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_io_dat",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[1,0],[1,25]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[1,12],[1,25]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_io_sel",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[2,0],[2,25]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[2,12],[2,25]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_io_we",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[3,0],[3,24]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[3,12],[3,24]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_io_cyc",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[4,0],[4,25]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[4,12],[4,25]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_io_stb",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[5,0],[5,25]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[5,12],[5,25]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_io_cti",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[6,0],[6,25]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[6,12],[6,25]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_io_bte",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[7,0],[7,25]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[7,12],[7,25]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_io_dat",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[8,0],[8,25]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[8,12],[8,25]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_io_ack",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[9,0],[9,25]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[9,12],[9,25]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_io_err",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[10,0],[10,25]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[10,12],[10,25]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_io_rty",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[11,0],[11,25]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[11,12],[11,25]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_rom_adr",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[12,0],[12,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[12,12],[12,26]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_rom_dat",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[13,0],[13,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[13,12],[13,26]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_rom_sel",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[14,0],[14,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[14,12],[14,26]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_rom_we",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[15,0],[15,25]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[15,12],[15,25]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_rom_cyc",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[16,0],[16,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[16,12],[16,26]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_rom_stb",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[17,0],[17,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[17,12],[17,26]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_rom_cti",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[18,0],[18,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[18,12],[18,26]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_rom_bte",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[19,0],[19,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[19,12],[19,26]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_rom_dat",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[20,0],[20,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[20,12],[20,26]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_rom_ack",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[21,0],[21,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[21,12],[21,26]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_rom_err",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[22,0],[22,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[22,12],[22,26]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_rom_rty",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[23,0],[23,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[23,12],[23,26]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_spi_flash_adr",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[24,0],[24,32]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[24,12],[24,32]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_spi_flash_dat",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[25,0],[25,32]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[25,12],[25,32]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_spi_flash_sel",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[26,0],[26,32]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[26,12],[26,32]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_spi_flash_we",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[27,0],[27,31]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[27,12],[27,31]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_spi_flash_cyc",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[28,0],[28,32]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[28,12],[28,32]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_spi_flash_stb",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[29,0],[29,32]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[29,12],[29,32]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_spi_flash_cti",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[30,0],[30,32]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[30,12],[30,32]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_spi_flash_bte",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[31,0],[31,32]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[31,12],[31,32]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_spi_flash_dat",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[32,0],[32,32]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[32,12],[32,32]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_spi_flash_ack",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[33,0],[33,32]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[33,12],[33,32]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_spi_flash_err",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[34,0],[34,32]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[34,12],[34,32]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_spi_flash_rty",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[35,0],[35,32]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[35,12],[35,32]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_sys_adr",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[36,0],[36,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[36,12],[36,26]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_sys_dat",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[37,0],[37,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[37,12],[37,26]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_sys_sel",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[38,0],[38,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[38,12],[38,26]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_sys_we",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[39,0],[39,25]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[39,12],[39,25]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_sys_cyc",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[40,0],[40,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[40,12],[40,26]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_sys_stb",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[41,0],[41,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[41,12],[41,26]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_sys_cti",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[42,0],[42,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[42,12],[42,26]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_sys_bte",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[43,0],[43,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[43,12],[43,26]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_sys_dat",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[44,0],[44,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[44,12],[44,26]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_sys_ack",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[45,0],[45,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[45,12],[45,26]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_sys_err",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[46,0],[46,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[46,12],[46,26]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_sys_rty",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[47,0],[47,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[47,12],[47,26]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_uart_adr",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[48,0],[48,27]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[48,12],[48,27]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_uart_dat",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[49,0],[49,27]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[49,12],[49,27]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_uart_sel",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[50,0],[50,27]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[50,12],[50,27]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_uart_we",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[51,0],[51,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[51,12],[51,26]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_uart_cyc",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[52,0],[52,27]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[52,12],[52,27]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_uart_stb",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[53,0],[53,27]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[53,12],[53,27]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_uart_cti",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[54,0],[54,27]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[54,12],[54,27]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_uart_bte",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[55,0],[55,27]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[55,12],[55,27]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_uart_dat",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[56,0],[56,27]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[56,12],[56,27]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_uart_ack",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[57,0],[57,27]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[57,12],[57,27]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_uart_err",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[58,0],[58,27]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[58,12],[58,27]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_uart_rty",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[59,0],[59,27]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[59,12],[59,27]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_gpio_adr",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[62,0],[62,27]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[62,12],[62,27]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_gpio_dat",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[63,0],[63,27]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[63,12],[63,27]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_gpio_sel",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[64,0],[64,27]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[64,12],[64,27]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_gpio_we",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[65,0],[65,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[65,12],[65,26]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_gpio_cyc",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[66,0],[66,27]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[66,12],[66,27]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_gpio_stb",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[67,0],[67,27]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[67,12],[67,27]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_gpio_cti",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[68,0],[68,27]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[68,12],[68,27]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_gpio_bte",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[69,0],[69,27]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[69,12],[69,27]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_gpio_dat",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[70,0],[70,27]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[70,12],[70,27]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_gpio_ack",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[71,0],[71,27]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[71,12],[71,27]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_gpio_err",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[72,0],[72,27]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[72,12],[72,27]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_gpio_rty",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[73,0],[73,27]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[73,12],[73,27]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_ptc_adr",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[76,0],[76,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[76,12],[76,26]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_ptc_dat",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[77,0],[77,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[77,12],[77,26]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_ptc_sel",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[78,0],[78,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[78,12],[78,26]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_ptc_we",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[79,0],[79,25]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[79,12],[79,25]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_ptc_cyc",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[80,0],[80,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[80,12],[80,26]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_ptc_stb",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[81,0],[81,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[81,12],[81,26]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_ptc_cti",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[82,0],[82,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[82,12],[82,26]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_ptc_bte",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[83,0],[83,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[83,12],[83,26]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_ptc_dat",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[84,0],[84,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[84,12],[84,26]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_ptc_ack",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[85,0],[85,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[85,12],[85,26]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_ptc_err",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[86,0],[86,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[86,12],[86,26]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_ptc_rty",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[87,0],[87,26]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[87,12],[87,26]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_spi_accel_adr",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[90,0],[90,32]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[90,12],[90,32]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_spi_accel_dat",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[91,0],[91,32]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[91,12],[91,32]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_spi_accel_sel",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[92,0],[92,32]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[92,12],[92,32]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_spi_accel_we",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[93,0],[93,31]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[93,12],[93,31]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_spi_accel_cyc",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[94,0],[94,32]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[94,12],[94,32]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_spi_accel_stb",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[95,0],[95,32]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[95,12],[95,32]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_spi_accel_cti",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[96,0],[96,32]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[96,12],[96,32]]],["veerwolf_core"],["variable","wire"]],["wb_m2s_spi_accel_bte",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[97,0],[97,32]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[97,12],[97,32]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_spi_accel_dat",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[98,0],[98,32]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[98,12],[98,32]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_spi_accel_ack",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[99,0],[99,32]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[99,12],[99,32]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_spi_accel_err",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[100,0],[100,32]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[100,12],[100,32]]],["veerwolf_core"],["variable","wire"]],["wb_s2m_spi_accel_rty",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[101,0],[101,32]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[101,12],[101,32]]],["veerwolf_core"],["variable","wire"]],["wb_intercon0",["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[103,0],[204,47]]],["file:///home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh",[[103,12],[103,24]]],["veerwolf_core"],["instance","wb_intercon"]],["wb_adr",[[225,3],[225,30]],[[225,24],[225,30]],["veerwolf_core"],["variable","wire"]],["axi2wb",[[231,3],[273,31]],[[234,3],[234,9]],["veerwolf_core"],["instance","axi2wb"]],["bootrom",[[275,3],[288,33]],[[278,3],[278,10]],["veerwolf_core"],["instance","wb_mem_wrapper"]],["syscon",[[293,3],[318,33]],[[295,3],[295,9]],["veerwolf_core"],["instance","veerwolf_syscon"]],["spi_rdt",[[323,3],[323,34]],[[323,27],[323,34]],["veerwolf_core"],["variable","wire"]],["spi",[[326,3],[342,29]],[[326,14],[326,17]],["veerwolf_core"],["instance","simple_spi"]],["en_gpio",[[349,3],[349,22]],[[349,15],[349,22]],["veerwolf_core"],["variable","wire"]],["gpio_irq",[[350,3],[350,23]],[[350,15],[350,23]],["veerwolf_core"],["variable","wire"]],["i_gpio",[[357,3],[357,21]],[[357,15],[357,21]],["veerwolf_core"],["variable","wire"]],["o_gpio",[[358,3],[358,21]],[[358,15],[358,21]],["veerwolf_core"],["variable","wire"]],["gpio0",[[360,3],[360,94]],[[360,11],[360,16]],["veerwolf_core"],["instance","bidirec"]],["gpio1",[[361,3],[361,94]],[[361,11],[361,16]],["veerwolf_core"],["instance","bidirec"]],["gpio2",[[362,3],[362,94]],[[362,11],[362,16]],["veerwolf_core"],["instance","bidirec"]],["gpio3",[[363,3],[363,94]],[[363,11],[363,16]],["veerwolf_core"],["instance","bidirec"]],["gpio4",[[364,3],[364,94]],[[364,11],[364,16]],["veerwolf_core"],["instance","bidirec"]],["gpio5",[[365,3],[365,94]],[[365,11],[365,16]],["veerwolf_core"],["instance","bidirec"]],["gpio6",[[366,3],[366,94]],[[366,11],[366,16]],["veerwolf_core"],["instance","bidirec"]],["gpio7",[[367,3],[367,94]],[[367,11],[367,16]],["veerwolf_core"],["instance","bidirec"]],["gpio8",[[368,3],[368,94]],[[368,11],[368,16]],["veerwolf_core"],["instance","bidirec"]],["gpio9",[[369,3],[369,94]],[[369,11],[369,16]],["veerwolf_core"],["instance","bidirec"]],["gpio10",[[370,3],[370,94]],[[370,11],[370,17]],["veerwolf_core"],["instance","bidirec"]],["gpio11",[[371,3],[371,94]],[[371,11],[371,17]],["veerwolf_core"],["instance","bidirec"]],["gpio12",[[372,3],[372,94]],[[372,11],[372,17]],["veerwolf_core"],["instance","bidirec"]],["gpio13",[[373,3],[373,94]],[[373,11],[373,17]],["veerwolf_core"],["instance","bidirec"]],["gpio14",[[374,3],[374,94]],[[374,11],[374,17]],["veerwolf_core"],["instance","bidirec"]],["gpio15",[[375,3],[375,94]],[[375,11],[375,17]],["veerwolf_core"],["instance","bidirec"]],["gpio16",[[376,3],[376,94]],[[376,11],[376,17]],["veerwolf_core"],["instance","bidirec"]],["gpio17",[[377,3],[377,94]],[[377,11],[377,17]],["veerwolf_core"],["instance","bidirec"]],["gpio18",[[378,3],[378,94]],[[378,11],[378,17]],["veerwolf_core"],["instance","bidirec"]],["gpio19",[[379,3],[379,94]],[[379,11],[379,17]],["veerwolf_core"],["instance","bidirec"]],["gpio20",[[380,3],[380,94]],[[380,11],[380,17]],["veerwolf_core"],["instance","bidirec"]],["gpio21",[[381,3],[381,94]],[[381,11],[381,17]],["veerwolf_core"],["instance","bidirec"]],["gpio22",[[382,3],[382,94]],[[382,11],[382,17]],["veerwolf_core"],["instance","bidirec"]],["gpio23",[[383,3],[383,94]],[[383,11],[383,17]],["veerwolf_core"],["instance","bidirec"]],["gpio24",[[384,3],[384,94]],[[384,11],[384,17]],["veerwolf_core"],["instance","bidirec"]],["gpio25",[[385,3],[385,94]],[[385,11],[385,17]],["veerwolf_core"],["instance","bidirec"]],["gpio26",[[386,3],[386,94]],[[386,11],[386,17]],["veerwolf_core"],["instance","bidirec"]],["gpio27",[[387,3],[387,94]],[[387,11],[387,17]],["veerwolf_core"],["instance","bidirec"]],["gpio28",[[388,3],[388,94]],[[388,11],[388,17]],["veerwolf_core"],["instance","bidirec"]],["gpio29",[[389,3],[389,94]],[[389,11],[389,17]],["veerwolf_core"],["instance","bidirec"]],["gpio30",[[390,3],[390,94]],[[390,11],[390,17]],["veerwolf_core"],["instance","bidirec"]],["gpio31",[[391,3],[391,94]],[[391,11],[391,17]],["veerwolf_core"],["instance","bidirec"]],["gpio_module",[[396,3],[422,33]],[[396,12],[396,23]],["veerwolf_core"],["instance","gpio_top"]],["ptc_irq",[[426,3],[426,22]],[[426,15],[426,22]],["veerwolf_core"],["variable","wire"]],["timer_ptc",[[428,3],[446,4]],[[428,11],[428,20]],["veerwolf_core"],["instance","ptc_top"]],["spi2_rdt",[[449,3],[449,33]],[[449,25],[449,33]],["veerwolf_core"],["variable","wire"]],["spi2_irq",[[451,3],[451,23]],[[451,15],[451,23]],["veerwolf_core"],["variable","wire"]],["spi2",[[453,3],[469,29]],[[453,14],[453,18]],["veerwolf_core"],["instance","simple_spi"]],["uart_rdt",[[472,3],[472,31]],[[472,23],[472,31]],["veerwolf_core"],["variable","wire"]],["uart16550_0",[[477,3],[506,24]],[[477,12],[477,23]],["veerwolf_core"],["instance","uart_top"]],["valid_ip",[[508,3],[508,30]],[[508,22],[508,30]],["veerwolf_core"],["variable","wire"]],["address_ip",[[509,3],[509,33]],[[509,23],[509,33]],["veerwolf_core"],["variable","wire"]],["tf",[[513,2],[513,20]],[[513,18],[513,20]],["veerwolf_core"],["variable","integer"]],["rvtop",[[524,3],[801,25]],[[524,20],[524,25]],["veerwolf_core"],["instance","veer_wrapper_dmi"]]]]],[[["bidirec",[[807,0],[807,83]],[[807,7],[807,14]],[],["module"]],[812,9]],[[["oe",[[807,16],[807,29]],[[807,27],[807,29]],["bidirec"],["port","wire"]],["inp",[[807,31],[807,45]],[[807,42],[807,45]],["bidirec"],["port","wire"]],["outp",[[807,47],[807,63]],[[807,59],[807,63]],["bidirec"],["port","wire"]],["bidir",[[807,65],[807,81]],[[807,76],[807,81]],["bidirec"],["port","wire"]]]]]],["/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh","/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh"]],null,0]]]}