Verilog file folder conatins all the modules.It also contains the main verilog file and the testbench. 
You can compile all the code by using the command iverilog -o my -c list in verilog files folder.   
Result is simulated using the gtkwave simulator.
Initial designs are shared in the folder "Initial Design and Codes".
