-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sep_convolution_filter is
generic (
    C_S_AXI_AXILITES_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_AXILITES_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_img_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    in_img_V_TVALID : IN STD_LOGIC;
    in_img_V_TREADY : OUT STD_LOGIC;
    out_img_V_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_img_V_TVALID : OUT STD_LOGIC;
    out_img_V_TREADY : IN STD_LOGIC;
    s_axi_AXILiteS_AWVALID : IN STD_LOGIC;
    s_axi_AXILiteS_AWREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_WVALID : IN STD_LOGIC;
    s_axi_AXILiteS_WREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH/8-1 downto 0);
    s_axi_AXILiteS_ARVALID : IN STD_LOGIC;
    s_axi_AXILiteS_ARREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_RVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_RREADY : IN STD_LOGIC;
    s_axi_AXILiteS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_AXILiteS_BVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_BREADY : IN STD_LOGIC;
    s_axi_AXILiteS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of sep_convolution_filter is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "sep_convolution_filter,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=41.666668,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=30.048125,HLS_SYN_LAT=310606,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=14,HLS_SYN_FF=2071,HLS_SYN_LUT=2202}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_pp0_stg0_fsm_1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_st39_fsm_2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv64_31 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000110001";
    constant ap_const_lv64_32 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000110010";
    constant ap_const_lv64_33 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000110011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv19_4BD29 : STD_LOGIC_VECTOR (18 downto 0) := "1001011110100101001";
    constant ap_const_lv19_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_const_lv19_283 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001010000011";
    constant ap_const_lv10_283 : STD_LOGIC_VECTOR (9 downto 0) := "1010000011";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_1E0 : STD_LOGIC_VECTOR (8 downto 0) := "111100000";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv19_31 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000110001";
    constant ap_const_lv19_32 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000110010";
    constant ap_const_lv19_33 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000110011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv10_280 : STD_LOGIC_VECTOR (9 downto 0) := "1010000000";
    constant ap_const_lv10_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_20 : BOOLEAN;
    signal kernel_config_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal kernel_config_V_ce0 : STD_LOGIC;
    signal kernel_config_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_h_V_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_v_V_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_sum_V : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    signal kernel_off_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_bit_shift_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal line_buffer_V_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_V_0_ce0 : STD_LOGIC;
    signal line_buffer_V_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_V_0_ce1 : STD_LOGIC;
    signal line_buffer_V_0_we1 : STD_LOGIC;
    signal window_V_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal line_buffer_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_V_1_ce0 : STD_LOGIC;
    signal line_buffer_V_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_V_1_ce1 : STD_LOGIC;
    signal line_buffer_V_1_we1 : STD_LOGIC;
    signal window_V_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal line_buffer_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_V_2_ce0 : STD_LOGIC;
    signal line_buffer_V_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_V_2_ce1 : STD_LOGIC;
    signal line_buffer_V_2_we1 : STD_LOGIC;
    signal window_V_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal line_buffer_V_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_V_3_ce0 : STD_LOGIC;
    signal line_buffer_V_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_V_3_ce1 : STD_LOGIC;
    signal line_buffer_V_3_we1 : STD_LOGIC;
    signal window_V_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal line_buffer_V_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_V_4_ce0 : STD_LOGIC;
    signal line_buffer_V_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_V_4_ce1 : STD_LOGIC;
    signal line_buffer_V_4_we1 : STD_LOGIC;
    signal window_V_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal line_buffer_V_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_V_5_ce0 : STD_LOGIC;
    signal line_buffer_V_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_V_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_V_5_ce1 : STD_LOGIC;
    signal line_buffer_V_5_we1 : STD_LOGIC;
    signal window_V_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_v_V_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_v_V_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_v_V_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_v_V_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_v_V_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_v_V_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal convolution_buffer_V_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    signal convolution_buffer_V_2 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    signal convolution_buffer_V_3 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    signal convolution_buffer_V_4 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    signal convolution_buffer_V_5 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    signal convolution_buffer_V_6 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    signal kernel_h_V_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_h_V_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_h_V_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_h_V_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_h_V_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_h_V_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal in_img_V_TDATA_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_pp0_stg0_fsm_1 : STD_LOGIC;
    signal ap_sig_144 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it10 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it11 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it12 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it13 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it14 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it15 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it16 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it17 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it18 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it19 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it20 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it21 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it22 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it23 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it24 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it25 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it26 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it27 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it28 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it29 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it30 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it31 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it32 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it33 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it34 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it35 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it36 : STD_LOGIC := '0';
    signal exitcond_flatten_fu_437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_img_V_TDATA_blk_n : STD_LOGIC;
    signal or_cond1_reg_1477 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_reg_354 : STD_LOGIC_VECTOR (18 downto 0);
    signal sep_mulconvolution_filter_ap_int_reg_365 : STD_LOGIC_VECTOR (18 downto 0);
    signal row_reg_376 : STD_LOGIC_VECTOR (8 downto 0);
    signal sep_convolution_filter_ap_int_3_reg_387 : STD_LOGIC_VECTOR (18 downto 0);
    signal col_reg_398 : STD_LOGIC_VECTOR (9 downto 0);
    signal reg_414 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_284 : BOOLEAN;
    signal ap_sig_ioackin_out_img_V_TREADY : STD_LOGIC;
    signal tmp_4_reg_1417 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_1433 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_1437 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_443_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal col_mid2_fu_469_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal col_mid2_reg_1401 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_ppstg_col_mid2_reg_1401_pp0_iter1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sep_convolution_filter_ap_int_7_fu_523_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal row_mid2_fu_531_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_1421 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_1425 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_1429 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1437_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_609_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_26_reg_1446 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_tmp_26_reg_1446_pp0_iter1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_23_fu_618_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_23_reg_1455 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_1455_pp0_iter1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_10_reg_1459 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_10_reg_1459_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_1463 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_15_reg_1463_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_1467 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_1467_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_temp_V_reg_1471 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_in_temp_V_reg_1471_pp0_iter1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_cond1_fu_656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter25 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter26 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter27 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter28 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter31 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter33 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_1477_pp0_iter34 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_662_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal col_1_fu_668_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_V_0_addr_reg_1491 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_V_1_addr_reg_1497 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_V_2_addr_reg_1503 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_V_3_addr_reg_1509 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_V_4_addr_reg_1515 : STD_LOGIC_VECTOR (9 downto 0);
    signal kernel_h_V_0_loc_1_load_reg_1526 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_1531 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter11 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter12 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter13 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter14 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter15 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter16 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter17 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter18 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter19 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter20 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter21 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter22 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter23 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter24 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter25 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter26 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter27 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter28 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter29 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter30 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter31 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter32 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter33 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter34 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter35 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_3_fu_897_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_3_reg_1536 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_fu_604_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_fu_613_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_16_fu_703_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_17_fu_840_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal temp_v_V_6_fu_1069_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal kernel_h_V_0_loc_1_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal sep_convolution_filter_ap_int_2_fu_186 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_622_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sep_convolution_filter_ap_int_1_fu_190 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_SEBB_fu_581_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ioackin_out_img_V_TREADY : STD_LOGIC := '0';
    signal sel_SEBB1_fu_589_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_fu_455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_449_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal row_s_fu_477_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_mid1_fu_483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_mid1_fu_503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sep_convolution_filter_ap_int_6_fu_461_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_5_fu_569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_575_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_mid2_fu_495_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_mid2_fu_515_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_V_1_fu_867_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_873_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_fu_883_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_fu_887_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_fu_859_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_877_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_893_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_fu_921_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_fu_921_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_fu_921_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_s_fu_947_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_s_fu_947_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_s_fu_947_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_5_fu_1021_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_5_fu_1021_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_5_fu_1021_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1291_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1264_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1282_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1273_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp9_cast_fu_1056_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp8_cast_fu_1053_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp7_fu_1059_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp7_cast_fu_1065_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp5_cast_fu_1050_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_2_1_fu_1332_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_2_3_fu_1317_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_1346_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_1300_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp14_cast_fu_1217_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_1308_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp10_fu_1220_p2 : STD_LOGIC_VECTOR (27 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of tmp10_fu_1220_p2 : signal is "no";
    signal tmp12_cast_fu_1225_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp10_cast_fu_1214_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal temp_h_V_fu_1229_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_1248_p0 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_1248_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_29_fu_1254_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1264_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1273_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1282_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1291_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_5_fu_1339_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_1324_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_1248_ce : STD_LOGIC;
    signal ap_sig_cseq_ST_st39_fsm_2 : STD_LOGIC;
    signal ap_sig_1337 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1264_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1273_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1282_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1291_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_5_fu_1021_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_fu_921_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_s_fu_947_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_1380 : BOOLEAN;
    signal ap_sig_235 : BOOLEAN;
    signal ap_sig_1386 : BOOLEAN;
    signal ap_sig_1388 : BOOLEAN;
    signal ap_sig_1390 : BOOLEAN;
    signal ap_sig_1393 : BOOLEAN;
    signal ap_sig_1395 : BOOLEAN;
    signal ap_sig_1383 : BOOLEAN;
    signal ap_sig_1400 : BOOLEAN;
    signal ap_sig_1402 : BOOLEAN;
    signal ap_sig_1398 : BOOLEAN;

    component sep_convolution_filter_sdiv_30s_8s_30_34 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (29 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component sep_convolution_filter_mac_muladd_8s_8ns_17s_18_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component sep_convolution_filter_mac_muladd_19s_8s_27s_27_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (18 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (26 downto 0);
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component sep_convolution_filter_mac_muladd_19s_8s_27s_28_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (18 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (26 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component sep_convolution_filter_mul_mul_19s_8s_27_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (18 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component sep_convolution_filter_mac_muladd_19s_8s_28s_28_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (18 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (27 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component sep_convolution_filter_line_buffer_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sep_convolution_filter_AXILiteS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        kernel_config_V_address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        kernel_config_V_ce0 : IN STD_LOGIC;
        kernel_config_V_q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    line_buffer_V_0_U : component sep_convolution_filter_line_buffer_V_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buffer_V_0_address0,
        ce0 => line_buffer_V_0_ce0,
        q0 => line_buffer_V_0_q0,
        address1 => line_buffer_V_0_addr_reg_1491,
        ce1 => line_buffer_V_0_ce1,
        we1 => line_buffer_V_0_we1,
        d1 => line_buffer_V_1_q0);

    line_buffer_V_1_U : component sep_convolution_filter_line_buffer_V_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buffer_V_1_address0,
        ce0 => line_buffer_V_1_ce0,
        q0 => line_buffer_V_1_q0,
        address1 => line_buffer_V_1_addr_reg_1497,
        ce1 => line_buffer_V_1_ce1,
        we1 => line_buffer_V_1_we1,
        d1 => line_buffer_V_2_q0);

    line_buffer_V_2_U : component sep_convolution_filter_line_buffer_V_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buffer_V_2_address0,
        ce0 => line_buffer_V_2_ce0,
        q0 => line_buffer_V_2_q0,
        address1 => line_buffer_V_2_addr_reg_1503,
        ce1 => line_buffer_V_2_ce1,
        we1 => line_buffer_V_2_we1,
        d1 => line_buffer_V_3_q0);

    line_buffer_V_3_U : component sep_convolution_filter_line_buffer_V_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buffer_V_3_address0,
        ce0 => line_buffer_V_3_ce0,
        q0 => line_buffer_V_3_q0,
        address1 => line_buffer_V_3_addr_reg_1509,
        ce1 => line_buffer_V_3_ce1,
        we1 => line_buffer_V_3_we1,
        d1 => line_buffer_V_4_q0);

    line_buffer_V_4_U : component sep_convolution_filter_line_buffer_V_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buffer_V_4_address0,
        ce0 => line_buffer_V_4_ce0,
        q0 => line_buffer_V_4_q0,
        address1 => line_buffer_V_4_addr_reg_1515,
        ce1 => line_buffer_V_4_ce1,
        we1 => line_buffer_V_4_we1,
        d1 => line_buffer_V_5_q0);

    line_buffer_V_5_U : component sep_convolution_filter_line_buffer_V_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buffer_V_5_address0,
        ce0 => line_buffer_V_5_ce0,
        q0 => line_buffer_V_5_q0,
        address1 => line_buffer_V_5_address1,
        ce1 => line_buffer_V_5_ce1,
        we1 => line_buffer_V_5_we1,
        d1 => ap_reg_ppstg_in_temp_V_reg_1471_pp0_iter1);

    sep_convolution_filter_AXILiteS_s_axi_U : component sep_convolution_filter_AXILiteS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_AXILITES_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_AXILITES_DATA_WIDTH)
    port map (
        AWVALID => s_axi_AXILiteS_AWVALID,
        AWREADY => s_axi_AXILiteS_AWREADY,
        AWADDR => s_axi_AXILiteS_AWADDR,
        WVALID => s_axi_AXILiteS_WVALID,
        WREADY => s_axi_AXILiteS_WREADY,
        WDATA => s_axi_AXILiteS_WDATA,
        WSTRB => s_axi_AXILiteS_WSTRB,
        ARVALID => s_axi_AXILiteS_ARVALID,
        ARREADY => s_axi_AXILiteS_ARREADY,
        ARADDR => s_axi_AXILiteS_ARADDR,
        RVALID => s_axi_AXILiteS_RVALID,
        RREADY => s_axi_AXILiteS_RREADY,
        RDATA => s_axi_AXILiteS_RDATA,
        RRESP => s_axi_AXILiteS_RRESP,
        BVALID => s_axi_AXILiteS_BVALID,
        BREADY => s_axi_AXILiteS_BREADY,
        BRESP => s_axi_AXILiteS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        kernel_config_V_address0 => kernel_config_V_address0,
        kernel_config_V_ce0 => kernel_config_V_ce0,
        kernel_config_V_q0 => kernel_config_V_q0);

    sep_convolution_filter_sdiv_30s_8s_30_34_U0 : component sep_convolution_filter_sdiv_30s_8s_30_34
    generic map (
        ID => 1,
        NUM_STAGE => 34,
        din0_WIDTH => 30,
        din1_WIDTH => 8,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1248_p0,
        din1 => r_V_3_reg_1536,
        ce => grp_fu_1248_ce,
        dout => grp_fu_1248_p2);

    sep_convolution_filter_mac_muladd_8s_8ns_17s_18_1_U1 : component sep_convolution_filter_mac_muladd_8s_8ns_17s_18_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        din0 => kernel_v_V_4,
        din1 => grp_fu_1264_p1,
        din2 => grp_fu_1291_p3,
        dout => grp_fu_1264_p3);

    sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1_U2 : component sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        din0 => kernel_v_V_6,
        din1 => grp_fu_1273_p1,
        din2 => r_V_s_fu_947_p2,
        dout => grp_fu_1273_p3);

    sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1_U3 : component sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        din0 => kernel_v_V_2,
        din1 => grp_fu_1282_p1,
        din2 => r_V_fu_921_p2,
        dout => grp_fu_1282_p3);

    sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1_U4 : component sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        din0 => kernel_v_V_3,
        din1 => grp_fu_1291_p1,
        din2 => r_V_5_fu_1021_p2,
        dout => grp_fu_1291_p3);

    sep_convolution_filter_mac_muladd_19s_8s_27s_27_1_U5 : component sep_convolution_filter_mac_muladd_19s_8s_27s_27_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 8,
        din2_WIDTH => 27,
        dout_WIDTH => 27)
    port map (
        din0 => temp_v_V_6_fu_1069_p2,
        din1 => kernel_h_V_6,
        din2 => r_V_2_5_fu_1339_p2,
        dout => grp_fu_1300_p3);

    sep_convolution_filter_mac_muladd_19s_8s_27s_28_1_U6 : component sep_convolution_filter_mac_muladd_19s_8s_27s_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 8,
        din2_WIDTH => 27,
        dout_WIDTH => 28)
    port map (
        din0 => convolution_buffer_V_5,
        din1 => kernel_h_V_4,
        din2 => r_V_2_3_fu_1317_p2,
        dout => grp_fu_1308_p3);

    sep_convolution_filter_mul_mul_19s_8s_27_1_U7 : component sep_convolution_filter_mul_mul_19s_8s_27_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 8,
        dout_WIDTH => 27)
    port map (
        din0 => convolution_buffer_V_4,
        din1 => kernel_h_V_3,
        dout => r_V_2_3_fu_1317_p2);

    sep_convolution_filter_mac_muladd_19s_8s_27s_28_1_U8 : component sep_convolution_filter_mac_muladd_19s_8s_27s_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 8,
        din2_WIDTH => 27,
        dout_WIDTH => 28)
    port map (
        din0 => convolution_buffer_V_3,
        din1 => kernel_h_V_2,
        din2 => r_V_2_1_fu_1332_p2,
        dout => grp_fu_1324_p3);

    sep_convolution_filter_mul_mul_19s_8s_27_1_U9 : component sep_convolution_filter_mul_mul_19s_8s_27_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 8,
        dout_WIDTH => 27)
    port map (
        din0 => convolution_buffer_V_2,
        din1 => kernel_h_V_1,
        dout => r_V_2_1_fu_1332_p2);

    sep_convolution_filter_mul_mul_19s_8s_27_1_U10 : component sep_convolution_filter_mul_mul_19s_8s_27_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 8,
        dout_WIDTH => 27)
    port map (
        din0 => convolution_buffer_V_6,
        din1 => kernel_h_V_5,
        dout => r_V_2_5_fu_1339_p2);

    sep_convolution_filter_mac_muladd_19s_8s_28s_28_1_U11 : component sep_convolution_filter_mac_muladd_19s_8s_28s_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 8,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        din0 => convolution_buffer_V_1,
        din1 => kernel_h_V_0_loc_1_load_reg_1526,
        din2 => grp_fu_1324_p3,
        dout => grp_fu_1346_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_ioackin_out_img_V_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_out_img_V_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_235) then
                    if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                        ap_reg_ioackin_out_img_V_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_1380) then 
                        ap_reg_ioackin_out_img_V_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((exitcond_flatten_fu_437_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((exitcond_flatten_fu_437_p2 = ap_const_lv1_0))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
                end if; 
            end if;
        end if;
    end process;


    col_reg_398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))))) then 
                col_reg_398 <= col_1_fu_668_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                col_reg_398 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))))) then 
                indvar_flatten_reg_354 <= indvar_flatten_next_fu_443_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                indvar_flatten_reg_354 <= ap_const_lv19_0;
            end if; 
        end if;
    end process;

    kernel_h_V_0_loc_1_fu_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = tmp_4_reg_1417)) and not((ap_const_lv1_0 = tmp_8_reg_1433)) and (tmp_23_reg_1455 = ap_const_lv3_0))) then 
                kernel_h_V_0_loc_1_fu_182 <= kernel_config_V_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                kernel_h_V_0_loc_1_fu_182 <= kernel_h_V_0;
            end if; 
        end if;
    end process;

    kernel_v_V_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_1398) then
                if (ap_sig_1402) then 
                    kernel_v_V_0 <= kernel_h_V_0_loc_1_fu_182;
                elsif (ap_sig_1400) then 
                    kernel_v_V_0 <= reg_414;
                end if;
            end if; 
        end if;
    end process;

    row_reg_376_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))))) then 
                row_reg_376 <= row_mid2_fu_531_p3;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                row_reg_376 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    sep_convolution_filter_ap_int_1_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = tmp_4_fu_539_p2)))) then 
                sep_convolution_filter_ap_int_1_fu_190 <= sel_SEBB_fu_581_p3;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                sep_convolution_filter_ap_int_1_fu_190 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    sep_convolution_filter_ap_int_2_fu_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = tmp_4_fu_539_p2)))) then 
                sep_convolution_filter_ap_int_2_fu_186 <= tmp_14_fu_622_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                sep_convolution_filter_ap_int_2_fu_186 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    sep_convolution_filter_ap_int_3_reg_387_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))))) then 
                sep_convolution_filter_ap_int_3_reg_387 <= tmp_25_fu_662_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                sep_convolution_filter_ap_int_3_reg_387 <= ap_const_lv19_0;
            end if; 
        end if;
    end process;

    sep_mulconvolution_filter_ap_int_reg_365_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))))) then 
                sep_mulconvolution_filter_ap_int_reg_365 <= sep_convolution_filter_ap_int_7_fu_523_p3;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                sep_mulconvolution_filter_ap_int_reg_365 <= ap_const_lv19_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))))) then
                ap_reg_ppstg_col_mid2_reg_1401_pp0_iter1 <= col_mid2_reg_1401;
                ap_reg_ppstg_in_temp_V_reg_1471_pp0_iter1 <= in_temp_V_reg_1471;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter1 <= or_cond1_reg_1477;
                ap_reg_ppstg_or_cond_reg_1467_pp0_iter1 <= or_cond_reg_1467;
                ap_reg_ppstg_tmp_10_reg_1459_pp0_iter1 <= tmp_10_reg_1459;
                ap_reg_ppstg_tmp_15_reg_1463_pp0_iter1 <= tmp_15_reg_1463;
                ap_reg_ppstg_tmp_23_reg_1455_pp0_iter1 <= tmp_23_reg_1455;
                ap_reg_ppstg_tmp_26_reg_1446_pp0_iter1 <= tmp_26_reg_1446;
                ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1 <= tmp_4_reg_1417;
                ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1 <= tmp_8_reg_1433;
                ap_reg_ppstg_tmp_s_reg_1437_pp0_iter1 <= tmp_s_reg_1437;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY))))) then
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter10 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter9;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter11 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter10;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter12 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter11;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter13 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter12;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter14 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter13;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter15 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter14;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter16 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter15;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter17 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter16;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter18 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter17;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter19 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter18;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter20 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter19;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter21 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter20;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter22 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter21;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter23 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter22;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter24 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter23;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter25 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter24;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter26 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter25;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter27 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter26;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter28 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter27;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter29 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter28;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter3 <= kernel_off_V_load_reg_1531;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter30 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter29;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter31 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter30;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter32 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter31;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter33 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter32;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter34 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter33;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter35 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter34;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter4 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter3;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter5 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter4;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter6 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter5;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter7 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter6;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter8 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter7;
                ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter9 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter8;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter10 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter9;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter11 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter10;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter12 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter11;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter13 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter12;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter14 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter13;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter15 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter14;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter16 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter15;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter17 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter16;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter18 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter17;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter19 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter18;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter2 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter1;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter20 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter19;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter21 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter20;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter22 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter21;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter23 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter22;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter24 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter23;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter25 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter24;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter26 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter25;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter27 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter26;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter28 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter27;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter29 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter28;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter3 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter2;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter30 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter29;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter31 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter30;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter32 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter31;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter33 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter32;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter34 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter33;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter34;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter4 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter3;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter5 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter4;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter6 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter5;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter7 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter6;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter8 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter7;
                ap_reg_ppstg_or_cond1_reg_1477_pp0_iter9 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))))) then
                col_mid2_reg_1401 <= col_mid2_fu_469_p3;
                or_cond1_reg_1477 <= or_cond1_fu_656_p2;
                or_cond_reg_1467 <= or_cond_fu_644_p2;
                tmp_15_reg_1463 <= tmp_15_fu_638_p2;
                tmp_4_reg_1417 <= tmp_4_fu_539_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter2)))) then
                convolution_buffer_V_1 <= convolution_buffer_V_2;
                convolution_buffer_V_2 <= convolution_buffer_V_3;
                convolution_buffer_V_3 <= convolution_buffer_V_4;
                convolution_buffer_V_4 <= convolution_buffer_V_5;
                convolution_buffer_V_5 <= convolution_buffer_V_6;
                convolution_buffer_V_6 <= temp_v_V_6_fu_1069_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = or_cond_fu_644_p2)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))))) then
                in_temp_V_reg_1471 <= in_img_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and (ap_const_lv1_0 = tmp_4_reg_1417) and (ap_const_lv1_0 = tmp_6_reg_1421) and (ap_const_lv1_0 = tmp_9_reg_1425) and not((ap_const_lv1_0 = tmp_12_reg_1429)))) then
                kernel_bit_shift_V <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = tmp_4_reg_1417)) and not((ap_const_lv1_0 = tmp_8_reg_1433)) and (tmp_23_reg_1455 = ap_const_lv3_0))) then
                kernel_h_V_0 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter1)))) then
                kernel_h_V_0_loc_1_load_reg_1526 <= kernel_h_V_0_loc_1_fu_182;
                kernel_off_V_load_reg_1531 <= kernel_off_V;
                r_V_3_reg_1536 <= r_V_3_fu_897_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1)) and (ap_reg_ppstg_tmp_23_reg_1455_pp0_iter1 = ap_const_lv3_1))) then
                kernel_h_V_1 <= reg_414;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1)) and (ap_reg_ppstg_tmp_23_reg_1455_pp0_iter1 = ap_const_lv3_2))) then
                kernel_h_V_2 <= reg_414;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1)) and (ap_reg_ppstg_tmp_23_reg_1455_pp0_iter1 = ap_const_lv3_3))) then
                kernel_h_V_3 <= reg_414;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1)) and (ap_reg_ppstg_tmp_23_reg_1455_pp0_iter1 = ap_const_lv3_4))) then
                kernel_h_V_4 <= reg_414;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1)) and (ap_reg_ppstg_tmp_23_reg_1455_pp0_iter1 = ap_const_lv3_5))) then
                kernel_h_V_5 <= reg_414;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1)) and (ap_reg_ppstg_tmp_23_reg_1455_pp0_iter1 = ap_const_lv3_6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1)) and (ap_reg_ppstg_tmp_23_reg_1455_pp0_iter1 = ap_const_lv3_7))))) then
                kernel_h_V_6 <= reg_414;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and (ap_const_lv1_0 = tmp_4_reg_1417) and (ap_const_lv1_0 = tmp_6_reg_1421) and not((ap_const_lv1_0 = tmp_9_reg_1425)))) then
                kernel_off_V <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and (ap_const_lv1_0 = tmp_4_reg_1417) and not((ap_const_lv1_0 = tmp_6_reg_1421)))) then
                kernel_sum_V <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_1437_pp0_iter1)) and (ap_reg_ppstg_tmp_26_reg_1446_pp0_iter1 = ap_const_lv3_1))) then
                kernel_v_V_1 <= reg_414;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_1437_pp0_iter1)) and (ap_reg_ppstg_tmp_26_reg_1446_pp0_iter1 = ap_const_lv3_2))) then
                kernel_v_V_2 <= reg_414;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_1437_pp0_iter1)) and (ap_reg_ppstg_tmp_26_reg_1446_pp0_iter1 = ap_const_lv3_3))) then
                kernel_v_V_3 <= reg_414;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_1437_pp0_iter1)) and (ap_reg_ppstg_tmp_26_reg_1446_pp0_iter1 = ap_const_lv3_4))) then
                kernel_v_V_4 <= reg_414;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_1437_pp0_iter1)) and (ap_reg_ppstg_tmp_26_reg_1446_pp0_iter1 = ap_const_lv3_5))) then
                kernel_v_V_5 <= reg_414;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_1437_pp0_iter1)) and (ap_reg_ppstg_tmp_26_reg_1446_pp0_iter1 = ap_const_lv3_6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_1437_pp0_iter1)) and (ap_reg_ppstg_tmp_26_reg_1446_pp0_iter1 = ap_const_lv3_7))))) then
                kernel_v_V_6 <= reg_414;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = tmp_15_reg_1463)))) then
                line_buffer_V_0_addr_reg_1491 <= tmp_16_fu_703_p1(10 - 1 downto 0);
                line_buffer_V_1_addr_reg_1497 <= tmp_16_fu_703_p1(10 - 1 downto 0);
                line_buffer_V_2_addr_reg_1503 <= tmp_16_fu_703_p1(10 - 1 downto 0);
                line_buffer_V_3_addr_reg_1509 <= tmp_16_fu_703_p1(10 - 1 downto 0);
                line_buffer_V_4_addr_reg_1515 <= tmp_16_fu_703_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = tmp_4_reg_1417)) and (ap_const_lv1_0 = tmp_8_reg_1433) and not((ap_const_lv1_0 = tmp_s_reg_1437))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = tmp_4_reg_1417)) and not((ap_const_lv1_0 = tmp_8_reg_1433))))) then
                reg_414 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = tmp_4_fu_539_p2)) and not((ap_const_lv1_0 = tmp_8_fu_598_p2)))) then
                tmp_10_reg_1459 <= grp_fu_409_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and (ap_const_lv1_0 = tmp_4_fu_539_p2) and (ap_const_lv1_0 = tmp_6_fu_545_p2) and (ap_const_lv1_0 = tmp_9_fu_551_p2))) then
                tmp_12_reg_1429 <= tmp_12_fu_557_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = tmp_4_fu_539_p2)) and not((ap_const_lv1_0 = tmp_8_fu_598_p2)))) then
                tmp_23_reg_1455 <= tmp_23_fu_618_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = tmp_4_fu_539_p2)) and (ap_const_lv1_0 = tmp_8_fu_598_p2) and not((ap_const_lv1_0 = grp_fu_409_p2)))) then
                tmp_26_reg_1446 <= tmp_26_fu_609_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and (ap_const_lv1_0 = tmp_4_fu_539_p2))) then
                tmp_6_reg_1421 <= tmp_6_fu_545_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = tmp_4_fu_539_p2)))) then
                tmp_8_reg_1433 <= tmp_8_fu_598_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and (ap_const_lv1_0 = tmp_4_fu_539_p2) and (ap_const_lv1_0 = tmp_6_fu_545_p2))) then
                tmp_9_reg_1425 <= tmp_9_fu_551_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = tmp_4_fu_539_p2)) and (ap_const_lv1_0 = tmp_8_fu_598_p2))) then
                tmp_s_reg_1437 <= grp_fu_409_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_15_reg_1463_pp0_iter1)))) then
                window_V_0 <= line_buffer_V_0_q0;
                window_V_1 <= line_buffer_V_1_q0;
                window_V_2 <= line_buffer_V_2_q0;
                window_V_3 <= line_buffer_V_3_q0;
                window_V_4 <= line_buffer_V_4_q0;
                window_V_5 <= line_buffer_V_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_1467_pp0_iter1)))) then
                window_V_6 <= ap_reg_ppstg_in_temp_V_reg_1471_pp0_iter1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it35, ap_reg_ppiten_pp0_it36, exitcond_flatten_fu_437_p2, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35, ap_sig_284, ap_sig_ioackin_out_img_V_TREADY)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_pp0_stg0_fsm_1 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it35)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((exitcond_flatten_fu_437_p2 = ap_const_lv1_0)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it35))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((exitcond_flatten_fu_437_p2 = ap_const_lv1_0)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then
                    ap_NS_fsm <= ap_ST_st39_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                end if;
            when ap_ST_st39_fsm_2 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;

    ap_done_assign_proc : process(ap_sig_cseq_ST_st39_fsm_2)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st39_fsm_2)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st39_fsm_2)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st39_fsm_2)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_1337_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1337 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_1380_assign_proc : process(out_img_V_TREADY, ap_reg_ppiten_pp0_it0, ap_sig_284)
    begin
                ap_sig_1380 <= (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284)) and (ap_const_logic_1 = out_img_V_TREADY));
    end process;


    ap_sig_1383_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0, exitcond_flatten_fu_437_p2)
    begin
                ap_sig_1383 <= ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0));
    end process;


    ap_sig_1386_assign_proc : process(tmp_4_fu_539_p2, tmp_6_fu_545_p2, tmp_9_fu_551_p2, tmp_12_fu_557_p2)
    begin
                ap_sig_1386 <= ((ap_const_lv1_0 = tmp_4_fu_539_p2) and (ap_const_lv1_0 = tmp_6_fu_545_p2) and (ap_const_lv1_0 = tmp_9_fu_551_p2) and not((ap_const_lv1_0 = tmp_12_fu_557_p2)));
    end process;


    ap_sig_1388_assign_proc : process(tmp_4_fu_539_p2, tmp_6_fu_545_p2, tmp_9_fu_551_p2)
    begin
                ap_sig_1388 <= ((ap_const_lv1_0 = tmp_4_fu_539_p2) and (ap_const_lv1_0 = tmp_6_fu_545_p2) and not((ap_const_lv1_0 = tmp_9_fu_551_p2)));
    end process;


    ap_sig_1390_assign_proc : process(tmp_4_fu_539_p2, tmp_6_fu_545_p2)
    begin
                ap_sig_1390 <= ((ap_const_lv1_0 = tmp_4_fu_539_p2) and not((ap_const_lv1_0 = tmp_6_fu_545_p2)));
    end process;


    ap_sig_1393_assign_proc : process(tmp_4_fu_539_p2, tmp_8_fu_598_p2, grp_fu_409_p2)
    begin
                ap_sig_1393 <= (not((ap_const_lv1_0 = tmp_4_fu_539_p2)) and (ap_const_lv1_0 = tmp_8_fu_598_p2) and not((ap_const_lv1_0 = grp_fu_409_p2)));
    end process;


    ap_sig_1395_assign_proc : process(tmp_4_fu_539_p2, tmp_8_fu_598_p2)
    begin
                ap_sig_1395 <= (not((ap_const_lv1_0 = tmp_4_fu_539_p2)) and not((ap_const_lv1_0 = tmp_8_fu_598_p2)));
    end process;


    ap_sig_1398_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it36, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35, ap_sig_284, ap_sig_ioackin_out_img_V_TREADY, ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1)
    begin
                ap_sig_1398 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1)));
    end process;


    ap_sig_1400_assign_proc : process(ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1, ap_reg_ppstg_tmp_s_reg_1437_pp0_iter1, ap_reg_ppstg_tmp_26_reg_1446_pp0_iter1)
    begin
                ap_sig_1400 <= ((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_1437_pp0_iter1)) and (ap_reg_ppstg_tmp_26_reg_1446_pp0_iter1 = ap_const_lv3_0));
    end process;


    ap_sig_1402_assign_proc : process(ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1, ap_reg_ppstg_tmp_10_reg_1459_pp0_iter1)
    begin
                ap_sig_1402 <= (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_10_reg_1459_pp0_iter1)));
    end process;


    ap_sig_144_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_144 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_20_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_20 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_235_assign_proc : process(ap_reg_ppiten_pp0_it36, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)
    begin
                ap_sig_235 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)));
    end process;


    ap_sig_284_assign_proc : process(in_img_V_TVALID, exitcond_flatten_fu_437_p2, or_cond_fu_644_p2)
    begin
                ap_sig_284 <= ((exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = or_cond_fu_644_p2)) and (in_img_V_TVALID = ap_const_logic_0));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_1_assign_proc : process(ap_sig_144)
    begin
        if (ap_sig_144) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_20)
    begin
        if (ap_sig_20) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st39_fsm_2_assign_proc : process(ap_sig_1337)
    begin
        if (ap_sig_1337) then 
            ap_sig_cseq_ST_st39_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st39_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_ioackin_out_img_V_TREADY_assign_proc : process(out_img_V_TREADY, ap_reg_ioackin_out_img_V_TREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_out_img_V_TREADY)) then 
            ap_sig_ioackin_out_img_V_TREADY <= out_img_V_TREADY;
        else 
            ap_sig_ioackin_out_img_V_TREADY <= ap_const_logic_1;
        end if; 
    end process;

    col_1_fu_668_p2 <= std_logic_vector(unsigned(col_mid2_fu_469_p3) + unsigned(ap_const_lv10_1));
    col_mid2_fu_469_p3 <= 
        ap_const_lv10_0 when (exitcond_fu_455_p2(0) = '1') else 
        col_reg_398;
    exitcond_flatten_fu_437_p2 <= "1" when (indvar_flatten_reg_354 = ap_const_lv19_4BD29) else "0";
    exitcond_fu_455_p2 <= "1" when (col_reg_398 = ap_const_lv10_283) else "0";

    grp_fu_1248_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it36, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35, ap_sig_284, ap_sig_ioackin_out_img_V_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))))) then 
            grp_fu_1248_ce <= ap_const_logic_1;
        else 
            grp_fu_1248_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_1248_p0 <= std_logic_vector(resize(signed(temp_h_V_fu_1229_p2),30));

    grp_fu_1264_p1 <= grp_fu_1264_p10(8 - 1 downto 0);
    grp_fu_1264_p10 <= std_logic_vector(resize(unsigned(window_V_4),16));
    grp_fu_1273_p1 <= grp_fu_1273_p10(8 - 1 downto 0);
    grp_fu_1273_p10 <= std_logic_vector(resize(unsigned(window_V_6),16));
    grp_fu_1282_p1 <= grp_fu_1282_p10(8 - 1 downto 0);
    grp_fu_1282_p10 <= std_logic_vector(resize(unsigned(window_V_2),16));
    grp_fu_1291_p1 <= grp_fu_1291_p10(8 - 1 downto 0);
    grp_fu_1291_p10 <= std_logic_vector(resize(unsigned(window_V_3),16));
    grp_fu_409_p2 <= "1" when (sel_SEBB1_fu_589_p3 = ap_const_lv32_0) else "0";

    in_img_V_TDATA_blk_n_assign_proc : process(in_img_V_TVALID, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0, exitcond_flatten_fu_437_p2, or_cond_fu_644_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = or_cond_fu_644_p2)))) then 
            in_img_V_TDATA_blk_n <= in_img_V_TVALID;
        else 
            in_img_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_img_V_TREADY_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it36, exitcond_flatten_fu_437_p2, or_cond_fu_644_p2, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35, ap_sig_284, ap_sig_ioackin_out_img_V_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = or_cond_fu_644_p2)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))))) then 
            in_img_V_TREADY <= ap_const_logic_1;
        else 
            in_img_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    indvar_flatten_next_fu_443_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_354) + unsigned(ap_const_lv19_1));

    kernel_config_V_address0_assign_proc : process(tmp_11_fu_604_p1, tmp_3_fu_613_p1, ap_sig_1386, ap_sig_1388, ap_sig_1390, ap_sig_1393, ap_sig_1395, ap_sig_1383)
    begin
        if (ap_sig_1383) then
            if (ap_sig_1395) then 
                kernel_config_V_address0 <= tmp_3_fu_613_p1(6 - 1 downto 0);
            elsif (ap_sig_1393) then 
                kernel_config_V_address0 <= tmp_11_fu_604_p1(6 - 1 downto 0);
            elsif (ap_sig_1390) then 
                kernel_config_V_address0 <= ap_const_lv64_31(6 - 1 downto 0);
            elsif (ap_sig_1388) then 
                kernel_config_V_address0 <= ap_const_lv64_32(6 - 1 downto 0);
            elsif (ap_sig_1386) then 
                kernel_config_V_address0 <= ap_const_lv64_33(6 - 1 downto 0);
            else 
                kernel_config_V_address0 <= "XXXXXX";
            end if;
        else 
            kernel_config_V_address0 <= "XXXXXX";
        end if; 
    end process;


    kernel_config_V_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it36, exitcond_flatten_fu_437_p2, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35, ap_sig_284, ap_sig_ioackin_out_img_V_TREADY, tmp_4_fu_539_p2, tmp_6_fu_545_p2, tmp_9_fu_551_p2, tmp_12_fu_557_p2, tmp_8_fu_598_p2, grp_fu_409_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = tmp_4_fu_539_p2)) and not((ap_const_lv1_0 = tmp_8_fu_598_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and (ap_const_lv1_0 = tmp_4_fu_539_p2) and (ap_const_lv1_0 = tmp_6_fu_545_p2) and (ap_const_lv1_0 = tmp_9_fu_551_p2) and not((ap_const_lv1_0 = tmp_12_fu_557_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and (ap_const_lv1_0 = tmp_4_fu_539_p2) and (ap_const_lv1_0 = tmp_6_fu_545_p2) and not((ap_const_lv1_0 = tmp_9_fu_551_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and (ap_const_lv1_0 = tmp_4_fu_539_p2) and not((ap_const_lv1_0 = tmp_6_fu_545_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_437_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = tmp_4_fu_539_p2)) and (ap_const_lv1_0 = tmp_8_fu_598_p2) and not((ap_const_lv1_0 = grp_fu_409_p2))))) then 
            kernel_config_V_ce0 <= ap_const_logic_1;
        else 
            kernel_config_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    line_buffer_V_0_address0 <= tmp_16_fu_703_p1(10 - 1 downto 0);

    line_buffer_V_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it36, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35, ap_sig_284, ap_sig_ioackin_out_img_V_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))))) then 
            line_buffer_V_0_ce0 <= ap_const_logic_1;
        else 
            line_buffer_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_0_ce1_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it36, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35, ap_sig_284, ap_sig_ioackin_out_img_V_TREADY)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))))) then 
            line_buffer_V_0_ce1 <= ap_const_logic_1;
        else 
            line_buffer_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_0_we1_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it36, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35, ap_sig_284, ap_sig_ioackin_out_img_V_TREADY, ap_reg_ppstg_tmp_15_reg_1463_pp0_iter1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_15_reg_1463_pp0_iter1))))) then 
            line_buffer_V_0_we1 <= ap_const_logic_1;
        else 
            line_buffer_V_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    line_buffer_V_1_address0 <= tmp_16_fu_703_p1(10 - 1 downto 0);

    line_buffer_V_1_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it36, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35, ap_sig_284, ap_sig_ioackin_out_img_V_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))))) then 
            line_buffer_V_1_ce0 <= ap_const_logic_1;
        else 
            line_buffer_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_1_ce1_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it36, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35, ap_sig_284, ap_sig_ioackin_out_img_V_TREADY)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))))) then 
            line_buffer_V_1_ce1 <= ap_const_logic_1;
        else 
            line_buffer_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_1_we1_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it36, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35, ap_sig_284, ap_sig_ioackin_out_img_V_TREADY, ap_reg_ppstg_tmp_15_reg_1463_pp0_iter1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_15_reg_1463_pp0_iter1))))) then 
            line_buffer_V_1_we1 <= ap_const_logic_1;
        else 
            line_buffer_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    line_buffer_V_2_address0 <= tmp_16_fu_703_p1(10 - 1 downto 0);

    line_buffer_V_2_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it36, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35, ap_sig_284, ap_sig_ioackin_out_img_V_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))))) then 
            line_buffer_V_2_ce0 <= ap_const_logic_1;
        else 
            line_buffer_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_2_ce1_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it36, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35, ap_sig_284, ap_sig_ioackin_out_img_V_TREADY)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))))) then 
            line_buffer_V_2_ce1 <= ap_const_logic_1;
        else 
            line_buffer_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_2_we1_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it36, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35, ap_sig_284, ap_sig_ioackin_out_img_V_TREADY, ap_reg_ppstg_tmp_15_reg_1463_pp0_iter1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_15_reg_1463_pp0_iter1))))) then 
            line_buffer_V_2_we1 <= ap_const_logic_1;
        else 
            line_buffer_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    line_buffer_V_3_address0 <= tmp_16_fu_703_p1(10 - 1 downto 0);

    line_buffer_V_3_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it36, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35, ap_sig_284, ap_sig_ioackin_out_img_V_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))))) then 
            line_buffer_V_3_ce0 <= ap_const_logic_1;
        else 
            line_buffer_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_3_ce1_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it36, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35, ap_sig_284, ap_sig_ioackin_out_img_V_TREADY)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))))) then 
            line_buffer_V_3_ce1 <= ap_const_logic_1;
        else 
            line_buffer_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_3_we1_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it36, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35, ap_sig_284, ap_sig_ioackin_out_img_V_TREADY, ap_reg_ppstg_tmp_15_reg_1463_pp0_iter1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_15_reg_1463_pp0_iter1))))) then 
            line_buffer_V_3_we1 <= ap_const_logic_1;
        else 
            line_buffer_V_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    line_buffer_V_4_address0 <= tmp_16_fu_703_p1(10 - 1 downto 0);

    line_buffer_V_4_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it36, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35, ap_sig_284, ap_sig_ioackin_out_img_V_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))))) then 
            line_buffer_V_4_ce0 <= ap_const_logic_1;
        else 
            line_buffer_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_4_ce1_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it36, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35, ap_sig_284, ap_sig_ioackin_out_img_V_TREADY)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))))) then 
            line_buffer_V_4_ce1 <= ap_const_logic_1;
        else 
            line_buffer_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_4_we1_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it36, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35, ap_sig_284, ap_sig_ioackin_out_img_V_TREADY, ap_reg_ppstg_tmp_15_reg_1463_pp0_iter1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_15_reg_1463_pp0_iter1))))) then 
            line_buffer_V_4_we1 <= ap_const_logic_1;
        else 
            line_buffer_V_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    line_buffer_V_5_address0 <= tmp_16_fu_703_p1(10 - 1 downto 0);
    line_buffer_V_5_address1 <= tmp_17_fu_840_p1(10 - 1 downto 0);

    line_buffer_V_5_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it36, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35, ap_sig_284, ap_sig_ioackin_out_img_V_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))))) then 
            line_buffer_V_5_ce0 <= ap_const_logic_1;
        else 
            line_buffer_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_5_ce1_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it36, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35, ap_sig_284, ap_sig_ioackin_out_img_V_TREADY)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))))) then 
            line_buffer_V_5_ce1 <= ap_const_logic_1;
        else 
            line_buffer_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_5_we1_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it36, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35, ap_sig_284, ap_sig_ioackin_out_img_V_TREADY, ap_reg_ppstg_or_cond_reg_1467_pp0_iter1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and (ap_const_logic_0 = ap_sig_ioackin_out_img_V_TREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_1467_pp0_iter1))))) then 
            line_buffer_V_5_we1 <= ap_const_logic_1;
        else 
            line_buffer_V_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    or_cond1_fu_656_p2 <= (tmp_2_mid2_fu_515_p3 and tmp_18_fu_650_p2);
    or_cond_fu_644_p2 <= (tmp_15_fu_638_p2 and tmp_mid2_fu_495_p3);
    out_img_V_TDATA <= std_logic_vector(unsigned(tmp_29_fu_1254_p1) + unsigned(ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter35));

    out_img_V_TDATA_blk_n_assign_proc : process(out_img_V_TREADY, ap_reg_ppiten_pp0_it36, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)))) then 
            out_img_V_TDATA_blk_n <= out_img_V_TREADY;
        else 
            out_img_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_img_V_TVALID_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it36, ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35, ap_sig_284, ap_reg_ioackin_out_img_V_TREADY)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_284)) and (ap_const_logic_0 = ap_reg_ioackin_out_img_V_TREADY))) then 
            out_img_V_TVALID <= ap_const_logic_1;
        else 
            out_img_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    r_V_3_fu_897_p3 <= 
        tmp_20_fu_877_p2 when (tmp_27_fu_859_p3(0) = '1') else 
        tmp_28_fu_893_p1;
    r_V_5_fu_1021_p0 <= kernel_v_V_5;
    r_V_5_fu_1021_p1 <= r_V_5_fu_1021_p10(8 - 1 downto 0);
    r_V_5_fu_1021_p10 <= std_logic_vector(resize(unsigned(window_V_5),16));
    r_V_5_fu_1021_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(r_V_5_fu_1021_p0) * signed('0' &r_V_5_fu_1021_p1))), 16));
    r_V_fu_921_p0 <= kernel_v_V_0;
    r_V_fu_921_p1 <= r_V_fu_921_p10(8 - 1 downto 0);
    r_V_fu_921_p10 <= std_logic_vector(resize(unsigned(window_V_0),16));
    r_V_fu_921_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(r_V_fu_921_p0) * signed('0' &r_V_fu_921_p1))), 16));
    r_V_s_fu_947_p0 <= kernel_v_V_1;
    r_V_s_fu_947_p1 <= r_V_s_fu_947_p10(8 - 1 downto 0);
    r_V_s_fu_947_p10 <= std_logic_vector(resize(unsigned(window_V_1),16));
    r_V_s_fu_947_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(r_V_s_fu_947_p0) * signed('0' &r_V_s_fu_947_p1))), 16));
    row_mid2_fu_531_p3 <= 
        row_s_fu_477_p2 when (exitcond_fu_455_p2(0) = '1') else 
        row_reg_376;
    row_s_fu_477_p2 <= std_logic_vector(unsigned(row_reg_376) + unsigned(ap_const_lv9_1));
    sel_SEBB1_fu_589_p3 <= 
        ap_const_lv32_0 when (tmp_5_fu_569_p2(0) = '1') else 
        sep_convolution_filter_ap_int_2_fu_186;
    sel_SEBB_fu_581_p3 <= 
        tmp_7_fu_575_p2 when (tmp_5_fu_569_p2(0) = '1') else 
        sep_convolution_filter_ap_int_1_fu_190;
    sep_convolution_filter_ap_int_6_fu_461_p3 <= 
        tmp_1_fu_449_p2 when (exitcond_fu_455_p2(0) = '1') else 
        sep_convolution_filter_ap_int_3_reg_387;
    sep_convolution_filter_ap_int_7_fu_523_p3 <= 
        tmp_1_fu_449_p2 when (exitcond_fu_455_p2(0) = '1') else 
        sep_mulconvolution_filter_ap_int_reg_365;
    sh_V_1_fu_867_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(kernel_bit_shift_V));
    temp_h_V_fu_1229_p2 <= std_logic_vector(signed(tmp12_cast_fu_1225_p1) + signed(tmp10_cast_fu_1214_p1));
    temp_v_V_6_fu_1069_p2 <= std_logic_vector(signed(tmp7_cast_fu_1065_p1) + signed(tmp5_cast_fu_1050_p1));
        tmp10_cast_fu_1214_p1 <= std_logic_vector(resize(signed(grp_fu_1346_p3),29));

    tmp10_fu_1220_p2 <= std_logic_vector(signed(tmp14_cast_fu_1217_p1) + signed(grp_fu_1308_p3));
        tmp12_cast_fu_1225_p1 <= std_logic_vector(resize(signed(tmp10_fu_1220_p2),29));

        tmp14_cast_fu_1217_p1 <= std_logic_vector(resize(signed(grp_fu_1300_p3),28));

        tmp5_cast_fu_1050_p1 <= std_logic_vector(resize(signed(grp_fu_1264_p3),19));

        tmp7_cast_fu_1065_p1 <= std_logic_vector(resize(signed(tmp7_fu_1059_p2),19));

    tmp7_fu_1059_p2 <= std_logic_vector(signed(tmp9_cast_fu_1056_p1) + signed(tmp8_cast_fu_1053_p1));
        tmp8_cast_fu_1053_p1 <= std_logic_vector(resize(signed(grp_fu_1282_p3),18));

        tmp9_cast_fu_1056_p1 <= std_logic_vector(resize(signed(grp_fu_1273_p3),18));

    tmp_11_fu_604_p1 <= std_logic_vector(resize(unsigned(sep_convolution_filter_ap_int_6_fu_461_p3),64));
    tmp_12_fu_557_p2 <= "1" when (sep_convolution_filter_ap_int_6_fu_461_p3 = ap_const_lv19_33) else "0";
    tmp_14_fu_622_p2 <= std_logic_vector(unsigned(sel_SEBB1_fu_589_p3) + unsigned(ap_const_lv32_1));
    tmp_15_fu_638_p2 <= "1" when (unsigned(col_mid2_fu_469_p3) < unsigned(ap_const_lv10_280)) else "0";
    tmp_16_fu_703_p1 <= std_logic_vector(resize(unsigned(col_mid2_reg_1401),64));
    tmp_17_fu_840_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_col_mid2_reg_1401_pp0_iter1),64));
    tmp_18_fu_650_p2 <= "1" when (unsigned(col_mid2_fu_469_p3) > unsigned(ap_const_lv10_2)) else "0";
        tmp_19_fu_873_p1 <= std_logic_vector(resize(signed(kernel_sum_V),32));

    tmp_1_fu_449_p2 <= std_logic_vector(unsigned(sep_mulconvolution_filter_ap_int_reg_365) + unsigned(ap_const_lv19_283));
    tmp_20_fu_877_p2 <= std_logic_vector(shift_right(signed(kernel_sum_V),to_integer(unsigned('0' & sh_V_1_fu_867_p2(8-1 downto 0)))));
    tmp_21_fu_883_p1 <= std_logic_vector(resize(unsigned(kernel_bit_shift_V),32));
    tmp_22_fu_887_p2 <= std_logic_vector(shift_left(unsigned(tmp_19_fu_873_p1),to_integer(unsigned('0' & tmp_21_fu_883_p1(31-1 downto 0)))));
    tmp_23_fu_618_p1 <= sel_SEBB1_fu_589_p3(3 - 1 downto 0);
    tmp_25_fu_662_p2 <= std_logic_vector(unsigned(sep_convolution_filter_ap_int_6_fu_461_p3) + unsigned(ap_const_lv19_1));
    tmp_26_fu_609_p1 <= sel_SEBB_fu_581_p3(3 - 1 downto 0);
    tmp_27_fu_859_p3 <= kernel_bit_shift_V(7 downto 7);
    tmp_28_fu_893_p1 <= tmp_22_fu_887_p2(8 - 1 downto 0);
    tmp_29_fu_1254_p1 <= grp_fu_1248_p2(8 - 1 downto 0);
    tmp_2_fu_509_p2 <= "1" when (unsigned(row_reg_376) > unsigned(ap_const_lv9_2)) else "0";
    tmp_2_mid1_fu_503_p2 <= "1" when (unsigned(row_s_fu_477_p2) > unsigned(ap_const_lv9_2)) else "0";
    tmp_2_mid2_fu_515_p3 <= 
        tmp_2_mid1_fu_503_p2 when (exitcond_fu_455_p2(0) = '1') else 
        tmp_2_fu_509_p2;
    tmp_3_fu_613_p1 <= std_logic_vector(resize(unsigned(sep_convolution_filter_ap_int_6_fu_461_p3),64));
    tmp_4_fu_539_p2 <= "1" when (unsigned(sep_convolution_filter_ap_int_6_fu_461_p3) < unsigned(ap_const_lv19_31)) else "0";
    tmp_5_fu_569_p2 <= "1" when (signed(sep_convolution_filter_ap_int_2_fu_186) > signed(ap_const_lv32_6)) else "0";
    tmp_6_fu_545_p2 <= "1" when (sep_convolution_filter_ap_int_6_fu_461_p3 = ap_const_lv19_31) else "0";
    tmp_7_fu_575_p2 <= std_logic_vector(unsigned(sep_convolution_filter_ap_int_1_fu_190) + unsigned(ap_const_lv32_1));
    tmp_8_fu_598_p2 <= "1" when (sel_SEBB_fu_581_p3 = ap_const_lv32_0) else "0";
    tmp_9_fu_551_p2 <= "1" when (sep_convolution_filter_ap_int_6_fu_461_p3 = ap_const_lv19_32) else "0";
    tmp_fu_489_p2 <= "1" when (unsigned(row_reg_376) < unsigned(ap_const_lv9_1E0)) else "0";
    tmp_mid1_fu_483_p2 <= "1" when (unsigned(row_s_fu_477_p2) < unsigned(ap_const_lv9_1E0)) else "0";
    tmp_mid2_fu_495_p3 <= 
        tmp_mid1_fu_483_p2 when (exitcond_fu_455_p2(0) = '1') else 
        tmp_fu_489_p2;
end behav;
