#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Sep 12 09:25:27 2025
# Process ID         : 11628
# Current directory  : /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1
# Command line       : vivado -log soc_pwm_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source soc_pwm_wrapper.tcl -notrace
# Log file           : /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_pwm_wrapper.vdi
# Journal file       : /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/vivado.jou
# Running On         : user16-B70TV-AN5TB8W
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : Intel(R) Core(TM) i5-6400 CPU @ 2.70GHz
# CPU Frequency      : 2700.032 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 16648 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20943 MB
# Available Virtual  : 16162 MB
#-----------------------------------------------------------
source soc_pwm_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_pwm_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_pwm_4096step_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_watch_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_stop_watch_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_keypad_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_iic_txtlcd_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_ultrasonic_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_dht11_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_fnd_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user16/Tools/Vivado/2024.2/data/ip'.
Command: link_design -top soc_pwm_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1496.789 ; gain = 0.000 ; free physical = 6381 ; free virtual = 14958
INFO: [Netlist 29-17] Analyzing 331 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_proc_sys_reset_0_0/soc_pwm_proc_sys_reset_0_0_board.xdc] for cell 'soc_pwm_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_proc_sys_reset_0_0/soc_pwm_proc_sys_reset_0_0_board.xdc] for cell 'soc_pwm_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_proc_sys_reset_0_0/soc_pwm_proc_sys_reset_0_0.xdc] for cell 'soc_pwm_i/proc_sys_reset_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_proc_sys_reset_0_0/soc_pwm_proc_sys_reset_0_0.xdc:50]
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_proc_sys_reset_0_0/soc_pwm_proc_sys_reset_0_0.xdc] for cell 'soc_pwm_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_clk_wiz_0/soc_pwm_clk_wiz_0_board.xdc] for cell 'soc_pwm_i/clk_wiz/inst'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_clk_wiz_0/soc_pwm_clk_wiz_0_board.xdc] for cell 'soc_pwm_i/clk_wiz/inst'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_clk_wiz_0/soc_pwm_clk_wiz_0.xdc] for cell 'soc_pwm_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_clk_wiz_0/soc_pwm_clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_clk_wiz_0/soc_pwm_clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2188.035 ; gain = 478.703 ; free physical = 5825 ; free virtual = 14417
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_clk_wiz_0/soc_pwm_clk_wiz_0.xdc] for cell 'soc_pwm_i/clk_wiz/inst'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_microblaze_riscv_0_0/soc_pwm_microblaze_riscv_0_0.xdc] for cell 'soc_pwm_i/microblaze_riscv_0/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_microblaze_riscv_0_0/soc_pwm_microblaze_riscv_0_0.xdc] for cell 'soc_pwm_i/microblaze_riscv_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_axi_uartlite_0_0/soc_pwm_axi_uartlite_0_0_board.xdc] for cell 'soc_pwm_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_axi_uartlite_0_0/soc_pwm_axi_uartlite_0_0_board.xdc] for cell 'soc_pwm_i/axi_uartlite_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_axi_uartlite_0_0/soc_pwm_axi_uartlite_0_0.xdc] for cell 'soc_pwm_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_axi_uartlite_0_0/soc_pwm_axi_uartlite_0_0.xdc] for cell 'soc_pwm_i/axi_uartlite_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_axi_smc_0/bd_0/ip/ip_1/bd_fdbf_psr_aclk_0_board.xdc] for cell 'soc_pwm_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_axi_smc_0/bd_0/ip/ip_1/bd_fdbf_psr_aclk_0_board.xdc] for cell 'soc_pwm_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_axi_smc_0/bd_0/ip/ip_1/bd_fdbf_psr_aclk_0.xdc] for cell 'soc_pwm_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_axi_smc_0/bd_0/ip/ip_1/bd_fdbf_psr_aclk_0.xdc] for cell 'soc_pwm_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_axi_smc_0/smartconnect.xdc] for cell 'soc_pwm_i/axi_smc/inst'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_axi_smc_0/smartconnect.xdc] for cell 'soc_pwm_i/axi_smc/inst'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.srcs/constrs_1/imports/workspace_vivado/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.srcs/constrs_1/imports/workspace_vivado/Basys-3-Master.xdc]
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_mdm_1_0/soc_pwm_mdm_1_0.xdc] for cell 'soc_pwm_i/mdm_1/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_mdm_1_0/soc_pwm_mdm_1_0.xdc] for cell 'soc_pwm_i/mdm_1/U0'
INFO: [Project 1-1714] 45 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'soc_pwm_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_pwm/ip/soc_pwm_microblaze_riscv_0_0/data/riscv_bootloop.elf 
INFO: [Project 1-1687] 1 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2188.035 ; gain = 0.000 ; free physical = 5823 ; free virtual = 14415
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2188.035 ; gain = 745.715 ; free physical = 5823 ; free virtual = 14415
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2215.785 ; gain = 27.750 ; free physical = 5773 ; free virtual = 14366

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 33403ae5c

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2227.691 ; gain = 11.906 ; free physical = 5772 ; free virtual = 14365

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 33403ae5c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2557.676 ; gain = 0.000 ; free physical = 5449 ; free virtual = 14042

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 33403ae5c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2557.676 ; gain = 0.000 ; free physical = 5449 ; free virtual = 14042
Phase 1 Initialization | Checksum: 33403ae5c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2557.676 ; gain = 0.000 ; free physical = 5449 ; free virtual = 14042

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 33403ae5c

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2557.676 ; gain = 0.000 ; free physical = 5449 ; free virtual = 14042

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 33403ae5c

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2557.676 ; gain = 0.000 ; free physical = 5449 ; free virtual = 14042
Phase 2 Timer Update And Timing Data Collection | Checksum: 33403ae5c

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2557.676 ; gain = 0.000 ; free physical = 5449 ; free virtual = 14042

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 79 pins
INFO: [Opt 31-138] Pushed 7 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1f7e45783

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2557.676 ; gain = 0.000 ; free physical = 5449 ; free virtual = 14042
Retarget | Checksum: 1f7e45783
INFO: [Opt 31-389] Phase Retarget created 62 cells and removed 130 cells
INFO: [Opt 31-1021] In phase Retarget, 83 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 26fecaa96

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2557.676 ; gain = 0.000 ; free physical = 5449 ; free virtual = 14042
Constant propagation | Checksum: 26fecaa96
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 10 cells
INFO: [Opt 31-1021] In phase Constant propagation, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2557.676 ; gain = 0.000 ; free physical = 5449 ; free virtual = 14042
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.676 ; gain = 0.000 ; free physical = 5449 ; free virtual = 14042
Phase 5 Sweep | Checksum: 2a29f9133

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2557.676 ; gain = 0.000 ; free physical = 5449 ; free virtual = 14042
Sweep | Checksum: 2a29f9133
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 125 cells
INFO: [Opt 31-1021] In phase Sweep, 101 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2a29f9133

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2589.691 ; gain = 32.016 ; free physical = 5449 ; free virtual = 14042
BUFG optimization | Checksum: 2a29f9133
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2a29f9133

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2589.691 ; gain = 32.016 ; free physical = 5449 ; free virtual = 14042
Shift Register Optimization | Checksum: 2a29f9133
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2a29f9133

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2589.691 ; gain = 32.016 ; free physical = 5449 ; free virtual = 14042
Post Processing Netlist | Checksum: 2a29f9133
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 26c696b30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2589.691 ; gain = 32.016 ; free physical = 5449 ; free virtual = 14042

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2589.691 ; gain = 0.000 ; free physical = 5449 ; free virtual = 14042
Phase 9.2 Verifying Netlist Connectivity | Checksum: 26c696b30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2589.691 ; gain = 32.016 ; free physical = 5449 ; free virtual = 14042
Phase 9 Finalization | Checksum: 26c696b30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2589.691 ; gain = 32.016 ; free physical = 5449 ; free virtual = 14042
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              62  |             130  |                                             83  |
|  Constant propagation         |              10  |              10  |                                             81  |
|  Sweep                        |               2  |             125  |                                            101  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             96  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 26c696b30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2589.691 ; gain = 32.016 ; free physical = 5449 ; free virtual = 14042

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 26c696b30

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5360 ; free virtual = 13956
Ending Power Optimization Task | Checksum: 26c696b30

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2759.543 ; gain = 169.852 ; free physical = 5360 ; free virtual = 13956

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 26c696b30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5360 ; free virtual = 13956

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5360 ; free virtual = 13956
Ending Netlist Obfuscation Task | Checksum: 26c696b30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5360 ; free virtual = 13956
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2759.543 ; gain = 571.508 ; free physical = 5360 ; free virtual = 13956
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_pwm_wrapper_drc_opted.rpt -pb soc_pwm_wrapper_drc_opted.pb -rpx soc_pwm_wrapper_drc_opted.rpx
Command: report_drc -file soc_pwm_wrapper_drc_opted.rpt -pb soc_pwm_wrapper_drc_opted.pb -rpx soc_pwm_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_pwm_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5356 ; free virtual = 13954
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5356 ; free virtual = 13954
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5356 ; free virtual = 13954
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5356 ; free virtual = 13954
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5356 ; free virtual = 13954
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5356 ; free virtual = 13954
Write Physdb Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5356 ; free virtual = 13954
INFO: [Common 17-1381] The checkpoint '/home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_pwm_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5343 ; free virtual = 13943
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1f8c16cf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5343 ; free virtual = 13943
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5343 ; free virtual = 13943

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1bc1376d1

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5339 ; free virtual = 13943

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2675dddcb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5339 ; free virtual = 13943

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2675dddcb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5339 ; free virtual = 13943
Phase 1 Placer Initialization | Checksum: 2675dddcb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5339 ; free virtual = 13943

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 24bbf9d70

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5339 ; free virtual = 13944

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2077cc70d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5338 ; free virtual = 13944

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2077cc70d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5339 ; free virtual = 13944

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 23fc0c01c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5333 ; free virtual = 13939

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 223b3ab7a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5333 ; free virtual = 13939

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 18 LUTNM shape to break, 249 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 12, two critical 6, total 18, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 117 nets or LUTs. Breaked 18 LUTs, combined 99 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 2 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5333 ; free virtual = 13941

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           18  |             99  |                   117  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           18  |             99  |                   117  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2a04844bc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5333 ; free virtual = 13941
Phase 2.5 Global Place Phase2 | Checksum: 2ce86fc8c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5333 ; free virtual = 13941
Phase 2 Global Placement | Checksum: 2ce86fc8c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5333 ; free virtual = 13941

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2a23fbc3b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5333 ; free virtual = 13941

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2f942d3cb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5333 ; free virtual = 13941

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 293ebf793

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5333 ; free virtual = 13941

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2f0cd15bf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5333 ; free virtual = 13941

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2e5f32999

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5351 ; free virtual = 13960

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2ea74ffb9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5351 ; free virtual = 13960

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2f998e05e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5350 ; free virtual = 13959

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 3551f6d8f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5350 ; free virtual = 13959
Phase 3 Detail Placement | Checksum: 3551f6d8f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5350 ; free virtual = 13959

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21548abec

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.374 | TNS=-2.726 |
Phase 1 Physical Synthesis Initialization | Checksum: 102f59047

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5350 ; free virtual = 13959
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 24db64cb2

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5350 ; free virtual = 13959
Phase 4.1.1.1 BUFG Insertion | Checksum: 21548abec

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5350 ; free virtual = 13959

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.502. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1daa9dae5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5349 ; free virtual = 13958

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5349 ; free virtual = 13958
Phase 4.1 Post Commit Optimization | Checksum: 1daa9dae5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5349 ; free virtual = 13958

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1daa9dae5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5349 ; free virtual = 13958

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1daa9dae5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5349 ; free virtual = 13958
Phase 4.3 Placer Reporting | Checksum: 1daa9dae5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5349 ; free virtual = 13958

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5349 ; free virtual = 13958

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5349 ; free virtual = 13958
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26cece2af

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5348 ; free virtual = 13957
Ending Placer Task | Checksum: 212694ef3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5348 ; free virtual = 13957
100 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5348 ; free virtual = 13957
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file soc_pwm_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5328 ; free virtual = 13937
INFO: [Vivado 12-24828] Executing command : report_utilization -file soc_pwm_wrapper_utilization_placed.rpt -pb soc_pwm_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file soc_pwm_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5323 ; free virtual = 13933
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5323 ; free virtual = 13933
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5311 ; free virtual = 13928
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5311 ; free virtual = 13928
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5311 ; free virtual = 13928
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5311 ; free virtual = 13928
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5308 ; free virtual = 13925
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5308 ; free virtual = 13925
INFO: [Common 17-1381] The checkpoint '/home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_pwm_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5302 ; free virtual = 13914
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.502 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5302 ; free virtual = 13915
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5294 ; free virtual = 13913
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5294 ; free virtual = 13913
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5294 ; free virtual = 13913
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5294 ; free virtual = 13914
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5294 ; free virtual = 13914
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5294 ; free virtual = 13914
INFO: [Common 17-1381] The checkpoint '/home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_pwm_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8b91b637 ConstDB: 0 ShapeSum: e6563c65 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 58528d09 | NumContArr: 5364b126 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 231093369

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5216 ; free virtual = 13832

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 231093369

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5216 ; free virtual = 13832

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 231093369

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2759.543 ; gain = 0.000 ; free physical = 5216 ; free virtual = 13833
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 17465dd4a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2766.594 ; gain = 7.051 ; free physical = 5201 ; free virtual = 13817
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.644  | TNS=0.000  | WHS=-0.146 | THS=-31.383|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00661724 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5000
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5000
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1033bd2b3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2766.594 ; gain = 7.051 ; free physical = 5201 ; free virtual = 13817

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1033bd2b3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2766.594 ; gain = 7.051 ; free physical = 5201 ; free virtual = 13817

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 209839b34

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2789.594 ; gain = 30.051 ; free physical = 5173 ; free virtual = 13790
Phase 4 Initial Routing | Checksum: 209839b34

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2789.594 ; gain = 30.051 ; free physical = 5173 ; free virtual = 13790

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1242
 Number of Nodes with overlaps = 360
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.133  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1584c11c0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2789.594 ; gain = 30.051 ; free physical = 5171 ; free virtual = 13788

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.133  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 23095cb2a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2789.594 ; gain = 30.051 ; free physical = 5171 ; free virtual = 13788
Phase 5 Rip-up And Reroute | Checksum: 23095cb2a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2789.594 ; gain = 30.051 ; free physical = 5171 ; free virtual = 13788

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 23095cb2a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2789.594 ; gain = 30.051 ; free physical = 5171 ; free virtual = 13788

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 23095cb2a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2789.594 ; gain = 30.051 ; free physical = 5171 ; free virtual = 13788
Phase 6 Delay and Skew Optimization | Checksum: 23095cb2a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2789.594 ; gain = 30.051 ; free physical = 5171 ; free virtual = 13788

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.140  | TNS=0.000  | WHS=0.044  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 22962f77b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 2789.594 ; gain = 30.051 ; free physical = 5171 ; free virtual = 13788
Phase 7 Post Hold Fix | Checksum: 22962f77b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 2789.594 ; gain = 30.051 ; free physical = 5171 ; free virtual = 13788

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.32145 %
  Global Horizontal Routing Utilization  = 2.67126 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 22962f77b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 2789.594 ; gain = 30.051 ; free physical = 5171 ; free virtual = 13788

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 22962f77b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 2789.594 ; gain = 30.051 ; free physical = 5171 ; free virtual = 13787

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 25fbd8d8d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 2789.594 ; gain = 30.051 ; free physical = 5169 ; free virtual = 13786

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 25fbd8d8d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 2789.594 ; gain = 30.051 ; free physical = 5169 ; free virtual = 13786

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.140  | TNS=0.000  | WHS=0.044  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 25fbd8d8d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 2789.594 ; gain = 30.051 ; free physical = 5169 ; free virtual = 13786
Total Elapsed time in route_design: 30.51 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 21ba866e6

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 2789.594 ; gain = 30.051 ; free physical = 5169 ; free virtual = 13786
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 21ba866e6

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 2789.594 ; gain = 30.051 ; free physical = 5169 ; free virtual = 13786

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 2789.594 ; gain = 30.051 ; free physical = 5169 ; free virtual = 13786
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_pwm_wrapper_drc_routed.rpt -pb soc_pwm_wrapper_drc_routed.pb -rpx soc_pwm_wrapper_drc_routed.rpx
Command: report_drc -file soc_pwm_wrapper_drc_routed.rpt -pb soc_pwm_wrapper_drc_routed.pb -rpx soc_pwm_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_pwm_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file soc_pwm_wrapper_methodology_drc_routed.rpt -pb soc_pwm_wrapper_methodology_drc_routed.pb -rpx soc_pwm_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file soc_pwm_wrapper_methodology_drc_routed.rpt -pb soc_pwm_wrapper_methodology_drc_routed.pb -rpx soc_pwm_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_pwm_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file soc_pwm_wrapper_timing_summary_routed.rpt -pb soc_pwm_wrapper_timing_summary_routed.pb -rpx soc_pwm_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file soc_pwm_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file soc_pwm_wrapper_route_status.rpt -pb soc_pwm_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file soc_pwm_wrapper_bus_skew_routed.rpt -pb soc_pwm_wrapper_bus_skew_routed.pb -rpx soc_pwm_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file soc_pwm_wrapper_power_routed.rpt -pb soc_pwm_wrapper_power_summary_routed.pb -rpx soc_pwm_wrapper_power_routed.rpx
Command: report_power -file soc_pwm_wrapper_power_routed.rpt -pb soc_pwm_wrapper_power_summary_routed.pb -rpx soc_pwm_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
143 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file soc_pwm_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2879.012 ; gain = 89.418 ; free physical = 5119 ; free virtual = 13742
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2879.012 ; gain = 0.000 ; free physical = 5118 ; free virtual = 13741
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2879.012 ; gain = 0.000 ; free physical = 5108 ; free virtual = 13738
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.012 ; gain = 0.000 ; free physical = 5108 ; free virtual = 13738
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2879.012 ; gain = 0.000 ; free physical = 5108 ; free virtual = 13739
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2879.012 ; gain = 0.000 ; free physical = 5107 ; free virtual = 13739
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.012 ; gain = 0.000 ; free physical = 5106 ; free virtual = 13738
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2879.012 ; gain = 0.000 ; free physical = 5106 ; free virtual = 13738
INFO: [Common 17-1381] The checkpoint '/home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_pwm_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Sep 12 09:27:01 2025...
