// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Mon May 27 10:43:38 2024
// Host        : ClerckMaxwell running 64-bit major release  (build 9200)
// Command     : write_verilog -mode funcsim -nolib -force -file
//               C:/Users/raffy/Documents/Vivado_projects/TO_GRAY/project_pix/project_pix.sim/sim_1/impl/func/xsim/TB_TOP_PIX_func_impl.v
// Design      : TOP
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module ADDER20
   (D,
    SP2,
    S,
    Q);
  output [17:0]D;
  input [18:0]SP2;
  input [0:0]S;
  input [15:0]Q;

  wire C_int_1;
  wire C_int_2;
  wire C_int_3;
  wire C_int_4;
  wire [17:0]D;
  wire [15:0]Q;
  wire [0:0]S;
  wire [18:0]SP2;

  FastRCA_4bit \FOR_GEN[0].RCA4 
       (.Cin(C_int_1),
        .D(D[3:0]),
        .S(S),
        .SP2(SP2[3:0]));
  FastRCA_4bit_32 \FOR_GEN[1].RCA4 
       (.Cin(C_int_1),
        .Cout(C_int_2),
        .D(D[7:4]),
        .Q(Q[3:0]),
        .SP2(SP2[7:4]));
  FastRCA_4bit_33 \FOR_GEN[2].RCA4 
       (.Cin(C_int_2),
        .Cout(C_int_3),
        .D(D[11:8]),
        .Q(Q[7:4]),
        .SP2(SP2[11:8]));
  FastRCA_4bit_34 \FOR_GEN[3].RCA4 
       (.Cin(C_int_3),
        .Cout(C_int_4),
        .D(D[15:12]),
        .Q(Q[11:8]),
        .SP2(SP2[15:12]));
  FastRCA_4bit_35 \FOR_GEN[4].RCA4 
       (.Cin(C_int_4),
        .D(D[17:16]),
        .Q(Q[15:12]),
        .SP2(SP2[18:16]));
endmodule

(* ORIG_REF_NAME = "ADDER20" *) 
module ADDER20_114
   (D,
    SP2,
    S,
    Q);
  output [17:0]D;
  input [18:0]SP2;
  input [0:0]S;
  input [15:0]Q;

  wire C_int_1;
  wire C_int_2;
  wire C_int_3;
  wire C_int_4;
  wire [17:0]D;
  wire [15:0]Q;
  wire [0:0]S;
  wire [18:0]SP2;

  FastRCA_4bit_115 \FOR_GEN[0].RCA4 
       (.Cin(C_int_1),
        .D(D[3:0]),
        .S(S),
        .SP2(SP2[3:0]));
  FastRCA_4bit_116 \FOR_GEN[1].RCA4 
       (.Cin(C_int_1),
        .Cout(C_int_2),
        .D(D[7:4]),
        .Q(Q[3:0]),
        .SP2(SP2[7:4]));
  FastRCA_4bit_117 \FOR_GEN[2].RCA4 
       (.Cin(C_int_2),
        .Cout(C_int_3),
        .D(D[11:8]),
        .Q(Q[7:4]),
        .SP2(SP2[11:8]));
  FastRCA_4bit_118 \FOR_GEN[3].RCA4 
       (.Cin(C_int_3),
        .Cout(C_int_4),
        .D(D[15:12]),
        .Q(Q[11:8]),
        .SP2(SP2[15:12]));
  FastRCA_4bit_119 \FOR_GEN[4].RCA4 
       (.Cin(C_int_4),
        .D(D[17:16]),
        .Q(Q[15:12]),
        .SP2(SP2[18:16]));
endmodule

(* ORIG_REF_NAME = "ADDER20" *) 
module ADDER20_146
   (D,
    \Sum_reg[19] ,
    \Sum_reg[19]_0 );
  output [19:0]D;
  input [17:0]\Sum_reg[19] ;
  input [17:0]\Sum_reg[19]_0 ;

  wire C_int_1;
  wire C_int_2;
  wire C_int_3;
  wire C_int_4;
  wire [19:0]D;
  wire [17:0]\Sum_reg[19] ;
  wire [17:0]\Sum_reg[19]_0 ;

  FastRCA_4bit_147 \FOR_GEN[0].RCA4 
       (.Cout(C_int_1),
        .D(D[3:0]),
        .\Sum_reg[3] (\Sum_reg[19] [3:0]),
        .\Sum_reg[3]_0 (\Sum_reg[19]_0 [2:0]));
  FastRCA_4bit_148 \FOR_GEN[1].RCA4 
       (.Cin(C_int_1),
        .Cout(C_int_2),
        .D(D[7:4]),
        .\Sum_reg[7] (\Sum_reg[19] [7:4]),
        .\Sum_reg[7]_0 (\Sum_reg[19]_0 [6:3]));
  FastRCA_4bit_149 \FOR_GEN[2].RCA4 
       (.Cin(C_int_2),
        .Cout(C_int_3),
        .D(D[11:8]),
        .\Sum_reg[11] (\Sum_reg[19] [11:8]),
        .\Sum_reg[11]_0 (\Sum_reg[19]_0 [10:7]));
  FastRCA_4bit_150 \FOR_GEN[3].RCA4 
       (.Cin(C_int_3),
        .Cout(C_int_4),
        .D(D[15:12]),
        .\Sum_reg[15] (\Sum_reg[19] [15:12]),
        .\Sum_reg[15]_0 (\Sum_reg[19]_0 [14:11]));
  FastRCA_4bit_151 \FOR_GEN[4].RCA4 
       (.Cin(C_int_4),
        .D(D[19:16]),
        .\Sum_reg[19] (\Sum_reg[19] [17:16]),
        .\Sum_reg[19]_0 (\Sum_reg[19]_0 [17:15]));
endmodule

(* ORIG_REF_NAME = "ADDER20" *) 
module ADDER20_295
   (D,
    SP2,
    S,
    Q);
  output [17:0]D;
  input [18:0]SP2;
  input [0:0]S;
  input [15:0]Q;

  wire C_int_1;
  wire C_int_2;
  wire C_int_3;
  wire C_int_4;
  wire [17:0]D;
  wire [15:0]Q;
  wire [0:0]S;
  wire [18:0]SP2;

  FastRCA_4bit_296 \FOR_GEN[0].RCA4 
       (.Cin(C_int_1),
        .D(D[3:0]),
        .S(S),
        .SP2(SP2[3:0]));
  FastRCA_4bit_297 \FOR_GEN[1].RCA4 
       (.Cin(C_int_1),
        .Cout(C_int_2),
        .D(D[7:4]),
        .Q(Q[3:0]),
        .SP2(SP2[7:4]));
  FastRCA_4bit_298 \FOR_GEN[2].RCA4 
       (.Cin(C_int_2),
        .Cout(C_int_3),
        .D(D[11:8]),
        .Q(Q[7:4]),
        .SP2(SP2[11:8]));
  FastRCA_4bit_299 \FOR_GEN[3].RCA4 
       (.Cin(C_int_3),
        .Cout(C_int_4),
        .D(D[15:12]),
        .Q(Q[11:8]),
        .SP2(SP2[15:12]));
  FastRCA_4bit_300 \FOR_GEN[4].RCA4 
       (.Cin(C_int_4),
        .D(D[17:16]),
        .Q(Q[15:12]),
        .SP2(SP2[18:16]));
endmodule

(* ORIG_REF_NAME = "ADDER20" *) 
module ADDER20_340
   (D,
    SP2,
    S,
    Q);
  output [17:0]D;
  input [16:0]SP2;
  input [0:0]S;
  input [13:0]Q;

  wire C_int_1;
  wire C_int_2;
  wire C_int_3;
  wire C_int_4;
  wire [17:0]D;
  wire [13:0]Q;
  wire [0:0]S;
  wire [16:0]SP2;

  FastRCA_4bit_341 \FOR_GEN[0].RCA4 
       (.Cin(C_int_1),
        .D(D[3:0]),
        .S(S),
        .SP2(SP2[3:0]));
  FastRCA_4bit_342 \FOR_GEN[1].RCA4 
       (.Cin(C_int_1),
        .Cout(C_int_2),
        .D(D[7:4]),
        .Q(Q[3:0]),
        .SP2(SP2[7:4]));
  FastRCA_4bit_343 \FOR_GEN[2].RCA4 
       (.Cin(C_int_2),
        .Cout(C_int_3),
        .D(D[11:8]),
        .Q(Q[7:4]),
        .SP2(SP2[11:8]));
  FastRCA_4bit_344 \FOR_GEN[3].RCA4 
       (.Cin(C_int_3),
        .Cout(C_int_4),
        .D(D[15:12]),
        .Q(Q[11:8]),
        .SP2(SP2[15:12]));
  FastRCA_4bit_345 \FOR_GEN[4].RCA4 
       (.Cin(C_int_4),
        .D(D[17:16]),
        .Q(Q[13:12]),
        .SP2(SP2[16]));
endmodule

(* ORIG_REF_NAME = "ADDER20" *) 
module ADDER20_379
   (D,
    SP2,
    S,
    Q);
  output [17:0]D;
  input [18:0]SP2;
  input [0:0]S;
  input [15:0]Q;

  wire C_int_1;
  wire C_int_2;
  wire C_int_3;
  wire C_int_4;
  wire [17:0]D;
  wire [15:0]Q;
  wire [0:0]S;
  wire [18:0]SP2;

  FastRCA_4bit_380 \FOR_GEN[0].RCA4 
       (.Cin(C_int_1),
        .D(D[3:0]),
        .S(S),
        .SP2(SP2[3:0]));
  FastRCA_4bit_381 \FOR_GEN[1].RCA4 
       (.Cin(C_int_1),
        .Cout(C_int_2),
        .D(D[7:4]),
        .Q(Q[3:0]),
        .SP2(SP2[7:4]));
  FastRCA_4bit_382 \FOR_GEN[2].RCA4 
       (.Cin(C_int_2),
        .Cout(C_int_3),
        .D(D[11:8]),
        .Q(Q[7:4]),
        .SP2(SP2[11:8]));
  FastRCA_4bit_383 \FOR_GEN[3].RCA4 
       (.Cin(C_int_3),
        .Cout(C_int_4),
        .D(D[15:12]),
        .Q(Q[11:8]),
        .SP2(SP2[15:12]));
  FastRCA_4bit_384 \FOR_GEN[4].RCA4 
       (.Cin(C_int_4),
        .D(D[17:16]),
        .Q(Q[15:12]),
        .SP2(SP2[18:16]));
endmodule

(* ORIG_REF_NAME = "ADDER20" *) 
module ADDER20_413
   (D,
    \Sum_reg[19] ,
    \Sum_reg[19]_0 );
  output [19:0]D;
  input [17:0]\Sum_reg[19] ;
  input [17:0]\Sum_reg[19]_0 ;

  wire C_int_1;
  wire C_int_2;
  wire C_int_3;
  wire C_int_4;
  wire [19:0]D;
  wire [17:0]\Sum_reg[19] ;
  wire [17:0]\Sum_reg[19]_0 ;

  FastRCA_4bit_414 \FOR_GEN[0].RCA4 
       (.Cout(C_int_1),
        .D(D[3:0]),
        .\Sum_reg[3] (\Sum_reg[19] [3:0]),
        .\Sum_reg[3]_0 (\Sum_reg[19]_0 [2:0]));
  FastRCA_4bit_415 \FOR_GEN[1].RCA4 
       (.Cin(C_int_1),
        .Cout(C_int_2),
        .D(D[7:4]),
        .\Sum_reg[7] (\Sum_reg[19] [7:4]),
        .\Sum_reg[7]_0 (\Sum_reg[19]_0 [6:3]));
  FastRCA_4bit_416 \FOR_GEN[2].RCA4 
       (.Cin(C_int_2),
        .Cout(C_int_3),
        .D(D[11:8]),
        .\Sum_reg[11] (\Sum_reg[19] [11:8]),
        .\Sum_reg[11]_0 (\Sum_reg[19]_0 [10:7]));
  FastRCA_4bit_417 \FOR_GEN[3].RCA4 
       (.Cin(C_int_3),
        .Cout(C_int_4),
        .D(D[15:12]),
        .\Sum_reg[15] (\Sum_reg[19] [15:12]),
        .\Sum_reg[15]_0 (\Sum_reg[19]_0 [14:11]));
  FastRCA_4bit_418 \FOR_GEN[4].RCA4 
       (.Cin(C_int_4),
        .D(D[19:16]),
        .\Sum_reg[19] (\Sum_reg[19] [17:16]),
        .\Sum_reg[19]_0 (\Sum_reg[19]_0 [17:15]));
endmodule

(* ORIG_REF_NAME = "ADDER20" *) 
module ADDER20_482
   (D,
    SP2,
    S,
    Q);
  output [17:0]D;
  input [18:0]SP2;
  input [0:0]S;
  input [15:0]Q;

  wire C_int_1;
  wire C_int_2;
  wire C_int_3;
  wire C_int_4;
  wire [17:0]D;
  wire [15:0]Q;
  wire [0:0]S;
  wire [18:0]SP2;

  FastRCA_4bit_483 \FOR_GEN[0].RCA4 
       (.Cin(C_int_1),
        .D(D[3:0]),
        .S(S),
        .SP2(SP2[3:0]));
  FastRCA_4bit_484 \FOR_GEN[1].RCA4 
       (.Cin(C_int_1),
        .Cout(C_int_2),
        .D(D[7:4]),
        .Q(Q[3:0]),
        .SP2(SP2[7:4]));
  FastRCA_4bit_485 \FOR_GEN[2].RCA4 
       (.Cin(C_int_2),
        .Cout(C_int_3),
        .D(D[11:8]),
        .Q(Q[7:4]),
        .SP2(SP2[11:8]));
  FastRCA_4bit_486 \FOR_GEN[3].RCA4 
       (.Cin(C_int_3),
        .Cout(C_int_4),
        .D(D[15:12]),
        .Q(Q[11:8]),
        .SP2(SP2[15:12]));
  FastRCA_4bit_487 \FOR_GEN[4].RCA4 
       (.Cin(C_int_4),
        .D(D[17:16]),
        .Q(Q[15:12]),
        .SP2(SP2[18:16]));
endmodule

(* ORIG_REF_NAME = "ADDER20" *) 
module ADDER20_527
   (D,
    SP2,
    S,
    Q);
  output [17:0]D;
  input [16:0]SP2;
  input [0:0]S;
  input [13:0]Q;

  wire C_int_1;
  wire C_int_2;
  wire C_int_3;
  wire C_int_4;
  wire [17:0]D;
  wire [13:0]Q;
  wire [0:0]S;
  wire [16:0]SP2;

  FastRCA_4bit_528 \FOR_GEN[0].RCA4 
       (.Cin(C_int_1),
        .D(D[3:0]),
        .S(S),
        .SP2(SP2[3:0]));
  FastRCA_4bit_529 \FOR_GEN[1].RCA4 
       (.Cin(C_int_1),
        .Cout(C_int_2),
        .D(D[7:4]),
        .Q(Q[3:0]),
        .SP2(SP2[7:4]));
  FastRCA_4bit_530 \FOR_GEN[2].RCA4 
       (.Cin(C_int_2),
        .Cout(C_int_3),
        .D(D[11:8]),
        .Q(Q[7:4]),
        .SP2(SP2[11:8]));
  FastRCA_4bit_531 \FOR_GEN[3].RCA4 
       (.Cin(C_int_3),
        .Cout(C_int_4),
        .D(D[15:12]),
        .Q(Q[11:8]),
        .SP2(SP2[15:12]));
  FastRCA_4bit_532 \FOR_GEN[4].RCA4 
       (.Cin(C_int_4),
        .D(D[17:16]),
        .Q(Q[13:12]),
        .SP2(SP2[16]));
endmodule

(* ORIG_REF_NAME = "ADDER20" *) 
module ADDER20_566
   (D,
    SP2,
    S,
    Q);
  output [17:0]D;
  input [18:0]SP2;
  input [0:0]S;
  input [15:0]Q;

  wire C_int_1;
  wire C_int_2;
  wire C_int_3;
  wire C_int_4;
  wire [17:0]D;
  wire [15:0]Q;
  wire [0:0]S;
  wire [18:0]SP2;

  FastRCA_4bit_567 \FOR_GEN[0].RCA4 
       (.Cin(C_int_1),
        .D(D[3:0]),
        .S(S),
        .SP2(SP2[3:0]));
  FastRCA_4bit_568 \FOR_GEN[1].RCA4 
       (.Cin(C_int_1),
        .Cout(C_int_2),
        .D(D[7:4]),
        .Q(Q[3:0]),
        .SP2(SP2[7:4]));
  FastRCA_4bit_569 \FOR_GEN[2].RCA4 
       (.Cin(C_int_2),
        .Cout(C_int_3),
        .D(D[11:8]),
        .Q(Q[7:4]),
        .SP2(SP2[11:8]));
  FastRCA_4bit_570 \FOR_GEN[3].RCA4 
       (.Cin(C_int_3),
        .Cout(C_int_4),
        .D(D[15:12]),
        .Q(Q[11:8]),
        .SP2(SP2[15:12]));
  FastRCA_4bit_571 \FOR_GEN[4].RCA4 
       (.Cin(C_int_4),
        .D(D[17:16]),
        .Q(Q[15:12]),
        .SP2(SP2[18:16]));
endmodule

(* ORIG_REF_NAME = "ADDER20" *) 
module ADDER20_600
   (D,
    \Sum_reg[19] ,
    \Sum_reg[19]_0 );
  output [19:0]D;
  input [17:0]\Sum_reg[19] ;
  input [17:0]\Sum_reg[19]_0 ;

  wire C_int_1;
  wire C_int_2;
  wire C_int_3;
  wire C_int_4;
  wire [19:0]D;
  wire [17:0]\Sum_reg[19] ;
  wire [17:0]\Sum_reg[19]_0 ;

  FastRCA_4bit_601 \FOR_GEN[0].RCA4 
       (.Cout(C_int_1),
        .D(D[3:0]),
        .\Sum_reg[3] (\Sum_reg[19] [3:0]),
        .\Sum_reg[3]_0 (\Sum_reg[19]_0 [2:0]));
  FastRCA_4bit_602 \FOR_GEN[1].RCA4 
       (.Cin(C_int_1),
        .Cout(C_int_2),
        .D(D[7:4]),
        .\Sum_reg[7] (\Sum_reg[19] [7:4]),
        .\Sum_reg[7]_0 (\Sum_reg[19]_0 [6:3]));
  FastRCA_4bit_603 \FOR_GEN[2].RCA4 
       (.Cin(C_int_2),
        .Cout(C_int_3),
        .D(D[11:8]),
        .\Sum_reg[11] (\Sum_reg[19] [11:8]),
        .\Sum_reg[11]_0 (\Sum_reg[19]_0 [10:7]));
  FastRCA_4bit_604 \FOR_GEN[3].RCA4 
       (.Cin(C_int_3),
        .Cout(C_int_4),
        .D(D[15:12]),
        .\Sum_reg[15] (\Sum_reg[19] [15:12]),
        .\Sum_reg[15]_0 (\Sum_reg[19]_0 [14:11]));
  FastRCA_4bit_605 \FOR_GEN[4].RCA4 
       (.Cin(C_int_4),
        .D(D[19:16]),
        .\Sum_reg[19] (\Sum_reg[19] [17:16]),
        .\Sum_reg[19]_0 (\Sum_reg[19]_0 [17:15]));
endmodule

(* ORIG_REF_NAME = "ADDER20" *) 
module ADDER20_75
   (D,
    SP2,
    S,
    Q);
  output [17:0]D;
  input [16:0]SP2;
  input [0:0]S;
  input [13:0]Q;

  wire C_int_1;
  wire C_int_2;
  wire C_int_3;
  wire C_int_4;
  wire [17:0]D;
  wire [13:0]Q;
  wire [0:0]S;
  wire [16:0]SP2;

  FastRCA_4bit_76 \FOR_GEN[0].RCA4 
       (.Cin(C_int_1),
        .D(D[3:0]),
        .S(S),
        .SP2(SP2[3:0]));
  FastRCA_4bit_77 \FOR_GEN[1].RCA4 
       (.Cin(C_int_1),
        .Cout(C_int_2),
        .D(D[7:4]),
        .Q(Q[3:0]),
        .SP2(SP2[7:4]));
  FastRCA_4bit_78 \FOR_GEN[2].RCA4 
       (.Cin(C_int_2),
        .Cout(C_int_3),
        .D(D[11:8]),
        .Q(Q[7:4]),
        .SP2(SP2[11:8]));
  FastRCA_4bit_79 \FOR_GEN[3].RCA4 
       (.Cin(C_int_3),
        .Cout(C_int_4),
        .D(D[15:12]),
        .Q(Q[11:8]),
        .SP2(SP2[15:12]));
  FastRCA_4bit_80 \FOR_GEN[4].RCA4 
       (.Cin(C_int_4),
        .D(D[17:16]),
        .Q(Q[13:12]),
        .SP2(SP2[16]));
endmodule

module ADDER8
   (Cint_3,
    Q);
  output Cint_3;
  input [4:0]Q;

  wire Cint_3;
  wire [4:0]Q;

  RCA_4BIT_229 \FOR_GEN[1].RCA4 
       (.Cint_3(Cint_3),
        .Q(Q));
endmodule

(* ORIG_REF_NAME = "ADDER8" *) 
module ADDER8_175
   (Cint_3,
    Q);
  output Cint_3;
  input [3:0]Q;

  wire Cint_3;
  wire [3:0]Q;

  RCA_4BIT \FOR_GEN[1].RCA4 
       (.Cint_3(Cint_3),
        .Q(Q));
endmodule

module BUFFER_DECODE
   (Q,
    \pixels_out_reg[55]_0 ,
    \pixels_out_reg[55]_1 ,
    \pixels_out_reg[47]_0 ,
    \pixels_out_reg[47]_1 ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [15:0]Q;
  output [7:0]\pixels_out_reg[55]_0 ;
  output [7:0]\pixels_out_reg[55]_1 ;
  output [7:0]\pixels_out_reg[47]_0 ;
  output [7:0]\pixels_out_reg[47]_1 ;
  input [63:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [63:0]D;
  wire [15:0]Q;
  wire clk_IBUF_BUFG;
  wire [55:0]correct_pix_0;
  wire [7:0]\pixels_out_reg[47]_0 ;
  wire [7:0]\pixels_out_reg[47]_1 ;
  wire [7:0]\pixels_out_reg[55]_0 ;
  wire [7:0]\pixels_out_reg[55]_1 ;
  wire rst_IBUF;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[0]_i_1__7 
       (.I0(correct_pix_0[48]),
        .I1(correct_pix_0[0]),
        .I2(correct_pix_0[16]),
        .O(\pixels_out_reg[55]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[0]_i_1__9 
       (.I0(correct_pix_0[40]),
        .I1(correct_pix_0[8]),
        .I2(correct_pix_0[24]),
        .O(\pixels_out_reg[47]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[1]_i_1__7 
       (.I0(correct_pix_0[49]),
        .I1(correct_pix_0[1]),
        .I2(correct_pix_0[17]),
        .O(\pixels_out_reg[55]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[1]_i_1__9 
       (.I0(correct_pix_0[41]),
        .I1(correct_pix_0[9]),
        .I2(correct_pix_0[25]),
        .O(\pixels_out_reg[47]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[2]_i_1__7 
       (.I0(correct_pix_0[50]),
        .I1(correct_pix_0[2]),
        .I2(correct_pix_0[18]),
        .O(\pixels_out_reg[55]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[2]_i_1__9 
       (.I0(correct_pix_0[42]),
        .I1(correct_pix_0[10]),
        .I2(correct_pix_0[26]),
        .O(\pixels_out_reg[47]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[3]_i_1__5 
       (.I0(correct_pix_0[51]),
        .I1(correct_pix_0[3]),
        .I2(correct_pix_0[19]),
        .O(\pixels_out_reg[55]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[3]_i_1__7 
       (.I0(correct_pix_0[43]),
        .I1(correct_pix_0[11]),
        .I2(correct_pix_0[27]),
        .O(\pixels_out_reg[47]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[4]_i_1__2 
       (.I0(correct_pix_0[52]),
        .I1(correct_pix_0[4]),
        .I2(correct_pix_0[20]),
        .O(\pixels_out_reg[55]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[4]_i_1__4 
       (.I0(correct_pix_0[44]),
        .I1(correct_pix_0[12]),
        .I2(correct_pix_0[28]),
        .O(\pixels_out_reg[47]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[5]_i_1__1 
       (.I0(correct_pix_0[53]),
        .I1(correct_pix_0[5]),
        .I2(correct_pix_0[21]),
        .O(\pixels_out_reg[55]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[5]_i_1__3 
       (.I0(correct_pix_0[45]),
        .I1(correct_pix_0[13]),
        .I2(correct_pix_0[29]),
        .O(\pixels_out_reg[47]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__1 
       (.I0(correct_pix_0[54]),
        .I1(correct_pix_0[6]),
        .I2(correct_pix_0[22]),
        .O(\pixels_out_reg[55]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__3 
       (.I0(correct_pix_0[46]),
        .I1(correct_pix_0[14]),
        .I2(correct_pix_0[30]),
        .O(\pixels_out_reg[47]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__0 
       (.I0(correct_pix_0[55]),
        .I1(correct_pix_0[7]),
        .I2(correct_pix_0[23]),
        .O(\pixels_out_reg[55]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__2 
       (.I0(correct_pix_0[47]),
        .I1(correct_pix_0[15]),
        .I2(correct_pix_0[31]),
        .O(\pixels_out_reg[47]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WC/BLOCCO1/FA_f[0].FA_i/VR 
       (.I0(correct_pix_0[48]),
        .I1(correct_pix_0[16]),
        .I2(correct_pix_0[0]),
        .O(\pixels_out_reg[55]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WC/BLOCCO1/FA_f[1].FA_i/VR 
       (.I0(correct_pix_0[49]),
        .I1(correct_pix_0[17]),
        .I2(correct_pix_0[1]),
        .O(\pixels_out_reg[55]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WC/BLOCCO1/FA_f[2].FA_i/VR 
       (.I0(correct_pix_0[50]),
        .I1(correct_pix_0[18]),
        .I2(correct_pix_0[2]),
        .O(\pixels_out_reg[55]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WC/BLOCCO1/FA_f[3].FA_i/VR 
       (.I0(correct_pix_0[51]),
        .I1(correct_pix_0[19]),
        .I2(correct_pix_0[3]),
        .O(\pixels_out_reg[55]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WC/BLOCCO1/FA_f[4].FA_i/VR 
       (.I0(correct_pix_0[52]),
        .I1(correct_pix_0[20]),
        .I2(correct_pix_0[4]),
        .O(\pixels_out_reg[55]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WC/BLOCCO1/FA_f[5].FA_i/VR 
       (.I0(correct_pix_0[53]),
        .I1(correct_pix_0[21]),
        .I2(correct_pix_0[5]),
        .O(\pixels_out_reg[55]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WC/BLOCCO1/FA_f[6].FA_i/VR 
       (.I0(correct_pix_0[54]),
        .I1(correct_pix_0[22]),
        .I2(correct_pix_0[6]),
        .O(\pixels_out_reg[55]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WC/BLOCCO1/FA_f[7].FA_i/VR 
       (.I0(correct_pix_0[55]),
        .I1(correct_pix_0[23]),
        .I2(correct_pix_0[7]),
        .O(\pixels_out_reg[55]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WL/BLOCCO1/FA_f[0].FA_i/VR 
       (.I0(correct_pix_0[40]),
        .I1(correct_pix_0[24]),
        .I2(correct_pix_0[8]),
        .O(\pixels_out_reg[47]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WL/BLOCCO1/FA_f[1].FA_i/VR 
       (.I0(correct_pix_0[41]),
        .I1(correct_pix_0[25]),
        .I2(correct_pix_0[9]),
        .O(\pixels_out_reg[47]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WL/BLOCCO1/FA_f[2].FA_i/VR 
       (.I0(correct_pix_0[42]),
        .I1(correct_pix_0[26]),
        .I2(correct_pix_0[10]),
        .O(\pixels_out_reg[47]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WL/BLOCCO1/FA_f[3].FA_i/VR 
       (.I0(correct_pix_0[43]),
        .I1(correct_pix_0[27]),
        .I2(correct_pix_0[11]),
        .O(\pixels_out_reg[47]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WL/BLOCCO1/FA_f[4].FA_i/VR 
       (.I0(correct_pix_0[44]),
        .I1(correct_pix_0[28]),
        .I2(correct_pix_0[12]),
        .O(\pixels_out_reg[47]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WL/BLOCCO1/FA_f[5].FA_i/VR 
       (.I0(correct_pix_0[45]),
        .I1(correct_pix_0[29]),
        .I2(correct_pix_0[13]),
        .O(\pixels_out_reg[47]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WL/BLOCCO1/FA_f[6].FA_i/VR 
       (.I0(correct_pix_0[46]),
        .I1(correct_pix_0[30]),
        .I2(correct_pix_0[14]),
        .O(\pixels_out_reg[47]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WL/BLOCCO1/FA_f[7].FA_i/VR 
       (.I0(correct_pix_0[47]),
        .I1(correct_pix_0[31]),
        .I2(correct_pix_0[15]),
        .O(\pixels_out_reg[47]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(correct_pix_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[10]),
        .Q(correct_pix_0[10]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[11]),
        .Q(correct_pix_0[11]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[12]),
        .Q(correct_pix_0[12]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[13]),
        .Q(correct_pix_0[13]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[14]),
        .Q(correct_pix_0[14]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[15]),
        .Q(correct_pix_0[15]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[16]),
        .Q(correct_pix_0[16]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[17]),
        .Q(correct_pix_0[17]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[18]),
        .Q(correct_pix_0[18]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[19]),
        .Q(correct_pix_0[19]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(correct_pix_0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[20]),
        .Q(correct_pix_0[20]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[21]),
        .Q(correct_pix_0[21]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[22]),
        .Q(correct_pix_0[22]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[23]),
        .Q(correct_pix_0[23]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[24]),
        .Q(correct_pix_0[24]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[25]),
        .Q(correct_pix_0[25]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[26]),
        .Q(correct_pix_0[26]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[27]),
        .Q(correct_pix_0[27]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[28]),
        .Q(correct_pix_0[28]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[29]),
        .Q(correct_pix_0[29]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(correct_pix_0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[30]),
        .Q(correct_pix_0[30]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[31]),
        .Q(correct_pix_0[31]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(correct_pix_0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[40] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[32]),
        .Q(correct_pix_0[40]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[41] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[33]),
        .Q(correct_pix_0[41]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[42] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[34]),
        .Q(correct_pix_0[42]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[43] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[35]),
        .Q(correct_pix_0[43]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[44] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[36]),
        .Q(correct_pix_0[44]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[45] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[37]),
        .Q(correct_pix_0[45]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[46] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[38]),
        .Q(correct_pix_0[46]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[47] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[39]),
        .Q(correct_pix_0[47]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[48] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[40]),
        .Q(correct_pix_0[48]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[49] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[41]),
        .Q(correct_pix_0[49]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(correct_pix_0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[50] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[42]),
        .Q(correct_pix_0[50]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[51] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[43]),
        .Q(correct_pix_0[51]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[52] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[44]),
        .Q(correct_pix_0[52]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[53] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[45]),
        .Q(correct_pix_0[53]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[54] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[46]),
        .Q(correct_pix_0[54]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[55] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[47]),
        .Q(correct_pix_0[55]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[56] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[48]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[57] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[49]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[58] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[50]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[59] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[51]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(correct_pix_0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[60] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[52]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[61] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[53]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[62] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[54]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[63] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[55]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[64] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[56]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[65] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[57]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[66] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[58]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[67] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[59]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[68] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[60]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[69] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[61]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(correct_pix_0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[70] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[62]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[71] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[63]),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(correct_pix_0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(correct_pix_0[8]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(correct_pix_0[9]));
endmodule

(* ORIG_REF_NAME = "BUFFER_DECODE" *) 
module BUFFER_DECODE_1
   (Q,
    \pixels_out_reg[55]_0 ,
    \pixels_out_reg[55]_1 ,
    \pixels_out_reg[47]_0 ,
    \pixels_out_reg[47]_1 ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [15:0]Q;
  output [7:0]\pixels_out_reg[55]_0 ;
  output [7:0]\pixels_out_reg[55]_1 ;
  output [7:0]\pixels_out_reg[47]_0 ;
  output [7:0]\pixels_out_reg[47]_1 ;
  input [63:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [63:0]D;
  wire [15:0]Q;
  wire clk_IBUF_BUFG;
  wire [55:0]correct_pix_72;
  wire [7:0]\pixels_out_reg[47]_0 ;
  wire [7:0]\pixels_out_reg[47]_1 ;
  wire [7:0]\pixels_out_reg[55]_0 ;
  wire [7:0]\pixels_out_reg[55]_1 ;
  wire rst_IBUF;

  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[0]_i_1__12 
       (.I0(correct_pix_72[48]),
        .I1(correct_pix_72[0]),
        .I2(correct_pix_72[16]),
        .O(\pixels_out_reg[55]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[0]_i_1__14 
       (.I0(correct_pix_72[40]),
        .I1(correct_pix_72[8]),
        .I2(correct_pix_72[24]),
        .O(\pixels_out_reg[47]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[1]_i_1__12 
       (.I0(correct_pix_72[49]),
        .I1(correct_pix_72[1]),
        .I2(correct_pix_72[17]),
        .O(\pixels_out_reg[55]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[1]_i_1__14 
       (.I0(correct_pix_72[41]),
        .I1(correct_pix_72[9]),
        .I2(correct_pix_72[25]),
        .O(\pixels_out_reg[47]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[2]_i_1__15 
       (.I0(correct_pix_72[50]),
        .I1(correct_pix_72[2]),
        .I2(correct_pix_72[18]),
        .O(\pixels_out_reg[55]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[2]_i_1__17 
       (.I0(correct_pix_72[42]),
        .I1(correct_pix_72[10]),
        .I2(correct_pix_72[26]),
        .O(\pixels_out_reg[47]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[3]_i_1__13 
       (.I0(correct_pix_72[51]),
        .I1(correct_pix_72[3]),
        .I2(correct_pix_72[19]),
        .O(\pixels_out_reg[55]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[3]_i_1__15 
       (.I0(correct_pix_72[43]),
        .I1(correct_pix_72[11]),
        .I2(correct_pix_72[27]),
        .O(\pixels_out_reg[47]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[4]_i_1__13 
       (.I0(correct_pix_72[52]),
        .I1(correct_pix_72[4]),
        .I2(correct_pix_72[20]),
        .O(\pixels_out_reg[55]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[4]_i_1__15 
       (.I0(correct_pix_72[44]),
        .I1(correct_pix_72[12]),
        .I2(correct_pix_72[28]),
        .O(\pixels_out_reg[47]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[5]_i_1__12 
       (.I0(correct_pix_72[53]),
        .I1(correct_pix_72[5]),
        .I2(correct_pix_72[21]),
        .O(\pixels_out_reg[55]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[5]_i_1__14 
       (.I0(correct_pix_72[45]),
        .I1(correct_pix_72[13]),
        .I2(correct_pix_72[29]),
        .O(\pixels_out_reg[47]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__12 
       (.I0(correct_pix_72[54]),
        .I1(correct_pix_72[6]),
        .I2(correct_pix_72[22]),
        .O(\pixels_out_reg[55]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__14 
       (.I0(correct_pix_72[46]),
        .I1(correct_pix_72[14]),
        .I2(correct_pix_72[30]),
        .O(\pixels_out_reg[47]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__11 
       (.I0(correct_pix_72[55]),
        .I1(correct_pix_72[7]),
        .I2(correct_pix_72[23]),
        .O(\pixels_out_reg[55]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__13 
       (.I0(correct_pix_72[47]),
        .I1(correct_pix_72[15]),
        .I2(correct_pix_72[31]),
        .O(\pixels_out_reg[47]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WC/BLOCCO1/FA_f[0].FA_i/VR_inferred__0/i_ 
       (.I0(correct_pix_72[48]),
        .I1(correct_pix_72[16]),
        .I2(correct_pix_72[0]),
        .O(\pixels_out_reg[55]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WC/BLOCCO1/FA_f[1].FA_i/VR_inferred__0/i_ 
       (.I0(correct_pix_72[49]),
        .I1(correct_pix_72[17]),
        .I2(correct_pix_72[1]),
        .O(\pixels_out_reg[55]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WC/BLOCCO1/FA_f[2].FA_i/VR_inferred__0/i_ 
       (.I0(correct_pix_72[50]),
        .I1(correct_pix_72[18]),
        .I2(correct_pix_72[2]),
        .O(\pixels_out_reg[55]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WC/BLOCCO1/FA_f[3].FA_i/VR_inferred__0/i_ 
       (.I0(correct_pix_72[51]),
        .I1(correct_pix_72[19]),
        .I2(correct_pix_72[3]),
        .O(\pixels_out_reg[55]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WC/BLOCCO1/FA_f[4].FA_i/VR_inferred__0/i_ 
       (.I0(correct_pix_72[52]),
        .I1(correct_pix_72[20]),
        .I2(correct_pix_72[4]),
        .O(\pixels_out_reg[55]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WC/BLOCCO1/FA_f[5].FA_i/VR_inferred__0/i_ 
       (.I0(correct_pix_72[53]),
        .I1(correct_pix_72[21]),
        .I2(correct_pix_72[5]),
        .O(\pixels_out_reg[55]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WC/BLOCCO1/FA_f[6].FA_i/VR_inferred__0/i_ 
       (.I0(correct_pix_72[54]),
        .I1(correct_pix_72[22]),
        .I2(correct_pix_72[6]),
        .O(\pixels_out_reg[55]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WC/BLOCCO1/FA_f[7].FA_i/VR_inferred__0/i_ 
       (.I0(correct_pix_72[55]),
        .I1(correct_pix_72[23]),
        .I2(correct_pix_72[7]),
        .O(\pixels_out_reg[55]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WL/BLOCCO1/FA_f[0].FA_i/VR_inferred__0/i_ 
       (.I0(correct_pix_72[40]),
        .I1(correct_pix_72[24]),
        .I2(correct_pix_72[8]),
        .O(\pixels_out_reg[47]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WL/BLOCCO1/FA_f[1].FA_i/VR_inferred__0/i_ 
       (.I0(correct_pix_72[41]),
        .I1(correct_pix_72[25]),
        .I2(correct_pix_72[9]),
        .O(\pixels_out_reg[47]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WL/BLOCCO1/FA_f[2].FA_i/VR_inferred__0/i_ 
       (.I0(correct_pix_72[42]),
        .I1(correct_pix_72[26]),
        .I2(correct_pix_72[10]),
        .O(\pixels_out_reg[47]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WL/BLOCCO1/FA_f[3].FA_i/VR_inferred__0/i_ 
       (.I0(correct_pix_72[43]),
        .I1(correct_pix_72[27]),
        .I2(correct_pix_72[11]),
        .O(\pixels_out_reg[47]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WL/BLOCCO1/FA_f[4].FA_i/VR_inferred__0/i_ 
       (.I0(correct_pix_72[44]),
        .I1(correct_pix_72[28]),
        .I2(correct_pix_72[12]),
        .O(\pixels_out_reg[47]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WL/BLOCCO1/FA_f[5].FA_i/VR_inferred__0/i_ 
       (.I0(correct_pix_72[45]),
        .I1(correct_pix_72[29]),
        .I2(correct_pix_72[13]),
        .O(\pixels_out_reg[47]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WL/BLOCCO1/FA_f[6].FA_i/VR_inferred__0/i_ 
       (.I0(correct_pix_72[46]),
        .I1(correct_pix_72[30]),
        .I2(correct_pix_72[14]),
        .O(\pixels_out_reg[47]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WL/BLOCCO1/FA_f[7].FA_i/VR_inferred__0/i_ 
       (.I0(correct_pix_72[47]),
        .I1(correct_pix_72[31]),
        .I2(correct_pix_72[15]),
        .O(\pixels_out_reg[47]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(correct_pix_72[0]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[10]),
        .Q(correct_pix_72[10]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[11]),
        .Q(correct_pix_72[11]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[12]),
        .Q(correct_pix_72[12]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[13]),
        .Q(correct_pix_72[13]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[14]),
        .Q(correct_pix_72[14]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[15]),
        .Q(correct_pix_72[15]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[16]),
        .Q(correct_pix_72[16]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[17]),
        .Q(correct_pix_72[17]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[18]),
        .Q(correct_pix_72[18]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[19]),
        .Q(correct_pix_72[19]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(correct_pix_72[1]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[20]),
        .Q(correct_pix_72[20]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[21]),
        .Q(correct_pix_72[21]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[22]),
        .Q(correct_pix_72[22]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[23]),
        .Q(correct_pix_72[23]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[24]),
        .Q(correct_pix_72[24]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[25]),
        .Q(correct_pix_72[25]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[26]),
        .Q(correct_pix_72[26]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[27]),
        .Q(correct_pix_72[27]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[28]),
        .Q(correct_pix_72[28]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[29]),
        .Q(correct_pix_72[29]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(correct_pix_72[2]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[30]),
        .Q(correct_pix_72[30]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[31]),
        .Q(correct_pix_72[31]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(correct_pix_72[3]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[40] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[32]),
        .Q(correct_pix_72[40]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[41] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[33]),
        .Q(correct_pix_72[41]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[42] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[34]),
        .Q(correct_pix_72[42]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[43] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[35]),
        .Q(correct_pix_72[43]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[44] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[36]),
        .Q(correct_pix_72[44]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[45] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[37]),
        .Q(correct_pix_72[45]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[46] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[38]),
        .Q(correct_pix_72[46]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[47] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[39]),
        .Q(correct_pix_72[47]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[48] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[40]),
        .Q(correct_pix_72[48]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[49] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[41]),
        .Q(correct_pix_72[49]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(correct_pix_72[4]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[50] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[42]),
        .Q(correct_pix_72[50]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[51] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[43]),
        .Q(correct_pix_72[51]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[52] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[44]),
        .Q(correct_pix_72[52]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[53] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[45]),
        .Q(correct_pix_72[53]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[54] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[46]),
        .Q(correct_pix_72[54]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[55] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[47]),
        .Q(correct_pix_72[55]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[56] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[48]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[57] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[49]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[58] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[50]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[59] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[51]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(correct_pix_72[5]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[60] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[52]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[61] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[53]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[62] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[54]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[63] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[55]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[64] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[56]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[65] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[57]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[66] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[58]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[67] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[59]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[68] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[60]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[69] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[61]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(correct_pix_72[6]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[70] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[62]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[71] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[63]),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(correct_pix_72[7]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(correct_pix_72[8]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(correct_pix_72[9]));
endmodule

(* ORIG_REF_NAME = "BUFFER_DECODE" *) 
module BUFFER_DECODE_2
   (buf_p,
    buf_p_0,
    \pixels_out_reg[55]_0 ,
    \pixels_out_reg[71]_0 ,
    \pixels_out_reg[55]_1 ,
    \pixels_out_reg[47]_0 ,
    \pixels_out_reg[47]_1 ,
    \pixels_w_reg[183] ,
    Q,
    clk_IBUF_BUFG,
    rst_IBUF,
    cmd_IBUF,
    \pixels_out_reg[71]_1 ,
    \pixels_out_reg[71]_2 ,
    \pixels_out_reg[71]_3 ,
    \pixels_out_reg[55]_2 ,
    \pixels_out_reg[70]_0 ,
    \pixels_out_reg[70]_1 ,
    \pixels_out_reg[54]_0 ,
    \pixels_out_reg[69]_0 ,
    \pixels_out_reg[69]_1 ,
    \pixels_out_reg[53]_0 ,
    \pixels_out_reg[68]_0 ,
    \pixels_out_reg[68]_1 ,
    \pixels_out_reg[52]_0 ,
    \pixels_out_reg[67]_0 ,
    \pixels_out_reg[67]_1 ,
    \pixels_out_reg[51]_0 ,
    \pixels_out_reg[66]_0 ,
    \pixels_out_reg[66]_1 ,
    \pixels_out_reg[50]_0 ,
    \pixels_out_reg[65]_0 ,
    \pixels_out_reg[65]_1 ,
    \pixels_out_reg[49]_0 ,
    \pixels_out_reg[64]_0 ,
    \pixels_out_reg[64]_1 ,
    \pixels_out_reg[48]_0 ,
    \pixels_out_reg[63]_0 ,
    D,
    \pixels_out_reg[62]_0 ,
    \pixels_out_reg[61]_0 ,
    \pixels_out_reg[60]_0 ,
    \pixels_out_reg[59]_0 ,
    \pixels_out_reg[58]_0 ,
    \pixels_out_reg[57]_0 ,
    \pixels_out_reg[56]_0 ,
    \pixels_out_reg[47]_2 ,
    \pixels_out_reg[47]_3 ,
    \pixels_out_reg[46]_0 ,
    \pixels_out_reg[46]_1 ,
    \pixels_out_reg[45]_0 ,
    \pixels_out_reg[45]_1 ,
    \pixels_out_reg[44]_0 ,
    \pixels_out_reg[44]_1 ,
    \pixels_out_reg[43]_0 ,
    \pixels_out_reg[43]_1 ,
    \pixels_out_reg[42]_0 ,
    \pixels_out_reg[42]_1 ,
    \pixels_out_reg[41]_0 ,
    \pixels_out_reg[41]_1 ,
    \pixels_out_reg[40]_0 ,
    \pixels_out_reg[40]_1 ,
    \central_pix_reg[7]_FIFO_READY_GEN_c_1 ,
    \central_pix_reg[6]_FIFO_READY_GEN_c_1 ,
    \central_pix_reg[5]_FIFO_READY_GEN_c_1 ,
    \central_pix_reg[4]_FIFO_READY_GEN_c_1 ,
    \central_pix_reg[3]_FIFO_READY_GEN_c_1 ,
    \central_pix_reg[2]_FIFO_READY_GEN_c_1 ,
    \central_pix_reg[1]_FIFO_READY_GEN_c_1 ,
    \central_pix_reg[0]_FIFO_READY_GEN_c_1 ,
    pixels,
    \pixels_out_reg[71]_4 ,
    \pixels_out_reg[71]_5 ,
    \pixels_out_reg[55]_3 ,
    \pixels_out_reg[70]_2 ,
    \pixels_out_reg[70]_3 ,
    \pixels_out_reg[54]_1 ,
    \pixels_out_reg[69]_2 ,
    \pixels_out_reg[69]_3 ,
    \pixels_out_reg[53]_1 ,
    \pixels_out_reg[68]_2 ,
    \pixels_out_reg[68]_3 ,
    \pixels_out_reg[52]_1 ,
    \pixels_out_reg[67]_2 ,
    \pixels_out_reg[67]_3 ,
    \pixels_out_reg[51]_1 ,
    \pixels_out_reg[66]_2 ,
    \pixels_out_reg[66]_3 ,
    \pixels_out_reg[50]_1 ,
    \pixels_out_reg[65]_2 ,
    \pixels_out_reg[65]_3 ,
    \pixels_out_reg[49]_1 ,
    \pixels_out_reg[64]_2 ,
    \pixels_out_reg[64]_3 ,
    \pixels_out_reg[48]_1 ,
    \pixels_out_reg[63]_1 ,
    \pixels_out_reg[62]_1 ,
    \pixels_out_reg[61]_1 ,
    \pixels_out_reg[60]_1 ,
    \pixels_out_reg[59]_1 ,
    \pixels_out_reg[58]_1 ,
    \pixels_out_reg[57]_1 ,
    \pixels_out_reg[56]_1 ,
    \pixels_out_reg[47]_4 ,
    \pixels_out_reg[47]_5 ,
    \pixels_out_reg[46]_2 ,
    \pixels_out_reg[46]_3 ,
    \pixels_out_reg[45]_2 ,
    \pixels_out_reg[45]_3 ,
    \pixels_out_reg[44]_2 ,
    \pixels_out_reg[44]_3 ,
    \pixels_out_reg[43]_2 ,
    \pixels_out_reg[43]_3 ,
    \pixels_out_reg[42]_2 ,
    \pixels_out_reg[42]_3 ,
    \pixels_out_reg[41]_2 ,
    \pixels_out_reg[41]_3 ,
    \pixels_out_reg[40]_2 ,
    \pixels_out_reg[40]_3 ,
    \central_pix_reg[7]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[6]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[5]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[4]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[3]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[2]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[1]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[0]_FIFO_READY_GEN_c_1_0 );
  output [71:0]buf_p;
  output [71:0]buf_p_0;
  output [7:0]\pixels_out_reg[55]_0 ;
  output [15:0]\pixels_out_reg[71]_0 ;
  output [7:0]\pixels_out_reg[55]_1 ;
  output [7:0]\pixels_out_reg[47]_0 ;
  output [7:0]\pixels_out_reg[47]_1 ;
  output [7:0]\pixels_w_reg[183] ;
  input [3:0]Q;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [1:0]cmd_IBUF;
  input [23:0]\pixels_out_reg[71]_1 ;
  input \pixels_out_reg[71]_2 ;
  input \pixels_out_reg[71]_3 ;
  input \pixels_out_reg[55]_2 ;
  input \pixels_out_reg[70]_0 ;
  input \pixels_out_reg[70]_1 ;
  input \pixels_out_reg[54]_0 ;
  input \pixels_out_reg[69]_0 ;
  input \pixels_out_reg[69]_1 ;
  input \pixels_out_reg[53]_0 ;
  input \pixels_out_reg[68]_0 ;
  input \pixels_out_reg[68]_1 ;
  input \pixels_out_reg[52]_0 ;
  input \pixels_out_reg[67]_0 ;
  input \pixels_out_reg[67]_1 ;
  input \pixels_out_reg[51]_0 ;
  input \pixels_out_reg[66]_0 ;
  input \pixels_out_reg[66]_1 ;
  input \pixels_out_reg[50]_0 ;
  input \pixels_out_reg[65]_0 ;
  input \pixels_out_reg[65]_1 ;
  input \pixels_out_reg[49]_0 ;
  input \pixels_out_reg[64]_0 ;
  input \pixels_out_reg[64]_1 ;
  input \pixels_out_reg[48]_0 ;
  input \pixels_out_reg[63]_0 ;
  input [23:0]D;
  input \pixels_out_reg[62]_0 ;
  input \pixels_out_reg[61]_0 ;
  input \pixels_out_reg[60]_0 ;
  input \pixels_out_reg[59]_0 ;
  input \pixels_out_reg[58]_0 ;
  input \pixels_out_reg[57]_0 ;
  input \pixels_out_reg[56]_0 ;
  input \pixels_out_reg[47]_2 ;
  input \pixels_out_reg[47]_3 ;
  input \pixels_out_reg[46]_0 ;
  input \pixels_out_reg[46]_1 ;
  input \pixels_out_reg[45]_0 ;
  input \pixels_out_reg[45]_1 ;
  input \pixels_out_reg[44]_0 ;
  input \pixels_out_reg[44]_1 ;
  input \pixels_out_reg[43]_0 ;
  input \pixels_out_reg[43]_1 ;
  input \pixels_out_reg[42]_0 ;
  input \pixels_out_reg[42]_1 ;
  input \pixels_out_reg[41]_0 ;
  input \pixels_out_reg[41]_1 ;
  input \pixels_out_reg[40]_0 ;
  input \pixels_out_reg[40]_1 ;
  input \central_pix_reg[7]_FIFO_READY_GEN_c_1 ;
  input \central_pix_reg[6]_FIFO_READY_GEN_c_1 ;
  input \central_pix_reg[5]_FIFO_READY_GEN_c_1 ;
  input \central_pix_reg[4]_FIFO_READY_GEN_c_1 ;
  input \central_pix_reg[3]_FIFO_READY_GEN_c_1 ;
  input \central_pix_reg[2]_FIFO_READY_GEN_c_1 ;
  input \central_pix_reg[1]_FIFO_READY_GEN_c_1 ;
  input \central_pix_reg[0]_FIFO_READY_GEN_c_1 ;
  input [55:0]pixels;
  input \pixels_out_reg[71]_4 ;
  input \pixels_out_reg[71]_5 ;
  input \pixels_out_reg[55]_3 ;
  input \pixels_out_reg[70]_2 ;
  input \pixels_out_reg[70]_3 ;
  input \pixels_out_reg[54]_1 ;
  input \pixels_out_reg[69]_2 ;
  input \pixels_out_reg[69]_3 ;
  input \pixels_out_reg[53]_1 ;
  input \pixels_out_reg[68]_2 ;
  input \pixels_out_reg[68]_3 ;
  input \pixels_out_reg[52]_1 ;
  input \pixels_out_reg[67]_2 ;
  input \pixels_out_reg[67]_3 ;
  input \pixels_out_reg[51]_1 ;
  input \pixels_out_reg[66]_2 ;
  input \pixels_out_reg[66]_3 ;
  input \pixels_out_reg[50]_1 ;
  input \pixels_out_reg[65]_2 ;
  input \pixels_out_reg[65]_3 ;
  input \pixels_out_reg[49]_1 ;
  input \pixels_out_reg[64]_2 ;
  input \pixels_out_reg[64]_3 ;
  input \pixels_out_reg[48]_1 ;
  input \pixels_out_reg[63]_1 ;
  input \pixels_out_reg[62]_1 ;
  input \pixels_out_reg[61]_1 ;
  input \pixels_out_reg[60]_1 ;
  input \pixels_out_reg[59]_1 ;
  input \pixels_out_reg[58]_1 ;
  input \pixels_out_reg[57]_1 ;
  input \pixels_out_reg[56]_1 ;
  input \pixels_out_reg[47]_4 ;
  input \pixels_out_reg[47]_5 ;
  input \pixels_out_reg[46]_2 ;
  input \pixels_out_reg[46]_3 ;
  input \pixels_out_reg[45]_2 ;
  input \pixels_out_reg[45]_3 ;
  input \pixels_out_reg[44]_2 ;
  input \pixels_out_reg[44]_3 ;
  input \pixels_out_reg[43]_2 ;
  input \pixels_out_reg[43]_3 ;
  input \pixels_out_reg[42]_2 ;
  input \pixels_out_reg[42]_3 ;
  input \pixels_out_reg[41]_2 ;
  input \pixels_out_reg[41]_3 ;
  input \pixels_out_reg[40]_2 ;
  input \pixels_out_reg[40]_3 ;
  input \central_pix_reg[7]_FIFO_READY_GEN_c_1_0 ;
  input \central_pix_reg[6]_FIFO_READY_GEN_c_1_0 ;
  input \central_pix_reg[5]_FIFO_READY_GEN_c_1_0 ;
  input \central_pix_reg[4]_FIFO_READY_GEN_c_1_0 ;
  input \central_pix_reg[3]_FIFO_READY_GEN_c_1_0 ;
  input \central_pix_reg[2]_FIFO_READY_GEN_c_1_0 ;
  input \central_pix_reg[1]_FIFO_READY_GEN_c_1_0 ;
  input \central_pix_reg[0]_FIFO_READY_GEN_c_1_0 ;

  wire [23:0]D;
  wire [3:0]Q;
  wire [71:0]buf_p;
  wire [71:0]buf_p_0;
  wire [71:0]buf_p_1;
  wire \central_pix_reg[0]_FIFO_READY_GEN_c_1 ;
  wire \central_pix_reg[0]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[1]_FIFO_READY_GEN_c_1 ;
  wire \central_pix_reg[1]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[2]_FIFO_READY_GEN_c_1 ;
  wire \central_pix_reg[2]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[3]_FIFO_READY_GEN_c_1 ;
  wire \central_pix_reg[3]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[4]_FIFO_READY_GEN_c_1 ;
  wire \central_pix_reg[4]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[5]_FIFO_READY_GEN_c_1 ;
  wire \central_pix_reg[5]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[6]_FIFO_READY_GEN_c_1 ;
  wire \central_pix_reg[6]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[7]_FIFO_READY_GEN_c_1 ;
  wire \central_pix_reg[7]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ;
  wire clk_IBUF_BUFG;
  wire [1:0]cmd_IBUF;
  wire [55:0]correct_pix_144;
  wire [55:0]pixels;
  wire \pixels_out[0]_i_2__0_n_0 ;
  wire \pixels_out[0]_i_2__1_n_0 ;
  wire \pixels_out[0]_i_2_n_0 ;
  wire \pixels_out[15]_i_2_n_0 ;
  wire \pixels_out[15]_i_3_n_0 ;
  wire \pixels_out[15]_i_4_n_0 ;
  wire \pixels_out[16]_i_2__0_n_0 ;
  wire \pixels_out[16]_i_2__1_n_0 ;
  wire \pixels_out[16]_i_2_n_0 ;
  wire \pixels_out[17]_i_2__0_n_0 ;
  wire \pixels_out[17]_i_2__1_n_0 ;
  wire \pixels_out[17]_i_2_n_0 ;
  wire \pixels_out[18]_i_2__0_n_0 ;
  wire \pixels_out[18]_i_2__1_n_0 ;
  wire \pixels_out[18]_i_2_n_0 ;
  wire \pixels_out[19]_i_2__0_n_0 ;
  wire \pixels_out[19]_i_2__1_n_0 ;
  wire \pixels_out[19]_i_2_n_0 ;
  wire \pixels_out[1]_i_2__0_n_0 ;
  wire \pixels_out[1]_i_2__1_n_0 ;
  wire \pixels_out[1]_i_2_n_0 ;
  wire \pixels_out[20]_i_2__0_n_0 ;
  wire \pixels_out[20]_i_2__1_n_0 ;
  wire \pixels_out[20]_i_2_n_0 ;
  wire \pixels_out[21]_i_2__0_n_0 ;
  wire \pixels_out[21]_i_2__1_n_0 ;
  wire \pixels_out[21]_i_2_n_0 ;
  wire \pixels_out[22]_i_2__0_n_0 ;
  wire \pixels_out[22]_i_2__1_n_0 ;
  wire \pixels_out[22]_i_2_n_0 ;
  wire \pixels_out[23]_i_2__0_n_0 ;
  wire \pixels_out[23]_i_2__1_n_0 ;
  wire \pixels_out[23]_i_2_n_0 ;
  wire \pixels_out[23]_i_3_n_0 ;
  wire \pixels_out[23]_i_4_n_0 ;
  wire \pixels_out[23]_i_5_n_0 ;
  wire \pixels_out[23]_i_6_n_0 ;
  wire \pixels_out[23]_i_7_n_0 ;
  wire \pixels_out[2]_i_2__0_n_0 ;
  wire \pixels_out[2]_i_2__1_n_0 ;
  wire \pixels_out[2]_i_2_n_0 ;
  wire \pixels_out[31]_i_2_n_0 ;
  wire \pixels_out[31]_i_3_n_0 ;
  wire \pixels_out[31]_i_4_n_0 ;
  wire \pixels_out[3]_i_2__0_n_0 ;
  wire \pixels_out[3]_i_2__1_n_0 ;
  wire \pixels_out[3]_i_2_n_0 ;
  wire \pixels_out[47]_i_2_n_0 ;
  wire \pixels_out[47]_i_3_n_0 ;
  wire \pixels_out[47]_i_4_n_0 ;
  wire \pixels_out[48]_i_2__0_n_0 ;
  wire \pixels_out[48]_i_2__1_n_0 ;
  wire \pixels_out[48]_i_2_n_0 ;
  wire \pixels_out[49]_i_2__0_n_0 ;
  wire \pixels_out[49]_i_2__1_n_0 ;
  wire \pixels_out[49]_i_2_n_0 ;
  wire \pixels_out[4]_i_2__0_n_0 ;
  wire \pixels_out[4]_i_2__1_n_0 ;
  wire \pixels_out[4]_i_2_n_0 ;
  wire \pixels_out[50]_i_2__0_n_0 ;
  wire \pixels_out[50]_i_2__1_n_0 ;
  wire \pixels_out[50]_i_2_n_0 ;
  wire \pixels_out[51]_i_2__0_n_0 ;
  wire \pixels_out[51]_i_2__1_n_0 ;
  wire \pixels_out[51]_i_2_n_0 ;
  wire \pixels_out[52]_i_2__0_n_0 ;
  wire \pixels_out[52]_i_2__1_n_0 ;
  wire \pixels_out[52]_i_2_n_0 ;
  wire \pixels_out[53]_i_2__0_n_0 ;
  wire \pixels_out[53]_i_2__1_n_0 ;
  wire \pixels_out[53]_i_2_n_0 ;
  wire \pixels_out[54]_i_2__0_n_0 ;
  wire \pixels_out[54]_i_2__1_n_0 ;
  wire \pixels_out[54]_i_2_n_0 ;
  wire \pixels_out[55]_i_2__0_n_0 ;
  wire \pixels_out[55]_i_2__1_n_0 ;
  wire \pixels_out[55]_i_2_n_0 ;
  wire \pixels_out[55]_i_3_n_0 ;
  wire \pixels_out[55]_i_4_n_0 ;
  wire \pixels_out[55]_i_5_n_0 ;
  wire \pixels_out[55]_i_6_n_0 ;
  wire \pixels_out[55]_i_7_n_0 ;
  wire \pixels_out[5]_i_2__0_n_0 ;
  wire \pixels_out[5]_i_2__1_n_0 ;
  wire \pixels_out[5]_i_2_n_0 ;
  wire \pixels_out[63]_i_2_n_0 ;
  wire \pixels_out[63]_i_3_n_0 ;
  wire \pixels_out[63]_i_4_n_0 ;
  wire \pixels_out[64]_i_2__0_n_0 ;
  wire \pixels_out[64]_i_2__1_n_0 ;
  wire \pixels_out[64]_i_2_n_0 ;
  wire \pixels_out[65]_i_2__0_n_0 ;
  wire \pixels_out[65]_i_2__1_n_0 ;
  wire \pixels_out[65]_i_2_n_0 ;
  wire \pixels_out[66]_i_2__0_n_0 ;
  wire \pixels_out[66]_i_2__1_n_0 ;
  wire \pixels_out[66]_i_2_n_0 ;
  wire \pixels_out[67]_i_2__0_n_0 ;
  wire \pixels_out[67]_i_2__1_n_0 ;
  wire \pixels_out[67]_i_2_n_0 ;
  wire \pixels_out[68]_i_2__0_n_0 ;
  wire \pixels_out[68]_i_2__1_n_0 ;
  wire \pixels_out[68]_i_2_n_0 ;
  wire \pixels_out[69]_i_2__0_n_0 ;
  wire \pixels_out[69]_i_2__1_n_0 ;
  wire \pixels_out[69]_i_2_n_0 ;
  wire \pixels_out[6]_i_2__0_n_0 ;
  wire \pixels_out[6]_i_2__1_n_0 ;
  wire \pixels_out[6]_i_2_n_0 ;
  wire \pixels_out[70]_i_2__0_n_0 ;
  wire \pixels_out[70]_i_2__1_n_0 ;
  wire \pixels_out[70]_i_2_n_0 ;
  wire \pixels_out[71]_i_2__0_n_0 ;
  wire \pixels_out[71]_i_2__1_n_0 ;
  wire \pixels_out[71]_i_2_n_0 ;
  wire \pixels_out[71]_i_3_n_0 ;
  wire \pixels_out[71]_i_4_n_0 ;
  wire \pixels_out[71]_i_5_n_0 ;
  wire \pixels_out[71]_i_6_n_0 ;
  wire \pixels_out[71]_i_7_n_0 ;
  wire \pixels_out[7]_i_2__0_n_0 ;
  wire \pixels_out[7]_i_2__1_n_0 ;
  wire \pixels_out[7]_i_2_n_0 ;
  wire \pixels_out[7]_i_3_n_0 ;
  wire \pixels_out[7]_i_4_n_0 ;
  wire \pixels_out[7]_i_5_n_0 ;
  wire \pixels_out[7]_i_6_n_0 ;
  wire \pixels_out[7]_i_7_n_0 ;
  wire \pixels_out_reg[40]_0 ;
  wire \pixels_out_reg[40]_1 ;
  wire \pixels_out_reg[40]_2 ;
  wire \pixels_out_reg[40]_3 ;
  wire \pixels_out_reg[41]_0 ;
  wire \pixels_out_reg[41]_1 ;
  wire \pixels_out_reg[41]_2 ;
  wire \pixels_out_reg[41]_3 ;
  wire \pixels_out_reg[42]_0 ;
  wire \pixels_out_reg[42]_1 ;
  wire \pixels_out_reg[42]_2 ;
  wire \pixels_out_reg[42]_3 ;
  wire \pixels_out_reg[43]_0 ;
  wire \pixels_out_reg[43]_1 ;
  wire \pixels_out_reg[43]_2 ;
  wire \pixels_out_reg[43]_3 ;
  wire \pixels_out_reg[44]_0 ;
  wire \pixels_out_reg[44]_1 ;
  wire \pixels_out_reg[44]_2 ;
  wire \pixels_out_reg[44]_3 ;
  wire \pixels_out_reg[45]_0 ;
  wire \pixels_out_reg[45]_1 ;
  wire \pixels_out_reg[45]_2 ;
  wire \pixels_out_reg[45]_3 ;
  wire \pixels_out_reg[46]_0 ;
  wire \pixels_out_reg[46]_1 ;
  wire \pixels_out_reg[46]_2 ;
  wire \pixels_out_reg[46]_3 ;
  wire [7:0]\pixels_out_reg[47]_0 ;
  wire [7:0]\pixels_out_reg[47]_1 ;
  wire \pixels_out_reg[47]_2 ;
  wire \pixels_out_reg[47]_3 ;
  wire \pixels_out_reg[47]_4 ;
  wire \pixels_out_reg[47]_5 ;
  wire \pixels_out_reg[48]_0 ;
  wire \pixels_out_reg[48]_1 ;
  wire \pixels_out_reg[49]_0 ;
  wire \pixels_out_reg[49]_1 ;
  wire \pixels_out_reg[50]_0 ;
  wire \pixels_out_reg[50]_1 ;
  wire \pixels_out_reg[51]_0 ;
  wire \pixels_out_reg[51]_1 ;
  wire \pixels_out_reg[52]_0 ;
  wire \pixels_out_reg[52]_1 ;
  wire \pixels_out_reg[53]_0 ;
  wire \pixels_out_reg[53]_1 ;
  wire \pixels_out_reg[54]_0 ;
  wire \pixels_out_reg[54]_1 ;
  wire [7:0]\pixels_out_reg[55]_0 ;
  wire [7:0]\pixels_out_reg[55]_1 ;
  wire \pixels_out_reg[55]_2 ;
  wire \pixels_out_reg[55]_3 ;
  wire \pixels_out_reg[56]_0 ;
  wire \pixels_out_reg[56]_1 ;
  wire \pixels_out_reg[57]_0 ;
  wire \pixels_out_reg[57]_1 ;
  wire \pixels_out_reg[58]_0 ;
  wire \pixels_out_reg[58]_1 ;
  wire \pixels_out_reg[59]_0 ;
  wire \pixels_out_reg[59]_1 ;
  wire \pixels_out_reg[60]_0 ;
  wire \pixels_out_reg[60]_1 ;
  wire \pixels_out_reg[61]_0 ;
  wire \pixels_out_reg[61]_1 ;
  wire \pixels_out_reg[62]_0 ;
  wire \pixels_out_reg[62]_1 ;
  wire \pixels_out_reg[63]_0 ;
  wire \pixels_out_reg[63]_1 ;
  wire \pixels_out_reg[64]_0 ;
  wire \pixels_out_reg[64]_1 ;
  wire \pixels_out_reg[64]_2 ;
  wire \pixels_out_reg[64]_3 ;
  wire \pixels_out_reg[65]_0 ;
  wire \pixels_out_reg[65]_1 ;
  wire \pixels_out_reg[65]_2 ;
  wire \pixels_out_reg[65]_3 ;
  wire \pixels_out_reg[66]_0 ;
  wire \pixels_out_reg[66]_1 ;
  wire \pixels_out_reg[66]_2 ;
  wire \pixels_out_reg[66]_3 ;
  wire \pixels_out_reg[67]_0 ;
  wire \pixels_out_reg[67]_1 ;
  wire \pixels_out_reg[67]_2 ;
  wire \pixels_out_reg[67]_3 ;
  wire \pixels_out_reg[68]_0 ;
  wire \pixels_out_reg[68]_1 ;
  wire \pixels_out_reg[68]_2 ;
  wire \pixels_out_reg[68]_3 ;
  wire \pixels_out_reg[69]_0 ;
  wire \pixels_out_reg[69]_1 ;
  wire \pixels_out_reg[69]_2 ;
  wire \pixels_out_reg[69]_3 ;
  wire \pixels_out_reg[70]_0 ;
  wire \pixels_out_reg[70]_1 ;
  wire \pixels_out_reg[70]_2 ;
  wire \pixels_out_reg[70]_3 ;
  wire [15:0]\pixels_out_reg[71]_0 ;
  wire [23:0]\pixels_out_reg[71]_1 ;
  wire \pixels_out_reg[71]_2 ;
  wire \pixels_out_reg[71]_3 ;
  wire \pixels_out_reg[71]_4 ;
  wire \pixels_out_reg[71]_5 ;
  wire [7:0]\pixels_w_reg[183] ;
  wire rst_IBUF;
  wire [3:0]sel0;

  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[0]_i_1__17 
       (.I0(correct_pix_144[48]),
        .I1(correct_pix_144[0]),
        .I2(correct_pix_144[16]),
        .O(\pixels_out_reg[55]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[0]_i_1__19 
       (.I0(correct_pix_144[40]),
        .I1(correct_pix_144[8]),
        .I2(correct_pix_144[24]),
        .O(\pixels_out_reg[47]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[1]_i_1__17 
       (.I0(correct_pix_144[49]),
        .I1(correct_pix_144[1]),
        .I2(correct_pix_144[17]),
        .O(\pixels_out_reg[55]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[1]_i_1__19 
       (.I0(correct_pix_144[41]),
        .I1(correct_pix_144[9]),
        .I2(correct_pix_144[25]),
        .O(\pixels_out_reg[47]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[2]_i_1__23 
       (.I0(correct_pix_144[50]),
        .I1(correct_pix_144[2]),
        .I2(correct_pix_144[18]),
        .O(\pixels_out_reg[55]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[2]_i_1__25 
       (.I0(correct_pix_144[42]),
        .I1(correct_pix_144[10]),
        .I2(correct_pix_144[26]),
        .O(\pixels_out_reg[47]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[3]_i_1__21 
       (.I0(correct_pix_144[51]),
        .I1(correct_pix_144[3]),
        .I2(correct_pix_144[19]),
        .O(\pixels_out_reg[55]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[3]_i_1__23 
       (.I0(correct_pix_144[43]),
        .I1(correct_pix_144[11]),
        .I2(correct_pix_144[27]),
        .O(\pixels_out_reg[47]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[4]_i_1__24 
       (.I0(correct_pix_144[52]),
        .I1(correct_pix_144[4]),
        .I2(correct_pix_144[20]),
        .O(\pixels_out_reg[55]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[4]_i_1__26 
       (.I0(correct_pix_144[44]),
        .I1(correct_pix_144[12]),
        .I2(correct_pix_144[28]),
        .O(\pixels_out_reg[47]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[5]_i_1__23 
       (.I0(correct_pix_144[53]),
        .I1(correct_pix_144[5]),
        .I2(correct_pix_144[21]),
        .O(\pixels_out_reg[55]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[5]_i_1__25 
       (.I0(correct_pix_144[45]),
        .I1(correct_pix_144[13]),
        .I2(correct_pix_144[29]),
        .O(\pixels_out_reg[47]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__23 
       (.I0(correct_pix_144[54]),
        .I1(correct_pix_144[6]),
        .I2(correct_pix_144[22]),
        .O(\pixels_out_reg[55]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__25 
       (.I0(correct_pix_144[46]),
        .I1(correct_pix_144[14]),
        .I2(correct_pix_144[30]),
        .O(\pixels_out_reg[47]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__22 
       (.I0(correct_pix_144[55]),
        .I1(correct_pix_144[7]),
        .I2(correct_pix_144[23]),
        .O(\pixels_out_reg[55]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__24 
       (.I0(correct_pix_144[47]),
        .I1(correct_pix_144[15]),
        .I2(correct_pix_144[31]),
        .O(\pixels_out_reg[47]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WC/BLOCCO1/FA_f[0].FA_i/VR_inferred__1/i_ 
       (.I0(correct_pix_144[48]),
        .I1(correct_pix_144[16]),
        .I2(correct_pix_144[0]),
        .O(\pixels_out_reg[55]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WC/BLOCCO1/FA_f[1].FA_i/VR_inferred__1/i_ 
       (.I0(correct_pix_144[49]),
        .I1(correct_pix_144[17]),
        .I2(correct_pix_144[1]),
        .O(\pixels_out_reg[55]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WC/BLOCCO1/FA_f[2].FA_i/VR_inferred__1/i_ 
       (.I0(correct_pix_144[50]),
        .I1(correct_pix_144[18]),
        .I2(correct_pix_144[2]),
        .O(\pixels_out_reg[55]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WC/BLOCCO1/FA_f[3].FA_i/VR_inferred__1/i_ 
       (.I0(correct_pix_144[51]),
        .I1(correct_pix_144[19]),
        .I2(correct_pix_144[3]),
        .O(\pixels_out_reg[55]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WC/BLOCCO1/FA_f[4].FA_i/VR_inferred__1/i_ 
       (.I0(correct_pix_144[52]),
        .I1(correct_pix_144[20]),
        .I2(correct_pix_144[4]),
        .O(\pixels_out_reg[55]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WC/BLOCCO1/FA_f[5].FA_i/VR_inferred__1/i_ 
       (.I0(correct_pix_144[53]),
        .I1(correct_pix_144[21]),
        .I2(correct_pix_144[5]),
        .O(\pixels_out_reg[55]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WC/BLOCCO1/FA_f[6].FA_i/VR_inferred__1/i_ 
       (.I0(correct_pix_144[54]),
        .I1(correct_pix_144[22]),
        .I2(correct_pix_144[6]),
        .O(\pixels_out_reg[55]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WC/BLOCCO1/FA_f[7].FA_i/VR_inferred__1/i_ 
       (.I0(correct_pix_144[55]),
        .I1(correct_pix_144[23]),
        .I2(correct_pix_144[7]),
        .O(\pixels_out_reg[55]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WL/BLOCCO1/FA_f[0].FA_i/VR_inferred__1/i_ 
       (.I0(correct_pix_144[40]),
        .I1(correct_pix_144[24]),
        .I2(correct_pix_144[8]),
        .O(\pixels_out_reg[47]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WL/BLOCCO1/FA_f[1].FA_i/VR_inferred__1/i_ 
       (.I0(correct_pix_144[41]),
        .I1(correct_pix_144[25]),
        .I2(correct_pix_144[9]),
        .O(\pixels_out_reg[47]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WL/BLOCCO1/FA_f[2].FA_i/VR_inferred__1/i_ 
       (.I0(correct_pix_144[42]),
        .I1(correct_pix_144[26]),
        .I2(correct_pix_144[10]),
        .O(\pixels_out_reg[47]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WL/BLOCCO1/FA_f[3].FA_i/VR_inferred__1/i_ 
       (.I0(correct_pix_144[43]),
        .I1(correct_pix_144[27]),
        .I2(correct_pix_144[11]),
        .O(\pixels_out_reg[47]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WL/BLOCCO1/FA_f[4].FA_i/VR_inferred__1/i_ 
       (.I0(correct_pix_144[44]),
        .I1(correct_pix_144[28]),
        .I2(correct_pix_144[12]),
        .O(\pixels_out_reg[47]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WL/BLOCCO1/FA_f[5].FA_i/VR_inferred__1/i_ 
       (.I0(correct_pix_144[45]),
        .I1(correct_pix_144[29]),
        .I2(correct_pix_144[13]),
        .O(\pixels_out_reg[47]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WL/BLOCCO1/FA_f[6].FA_i/VR_inferred__1/i_ 
       (.I0(correct_pix_144[46]),
        .I1(correct_pix_144[30]),
        .I2(correct_pix_144[14]),
        .O(\pixels_out_reg[47]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \TO_SUM_WL/BLOCCO1/FA_f[7].FA_i/VR_inferred__1/i_ 
       (.I0(correct_pix_144[47]),
        .I1(correct_pix_144[31]),
        .I2(correct_pix_144[15]),
        .O(\pixels_out_reg[47]_0 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    \central_pix_reg[0]_srl2_FIFO_READY_GEN_c_0_i_1 
       (.I0(\central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ),
        .I1(\central_pix_reg[0]_FIFO_READY_GEN_c_1 ),
        .O(buf_p[32]));
  LUT2 #(
    .INIT(4'h8)) 
    \central_pix_reg[0]_srl2_FIFO_READY_GEN_c_0_i_1__0 
       (.I0(\central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ),
        .I1(pixels[32]),
        .O(buf_p_0[32]));
  LUT2 #(
    .INIT(4'h8)) 
    \central_pix_reg[0]_srl2_FIFO_READY_GEN_c_0_i_1__1 
       (.I0(\central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ),
        .I1(\central_pix_reg[0]_FIFO_READY_GEN_c_1_0 ),
        .O(\pixels_w_reg[183] [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \central_pix_reg[1]_srl2_FIFO_READY_GEN_c_0_i_1 
       (.I0(\central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ),
        .I1(\central_pix_reg[1]_FIFO_READY_GEN_c_1 ),
        .O(buf_p[33]));
  LUT2 #(
    .INIT(4'h8)) 
    \central_pix_reg[1]_srl2_FIFO_READY_GEN_c_0_i_1__0 
       (.I0(\central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ),
        .I1(pixels[33]),
        .O(buf_p_0[33]));
  LUT2 #(
    .INIT(4'h8)) 
    \central_pix_reg[1]_srl2_FIFO_READY_GEN_c_0_i_1__1 
       (.I0(\central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ),
        .I1(\central_pix_reg[1]_FIFO_READY_GEN_c_1_0 ),
        .O(\pixels_w_reg[183] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \central_pix_reg[2]_srl2_FIFO_READY_GEN_c_0_i_1 
       (.I0(\central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ),
        .I1(\central_pix_reg[2]_FIFO_READY_GEN_c_1 ),
        .O(buf_p[34]));
  LUT2 #(
    .INIT(4'h8)) 
    \central_pix_reg[2]_srl2_FIFO_READY_GEN_c_0_i_1__0 
       (.I0(\central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ),
        .I1(pixels[34]),
        .O(buf_p_0[34]));
  LUT2 #(
    .INIT(4'h8)) 
    \central_pix_reg[2]_srl2_FIFO_READY_GEN_c_0_i_1__1 
       (.I0(\central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ),
        .I1(\central_pix_reg[2]_FIFO_READY_GEN_c_1_0 ),
        .O(\pixels_w_reg[183] [2]));
  LUT2 #(
    .INIT(4'h8)) 
    \central_pix_reg[3]_srl2_FIFO_READY_GEN_c_0_i_1 
       (.I0(\central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ),
        .I1(\central_pix_reg[3]_FIFO_READY_GEN_c_1 ),
        .O(buf_p[35]));
  LUT2 #(
    .INIT(4'h8)) 
    \central_pix_reg[3]_srl2_FIFO_READY_GEN_c_0_i_1__0 
       (.I0(\central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ),
        .I1(pixels[35]),
        .O(buf_p_0[35]));
  LUT2 #(
    .INIT(4'h8)) 
    \central_pix_reg[3]_srl2_FIFO_READY_GEN_c_0_i_1__1 
       (.I0(\central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ),
        .I1(\central_pix_reg[3]_FIFO_READY_GEN_c_1_0 ),
        .O(\pixels_w_reg[183] [3]));
  LUT2 #(
    .INIT(4'h8)) 
    \central_pix_reg[4]_srl2_FIFO_READY_GEN_c_0_i_1 
       (.I0(\central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ),
        .I1(\central_pix_reg[4]_FIFO_READY_GEN_c_1 ),
        .O(buf_p[36]));
  LUT2 #(
    .INIT(4'h8)) 
    \central_pix_reg[4]_srl2_FIFO_READY_GEN_c_0_i_1__0 
       (.I0(\central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ),
        .I1(pixels[36]),
        .O(buf_p_0[36]));
  LUT2 #(
    .INIT(4'h8)) 
    \central_pix_reg[4]_srl2_FIFO_READY_GEN_c_0_i_1__1 
       (.I0(\central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ),
        .I1(\central_pix_reg[4]_FIFO_READY_GEN_c_1_0 ),
        .O(\pixels_w_reg[183] [4]));
  LUT2 #(
    .INIT(4'h8)) 
    \central_pix_reg[5]_srl2_FIFO_READY_GEN_c_0_i_1 
       (.I0(\central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ),
        .I1(\central_pix_reg[5]_FIFO_READY_GEN_c_1 ),
        .O(buf_p[37]));
  LUT2 #(
    .INIT(4'h8)) 
    \central_pix_reg[5]_srl2_FIFO_READY_GEN_c_0_i_1__0 
       (.I0(\central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ),
        .I1(pixels[37]),
        .O(buf_p_0[37]));
  LUT2 #(
    .INIT(4'h8)) 
    \central_pix_reg[5]_srl2_FIFO_READY_GEN_c_0_i_1__1 
       (.I0(\central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ),
        .I1(\central_pix_reg[5]_FIFO_READY_GEN_c_1_0 ),
        .O(\pixels_w_reg[183] [5]));
  LUT2 #(
    .INIT(4'h8)) 
    \central_pix_reg[6]_srl2_FIFO_READY_GEN_c_0_i_1 
       (.I0(\central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ),
        .I1(\central_pix_reg[6]_FIFO_READY_GEN_c_1 ),
        .O(buf_p[38]));
  LUT2 #(
    .INIT(4'h8)) 
    \central_pix_reg[6]_srl2_FIFO_READY_GEN_c_0_i_1__0 
       (.I0(\central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ),
        .I1(pixels[38]),
        .O(buf_p_0[38]));
  LUT2 #(
    .INIT(4'h8)) 
    \central_pix_reg[6]_srl2_FIFO_READY_GEN_c_0_i_1__1 
       (.I0(\central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ),
        .I1(\central_pix_reg[6]_FIFO_READY_GEN_c_1_0 ),
        .O(\pixels_w_reg[183] [6]));
  LUT2 #(
    .INIT(4'h8)) 
    \central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_1 
       (.I0(\central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ),
        .I1(\central_pix_reg[7]_FIFO_READY_GEN_c_1 ),
        .O(buf_p[39]));
  LUT2 #(
    .INIT(4'h8)) 
    \central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_1__0 
       (.I0(\central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ),
        .I1(pixels[39]),
        .O(buf_p_0[39]));
  LUT2 #(
    .INIT(4'h8)) 
    \central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_1__1 
       (.I0(\central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ),
        .I1(\central_pix_reg[7]_FIFO_READY_GEN_c_1_0 ),
        .O(\pixels_w_reg[183] [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFEFF)) 
    \central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2 
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(cmd_IBUF[0]),
        .I4(cmd_IBUF[1]),
        .I5(sel0[3]),
        .O(\central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[0]_i_1 
       (.I0(\pixels_out[7]_i_2__1_n_0 ),
        .I1(\pixels_out[7]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [0]),
        .I3(\pixels_out[0]_i_2_n_0 ),
        .O(buf_p[0]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[0]_i_1__0 
       (.I0(\pixels_out[7]_i_2__1_n_0 ),
        .I1(\pixels_out[7]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [8]),
        .I3(\pixels_out[0]_i_2__0_n_0 ),
        .O(buf_p_0[0]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[0]_i_1__1 
       (.I0(\pixels_out[7]_i_2__1_n_0 ),
        .I1(\pixels_out[7]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [16]),
        .I3(\pixels_out[0]_i_2__1_n_0 ),
        .O(buf_p_1[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[0]_i_2 
       (.I0(\pixels_out[7]_i_5_n_0 ),
        .I1(\pixels_out_reg[64]_0 ),
        .I2(\pixels_out[7]_i_6_n_0 ),
        .I3(\pixels_out_reg[64]_1 ),
        .I4(\pixels_out_reg[48]_0 ),
        .I5(\pixels_out[7]_i_7_n_0 ),
        .O(\pixels_out[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[0]_i_2__0 
       (.I0(\pixels_out[7]_i_5_n_0 ),
        .I1(pixels[0]),
        .I2(\pixels_out[7]_i_6_n_0 ),
        .I3(pixels[16]),
        .I4(pixels[48]),
        .I5(\pixels_out[7]_i_7_n_0 ),
        .O(\pixels_out[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[0]_i_2__1 
       (.I0(\pixels_out[7]_i_5_n_0 ),
        .I1(\pixels_out_reg[64]_2 ),
        .I2(\pixels_out[7]_i_6_n_0 ),
        .I3(\pixels_out_reg[64]_3 ),
        .I4(\pixels_out_reg[48]_1 ),
        .I5(\pixels_out[7]_i_7_n_0 ),
        .O(\pixels_out[0]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[10]_i_1 
       (.I0(\pixels_out[15]_i_2_n_0 ),
        .I1(\pixels_out[15]_i_3_n_0 ),
        .I2(\pixels_out_reg[58]_0 ),
        .I3(D[2]),
        .I4(\pixels_out[15]_i_4_n_0 ),
        .O(buf_p[10]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[10]_i_1__0 
       (.I0(\pixels_out[15]_i_2_n_0 ),
        .I1(\pixels_out[15]_i_3_n_0 ),
        .I2(pixels[10]),
        .I3(D[10]),
        .I4(\pixels_out[15]_i_4_n_0 ),
        .O(buf_p_0[10]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[10]_i_1__1 
       (.I0(\pixels_out[15]_i_2_n_0 ),
        .I1(\pixels_out[15]_i_3_n_0 ),
        .I2(\pixels_out_reg[58]_1 ),
        .I3(D[18]),
        .I4(\pixels_out[15]_i_4_n_0 ),
        .O(buf_p_1[10]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[11]_i_1 
       (.I0(\pixels_out[15]_i_2_n_0 ),
        .I1(\pixels_out[15]_i_3_n_0 ),
        .I2(\pixels_out_reg[59]_0 ),
        .I3(D[3]),
        .I4(\pixels_out[15]_i_4_n_0 ),
        .O(buf_p[11]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[11]_i_1__0 
       (.I0(\pixels_out[15]_i_2_n_0 ),
        .I1(\pixels_out[15]_i_3_n_0 ),
        .I2(pixels[11]),
        .I3(D[11]),
        .I4(\pixels_out[15]_i_4_n_0 ),
        .O(buf_p_0[11]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[11]_i_1__1 
       (.I0(\pixels_out[15]_i_2_n_0 ),
        .I1(\pixels_out[15]_i_3_n_0 ),
        .I2(\pixels_out_reg[59]_1 ),
        .I3(D[19]),
        .I4(\pixels_out[15]_i_4_n_0 ),
        .O(buf_p_1[11]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[12]_i_1 
       (.I0(\pixels_out[15]_i_2_n_0 ),
        .I1(\pixels_out[15]_i_3_n_0 ),
        .I2(\pixels_out_reg[60]_0 ),
        .I3(D[4]),
        .I4(\pixels_out[15]_i_4_n_0 ),
        .O(buf_p[12]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[12]_i_1__0 
       (.I0(\pixels_out[15]_i_2_n_0 ),
        .I1(\pixels_out[15]_i_3_n_0 ),
        .I2(pixels[12]),
        .I3(D[12]),
        .I4(\pixels_out[15]_i_4_n_0 ),
        .O(buf_p_0[12]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[12]_i_1__1 
       (.I0(\pixels_out[15]_i_2_n_0 ),
        .I1(\pixels_out[15]_i_3_n_0 ),
        .I2(\pixels_out_reg[60]_1 ),
        .I3(D[20]),
        .I4(\pixels_out[15]_i_4_n_0 ),
        .O(buf_p_1[12]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[13]_i_1 
       (.I0(\pixels_out[15]_i_2_n_0 ),
        .I1(\pixels_out[15]_i_3_n_0 ),
        .I2(\pixels_out_reg[61]_0 ),
        .I3(D[5]),
        .I4(\pixels_out[15]_i_4_n_0 ),
        .O(buf_p[13]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[13]_i_1__0 
       (.I0(\pixels_out[15]_i_2_n_0 ),
        .I1(\pixels_out[15]_i_3_n_0 ),
        .I2(pixels[13]),
        .I3(D[13]),
        .I4(\pixels_out[15]_i_4_n_0 ),
        .O(buf_p_0[13]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[13]_i_1__1 
       (.I0(\pixels_out[15]_i_2_n_0 ),
        .I1(\pixels_out[15]_i_3_n_0 ),
        .I2(\pixels_out_reg[61]_1 ),
        .I3(D[21]),
        .I4(\pixels_out[15]_i_4_n_0 ),
        .O(buf_p_1[13]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[14]_i_1 
       (.I0(\pixels_out[15]_i_2_n_0 ),
        .I1(\pixels_out[15]_i_3_n_0 ),
        .I2(\pixels_out_reg[62]_0 ),
        .I3(D[6]),
        .I4(\pixels_out[15]_i_4_n_0 ),
        .O(buf_p[14]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[14]_i_1__0 
       (.I0(\pixels_out[15]_i_2_n_0 ),
        .I1(\pixels_out[15]_i_3_n_0 ),
        .I2(pixels[14]),
        .I3(D[14]),
        .I4(\pixels_out[15]_i_4_n_0 ),
        .O(buf_p_0[14]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[14]_i_1__1 
       (.I0(\pixels_out[15]_i_2_n_0 ),
        .I1(\pixels_out[15]_i_3_n_0 ),
        .I2(\pixels_out_reg[62]_1 ),
        .I3(D[22]),
        .I4(\pixels_out[15]_i_4_n_0 ),
        .O(buf_p_1[14]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[15]_i_1 
       (.I0(\pixels_out[15]_i_2_n_0 ),
        .I1(\pixels_out[15]_i_3_n_0 ),
        .I2(\pixels_out_reg[63]_0 ),
        .I3(D[7]),
        .I4(\pixels_out[15]_i_4_n_0 ),
        .O(buf_p[15]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[15]_i_1__0 
       (.I0(\pixels_out[15]_i_2_n_0 ),
        .I1(\pixels_out[15]_i_3_n_0 ),
        .I2(pixels[15]),
        .I3(D[15]),
        .I4(\pixels_out[15]_i_4_n_0 ),
        .O(buf_p_0[15]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[15]_i_1__1 
       (.I0(\pixels_out[15]_i_2_n_0 ),
        .I1(\pixels_out[15]_i_3_n_0 ),
        .I2(\pixels_out_reg[63]_1 ),
        .I3(D[23]),
        .I4(\pixels_out[15]_i_4_n_0 ),
        .O(buf_p_1[15]));
  LUT6 #(
    .INIT(64'h0000000000003200)) 
    \pixels_out[15]_i_2 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(cmd_IBUF[1]),
        .I4(sel0[3]),
        .I5(cmd_IBUF[0]),
        .O(\pixels_out[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF11FFF1FFDD11D1)) 
    \pixels_out[15]_i_3 
       (.I0(cmd_IBUF[0]),
        .I1(cmd_IBUF[1]),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .I5(sel0[2]),
        .O(\pixels_out[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h540400AC540054A8)) 
    \pixels_out[15]_i_4 
       (.I0(sel0[3]),
        .I1(cmd_IBUF[0]),
        .I2(cmd_IBUF[1]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .I5(sel0[0]),
        .O(\pixels_out[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[16]_i_1 
       (.I0(\pixels_out[23]_i_2__1_n_0 ),
        .I1(\pixels_out[23]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [0]),
        .I3(\pixels_out[16]_i_2_n_0 ),
        .O(buf_p[16]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[16]_i_1__0 
       (.I0(\pixels_out[23]_i_2__1_n_0 ),
        .I1(\pixels_out[23]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [8]),
        .I3(\pixels_out[16]_i_2__0_n_0 ),
        .O(buf_p_0[16]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[16]_i_1__1 
       (.I0(\pixels_out[23]_i_2__1_n_0 ),
        .I1(\pixels_out[23]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [16]),
        .I3(\pixels_out[16]_i_2__1_n_0 ),
        .O(buf_p_1[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[16]_i_2 
       (.I0(\pixels_out[23]_i_5_n_0 ),
        .I1(\pixels_out_reg[64]_1 ),
        .I2(\pixels_out[23]_i_6_n_0 ),
        .I3(\pixels_out_reg[64]_0 ),
        .I4(\pixels_out_reg[48]_0 ),
        .I5(\pixels_out[23]_i_7_n_0 ),
        .O(\pixels_out[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[16]_i_2__0 
       (.I0(\pixels_out[23]_i_5_n_0 ),
        .I1(pixels[16]),
        .I2(\pixels_out[23]_i_6_n_0 ),
        .I3(pixels[0]),
        .I4(pixels[48]),
        .I5(\pixels_out[23]_i_7_n_0 ),
        .O(\pixels_out[16]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[16]_i_2__1 
       (.I0(\pixels_out[23]_i_5_n_0 ),
        .I1(\pixels_out_reg[64]_3 ),
        .I2(\pixels_out[23]_i_6_n_0 ),
        .I3(\pixels_out_reg[64]_2 ),
        .I4(\pixels_out_reg[48]_1 ),
        .I5(\pixels_out[23]_i_7_n_0 ),
        .O(\pixels_out[16]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[17]_i_1 
       (.I0(\pixels_out[23]_i_2__1_n_0 ),
        .I1(\pixels_out[23]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [1]),
        .I3(\pixels_out[17]_i_2_n_0 ),
        .O(buf_p[17]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[17]_i_1__0 
       (.I0(\pixels_out[23]_i_2__1_n_0 ),
        .I1(\pixels_out[23]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [9]),
        .I3(\pixels_out[17]_i_2__0_n_0 ),
        .O(buf_p_0[17]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[17]_i_1__1 
       (.I0(\pixels_out[23]_i_2__1_n_0 ),
        .I1(\pixels_out[23]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [17]),
        .I3(\pixels_out[17]_i_2__1_n_0 ),
        .O(buf_p_1[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[17]_i_2 
       (.I0(\pixels_out[23]_i_5_n_0 ),
        .I1(\pixels_out_reg[65]_1 ),
        .I2(\pixels_out[23]_i_6_n_0 ),
        .I3(\pixels_out_reg[65]_0 ),
        .I4(\pixels_out_reg[49]_0 ),
        .I5(\pixels_out[23]_i_7_n_0 ),
        .O(\pixels_out[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[17]_i_2__0 
       (.I0(\pixels_out[23]_i_5_n_0 ),
        .I1(pixels[17]),
        .I2(\pixels_out[23]_i_6_n_0 ),
        .I3(pixels[1]),
        .I4(pixels[49]),
        .I5(\pixels_out[23]_i_7_n_0 ),
        .O(\pixels_out[17]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[17]_i_2__1 
       (.I0(\pixels_out[23]_i_5_n_0 ),
        .I1(\pixels_out_reg[65]_3 ),
        .I2(\pixels_out[23]_i_6_n_0 ),
        .I3(\pixels_out_reg[65]_2 ),
        .I4(\pixels_out_reg[49]_1 ),
        .I5(\pixels_out[23]_i_7_n_0 ),
        .O(\pixels_out[17]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[18]_i_1 
       (.I0(\pixels_out[23]_i_2__1_n_0 ),
        .I1(\pixels_out[23]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [2]),
        .I3(\pixels_out[18]_i_2_n_0 ),
        .O(buf_p[18]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[18]_i_1__0 
       (.I0(\pixels_out[23]_i_2__1_n_0 ),
        .I1(\pixels_out[23]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [10]),
        .I3(\pixels_out[18]_i_2__0_n_0 ),
        .O(buf_p_0[18]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[18]_i_1__1 
       (.I0(\pixels_out[23]_i_2__1_n_0 ),
        .I1(\pixels_out[23]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [18]),
        .I3(\pixels_out[18]_i_2__1_n_0 ),
        .O(buf_p_1[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[18]_i_2 
       (.I0(\pixels_out[23]_i_5_n_0 ),
        .I1(\pixels_out_reg[66]_1 ),
        .I2(\pixels_out[23]_i_6_n_0 ),
        .I3(\pixels_out_reg[66]_0 ),
        .I4(\pixels_out_reg[50]_0 ),
        .I5(\pixels_out[23]_i_7_n_0 ),
        .O(\pixels_out[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[18]_i_2__0 
       (.I0(\pixels_out[23]_i_5_n_0 ),
        .I1(pixels[18]),
        .I2(\pixels_out[23]_i_6_n_0 ),
        .I3(pixels[2]),
        .I4(pixels[50]),
        .I5(\pixels_out[23]_i_7_n_0 ),
        .O(\pixels_out[18]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[18]_i_2__1 
       (.I0(\pixels_out[23]_i_5_n_0 ),
        .I1(\pixels_out_reg[66]_3 ),
        .I2(\pixels_out[23]_i_6_n_0 ),
        .I3(\pixels_out_reg[66]_2 ),
        .I4(\pixels_out_reg[50]_1 ),
        .I5(\pixels_out[23]_i_7_n_0 ),
        .O(\pixels_out[18]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[19]_i_1 
       (.I0(\pixels_out[23]_i_2__1_n_0 ),
        .I1(\pixels_out[23]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [3]),
        .I3(\pixels_out[19]_i_2_n_0 ),
        .O(buf_p[19]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[19]_i_1__0 
       (.I0(\pixels_out[23]_i_2__1_n_0 ),
        .I1(\pixels_out[23]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [11]),
        .I3(\pixels_out[19]_i_2__0_n_0 ),
        .O(buf_p_0[19]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[19]_i_1__1 
       (.I0(\pixels_out[23]_i_2__1_n_0 ),
        .I1(\pixels_out[23]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [19]),
        .I3(\pixels_out[19]_i_2__1_n_0 ),
        .O(buf_p_1[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[19]_i_2 
       (.I0(\pixels_out[23]_i_5_n_0 ),
        .I1(\pixels_out_reg[67]_1 ),
        .I2(\pixels_out[23]_i_6_n_0 ),
        .I3(\pixels_out_reg[67]_0 ),
        .I4(\pixels_out_reg[51]_0 ),
        .I5(\pixels_out[23]_i_7_n_0 ),
        .O(\pixels_out[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[19]_i_2__0 
       (.I0(\pixels_out[23]_i_5_n_0 ),
        .I1(pixels[19]),
        .I2(\pixels_out[23]_i_6_n_0 ),
        .I3(pixels[3]),
        .I4(pixels[51]),
        .I5(\pixels_out[23]_i_7_n_0 ),
        .O(\pixels_out[19]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[19]_i_2__1 
       (.I0(\pixels_out[23]_i_5_n_0 ),
        .I1(\pixels_out_reg[67]_3 ),
        .I2(\pixels_out[23]_i_6_n_0 ),
        .I3(\pixels_out_reg[67]_2 ),
        .I4(\pixels_out_reg[51]_1 ),
        .I5(\pixels_out[23]_i_7_n_0 ),
        .O(\pixels_out[19]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[1]_i_1 
       (.I0(\pixels_out[7]_i_2__1_n_0 ),
        .I1(\pixels_out[7]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [1]),
        .I3(\pixels_out[1]_i_2_n_0 ),
        .O(buf_p[1]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[1]_i_1__0 
       (.I0(\pixels_out[7]_i_2__1_n_0 ),
        .I1(\pixels_out[7]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [9]),
        .I3(\pixels_out[1]_i_2__0_n_0 ),
        .O(buf_p_0[1]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[1]_i_1__1 
       (.I0(\pixels_out[7]_i_2__1_n_0 ),
        .I1(\pixels_out[7]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [17]),
        .I3(\pixels_out[1]_i_2__1_n_0 ),
        .O(buf_p_1[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[1]_i_2 
       (.I0(\pixels_out[7]_i_5_n_0 ),
        .I1(\pixels_out_reg[65]_0 ),
        .I2(\pixels_out[7]_i_6_n_0 ),
        .I3(\pixels_out_reg[65]_1 ),
        .I4(\pixels_out_reg[49]_0 ),
        .I5(\pixels_out[7]_i_7_n_0 ),
        .O(\pixels_out[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[1]_i_2__0 
       (.I0(\pixels_out[7]_i_5_n_0 ),
        .I1(pixels[1]),
        .I2(\pixels_out[7]_i_6_n_0 ),
        .I3(pixels[17]),
        .I4(pixels[49]),
        .I5(\pixels_out[7]_i_7_n_0 ),
        .O(\pixels_out[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[1]_i_2__1 
       (.I0(\pixels_out[7]_i_5_n_0 ),
        .I1(\pixels_out_reg[65]_2 ),
        .I2(\pixels_out[7]_i_6_n_0 ),
        .I3(\pixels_out_reg[65]_3 ),
        .I4(\pixels_out_reg[49]_1 ),
        .I5(\pixels_out[7]_i_7_n_0 ),
        .O(\pixels_out[1]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[20]_i_1 
       (.I0(\pixels_out[23]_i_2__1_n_0 ),
        .I1(\pixels_out[23]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [4]),
        .I3(\pixels_out[20]_i_2_n_0 ),
        .O(buf_p[20]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[20]_i_1__0 
       (.I0(\pixels_out[23]_i_2__1_n_0 ),
        .I1(\pixels_out[23]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [12]),
        .I3(\pixels_out[20]_i_2__0_n_0 ),
        .O(buf_p_0[20]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[20]_i_1__1 
       (.I0(\pixels_out[23]_i_2__1_n_0 ),
        .I1(\pixels_out[23]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [20]),
        .I3(\pixels_out[20]_i_2__1_n_0 ),
        .O(buf_p_1[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[20]_i_2 
       (.I0(\pixels_out[23]_i_5_n_0 ),
        .I1(\pixels_out_reg[68]_1 ),
        .I2(\pixels_out[23]_i_6_n_0 ),
        .I3(\pixels_out_reg[68]_0 ),
        .I4(\pixels_out_reg[52]_0 ),
        .I5(\pixels_out[23]_i_7_n_0 ),
        .O(\pixels_out[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[20]_i_2__0 
       (.I0(\pixels_out[23]_i_5_n_0 ),
        .I1(pixels[20]),
        .I2(\pixels_out[23]_i_6_n_0 ),
        .I3(pixels[4]),
        .I4(pixels[52]),
        .I5(\pixels_out[23]_i_7_n_0 ),
        .O(\pixels_out[20]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[20]_i_2__1 
       (.I0(\pixels_out[23]_i_5_n_0 ),
        .I1(\pixels_out_reg[68]_3 ),
        .I2(\pixels_out[23]_i_6_n_0 ),
        .I3(\pixels_out_reg[68]_2 ),
        .I4(\pixels_out_reg[52]_1 ),
        .I5(\pixels_out[23]_i_7_n_0 ),
        .O(\pixels_out[20]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[21]_i_1 
       (.I0(\pixels_out[23]_i_2__1_n_0 ),
        .I1(\pixels_out[23]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [5]),
        .I3(\pixels_out[21]_i_2_n_0 ),
        .O(buf_p[21]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[21]_i_1__0 
       (.I0(\pixels_out[23]_i_2__1_n_0 ),
        .I1(\pixels_out[23]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [13]),
        .I3(\pixels_out[21]_i_2__0_n_0 ),
        .O(buf_p_0[21]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[21]_i_1__1 
       (.I0(\pixels_out[23]_i_2__1_n_0 ),
        .I1(\pixels_out[23]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [21]),
        .I3(\pixels_out[21]_i_2__1_n_0 ),
        .O(buf_p_1[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[21]_i_2 
       (.I0(\pixels_out[23]_i_5_n_0 ),
        .I1(\pixels_out_reg[69]_1 ),
        .I2(\pixels_out[23]_i_6_n_0 ),
        .I3(\pixels_out_reg[69]_0 ),
        .I4(\pixels_out_reg[53]_0 ),
        .I5(\pixels_out[23]_i_7_n_0 ),
        .O(\pixels_out[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[21]_i_2__0 
       (.I0(\pixels_out[23]_i_5_n_0 ),
        .I1(pixels[21]),
        .I2(\pixels_out[23]_i_6_n_0 ),
        .I3(pixels[5]),
        .I4(pixels[53]),
        .I5(\pixels_out[23]_i_7_n_0 ),
        .O(\pixels_out[21]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[21]_i_2__1 
       (.I0(\pixels_out[23]_i_5_n_0 ),
        .I1(\pixels_out_reg[69]_3 ),
        .I2(\pixels_out[23]_i_6_n_0 ),
        .I3(\pixels_out_reg[69]_2 ),
        .I4(\pixels_out_reg[53]_1 ),
        .I5(\pixels_out[23]_i_7_n_0 ),
        .O(\pixels_out[21]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[22]_i_1 
       (.I0(\pixels_out[23]_i_2__1_n_0 ),
        .I1(\pixels_out[23]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [6]),
        .I3(\pixels_out[22]_i_2_n_0 ),
        .O(buf_p[22]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[22]_i_1__0 
       (.I0(\pixels_out[23]_i_2__1_n_0 ),
        .I1(\pixels_out[23]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [14]),
        .I3(\pixels_out[22]_i_2__0_n_0 ),
        .O(buf_p_0[22]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[22]_i_1__1 
       (.I0(\pixels_out[23]_i_2__1_n_0 ),
        .I1(\pixels_out[23]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [22]),
        .I3(\pixels_out[22]_i_2__1_n_0 ),
        .O(buf_p_1[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[22]_i_2 
       (.I0(\pixels_out[23]_i_5_n_0 ),
        .I1(\pixels_out_reg[70]_1 ),
        .I2(\pixels_out[23]_i_6_n_0 ),
        .I3(\pixels_out_reg[70]_0 ),
        .I4(\pixels_out_reg[54]_0 ),
        .I5(\pixels_out[23]_i_7_n_0 ),
        .O(\pixels_out[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[22]_i_2__0 
       (.I0(\pixels_out[23]_i_5_n_0 ),
        .I1(pixels[22]),
        .I2(\pixels_out[23]_i_6_n_0 ),
        .I3(pixels[6]),
        .I4(pixels[54]),
        .I5(\pixels_out[23]_i_7_n_0 ),
        .O(\pixels_out[22]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[22]_i_2__1 
       (.I0(\pixels_out[23]_i_5_n_0 ),
        .I1(\pixels_out_reg[70]_3 ),
        .I2(\pixels_out[23]_i_6_n_0 ),
        .I3(\pixels_out_reg[70]_2 ),
        .I4(\pixels_out_reg[54]_1 ),
        .I5(\pixels_out[23]_i_7_n_0 ),
        .O(\pixels_out[22]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[23]_i_1 
       (.I0(\pixels_out[23]_i_2__1_n_0 ),
        .I1(\pixels_out[23]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [7]),
        .I3(\pixels_out[23]_i_4_n_0 ),
        .O(buf_p[23]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[23]_i_1__0 
       (.I0(\pixels_out[23]_i_2__1_n_0 ),
        .I1(\pixels_out[23]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [15]),
        .I3(\pixels_out[23]_i_2_n_0 ),
        .O(buf_p_0[23]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[23]_i_1__1 
       (.I0(\pixels_out[23]_i_2__1_n_0 ),
        .I1(\pixels_out[23]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [23]),
        .I3(\pixels_out[23]_i_2__0_n_0 ),
        .O(buf_p_1[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[23]_i_2 
       (.I0(\pixels_out[23]_i_5_n_0 ),
        .I1(pixels[23]),
        .I2(\pixels_out[23]_i_6_n_0 ),
        .I3(pixels[7]),
        .I4(pixels[55]),
        .I5(\pixels_out[23]_i_7_n_0 ),
        .O(\pixels_out[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[23]_i_2__0 
       (.I0(\pixels_out[23]_i_5_n_0 ),
        .I1(\pixels_out_reg[71]_5 ),
        .I2(\pixels_out[23]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_4 ),
        .I4(\pixels_out_reg[55]_3 ),
        .I5(\pixels_out[23]_i_7_n_0 ),
        .O(\pixels_out[23]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000004010500040)) 
    \pixels_out[23]_i_2__1 
       (.I0(cmd_IBUF[0]),
        .I1(sel0[1]),
        .I2(cmd_IBUF[1]),
        .I3(sel0[3]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\pixels_out[23]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h04002000)) 
    \pixels_out[23]_i_3 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(cmd_IBUF[1]),
        .I4(sel0[1]),
        .O(\pixels_out[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[23]_i_4 
       (.I0(\pixels_out[23]_i_5_n_0 ),
        .I1(\pixels_out_reg[71]_3 ),
        .I2(\pixels_out[23]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_2 ),
        .I4(\pixels_out_reg[55]_2 ),
        .I5(\pixels_out[23]_i_7_n_0 ),
        .O(\pixels_out[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF11FFF1FFD11111)) 
    \pixels_out[23]_i_5 
       (.I0(cmd_IBUF[0]),
        .I1(cmd_IBUF[1]),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .I5(sel0[2]),
        .O(\pixels_out[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000440)) 
    \pixels_out[23]_i_6 
       (.I0(sel0[3]),
        .I1(cmd_IBUF[1]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .O(\pixels_out[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0101010090909C00)) 
    \pixels_out[23]_i_7 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(cmd_IBUF[0]),
        .I4(cmd_IBUF[1]),
        .I5(sel0[3]),
        .O(\pixels_out[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[24]_i_1 
       (.I0(\pixels_out[31]_i_2_n_0 ),
        .I1(\pixels_out[31]_i_3_n_0 ),
        .I2(\pixels_out_reg[40]_0 ),
        .I3(\pixels_out_reg[40]_1 ),
        .I4(\pixels_out[31]_i_4_n_0 ),
        .O(buf_p[24]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[24]_i_1__0 
       (.I0(\pixels_out[31]_i_2_n_0 ),
        .I1(\pixels_out[31]_i_3_n_0 ),
        .I2(pixels[40]),
        .I3(pixels[24]),
        .I4(\pixels_out[31]_i_4_n_0 ),
        .O(buf_p_0[24]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[24]_i_1__1 
       (.I0(\pixels_out[31]_i_2_n_0 ),
        .I1(\pixels_out[31]_i_3_n_0 ),
        .I2(\pixels_out_reg[40]_2 ),
        .I3(\pixels_out_reg[40]_3 ),
        .I4(\pixels_out[31]_i_4_n_0 ),
        .O(buf_p_1[24]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[25]_i_1 
       (.I0(\pixels_out[31]_i_2_n_0 ),
        .I1(\pixels_out[31]_i_3_n_0 ),
        .I2(\pixels_out_reg[41]_0 ),
        .I3(\pixels_out_reg[41]_1 ),
        .I4(\pixels_out[31]_i_4_n_0 ),
        .O(buf_p[25]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[25]_i_1__0 
       (.I0(\pixels_out[31]_i_2_n_0 ),
        .I1(\pixels_out[31]_i_3_n_0 ),
        .I2(pixels[41]),
        .I3(pixels[25]),
        .I4(\pixels_out[31]_i_4_n_0 ),
        .O(buf_p_0[25]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[25]_i_1__1 
       (.I0(\pixels_out[31]_i_2_n_0 ),
        .I1(\pixels_out[31]_i_3_n_0 ),
        .I2(\pixels_out_reg[41]_2 ),
        .I3(\pixels_out_reg[41]_3 ),
        .I4(\pixels_out[31]_i_4_n_0 ),
        .O(buf_p_1[25]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[26]_i_1 
       (.I0(\pixels_out[31]_i_2_n_0 ),
        .I1(\pixels_out[31]_i_3_n_0 ),
        .I2(\pixels_out_reg[42]_0 ),
        .I3(\pixels_out_reg[42]_1 ),
        .I4(\pixels_out[31]_i_4_n_0 ),
        .O(buf_p[26]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[26]_i_1__0 
       (.I0(\pixels_out[31]_i_2_n_0 ),
        .I1(\pixels_out[31]_i_3_n_0 ),
        .I2(pixels[42]),
        .I3(pixels[26]),
        .I4(\pixels_out[31]_i_4_n_0 ),
        .O(buf_p_0[26]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[26]_i_1__1 
       (.I0(\pixels_out[31]_i_2_n_0 ),
        .I1(\pixels_out[31]_i_3_n_0 ),
        .I2(\pixels_out_reg[42]_2 ),
        .I3(\pixels_out_reg[42]_3 ),
        .I4(\pixels_out[31]_i_4_n_0 ),
        .O(buf_p_1[26]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[27]_i_1 
       (.I0(\pixels_out[31]_i_2_n_0 ),
        .I1(\pixels_out[31]_i_3_n_0 ),
        .I2(\pixels_out_reg[43]_0 ),
        .I3(\pixels_out_reg[43]_1 ),
        .I4(\pixels_out[31]_i_4_n_0 ),
        .O(buf_p[27]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[27]_i_1__0 
       (.I0(\pixels_out[31]_i_2_n_0 ),
        .I1(\pixels_out[31]_i_3_n_0 ),
        .I2(pixels[43]),
        .I3(pixels[27]),
        .I4(\pixels_out[31]_i_4_n_0 ),
        .O(buf_p_0[27]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[27]_i_1__1 
       (.I0(\pixels_out[31]_i_2_n_0 ),
        .I1(\pixels_out[31]_i_3_n_0 ),
        .I2(\pixels_out_reg[43]_2 ),
        .I3(\pixels_out_reg[43]_3 ),
        .I4(\pixels_out[31]_i_4_n_0 ),
        .O(buf_p_1[27]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[28]_i_1 
       (.I0(\pixels_out[31]_i_2_n_0 ),
        .I1(\pixels_out[31]_i_3_n_0 ),
        .I2(\pixels_out_reg[44]_0 ),
        .I3(\pixels_out_reg[44]_1 ),
        .I4(\pixels_out[31]_i_4_n_0 ),
        .O(buf_p[28]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[28]_i_1__0 
       (.I0(\pixels_out[31]_i_2_n_0 ),
        .I1(\pixels_out[31]_i_3_n_0 ),
        .I2(pixels[44]),
        .I3(pixels[28]),
        .I4(\pixels_out[31]_i_4_n_0 ),
        .O(buf_p_0[28]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[28]_i_1__1 
       (.I0(\pixels_out[31]_i_2_n_0 ),
        .I1(\pixels_out[31]_i_3_n_0 ),
        .I2(\pixels_out_reg[44]_2 ),
        .I3(\pixels_out_reg[44]_3 ),
        .I4(\pixels_out[31]_i_4_n_0 ),
        .O(buf_p_1[28]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[29]_i_1 
       (.I0(\pixels_out[31]_i_2_n_0 ),
        .I1(\pixels_out[31]_i_3_n_0 ),
        .I2(\pixels_out_reg[45]_0 ),
        .I3(\pixels_out_reg[45]_1 ),
        .I4(\pixels_out[31]_i_4_n_0 ),
        .O(buf_p[29]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[29]_i_1__0 
       (.I0(\pixels_out[31]_i_2_n_0 ),
        .I1(\pixels_out[31]_i_3_n_0 ),
        .I2(pixels[45]),
        .I3(pixels[29]),
        .I4(\pixels_out[31]_i_4_n_0 ),
        .O(buf_p_0[29]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[29]_i_1__1 
       (.I0(\pixels_out[31]_i_2_n_0 ),
        .I1(\pixels_out[31]_i_3_n_0 ),
        .I2(\pixels_out_reg[45]_2 ),
        .I3(\pixels_out_reg[45]_3 ),
        .I4(\pixels_out[31]_i_4_n_0 ),
        .O(buf_p_1[29]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[2]_i_1 
       (.I0(\pixels_out[7]_i_2__1_n_0 ),
        .I1(\pixels_out[7]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [2]),
        .I3(\pixels_out[2]_i_2_n_0 ),
        .O(buf_p[2]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[2]_i_1__0 
       (.I0(\pixels_out[7]_i_2__1_n_0 ),
        .I1(\pixels_out[7]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [10]),
        .I3(\pixels_out[2]_i_2__0_n_0 ),
        .O(buf_p_0[2]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[2]_i_1__1 
       (.I0(\pixels_out[7]_i_2__1_n_0 ),
        .I1(\pixels_out[7]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [18]),
        .I3(\pixels_out[2]_i_2__1_n_0 ),
        .O(buf_p_1[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[2]_i_2 
       (.I0(\pixels_out[7]_i_5_n_0 ),
        .I1(\pixels_out_reg[66]_0 ),
        .I2(\pixels_out[7]_i_6_n_0 ),
        .I3(\pixels_out_reg[66]_1 ),
        .I4(\pixels_out_reg[50]_0 ),
        .I5(\pixels_out[7]_i_7_n_0 ),
        .O(\pixels_out[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[2]_i_2__0 
       (.I0(\pixels_out[7]_i_5_n_0 ),
        .I1(pixels[2]),
        .I2(\pixels_out[7]_i_6_n_0 ),
        .I3(pixels[18]),
        .I4(pixels[50]),
        .I5(\pixels_out[7]_i_7_n_0 ),
        .O(\pixels_out[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[2]_i_2__1 
       (.I0(\pixels_out[7]_i_5_n_0 ),
        .I1(\pixels_out_reg[66]_2 ),
        .I2(\pixels_out[7]_i_6_n_0 ),
        .I3(\pixels_out_reg[66]_3 ),
        .I4(\pixels_out_reg[50]_1 ),
        .I5(\pixels_out[7]_i_7_n_0 ),
        .O(\pixels_out[2]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[30]_i_1 
       (.I0(\pixels_out[31]_i_2_n_0 ),
        .I1(\pixels_out[31]_i_3_n_0 ),
        .I2(\pixels_out_reg[46]_0 ),
        .I3(\pixels_out_reg[46]_1 ),
        .I4(\pixels_out[31]_i_4_n_0 ),
        .O(buf_p[30]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[30]_i_1__0 
       (.I0(\pixels_out[31]_i_2_n_0 ),
        .I1(\pixels_out[31]_i_3_n_0 ),
        .I2(pixels[46]),
        .I3(pixels[30]),
        .I4(\pixels_out[31]_i_4_n_0 ),
        .O(buf_p_0[30]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[30]_i_1__1 
       (.I0(\pixels_out[31]_i_2_n_0 ),
        .I1(\pixels_out[31]_i_3_n_0 ),
        .I2(\pixels_out_reg[46]_2 ),
        .I3(\pixels_out_reg[46]_3 ),
        .I4(\pixels_out[31]_i_4_n_0 ),
        .O(buf_p_1[30]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[31]_i_1 
       (.I0(\pixels_out[31]_i_2_n_0 ),
        .I1(\pixels_out[31]_i_3_n_0 ),
        .I2(\pixels_out_reg[47]_2 ),
        .I3(\pixels_out_reg[47]_3 ),
        .I4(\pixels_out[31]_i_4_n_0 ),
        .O(buf_p[31]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[31]_i_1__0 
       (.I0(\pixels_out[31]_i_2_n_0 ),
        .I1(\pixels_out[31]_i_3_n_0 ),
        .I2(pixels[47]),
        .I3(pixels[31]),
        .I4(\pixels_out[31]_i_4_n_0 ),
        .O(buf_p_0[31]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[31]_i_1__1 
       (.I0(\pixels_out[31]_i_2_n_0 ),
        .I1(\pixels_out[31]_i_3_n_0 ),
        .I2(\pixels_out_reg[47]_4 ),
        .I3(\pixels_out_reg[47]_5 ),
        .I4(\pixels_out[31]_i_4_n_0 ),
        .O(buf_p_1[31]));
  LUT6 #(
    .INIT(64'h0040001000100000)) 
    \pixels_out[31]_i_2 
       (.I0(cmd_IBUF[0]),
        .I1(sel0[1]),
        .I2(cmd_IBUF[1]),
        .I3(sel0[3]),
        .I4(sel0[2]),
        .I5(sel0[0]),
        .O(\pixels_out[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h112A112A113A0000)) 
    \pixels_out[31]_i_3 
       (.I0(sel0[1]),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(cmd_IBUF[0]),
        .I5(cmd_IBUF[1]),
        .O(\pixels_out[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEBE2E2E0EBE2FFFF)) 
    \pixels_out[31]_i_4 
       (.I0(sel0[2]),
        .I1(sel0[1]),
        .I2(sel0[3]),
        .I3(sel0[0]),
        .I4(cmd_IBUF[1]),
        .I5(cmd_IBUF[0]),
        .O(\pixels_out[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[3]_i_1 
       (.I0(\pixels_out[7]_i_2__1_n_0 ),
        .I1(\pixels_out[7]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [3]),
        .I3(\pixels_out[3]_i_2_n_0 ),
        .O(buf_p[3]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[3]_i_1__0 
       (.I0(\pixels_out[7]_i_2__1_n_0 ),
        .I1(\pixels_out[7]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [11]),
        .I3(\pixels_out[3]_i_2__0_n_0 ),
        .O(buf_p_0[3]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[3]_i_1__1 
       (.I0(\pixels_out[7]_i_2__1_n_0 ),
        .I1(\pixels_out[7]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [19]),
        .I3(\pixels_out[3]_i_2__1_n_0 ),
        .O(buf_p_1[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[3]_i_2 
       (.I0(\pixels_out[7]_i_5_n_0 ),
        .I1(\pixels_out_reg[67]_0 ),
        .I2(\pixels_out[7]_i_6_n_0 ),
        .I3(\pixels_out_reg[67]_1 ),
        .I4(\pixels_out_reg[51]_0 ),
        .I5(\pixels_out[7]_i_7_n_0 ),
        .O(\pixels_out[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[3]_i_2__0 
       (.I0(\pixels_out[7]_i_5_n_0 ),
        .I1(pixels[3]),
        .I2(\pixels_out[7]_i_6_n_0 ),
        .I3(pixels[19]),
        .I4(pixels[51]),
        .I5(\pixels_out[7]_i_7_n_0 ),
        .O(\pixels_out[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[3]_i_2__1 
       (.I0(\pixels_out[7]_i_5_n_0 ),
        .I1(\pixels_out_reg[67]_2 ),
        .I2(\pixels_out[7]_i_6_n_0 ),
        .I3(\pixels_out_reg[67]_3 ),
        .I4(\pixels_out_reg[51]_1 ),
        .I5(\pixels_out[7]_i_7_n_0 ),
        .O(\pixels_out[3]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[40]_i_1 
       (.I0(\pixels_out[47]_i_2_n_0 ),
        .I1(\pixels_out[47]_i_3_n_0 ),
        .I2(\pixels_out_reg[40]_0 ),
        .I3(\pixels_out_reg[40]_1 ),
        .I4(\pixels_out[47]_i_4_n_0 ),
        .O(buf_p[40]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[40]_i_1__0 
       (.I0(\pixels_out[47]_i_2_n_0 ),
        .I1(\pixels_out[47]_i_3_n_0 ),
        .I2(pixels[40]),
        .I3(pixels[24]),
        .I4(\pixels_out[47]_i_4_n_0 ),
        .O(buf_p_0[40]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[40]_i_1__1 
       (.I0(\pixels_out[47]_i_2_n_0 ),
        .I1(\pixels_out[47]_i_3_n_0 ),
        .I2(\pixels_out_reg[40]_2 ),
        .I3(\pixels_out_reg[40]_3 ),
        .I4(\pixels_out[47]_i_4_n_0 ),
        .O(buf_p_1[40]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[41]_i_1 
       (.I0(\pixels_out[47]_i_2_n_0 ),
        .I1(\pixels_out[47]_i_3_n_0 ),
        .I2(\pixels_out_reg[41]_0 ),
        .I3(\pixels_out_reg[41]_1 ),
        .I4(\pixels_out[47]_i_4_n_0 ),
        .O(buf_p[41]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[41]_i_1__0 
       (.I0(\pixels_out[47]_i_2_n_0 ),
        .I1(\pixels_out[47]_i_3_n_0 ),
        .I2(pixels[41]),
        .I3(pixels[25]),
        .I4(\pixels_out[47]_i_4_n_0 ),
        .O(buf_p_0[41]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[41]_i_1__1 
       (.I0(\pixels_out[47]_i_2_n_0 ),
        .I1(\pixels_out[47]_i_3_n_0 ),
        .I2(\pixels_out_reg[41]_2 ),
        .I3(\pixels_out_reg[41]_3 ),
        .I4(\pixels_out[47]_i_4_n_0 ),
        .O(buf_p_1[41]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[42]_i_1 
       (.I0(\pixels_out[47]_i_2_n_0 ),
        .I1(\pixels_out[47]_i_3_n_0 ),
        .I2(\pixels_out_reg[42]_0 ),
        .I3(\pixels_out_reg[42]_1 ),
        .I4(\pixels_out[47]_i_4_n_0 ),
        .O(buf_p[42]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[42]_i_1__0 
       (.I0(\pixels_out[47]_i_2_n_0 ),
        .I1(\pixels_out[47]_i_3_n_0 ),
        .I2(pixels[42]),
        .I3(pixels[26]),
        .I4(\pixels_out[47]_i_4_n_0 ),
        .O(buf_p_0[42]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[42]_i_1__1 
       (.I0(\pixels_out[47]_i_2_n_0 ),
        .I1(\pixels_out[47]_i_3_n_0 ),
        .I2(\pixels_out_reg[42]_2 ),
        .I3(\pixels_out_reg[42]_3 ),
        .I4(\pixels_out[47]_i_4_n_0 ),
        .O(buf_p_1[42]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[43]_i_1 
       (.I0(\pixels_out[47]_i_2_n_0 ),
        .I1(\pixels_out[47]_i_3_n_0 ),
        .I2(\pixels_out_reg[43]_0 ),
        .I3(\pixels_out_reg[43]_1 ),
        .I4(\pixels_out[47]_i_4_n_0 ),
        .O(buf_p[43]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[43]_i_1__0 
       (.I0(\pixels_out[47]_i_2_n_0 ),
        .I1(\pixels_out[47]_i_3_n_0 ),
        .I2(pixels[43]),
        .I3(pixels[27]),
        .I4(\pixels_out[47]_i_4_n_0 ),
        .O(buf_p_0[43]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[43]_i_1__1 
       (.I0(\pixels_out[47]_i_2_n_0 ),
        .I1(\pixels_out[47]_i_3_n_0 ),
        .I2(\pixels_out_reg[43]_2 ),
        .I3(\pixels_out_reg[43]_3 ),
        .I4(\pixels_out[47]_i_4_n_0 ),
        .O(buf_p_1[43]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[44]_i_1 
       (.I0(\pixels_out[47]_i_2_n_0 ),
        .I1(\pixels_out[47]_i_3_n_0 ),
        .I2(\pixels_out_reg[44]_0 ),
        .I3(\pixels_out_reg[44]_1 ),
        .I4(\pixels_out[47]_i_4_n_0 ),
        .O(buf_p[44]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[44]_i_1__0 
       (.I0(\pixels_out[47]_i_2_n_0 ),
        .I1(\pixels_out[47]_i_3_n_0 ),
        .I2(pixels[44]),
        .I3(pixels[28]),
        .I4(\pixels_out[47]_i_4_n_0 ),
        .O(buf_p_0[44]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[44]_i_1__1 
       (.I0(\pixels_out[47]_i_2_n_0 ),
        .I1(\pixels_out[47]_i_3_n_0 ),
        .I2(\pixels_out_reg[44]_2 ),
        .I3(\pixels_out_reg[44]_3 ),
        .I4(\pixels_out[47]_i_4_n_0 ),
        .O(buf_p_1[44]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[45]_i_1 
       (.I0(\pixels_out[47]_i_2_n_0 ),
        .I1(\pixels_out[47]_i_3_n_0 ),
        .I2(\pixels_out_reg[45]_0 ),
        .I3(\pixels_out_reg[45]_1 ),
        .I4(\pixels_out[47]_i_4_n_0 ),
        .O(buf_p[45]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[45]_i_1__0 
       (.I0(\pixels_out[47]_i_2_n_0 ),
        .I1(\pixels_out[47]_i_3_n_0 ),
        .I2(pixels[45]),
        .I3(pixels[29]),
        .I4(\pixels_out[47]_i_4_n_0 ),
        .O(buf_p_0[45]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[45]_i_1__1 
       (.I0(\pixels_out[47]_i_2_n_0 ),
        .I1(\pixels_out[47]_i_3_n_0 ),
        .I2(\pixels_out_reg[45]_2 ),
        .I3(\pixels_out_reg[45]_3 ),
        .I4(\pixels_out[47]_i_4_n_0 ),
        .O(buf_p_1[45]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[46]_i_1 
       (.I0(\pixels_out[47]_i_2_n_0 ),
        .I1(\pixels_out[47]_i_3_n_0 ),
        .I2(\pixels_out_reg[46]_0 ),
        .I3(\pixels_out_reg[46]_1 ),
        .I4(\pixels_out[47]_i_4_n_0 ),
        .O(buf_p[46]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[46]_i_1__0 
       (.I0(\pixels_out[47]_i_2_n_0 ),
        .I1(\pixels_out[47]_i_3_n_0 ),
        .I2(pixels[46]),
        .I3(pixels[30]),
        .I4(\pixels_out[47]_i_4_n_0 ),
        .O(buf_p_0[46]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[46]_i_1__1 
       (.I0(\pixels_out[47]_i_2_n_0 ),
        .I1(\pixels_out[47]_i_3_n_0 ),
        .I2(\pixels_out_reg[46]_2 ),
        .I3(\pixels_out_reg[46]_3 ),
        .I4(\pixels_out[47]_i_4_n_0 ),
        .O(buf_p_1[46]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[47]_i_1 
       (.I0(\pixels_out[47]_i_2_n_0 ),
        .I1(\pixels_out[47]_i_3_n_0 ),
        .I2(\pixels_out_reg[47]_2 ),
        .I3(\pixels_out_reg[47]_3 ),
        .I4(\pixels_out[47]_i_4_n_0 ),
        .O(buf_p[47]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[47]_i_1__0 
       (.I0(\pixels_out[47]_i_2_n_0 ),
        .I1(\pixels_out[47]_i_3_n_0 ),
        .I2(pixels[47]),
        .I3(pixels[31]),
        .I4(\pixels_out[47]_i_4_n_0 ),
        .O(buf_p_0[47]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[47]_i_1__1 
       (.I0(\pixels_out[47]_i_2_n_0 ),
        .I1(\pixels_out[47]_i_3_n_0 ),
        .I2(\pixels_out_reg[47]_4 ),
        .I3(\pixels_out_reg[47]_5 ),
        .I4(\pixels_out[47]_i_4_n_0 ),
        .O(buf_p_1[47]));
  LUT6 #(
    .INIT(64'h0000104010000000)) 
    \pixels_out[47]_i_2 
       (.I0(cmd_IBUF[0]),
        .I1(sel0[3]),
        .I2(cmd_IBUF[1]),
        .I3(sel0[1]),
        .I4(sel0[2]),
        .I5(sel0[0]),
        .O(\pixels_out[47]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF6E8E2E0F6E8FFFF)) 
    \pixels_out[47]_i_3 
       (.I0(sel0[2]),
        .I1(sel0[1]),
        .I2(sel0[3]),
        .I3(sel0[0]),
        .I4(cmd_IBUF[1]),
        .I5(cmd_IBUF[0]),
        .O(\pixels_out[47]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00030002C37C8228)) 
    \pixels_out[47]_i_4 
       (.I0(cmd_IBUF[0]),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(cmd_IBUF[1]),
        .I5(sel0[3]),
        .O(\pixels_out[47]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \pixels_out[48]_i_1 
       (.I0(\pixels_out[55]_i_2__1_n_0 ),
        .I1(\pixels_out[48]_i_2_n_0 ),
        .I2(\pixels_out_reg[48]_0 ),
        .I3(\pixels_out[55]_i_4_n_0 ),
        .O(buf_p[48]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \pixels_out[48]_i_1__0 
       (.I0(\pixels_out[55]_i_2__1_n_0 ),
        .I1(\pixels_out[48]_i_2__0_n_0 ),
        .I2(pixels[48]),
        .I3(\pixels_out[55]_i_4_n_0 ),
        .O(buf_p_0[48]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \pixels_out[48]_i_1__1 
       (.I0(\pixels_out[55]_i_2__1_n_0 ),
        .I1(\pixels_out[48]_i_2__1_n_0 ),
        .I2(\pixels_out_reg[48]_1 ),
        .I3(\pixels_out[55]_i_4_n_0 ),
        .O(buf_p_1[48]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[48]_i_2 
       (.I0(\pixels_out[55]_i_5_n_0 ),
        .I1(\pixels_out_reg[64]_0 ),
        .I2(\pixels_out[55]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_1 [0]),
        .I4(\pixels_out_reg[64]_1 ),
        .I5(\pixels_out[55]_i_7_n_0 ),
        .O(\pixels_out[48]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[48]_i_2__0 
       (.I0(\pixels_out[55]_i_5_n_0 ),
        .I1(pixels[0]),
        .I2(\pixels_out[55]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_1 [8]),
        .I4(pixels[16]),
        .I5(\pixels_out[55]_i_7_n_0 ),
        .O(\pixels_out[48]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[48]_i_2__1 
       (.I0(\pixels_out[55]_i_5_n_0 ),
        .I1(\pixels_out_reg[64]_2 ),
        .I2(\pixels_out[55]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_1 [16]),
        .I4(\pixels_out_reg[64]_3 ),
        .I5(\pixels_out[55]_i_7_n_0 ),
        .O(\pixels_out[48]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \pixels_out[49]_i_1 
       (.I0(\pixels_out[55]_i_2__1_n_0 ),
        .I1(\pixels_out[49]_i_2_n_0 ),
        .I2(\pixels_out_reg[49]_0 ),
        .I3(\pixels_out[55]_i_4_n_0 ),
        .O(buf_p[49]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \pixels_out[49]_i_1__0 
       (.I0(\pixels_out[55]_i_2__1_n_0 ),
        .I1(\pixels_out[49]_i_2__0_n_0 ),
        .I2(pixels[49]),
        .I3(\pixels_out[55]_i_4_n_0 ),
        .O(buf_p_0[49]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \pixels_out[49]_i_1__1 
       (.I0(\pixels_out[55]_i_2__1_n_0 ),
        .I1(\pixels_out[49]_i_2__1_n_0 ),
        .I2(\pixels_out_reg[49]_1 ),
        .I3(\pixels_out[55]_i_4_n_0 ),
        .O(buf_p_1[49]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[49]_i_2 
       (.I0(\pixels_out[55]_i_5_n_0 ),
        .I1(\pixels_out_reg[65]_0 ),
        .I2(\pixels_out[55]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_1 [1]),
        .I4(\pixels_out_reg[65]_1 ),
        .I5(\pixels_out[55]_i_7_n_0 ),
        .O(\pixels_out[49]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[49]_i_2__0 
       (.I0(\pixels_out[55]_i_5_n_0 ),
        .I1(pixels[1]),
        .I2(\pixels_out[55]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_1 [9]),
        .I4(pixels[17]),
        .I5(\pixels_out[55]_i_7_n_0 ),
        .O(\pixels_out[49]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[49]_i_2__1 
       (.I0(\pixels_out[55]_i_5_n_0 ),
        .I1(\pixels_out_reg[65]_2 ),
        .I2(\pixels_out[55]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_1 [17]),
        .I4(\pixels_out_reg[65]_3 ),
        .I5(\pixels_out[55]_i_7_n_0 ),
        .O(\pixels_out[49]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[4]_i_1 
       (.I0(\pixels_out[7]_i_2__1_n_0 ),
        .I1(\pixels_out[7]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [4]),
        .I3(\pixels_out[4]_i_2_n_0 ),
        .O(buf_p[4]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[4]_i_1__0 
       (.I0(\pixels_out[7]_i_2__1_n_0 ),
        .I1(\pixels_out[7]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [12]),
        .I3(\pixels_out[4]_i_2__0_n_0 ),
        .O(buf_p_0[4]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[4]_i_1__1 
       (.I0(\pixels_out[7]_i_2__1_n_0 ),
        .I1(\pixels_out[7]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [20]),
        .I3(\pixels_out[4]_i_2__1_n_0 ),
        .O(buf_p_1[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[4]_i_2 
       (.I0(\pixels_out[7]_i_5_n_0 ),
        .I1(\pixels_out_reg[68]_0 ),
        .I2(\pixels_out[7]_i_6_n_0 ),
        .I3(\pixels_out_reg[68]_1 ),
        .I4(\pixels_out_reg[52]_0 ),
        .I5(\pixels_out[7]_i_7_n_0 ),
        .O(\pixels_out[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[4]_i_2__0 
       (.I0(\pixels_out[7]_i_5_n_0 ),
        .I1(pixels[4]),
        .I2(\pixels_out[7]_i_6_n_0 ),
        .I3(pixels[20]),
        .I4(pixels[52]),
        .I5(\pixels_out[7]_i_7_n_0 ),
        .O(\pixels_out[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[4]_i_2__1 
       (.I0(\pixels_out[7]_i_5_n_0 ),
        .I1(\pixels_out_reg[68]_2 ),
        .I2(\pixels_out[7]_i_6_n_0 ),
        .I3(\pixels_out_reg[68]_3 ),
        .I4(\pixels_out_reg[52]_1 ),
        .I5(\pixels_out[7]_i_7_n_0 ),
        .O(\pixels_out[4]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \pixels_out[50]_i_1 
       (.I0(\pixels_out[55]_i_2__1_n_0 ),
        .I1(\pixels_out[50]_i_2_n_0 ),
        .I2(\pixels_out_reg[50]_0 ),
        .I3(\pixels_out[55]_i_4_n_0 ),
        .O(buf_p[50]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \pixels_out[50]_i_1__0 
       (.I0(\pixels_out[55]_i_2__1_n_0 ),
        .I1(\pixels_out[50]_i_2__0_n_0 ),
        .I2(pixels[50]),
        .I3(\pixels_out[55]_i_4_n_0 ),
        .O(buf_p_0[50]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \pixels_out[50]_i_1__1 
       (.I0(\pixels_out[55]_i_2__1_n_0 ),
        .I1(\pixels_out[50]_i_2__1_n_0 ),
        .I2(\pixels_out_reg[50]_1 ),
        .I3(\pixels_out[55]_i_4_n_0 ),
        .O(buf_p_1[50]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[50]_i_2 
       (.I0(\pixels_out[55]_i_5_n_0 ),
        .I1(\pixels_out_reg[66]_0 ),
        .I2(\pixels_out[55]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_1 [2]),
        .I4(\pixels_out_reg[66]_1 ),
        .I5(\pixels_out[55]_i_7_n_0 ),
        .O(\pixels_out[50]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[50]_i_2__0 
       (.I0(\pixels_out[55]_i_5_n_0 ),
        .I1(pixels[2]),
        .I2(\pixels_out[55]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_1 [10]),
        .I4(pixels[18]),
        .I5(\pixels_out[55]_i_7_n_0 ),
        .O(\pixels_out[50]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[50]_i_2__1 
       (.I0(\pixels_out[55]_i_5_n_0 ),
        .I1(\pixels_out_reg[66]_2 ),
        .I2(\pixels_out[55]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_1 [18]),
        .I4(\pixels_out_reg[66]_3 ),
        .I5(\pixels_out[55]_i_7_n_0 ),
        .O(\pixels_out[50]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \pixels_out[51]_i_1 
       (.I0(\pixels_out[55]_i_2__1_n_0 ),
        .I1(\pixels_out[51]_i_2_n_0 ),
        .I2(\pixels_out_reg[51]_0 ),
        .I3(\pixels_out[55]_i_4_n_0 ),
        .O(buf_p[51]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \pixels_out[51]_i_1__0 
       (.I0(\pixels_out[55]_i_2__1_n_0 ),
        .I1(\pixels_out[51]_i_2__0_n_0 ),
        .I2(pixels[51]),
        .I3(\pixels_out[55]_i_4_n_0 ),
        .O(buf_p_0[51]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \pixels_out[51]_i_1__1 
       (.I0(\pixels_out[55]_i_2__1_n_0 ),
        .I1(\pixels_out[51]_i_2__1_n_0 ),
        .I2(\pixels_out_reg[51]_1 ),
        .I3(\pixels_out[55]_i_4_n_0 ),
        .O(buf_p_1[51]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[51]_i_2 
       (.I0(\pixels_out[55]_i_5_n_0 ),
        .I1(\pixels_out_reg[67]_0 ),
        .I2(\pixels_out[55]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_1 [3]),
        .I4(\pixels_out_reg[67]_1 ),
        .I5(\pixels_out[55]_i_7_n_0 ),
        .O(\pixels_out[51]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[51]_i_2__0 
       (.I0(\pixels_out[55]_i_5_n_0 ),
        .I1(pixels[3]),
        .I2(\pixels_out[55]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_1 [11]),
        .I4(pixels[19]),
        .I5(\pixels_out[55]_i_7_n_0 ),
        .O(\pixels_out[51]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[51]_i_2__1 
       (.I0(\pixels_out[55]_i_5_n_0 ),
        .I1(\pixels_out_reg[67]_2 ),
        .I2(\pixels_out[55]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_1 [19]),
        .I4(\pixels_out_reg[67]_3 ),
        .I5(\pixels_out[55]_i_7_n_0 ),
        .O(\pixels_out[51]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \pixels_out[52]_i_1 
       (.I0(\pixels_out[55]_i_2__1_n_0 ),
        .I1(\pixels_out[52]_i_2_n_0 ),
        .I2(\pixels_out_reg[52]_0 ),
        .I3(\pixels_out[55]_i_4_n_0 ),
        .O(buf_p[52]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \pixels_out[52]_i_1__0 
       (.I0(\pixels_out[55]_i_2__1_n_0 ),
        .I1(\pixels_out[52]_i_2__0_n_0 ),
        .I2(pixels[52]),
        .I3(\pixels_out[55]_i_4_n_0 ),
        .O(buf_p_0[52]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \pixels_out[52]_i_1__1 
       (.I0(\pixels_out[55]_i_2__1_n_0 ),
        .I1(\pixels_out[52]_i_2__1_n_0 ),
        .I2(\pixels_out_reg[52]_1 ),
        .I3(\pixels_out[55]_i_4_n_0 ),
        .O(buf_p_1[52]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[52]_i_2 
       (.I0(\pixels_out[55]_i_5_n_0 ),
        .I1(\pixels_out_reg[68]_0 ),
        .I2(\pixels_out[55]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_1 [4]),
        .I4(\pixels_out_reg[68]_1 ),
        .I5(\pixels_out[55]_i_7_n_0 ),
        .O(\pixels_out[52]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[52]_i_2__0 
       (.I0(\pixels_out[55]_i_5_n_0 ),
        .I1(pixels[4]),
        .I2(\pixels_out[55]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_1 [12]),
        .I4(pixels[20]),
        .I5(\pixels_out[55]_i_7_n_0 ),
        .O(\pixels_out[52]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[52]_i_2__1 
       (.I0(\pixels_out[55]_i_5_n_0 ),
        .I1(\pixels_out_reg[68]_2 ),
        .I2(\pixels_out[55]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_1 [20]),
        .I4(\pixels_out_reg[68]_3 ),
        .I5(\pixels_out[55]_i_7_n_0 ),
        .O(\pixels_out[52]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \pixels_out[53]_i_1 
       (.I0(\pixels_out[55]_i_2__1_n_0 ),
        .I1(\pixels_out[53]_i_2_n_0 ),
        .I2(\pixels_out_reg[53]_0 ),
        .I3(\pixels_out[55]_i_4_n_0 ),
        .O(buf_p[53]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \pixels_out[53]_i_1__0 
       (.I0(\pixels_out[55]_i_2__1_n_0 ),
        .I1(\pixels_out[53]_i_2__0_n_0 ),
        .I2(pixels[53]),
        .I3(\pixels_out[55]_i_4_n_0 ),
        .O(buf_p_0[53]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \pixels_out[53]_i_1__1 
       (.I0(\pixels_out[55]_i_2__1_n_0 ),
        .I1(\pixels_out[53]_i_2__1_n_0 ),
        .I2(\pixels_out_reg[53]_1 ),
        .I3(\pixels_out[55]_i_4_n_0 ),
        .O(buf_p_1[53]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[53]_i_2 
       (.I0(\pixels_out[55]_i_5_n_0 ),
        .I1(\pixels_out_reg[69]_0 ),
        .I2(\pixels_out[55]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_1 [5]),
        .I4(\pixels_out_reg[69]_1 ),
        .I5(\pixels_out[55]_i_7_n_0 ),
        .O(\pixels_out[53]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[53]_i_2__0 
       (.I0(\pixels_out[55]_i_5_n_0 ),
        .I1(pixels[5]),
        .I2(\pixels_out[55]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_1 [13]),
        .I4(pixels[21]),
        .I5(\pixels_out[55]_i_7_n_0 ),
        .O(\pixels_out[53]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[53]_i_2__1 
       (.I0(\pixels_out[55]_i_5_n_0 ),
        .I1(\pixels_out_reg[69]_2 ),
        .I2(\pixels_out[55]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_1 [21]),
        .I4(\pixels_out_reg[69]_3 ),
        .I5(\pixels_out[55]_i_7_n_0 ),
        .O(\pixels_out[53]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \pixels_out[54]_i_1 
       (.I0(\pixels_out[55]_i_2__1_n_0 ),
        .I1(\pixels_out[54]_i_2_n_0 ),
        .I2(\pixels_out_reg[54]_0 ),
        .I3(\pixels_out[55]_i_4_n_0 ),
        .O(buf_p[54]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \pixels_out[54]_i_1__0 
       (.I0(\pixels_out[55]_i_2__1_n_0 ),
        .I1(\pixels_out[54]_i_2__0_n_0 ),
        .I2(pixels[54]),
        .I3(\pixels_out[55]_i_4_n_0 ),
        .O(buf_p_0[54]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \pixels_out[54]_i_1__1 
       (.I0(\pixels_out[55]_i_2__1_n_0 ),
        .I1(\pixels_out[54]_i_2__1_n_0 ),
        .I2(\pixels_out_reg[54]_1 ),
        .I3(\pixels_out[55]_i_4_n_0 ),
        .O(buf_p_1[54]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[54]_i_2 
       (.I0(\pixels_out[55]_i_5_n_0 ),
        .I1(\pixels_out_reg[70]_0 ),
        .I2(\pixels_out[55]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_1 [6]),
        .I4(\pixels_out_reg[70]_1 ),
        .I5(\pixels_out[55]_i_7_n_0 ),
        .O(\pixels_out[54]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[54]_i_2__0 
       (.I0(\pixels_out[55]_i_5_n_0 ),
        .I1(pixels[6]),
        .I2(\pixels_out[55]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_1 [14]),
        .I4(pixels[22]),
        .I5(\pixels_out[55]_i_7_n_0 ),
        .O(\pixels_out[54]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[54]_i_2__1 
       (.I0(\pixels_out[55]_i_5_n_0 ),
        .I1(\pixels_out_reg[70]_2 ),
        .I2(\pixels_out[55]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_1 [22]),
        .I4(\pixels_out_reg[70]_3 ),
        .I5(\pixels_out[55]_i_7_n_0 ),
        .O(\pixels_out[54]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \pixels_out[55]_i_1 
       (.I0(\pixels_out[55]_i_2__1_n_0 ),
        .I1(\pixels_out[55]_i_3_n_0 ),
        .I2(\pixels_out_reg[55]_2 ),
        .I3(\pixels_out[55]_i_4_n_0 ),
        .O(buf_p[55]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \pixels_out[55]_i_1__0 
       (.I0(\pixels_out[55]_i_2__1_n_0 ),
        .I1(\pixels_out[55]_i_2_n_0 ),
        .I2(pixels[55]),
        .I3(\pixels_out[55]_i_4_n_0 ),
        .O(buf_p_0[55]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \pixels_out[55]_i_1__1 
       (.I0(\pixels_out[55]_i_2__1_n_0 ),
        .I1(\pixels_out[55]_i_2__0_n_0 ),
        .I2(\pixels_out_reg[55]_3 ),
        .I3(\pixels_out[55]_i_4_n_0 ),
        .O(buf_p_1[55]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[55]_i_2 
       (.I0(\pixels_out[55]_i_5_n_0 ),
        .I1(pixels[7]),
        .I2(\pixels_out[55]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_1 [15]),
        .I4(pixels[23]),
        .I5(\pixels_out[55]_i_7_n_0 ),
        .O(\pixels_out[55]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[55]_i_2__0 
       (.I0(\pixels_out[55]_i_5_n_0 ),
        .I1(\pixels_out_reg[71]_4 ),
        .I2(\pixels_out[55]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_1 [23]),
        .I4(\pixels_out_reg[71]_5 ),
        .I5(\pixels_out[55]_i_7_n_0 ),
        .O(\pixels_out[55]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h1000005000100040)) 
    \pixels_out[55]_i_2__1 
       (.I0(cmd_IBUF[0]),
        .I1(sel0[3]),
        .I2(cmd_IBUF[1]),
        .I3(sel0[1]),
        .I4(sel0[2]),
        .I5(sel0[0]),
        .O(\pixels_out[55]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[55]_i_3 
       (.I0(\pixels_out[55]_i_5_n_0 ),
        .I1(\pixels_out_reg[71]_2 ),
        .I2(\pixels_out[55]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_1 [7]),
        .I4(\pixels_out_reg[71]_3 ),
        .I5(\pixels_out[55]_i_7_n_0 ),
        .O(\pixels_out[55]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFD1FFF1FF111111)) 
    \pixels_out[55]_i_4 
       (.I0(cmd_IBUF[0]),
        .I1(cmd_IBUF[1]),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .I5(sel0[2]),
        .O(\pixels_out[55]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00040400)) 
    \pixels_out[55]_i_5 
       (.I0(sel0[1]),
        .I1(cmd_IBUF[1]),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .I4(sel0[0]),
        .O(\pixels_out[55]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \pixels_out[55]_i_6 
       (.I0(cmd_IBUF[1]),
        .I1(sel0[3]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\pixels_out[55]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000540054005400)) 
    \pixels_out[55]_i_7 
       (.I0(sel0[3]),
        .I1(cmd_IBUF[1]),
        .I2(cmd_IBUF[0]),
        .I3(sel0[1]),
        .I4(sel0[2]),
        .I5(sel0[0]),
        .O(\pixels_out[55]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[56]_i_1 
       (.I0(\pixels_out[63]_i_2_n_0 ),
        .I1(\pixels_out[63]_i_3_n_0 ),
        .I2(\pixels_out_reg[56]_0 ),
        .I3(D[0]),
        .I4(\pixels_out[63]_i_4_n_0 ),
        .O(buf_p[56]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[56]_i_1__0 
       (.I0(\pixels_out[63]_i_2_n_0 ),
        .I1(\pixels_out[63]_i_3_n_0 ),
        .I2(pixels[8]),
        .I3(D[8]),
        .I4(\pixels_out[63]_i_4_n_0 ),
        .O(buf_p_0[56]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[56]_i_1__1 
       (.I0(\pixels_out[63]_i_2_n_0 ),
        .I1(\pixels_out[63]_i_3_n_0 ),
        .I2(\pixels_out_reg[56]_1 ),
        .I3(D[16]),
        .I4(\pixels_out[63]_i_4_n_0 ),
        .O(buf_p_1[56]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[57]_i_1 
       (.I0(\pixels_out[63]_i_2_n_0 ),
        .I1(\pixels_out[63]_i_3_n_0 ),
        .I2(\pixels_out_reg[57]_0 ),
        .I3(D[1]),
        .I4(\pixels_out[63]_i_4_n_0 ),
        .O(buf_p[57]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[57]_i_1__0 
       (.I0(\pixels_out[63]_i_2_n_0 ),
        .I1(\pixels_out[63]_i_3_n_0 ),
        .I2(pixels[9]),
        .I3(D[9]),
        .I4(\pixels_out[63]_i_4_n_0 ),
        .O(buf_p_0[57]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[57]_i_1__1 
       (.I0(\pixels_out[63]_i_2_n_0 ),
        .I1(\pixels_out[63]_i_3_n_0 ),
        .I2(\pixels_out_reg[57]_1 ),
        .I3(D[17]),
        .I4(\pixels_out[63]_i_4_n_0 ),
        .O(buf_p_1[57]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[58]_i_1 
       (.I0(\pixels_out[63]_i_2_n_0 ),
        .I1(\pixels_out[63]_i_3_n_0 ),
        .I2(\pixels_out_reg[58]_0 ),
        .I3(D[2]),
        .I4(\pixels_out[63]_i_4_n_0 ),
        .O(buf_p[58]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[58]_i_1__0 
       (.I0(\pixels_out[63]_i_2_n_0 ),
        .I1(\pixels_out[63]_i_3_n_0 ),
        .I2(pixels[10]),
        .I3(D[10]),
        .I4(\pixels_out[63]_i_4_n_0 ),
        .O(buf_p_0[58]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[58]_i_1__1 
       (.I0(\pixels_out[63]_i_2_n_0 ),
        .I1(\pixels_out[63]_i_3_n_0 ),
        .I2(\pixels_out_reg[58]_1 ),
        .I3(D[18]),
        .I4(\pixels_out[63]_i_4_n_0 ),
        .O(buf_p_1[58]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[59]_i_1 
       (.I0(\pixels_out[63]_i_2_n_0 ),
        .I1(\pixels_out[63]_i_3_n_0 ),
        .I2(\pixels_out_reg[59]_0 ),
        .I3(D[3]),
        .I4(\pixels_out[63]_i_4_n_0 ),
        .O(buf_p[59]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[59]_i_1__0 
       (.I0(\pixels_out[63]_i_2_n_0 ),
        .I1(\pixels_out[63]_i_3_n_0 ),
        .I2(pixels[11]),
        .I3(D[11]),
        .I4(\pixels_out[63]_i_4_n_0 ),
        .O(buf_p_0[59]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[59]_i_1__1 
       (.I0(\pixels_out[63]_i_2_n_0 ),
        .I1(\pixels_out[63]_i_3_n_0 ),
        .I2(\pixels_out_reg[59]_1 ),
        .I3(D[19]),
        .I4(\pixels_out[63]_i_4_n_0 ),
        .O(buf_p_1[59]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[5]_i_1 
       (.I0(\pixels_out[7]_i_2__1_n_0 ),
        .I1(\pixels_out[7]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [5]),
        .I3(\pixels_out[5]_i_2_n_0 ),
        .O(buf_p[5]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[5]_i_1__0 
       (.I0(\pixels_out[7]_i_2__1_n_0 ),
        .I1(\pixels_out[7]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [13]),
        .I3(\pixels_out[5]_i_2__0_n_0 ),
        .O(buf_p_0[5]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[5]_i_1__1 
       (.I0(\pixels_out[7]_i_2__1_n_0 ),
        .I1(\pixels_out[7]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [21]),
        .I3(\pixels_out[5]_i_2__1_n_0 ),
        .O(buf_p_1[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[5]_i_2 
       (.I0(\pixels_out[7]_i_5_n_0 ),
        .I1(\pixels_out_reg[69]_0 ),
        .I2(\pixels_out[7]_i_6_n_0 ),
        .I3(\pixels_out_reg[69]_1 ),
        .I4(\pixels_out_reg[53]_0 ),
        .I5(\pixels_out[7]_i_7_n_0 ),
        .O(\pixels_out[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[5]_i_2__0 
       (.I0(\pixels_out[7]_i_5_n_0 ),
        .I1(pixels[5]),
        .I2(\pixels_out[7]_i_6_n_0 ),
        .I3(pixels[21]),
        .I4(pixels[53]),
        .I5(\pixels_out[7]_i_7_n_0 ),
        .O(\pixels_out[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[5]_i_2__1 
       (.I0(\pixels_out[7]_i_5_n_0 ),
        .I1(\pixels_out_reg[69]_2 ),
        .I2(\pixels_out[7]_i_6_n_0 ),
        .I3(\pixels_out_reg[69]_3 ),
        .I4(\pixels_out_reg[53]_1 ),
        .I5(\pixels_out[7]_i_7_n_0 ),
        .O(\pixels_out[5]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[60]_i_1 
       (.I0(\pixels_out[63]_i_2_n_0 ),
        .I1(\pixels_out[63]_i_3_n_0 ),
        .I2(\pixels_out_reg[60]_0 ),
        .I3(D[4]),
        .I4(\pixels_out[63]_i_4_n_0 ),
        .O(buf_p[60]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[60]_i_1__0 
       (.I0(\pixels_out[63]_i_2_n_0 ),
        .I1(\pixels_out[63]_i_3_n_0 ),
        .I2(pixels[12]),
        .I3(D[12]),
        .I4(\pixels_out[63]_i_4_n_0 ),
        .O(buf_p_0[60]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[60]_i_1__1 
       (.I0(\pixels_out[63]_i_2_n_0 ),
        .I1(\pixels_out[63]_i_3_n_0 ),
        .I2(\pixels_out_reg[60]_1 ),
        .I3(D[20]),
        .I4(\pixels_out[63]_i_4_n_0 ),
        .O(buf_p_1[60]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[61]_i_1 
       (.I0(\pixels_out[63]_i_2_n_0 ),
        .I1(\pixels_out[63]_i_3_n_0 ),
        .I2(\pixels_out_reg[61]_0 ),
        .I3(D[5]),
        .I4(\pixels_out[63]_i_4_n_0 ),
        .O(buf_p[61]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[61]_i_1__0 
       (.I0(\pixels_out[63]_i_2_n_0 ),
        .I1(\pixels_out[63]_i_3_n_0 ),
        .I2(pixels[13]),
        .I3(D[13]),
        .I4(\pixels_out[63]_i_4_n_0 ),
        .O(buf_p_0[61]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[61]_i_1__1 
       (.I0(\pixels_out[63]_i_2_n_0 ),
        .I1(\pixels_out[63]_i_3_n_0 ),
        .I2(\pixels_out_reg[61]_1 ),
        .I3(D[21]),
        .I4(\pixels_out[63]_i_4_n_0 ),
        .O(buf_p_1[61]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[62]_i_1 
       (.I0(\pixels_out[63]_i_2_n_0 ),
        .I1(\pixels_out[63]_i_3_n_0 ),
        .I2(\pixels_out_reg[62]_0 ),
        .I3(D[6]),
        .I4(\pixels_out[63]_i_4_n_0 ),
        .O(buf_p[62]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[62]_i_1__0 
       (.I0(\pixels_out[63]_i_2_n_0 ),
        .I1(\pixels_out[63]_i_3_n_0 ),
        .I2(pixels[14]),
        .I3(D[14]),
        .I4(\pixels_out[63]_i_4_n_0 ),
        .O(buf_p_0[62]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[62]_i_1__1 
       (.I0(\pixels_out[63]_i_2_n_0 ),
        .I1(\pixels_out[63]_i_3_n_0 ),
        .I2(\pixels_out_reg[62]_1 ),
        .I3(D[22]),
        .I4(\pixels_out[63]_i_4_n_0 ),
        .O(buf_p_1[62]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[63]_i_1 
       (.I0(\pixels_out[63]_i_2_n_0 ),
        .I1(\pixels_out[63]_i_3_n_0 ),
        .I2(\pixels_out_reg[63]_0 ),
        .I3(D[7]),
        .I4(\pixels_out[63]_i_4_n_0 ),
        .O(buf_p[63]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[63]_i_1__0 
       (.I0(\pixels_out[63]_i_2_n_0 ),
        .I1(\pixels_out[63]_i_3_n_0 ),
        .I2(pixels[15]),
        .I3(D[15]),
        .I4(\pixels_out[63]_i_4_n_0 ),
        .O(buf_p_0[63]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[63]_i_1__1 
       (.I0(\pixels_out[63]_i_2_n_0 ),
        .I1(\pixels_out[63]_i_3_n_0 ),
        .I2(\pixels_out_reg[63]_1 ),
        .I3(D[23]),
        .I4(\pixels_out[63]_i_4_n_0 ),
        .O(buf_p_1[63]));
  LUT6 #(
    .INIT(64'h0000000003008000)) 
    \pixels_out[63]_i_2 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(cmd_IBUF[1]),
        .I4(sel0[3]),
        .I5(cmd_IBUF[0]),
        .O(\pixels_out[63]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000076767600)) 
    \pixels_out[63]_i_3 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(cmd_IBUF[0]),
        .I4(cmd_IBUF[1]),
        .I5(sel0[3]),
        .O(\pixels_out[63]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAF0E2E0FAF0FFFF)) 
    \pixels_out[63]_i_4 
       (.I0(sel0[2]),
        .I1(sel0[1]),
        .I2(sel0[3]),
        .I3(sel0[0]),
        .I4(cmd_IBUF[1]),
        .I5(cmd_IBUF[0]),
        .O(\pixels_out[63]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[64]_i_1 
       (.I0(\pixels_out[71]_i_2__1_n_0 ),
        .I1(\pixels_out[71]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [0]),
        .I3(\pixels_out[64]_i_2_n_0 ),
        .O(buf_p[64]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[64]_i_1__0 
       (.I0(\pixels_out[71]_i_2__1_n_0 ),
        .I1(\pixels_out[71]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [8]),
        .I3(\pixels_out[64]_i_2__0_n_0 ),
        .O(buf_p_0[64]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[64]_i_1__1 
       (.I0(\pixels_out[71]_i_2__1_n_0 ),
        .I1(\pixels_out[71]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [16]),
        .I3(\pixels_out[64]_i_2__1_n_0 ),
        .O(buf_p_1[64]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[64]_i_2 
       (.I0(\pixels_out[71]_i_5_n_0 ),
        .I1(\pixels_out_reg[64]_0 ),
        .I2(\pixels_out[71]_i_6_n_0 ),
        .I3(\pixels_out_reg[64]_1 ),
        .I4(\pixels_out_reg[48]_0 ),
        .I5(\pixels_out[71]_i_7_n_0 ),
        .O(\pixels_out[64]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[64]_i_2__0 
       (.I0(\pixels_out[71]_i_5_n_0 ),
        .I1(pixels[0]),
        .I2(\pixels_out[71]_i_6_n_0 ),
        .I3(pixels[16]),
        .I4(pixels[48]),
        .I5(\pixels_out[71]_i_7_n_0 ),
        .O(\pixels_out[64]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[64]_i_2__1 
       (.I0(\pixels_out[71]_i_5_n_0 ),
        .I1(\pixels_out_reg[64]_2 ),
        .I2(\pixels_out[71]_i_6_n_0 ),
        .I3(\pixels_out_reg[64]_3 ),
        .I4(\pixels_out_reg[48]_1 ),
        .I5(\pixels_out[71]_i_7_n_0 ),
        .O(\pixels_out[64]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[65]_i_1 
       (.I0(\pixels_out[71]_i_2__1_n_0 ),
        .I1(\pixels_out[71]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [1]),
        .I3(\pixels_out[65]_i_2_n_0 ),
        .O(buf_p[65]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[65]_i_1__0 
       (.I0(\pixels_out[71]_i_2__1_n_0 ),
        .I1(\pixels_out[71]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [9]),
        .I3(\pixels_out[65]_i_2__0_n_0 ),
        .O(buf_p_0[65]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[65]_i_1__1 
       (.I0(\pixels_out[71]_i_2__1_n_0 ),
        .I1(\pixels_out[71]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [17]),
        .I3(\pixels_out[65]_i_2__1_n_0 ),
        .O(buf_p_1[65]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[65]_i_2 
       (.I0(\pixels_out[71]_i_5_n_0 ),
        .I1(\pixels_out_reg[65]_0 ),
        .I2(\pixels_out[71]_i_6_n_0 ),
        .I3(\pixels_out_reg[65]_1 ),
        .I4(\pixels_out_reg[49]_0 ),
        .I5(\pixels_out[71]_i_7_n_0 ),
        .O(\pixels_out[65]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[65]_i_2__0 
       (.I0(\pixels_out[71]_i_5_n_0 ),
        .I1(pixels[1]),
        .I2(\pixels_out[71]_i_6_n_0 ),
        .I3(pixels[17]),
        .I4(pixels[49]),
        .I5(\pixels_out[71]_i_7_n_0 ),
        .O(\pixels_out[65]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[65]_i_2__1 
       (.I0(\pixels_out[71]_i_5_n_0 ),
        .I1(\pixels_out_reg[65]_2 ),
        .I2(\pixels_out[71]_i_6_n_0 ),
        .I3(\pixels_out_reg[65]_3 ),
        .I4(\pixels_out_reg[49]_1 ),
        .I5(\pixels_out[71]_i_7_n_0 ),
        .O(\pixels_out[65]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[66]_i_1 
       (.I0(\pixels_out[71]_i_2__1_n_0 ),
        .I1(\pixels_out[71]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [2]),
        .I3(\pixels_out[66]_i_2_n_0 ),
        .O(buf_p[66]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[66]_i_1__0 
       (.I0(\pixels_out[71]_i_2__1_n_0 ),
        .I1(\pixels_out[71]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [10]),
        .I3(\pixels_out[66]_i_2__0_n_0 ),
        .O(buf_p_0[66]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[66]_i_1__1 
       (.I0(\pixels_out[71]_i_2__1_n_0 ),
        .I1(\pixels_out[71]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [18]),
        .I3(\pixels_out[66]_i_2__1_n_0 ),
        .O(buf_p_1[66]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[66]_i_2 
       (.I0(\pixels_out[71]_i_5_n_0 ),
        .I1(\pixels_out_reg[66]_0 ),
        .I2(\pixels_out[71]_i_6_n_0 ),
        .I3(\pixels_out_reg[66]_1 ),
        .I4(\pixels_out_reg[50]_0 ),
        .I5(\pixels_out[71]_i_7_n_0 ),
        .O(\pixels_out[66]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[66]_i_2__0 
       (.I0(\pixels_out[71]_i_5_n_0 ),
        .I1(pixels[2]),
        .I2(\pixels_out[71]_i_6_n_0 ),
        .I3(pixels[18]),
        .I4(pixels[50]),
        .I5(\pixels_out[71]_i_7_n_0 ),
        .O(\pixels_out[66]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[66]_i_2__1 
       (.I0(\pixels_out[71]_i_5_n_0 ),
        .I1(\pixels_out_reg[66]_2 ),
        .I2(\pixels_out[71]_i_6_n_0 ),
        .I3(\pixels_out_reg[66]_3 ),
        .I4(\pixels_out_reg[50]_1 ),
        .I5(\pixels_out[71]_i_7_n_0 ),
        .O(\pixels_out[66]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[67]_i_1 
       (.I0(\pixels_out[71]_i_2__1_n_0 ),
        .I1(\pixels_out[71]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [3]),
        .I3(\pixels_out[67]_i_2_n_0 ),
        .O(buf_p[67]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[67]_i_1__0 
       (.I0(\pixels_out[71]_i_2__1_n_0 ),
        .I1(\pixels_out[71]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [11]),
        .I3(\pixels_out[67]_i_2__0_n_0 ),
        .O(buf_p_0[67]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[67]_i_1__1 
       (.I0(\pixels_out[71]_i_2__1_n_0 ),
        .I1(\pixels_out[71]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [19]),
        .I3(\pixels_out[67]_i_2__1_n_0 ),
        .O(buf_p_1[67]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[67]_i_2 
       (.I0(\pixels_out[71]_i_5_n_0 ),
        .I1(\pixels_out_reg[67]_0 ),
        .I2(\pixels_out[71]_i_6_n_0 ),
        .I3(\pixels_out_reg[67]_1 ),
        .I4(\pixels_out_reg[51]_0 ),
        .I5(\pixels_out[71]_i_7_n_0 ),
        .O(\pixels_out[67]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[67]_i_2__0 
       (.I0(\pixels_out[71]_i_5_n_0 ),
        .I1(pixels[3]),
        .I2(\pixels_out[71]_i_6_n_0 ),
        .I3(pixels[19]),
        .I4(pixels[51]),
        .I5(\pixels_out[71]_i_7_n_0 ),
        .O(\pixels_out[67]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[67]_i_2__1 
       (.I0(\pixels_out[71]_i_5_n_0 ),
        .I1(\pixels_out_reg[67]_2 ),
        .I2(\pixels_out[71]_i_6_n_0 ),
        .I3(\pixels_out_reg[67]_3 ),
        .I4(\pixels_out_reg[51]_1 ),
        .I5(\pixels_out[71]_i_7_n_0 ),
        .O(\pixels_out[67]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[68]_i_1 
       (.I0(\pixels_out[71]_i_2__1_n_0 ),
        .I1(\pixels_out[71]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [4]),
        .I3(\pixels_out[68]_i_2_n_0 ),
        .O(buf_p[68]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[68]_i_1__0 
       (.I0(\pixels_out[71]_i_2__1_n_0 ),
        .I1(\pixels_out[71]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [12]),
        .I3(\pixels_out[68]_i_2__0_n_0 ),
        .O(buf_p_0[68]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[68]_i_1__1 
       (.I0(\pixels_out[71]_i_2__1_n_0 ),
        .I1(\pixels_out[71]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [20]),
        .I3(\pixels_out[68]_i_2__1_n_0 ),
        .O(buf_p_1[68]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[68]_i_2 
       (.I0(\pixels_out[71]_i_5_n_0 ),
        .I1(\pixels_out_reg[68]_0 ),
        .I2(\pixels_out[71]_i_6_n_0 ),
        .I3(\pixels_out_reg[68]_1 ),
        .I4(\pixels_out_reg[52]_0 ),
        .I5(\pixels_out[71]_i_7_n_0 ),
        .O(\pixels_out[68]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[68]_i_2__0 
       (.I0(\pixels_out[71]_i_5_n_0 ),
        .I1(pixels[4]),
        .I2(\pixels_out[71]_i_6_n_0 ),
        .I3(pixels[20]),
        .I4(pixels[52]),
        .I5(\pixels_out[71]_i_7_n_0 ),
        .O(\pixels_out[68]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[68]_i_2__1 
       (.I0(\pixels_out[71]_i_5_n_0 ),
        .I1(\pixels_out_reg[68]_2 ),
        .I2(\pixels_out[71]_i_6_n_0 ),
        .I3(\pixels_out_reg[68]_3 ),
        .I4(\pixels_out_reg[52]_1 ),
        .I5(\pixels_out[71]_i_7_n_0 ),
        .O(\pixels_out[68]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[69]_i_1 
       (.I0(\pixels_out[71]_i_2__1_n_0 ),
        .I1(\pixels_out[71]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [5]),
        .I3(\pixels_out[69]_i_2_n_0 ),
        .O(buf_p[69]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[69]_i_1__0 
       (.I0(\pixels_out[71]_i_2__1_n_0 ),
        .I1(\pixels_out[71]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [13]),
        .I3(\pixels_out[69]_i_2__0_n_0 ),
        .O(buf_p_0[69]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[69]_i_1__1 
       (.I0(\pixels_out[71]_i_2__1_n_0 ),
        .I1(\pixels_out[71]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [21]),
        .I3(\pixels_out[69]_i_2__1_n_0 ),
        .O(buf_p_1[69]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[69]_i_2 
       (.I0(\pixels_out[71]_i_5_n_0 ),
        .I1(\pixels_out_reg[69]_0 ),
        .I2(\pixels_out[71]_i_6_n_0 ),
        .I3(\pixels_out_reg[69]_1 ),
        .I4(\pixels_out_reg[53]_0 ),
        .I5(\pixels_out[71]_i_7_n_0 ),
        .O(\pixels_out[69]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[69]_i_2__0 
       (.I0(\pixels_out[71]_i_5_n_0 ),
        .I1(pixels[5]),
        .I2(\pixels_out[71]_i_6_n_0 ),
        .I3(pixels[21]),
        .I4(pixels[53]),
        .I5(\pixels_out[71]_i_7_n_0 ),
        .O(\pixels_out[69]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[69]_i_2__1 
       (.I0(\pixels_out[71]_i_5_n_0 ),
        .I1(\pixels_out_reg[69]_2 ),
        .I2(\pixels_out[71]_i_6_n_0 ),
        .I3(\pixels_out_reg[69]_3 ),
        .I4(\pixels_out_reg[53]_1 ),
        .I5(\pixels_out[71]_i_7_n_0 ),
        .O(\pixels_out[69]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[6]_i_1 
       (.I0(\pixels_out[7]_i_2__1_n_0 ),
        .I1(\pixels_out[7]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [6]),
        .I3(\pixels_out[6]_i_2_n_0 ),
        .O(buf_p[6]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[6]_i_1__0 
       (.I0(\pixels_out[7]_i_2__1_n_0 ),
        .I1(\pixels_out[7]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [14]),
        .I3(\pixels_out[6]_i_2__0_n_0 ),
        .O(buf_p_0[6]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[6]_i_1__1 
       (.I0(\pixels_out[7]_i_2__1_n_0 ),
        .I1(\pixels_out[7]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [22]),
        .I3(\pixels_out[6]_i_2__1_n_0 ),
        .O(buf_p_1[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[6]_i_2 
       (.I0(\pixels_out[7]_i_5_n_0 ),
        .I1(\pixels_out_reg[70]_0 ),
        .I2(\pixels_out[7]_i_6_n_0 ),
        .I3(\pixels_out_reg[70]_1 ),
        .I4(\pixels_out_reg[54]_0 ),
        .I5(\pixels_out[7]_i_7_n_0 ),
        .O(\pixels_out[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[6]_i_2__0 
       (.I0(\pixels_out[7]_i_5_n_0 ),
        .I1(pixels[6]),
        .I2(\pixels_out[7]_i_6_n_0 ),
        .I3(pixels[22]),
        .I4(pixels[54]),
        .I5(\pixels_out[7]_i_7_n_0 ),
        .O(\pixels_out[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[6]_i_2__1 
       (.I0(\pixels_out[7]_i_5_n_0 ),
        .I1(\pixels_out_reg[70]_2 ),
        .I2(\pixels_out[7]_i_6_n_0 ),
        .I3(\pixels_out_reg[70]_3 ),
        .I4(\pixels_out_reg[54]_1 ),
        .I5(\pixels_out[7]_i_7_n_0 ),
        .O(\pixels_out[6]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[70]_i_1 
       (.I0(\pixels_out[71]_i_2__1_n_0 ),
        .I1(\pixels_out[71]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [6]),
        .I3(\pixels_out[70]_i_2_n_0 ),
        .O(buf_p[70]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[70]_i_1__0 
       (.I0(\pixels_out[71]_i_2__1_n_0 ),
        .I1(\pixels_out[71]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [14]),
        .I3(\pixels_out[70]_i_2__0_n_0 ),
        .O(buf_p_0[70]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[70]_i_1__1 
       (.I0(\pixels_out[71]_i_2__1_n_0 ),
        .I1(\pixels_out[71]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [22]),
        .I3(\pixels_out[70]_i_2__1_n_0 ),
        .O(buf_p_1[70]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[70]_i_2 
       (.I0(\pixels_out[71]_i_5_n_0 ),
        .I1(\pixels_out_reg[70]_0 ),
        .I2(\pixels_out[71]_i_6_n_0 ),
        .I3(\pixels_out_reg[70]_1 ),
        .I4(\pixels_out_reg[54]_0 ),
        .I5(\pixels_out[71]_i_7_n_0 ),
        .O(\pixels_out[70]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[70]_i_2__0 
       (.I0(\pixels_out[71]_i_5_n_0 ),
        .I1(pixels[6]),
        .I2(\pixels_out[71]_i_6_n_0 ),
        .I3(pixels[22]),
        .I4(pixels[54]),
        .I5(\pixels_out[71]_i_7_n_0 ),
        .O(\pixels_out[70]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[70]_i_2__1 
       (.I0(\pixels_out[71]_i_5_n_0 ),
        .I1(\pixels_out_reg[70]_2 ),
        .I2(\pixels_out[71]_i_6_n_0 ),
        .I3(\pixels_out_reg[70]_3 ),
        .I4(\pixels_out_reg[54]_1 ),
        .I5(\pixels_out[71]_i_7_n_0 ),
        .O(\pixels_out[70]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[71]_i_1 
       (.I0(\pixels_out[71]_i_2__1_n_0 ),
        .I1(\pixels_out[71]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [7]),
        .I3(\pixels_out[71]_i_4_n_0 ),
        .O(buf_p[71]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[71]_i_1__0 
       (.I0(\pixels_out[71]_i_2__1_n_0 ),
        .I1(\pixels_out[71]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [15]),
        .I3(\pixels_out[71]_i_2_n_0 ),
        .O(buf_p_0[71]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[71]_i_1__1 
       (.I0(\pixels_out[71]_i_2__1_n_0 ),
        .I1(\pixels_out[71]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [23]),
        .I3(\pixels_out[71]_i_2__0_n_0 ),
        .O(buf_p_1[71]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[71]_i_2 
       (.I0(\pixels_out[71]_i_5_n_0 ),
        .I1(pixels[7]),
        .I2(\pixels_out[71]_i_6_n_0 ),
        .I3(pixels[23]),
        .I4(pixels[55]),
        .I5(\pixels_out[71]_i_7_n_0 ),
        .O(\pixels_out[71]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[71]_i_2__0 
       (.I0(\pixels_out[71]_i_5_n_0 ),
        .I1(\pixels_out_reg[71]_4 ),
        .I2(\pixels_out[71]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_5 ),
        .I4(\pixels_out_reg[55]_3 ),
        .I5(\pixels_out[71]_i_7_n_0 ),
        .O(\pixels_out[71]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0300000002003000)) 
    \pixels_out[71]_i_2__1 
       (.I0(sel0[0]),
        .I1(cmd_IBUF[0]),
        .I2(sel0[3]),
        .I3(cmd_IBUF[1]),
        .I4(sel0[1]),
        .I5(sel0[2]),
        .O(\pixels_out[71]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF11FFF1FF11D111)) 
    \pixels_out[71]_i_3 
       (.I0(cmd_IBUF[0]),
        .I1(cmd_IBUF[1]),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .I5(sel0[2]),
        .O(\pixels_out[71]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[71]_i_4 
       (.I0(\pixels_out[71]_i_5_n_0 ),
        .I1(\pixels_out_reg[71]_2 ),
        .I2(\pixels_out[71]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_3 ),
        .I4(\pixels_out_reg[55]_2 ),
        .I5(\pixels_out[71]_i_7_n_0 ),
        .O(\pixels_out[71]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h001F001000660060)) 
    \pixels_out[71]_i_5 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(cmd_IBUF[0]),
        .I3(sel0[3]),
        .I4(cmd_IBUF[1]),
        .I5(sel0[1]),
        .O(\pixels_out[71]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00006000)) 
    \pixels_out[71]_i_6 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(cmd_IBUF[1]),
        .I4(sel0[3]),
        .O(\pixels_out[71]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h08001000)) 
    \pixels_out[71]_i_7 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(cmd_IBUF[1]),
        .I4(sel0[1]),
        .O(\pixels_out[71]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[7]_i_1 
       (.I0(\pixels_out[7]_i_2__1_n_0 ),
        .I1(\pixels_out[7]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [7]),
        .I3(\pixels_out[7]_i_4_n_0 ),
        .O(buf_p[7]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[7]_i_1__0 
       (.I0(\pixels_out[7]_i_2__1_n_0 ),
        .I1(\pixels_out[7]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [15]),
        .I3(\pixels_out[7]_i_2_n_0 ),
        .O(buf_p_0[7]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \pixels_out[7]_i_1__1 
       (.I0(\pixels_out[7]_i_2__1_n_0 ),
        .I1(\pixels_out[7]_i_3_n_0 ),
        .I2(\pixels_out_reg[71]_1 [23]),
        .I3(\pixels_out[7]_i_2__0_n_0 ),
        .O(buf_p_1[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[7]_i_2 
       (.I0(\pixels_out[7]_i_5_n_0 ),
        .I1(pixels[7]),
        .I2(\pixels_out[7]_i_6_n_0 ),
        .I3(pixels[23]),
        .I4(pixels[55]),
        .I5(\pixels_out[7]_i_7_n_0 ),
        .O(\pixels_out[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[7]_i_2__0 
       (.I0(\pixels_out[7]_i_5_n_0 ),
        .I1(\pixels_out_reg[71]_4 ),
        .I2(\pixels_out[7]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_5 ),
        .I4(\pixels_out_reg[55]_3 ),
        .I5(\pixels_out[7]_i_7_n_0 ),
        .O(\pixels_out[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0040001000500040)) 
    \pixels_out[7]_i_2__1 
       (.I0(cmd_IBUF[0]),
        .I1(sel0[1]),
        .I2(cmd_IBUF[1]),
        .I3(sel0[3]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\pixels_out[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h00530A5000400840)) 
    \pixels_out[7]_i_3 
       (.I0(sel0[1]),
        .I1(cmd_IBUF[1]),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .I4(sel0[0]),
        .I5(cmd_IBUF[0]),
        .O(\pixels_out[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pixels_out[7]_i_4 
       (.I0(\pixels_out[7]_i_5_n_0 ),
        .I1(\pixels_out_reg[71]_2 ),
        .I2(\pixels_out[7]_i_6_n_0 ),
        .I3(\pixels_out_reg[71]_3 ),
        .I4(\pixels_out_reg[55]_2 ),
        .I5(\pixels_out[7]_i_7_n_0 ),
        .O(\pixels_out[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF11FFF1FF1111D1)) 
    \pixels_out[7]_i_5 
       (.I0(cmd_IBUF[0]),
        .I1(cmd_IBUF[1]),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .I5(sel0[2]),
        .O(\pixels_out[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \pixels_out[7]_i_6 
       (.I0(sel0[1]),
        .I1(cmd_IBUF[1]),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .O(\pixels_out[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h08000400)) 
    \pixels_out[7]_i_7 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(cmd_IBUF[1]),
        .I4(sel0[1]),
        .O(\pixels_out[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[8]_i_1 
       (.I0(\pixels_out[15]_i_2_n_0 ),
        .I1(\pixels_out[15]_i_3_n_0 ),
        .I2(\pixels_out_reg[56]_0 ),
        .I3(D[0]),
        .I4(\pixels_out[15]_i_4_n_0 ),
        .O(buf_p[8]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[8]_i_1__0 
       (.I0(\pixels_out[15]_i_2_n_0 ),
        .I1(\pixels_out[15]_i_3_n_0 ),
        .I2(pixels[8]),
        .I3(D[8]),
        .I4(\pixels_out[15]_i_4_n_0 ),
        .O(buf_p_0[8]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[8]_i_1__1 
       (.I0(\pixels_out[15]_i_2_n_0 ),
        .I1(\pixels_out[15]_i_3_n_0 ),
        .I2(\pixels_out_reg[56]_1 ),
        .I3(D[16]),
        .I4(\pixels_out[15]_i_4_n_0 ),
        .O(buf_p_1[8]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[9]_i_1 
       (.I0(\pixels_out[15]_i_2_n_0 ),
        .I1(\pixels_out[15]_i_3_n_0 ),
        .I2(\pixels_out_reg[57]_0 ),
        .I3(D[1]),
        .I4(\pixels_out[15]_i_4_n_0 ),
        .O(buf_p[9]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[9]_i_1__0 
       (.I0(\pixels_out[15]_i_2_n_0 ),
        .I1(\pixels_out[15]_i_3_n_0 ),
        .I2(pixels[9]),
        .I3(D[9]),
        .I4(\pixels_out[15]_i_4_n_0 ),
        .O(buf_p_0[9]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \pixels_out[9]_i_1__1 
       (.I0(\pixels_out[15]_i_2_n_0 ),
        .I1(\pixels_out[15]_i_3_n_0 ),
        .I2(\pixels_out_reg[57]_1 ),
        .I3(D[17]),
        .I4(\pixels_out[15]_i_4_n_0 ),
        .O(buf_p_1[9]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[0]),
        .Q(correct_pix_144[0]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[10]),
        .Q(correct_pix_144[10]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[11]),
        .Q(correct_pix_144[11]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[12]),
        .Q(correct_pix_144[12]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[13]),
        .Q(correct_pix_144[13]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[14]),
        .Q(correct_pix_144[14]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[15]),
        .Q(correct_pix_144[15]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[16]),
        .Q(correct_pix_144[16]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[17]),
        .Q(correct_pix_144[17]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[18]),
        .Q(correct_pix_144[18]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[19]),
        .Q(correct_pix_144[19]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[1]),
        .Q(correct_pix_144[1]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[20]),
        .Q(correct_pix_144[20]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[21]),
        .Q(correct_pix_144[21]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[22]),
        .Q(correct_pix_144[22]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[23]),
        .Q(correct_pix_144[23]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[24]),
        .Q(correct_pix_144[24]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[25]),
        .Q(correct_pix_144[25]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[26]),
        .Q(correct_pix_144[26]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[27]),
        .Q(correct_pix_144[27]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[28]),
        .Q(correct_pix_144[28]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[29]),
        .Q(correct_pix_144[29]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[2]),
        .Q(correct_pix_144[2]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[30]),
        .Q(correct_pix_144[30]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[31]),
        .Q(correct_pix_144[31]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[3]),
        .Q(correct_pix_144[3]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[40] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[40]),
        .Q(correct_pix_144[40]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[41] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[41]),
        .Q(correct_pix_144[41]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[42] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[42]),
        .Q(correct_pix_144[42]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[43] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[43]),
        .Q(correct_pix_144[43]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[44] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[44]),
        .Q(correct_pix_144[44]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[45] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[45]),
        .Q(correct_pix_144[45]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[46] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[46]),
        .Q(correct_pix_144[46]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[47] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[47]),
        .Q(correct_pix_144[47]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[48] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[48]),
        .Q(correct_pix_144[48]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[49] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[49]),
        .Q(correct_pix_144[49]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[4]),
        .Q(correct_pix_144[4]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[50] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[50]),
        .Q(correct_pix_144[50]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[51] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[51]),
        .Q(correct_pix_144[51]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[52] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[52]),
        .Q(correct_pix_144[52]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[53] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[53]),
        .Q(correct_pix_144[53]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[54] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[54]),
        .Q(correct_pix_144[54]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[55] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[55]),
        .Q(correct_pix_144[55]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[56] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[56]),
        .Q(\pixels_out_reg[71]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[57] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[57]),
        .Q(\pixels_out_reg[71]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[58] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[58]),
        .Q(\pixels_out_reg[71]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[59] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[59]),
        .Q(\pixels_out_reg[71]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[5]),
        .Q(correct_pix_144[5]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[60] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[60]),
        .Q(\pixels_out_reg[71]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[61] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[61]),
        .Q(\pixels_out_reg[71]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[62] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[62]),
        .Q(\pixels_out_reg[71]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[63] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[63]),
        .Q(\pixels_out_reg[71]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[64] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[64]),
        .Q(\pixels_out_reg[71]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[65] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[65]),
        .Q(\pixels_out_reg[71]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[66] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[66]),
        .Q(\pixels_out_reg[71]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[67] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[67]),
        .Q(\pixels_out_reg[71]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[68] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[68]),
        .Q(\pixels_out_reg[71]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[69] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[69]),
        .Q(\pixels_out_reg[71]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[6]),
        .Q(correct_pix_144[6]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[70] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[70]),
        .Q(\pixels_out_reg[71]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[71] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[71]),
        .Q(\pixels_out_reg[71]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[7]),
        .Q(correct_pix_144[7]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[8]),
        .Q(correct_pix_144[8]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(buf_p_1[9]),
        .Q(correct_pix_144[9]));
  FDCE #(
    .INIT(1'b0)) 
    \stato_p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[0]),
        .Q(sel0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \stato_p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[1]),
        .Q(sel0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \stato_p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[2]),
        .Q(sel0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \stato_p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[3]),
        .Q(sel0[3]));
endmodule

module CARRY_SAVE
   (\Sum_reg[17] ,
    D,
    Q,
    \VR_reg[18] ,
    \VR_reg[18]_0 ,
    \SP_reg[18] ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \op4_out_reg[18] );
  output [17:0]\Sum_reg[17] ;
  input [1:0]D;
  input [9:0]Q;
  input [9:0]\VR_reg[18] ;
  input [11:0]\VR_reg[18]_0 ;
  input [13:0]\SP_reg[18] ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [11:0]\op4_out_reg[18] ;

  wire BLOCCO1_n_1;
  wire [1:0]D;
  wire [9:0]Q;
  wire [18:5]SP1;
  wire SP10_out;
  wire SP12_out;
  wire SP14_out;
  wire SP16_out;
  wire SP18_out;
  wire [19:0]SP2;
  wire SP20_out;
  wire SP22_out;
  wire SP24_out;
  wire SP26_out;
  wire SP28_out;
  wire SP2_out;
  wire SP30_out;
  wire SP4_out;
  wire SP6_out;
  wire SP8_out;
  wire [13:0]\SP_reg[18] ;
  wire [17:0]\Sum_reg[17] ;
  wire [18:5]VR1;
  wire [19:4]VR2;
  wire [9:0]\VR_reg[18] ;
  wire [11:0]\VR_reg[18]_0 ;
  wire clk_IBUF_BUFG;
  wire [3:3]\dut/FOR_GEN[0].RCA4/S ;
  wire [18:0]op4_out;
  wire [11:0]\op4_out_reg[18] ;
  wire rst_IBUF;
  wire sp_int_18;
  wire [5:3]vr_int;

  STEP1 BLOCCO1
       (.D({sp_int_18,BLOCCO1_n_1,SP2_out,SP4_out,SP6_out,SP8_out,SP10_out,SP12_out,SP14_out,SP16_out,SP18_out,SP20_out,SP22_out,SP24_out,SP26_out,SP28_out,SP30_out,op4_out[1:0]}),
        .Q(Q),
        .\SP_reg[18]_0 ({SP1[18],SP1[16:5]}),
        .\SP_reg[18]_1 (\SP_reg[18] ),
        .\SP_reg[4]_0 (vr_int),
        .\VR_reg[18]_0 (VR1),
        .\VR_reg[18]_1 (\VR_reg[18] ),
        .\VR_reg[18]_2 (\VR_reg[18]_0 ),
        .\VR_reg[6]_0 (D),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[18]_0 ({op4_out[18],op4_out[10:5]}),
        .\op4_out_reg[18]_1 (\op4_out_reg[18] ),
        .rst_IBUF(rst_IBUF));
  STEP2 BLOCCO2
       (.D(vr_int),
        .Q(VR2),
        .S({\dut/FOR_GEN[0].RCA4/S ,SP2[2:0]}),
        .\SP_reg[19]_0 ({SP2[19],SP2[17:3]}),
        .\SP_reg[19]_1 ({sp_int_18,BLOCCO1_n_1,SP2_out,SP4_out,SP6_out,SP8_out,SP10_out,SP12_out,SP14_out,SP16_out,SP18_out,SP20_out,SP22_out,SP24_out,SP26_out,SP28_out,SP30_out}),
        .\VR_reg[19]_0 (VR1),
        .\VR_reg[19]_1 ({SP1[18],SP1[16:5]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .op4_out({op4_out[18],op4_out[10:5],op4_out[1:0]}),
        .rst_IBUF(rst_IBUF));
  Pipeline FINAL
       (.Q(VR2),
        .S(\dut/FOR_GEN[0].RCA4/S ),
        .SP2({SP2[19],SP2[17:0]}),
        .\Sum_reg[17]_0 (\Sum_reg[17] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

module CARRY_SAVE4_8
   (\central_pix_reg[7] ,
    \central_pix_reg[6] ,
    \central_pix_reg[5] ,
    \central_pix_reg[4] ,
    \central_pix_reg[3] ,
    \central_pix_reg[2] ,
    \central_pix_reg[1] ,
    \central_pix_reg[0] ,
    \Sum_reg[9] ,
    Q,
    \Sum_reg[8] ,
    \Sum_reg[7] ,
    \Sum_reg[6] ,
    \Sum_reg[6]_0 ,
    \Sum_reg[4] ,
    \Sum_reg[3] ,
    \Sum_reg[2] ,
    \Sum_reg[0] ,
    \Sum_reg[0]_0 ,
    \central_pix_reg[7]_0 ,
    \central_pix_reg[6]_0 ,
    \central_pix_reg[6]_1 ,
    \central_pix_reg[4]_0 ,
    \central_pix_reg[3]_0 ,
    \central_pix_reg[2]_0 ,
    \central_pix_reg[0]_0 ,
    \central_pix_reg[0]_1 ,
    buf_p,
    clk_IBUF_BUFG,
    \central_pix_reg[7]_1 ,
    rst_IBUF,
    D,
    \VR_reg[8] ,
    \op4_out_reg[7] );
  output \central_pix_reg[7] ;
  output \central_pix_reg[6] ;
  output \central_pix_reg[5] ;
  output \central_pix_reg[4] ;
  output \central_pix_reg[3] ;
  output \central_pix_reg[2] ;
  output \central_pix_reg[1] ;
  output \central_pix_reg[0] ;
  output \Sum_reg[9] ;
  output [9:0]Q;
  output \Sum_reg[8] ;
  output \Sum_reg[7] ;
  output \Sum_reg[6] ;
  output \Sum_reg[6]_0 ;
  output \Sum_reg[4] ;
  output \Sum_reg[3] ;
  output \Sum_reg[2] ;
  output \Sum_reg[0] ;
  output \Sum_reg[0]_0 ;
  output \central_pix_reg[7]_0 ;
  output \central_pix_reg[6]_0 ;
  output \central_pix_reg[6]_1 ;
  output \central_pix_reg[4]_0 ;
  output \central_pix_reg[3]_0 ;
  output \central_pix_reg[2]_0 ;
  output \central_pix_reg[0]_0 ;
  output \central_pix_reg[0]_1 ;
  input [7:0]buf_p;
  input clk_IBUF_BUFG;
  input \central_pix_reg[7]_1 ;
  input rst_IBUF;
  input [7:0]D;
  input [7:0]\VR_reg[8] ;
  input [7:0]\op4_out_reg[7] ;

  wire BLOCCO1_n_0;
  wire BLOCCO1_n_1;
  wire BLOCCO1_n_2;
  wire BLOCCO1_n_3;
  wire BLOCCO1_n_4;
  wire BLOCCO1_n_5;
  wire BLOCCO1_n_6;
  wire BLOCCO1_n_7;
  wire BLOCCO2_n_0;
  wire BLOCCO2_n_1;
  wire BLOCCO2_n_2;
  wire BLOCCO2_n_3;
  wire BLOCCO2_n_4;
  wire BLOCCO2_n_5;
  wire BLOCCO2_n_6;
  wire BLOCCO2_n_7;
  wire [7:0]D;
  wire [9:0]Q;
  wire [7:1]SP1;
  wire [0:0]SP2;
  wire \Sum_reg[0] ;
  wire \Sum_reg[0]_0 ;
  wire \Sum_reg[2] ;
  wire \Sum_reg[3] ;
  wire \Sum_reg[4] ;
  wire \Sum_reg[6] ;
  wire \Sum_reg[6]_0 ;
  wire \Sum_reg[7] ;
  wire \Sum_reg[8] ;
  wire \Sum_reg[9] ;
  wire [8:1]VR1;
  wire [7:0]\VR_reg[8] ;
  wire [7:0]buf_p;
  wire \central_pix_reg[0] ;
  wire \central_pix_reg[0]_0 ;
  wire \central_pix_reg[0]_1 ;
  wire \central_pix_reg[1] ;
  wire \central_pix_reg[2] ;
  wire \central_pix_reg[2]_0 ;
  wire \central_pix_reg[3] ;
  wire \central_pix_reg[3]_0 ;
  wire \central_pix_reg[4] ;
  wire \central_pix_reg[4]_0 ;
  wire \central_pix_reg[5] ;
  wire \central_pix_reg[6] ;
  wire \central_pix_reg[6]_0 ;
  wire \central_pix_reg[6]_1 ;
  wire \central_pix_reg[7] ;
  wire \central_pix_reg[7]_0 ;
  wire \central_pix_reg[7]_1 ;
  wire clk_IBUF_BUFG;
  wire \dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ;
  wire \dut/FOR_GEN[2].RCA4/Cint_1 ;
  wire [7:1]op4_out;
  wire [7:0]\op4_out_reg[7] ;
  wire rst_IBUF;
  wire [7:0]sp_int;
  wire [8:2]sum_p;
  wire [1:1]vr_int;

  FIRST_16 BLOCCO1
       (.D({VR1[8],sp_int}),
        .Q(op4_out),
        .\SP_reg[0]_0 (vr_int),
        .\SP_reg[7]_0 (SP1),
        .\SP_reg[7]_1 (D),
        .\VR_reg[7]_0 (VR1[7:1]),
        .\VR_reg[8]_0 (\VR_reg[8] ),
        .buf_p(buf_p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[7]_0 (\op4_out_reg[7] ),
        .\pixels_w_reg[32] (BLOCCO1_n_7),
        .\pixels_w_reg[33] (BLOCCO1_n_6),
        .\pixels_w_reg[34] (BLOCCO1_n_5),
        .\pixels_w_reg[35] (BLOCCO1_n_4),
        .\pixels_w_reg[36] (BLOCCO1_n_3),
        .\pixels_w_reg[37] (BLOCCO1_n_2),
        .\pixels_w_reg[38] (BLOCCO1_n_1),
        .\pixels_w_reg[39] (BLOCCO1_n_0),
        .rst_IBUF(rst_IBUF));
  SECOND_17 BLOCCO2
       (.D(vr_int),
        .Q(op4_out),
        .\SP_reg[7]_0 (sp_int),
        .VR1(VR1),
        .\VR_reg[7]_0 ({\dut/FOR_GEN[2].RCA4/Cint_1 ,sum_p,\dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ,SP2}),
        .\VR_reg[8]_0 (SP1),
        .\central_pix_reg[0]_FIFO_READY_GEN_c_1_0 (BLOCCO2_n_7),
        .\central_pix_reg[0]_FIFO_READY_GEN_c_1_1 (BLOCCO1_n_7),
        .\central_pix_reg[1]_FIFO_READY_GEN_c_1_0 (BLOCCO2_n_6),
        .\central_pix_reg[1]_FIFO_READY_GEN_c_1_1 (BLOCCO1_n_6),
        .\central_pix_reg[2]_FIFO_READY_GEN_c_1_0 (BLOCCO2_n_5),
        .\central_pix_reg[2]_FIFO_READY_GEN_c_1_1 (BLOCCO1_n_5),
        .\central_pix_reg[3]_FIFO_READY_GEN_c_1_0 (BLOCCO2_n_4),
        .\central_pix_reg[3]_FIFO_READY_GEN_c_1_1 (BLOCCO1_n_4),
        .\central_pix_reg[4]_FIFO_READY_GEN_c_1_0 (BLOCCO2_n_3),
        .\central_pix_reg[4]_FIFO_READY_GEN_c_1_1 (BLOCCO1_n_3),
        .\central_pix_reg[5]_FIFO_READY_GEN_c_1_0 (BLOCCO2_n_2),
        .\central_pix_reg[5]_FIFO_READY_GEN_c_1_1 (BLOCCO1_n_2),
        .\central_pix_reg[6]_FIFO_READY_GEN_c_1_0 (BLOCCO2_n_1),
        .\central_pix_reg[6]_FIFO_READY_GEN_c_1_1 (BLOCCO1_n_1),
        .\central_pix_reg[7] (\central_pix_reg[7]_1 ),
        .\central_pix_reg[7]_FIFO_READY_GEN_c_1_0 (BLOCCO2_n_0),
        .\central_pix_reg[7]_FIFO_READY_GEN_c_1_1 (BLOCCO1_n_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  PIPE_TO_ADDER_18 FINAL
       (.D({\dut/FOR_GEN[2].RCA4/Cint_1 ,sum_p,\dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ,SP2}),
        .Q(Q),
        .\Sum_reg[0]_0 (\Sum_reg[0] ),
        .\Sum_reg[0]_1 (\Sum_reg[0]_0 ),
        .\Sum_reg[2]_0 (\Sum_reg[2] ),
        .\Sum_reg[3]_0 (\Sum_reg[3] ),
        .\Sum_reg[4]_0 (\Sum_reg[4] ),
        .\Sum_reg[6]_0 (\Sum_reg[6] ),
        .\Sum_reg[6]_1 (\Sum_reg[6]_0 ),
        .\Sum_reg[7]_0 (\Sum_reg[7] ),
        .\Sum_reg[8]_0 (\Sum_reg[8] ),
        .\Sum_reg[9]_0 (\Sum_reg[9] ),
        .\central_pix_reg[0]_0 (\central_pix_reg[0] ),
        .\central_pix_reg[0]_1 (\central_pix_reg[0]_0 ),
        .\central_pix_reg[0]_2 (\central_pix_reg[0]_1 ),
        .\central_pix_reg[0]_3 (BLOCCO2_n_7),
        .\central_pix_reg[1]_0 (\central_pix_reg[1] ),
        .\central_pix_reg[1]_1 (BLOCCO2_n_6),
        .\central_pix_reg[2]_0 (\central_pix_reg[2] ),
        .\central_pix_reg[2]_1 (\central_pix_reg[2]_0 ),
        .\central_pix_reg[2]_2 (BLOCCO2_n_5),
        .\central_pix_reg[3]_0 (\central_pix_reg[3] ),
        .\central_pix_reg[3]_1 (\central_pix_reg[3]_0 ),
        .\central_pix_reg[3]_2 (BLOCCO2_n_4),
        .\central_pix_reg[4]_0 (\central_pix_reg[4] ),
        .\central_pix_reg[4]_1 (\central_pix_reg[4]_0 ),
        .\central_pix_reg[4]_2 (BLOCCO2_n_3),
        .\central_pix_reg[5]_0 (\central_pix_reg[5] ),
        .\central_pix_reg[5]_1 (BLOCCO2_n_2),
        .\central_pix_reg[6]_0 (\central_pix_reg[6] ),
        .\central_pix_reg[6]_1 (\central_pix_reg[6]_0 ),
        .\central_pix_reg[6]_2 (\central_pix_reg[6]_1 ),
        .\central_pix_reg[6]_3 (BLOCCO2_n_1),
        .\central_pix_reg[7]_0 (\central_pix_reg[7] ),
        .\central_pix_reg[7]_1 (\central_pix_reg[7]_0 ),
        .\central_pix_reg[7]_2 (BLOCCO2_n_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "CARRY_SAVE4_8" *) 
module CARRY_SAVE4_8_176
   (\Sum_reg[7] ,
    \op4_out_reg[3] ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \op4_out_reg[2] ,
    \op4_out_reg[1] ,
    \op4_out_reg[0] ,
    D,
    Q,
    \SP_reg[7] ,
    \VR_reg[6] ,
    \SP_reg[6] ,
    pixel_in_IBUF,
    rgb2gray_IBUF);
  output [7:0]\Sum_reg[7] ;
  input \op4_out_reg[3] ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \op4_out_reg[2] ;
  input \op4_out_reg[1] ;
  input \op4_out_reg[0] ;
  input [0:0]D;
  input [5:0]Q;
  input [6:0]\SP_reg[7] ;
  input [5:0]\VR_reg[6] ;
  input [6:0]\SP_reg[6] ;
  input [7:0]pixel_in_IBUF;
  input rgb2gray_IBUF;

  wire [0:0]D;
  wire \FA_f[4].FA_i/p ;
  wire \FA_f[5].FA_i/p ;
  wire \FA_f[6].FA_i/p ;
  wire \FA_f[7].FA_i/p ;
  wire [5:0]Q;
  wire [3:1]SP1;
  wire [0:0]SP2;
  wire [6:0]\SP_reg[6] ;
  wire [6:0]\SP_reg[7] ;
  wire [7:0]\Sum_reg[7] ;
  wire [3:1]VR1;
  wire [5:0]\VR_reg[6] ;
  wire clk_IBUF_BUFG;
  wire \dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ;
  wire [3:1]op4_out;
  wire \op4_out_reg[0] ;
  wire \op4_out_reg[1] ;
  wire \op4_out_reg[2] ;
  wire \op4_out_reg[3] ;
  wire [7:0]pixel_in_IBUF;
  wire rgb2gray_IBUF;
  wire rst_IBUF;
  wire [3:0]sp_int;
  wire [7:2]sum_p;
  wire [7:1]vr_int;

  FIRST_216 BLOCCO1
       (.D({\FA_f[7].FA_i/p ,\FA_f[6].FA_i/p ,\FA_f[5].FA_i/p ,\FA_f[4].FA_i/p ,sp_int}),
        .Q(Q),
        .\SP_reg[3]_0 (SP1),
        .\SP_reg[6]_0 ({vr_int[7:5],vr_int[1]}),
        .\SP_reg[6]_1 (\SP_reg[6] ),
        .\SP_reg[7]_0 (\SP_reg[7] ),
        .\VR_reg[3]_0 (VR1),
        .\VR_reg[6]_0 (\VR_reg[6] ),
        .\VR_reg[7]_0 (D),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[0]_0 (\op4_out_reg[0] ),
        .\op4_out_reg[1]_0 (\op4_out_reg[1] ),
        .\op4_out_reg[2]_0 (\op4_out_reg[2] ),
        .\op4_out_reg[3]_0 (op4_out),
        .\op4_out_reg[3]_1 (\op4_out_reg[3] ),
        .rst_IBUF(rst_IBUF));
  SECOND_217 BLOCCO2
       (.D({vr_int[7:5],vr_int[1]}),
        .\SP_reg[6]_0 ({sum_p,\dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ,SP2}),
        .\SP_reg[7]_0 ({\FA_f[7].FA_i/p ,\FA_f[6].FA_i/p ,\FA_f[5].FA_i/p ,\FA_f[4].FA_i/p ,sp_int}),
        .\VR_reg[4]_0 (op4_out),
        .\VR_reg[4]_1 (VR1),
        .\VR_reg[4]_2 (SP1),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  PIPE_TO_ADDER_218 FINAL
       (.D({sum_p,\dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ,SP2}),
        .\Sum_reg[7]_0 (\Sum_reg[7] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .pixel_in_IBUF(pixel_in_IBUF),
        .rgb2gray_IBUF(rgb2gray_IBUF),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "CARRY_SAVE4_8" *) 
module CARRY_SAVE4_8_177
   (\Sum_reg[5] ,
    Q,
    op1_B_p,
    clk_IBUF_BUFG,
    rst_IBUF,
    D,
    \SP_reg[5] ,
    \SP_reg[5]_0 ,
    \SP_reg[2] );
  output [5:0]\Sum_reg[5] ;
  output [5:0]Q;
  input [3:0]op1_B_p;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [0:0]D;
  input [5:0]\SP_reg[5] ;
  input [5:0]\SP_reg[5]_0 ;
  input [2:0]\SP_reg[2] ;

  wire [0:0]D;
  wire \FA_f[1].FA_i/p ;
  wire \FA_f[2].FA_i/p ;
  wire \FA_f[3].FA_i/p ;
  wire [5:0]Q;
  wire [0:0]SP2;
  wire [2:0]\SP_reg[2] ;
  wire [5:0]\SP_reg[5] ;
  wire [5:0]\SP_reg[5]_0 ;
  wire [5:0]\Sum_reg[5] ;
  wire clk_IBUF_BUFG;
  wire \dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ;
  wire \dut/FOR_GEN[1].RCA4/Cint_1 ;
  wire [3:0]op1_B_p;
  wire rst_IBUF;
  wire [0:0]sp_int;
  wire [4:2]sum_p;
  wire [4:1]vr_int;

  FIRST_211 BLOCCO1
       (.D(D),
        .\SP_reg[2]_0 (\SP_reg[2] ),
        .\SP_reg[3]_0 (vr_int),
        .\VR_reg[3]_0 ({\FA_f[3].FA_i/p ,\FA_f[2].FA_i/p ,\FA_f[1].FA_i/p ,sp_int}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .op1_B_p(op1_B_p),
        .rst_IBUF(rst_IBUF));
  SECOND_212 BLOCCO2
       (.D({\dut/FOR_GEN[1].RCA4/Cint_1 ,sum_p,\dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ,SP2}),
        .\SP_reg[3]_0 ({\FA_f[3].FA_i/p ,\FA_f[2].FA_i/p ,\FA_f[1].FA_i/p ,sp_int}),
        .\VR_reg[4]_0 (vr_int),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  PIPE_TO_ADDER_213 FINAL
       (.D({\dut/FOR_GEN[1].RCA4/Cint_1 ,sum_p,\dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ,SP2}),
        .Q(Q),
        .\SP_reg[5] (\SP_reg[5] ),
        .\SP_reg[5]_0 (\SP_reg[5]_0 ),
        .\Sum_reg[5]_0 (\Sum_reg[5] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "CARRY_SAVE4_8" *) 
module CARRY_SAVE4_8_178
   (\Sum_reg[6] ,
    Q,
    D,
    \SP_reg[5] ,
    \VR_reg[2] ,
    \VR_reg[7] ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \op4_out_reg[1] );
  output [0:0]\Sum_reg[6] ;
  output [6:0]Q;
  input [0:0]D;
  input [5:0]\SP_reg[5] ;
  input [1:0]\VR_reg[2] ;
  input [0:0]\VR_reg[7] ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [1:0]\op4_out_reg[1] ;

  wire [0:0]D;
  wire \FA_f[2].FA_i/p ;
  wire \FA_f[3].FA_i/p ;
  wire [6:0]Q;
  wire [5:1]SP1;
  wire [0:0]SP2;
  wire [5:0]\SP_reg[5] ;
  wire [0:0]\Sum_reg[6] ;
  wire [1:1]VR1;
  wire [1:0]\VR_reg[2] ;
  wire [0:0]\VR_reg[7] ;
  wire clk_IBUF_BUFG;
  wire \dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ;
  wire \dut/FOR_GEN[1].RCA4/Cint_2 ;
  wire [1:1]op4_out;
  wire [1:0]\op4_out_reg[1] ;
  wire rst_IBUF;
  wire [1:0]sp_int;
  wire [5:2]sum_p;
  wire [4:1]vr_int;

  FIRST_205 BLOCCO1
       (.D({SP1[5:4],\FA_f[3].FA_i/p ,\FA_f[2].FA_i/p ,sp_int}),
        .Q(op4_out),
        .\SP_reg[1]_0 (SP1[1]),
        .\SP_reg[3]_0 ({vr_int[4:3],vr_int[1]}),
        .\SP_reg[5]_0 (\SP_reg[5] ),
        .\VR_reg[1]_0 (VR1),
        .\VR_reg[2]_0 (\VR_reg[2] ),
        .\VR_reg[3]_0 (D),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[1]_0 (\op4_out_reg[1] ),
        .rst_IBUF(rst_IBUF));
  SECOND_206 BLOCCO2
       (.D({vr_int[4:3],vr_int[1]}),
        .Q(op4_out),
        .SP1({SP1[5:4],SP1[1]}),
        .\SP_reg[3]_0 ({\FA_f[3].FA_i/p ,\FA_f[2].FA_i/p ,sp_int}),
        .\SP_reg[5]_0 ({\dut/FOR_GEN[1].RCA4/Cint_2 ,sum_p,\dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ,SP2}),
        .\VR_reg[2]_0 (VR1),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  PIPE_TO_ADDER_207 FINAL
       (.D({\dut/FOR_GEN[1].RCA4/Cint_2 ,sum_p,\dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ,SP2}),
        .Q(Q),
        .\Sum_reg[6]_0 (\Sum_reg[6] ),
        .\VR_reg[7] (\VR_reg[7] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "CARRY_SAVE4_8" *) 
module CARRY_SAVE4_8_179
   (\Sum_reg[6] ,
    Q,
    \SP_reg[6] ,
    clk_IBUF_BUFG,
    rst_IBUF,
    D,
    \SP_reg[6]_0 ,
    \SP_reg[3] );
  output [0:0]\Sum_reg[6] ;
  output [7:0]Q;
  input [5:0]\SP_reg[6] ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [1:0]D;
  input [0:0]\SP_reg[6]_0 ;
  input [3:0]\SP_reg[3] ;

  wire [1:0]D;
  wire \FA_f[1].FA_i/p ;
  wire \FA_f[2].FA_i/p ;
  wire \FA_f[3].FA_i/p ;
  wire \FA_f[4].FA_i/p ;
  wire [7:0]Q;
  wire [6:5]SP1;
  wire [0:0]SP2;
  wire [3:0]\SP_reg[3] ;
  wire [5:0]\SP_reg[6] ;
  wire [0:0]\SP_reg[6]_0 ;
  wire [0:0]\Sum_reg[6] ;
  wire clk_IBUF_BUFG;
  wire \dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ;
  wire \dut/FOR_GEN[1].RCA4/Cint_3 ;
  wire rst_IBUF;
  wire [0:0]sp_int;
  wire [6:2]sum_p;
  wire [5:1]vr_int;

  FIRST_200 BLOCCO1
       (.D({SP1,\FA_f[4].FA_i/p ,\FA_f[3].FA_i/p ,\FA_f[2].FA_i/p ,\FA_f[1].FA_i/p ,sp_int}),
        .\SP_reg[3]_0 (\SP_reg[3] ),
        .\SP_reg[4]_0 (vr_int),
        .\SP_reg[6]_0 (\SP_reg[6] ),
        .\VR_reg[4]_0 (D),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  SECOND_201 BLOCCO2
       (.D({\dut/FOR_GEN[1].RCA4/Cint_3 ,sum_p,\dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ,SP2}),
        .\SP_reg[6]_0 ({SP1,\FA_f[4].FA_i/p ,\FA_f[3].FA_i/p ,\FA_f[2].FA_i/p ,\FA_f[1].FA_i/p ,sp_int}),
        .\VR_reg[5]_0 (vr_int),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  PIPE_TO_ADDER_202 FINAL
       (.D({\dut/FOR_GEN[1].RCA4/Cint_3 ,sum_p,\dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ,SP2}),
        .Q(Q),
        .\SP_reg[6] (\SP_reg[6]_0 ),
        .\Sum_reg[6]_0 (\Sum_reg[6] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "CARRY_SAVE4_8" *) 
module CARRY_SAVE4_8_260
   (\central_pix_reg[7] ,
    \central_pix_reg[6] ,
    \central_pix_reg[5] ,
    \central_pix_reg[4] ,
    \central_pix_reg[3] ,
    \central_pix_reg[2] ,
    \central_pix_reg[1] ,
    \central_pix_reg[0] ,
    \Sum_reg[9] ,
    Q,
    \Sum_reg[8] ,
    \Sum_reg[7] ,
    \Sum_reg[6] ,
    \Sum_reg[6]_0 ,
    \Sum_reg[4] ,
    \Sum_reg[3] ,
    \Sum_reg[2] ,
    \Sum_reg[0] ,
    \Sum_reg[0]_0 ,
    \central_pix_reg[7]_0 ,
    \central_pix_reg[6]_0 ,
    \central_pix_reg[6]_1 ,
    \central_pix_reg[4]_0 ,
    \central_pix_reg[3]_0 ,
    \central_pix_reg[2]_0 ,
    \central_pix_reg[0]_0 ,
    \central_pix_reg[0]_1 ,
    \central_pix_reg[7]_FIFO_READY_GEN_c_1 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \central_pix_reg[7]_1 ,
    D,
    \VR_reg[8] ,
    \op4_out_reg[7] );
  output \central_pix_reg[7] ;
  output \central_pix_reg[6] ;
  output \central_pix_reg[5] ;
  output \central_pix_reg[4] ;
  output \central_pix_reg[3] ;
  output \central_pix_reg[2] ;
  output \central_pix_reg[1] ;
  output \central_pix_reg[0] ;
  output \Sum_reg[9] ;
  output [9:0]Q;
  output \Sum_reg[8] ;
  output \Sum_reg[7] ;
  output \Sum_reg[6] ;
  output \Sum_reg[6]_0 ;
  output \Sum_reg[4] ;
  output \Sum_reg[3] ;
  output \Sum_reg[2] ;
  output \Sum_reg[0] ;
  output \Sum_reg[0]_0 ;
  output \central_pix_reg[7]_0 ;
  output \central_pix_reg[6]_0 ;
  output \central_pix_reg[6]_1 ;
  output \central_pix_reg[4]_0 ;
  output \central_pix_reg[3]_0 ;
  output \central_pix_reg[2]_0 ;
  output \central_pix_reg[0]_0 ;
  output \central_pix_reg[0]_1 ;
  input [7:0]\central_pix_reg[7]_FIFO_READY_GEN_c_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \central_pix_reg[7]_1 ;
  input [7:0]D;
  input [7:0]\VR_reg[8] ;
  input [7:0]\op4_out_reg[7] ;

  wire BLOCCO1_n_0;
  wire BLOCCO1_n_1;
  wire BLOCCO1_n_2;
  wire BLOCCO1_n_3;
  wire BLOCCO1_n_4;
  wire BLOCCO1_n_5;
  wire BLOCCO1_n_6;
  wire BLOCCO1_n_7;
  wire BLOCCO2_n_0;
  wire BLOCCO2_n_1;
  wire BLOCCO2_n_2;
  wire BLOCCO2_n_3;
  wire BLOCCO2_n_4;
  wire BLOCCO2_n_5;
  wire BLOCCO2_n_6;
  wire BLOCCO2_n_7;
  wire [7:0]D;
  wire [9:0]Q;
  wire [7:1]SP1;
  wire [0:0]SP2;
  wire \Sum_reg[0] ;
  wire \Sum_reg[0]_0 ;
  wire \Sum_reg[2] ;
  wire \Sum_reg[3] ;
  wire \Sum_reg[4] ;
  wire \Sum_reg[6] ;
  wire \Sum_reg[6]_0 ;
  wire \Sum_reg[7] ;
  wire \Sum_reg[8] ;
  wire \Sum_reg[9] ;
  wire [8:1]VR1;
  wire [7:0]\VR_reg[8] ;
  wire \central_pix_reg[0] ;
  wire \central_pix_reg[0]_0 ;
  wire \central_pix_reg[0]_1 ;
  wire \central_pix_reg[1] ;
  wire \central_pix_reg[2] ;
  wire \central_pix_reg[2]_0 ;
  wire \central_pix_reg[3] ;
  wire \central_pix_reg[3]_0 ;
  wire \central_pix_reg[4] ;
  wire \central_pix_reg[4]_0 ;
  wire \central_pix_reg[5] ;
  wire \central_pix_reg[6] ;
  wire \central_pix_reg[6]_0 ;
  wire \central_pix_reg[6]_1 ;
  wire \central_pix_reg[7] ;
  wire \central_pix_reg[7]_0 ;
  wire \central_pix_reg[7]_1 ;
  wire [7:0]\central_pix_reg[7]_FIFO_READY_GEN_c_1 ;
  wire clk_IBUF_BUFG;
  wire \dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ;
  wire \dut/FOR_GEN[2].RCA4/Cint_1 ;
  wire [7:1]op4_out;
  wire [7:0]\op4_out_reg[7] ;
  wire rst_IBUF;
  wire [7:0]sp_int;
  wire [8:2]sum_p;
  wire [1:1]vr_int;

  FIRST_272 BLOCCO1
       (.D({VR1[8],sp_int}),
        .Q(op4_out),
        .\SP_reg[0]_0 (vr_int),
        .\SP_reg[7]_0 (SP1),
        .\SP_reg[7]_1 (D),
        .\VR_reg[7]_0 (VR1[7:1]),
        .\VR_reg[8]_0 (\VR_reg[8] ),
        .\central_pix_reg[7]_FIFO_READY_GEN_c_1 (\central_pix_reg[7]_FIFO_READY_GEN_c_1 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[7]_0 (\op4_out_reg[7] ),
        .\pixels_w_reg[176] (BLOCCO1_n_7),
        .\pixels_w_reg[177] (BLOCCO1_n_6),
        .\pixels_w_reg[178] (BLOCCO1_n_5),
        .\pixels_w_reg[179] (BLOCCO1_n_4),
        .\pixels_w_reg[180] (BLOCCO1_n_3),
        .\pixels_w_reg[181] (BLOCCO1_n_2),
        .\pixels_w_reg[182] (BLOCCO1_n_1),
        .\pixels_w_reg[183] (BLOCCO1_n_0),
        .rst_IBUF(rst_IBUF));
  SECOND_273 BLOCCO2
       (.D(vr_int),
        .Q(op4_out),
        .\SP_reg[7]_0 (sp_int),
        .VR1(VR1),
        .\VR_reg[7]_0 ({\dut/FOR_GEN[2].RCA4/Cint_1 ,sum_p,\dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ,SP2}),
        .\VR_reg[8]_0 (SP1),
        .\central_pix_reg[0]_FIFO_READY_GEN_c_1_0 (BLOCCO2_n_7),
        .\central_pix_reg[0]_FIFO_READY_GEN_c_1_1 (BLOCCO1_n_7),
        .\central_pix_reg[1]_FIFO_READY_GEN_c_1_0 (BLOCCO2_n_6),
        .\central_pix_reg[1]_FIFO_READY_GEN_c_1_1 (BLOCCO1_n_6),
        .\central_pix_reg[2]_FIFO_READY_GEN_c_1_0 (BLOCCO2_n_5),
        .\central_pix_reg[2]_FIFO_READY_GEN_c_1_1 (BLOCCO1_n_5),
        .\central_pix_reg[3]_FIFO_READY_GEN_c_1_0 (BLOCCO2_n_4),
        .\central_pix_reg[3]_FIFO_READY_GEN_c_1_1 (BLOCCO1_n_4),
        .\central_pix_reg[4]_FIFO_READY_GEN_c_1_0 (BLOCCO2_n_3),
        .\central_pix_reg[4]_FIFO_READY_GEN_c_1_1 (BLOCCO1_n_3),
        .\central_pix_reg[5]_FIFO_READY_GEN_c_1_0 (BLOCCO2_n_2),
        .\central_pix_reg[5]_FIFO_READY_GEN_c_1_1 (BLOCCO1_n_2),
        .\central_pix_reg[6]_FIFO_READY_GEN_c_1_0 (BLOCCO2_n_1),
        .\central_pix_reg[6]_FIFO_READY_GEN_c_1_1 (BLOCCO1_n_1),
        .\central_pix_reg[7] (\central_pix_reg[7]_1 ),
        .\central_pix_reg[7]_FIFO_READY_GEN_c_1_0 (BLOCCO2_n_0),
        .\central_pix_reg[7]_FIFO_READY_GEN_c_1_1 (BLOCCO1_n_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  PIPE_TO_ADDER_274 FINAL
       (.D({\dut/FOR_GEN[2].RCA4/Cint_1 ,sum_p,\dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ,SP2}),
        .Q(Q),
        .\Sum_reg[0]_0 (\Sum_reg[0] ),
        .\Sum_reg[0]_1 (\Sum_reg[0]_0 ),
        .\Sum_reg[2]_0 (\Sum_reg[2] ),
        .\Sum_reg[3]_0 (\Sum_reg[3] ),
        .\Sum_reg[4]_0 (\Sum_reg[4] ),
        .\Sum_reg[6]_0 (\Sum_reg[6] ),
        .\Sum_reg[6]_1 (\Sum_reg[6]_0 ),
        .\Sum_reg[7]_0 (\Sum_reg[7] ),
        .\Sum_reg[8]_0 (\Sum_reg[8] ),
        .\Sum_reg[9]_0 (\Sum_reg[9] ),
        .\central_pix_reg[0]_0 (\central_pix_reg[0] ),
        .\central_pix_reg[0]_1 (\central_pix_reg[0]_0 ),
        .\central_pix_reg[0]_2 (\central_pix_reg[0]_1 ),
        .\central_pix_reg[0]_3 (BLOCCO2_n_7),
        .\central_pix_reg[1]_0 (\central_pix_reg[1] ),
        .\central_pix_reg[1]_1 (BLOCCO2_n_6),
        .\central_pix_reg[2]_0 (\central_pix_reg[2] ),
        .\central_pix_reg[2]_1 (\central_pix_reg[2]_0 ),
        .\central_pix_reg[2]_2 (BLOCCO2_n_5),
        .\central_pix_reg[3]_0 (\central_pix_reg[3] ),
        .\central_pix_reg[3]_1 (\central_pix_reg[3]_0 ),
        .\central_pix_reg[3]_2 (BLOCCO2_n_4),
        .\central_pix_reg[4]_0 (\central_pix_reg[4] ),
        .\central_pix_reg[4]_1 (\central_pix_reg[4]_0 ),
        .\central_pix_reg[4]_2 (BLOCCO2_n_3),
        .\central_pix_reg[5]_0 (\central_pix_reg[5] ),
        .\central_pix_reg[5]_1 (BLOCCO2_n_2),
        .\central_pix_reg[6]_0 (\central_pix_reg[6] ),
        .\central_pix_reg[6]_1 (\central_pix_reg[6]_0 ),
        .\central_pix_reg[6]_2 (\central_pix_reg[6]_1 ),
        .\central_pix_reg[6]_3 (BLOCCO2_n_1),
        .\central_pix_reg[7]_0 (\central_pix_reg[7] ),
        .\central_pix_reg[7]_1 (\central_pix_reg[7]_0 ),
        .\central_pix_reg[7]_2 (BLOCCO2_n_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "CARRY_SAVE4_8" *) 
module CARRY_SAVE4_8_261
   (\Sum_reg[9] ,
    Q,
    \Sum_reg[8] ,
    \Sum_reg[7] ,
    \Sum_reg[6] ,
    \Sum_reg[6]_0 ,
    \Sum_reg[4] ,
    \Sum_reg[3] ,
    \Sum_reg[2] ,
    \Sum_reg[0] ,
    \Sum_reg[0]_0 ,
    \SP_reg[7] ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \VR_reg[8] ,
    \op4_out_reg[7] );
  output \Sum_reg[9] ;
  output [9:0]Q;
  output \Sum_reg[8] ;
  output \Sum_reg[7] ;
  output \Sum_reg[6] ;
  output \Sum_reg[6]_0 ;
  output \Sum_reg[4] ;
  output \Sum_reg[3] ;
  output \Sum_reg[2] ;
  output \Sum_reg[0] ;
  output \Sum_reg[0]_0 ;
  input [7:0]\SP_reg[7] ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [7:0]\VR_reg[8] ;
  input [7:0]\op4_out_reg[7] ;

  wire [9:0]Q;
  wire [7:1]SP1;
  wire [0:0]SP2;
  wire [7:0]\SP_reg[7] ;
  wire \Sum_reg[0] ;
  wire \Sum_reg[0]_0 ;
  wire \Sum_reg[2] ;
  wire \Sum_reg[3] ;
  wire \Sum_reg[4] ;
  wire \Sum_reg[6] ;
  wire \Sum_reg[6]_0 ;
  wire \Sum_reg[7] ;
  wire \Sum_reg[8] ;
  wire \Sum_reg[9] ;
  wire [8:1]VR1;
  wire [7:0]\VR_reg[8] ;
  wire clk_IBUF_BUFG;
  wire \dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ;
  wire \dut/FOR_GEN[2].RCA4/Cint_1 ;
  wire [7:1]op4_out;
  wire [7:0]\op4_out_reg[7] ;
  wire rst_IBUF;
  wire [7:0]sp_int;
  wire [8:2]sum_p;
  wire [1:1]vr_int;

  FIRST_262 BLOCCO1
       (.D({VR1[8],sp_int}),
        .Q(op4_out),
        .\SP_reg[0]_0 (vr_int),
        .\SP_reg[7]_0 (SP1),
        .\SP_reg[7]_1 (\SP_reg[7] ),
        .\VR_reg[7]_0 (VR1[7:1]),
        .\VR_reg[8]_0 (\VR_reg[8] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[7]_0 (\op4_out_reg[7] ),
        .rst_IBUF(rst_IBUF));
  SECOND_263 BLOCCO2
       (.D(vr_int),
        .Q(op4_out),
        .\SP_reg[7]_0 (sp_int),
        .VR1(VR1),
        .\VR_reg[7]_0 ({\dut/FOR_GEN[2].RCA4/Cint_1 ,sum_p,\dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ,SP2}),
        .\VR_reg[8]_0 (SP1),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  PIPE_TO_ADDER_264 FINAL
       (.D({\dut/FOR_GEN[2].RCA4/Cint_1 ,sum_p,\dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ,SP2}),
        .Q(Q),
        .\Sum_reg[0]_0 (\Sum_reg[0] ),
        .\Sum_reg[0]_1 (\Sum_reg[0]_0 ),
        .\Sum_reg[2]_0 (\Sum_reg[2] ),
        .\Sum_reg[3]_0 (\Sum_reg[3] ),
        .\Sum_reg[4]_0 (\Sum_reg[4] ),
        .\Sum_reg[6]_0 (\Sum_reg[6] ),
        .\Sum_reg[6]_1 (\Sum_reg[6]_0 ),
        .\Sum_reg[7]_0 (\Sum_reg[7] ),
        .\Sum_reg[8]_0 (\Sum_reg[8] ),
        .\Sum_reg[9]_0 (\Sum_reg[9] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "CARRY_SAVE4_8" *) 
module CARRY_SAVE4_8_447
   (\central_pix_reg[7] ,
    \central_pix_reg[6] ,
    \central_pix_reg[5] ,
    \central_pix_reg[4] ,
    \central_pix_reg[3] ,
    \central_pix_reg[2] ,
    \central_pix_reg[1] ,
    \central_pix_reg[0] ,
    \Sum_reg[9] ,
    Q,
    \Sum_reg[8] ,
    \Sum_reg[7] ,
    \Sum_reg[6] ,
    \Sum_reg[6]_0 ,
    \Sum_reg[4] ,
    \Sum_reg[3] ,
    \Sum_reg[2] ,
    \Sum_reg[0] ,
    \Sum_reg[0]_0 ,
    \central_pix_reg[7]_0 ,
    \central_pix_reg[6]_0 ,
    \central_pix_reg[6]_1 ,
    \central_pix_reg[4]_0 ,
    \central_pix_reg[3]_0 ,
    \central_pix_reg[2]_0 ,
    \central_pix_reg[0]_0 ,
    \central_pix_reg[0]_1 ,
    buf_p,
    clk_IBUF_BUFG,
    rst_IBUF,
    \central_pix_reg[7]_1 ,
    D,
    \VR_reg[8] ,
    \op4_out_reg[7] );
  output \central_pix_reg[7] ;
  output \central_pix_reg[6] ;
  output \central_pix_reg[5] ;
  output \central_pix_reg[4] ;
  output \central_pix_reg[3] ;
  output \central_pix_reg[2] ;
  output \central_pix_reg[1] ;
  output \central_pix_reg[0] ;
  output \Sum_reg[9] ;
  output [9:0]Q;
  output \Sum_reg[8] ;
  output \Sum_reg[7] ;
  output \Sum_reg[6] ;
  output \Sum_reg[6]_0 ;
  output \Sum_reg[4] ;
  output \Sum_reg[3] ;
  output \Sum_reg[2] ;
  output \Sum_reg[0] ;
  output \Sum_reg[0]_0 ;
  output \central_pix_reg[7]_0 ;
  output \central_pix_reg[6]_0 ;
  output \central_pix_reg[6]_1 ;
  output \central_pix_reg[4]_0 ;
  output \central_pix_reg[3]_0 ;
  output \central_pix_reg[2]_0 ;
  output \central_pix_reg[0]_0 ;
  output \central_pix_reg[0]_1 ;
  input [7:0]buf_p;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \central_pix_reg[7]_1 ;
  input [7:0]D;
  input [7:0]\VR_reg[8] ;
  input [7:0]\op4_out_reg[7] ;

  wire BLOCCO1_n_0;
  wire BLOCCO1_n_1;
  wire BLOCCO1_n_2;
  wire BLOCCO1_n_3;
  wire BLOCCO1_n_4;
  wire BLOCCO1_n_5;
  wire BLOCCO1_n_6;
  wire BLOCCO1_n_7;
  wire BLOCCO2_n_0;
  wire BLOCCO2_n_1;
  wire BLOCCO2_n_2;
  wire BLOCCO2_n_3;
  wire BLOCCO2_n_4;
  wire BLOCCO2_n_5;
  wire BLOCCO2_n_6;
  wire BLOCCO2_n_7;
  wire [7:0]D;
  wire [9:0]Q;
  wire [7:1]SP1;
  wire [0:0]SP2;
  wire \Sum_reg[0] ;
  wire \Sum_reg[0]_0 ;
  wire \Sum_reg[2] ;
  wire \Sum_reg[3] ;
  wire \Sum_reg[4] ;
  wire \Sum_reg[6] ;
  wire \Sum_reg[6]_0 ;
  wire \Sum_reg[7] ;
  wire \Sum_reg[8] ;
  wire \Sum_reg[9] ;
  wire [8:1]VR1;
  wire [7:0]\VR_reg[8] ;
  wire [7:0]buf_p;
  wire \central_pix_reg[0] ;
  wire \central_pix_reg[0]_0 ;
  wire \central_pix_reg[0]_1 ;
  wire \central_pix_reg[1] ;
  wire \central_pix_reg[2] ;
  wire \central_pix_reg[2]_0 ;
  wire \central_pix_reg[3] ;
  wire \central_pix_reg[3]_0 ;
  wire \central_pix_reg[4] ;
  wire \central_pix_reg[4]_0 ;
  wire \central_pix_reg[5] ;
  wire \central_pix_reg[6] ;
  wire \central_pix_reg[6]_0 ;
  wire \central_pix_reg[6]_1 ;
  wire \central_pix_reg[7] ;
  wire \central_pix_reg[7]_0 ;
  wire \central_pix_reg[7]_1 ;
  wire clk_IBUF_BUFG;
  wire \dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ;
  wire \dut/FOR_GEN[2].RCA4/Cint_1 ;
  wire [7:1]op4_out;
  wire [7:0]\op4_out_reg[7] ;
  wire rst_IBUF;
  wire [7:0]sp_int;
  wire [8:2]sum_p;
  wire [1:1]vr_int;

  FIRST_459 BLOCCO1
       (.D({VR1[8],sp_int}),
        .Q(op4_out),
        .\SP_reg[0]_0 (vr_int),
        .\SP_reg[7]_0 (SP1),
        .\SP_reg[7]_1 (D),
        .\VR_reg[7]_0 (VR1[7:1]),
        .\VR_reg[8]_0 (\VR_reg[8] ),
        .buf_p(buf_p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[7]_0 (\op4_out_reg[7] ),
        .\pixels_w_reg[104] (BLOCCO1_n_7),
        .\pixels_w_reg[105] (BLOCCO1_n_6),
        .\pixels_w_reg[106] (BLOCCO1_n_5),
        .\pixels_w_reg[107] (BLOCCO1_n_4),
        .\pixels_w_reg[108] (BLOCCO1_n_3),
        .\pixels_w_reg[109] (BLOCCO1_n_2),
        .\pixels_w_reg[110] (BLOCCO1_n_1),
        .\pixels_w_reg[111] (BLOCCO1_n_0),
        .rst_IBUF(rst_IBUF));
  SECOND_460 BLOCCO2
       (.D(vr_int),
        .Q(op4_out),
        .\SP_reg[7]_0 (sp_int),
        .VR1(VR1),
        .\VR_reg[7]_0 ({\dut/FOR_GEN[2].RCA4/Cint_1 ,sum_p,\dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ,SP2}),
        .\VR_reg[8]_0 (SP1),
        .\central_pix_reg[0]_FIFO_READY_GEN_c_1_0 (BLOCCO2_n_7),
        .\central_pix_reg[0]_FIFO_READY_GEN_c_1_1 (BLOCCO1_n_7),
        .\central_pix_reg[1]_FIFO_READY_GEN_c_1_0 (BLOCCO2_n_6),
        .\central_pix_reg[1]_FIFO_READY_GEN_c_1_1 (BLOCCO1_n_6),
        .\central_pix_reg[2]_FIFO_READY_GEN_c_1_0 (BLOCCO2_n_5),
        .\central_pix_reg[2]_FIFO_READY_GEN_c_1_1 (BLOCCO1_n_5),
        .\central_pix_reg[3]_FIFO_READY_GEN_c_1_0 (BLOCCO2_n_4),
        .\central_pix_reg[3]_FIFO_READY_GEN_c_1_1 (BLOCCO1_n_4),
        .\central_pix_reg[4]_FIFO_READY_GEN_c_1_0 (BLOCCO2_n_3),
        .\central_pix_reg[4]_FIFO_READY_GEN_c_1_1 (BLOCCO1_n_3),
        .\central_pix_reg[5]_FIFO_READY_GEN_c_1_0 (BLOCCO2_n_2),
        .\central_pix_reg[5]_FIFO_READY_GEN_c_1_1 (BLOCCO1_n_2),
        .\central_pix_reg[6]_FIFO_READY_GEN_c_1_0 (BLOCCO2_n_1),
        .\central_pix_reg[6]_FIFO_READY_GEN_c_1_1 (BLOCCO1_n_1),
        .\central_pix_reg[7] (\central_pix_reg[7]_1 ),
        .\central_pix_reg[7]_FIFO_READY_GEN_c_1_0 (BLOCCO2_n_0),
        .\central_pix_reg[7]_FIFO_READY_GEN_c_1_1 (BLOCCO1_n_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  PIPE_TO_ADDER_461 FINAL
       (.D({\dut/FOR_GEN[2].RCA4/Cint_1 ,sum_p,\dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ,SP2}),
        .Q(Q),
        .\Sum_reg[0]_0 (\Sum_reg[0] ),
        .\Sum_reg[0]_1 (\Sum_reg[0]_0 ),
        .\Sum_reg[2]_0 (\Sum_reg[2] ),
        .\Sum_reg[3]_0 (\Sum_reg[3] ),
        .\Sum_reg[4]_0 (\Sum_reg[4] ),
        .\Sum_reg[6]_0 (\Sum_reg[6] ),
        .\Sum_reg[6]_1 (\Sum_reg[6]_0 ),
        .\Sum_reg[7]_0 (\Sum_reg[7] ),
        .\Sum_reg[8]_0 (\Sum_reg[8] ),
        .\Sum_reg[9]_0 (\Sum_reg[9] ),
        .\central_pix_reg[0]_0 (\central_pix_reg[0] ),
        .\central_pix_reg[0]_1 (\central_pix_reg[0]_0 ),
        .\central_pix_reg[0]_2 (\central_pix_reg[0]_1 ),
        .\central_pix_reg[0]_3 (BLOCCO2_n_7),
        .\central_pix_reg[1]_0 (\central_pix_reg[1] ),
        .\central_pix_reg[1]_1 (BLOCCO2_n_6),
        .\central_pix_reg[2]_0 (\central_pix_reg[2] ),
        .\central_pix_reg[2]_1 (\central_pix_reg[2]_0 ),
        .\central_pix_reg[2]_2 (BLOCCO2_n_5),
        .\central_pix_reg[3]_0 (\central_pix_reg[3] ),
        .\central_pix_reg[3]_1 (\central_pix_reg[3]_0 ),
        .\central_pix_reg[3]_2 (BLOCCO2_n_4),
        .\central_pix_reg[4]_0 (\central_pix_reg[4] ),
        .\central_pix_reg[4]_1 (\central_pix_reg[4]_0 ),
        .\central_pix_reg[4]_2 (BLOCCO2_n_3),
        .\central_pix_reg[5]_0 (\central_pix_reg[5] ),
        .\central_pix_reg[5]_1 (BLOCCO2_n_2),
        .\central_pix_reg[6]_0 (\central_pix_reg[6] ),
        .\central_pix_reg[6]_1 (\central_pix_reg[6]_0 ),
        .\central_pix_reg[6]_2 (\central_pix_reg[6]_1 ),
        .\central_pix_reg[6]_3 (BLOCCO2_n_1),
        .\central_pix_reg[7]_0 (\central_pix_reg[7] ),
        .\central_pix_reg[7]_1 (\central_pix_reg[7]_0 ),
        .\central_pix_reg[7]_2 (BLOCCO2_n_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "CARRY_SAVE4_8" *) 
module CARRY_SAVE4_8_448
   (\Sum_reg[9] ,
    Q,
    \Sum_reg[8] ,
    \Sum_reg[7] ,
    \Sum_reg[6] ,
    \Sum_reg[6]_0 ,
    \Sum_reg[4] ,
    \Sum_reg[3] ,
    \Sum_reg[2] ,
    \Sum_reg[0] ,
    \Sum_reg[0]_0 ,
    \SP_reg[7] ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \VR_reg[8] ,
    \op4_out_reg[7] );
  output \Sum_reg[9] ;
  output [9:0]Q;
  output \Sum_reg[8] ;
  output \Sum_reg[7] ;
  output \Sum_reg[6] ;
  output \Sum_reg[6]_0 ;
  output \Sum_reg[4] ;
  output \Sum_reg[3] ;
  output \Sum_reg[2] ;
  output \Sum_reg[0] ;
  output \Sum_reg[0]_0 ;
  input [7:0]\SP_reg[7] ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [7:0]\VR_reg[8] ;
  input [7:0]\op4_out_reg[7] ;

  wire [9:0]Q;
  wire [7:1]SP1;
  wire [0:0]SP2;
  wire [7:0]\SP_reg[7] ;
  wire \Sum_reg[0] ;
  wire \Sum_reg[0]_0 ;
  wire \Sum_reg[2] ;
  wire \Sum_reg[3] ;
  wire \Sum_reg[4] ;
  wire \Sum_reg[6] ;
  wire \Sum_reg[6]_0 ;
  wire \Sum_reg[7] ;
  wire \Sum_reg[8] ;
  wire \Sum_reg[9] ;
  wire [8:1]VR1;
  wire [7:0]\VR_reg[8] ;
  wire clk_IBUF_BUFG;
  wire \dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ;
  wire \dut/FOR_GEN[2].RCA4/Cint_1 ;
  wire [7:1]op4_out;
  wire [7:0]\op4_out_reg[7] ;
  wire rst_IBUF;
  wire [7:0]sp_int;
  wire [8:2]sum_p;
  wire [1:1]vr_int;

  FIRST_449 BLOCCO1
       (.D({VR1[8],sp_int}),
        .Q(op4_out),
        .\SP_reg[0]_0 (vr_int),
        .\SP_reg[7]_0 (SP1),
        .\SP_reg[7]_1 (\SP_reg[7] ),
        .\VR_reg[7]_0 (VR1[7:1]),
        .\VR_reg[8]_0 (\VR_reg[8] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[7]_0 (\op4_out_reg[7] ),
        .rst_IBUF(rst_IBUF));
  SECOND_450 BLOCCO2
       (.D(vr_int),
        .Q(op4_out),
        .\SP_reg[7]_0 (sp_int),
        .VR1(VR1),
        .\VR_reg[7]_0 ({\dut/FOR_GEN[2].RCA4/Cint_1 ,sum_p,\dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ,SP2}),
        .\VR_reg[8]_0 (SP1),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  PIPE_TO_ADDER_451 FINAL
       (.D({\dut/FOR_GEN[2].RCA4/Cint_1 ,sum_p,\dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ,SP2}),
        .Q(Q),
        .\Sum_reg[0]_0 (\Sum_reg[0] ),
        .\Sum_reg[0]_1 (\Sum_reg[0]_0 ),
        .\Sum_reg[2]_0 (\Sum_reg[2] ),
        .\Sum_reg[3]_0 (\Sum_reg[3] ),
        .\Sum_reg[4]_0 (\Sum_reg[4] ),
        .\Sum_reg[6]_0 (\Sum_reg[6] ),
        .\Sum_reg[6]_1 (\Sum_reg[6]_0 ),
        .\Sum_reg[7]_0 (\Sum_reg[7] ),
        .\Sum_reg[8]_0 (\Sum_reg[8] ),
        .\Sum_reg[9]_0 (\Sum_reg[9] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "CARRY_SAVE4_8" *) 
module CARRY_SAVE4_8_9
   (\Sum_reg[9] ,
    Q,
    \Sum_reg[8] ,
    \Sum_reg[7] ,
    \Sum_reg[6] ,
    \Sum_reg[6]_0 ,
    \Sum_reg[4] ,
    \Sum_reg[3] ,
    \Sum_reg[2] ,
    \Sum_reg[0] ,
    \Sum_reg[0]_0 ,
    \SP_reg[7] ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \VR_reg[8] ,
    \op4_out_reg[7] );
  output \Sum_reg[9] ;
  output [9:0]Q;
  output \Sum_reg[8] ;
  output \Sum_reg[7] ;
  output \Sum_reg[6] ;
  output \Sum_reg[6]_0 ;
  output \Sum_reg[4] ;
  output \Sum_reg[3] ;
  output \Sum_reg[2] ;
  output \Sum_reg[0] ;
  output \Sum_reg[0]_0 ;
  input [7:0]\SP_reg[7] ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [7:0]\VR_reg[8] ;
  input [7:0]\op4_out_reg[7] ;

  wire [9:0]Q;
  wire [7:1]SP1;
  wire [0:0]SP2;
  wire [7:0]\SP_reg[7] ;
  wire \Sum_reg[0] ;
  wire \Sum_reg[0]_0 ;
  wire \Sum_reg[2] ;
  wire \Sum_reg[3] ;
  wire \Sum_reg[4] ;
  wire \Sum_reg[6] ;
  wire \Sum_reg[6]_0 ;
  wire \Sum_reg[7] ;
  wire \Sum_reg[8] ;
  wire \Sum_reg[9] ;
  wire [8:1]VR1;
  wire [7:0]\VR_reg[8] ;
  wire clk_IBUF_BUFG;
  wire \dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ;
  wire \dut/FOR_GEN[2].RCA4/Cint_1 ;
  wire [7:1]op4_out;
  wire [7:0]\op4_out_reg[7] ;
  wire rst_IBUF;
  wire [7:0]sp_int;
  wire [8:2]sum_p;
  wire [1:1]vr_int;

  FIRST BLOCCO1
       (.D({VR1[8],sp_int}),
        .Q(op4_out),
        .\SP_reg[0]_0 (vr_int),
        .\SP_reg[7]_0 (SP1),
        .\SP_reg[7]_1 (\SP_reg[7] ),
        .\VR_reg[7]_0 (VR1[7:1]),
        .\VR_reg[8]_0 (\VR_reg[8] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[7]_0 (\op4_out_reg[7] ),
        .rst_IBUF(rst_IBUF));
  SECOND BLOCCO2
       (.D(vr_int),
        .Q(op4_out),
        .\SP_reg[7]_0 (sp_int),
        .VR1(VR1),
        .\VR_reg[7]_0 ({\dut/FOR_GEN[2].RCA4/Cint_1 ,sum_p,\dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ,SP2}),
        .\VR_reg[8]_0 (SP1),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  PIPE_TO_ADDER FINAL
       (.D({\dut/FOR_GEN[2].RCA4/Cint_1 ,sum_p,\dut/FOR_GEN[0].RCA4/FAs[1].FA_i/p ,SP2}),
        .Q(Q),
        .\Sum_reg[0]_0 (\Sum_reg[0] ),
        .\Sum_reg[0]_1 (\Sum_reg[0]_0 ),
        .\Sum_reg[2]_0 (\Sum_reg[2] ),
        .\Sum_reg[3]_0 (\Sum_reg[3] ),
        .\Sum_reg[4]_0 (\Sum_reg[4] ),
        .\Sum_reg[6]_0 (\Sum_reg[6] ),
        .\Sum_reg[6]_1 (\Sum_reg[6]_0 ),
        .\Sum_reg[7]_0 (\Sum_reg[7] ),
        .\Sum_reg[8]_0 (\Sum_reg[8] ),
        .\Sum_reg[9]_0 (\Sum_reg[9] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "CARRY_SAVE" *) 
module CARRY_SAVE_101
   (\Sum_reg[17] ,
    D,
    Q,
    \VR_reg[18] ,
    \VR_reg[18]_0 ,
    \SP_reg[18] ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \op4_out_reg[18] );
  output [17:0]\Sum_reg[17] ;
  input [1:0]D;
  input [9:0]Q;
  input [9:0]\VR_reg[18] ;
  input [11:0]\VR_reg[18]_0 ;
  input [13:0]\SP_reg[18] ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [11:0]\op4_out_reg[18] ;

  wire BLOCCO1_n_1;
  wire [1:0]D;
  wire [9:0]Q;
  wire [18:5]SP1;
  wire SP10_out;
  wire SP12_out;
  wire SP14_out;
  wire SP16_out;
  wire SP18_out;
  wire [19:0]SP2;
  wire SP20_out;
  wire SP22_out;
  wire SP24_out;
  wire SP26_out;
  wire SP28_out;
  wire SP2_out;
  wire SP30_out;
  wire SP4_out;
  wire SP6_out;
  wire SP8_out;
  wire [13:0]\SP_reg[18] ;
  wire [17:0]\Sum_reg[17] ;
  wire [18:5]VR1;
  wire [19:4]VR2;
  wire [9:0]\VR_reg[18] ;
  wire [11:0]\VR_reg[18]_0 ;
  wire clk_IBUF_BUFG;
  wire [3:3]\dut/FOR_GEN[0].RCA4/S ;
  wire [18:0]op4_out;
  wire [11:0]\op4_out_reg[18] ;
  wire rst_IBUF;
  wire sp_int_18;
  wire [5:3]vr_int;

  STEP1_111 BLOCCO1
       (.D({sp_int_18,BLOCCO1_n_1,SP2_out,SP4_out,SP6_out,SP8_out,SP10_out,SP12_out,SP14_out,SP16_out,SP18_out,SP20_out,SP22_out,SP24_out,SP26_out,SP28_out,SP30_out,op4_out[1:0]}),
        .Q(Q),
        .\SP_reg[18]_0 ({SP1[18],SP1[16:5]}),
        .\SP_reg[18]_1 (\SP_reg[18] ),
        .\SP_reg[4]_0 (vr_int),
        .\VR_reg[18]_0 (VR1),
        .\VR_reg[18]_1 (\VR_reg[18] ),
        .\VR_reg[18]_2 (\VR_reg[18]_0 ),
        .\VR_reg[6]_0 (D),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[18]_0 ({op4_out[18],op4_out[10:5]}),
        .\op4_out_reg[18]_1 (\op4_out_reg[18] ),
        .rst_IBUF(rst_IBUF));
  STEP2_112 BLOCCO2
       (.D(vr_int),
        .Q(VR2),
        .S({\dut/FOR_GEN[0].RCA4/S ,SP2[2:0]}),
        .\SP_reg[19]_0 ({SP2[19],SP2[17:3]}),
        .\SP_reg[19]_1 ({sp_int_18,BLOCCO1_n_1,SP2_out,SP4_out,SP6_out,SP8_out,SP10_out,SP12_out,SP14_out,SP16_out,SP18_out,SP20_out,SP22_out,SP24_out,SP26_out,SP28_out,SP30_out}),
        .\VR_reg[19]_0 (VR1),
        .\VR_reg[19]_1 ({SP1[18],SP1[16:5]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .op4_out({op4_out[18],op4_out[10:5],op4_out[1:0]}),
        .rst_IBUF(rst_IBUF));
  Pipeline_113 FINAL
       (.Q(VR2),
        .S(\dut/FOR_GEN[0].RCA4/S ),
        .SP2({SP2[19],SP2[17:0]}),
        .\Sum_reg[17]_0 (\Sum_reg[17] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "CARRY_SAVE" *) 
module CARRY_SAVE_282
   (\Sum_reg[17] ,
    D,
    Q,
    \VR_reg[18] ,
    \VR_reg[18]_0 ,
    \SP_reg[18] ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \op4_out_reg[18] );
  output [17:0]\Sum_reg[17] ;
  input [1:0]D;
  input [9:0]Q;
  input [9:0]\VR_reg[18] ;
  input [11:0]\VR_reg[18]_0 ;
  input [13:0]\SP_reg[18] ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [11:0]\op4_out_reg[18] ;

  wire BLOCCO1_n_1;
  wire [1:0]D;
  wire [9:0]Q;
  wire [18:5]SP1;
  wire SP10_out;
  wire SP12_out;
  wire SP14_out;
  wire SP16_out;
  wire SP18_out;
  wire [19:0]SP2;
  wire SP20_out;
  wire SP22_out;
  wire SP24_out;
  wire SP26_out;
  wire SP28_out;
  wire SP2_out;
  wire SP30_out;
  wire SP4_out;
  wire SP6_out;
  wire SP8_out;
  wire [13:0]\SP_reg[18] ;
  wire [17:0]\Sum_reg[17] ;
  wire [18:5]VR1;
  wire [19:4]VR2;
  wire [9:0]\VR_reg[18] ;
  wire [11:0]\VR_reg[18]_0 ;
  wire clk_IBUF_BUFG;
  wire [3:3]\dut/FOR_GEN[0].RCA4/S ;
  wire [18:0]op4_out;
  wire [11:0]\op4_out_reg[18] ;
  wire rst_IBUF;
  wire sp_int_18;
  wire [5:3]vr_int;

  STEP1_292 BLOCCO1
       (.D({sp_int_18,BLOCCO1_n_1,SP2_out,SP4_out,SP6_out,SP8_out,SP10_out,SP12_out,SP14_out,SP16_out,SP18_out,SP20_out,SP22_out,SP24_out,SP26_out,SP28_out,SP30_out,op4_out[1:0]}),
        .Q(Q),
        .\SP_reg[18]_0 ({SP1[18],SP1[16:5]}),
        .\SP_reg[18]_1 (\SP_reg[18] ),
        .\SP_reg[4]_0 (vr_int),
        .\VR_reg[18]_0 (VR1),
        .\VR_reg[18]_1 (\VR_reg[18] ),
        .\VR_reg[18]_2 (\VR_reg[18]_0 ),
        .\VR_reg[6]_0 (D),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[18]_0 ({op4_out[18],op4_out[10:5]}),
        .\op4_out_reg[18]_1 (\op4_out_reg[18] ),
        .rst_IBUF(rst_IBUF));
  STEP2_293 BLOCCO2
       (.D(vr_int),
        .Q(VR2),
        .S({\dut/FOR_GEN[0].RCA4/S ,SP2[2:0]}),
        .\SP_reg[19]_0 ({SP2[19],SP2[17:3]}),
        .\SP_reg[19]_1 ({sp_int_18,BLOCCO1_n_1,SP2_out,SP4_out,SP6_out,SP8_out,SP10_out,SP12_out,SP14_out,SP16_out,SP18_out,SP20_out,SP22_out,SP24_out,SP26_out,SP28_out,SP30_out}),
        .\VR_reg[19]_0 (VR1),
        .\VR_reg[19]_1 ({SP1[18],SP1[16:5]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .op4_out({op4_out[18],op4_out[10:5],op4_out[1:0]}),
        .rst_IBUF(rst_IBUF));
  Pipeline_294 FINAL
       (.Q(VR2),
        .S(\dut/FOR_GEN[0].RCA4/S ),
        .SP2({SP2[19],SP2[17:0]}),
        .\Sum_reg[17]_0 (\Sum_reg[17] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

module CARRY_SAVE_3
   (\Sum_reg[7] ,
    Q,
    \VR_reg[18] ,
    \VR_reg[18]_0 ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [7:0]\Sum_reg[7] ;
  input [17:0]Q;
  input [17:0]\VR_reg[18] ;
  input [17:0]\VR_reg[18]_0 ;
  input [17:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [17:0]D;
  wire [17:0]Q;
  wire [18:0]SP1;
  wire [7:0]\Sum_reg[7] ;
  wire [18:1]VR1;
  wire [17:0]\VR_reg[18] ;
  wire [17:0]\VR_reg[18]_0 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  STEP1_3 BLOCCO1
       (.D(D),
        .Q(Q),
        .\SP_reg[18]_0 ({SP1[18],SP1[16:0]}),
        .\VR_reg[18]_0 (VR1),
        .\VR_reg[18]_1 (\VR_reg[18] ),
        .\VR_reg[18]_2 (\VR_reg[18]_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  Pipeline_3 FINAL
       (.\Sum_reg[19]_0 ({SP1[18],SP1[16:0]}),
        .\Sum_reg[19]_1 (VR1),
        .\Sum_reg[7]_0 (\Sum_reg[7] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "CARRY_SAVE" *) 
module CARRY_SAVE_327
   (\Sum_reg[17] ,
    \Sum_reg[17]_0 ,
    D,
    Q,
    \VR_reg[15] ,
    \VR_reg[15]_0 ,
    \SP_reg[18] ,
    \SP_reg[18]_0 ,
    \SP_reg[18]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \op4_out_reg[18] );
  output [17:0]\Sum_reg[17] ;
  output [17:0]\Sum_reg[17]_0 ;
  input [2:0]D;
  input [7:0]Q;
  input [7:0]\VR_reg[15] ;
  input [8:0]\VR_reg[15]_0 ;
  input [17:0]\SP_reg[18] ;
  input [17:0]\SP_reg[18]_0 ;
  input [11:0]\SP_reg[18]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [9:0]\op4_out_reg[18] ;

  wire [2:0]D;
  wire [7:0]Q;
  wire [18:5]SP1;
  wire SP10_out;
  wire SP12_out;
  wire SP14_out;
  wire SP16_out;
  wire SP18_out;
  wire [19:0]SP2;
  wire SP20_out;
  wire SP22_out;
  wire SP24_out;
  wire SP26_out;
  wire SP28_out;
  wire SP30_out;
  wire SP4_out;
  wire SP6_out;
  wire SP8_out;
  wire [17:0]\SP_reg[18] ;
  wire [17:0]\SP_reg[18]_0 ;
  wire [11:0]\SP_reg[18]_1 ;
  wire [17:0]\Sum_reg[17] ;
  wire [17:0]\Sum_reg[17]_0 ;
  wire [15:5]VR1;
  wire [19:4]VR2;
  wire [7:0]\VR_reg[15] ;
  wire [8:0]\VR_reg[15]_0 ;
  wire clk_IBUF_BUFG;
  wire [3:3]\dut/FOR_GEN[0].RCA4/S ;
  wire [18:0]op4_out;
  wire [9:0]\op4_out_reg[18] ;
  wire rst_IBUF;
  wire sp_int_18;
  wire [19:3]vr_int;

  STEP1_337 BLOCCO1
       (.D({sp_int_18,SP4_out,SP6_out,SP8_out,SP10_out,SP12_out,SP14_out,SP16_out,SP18_out,SP20_out,SP22_out,SP24_out,SP26_out,SP28_out,SP30_out,op4_out[1:0]}),
        .Q(Q),
        .\SP_reg[18]_0 ({SP1[18],SP1[14:5]}),
        .\SP_reg[18]_1 (\SP_reg[18]_1 ),
        .\VR_reg[15]_0 (VR1),
        .\VR_reg[15]_1 (\VR_reg[15] ),
        .\VR_reg[15]_2 (\VR_reg[15]_0 ),
        .\VR_reg[18]_0 (D),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[18]_0 ({op4_out[18],op4_out[8:5]}),
        .\op4_out_reg[18]_1 ({vr_int[19],vr_int[5:3]}),
        .\op4_out_reg[18]_2 (\op4_out_reg[18] ),
        .rst_IBUF(rst_IBUF));
  STEP2_338 BLOCCO2
       (.D({vr_int[19],vr_int[5:3]}),
        .Q({VR2[19],VR2[16:4]}),
        .S({\dut/FOR_GEN[0].RCA4/S ,SP2[2:0]}),
        .\SP_reg[19]_0 ({SP2[19],SP2[15:3]}),
        .\SP_reg[19]_1 ({sp_int_18,SP4_out,SP6_out,SP8_out,SP10_out,SP12_out,SP14_out,SP16_out,SP18_out,SP20_out,SP22_out,SP24_out,SP26_out,SP28_out,SP30_out}),
        .\VR_reg[16]_0 (VR1),
        .\VR_reg[16]_1 ({SP1[18],SP1[14:5]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .op4_out({op4_out[18],op4_out[8:5],op4_out[1:0]}),
        .rst_IBUF(rst_IBUF));
  Pipeline_339 FINAL
       (.Q({VR2[19],VR2[16:4]}),
        .S(\dut/FOR_GEN[0].RCA4/S ),
        .SP2({SP2[19],SP2[15:0]}),
        .\SP_reg[18] (\SP_reg[18] ),
        .\SP_reg[18]_0 (\SP_reg[18]_0 ),
        .\Sum_reg[17]_0 (\Sum_reg[17] ),
        .\Sum_reg[17]_1 (\Sum_reg[17]_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "CARRY_SAVE" *) 
module CARRY_SAVE_366
   (\Sum_reg[17] ,
    D,
    Q,
    \VR_reg[18] ,
    \VR_reg[18]_0 ,
    \SP_reg[18] ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \op4_out_reg[18] );
  output [17:0]\Sum_reg[17] ;
  input [1:0]D;
  input [9:0]Q;
  input [9:0]\VR_reg[18] ;
  input [11:0]\VR_reg[18]_0 ;
  input [13:0]\SP_reg[18] ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [11:0]\op4_out_reg[18] ;

  wire BLOCCO1_n_1;
  wire [1:0]D;
  wire [9:0]Q;
  wire [18:5]SP1;
  wire SP10_out;
  wire SP12_out;
  wire SP14_out;
  wire SP16_out;
  wire SP18_out;
  wire [19:0]SP2;
  wire SP20_out;
  wire SP22_out;
  wire SP24_out;
  wire SP26_out;
  wire SP28_out;
  wire SP2_out;
  wire SP30_out;
  wire SP4_out;
  wire SP6_out;
  wire SP8_out;
  wire [13:0]\SP_reg[18] ;
  wire [17:0]\Sum_reg[17] ;
  wire [18:5]VR1;
  wire [19:4]VR2;
  wire [9:0]\VR_reg[18] ;
  wire [11:0]\VR_reg[18]_0 ;
  wire clk_IBUF_BUFG;
  wire [3:3]\dut/FOR_GEN[0].RCA4/S ;
  wire [18:0]op4_out;
  wire [11:0]\op4_out_reg[18] ;
  wire rst_IBUF;
  wire sp_int_18;
  wire [5:3]vr_int;

  STEP1_376 BLOCCO1
       (.D({sp_int_18,BLOCCO1_n_1,SP2_out,SP4_out,SP6_out,SP8_out,SP10_out,SP12_out,SP14_out,SP16_out,SP18_out,SP20_out,SP22_out,SP24_out,SP26_out,SP28_out,SP30_out,op4_out[1:0]}),
        .Q(Q),
        .\SP_reg[18]_0 ({SP1[18],SP1[16:5]}),
        .\SP_reg[18]_1 (\SP_reg[18] ),
        .\SP_reg[4]_0 (vr_int),
        .\VR_reg[18]_0 (VR1),
        .\VR_reg[18]_1 (\VR_reg[18] ),
        .\VR_reg[18]_2 (\VR_reg[18]_0 ),
        .\VR_reg[6]_0 (D),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[18]_0 ({op4_out[18],op4_out[10:5]}),
        .\op4_out_reg[18]_1 (\op4_out_reg[18] ),
        .rst_IBUF(rst_IBUF));
  STEP2_377 BLOCCO2
       (.D(vr_int),
        .Q(VR2),
        .S({\dut/FOR_GEN[0].RCA4/S ,SP2[2:0]}),
        .\SP_reg[19]_0 ({SP2[19],SP2[17:3]}),
        .\SP_reg[19]_1 ({sp_int_18,BLOCCO1_n_1,SP2_out,SP4_out,SP6_out,SP8_out,SP10_out,SP12_out,SP14_out,SP16_out,SP18_out,SP20_out,SP22_out,SP24_out,SP26_out,SP28_out,SP30_out}),
        .\VR_reg[19]_0 (VR1),
        .\VR_reg[19]_1 ({SP1[18],SP1[16:5]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .op4_out({op4_out[18],op4_out[10:5],op4_out[1:0]}),
        .rst_IBUF(rst_IBUF));
  Pipeline_378 FINAL
       (.Q(VR2),
        .S(\dut/FOR_GEN[0].RCA4/S ),
        .SP2({SP2[19],SP2[17:0]}),
        .\Sum_reg[17]_0 (\Sum_reg[17] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "CARRY_SAVE_3" *) 
module CARRY_SAVE_3_255
   (\Sum_reg[7] ,
    Q,
    \VR_reg[18] ,
    \VR_reg[18]_0 ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [7:0]\Sum_reg[7] ;
  input [17:0]Q;
  input [17:0]\VR_reg[18] ;
  input [17:0]\VR_reg[18]_0 ;
  input [17:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [17:0]D;
  wire [17:0]Q;
  wire [18:0]SP1;
  wire [7:0]\Sum_reg[7] ;
  wire [18:1]VR1;
  wire [17:0]\VR_reg[18] ;
  wire [17:0]\VR_reg[18]_0 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  STEP1_3_411 BLOCCO1
       (.D(D),
        .Q(Q),
        .\SP_reg[18]_0 ({SP1[18],SP1[16:0]}),
        .\VR_reg[18]_0 (VR1),
        .\VR_reg[18]_1 (\VR_reg[18] ),
        .\VR_reg[18]_2 (\VR_reg[18]_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  Pipeline_3_412 FINAL
       (.\Sum_reg[19]_0 ({SP1[18],SP1[16:0]}),
        .\Sum_reg[19]_1 (VR1),
        .\Sum_reg[7]_0 (\Sum_reg[7] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "CARRY_SAVE_3" *) 
module CARRY_SAVE_3_442
   (\Sum_reg[7] ,
    Q,
    \VR_reg[18] ,
    \VR_reg[18]_0 ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [7:0]\Sum_reg[7] ;
  input [17:0]Q;
  input [17:0]\VR_reg[18] ;
  input [17:0]\VR_reg[18]_0 ;
  input [17:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [17:0]D;
  wire [17:0]Q;
  wire [18:0]SP1;
  wire [7:0]\Sum_reg[7] ;
  wire [18:1]VR1;
  wire [17:0]\VR_reg[18] ;
  wire [17:0]\VR_reg[18]_0 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  STEP1_3_598 BLOCCO1
       (.D(D),
        .Q(Q),
        .\SP_reg[18]_0 ({SP1[18],SP1[16:0]}),
        .\VR_reg[18]_0 (VR1),
        .\VR_reg[18]_1 (\VR_reg[18] ),
        .\VR_reg[18]_2 (\VR_reg[18]_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  Pipeline_3_599 FINAL
       (.\Sum_reg[19]_0 ({SP1[18],SP1[16:0]}),
        .\Sum_reg[19]_1 (VR1),
        .\Sum_reg[7]_0 (\Sum_reg[7] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "CARRY_SAVE" *) 
module CARRY_SAVE_469
   (\Sum_reg[17] ,
    D,
    Q,
    \VR_reg[18] ,
    \VR_reg[18]_0 ,
    \SP_reg[18] ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \op4_out_reg[18] );
  output [17:0]\Sum_reg[17] ;
  input [1:0]D;
  input [9:0]Q;
  input [9:0]\VR_reg[18] ;
  input [11:0]\VR_reg[18]_0 ;
  input [13:0]\SP_reg[18] ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [11:0]\op4_out_reg[18] ;

  wire BLOCCO1_n_1;
  wire [1:0]D;
  wire [9:0]Q;
  wire [18:5]SP1;
  wire SP10_out;
  wire SP12_out;
  wire SP14_out;
  wire SP16_out;
  wire SP18_out;
  wire [19:0]SP2;
  wire SP20_out;
  wire SP22_out;
  wire SP24_out;
  wire SP26_out;
  wire SP28_out;
  wire SP2_out;
  wire SP30_out;
  wire SP4_out;
  wire SP6_out;
  wire SP8_out;
  wire [13:0]\SP_reg[18] ;
  wire [17:0]\Sum_reg[17] ;
  wire [18:5]VR1;
  wire [19:4]VR2;
  wire [9:0]\VR_reg[18] ;
  wire [11:0]\VR_reg[18]_0 ;
  wire clk_IBUF_BUFG;
  wire [3:3]\dut/FOR_GEN[0].RCA4/S ;
  wire [18:0]op4_out;
  wire [11:0]\op4_out_reg[18] ;
  wire rst_IBUF;
  wire sp_int_18;
  wire [5:3]vr_int;

  STEP1_479 BLOCCO1
       (.D({sp_int_18,BLOCCO1_n_1,SP2_out,SP4_out,SP6_out,SP8_out,SP10_out,SP12_out,SP14_out,SP16_out,SP18_out,SP20_out,SP22_out,SP24_out,SP26_out,SP28_out,SP30_out,op4_out[1:0]}),
        .Q(Q),
        .\SP_reg[18]_0 ({SP1[18],SP1[16:5]}),
        .\SP_reg[18]_1 (\SP_reg[18] ),
        .\SP_reg[4]_0 (vr_int),
        .\VR_reg[18]_0 (VR1),
        .\VR_reg[18]_1 (\VR_reg[18] ),
        .\VR_reg[18]_2 (\VR_reg[18]_0 ),
        .\VR_reg[6]_0 (D),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[18]_0 ({op4_out[18],op4_out[10:5]}),
        .\op4_out_reg[18]_1 (\op4_out_reg[18] ),
        .rst_IBUF(rst_IBUF));
  STEP2_480 BLOCCO2
       (.D(vr_int),
        .Q(VR2),
        .S({\dut/FOR_GEN[0].RCA4/S ,SP2[2:0]}),
        .\SP_reg[19]_0 ({SP2[19],SP2[17:3]}),
        .\SP_reg[19]_1 ({sp_int_18,BLOCCO1_n_1,SP2_out,SP4_out,SP6_out,SP8_out,SP10_out,SP12_out,SP14_out,SP16_out,SP18_out,SP20_out,SP22_out,SP24_out,SP26_out,SP28_out,SP30_out}),
        .\VR_reg[19]_0 (VR1),
        .\VR_reg[19]_1 ({SP1[18],SP1[16:5]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .op4_out({op4_out[18],op4_out[10:5],op4_out[1:0]}),
        .rst_IBUF(rst_IBUF));
  Pipeline_481 FINAL
       (.Q(VR2),
        .S(\dut/FOR_GEN[0].RCA4/S ),
        .SP2({SP2[19],SP2[17:0]}),
        .\Sum_reg[17]_0 (\Sum_reg[17] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "CARRY_SAVE" *) 
module CARRY_SAVE_514
   (\Sum_reg[17] ,
    \Sum_reg[17]_0 ,
    D,
    Q,
    \VR_reg[15] ,
    \VR_reg[15]_0 ,
    \SP_reg[18] ,
    \SP_reg[18]_0 ,
    \SP_reg[18]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \op4_out_reg[18] );
  output [17:0]\Sum_reg[17] ;
  output [17:0]\Sum_reg[17]_0 ;
  input [2:0]D;
  input [7:0]Q;
  input [7:0]\VR_reg[15] ;
  input [8:0]\VR_reg[15]_0 ;
  input [17:0]\SP_reg[18] ;
  input [17:0]\SP_reg[18]_0 ;
  input [11:0]\SP_reg[18]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [9:0]\op4_out_reg[18] ;

  wire [2:0]D;
  wire [7:0]Q;
  wire [18:5]SP1;
  wire SP10_out;
  wire SP12_out;
  wire SP14_out;
  wire SP16_out;
  wire SP18_out;
  wire [19:0]SP2;
  wire SP20_out;
  wire SP22_out;
  wire SP24_out;
  wire SP26_out;
  wire SP28_out;
  wire SP30_out;
  wire SP4_out;
  wire SP6_out;
  wire SP8_out;
  wire [17:0]\SP_reg[18] ;
  wire [17:0]\SP_reg[18]_0 ;
  wire [11:0]\SP_reg[18]_1 ;
  wire [17:0]\Sum_reg[17] ;
  wire [17:0]\Sum_reg[17]_0 ;
  wire [15:5]VR1;
  wire [19:4]VR2;
  wire [7:0]\VR_reg[15] ;
  wire [8:0]\VR_reg[15]_0 ;
  wire clk_IBUF_BUFG;
  wire [3:3]\dut/FOR_GEN[0].RCA4/S ;
  wire [18:0]op4_out;
  wire [9:0]\op4_out_reg[18] ;
  wire rst_IBUF;
  wire sp_int_18;
  wire [19:3]vr_int;

  STEP1_524 BLOCCO1
       (.D({sp_int_18,SP4_out,SP6_out,SP8_out,SP10_out,SP12_out,SP14_out,SP16_out,SP18_out,SP20_out,SP22_out,SP24_out,SP26_out,SP28_out,SP30_out,op4_out[1:0]}),
        .Q(Q),
        .\SP_reg[18]_0 ({SP1[18],SP1[14:5]}),
        .\SP_reg[18]_1 (\SP_reg[18]_1 ),
        .\VR_reg[15]_0 (VR1),
        .\VR_reg[15]_1 (\VR_reg[15] ),
        .\VR_reg[15]_2 (\VR_reg[15]_0 ),
        .\VR_reg[18]_0 (D),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[18]_0 ({op4_out[18],op4_out[8:5]}),
        .\op4_out_reg[18]_1 ({vr_int[19],vr_int[5:3]}),
        .\op4_out_reg[18]_2 (\op4_out_reg[18] ),
        .rst_IBUF(rst_IBUF));
  STEP2_525 BLOCCO2
       (.D({vr_int[19],vr_int[5:3]}),
        .Q({VR2[19],VR2[16:4]}),
        .S({\dut/FOR_GEN[0].RCA4/S ,SP2[2:0]}),
        .\SP_reg[19]_0 ({SP2[19],SP2[15:3]}),
        .\SP_reg[19]_1 ({sp_int_18,SP4_out,SP6_out,SP8_out,SP10_out,SP12_out,SP14_out,SP16_out,SP18_out,SP20_out,SP22_out,SP24_out,SP26_out,SP28_out,SP30_out}),
        .\VR_reg[16]_0 (VR1),
        .\VR_reg[16]_1 ({SP1[18],SP1[14:5]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .op4_out({op4_out[18],op4_out[8:5],op4_out[1:0]}),
        .rst_IBUF(rst_IBUF));
  Pipeline_526 FINAL
       (.Q({VR2[19],VR2[16:4]}),
        .S(\dut/FOR_GEN[0].RCA4/S ),
        .SP2({SP2[19],SP2[15:0]}),
        .\SP_reg[18] (\SP_reg[18] ),
        .\SP_reg[18]_0 (\SP_reg[18]_0 ),
        .\Sum_reg[17]_0 (\Sum_reg[17] ),
        .\Sum_reg[17]_1 (\Sum_reg[17]_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "CARRY_SAVE" *) 
module CARRY_SAVE_553
   (\Sum_reg[17] ,
    D,
    Q,
    \VR_reg[18] ,
    \VR_reg[18]_0 ,
    \SP_reg[18] ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \op4_out_reg[18] );
  output [17:0]\Sum_reg[17] ;
  input [1:0]D;
  input [9:0]Q;
  input [9:0]\VR_reg[18] ;
  input [11:0]\VR_reg[18]_0 ;
  input [13:0]\SP_reg[18] ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [11:0]\op4_out_reg[18] ;

  wire BLOCCO1_n_1;
  wire [1:0]D;
  wire [9:0]Q;
  wire [18:5]SP1;
  wire SP10_out;
  wire SP12_out;
  wire SP14_out;
  wire SP16_out;
  wire SP18_out;
  wire [19:0]SP2;
  wire SP20_out;
  wire SP22_out;
  wire SP24_out;
  wire SP26_out;
  wire SP28_out;
  wire SP2_out;
  wire SP30_out;
  wire SP4_out;
  wire SP6_out;
  wire SP8_out;
  wire [13:0]\SP_reg[18] ;
  wire [17:0]\Sum_reg[17] ;
  wire [18:5]VR1;
  wire [19:4]VR2;
  wire [9:0]\VR_reg[18] ;
  wire [11:0]\VR_reg[18]_0 ;
  wire clk_IBUF_BUFG;
  wire [3:3]\dut/FOR_GEN[0].RCA4/S ;
  wire [18:0]op4_out;
  wire [11:0]\op4_out_reg[18] ;
  wire rst_IBUF;
  wire sp_int_18;
  wire [5:3]vr_int;

  STEP1_563 BLOCCO1
       (.D({sp_int_18,BLOCCO1_n_1,SP2_out,SP4_out,SP6_out,SP8_out,SP10_out,SP12_out,SP14_out,SP16_out,SP18_out,SP20_out,SP22_out,SP24_out,SP26_out,SP28_out,SP30_out,op4_out[1:0]}),
        .Q(Q),
        .\SP_reg[18]_0 ({SP1[18],SP1[16:5]}),
        .\SP_reg[18]_1 (\SP_reg[18] ),
        .\SP_reg[4]_0 (vr_int),
        .\VR_reg[18]_0 (VR1),
        .\VR_reg[18]_1 (\VR_reg[18] ),
        .\VR_reg[18]_2 (\VR_reg[18]_0 ),
        .\VR_reg[6]_0 (D),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[18]_0 ({op4_out[18],op4_out[10:5]}),
        .\op4_out_reg[18]_1 (\op4_out_reg[18] ),
        .rst_IBUF(rst_IBUF));
  STEP2_564 BLOCCO2
       (.D(vr_int),
        .Q(VR2),
        .S({\dut/FOR_GEN[0].RCA4/S ,SP2[2:0]}),
        .\SP_reg[19]_0 ({SP2[19],SP2[17:3]}),
        .\SP_reg[19]_1 ({sp_int_18,BLOCCO1_n_1,SP2_out,SP4_out,SP6_out,SP8_out,SP10_out,SP12_out,SP14_out,SP16_out,SP18_out,SP20_out,SP22_out,SP24_out,SP26_out,SP28_out,SP30_out}),
        .\VR_reg[19]_0 (VR1),
        .\VR_reg[19]_1 ({SP1[18],SP1[16:5]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .op4_out({op4_out[18],op4_out[10:5],op4_out[1:0]}),
        .rst_IBUF(rst_IBUF));
  Pipeline_565 FINAL
       (.Q(VR2),
        .S(\dut/FOR_GEN[0].RCA4/S ),
        .SP2({SP2[19],SP2[17:0]}),
        .\Sum_reg[17]_0 (\Sum_reg[17] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "CARRY_SAVE" *) 
module CARRY_SAVE_62
   (\Sum_reg[17] ,
    \Sum_reg[17]_0 ,
    D,
    Q,
    \VR_reg[15] ,
    \VR_reg[15]_0 ,
    \SP_reg[18] ,
    \SP_reg[18]_0 ,
    \SP_reg[18]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \op4_out_reg[18] );
  output [17:0]\Sum_reg[17] ;
  output [17:0]\Sum_reg[17]_0 ;
  input [2:0]D;
  input [7:0]Q;
  input [7:0]\VR_reg[15] ;
  input [8:0]\VR_reg[15]_0 ;
  input [17:0]\SP_reg[18] ;
  input [17:0]\SP_reg[18]_0 ;
  input [11:0]\SP_reg[18]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [9:0]\op4_out_reg[18] ;

  wire [2:0]D;
  wire [7:0]Q;
  wire [18:5]SP1;
  wire SP10_out;
  wire SP12_out;
  wire SP14_out;
  wire SP16_out;
  wire SP18_out;
  wire [19:0]SP2;
  wire SP20_out;
  wire SP22_out;
  wire SP24_out;
  wire SP26_out;
  wire SP28_out;
  wire SP30_out;
  wire SP4_out;
  wire SP6_out;
  wire SP8_out;
  wire [17:0]\SP_reg[18] ;
  wire [17:0]\SP_reg[18]_0 ;
  wire [11:0]\SP_reg[18]_1 ;
  wire [17:0]\Sum_reg[17] ;
  wire [17:0]\Sum_reg[17]_0 ;
  wire [15:5]VR1;
  wire [19:4]VR2;
  wire [7:0]\VR_reg[15] ;
  wire [8:0]\VR_reg[15]_0 ;
  wire clk_IBUF_BUFG;
  wire [3:3]\dut/FOR_GEN[0].RCA4/S ;
  wire [18:0]op4_out;
  wire [9:0]\op4_out_reg[18] ;
  wire rst_IBUF;
  wire sp_int_18;
  wire [19:3]vr_int;

  STEP1_72 BLOCCO1
       (.D({sp_int_18,SP4_out,SP6_out,SP8_out,SP10_out,SP12_out,SP14_out,SP16_out,SP18_out,SP20_out,SP22_out,SP24_out,SP26_out,SP28_out,SP30_out,op4_out[1:0]}),
        .Q(Q),
        .\SP_reg[18]_0 ({SP1[18],SP1[14:5]}),
        .\SP_reg[18]_1 (\SP_reg[18]_1 ),
        .\VR_reg[15]_0 (VR1),
        .\VR_reg[15]_1 (\VR_reg[15] ),
        .\VR_reg[15]_2 (\VR_reg[15]_0 ),
        .\VR_reg[18]_0 (D),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[18]_0 ({op4_out[18],op4_out[8:5]}),
        .\op4_out_reg[18]_1 ({vr_int[19],vr_int[5:3]}),
        .\op4_out_reg[18]_2 (\op4_out_reg[18] ),
        .rst_IBUF(rst_IBUF));
  STEP2_73 BLOCCO2
       (.D({vr_int[19],vr_int[5:3]}),
        .Q({VR2[19],VR2[16:4]}),
        .S({\dut/FOR_GEN[0].RCA4/S ,SP2[2:0]}),
        .\SP_reg[19]_0 ({SP2[19],SP2[15:3]}),
        .\SP_reg[19]_1 ({sp_int_18,SP4_out,SP6_out,SP8_out,SP10_out,SP12_out,SP14_out,SP16_out,SP18_out,SP20_out,SP22_out,SP24_out,SP26_out,SP28_out,SP30_out}),
        .\VR_reg[16]_0 (VR1),
        .\VR_reg[16]_1 ({SP1[18],SP1[14:5]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .op4_out({op4_out[18],op4_out[8:5],op4_out[1:0]}),
        .rst_IBUF(rst_IBUF));
  Pipeline_74 FINAL
       (.Q({VR2[19],VR2[16:4]}),
        .S(\dut/FOR_GEN[0].RCA4/S ),
        .SP2({SP2[19],SP2[15:0]}),
        .\SP_reg[18] (\SP_reg[18] ),
        .\SP_reg[18]_0 (\SP_reg[18]_0 ),
        .\Sum_reg[17]_0 (\Sum_reg[17] ),
        .\Sum_reg[17]_1 (\Sum_reg[17]_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

module FA
   (D,
    Q,
    VR1,
    \VR_reg[2] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[2] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[2] ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[2] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_10
   (D,
    Q,
    VR1,
    \VR_reg[3] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[3] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[3] ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[3] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_100
   (D,
    Q,
    \VR_reg[10] ,
    \VR_reg[10]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[10] ;
  input [0:0]\VR_reg[10]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[10] ;
  wire [0:0]\VR_reg[10]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[10] ),
        .I2(\VR_reg[10]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_11
   (D,
    Q,
    VR1,
    \VR_reg[4] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[4] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[4] ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[4] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_12
   (D,
    Q,
    VR1,
    \VR_reg[5] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[5] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[5] ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[5] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_120
   (D,
    op4_out,
    \VR_reg[11] ,
    \VR_reg[11]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[11] ;
  input [0:0]\VR_reg[11]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[11] ;
  wire [0:0]\VR_reg[11]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[11] ),
        .I2(\VR_reg[11]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_121
   (D,
    op4_out,
    \VR_reg[12] ,
    \VR_reg[12]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[12] ;
  input [0:0]\VR_reg[12]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[12] ;
  wire [0:0]\VR_reg[12]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[12] ),
        .I2(\VR_reg[12]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_122
   (D,
    op4_out,
    \VR_reg[13] ,
    \VR_reg[13]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[13] ;
  input [0:0]\VR_reg[13]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[13] ;
  wire [0:0]\VR_reg[13]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[13] ),
        .I2(\VR_reg[13]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_123
   (D,
    op4_out,
    \VR_reg[14] ,
    \VR_reg[14]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[14] ;
  input [0:0]\VR_reg[14]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[14] ;
  wire [0:0]\VR_reg[14]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[14] ),
        .I2(\VR_reg[14]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_124
   (D,
    op4_out,
    \VR_reg[15] ,
    \VR_reg[15]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[15] ;
  input [0:0]\VR_reg[15]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[15] ;
  wire [0:0]\VR_reg[15]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[15] ),
        .I2(\VR_reg[15]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_125
   (D,
    op4_out,
    \VR_reg[16] ,
    \VR_reg[16]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[16] ;
  input [0:0]\VR_reg[16]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[16] ;
  wire [0:0]\VR_reg[16]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[16] ),
        .I2(\VR_reg[16]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_126
   (D,
    op4_out,
    \VR_reg[17] ,
    \VR_reg[17]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[17] ;
  input [0:0]\VR_reg[17]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[17] ;
  wire [0:0]\VR_reg[17]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[17] ),
        .I2(\VR_reg[17]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_127
   (D,
    op4_out,
    \VR_reg[18] ,
    \VR_reg[18]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[18] ;
  input [0:0]\VR_reg[18]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[18] ;
  wire [0:0]\VR_reg[18]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[18] ),
        .I2(\VR_reg[18]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_128
   (D,
    op4_out,
    \VR_reg[19] ,
    \VR_reg[19]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[19] ;
  input [0:0]\VR_reg[19]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[19] ;
  wire [0:0]\VR_reg[19]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[19] ),
        .I2(\VR_reg[19]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_129
   (D,
    op4_out,
    \VR_reg[6] ,
    \VR_reg[6]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[6] ;
  input [0:0]\VR_reg[6]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[6] ;
  wire [0:0]\VR_reg[6]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[6] ),
        .I2(\VR_reg[6]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_13
   (D,
    Q,
    VR1,
    \VR_reg[6] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[6] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[6] ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[6] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_130
   (D,
    op4_out,
    \VR_reg[7] ,
    \VR_reg[7]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[7] ;
  input [0:0]\VR_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[7] ;
  wire [0:0]\VR_reg[7]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[7] ),
        .I2(\VR_reg[7]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_131
   (D,
    op4_out,
    \VR_reg[8] ,
    \VR_reg[8]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[8] ;
  input [0:0]\VR_reg[8]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[8] ;
  wire [0:0]\VR_reg[8]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[8] ),
        .I2(\VR_reg[8]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_132
   (D,
    op4_out,
    \VR_reg[9] ,
    \VR_reg[9]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[9] ;
  input [0:0]\VR_reg[9]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[9] ;
  wire [0:0]\VR_reg[9]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[9] ),
        .I2(\VR_reg[9]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_133
   (D,
    op4_out,
    \VR_reg[10] ,
    \VR_reg[10]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[10] ;
  input [0:0]\VR_reg[10]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[10] ;
  wire [0:0]\VR_reg[10]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[10] ),
        .I2(\VR_reg[10]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_134
   (D,
    Q,
    \VR_reg[11] ,
    \VR_reg[11]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[11] ;
  input [0:0]\VR_reg[11]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[11] ;
  wire [0:0]\VR_reg[11]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[11] ),
        .I2(\VR_reg[11]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_135
   (D,
    Q,
    \VR_reg[12] ,
    \VR_reg[12]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[12] ;
  input [0:0]\VR_reg[12]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[12] ;
  wire [0:0]\VR_reg[12]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[12] ),
        .I2(\VR_reg[12]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_136
   (D,
    Q,
    \VR_reg[13] ,
    \VR_reg[13]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[13] ;
  input [0:0]\VR_reg[13]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[13] ;
  wire [0:0]\VR_reg[13]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[13] ),
        .I2(\VR_reg[13]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_137
   (D,
    Q,
    \VR_reg[14] ,
    \VR_reg[14]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[14] ;
  input [0:0]\VR_reg[14]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[14] ;
  wire [0:0]\VR_reg[14]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[14] ),
        .I2(\VR_reg[14]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_138
   (D,
    Q,
    \VR_reg[15] ,
    \VR_reg[15]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[15] ;
  input [0:0]\VR_reg[15]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[15] ;
  wire [0:0]\VR_reg[15]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[15] ),
        .I2(\VR_reg[15]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_139
   (D,
    Q,
    \VR_reg[16] ,
    \VR_reg[16]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[16] ;
  input [0:0]\VR_reg[16]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[16] ;
  wire [0:0]\VR_reg[16]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[16] ),
        .I2(\VR_reg[16]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_14
   (D,
    Q,
    VR1,
    \VR_reg[7] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[7] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[7] ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[7] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_140
   (D,
    Q,
    \VR_reg[17] ,
    \VR_reg[17]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[17] ;
  input [0:0]\VR_reg[17]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[17] ;
  wire [0:0]\VR_reg[17]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[17] ),
        .I2(\VR_reg[17]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_141
   (D,
    Q,
    \VR_reg[18] ,
    \VR_reg[18]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[18] ;
  input [0:0]\VR_reg[18]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[18] ;
  wire [0:0]\VR_reg[18]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[18] ),
        .I2(\VR_reg[18]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_142
   (D,
    Q,
    \VR_reg[7] ,
    \VR_reg[7]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[7] ;
  input [0:0]\VR_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[7] ;
  wire [0:0]\VR_reg[7]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[7] ),
        .I2(\VR_reg[7]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_143
   (D,
    Q,
    \VR_reg[8] ,
    \VR_reg[8]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[8] ;
  input [0:0]\VR_reg[8]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[8] ;
  wire [0:0]\VR_reg[8]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[8] ),
        .I2(\VR_reg[8]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_144
   (D,
    Q,
    \VR_reg[9] ,
    \VR_reg[9]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[9] ;
  input [0:0]\VR_reg[9]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[9] ;
  wire [0:0]\VR_reg[9]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[9] ),
        .I2(\VR_reg[9]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_145
   (D,
    Q,
    \VR_reg[10] ,
    \VR_reg[10]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[10] ;
  input [0:0]\VR_reg[10]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[10] ;
  wire [0:0]\VR_reg[10]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[10] ),
        .I2(\VR_reg[10]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_15
   (D,
    Q,
    VR1,
    \VR_reg[8] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[8] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[8] ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[8] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_152
   (D,
    Q,
    \VR_reg[1] ,
    \VR_reg[1]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[1] ;
  input [0:0]\VR_reg[1]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[1] ;
  wire [0:0]\VR_reg[1]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[1] ),
        .I2(\VR_reg[1]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_153
   (D,
    Q,
    \VR_reg[11] ,
    \VR_reg[11]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[11] ;
  input [0:0]\VR_reg[11]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[11] ;
  wire [0:0]\VR_reg[11]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[11] ),
        .I2(\VR_reg[11]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_154
   (D,
    Q,
    \VR_reg[12] ,
    \VR_reg[12]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[12] ;
  input [0:0]\VR_reg[12]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[12] ;
  wire [0:0]\VR_reg[12]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[12] ),
        .I2(\VR_reg[12]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_155
   (D,
    Q,
    \VR_reg[13] ,
    \VR_reg[13]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[13] ;
  input [0:0]\VR_reg[13]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[13] ;
  wire [0:0]\VR_reg[13]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[13] ),
        .I2(\VR_reg[13]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_156
   (D,
    Q,
    \VR_reg[14] ,
    \VR_reg[14]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[14] ;
  input [0:0]\VR_reg[14]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[14] ;
  wire [0:0]\VR_reg[14]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[14] ),
        .I2(\VR_reg[14]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_157
   (D,
    Q,
    \VR_reg[15] ,
    \VR_reg[15]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[15] ;
  input [0:0]\VR_reg[15]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[15] ;
  wire [0:0]\VR_reg[15]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[15] ),
        .I2(\VR_reg[15]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_158
   (D,
    Q,
    \VR_reg[16] ,
    \VR_reg[16]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[16] ;
  input [0:0]\VR_reg[16]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[16] ;
  wire [0:0]\VR_reg[16]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[16] ),
        .I2(\VR_reg[16]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_159
   (D,
    Q,
    \VR_reg[17] ,
    \VR_reg[17]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[17] ;
  input [0:0]\VR_reg[17]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[17] ;
  wire [0:0]\VR_reg[17]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[17] ),
        .I2(\VR_reg[17]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_160
   (D,
    Q,
    \VR_reg[18] ,
    \VR_reg[18]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[18] ;
  input [0:0]\VR_reg[18]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[18] ;
  wire [0:0]\VR_reg[18]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[18] ),
        .I2(\VR_reg[18]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_161
   (D,
    Q,
    \VR_reg[2] ,
    \VR_reg[2]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[2] ;
  input [0:0]\VR_reg[2]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[2] ;
  wire [0:0]\VR_reg[2]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[2] ),
        .I2(\VR_reg[2]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_162
   (D,
    Q,
    \VR_reg[3] ,
    \VR_reg[3]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[3] ;
  input [0:0]\VR_reg[3]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[3] ;
  wire [0:0]\VR_reg[3]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[3] ),
        .I2(\VR_reg[3]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_163
   (D,
    Q,
    \VR_reg[4] ,
    \VR_reg[4]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[4] ;
  input [0:0]\VR_reg[4]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[4] ;
  wire [0:0]\VR_reg[4]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[4] ),
        .I2(\VR_reg[4]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_164
   (D,
    Q,
    \VR_reg[5] ,
    \VR_reg[5]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[5] ;
  input [0:0]\VR_reg[5]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[5] ;
  wire [0:0]\VR_reg[5]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[5] ),
        .I2(\VR_reg[5]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_165
   (D,
    Q,
    \VR_reg[6] ,
    \VR_reg[6]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[6] ;
  input [0:0]\VR_reg[6]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[6] ;
  wire [0:0]\VR_reg[6]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[6] ),
        .I2(\VR_reg[6]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_166
   (D,
    Q,
    \VR_reg[7] ,
    \VR_reg[7]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[7] ;
  input [0:0]\VR_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[7] ;
  wire [0:0]\VR_reg[7]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[7] ),
        .I2(\VR_reg[7]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_167
   (D,
    Q,
    \VR_reg[8] ,
    \VR_reg[8]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[8] ;
  input [0:0]\VR_reg[8]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[8] ;
  wire [0:0]\VR_reg[8]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[8] ),
        .I2(\VR_reg[8]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_168
   (D,
    Q,
    \VR_reg[9] ,
    \VR_reg[9]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[9] ;
  input [0:0]\VR_reg[9]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[9] ;
  wire [0:0]\VR_reg[9]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[9] ),
        .I2(\VR_reg[9]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_169
   (D,
    Q,
    \VR_reg[10] ,
    \VR_reg[10]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[10] ;
  input [0:0]\VR_reg[10]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[10] ;
  wire [0:0]\VR_reg[10]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[10] ),
        .I2(\VR_reg[10]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_19
   (D,
    Q,
    VR1,
    \VR_reg[2] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[2] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[2] ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[2] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_20
   (D,
    Q,
    VR1,
    \VR_reg[3] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[3] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[3] ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[3] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_203
   (D,
    \VR_reg[1] );
  output [0:0]D;
  input [2:0]\VR_reg[1] ;

  wire [0:0]D;
  wire [2:0]\VR_reg[1] ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(\VR_reg[1] [2]),
        .I1(\VR_reg[1] [1]),
        .I2(\VR_reg[1] [0]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_204
   (D,
    \VR_reg[2] );
  output [0:0]D;
  input [2:0]\VR_reg[2] ;

  wire [0:0]D;
  wire [2:0]\VR_reg[2] ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(\VR_reg[2] [2]),
        .I1(\VR_reg[2] [1]),
        .I2(\VR_reg[2] [0]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_208
   (D,
    Q,
    \VR_reg[2] ,
    SP1);
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[2] ;
  input [0:0]SP1;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]SP1;
  wire [0:0]\VR_reg[2] ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[2] ),
        .I2(SP1),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_209
   (D,
    \VR_reg[1] ,
    \VR_reg[1]_0 );
  output [0:0]D;
  input [1:0]\VR_reg[1] ;
  input [0:0]\VR_reg[1]_0 ;

  wire [0:0]D;
  wire [1:0]\VR_reg[1] ;
  wire [0:0]\VR_reg[1]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(\VR_reg[1] [1]),
        .I1(\VR_reg[1] [0]),
        .I2(\VR_reg[1]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_21
   (D,
    Q,
    VR1,
    \VR_reg[4] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[4] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[4] ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[4] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_210
   (D,
    \VR_reg[2] ,
    \VR_reg[2]_0 );
  output [0:0]D;
  input [1:0]\VR_reg[2] ;
  input [0:0]\VR_reg[2]_0 ;

  wire [0:0]D;
  wire [1:0]\VR_reg[2] ;
  wire [0:0]\VR_reg[2]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(\VR_reg[2] [1]),
        .I1(\VR_reg[2] [0]),
        .I2(\VR_reg[2]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_214
   (D,
    op1_B_p);
  output [0:0]D;
  input [2:0]op1_B_p;

  wire [0:0]D;
  wire [2:0]op1_B_p;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op1_B_p[2]),
        .I1(op1_B_p[1]),
        .I2(op1_B_p[0]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_215
   (D,
    op1_B_p);
  output [0:0]D;
  input [2:0]op1_B_p;

  wire [0:0]D;
  wire [2:0]op1_B_p;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op1_B_p[2]),
        .I1(op1_B_p[1]),
        .I2(op1_B_p[0]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_219
   (D,
    \VR_reg[2] ,
    \VR_reg[2]_0 ,
    \VR_reg[2]_1 );
  output [0:0]D;
  input [0:0]\VR_reg[2] ;
  input [0:0]\VR_reg[2]_0 ;
  input [0:0]\VR_reg[2]_1 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[2] ;
  wire [0:0]\VR_reg[2]_0 ;
  wire [0:0]\VR_reg[2]_1 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(\VR_reg[2] ),
        .I1(\VR_reg[2]_0 ),
        .I2(\VR_reg[2]_1 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_22
   (D,
    Q,
    VR1,
    \VR_reg[5] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[5] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[5] ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[5] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_220
   (D,
    \VR_reg[3] ,
    \VR_reg[3]_0 ,
    \VR_reg[3]_1 );
  output [0:0]D;
  input [0:0]\VR_reg[3] ;
  input [0:0]\VR_reg[3]_0 ;
  input [0:0]\VR_reg[3]_1 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[3] ;
  wire [0:0]\VR_reg[3]_0 ;
  wire [0:0]\VR_reg[3]_1 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(\VR_reg[3] ),
        .I1(\VR_reg[3]_0 ),
        .I2(\VR_reg[3]_1 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_221
   (D,
    \VR_reg[4] ,
    \VR_reg[4]_0 ,
    \VR_reg[4]_1 );
  output [0:0]D;
  input [0:0]\VR_reg[4] ;
  input [0:0]\VR_reg[4]_0 ;
  input [0:0]\VR_reg[4]_1 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[4] ;
  wire [0:0]\VR_reg[4]_0 ;
  wire [0:0]\VR_reg[4]_1 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(\VR_reg[4] ),
        .I1(\VR_reg[4]_0 ),
        .I2(\VR_reg[4]_1 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_222
   (D,
    Q,
    \VR_reg[1] ,
    \VR_reg[1]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[1] ;
  input [0:0]\VR_reg[1]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[1] ;
  wire [0:0]\VR_reg[1]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[1] ),
        .I2(\VR_reg[1]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_223
   (D,
    Q,
    \VR_reg[2] ,
    \VR_reg[2]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[2] ;
  input [0:0]\VR_reg[2]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[2] ;
  wire [0:0]\VR_reg[2]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[2] ),
        .I2(\VR_reg[2]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_224
   (D,
    Q,
    \VR_reg[3] ,
    \VR_reg[3]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[3] ;
  input [0:0]\VR_reg[3]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[3] ;
  wire [0:0]\VR_reg[3]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[3] ),
        .I2(\VR_reg[3]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_225
   (D,
    Q,
    \VR_reg[4] ,
    \VR_reg[4]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[4] ;
  input [0:0]\VR_reg[4]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[4] ;
  wire [0:0]\VR_reg[4]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[4] ),
        .I2(\VR_reg[4]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_226
   (D,
    Q,
    \VR_reg[5] ,
    \VR_reg[5]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[5] ;
  input [0:0]\VR_reg[5]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[5] ;
  wire [0:0]\VR_reg[5]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[5] ),
        .I2(\VR_reg[5]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_227
   (D,
    Q,
    \VR_reg[6] ,
    \VR_reg[6]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[6] ;
  input [0:0]\VR_reg[6]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[6] ;
  wire [0:0]\VR_reg[6]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[6] ),
        .I2(\VR_reg[6]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_228
   (Cint_3,
    Q);
  output Cint_3;
  input [3:0]Q;

  wire Cint_3;
  wire [3:0]Q;

  LUT4 #(
    .INIT(16'hF880)) 
    VR
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .O(Cint_3));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_23
   (D,
    Q,
    VR1,
    \VR_reg[6] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[6] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[6] ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[6] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_230
   (Cint_3,
    Q);
  output Cint_3;
  input [4:0]Q;

  wire Cint_3;
  wire [4:0]Q;

  LUT5 #(
    .INIT(32'hFFF8C000)) 
    VR
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(Cint_3));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_24
   (D,
    Q,
    VR1,
    \VR_reg[7] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[7] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[7] ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[7] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_25
   (D,
    Q,
    VR1,
    \VR_reg[8] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[8] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[8] ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[8] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_265
   (D,
    Q,
    VR1,
    \VR_reg[2] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[2] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[2] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[2] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_266
   (D,
    Q,
    VR1,
    \VR_reg[3] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[3] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[3] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[3] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_267
   (D,
    Q,
    VR1,
    \VR_reg[4] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[4] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[4] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[4] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_268
   (D,
    Q,
    VR1,
    \VR_reg[5] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[5] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[5] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[5] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_269
   (D,
    Q,
    VR1,
    \VR_reg[6] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[6] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[6] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[6] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_270
   (D,
    Q,
    VR1,
    \VR_reg[7] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[7] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[7] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[7] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_271
   (D,
    Q,
    VR1,
    \VR_reg[8] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[8] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[8] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[8] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_275
   (D,
    Q,
    VR1,
    \VR_reg[2] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[2] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[2] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[2] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_276
   (D,
    Q,
    VR1,
    \VR_reg[3] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[3] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[3] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[3] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_277
   (D,
    Q,
    VR1,
    \VR_reg[4] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[4] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[4] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[4] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_278
   (D,
    Q,
    VR1,
    \VR_reg[5] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[5] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[5] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[5] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_279
   (D,
    Q,
    VR1,
    \VR_reg[6] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[6] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[6] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[6] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_280
   (D,
    Q,
    VR1,
    \VR_reg[7] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[7] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[7] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[7] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_281
   (D,
    Q,
    VR1,
    \VR_reg[8] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[8] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[8] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[8] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_301
   (D,
    op4_out,
    \VR_reg[11] ,
    \VR_reg[11]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[11] ;
  input [0:0]\VR_reg[11]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[11] ;
  wire [0:0]\VR_reg[11]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[11] ),
        .I2(\VR_reg[11]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_302
   (D,
    op4_out,
    \VR_reg[12] ,
    \VR_reg[12]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[12] ;
  input [0:0]\VR_reg[12]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[12] ;
  wire [0:0]\VR_reg[12]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[12] ),
        .I2(\VR_reg[12]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_303
   (D,
    op4_out,
    \VR_reg[13] ,
    \VR_reg[13]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[13] ;
  input [0:0]\VR_reg[13]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[13] ;
  wire [0:0]\VR_reg[13]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[13] ),
        .I2(\VR_reg[13]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_304
   (D,
    op4_out,
    \VR_reg[14] ,
    \VR_reg[14]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[14] ;
  input [0:0]\VR_reg[14]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[14] ;
  wire [0:0]\VR_reg[14]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[14] ),
        .I2(\VR_reg[14]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_305
   (D,
    op4_out,
    \VR_reg[15] ,
    \VR_reg[15]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[15] ;
  input [0:0]\VR_reg[15]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[15] ;
  wire [0:0]\VR_reg[15]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[15] ),
        .I2(\VR_reg[15]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_306
   (D,
    op4_out,
    \VR_reg[16] ,
    \VR_reg[16]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[16] ;
  input [0:0]\VR_reg[16]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[16] ;
  wire [0:0]\VR_reg[16]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[16] ),
        .I2(\VR_reg[16]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_307
   (D,
    op4_out,
    \VR_reg[17] ,
    \VR_reg[17]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[17] ;
  input [0:0]\VR_reg[17]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[17] ;
  wire [0:0]\VR_reg[17]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[17] ),
        .I2(\VR_reg[17]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_308
   (D,
    op4_out,
    \VR_reg[18] ,
    \VR_reg[18]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[18] ;
  input [0:0]\VR_reg[18]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[18] ;
  wire [0:0]\VR_reg[18]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[18] ),
        .I2(\VR_reg[18]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_309
   (D,
    op4_out,
    \VR_reg[19] ,
    \VR_reg[19]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[19] ;
  input [0:0]\VR_reg[19]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[19] ;
  wire [0:0]\VR_reg[19]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[19] ),
        .I2(\VR_reg[19]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_310
   (D,
    op4_out,
    \VR_reg[6] ,
    \VR_reg[6]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[6] ;
  input [0:0]\VR_reg[6]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[6] ;
  wire [0:0]\VR_reg[6]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[6] ),
        .I2(\VR_reg[6]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_311
   (D,
    op4_out,
    \VR_reg[7] ,
    \VR_reg[7]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[7] ;
  input [0:0]\VR_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[7] ;
  wire [0:0]\VR_reg[7]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[7] ),
        .I2(\VR_reg[7]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_312
   (D,
    op4_out,
    \VR_reg[8] ,
    \VR_reg[8]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[8] ;
  input [0:0]\VR_reg[8]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[8] ;
  wire [0:0]\VR_reg[8]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[8] ),
        .I2(\VR_reg[8]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_313
   (D,
    op4_out,
    \VR_reg[9] ,
    \VR_reg[9]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[9] ;
  input [0:0]\VR_reg[9]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[9] ;
  wire [0:0]\VR_reg[9]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[9] ),
        .I2(\VR_reg[9]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_314
   (D,
    op4_out,
    \VR_reg[10] ,
    \VR_reg[10]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[10] ;
  input [0:0]\VR_reg[10]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[10] ;
  wire [0:0]\VR_reg[10]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[10] ),
        .I2(\VR_reg[10]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_315
   (D,
    Q,
    \VR_reg[11] ,
    \VR_reg[11]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[11] ;
  input [0:0]\VR_reg[11]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[11] ;
  wire [0:0]\VR_reg[11]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[11] ),
        .I2(\VR_reg[11]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_316
   (D,
    Q,
    \VR_reg[12] ,
    \VR_reg[12]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[12] ;
  input [0:0]\VR_reg[12]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[12] ;
  wire [0:0]\VR_reg[12]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[12] ),
        .I2(\VR_reg[12]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_317
   (D,
    Q,
    \VR_reg[13] ,
    \VR_reg[13]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[13] ;
  input [0:0]\VR_reg[13]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[13] ;
  wire [0:0]\VR_reg[13]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[13] ),
        .I2(\VR_reg[13]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_318
   (D,
    Q,
    \VR_reg[14] ,
    \VR_reg[14]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[14] ;
  input [0:0]\VR_reg[14]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[14] ;
  wire [0:0]\VR_reg[14]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[14] ),
        .I2(\VR_reg[14]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_319
   (D,
    Q,
    \VR_reg[15] ,
    \VR_reg[15]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[15] ;
  input [0:0]\VR_reg[15]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[15] ;
  wire [0:0]\VR_reg[15]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[15] ),
        .I2(\VR_reg[15]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_320
   (D,
    Q,
    \VR_reg[16] ,
    \VR_reg[16]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[16] ;
  input [0:0]\VR_reg[16]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[16] ;
  wire [0:0]\VR_reg[16]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[16] ),
        .I2(\VR_reg[16]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_321
   (D,
    Q,
    \VR_reg[17] ,
    \VR_reg[17]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[17] ;
  input [0:0]\VR_reg[17]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[17] ;
  wire [0:0]\VR_reg[17]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[17] ),
        .I2(\VR_reg[17]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_322
   (D,
    Q,
    \VR_reg[18] ,
    \VR_reg[18]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[18] ;
  input [0:0]\VR_reg[18]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[18] ;
  wire [0:0]\VR_reg[18]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[18] ),
        .I2(\VR_reg[18]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_323
   (D,
    Q,
    \VR_reg[7] ,
    \VR_reg[7]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[7] ;
  input [0:0]\VR_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[7] ;
  wire [0:0]\VR_reg[7]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[7] ),
        .I2(\VR_reg[7]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_324
   (D,
    Q,
    \VR_reg[8] ,
    \VR_reg[8]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[8] ;
  input [0:0]\VR_reg[8]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[8] ;
  wire [0:0]\VR_reg[8]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[8] ),
        .I2(\VR_reg[8]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_325
   (D,
    Q,
    \VR_reg[9] ,
    \VR_reg[9]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[9] ;
  input [0:0]\VR_reg[9]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[9] ;
  wire [0:0]\VR_reg[9]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[9] ),
        .I2(\VR_reg[9]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_326
   (D,
    Q,
    \VR_reg[10] ,
    \VR_reg[10]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[10] ;
  input [0:0]\VR_reg[10]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[10] ;
  wire [0:0]\VR_reg[10]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[10] ),
        .I2(\VR_reg[10]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_346
   (D,
    op4_out,
    \VR_reg[11] ,
    \VR_reg[11]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[11] ;
  input [0:0]\VR_reg[11]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[11] ;
  wire [0:0]\VR_reg[11]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[11] ),
        .I2(\VR_reg[11]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_347
   (D,
    op4_out,
    \VR_reg[12] ,
    \VR_reg[12]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[12] ;
  input [0:0]\VR_reg[12]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[12] ;
  wire [0:0]\VR_reg[12]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[12] ),
        .I2(\VR_reg[12]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_348
   (D,
    op4_out,
    \VR_reg[13] ,
    \VR_reg[13]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[13] ;
  input [0:0]\VR_reg[13]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[13] ;
  wire [0:0]\VR_reg[13]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[13] ),
        .I2(\VR_reg[13]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_349
   (D,
    op4_out,
    \VR_reg[14] ,
    \VR_reg[14]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[14] ;
  input [0:0]\VR_reg[14]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[14] ;
  wire [0:0]\VR_reg[14]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[14] ),
        .I2(\VR_reg[14]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_350
   (D,
    op4_out,
    \VR_reg[15] ,
    \VR_reg[15]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[15] ;
  input [0:0]\VR_reg[15]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[15] ;
  wire [0:0]\VR_reg[15]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[15] ),
        .I2(\VR_reg[15]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_351
   (D,
    op4_out,
    \VR_reg[16] ,
    \VR_reg[16]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[16] ;
  input [0:0]\VR_reg[16]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[16] ;
  wire [0:0]\VR_reg[16]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[16] ),
        .I2(\VR_reg[16]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_352
   (D,
    op4_out,
    \VR_reg[6] ,
    \VR_reg[6]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[6] ;
  input [0:0]\VR_reg[6]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[6] ;
  wire [0:0]\VR_reg[6]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[6] ),
        .I2(\VR_reg[6]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_353
   (D,
    op4_out,
    \VR_reg[7] ,
    \VR_reg[7]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[7] ;
  input [0:0]\VR_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[7] ;
  wire [0:0]\VR_reg[7]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[7] ),
        .I2(\VR_reg[7]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_354
   (D,
    op4_out,
    \VR_reg[8] ,
    \VR_reg[8]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[8] ;
  input [0:0]\VR_reg[8]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[8] ;
  wire [0:0]\VR_reg[8]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[8] ),
        .I2(\VR_reg[8]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_355
   (D,
    op4_out,
    \VR_reg[9] ,
    \VR_reg[9]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[9] ;
  input [0:0]\VR_reg[9]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[9] ;
  wire [0:0]\VR_reg[9]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[9] ),
        .I2(\VR_reg[9]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_356
   (D,
    op4_out,
    \VR_reg[10] ,
    \VR_reg[10]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[10] ;
  input [0:0]\VR_reg[10]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[10] ;
  wire [0:0]\VR_reg[10]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[10] ),
        .I2(\VR_reg[10]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_357
   (D,
    Q,
    \VR_reg[11] ,
    \VR_reg[11]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[11] ;
  input [0:0]\VR_reg[11]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[11] ;
  wire [0:0]\VR_reg[11]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[11] ),
        .I2(\VR_reg[11]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_358
   (D,
    Q,
    \VR_reg[12] ,
    \VR_reg[12]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[12] ;
  input [0:0]\VR_reg[12]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[12] ;
  wire [0:0]\VR_reg[12]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[12] ),
        .I2(\VR_reg[12]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_359
   (D,
    Q,
    \VR_reg[13] ,
    \VR_reg[13]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[13] ;
  input [0:0]\VR_reg[13]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[13] ;
  wire [0:0]\VR_reg[13]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[13] ),
        .I2(\VR_reg[13]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_36
   (D,
    op4_out,
    \VR_reg[11] ,
    \VR_reg[11]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[11] ;
  input [0:0]\VR_reg[11]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[11] ;
  wire [0:0]\VR_reg[11]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[11] ),
        .I2(\VR_reg[11]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_360
   (D,
    Q,
    \VR_reg[14] ,
    \VR_reg[14]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[14] ;
  input [0:0]\VR_reg[14]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[14] ;
  wire [0:0]\VR_reg[14]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[14] ),
        .I2(\VR_reg[14]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_361
   (D,
    Q,
    \VR_reg[15] ,
    \VR_reg[15]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[15] ;
  input [0:0]\VR_reg[15]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[15] ;
  wire [0:0]\VR_reg[15]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[15] ),
        .I2(\VR_reg[15]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_362
   (D,
    Q,
    \VR_reg[7] ,
    \VR_reg[7]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[7] ;
  input [0:0]\VR_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[7] ;
  wire [0:0]\VR_reg[7]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[7] ),
        .I2(\VR_reg[7]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_363
   (D,
    Q,
    \VR_reg[8] ,
    \VR_reg[8]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[8] ;
  input [0:0]\VR_reg[8]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[8] ;
  wire [0:0]\VR_reg[8]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[8] ),
        .I2(\VR_reg[8]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_364
   (D,
    Q,
    \VR_reg[9] ,
    \VR_reg[9]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[9] ;
  input [0:0]\VR_reg[9]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[9] ;
  wire [0:0]\VR_reg[9]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[9] ),
        .I2(\VR_reg[9]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_365
   (D,
    Q,
    \VR_reg[10] ,
    \VR_reg[10]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[10] ;
  input [0:0]\VR_reg[10]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[10] ;
  wire [0:0]\VR_reg[10]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[10] ),
        .I2(\VR_reg[10]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_37
   (D,
    op4_out,
    \VR_reg[12] ,
    \VR_reg[12]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[12] ;
  input [0:0]\VR_reg[12]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[12] ;
  wire [0:0]\VR_reg[12]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[12] ),
        .I2(\VR_reg[12]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_38
   (D,
    op4_out,
    \VR_reg[13] ,
    \VR_reg[13]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[13] ;
  input [0:0]\VR_reg[13]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[13] ;
  wire [0:0]\VR_reg[13]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[13] ),
        .I2(\VR_reg[13]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_385
   (D,
    op4_out,
    \VR_reg[11] ,
    \VR_reg[11]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[11] ;
  input [0:0]\VR_reg[11]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[11] ;
  wire [0:0]\VR_reg[11]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[11] ),
        .I2(\VR_reg[11]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_386
   (D,
    op4_out,
    \VR_reg[12] ,
    \VR_reg[12]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[12] ;
  input [0:0]\VR_reg[12]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[12] ;
  wire [0:0]\VR_reg[12]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[12] ),
        .I2(\VR_reg[12]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_387
   (D,
    op4_out,
    \VR_reg[13] ,
    \VR_reg[13]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[13] ;
  input [0:0]\VR_reg[13]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[13] ;
  wire [0:0]\VR_reg[13]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[13] ),
        .I2(\VR_reg[13]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_388
   (D,
    op4_out,
    \VR_reg[14] ,
    \VR_reg[14]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[14] ;
  input [0:0]\VR_reg[14]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[14] ;
  wire [0:0]\VR_reg[14]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[14] ),
        .I2(\VR_reg[14]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_389
   (D,
    op4_out,
    \VR_reg[15] ,
    \VR_reg[15]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[15] ;
  input [0:0]\VR_reg[15]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[15] ;
  wire [0:0]\VR_reg[15]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[15] ),
        .I2(\VR_reg[15]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_39
   (D,
    op4_out,
    \VR_reg[14] ,
    \VR_reg[14]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[14] ;
  input [0:0]\VR_reg[14]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[14] ;
  wire [0:0]\VR_reg[14]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[14] ),
        .I2(\VR_reg[14]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_390
   (D,
    op4_out,
    \VR_reg[16] ,
    \VR_reg[16]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[16] ;
  input [0:0]\VR_reg[16]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[16] ;
  wire [0:0]\VR_reg[16]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[16] ),
        .I2(\VR_reg[16]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_391
   (D,
    op4_out,
    \VR_reg[17] ,
    \VR_reg[17]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[17] ;
  input [0:0]\VR_reg[17]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[17] ;
  wire [0:0]\VR_reg[17]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[17] ),
        .I2(\VR_reg[17]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_392
   (D,
    op4_out,
    \VR_reg[18] ,
    \VR_reg[18]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[18] ;
  input [0:0]\VR_reg[18]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[18] ;
  wire [0:0]\VR_reg[18]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[18] ),
        .I2(\VR_reg[18]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_393
   (D,
    op4_out,
    \VR_reg[19] ,
    \VR_reg[19]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[19] ;
  input [0:0]\VR_reg[19]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[19] ;
  wire [0:0]\VR_reg[19]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[19] ),
        .I2(\VR_reg[19]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_394
   (D,
    op4_out,
    \VR_reg[6] ,
    \VR_reg[6]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[6] ;
  input [0:0]\VR_reg[6]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[6] ;
  wire [0:0]\VR_reg[6]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[6] ),
        .I2(\VR_reg[6]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_395
   (D,
    op4_out,
    \VR_reg[7] ,
    \VR_reg[7]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[7] ;
  input [0:0]\VR_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[7] ;
  wire [0:0]\VR_reg[7]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[7] ),
        .I2(\VR_reg[7]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_396
   (D,
    op4_out,
    \VR_reg[8] ,
    \VR_reg[8]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[8] ;
  input [0:0]\VR_reg[8]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[8] ;
  wire [0:0]\VR_reg[8]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[8] ),
        .I2(\VR_reg[8]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_397
   (D,
    op4_out,
    \VR_reg[9] ,
    \VR_reg[9]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[9] ;
  input [0:0]\VR_reg[9]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[9] ;
  wire [0:0]\VR_reg[9]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[9] ),
        .I2(\VR_reg[9]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_398
   (D,
    op4_out,
    \VR_reg[10] ,
    \VR_reg[10]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[10] ;
  input [0:0]\VR_reg[10]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[10] ;
  wire [0:0]\VR_reg[10]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[10] ),
        .I2(\VR_reg[10]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_399
   (D,
    Q,
    \VR_reg[11] ,
    \VR_reg[11]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[11] ;
  input [0:0]\VR_reg[11]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[11] ;
  wire [0:0]\VR_reg[11]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[11] ),
        .I2(\VR_reg[11]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_40
   (D,
    op4_out,
    \VR_reg[15] ,
    \VR_reg[15]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[15] ;
  input [0:0]\VR_reg[15]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[15] ;
  wire [0:0]\VR_reg[15]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[15] ),
        .I2(\VR_reg[15]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_400
   (D,
    Q,
    \VR_reg[12] ,
    \VR_reg[12]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[12] ;
  input [0:0]\VR_reg[12]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[12] ;
  wire [0:0]\VR_reg[12]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[12] ),
        .I2(\VR_reg[12]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_401
   (D,
    Q,
    \VR_reg[13] ,
    \VR_reg[13]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[13] ;
  input [0:0]\VR_reg[13]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[13] ;
  wire [0:0]\VR_reg[13]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[13] ),
        .I2(\VR_reg[13]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_402
   (D,
    Q,
    \VR_reg[14] ,
    \VR_reg[14]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[14] ;
  input [0:0]\VR_reg[14]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[14] ;
  wire [0:0]\VR_reg[14]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[14] ),
        .I2(\VR_reg[14]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_403
   (D,
    Q,
    \VR_reg[15] ,
    \VR_reg[15]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[15] ;
  input [0:0]\VR_reg[15]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[15] ;
  wire [0:0]\VR_reg[15]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[15] ),
        .I2(\VR_reg[15]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_404
   (D,
    Q,
    \VR_reg[16] ,
    \VR_reg[16]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[16] ;
  input [0:0]\VR_reg[16]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[16] ;
  wire [0:0]\VR_reg[16]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[16] ),
        .I2(\VR_reg[16]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_405
   (D,
    Q,
    \VR_reg[17] ,
    \VR_reg[17]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[17] ;
  input [0:0]\VR_reg[17]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[17] ;
  wire [0:0]\VR_reg[17]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[17] ),
        .I2(\VR_reg[17]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_406
   (D,
    Q,
    \VR_reg[18] ,
    \VR_reg[18]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[18] ;
  input [0:0]\VR_reg[18]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[18] ;
  wire [0:0]\VR_reg[18]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[18] ),
        .I2(\VR_reg[18]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_407
   (D,
    Q,
    \VR_reg[7] ,
    \VR_reg[7]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[7] ;
  input [0:0]\VR_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[7] ;
  wire [0:0]\VR_reg[7]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[7] ),
        .I2(\VR_reg[7]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_408
   (D,
    Q,
    \VR_reg[8] ,
    \VR_reg[8]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[8] ;
  input [0:0]\VR_reg[8]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[8] ;
  wire [0:0]\VR_reg[8]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[8] ),
        .I2(\VR_reg[8]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_409
   (D,
    Q,
    \VR_reg[9] ,
    \VR_reg[9]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[9] ;
  input [0:0]\VR_reg[9]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[9] ;
  wire [0:0]\VR_reg[9]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[9] ),
        .I2(\VR_reg[9]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_41
   (D,
    op4_out,
    \VR_reg[16] ,
    \VR_reg[16]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[16] ;
  input [0:0]\VR_reg[16]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[16] ;
  wire [0:0]\VR_reg[16]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[16] ),
        .I2(\VR_reg[16]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_410
   (D,
    Q,
    \VR_reg[10] ,
    \VR_reg[10]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[10] ;
  input [0:0]\VR_reg[10]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[10] ;
  wire [0:0]\VR_reg[10]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[10] ),
        .I2(\VR_reg[10]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_419
   (D,
    Q,
    \VR_reg[1] ,
    \VR_reg[1]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[1] ;
  input [0:0]\VR_reg[1]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[1] ;
  wire [0:0]\VR_reg[1]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[1] ),
        .I2(\VR_reg[1]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_42
   (D,
    op4_out,
    \VR_reg[17] ,
    \VR_reg[17]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[17] ;
  input [0:0]\VR_reg[17]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[17] ;
  wire [0:0]\VR_reg[17]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[17] ),
        .I2(\VR_reg[17]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_420
   (D,
    Q,
    \VR_reg[11] ,
    \VR_reg[11]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[11] ;
  input [0:0]\VR_reg[11]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[11] ;
  wire [0:0]\VR_reg[11]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[11] ),
        .I2(\VR_reg[11]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_421
   (D,
    Q,
    \VR_reg[12] ,
    \VR_reg[12]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[12] ;
  input [0:0]\VR_reg[12]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[12] ;
  wire [0:0]\VR_reg[12]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[12] ),
        .I2(\VR_reg[12]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_422
   (D,
    Q,
    \VR_reg[13] ,
    \VR_reg[13]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[13] ;
  input [0:0]\VR_reg[13]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[13] ;
  wire [0:0]\VR_reg[13]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[13] ),
        .I2(\VR_reg[13]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_423
   (D,
    Q,
    \VR_reg[14] ,
    \VR_reg[14]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[14] ;
  input [0:0]\VR_reg[14]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[14] ;
  wire [0:0]\VR_reg[14]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[14] ),
        .I2(\VR_reg[14]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_424
   (D,
    Q,
    \VR_reg[15] ,
    \VR_reg[15]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[15] ;
  input [0:0]\VR_reg[15]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[15] ;
  wire [0:0]\VR_reg[15]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[15] ),
        .I2(\VR_reg[15]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_425
   (D,
    Q,
    \VR_reg[16] ,
    \VR_reg[16]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[16] ;
  input [0:0]\VR_reg[16]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[16] ;
  wire [0:0]\VR_reg[16]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[16] ),
        .I2(\VR_reg[16]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_426
   (D,
    Q,
    \VR_reg[17] ,
    \VR_reg[17]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[17] ;
  input [0:0]\VR_reg[17]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[17] ;
  wire [0:0]\VR_reg[17]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[17] ),
        .I2(\VR_reg[17]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_427
   (D,
    Q,
    \VR_reg[18] ,
    \VR_reg[18]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[18] ;
  input [0:0]\VR_reg[18]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[18] ;
  wire [0:0]\VR_reg[18]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[18] ),
        .I2(\VR_reg[18]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_428
   (D,
    Q,
    \VR_reg[2] ,
    \VR_reg[2]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[2] ;
  input [0:0]\VR_reg[2]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[2] ;
  wire [0:0]\VR_reg[2]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[2] ),
        .I2(\VR_reg[2]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_429
   (D,
    Q,
    \VR_reg[3] ,
    \VR_reg[3]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[3] ;
  input [0:0]\VR_reg[3]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[3] ;
  wire [0:0]\VR_reg[3]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[3] ),
        .I2(\VR_reg[3]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_43
   (D,
    op4_out,
    \VR_reg[18] ,
    \VR_reg[18]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[18] ;
  input [0:0]\VR_reg[18]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[18] ;
  wire [0:0]\VR_reg[18]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[18] ),
        .I2(\VR_reg[18]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_430
   (D,
    Q,
    \VR_reg[4] ,
    \VR_reg[4]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[4] ;
  input [0:0]\VR_reg[4]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[4] ;
  wire [0:0]\VR_reg[4]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[4] ),
        .I2(\VR_reg[4]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_431
   (D,
    Q,
    \VR_reg[5] ,
    \VR_reg[5]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[5] ;
  input [0:0]\VR_reg[5]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[5] ;
  wire [0:0]\VR_reg[5]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[5] ),
        .I2(\VR_reg[5]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_432
   (D,
    Q,
    \VR_reg[6] ,
    \VR_reg[6]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[6] ;
  input [0:0]\VR_reg[6]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[6] ;
  wire [0:0]\VR_reg[6]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[6] ),
        .I2(\VR_reg[6]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_433
   (D,
    Q,
    \VR_reg[7] ,
    \VR_reg[7]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[7] ;
  input [0:0]\VR_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[7] ;
  wire [0:0]\VR_reg[7]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[7] ),
        .I2(\VR_reg[7]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_434
   (D,
    Q,
    \VR_reg[8] ,
    \VR_reg[8]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[8] ;
  input [0:0]\VR_reg[8]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[8] ;
  wire [0:0]\VR_reg[8]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[8] ),
        .I2(\VR_reg[8]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_435
   (D,
    Q,
    \VR_reg[9] ,
    \VR_reg[9]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[9] ;
  input [0:0]\VR_reg[9]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[9] ;
  wire [0:0]\VR_reg[9]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[9] ),
        .I2(\VR_reg[9]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_436
   (D,
    Q,
    \VR_reg[10] ,
    \VR_reg[10]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[10] ;
  input [0:0]\VR_reg[10]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[10] ;
  wire [0:0]\VR_reg[10]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__1/i_ 
       (.I0(Q),
        .I1(\VR_reg[10] ),
        .I2(\VR_reg[10]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_44
   (D,
    op4_out,
    \VR_reg[19] ,
    \VR_reg[19]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[19] ;
  input [0:0]\VR_reg[19]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[19] ;
  wire [0:0]\VR_reg[19]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[19] ),
        .I2(\VR_reg[19]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_45
   (D,
    op4_out,
    \VR_reg[6] ,
    \VR_reg[6]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[6] ;
  input [0:0]\VR_reg[6]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[6] ;
  wire [0:0]\VR_reg[6]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[6] ),
        .I2(\VR_reg[6]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_452
   (D,
    Q,
    VR1,
    \VR_reg[2] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[2] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[2] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[2] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_453
   (D,
    Q,
    VR1,
    \VR_reg[3] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[3] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[3] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[3] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_454
   (D,
    Q,
    VR1,
    \VR_reg[4] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[4] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[4] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[4] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_455
   (D,
    Q,
    VR1,
    \VR_reg[5] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[5] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[5] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[5] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_456
   (D,
    Q,
    VR1,
    \VR_reg[6] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[6] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[6] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[6] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_457
   (D,
    Q,
    VR1,
    \VR_reg[7] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[7] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[7] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[7] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_458
   (D,
    Q,
    VR1,
    \VR_reg[8] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[8] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[8] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[8] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_46
   (D,
    op4_out,
    \VR_reg[7] ,
    \VR_reg[7]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[7] ;
  input [0:0]\VR_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[7] ;
  wire [0:0]\VR_reg[7]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[7] ),
        .I2(\VR_reg[7]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_462
   (D,
    Q,
    VR1,
    \VR_reg[2] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[2] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[2] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[2] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_463
   (D,
    Q,
    VR1,
    \VR_reg[3] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[3] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[3] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[3] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_464
   (D,
    Q,
    VR1,
    \VR_reg[4] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[4] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[4] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[4] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_465
   (D,
    Q,
    VR1,
    \VR_reg[5] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[5] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[5] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[5] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_466
   (D,
    Q,
    VR1,
    \VR_reg[6] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[6] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[6] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[6] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_467
   (D,
    Q,
    VR1,
    \VR_reg[7] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[7] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[7] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[7] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_468
   (D,
    Q,
    VR1,
    \VR_reg[8] );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]VR1;
  input [0:0]\VR_reg[8] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]VR1;
  wire [0:0]\VR_reg[8] ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(VR1),
        .I2(\VR_reg[8] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_47
   (D,
    op4_out,
    \VR_reg[8] ,
    \VR_reg[8]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[8] ;
  input [0:0]\VR_reg[8]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[8] ;
  wire [0:0]\VR_reg[8]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[8] ),
        .I2(\VR_reg[8]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_48
   (D,
    op4_out,
    \VR_reg[9] ,
    \VR_reg[9]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[9] ;
  input [0:0]\VR_reg[9]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[9] ;
  wire [0:0]\VR_reg[9]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[9] ),
        .I2(\VR_reg[9]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_488
   (D,
    op4_out,
    \VR_reg[11] ,
    \VR_reg[11]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[11] ;
  input [0:0]\VR_reg[11]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[11] ;
  wire [0:0]\VR_reg[11]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[11] ),
        .I2(\VR_reg[11]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_489
   (D,
    op4_out,
    \VR_reg[12] ,
    \VR_reg[12]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[12] ;
  input [0:0]\VR_reg[12]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[12] ;
  wire [0:0]\VR_reg[12]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[12] ),
        .I2(\VR_reg[12]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_49
   (D,
    op4_out,
    \VR_reg[10] ,
    \VR_reg[10]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[10] ;
  input [0:0]\VR_reg[10]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[10] ;
  wire [0:0]\VR_reg[10]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[10] ),
        .I2(\VR_reg[10]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_490
   (D,
    op4_out,
    \VR_reg[13] ,
    \VR_reg[13]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[13] ;
  input [0:0]\VR_reg[13]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[13] ;
  wire [0:0]\VR_reg[13]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[13] ),
        .I2(\VR_reg[13]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_491
   (D,
    op4_out,
    \VR_reg[14] ,
    \VR_reg[14]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[14] ;
  input [0:0]\VR_reg[14]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[14] ;
  wire [0:0]\VR_reg[14]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[14] ),
        .I2(\VR_reg[14]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_492
   (D,
    op4_out,
    \VR_reg[15] ,
    \VR_reg[15]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[15] ;
  input [0:0]\VR_reg[15]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[15] ;
  wire [0:0]\VR_reg[15]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[15] ),
        .I2(\VR_reg[15]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_493
   (D,
    op4_out,
    \VR_reg[16] ,
    \VR_reg[16]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[16] ;
  input [0:0]\VR_reg[16]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[16] ;
  wire [0:0]\VR_reg[16]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[16] ),
        .I2(\VR_reg[16]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_494
   (D,
    op4_out,
    \VR_reg[17] ,
    \VR_reg[17]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[17] ;
  input [0:0]\VR_reg[17]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[17] ;
  wire [0:0]\VR_reg[17]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[17] ),
        .I2(\VR_reg[17]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_495
   (D,
    op4_out,
    \VR_reg[18] ,
    \VR_reg[18]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[18] ;
  input [0:0]\VR_reg[18]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[18] ;
  wire [0:0]\VR_reg[18]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[18] ),
        .I2(\VR_reg[18]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_496
   (D,
    op4_out,
    \VR_reg[19] ,
    \VR_reg[19]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[19] ;
  input [0:0]\VR_reg[19]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[19] ;
  wire [0:0]\VR_reg[19]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[19] ),
        .I2(\VR_reg[19]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_497
   (D,
    op4_out,
    \VR_reg[6] ,
    \VR_reg[6]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[6] ;
  input [0:0]\VR_reg[6]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[6] ;
  wire [0:0]\VR_reg[6]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[6] ),
        .I2(\VR_reg[6]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_498
   (D,
    op4_out,
    \VR_reg[7] ,
    \VR_reg[7]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[7] ;
  input [0:0]\VR_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[7] ;
  wire [0:0]\VR_reg[7]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[7] ),
        .I2(\VR_reg[7]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_499
   (D,
    op4_out,
    \VR_reg[8] ,
    \VR_reg[8]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[8] ;
  input [0:0]\VR_reg[8]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[8] ;
  wire [0:0]\VR_reg[8]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[8] ),
        .I2(\VR_reg[8]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_50
   (D,
    Q,
    \VR_reg[11] ,
    \VR_reg[11]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[11] ;
  input [0:0]\VR_reg[11]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[11] ;
  wire [0:0]\VR_reg[11]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[11] ),
        .I2(\VR_reg[11]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_500
   (D,
    op4_out,
    \VR_reg[9] ,
    \VR_reg[9]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[9] ;
  input [0:0]\VR_reg[9]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[9] ;
  wire [0:0]\VR_reg[9]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[9] ),
        .I2(\VR_reg[9]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_501
   (D,
    op4_out,
    \VR_reg[10] ,
    \VR_reg[10]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[10] ;
  input [0:0]\VR_reg[10]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[10] ;
  wire [0:0]\VR_reg[10]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[10] ),
        .I2(\VR_reg[10]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_502
   (D,
    Q,
    \VR_reg[11] ,
    \VR_reg[11]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[11] ;
  input [0:0]\VR_reg[11]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[11] ;
  wire [0:0]\VR_reg[11]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[11] ),
        .I2(\VR_reg[11]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_503
   (D,
    Q,
    \VR_reg[12] ,
    \VR_reg[12]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[12] ;
  input [0:0]\VR_reg[12]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[12] ;
  wire [0:0]\VR_reg[12]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[12] ),
        .I2(\VR_reg[12]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_504
   (D,
    Q,
    \VR_reg[13] ,
    \VR_reg[13]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[13] ;
  input [0:0]\VR_reg[13]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[13] ;
  wire [0:0]\VR_reg[13]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[13] ),
        .I2(\VR_reg[13]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_505
   (D,
    Q,
    \VR_reg[14] ,
    \VR_reg[14]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[14] ;
  input [0:0]\VR_reg[14]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[14] ;
  wire [0:0]\VR_reg[14]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[14] ),
        .I2(\VR_reg[14]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_506
   (D,
    Q,
    \VR_reg[15] ,
    \VR_reg[15]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[15] ;
  input [0:0]\VR_reg[15]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[15] ;
  wire [0:0]\VR_reg[15]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[15] ),
        .I2(\VR_reg[15]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_507
   (D,
    Q,
    \VR_reg[16] ,
    \VR_reg[16]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[16] ;
  input [0:0]\VR_reg[16]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[16] ;
  wire [0:0]\VR_reg[16]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[16] ),
        .I2(\VR_reg[16]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_508
   (D,
    Q,
    \VR_reg[17] ,
    \VR_reg[17]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[17] ;
  input [0:0]\VR_reg[17]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[17] ;
  wire [0:0]\VR_reg[17]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[17] ),
        .I2(\VR_reg[17]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_509
   (D,
    Q,
    \VR_reg[18] ,
    \VR_reg[18]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[18] ;
  input [0:0]\VR_reg[18]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[18] ;
  wire [0:0]\VR_reg[18]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[18] ),
        .I2(\VR_reg[18]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_51
   (D,
    Q,
    \VR_reg[12] ,
    \VR_reg[12]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[12] ;
  input [0:0]\VR_reg[12]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[12] ;
  wire [0:0]\VR_reg[12]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[12] ),
        .I2(\VR_reg[12]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_510
   (D,
    Q,
    \VR_reg[7] ,
    \VR_reg[7]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[7] ;
  input [0:0]\VR_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[7] ;
  wire [0:0]\VR_reg[7]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[7] ),
        .I2(\VR_reg[7]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_511
   (D,
    Q,
    \VR_reg[8] ,
    \VR_reg[8]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[8] ;
  input [0:0]\VR_reg[8]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[8] ;
  wire [0:0]\VR_reg[8]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[8] ),
        .I2(\VR_reg[8]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_512
   (D,
    Q,
    \VR_reg[9] ,
    \VR_reg[9]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[9] ;
  input [0:0]\VR_reg[9]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[9] ;
  wire [0:0]\VR_reg[9]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[9] ),
        .I2(\VR_reg[9]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_513
   (D,
    Q,
    \VR_reg[10] ,
    \VR_reg[10]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[10] ;
  input [0:0]\VR_reg[10]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[10] ;
  wire [0:0]\VR_reg[10]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[10] ),
        .I2(\VR_reg[10]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_52
   (D,
    Q,
    \VR_reg[13] ,
    \VR_reg[13]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[13] ;
  input [0:0]\VR_reg[13]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[13] ;
  wire [0:0]\VR_reg[13]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[13] ),
        .I2(\VR_reg[13]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_53
   (D,
    Q,
    \VR_reg[14] ,
    \VR_reg[14]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[14] ;
  input [0:0]\VR_reg[14]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[14] ;
  wire [0:0]\VR_reg[14]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[14] ),
        .I2(\VR_reg[14]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_533
   (D,
    op4_out,
    \VR_reg[11] ,
    \VR_reg[11]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[11] ;
  input [0:0]\VR_reg[11]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[11] ;
  wire [0:0]\VR_reg[11]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[11] ),
        .I2(\VR_reg[11]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_534
   (D,
    op4_out,
    \VR_reg[12] ,
    \VR_reg[12]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[12] ;
  input [0:0]\VR_reg[12]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[12] ;
  wire [0:0]\VR_reg[12]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[12] ),
        .I2(\VR_reg[12]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_535
   (D,
    op4_out,
    \VR_reg[13] ,
    \VR_reg[13]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[13] ;
  input [0:0]\VR_reg[13]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[13] ;
  wire [0:0]\VR_reg[13]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[13] ),
        .I2(\VR_reg[13]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_536
   (D,
    op4_out,
    \VR_reg[14] ,
    \VR_reg[14]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[14] ;
  input [0:0]\VR_reg[14]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[14] ;
  wire [0:0]\VR_reg[14]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[14] ),
        .I2(\VR_reg[14]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_537
   (D,
    op4_out,
    \VR_reg[15] ,
    \VR_reg[15]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[15] ;
  input [0:0]\VR_reg[15]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[15] ;
  wire [0:0]\VR_reg[15]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[15] ),
        .I2(\VR_reg[15]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_538
   (D,
    op4_out,
    \VR_reg[16] ,
    \VR_reg[16]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[16] ;
  input [0:0]\VR_reg[16]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[16] ;
  wire [0:0]\VR_reg[16]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[16] ),
        .I2(\VR_reg[16]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_539
   (D,
    op4_out,
    \VR_reg[6] ,
    \VR_reg[6]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[6] ;
  input [0:0]\VR_reg[6]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[6] ;
  wire [0:0]\VR_reg[6]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[6] ),
        .I2(\VR_reg[6]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_54
   (D,
    Q,
    \VR_reg[15] ,
    \VR_reg[15]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[15] ;
  input [0:0]\VR_reg[15]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[15] ;
  wire [0:0]\VR_reg[15]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[15] ),
        .I2(\VR_reg[15]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_540
   (D,
    op4_out,
    \VR_reg[7] ,
    \VR_reg[7]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[7] ;
  input [0:0]\VR_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[7] ;
  wire [0:0]\VR_reg[7]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[7] ),
        .I2(\VR_reg[7]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_541
   (D,
    op4_out,
    \VR_reg[8] ,
    \VR_reg[8]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[8] ;
  input [0:0]\VR_reg[8]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[8] ;
  wire [0:0]\VR_reg[8]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[8] ),
        .I2(\VR_reg[8]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_542
   (D,
    op4_out,
    \VR_reg[9] ,
    \VR_reg[9]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[9] ;
  input [0:0]\VR_reg[9]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[9] ;
  wire [0:0]\VR_reg[9]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[9] ),
        .I2(\VR_reg[9]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_543
   (D,
    op4_out,
    \VR_reg[10] ,
    \VR_reg[10]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[10] ;
  input [0:0]\VR_reg[10]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[10] ;
  wire [0:0]\VR_reg[10]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[10] ),
        .I2(\VR_reg[10]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_544
   (D,
    Q,
    \VR_reg[11] ,
    \VR_reg[11]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[11] ;
  input [0:0]\VR_reg[11]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[11] ;
  wire [0:0]\VR_reg[11]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[11] ),
        .I2(\VR_reg[11]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_545
   (D,
    Q,
    \VR_reg[12] ,
    \VR_reg[12]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[12] ;
  input [0:0]\VR_reg[12]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[12] ;
  wire [0:0]\VR_reg[12]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[12] ),
        .I2(\VR_reg[12]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_546
   (D,
    Q,
    \VR_reg[13] ,
    \VR_reg[13]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[13] ;
  input [0:0]\VR_reg[13]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[13] ;
  wire [0:0]\VR_reg[13]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[13] ),
        .I2(\VR_reg[13]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_547
   (D,
    Q,
    \VR_reg[14] ,
    \VR_reg[14]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[14] ;
  input [0:0]\VR_reg[14]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[14] ;
  wire [0:0]\VR_reg[14]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[14] ),
        .I2(\VR_reg[14]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_548
   (D,
    Q,
    \VR_reg[15] ,
    \VR_reg[15]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[15] ;
  input [0:0]\VR_reg[15]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[15] ;
  wire [0:0]\VR_reg[15]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[15] ),
        .I2(\VR_reg[15]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_549
   (D,
    Q,
    \VR_reg[7] ,
    \VR_reg[7]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[7] ;
  input [0:0]\VR_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[7] ;
  wire [0:0]\VR_reg[7]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[7] ),
        .I2(\VR_reg[7]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_55
   (D,
    Q,
    \VR_reg[16] ,
    \VR_reg[16]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[16] ;
  input [0:0]\VR_reg[16]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[16] ;
  wire [0:0]\VR_reg[16]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[16] ),
        .I2(\VR_reg[16]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_550
   (D,
    Q,
    \VR_reg[8] ,
    \VR_reg[8]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[8] ;
  input [0:0]\VR_reg[8]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[8] ;
  wire [0:0]\VR_reg[8]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[8] ),
        .I2(\VR_reg[8]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_551
   (D,
    Q,
    \VR_reg[9] ,
    \VR_reg[9]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[9] ;
  input [0:0]\VR_reg[9]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[9] ;
  wire [0:0]\VR_reg[9]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[9] ),
        .I2(\VR_reg[9]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_552
   (D,
    Q,
    \VR_reg[10] ,
    \VR_reg[10]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[10] ;
  input [0:0]\VR_reg[10]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[10] ;
  wire [0:0]\VR_reg[10]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[10] ),
        .I2(\VR_reg[10]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_56
   (D,
    Q,
    \VR_reg[17] ,
    \VR_reg[17]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[17] ;
  input [0:0]\VR_reg[17]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[17] ;
  wire [0:0]\VR_reg[17]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[17] ),
        .I2(\VR_reg[17]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_57
   (D,
    Q,
    \VR_reg[18] ,
    \VR_reg[18]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[18] ;
  input [0:0]\VR_reg[18]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[18] ;
  wire [0:0]\VR_reg[18]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[18] ),
        .I2(\VR_reg[18]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_572
   (D,
    op4_out,
    \VR_reg[11] ,
    \VR_reg[11]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[11] ;
  input [0:0]\VR_reg[11]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[11] ;
  wire [0:0]\VR_reg[11]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[11] ),
        .I2(\VR_reg[11]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_573
   (D,
    op4_out,
    \VR_reg[12] ,
    \VR_reg[12]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[12] ;
  input [0:0]\VR_reg[12]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[12] ;
  wire [0:0]\VR_reg[12]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[12] ),
        .I2(\VR_reg[12]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_574
   (D,
    op4_out,
    \VR_reg[13] ,
    \VR_reg[13]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[13] ;
  input [0:0]\VR_reg[13]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[13] ;
  wire [0:0]\VR_reg[13]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[13] ),
        .I2(\VR_reg[13]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_575
   (D,
    op4_out,
    \VR_reg[14] ,
    \VR_reg[14]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[14] ;
  input [0:0]\VR_reg[14]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[14] ;
  wire [0:0]\VR_reg[14]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[14] ),
        .I2(\VR_reg[14]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_576
   (D,
    op4_out,
    \VR_reg[15] ,
    \VR_reg[15]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[15] ;
  input [0:0]\VR_reg[15]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[15] ;
  wire [0:0]\VR_reg[15]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[15] ),
        .I2(\VR_reg[15]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_577
   (D,
    op4_out,
    \VR_reg[16] ,
    \VR_reg[16]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[16] ;
  input [0:0]\VR_reg[16]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[16] ;
  wire [0:0]\VR_reg[16]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[16] ),
        .I2(\VR_reg[16]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_578
   (D,
    op4_out,
    \VR_reg[17] ,
    \VR_reg[17]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[17] ;
  input [0:0]\VR_reg[17]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[17] ;
  wire [0:0]\VR_reg[17]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[17] ),
        .I2(\VR_reg[17]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_579
   (D,
    op4_out,
    \VR_reg[18] ,
    \VR_reg[18]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[18] ;
  input [0:0]\VR_reg[18]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[18] ;
  wire [0:0]\VR_reg[18]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[18] ),
        .I2(\VR_reg[18]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_58
   (D,
    Q,
    \VR_reg[7] ,
    \VR_reg[7]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[7] ;
  input [0:0]\VR_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[7] ;
  wire [0:0]\VR_reg[7]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[7] ),
        .I2(\VR_reg[7]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_580
   (D,
    op4_out,
    \VR_reg[19] ,
    \VR_reg[19]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[19] ;
  input [0:0]\VR_reg[19]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[19] ;
  wire [0:0]\VR_reg[19]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[19] ),
        .I2(\VR_reg[19]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_581
   (D,
    op4_out,
    \VR_reg[6] ,
    \VR_reg[6]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[6] ;
  input [0:0]\VR_reg[6]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[6] ;
  wire [0:0]\VR_reg[6]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[6] ),
        .I2(\VR_reg[6]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_582
   (D,
    op4_out,
    \VR_reg[7] ,
    \VR_reg[7]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[7] ;
  input [0:0]\VR_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[7] ;
  wire [0:0]\VR_reg[7]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[7] ),
        .I2(\VR_reg[7]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_583
   (D,
    op4_out,
    \VR_reg[8] ,
    \VR_reg[8]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[8] ;
  input [0:0]\VR_reg[8]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[8] ;
  wire [0:0]\VR_reg[8]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[8] ),
        .I2(\VR_reg[8]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_584
   (D,
    op4_out,
    \VR_reg[9] ,
    \VR_reg[9]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[9] ;
  input [0:0]\VR_reg[9]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[9] ;
  wire [0:0]\VR_reg[9]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[9] ),
        .I2(\VR_reg[9]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_585
   (D,
    op4_out,
    \VR_reg[10] ,
    \VR_reg[10]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[10] ;
  input [0:0]\VR_reg[10]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[10] ;
  wire [0:0]\VR_reg[10]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(op4_out),
        .I1(\VR_reg[10] ),
        .I2(\VR_reg[10]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_586
   (D,
    Q,
    \VR_reg[11] ,
    \VR_reg[11]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[11] ;
  input [0:0]\VR_reg[11]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[11] ;
  wire [0:0]\VR_reg[11]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[11] ),
        .I2(\VR_reg[11]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_587
   (D,
    Q,
    \VR_reg[12] ,
    \VR_reg[12]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[12] ;
  input [0:0]\VR_reg[12]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[12] ;
  wire [0:0]\VR_reg[12]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[12] ),
        .I2(\VR_reg[12]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_588
   (D,
    Q,
    \VR_reg[13] ,
    \VR_reg[13]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[13] ;
  input [0:0]\VR_reg[13]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[13] ;
  wire [0:0]\VR_reg[13]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[13] ),
        .I2(\VR_reg[13]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_589
   (D,
    Q,
    \VR_reg[14] ,
    \VR_reg[14]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[14] ;
  input [0:0]\VR_reg[14]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[14] ;
  wire [0:0]\VR_reg[14]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[14] ),
        .I2(\VR_reg[14]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_59
   (D,
    Q,
    \VR_reg[8] ,
    \VR_reg[8]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[8] ;
  input [0:0]\VR_reg[8]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[8] ;
  wire [0:0]\VR_reg[8]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[8] ),
        .I2(\VR_reg[8]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_590
   (D,
    Q,
    \VR_reg[15] ,
    \VR_reg[15]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[15] ;
  input [0:0]\VR_reg[15]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[15] ;
  wire [0:0]\VR_reg[15]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[15] ),
        .I2(\VR_reg[15]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_591
   (D,
    Q,
    \VR_reg[16] ,
    \VR_reg[16]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[16] ;
  input [0:0]\VR_reg[16]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[16] ;
  wire [0:0]\VR_reg[16]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[16] ),
        .I2(\VR_reg[16]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_592
   (D,
    Q,
    \VR_reg[17] ,
    \VR_reg[17]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[17] ;
  input [0:0]\VR_reg[17]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[17] ;
  wire [0:0]\VR_reg[17]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[17] ),
        .I2(\VR_reg[17]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_593
   (D,
    Q,
    \VR_reg[18] ,
    \VR_reg[18]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[18] ;
  input [0:0]\VR_reg[18]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[18] ;
  wire [0:0]\VR_reg[18]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[18] ),
        .I2(\VR_reg[18]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_594
   (D,
    Q,
    \VR_reg[7] ,
    \VR_reg[7]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[7] ;
  input [0:0]\VR_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[7] ;
  wire [0:0]\VR_reg[7]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[7] ),
        .I2(\VR_reg[7]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_595
   (D,
    Q,
    \VR_reg[8] ,
    \VR_reg[8]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[8] ;
  input [0:0]\VR_reg[8]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[8] ;
  wire [0:0]\VR_reg[8]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[8] ),
        .I2(\VR_reg[8]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_596
   (D,
    Q,
    \VR_reg[9] ,
    \VR_reg[9]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[9] ;
  input [0:0]\VR_reg[9]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[9] ;
  wire [0:0]\VR_reg[9]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[9] ),
        .I2(\VR_reg[9]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_597
   (D,
    Q,
    \VR_reg[10] ,
    \VR_reg[10]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[10] ;
  input [0:0]\VR_reg[10]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[10] ;
  wire [0:0]\VR_reg[10]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[10] ),
        .I2(\VR_reg[10]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_60
   (D,
    Q,
    \VR_reg[9] ,
    \VR_reg[9]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[9] ;
  input [0:0]\VR_reg[9]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[9] ;
  wire [0:0]\VR_reg[9]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[9] ),
        .I2(\VR_reg[9]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_606
   (D,
    Q,
    \VR_reg[1] ,
    \VR_reg[1]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[1] ;
  input [0:0]\VR_reg[1]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[1] ;
  wire [0:0]\VR_reg[1]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[1] ),
        .I2(\VR_reg[1]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_607
   (D,
    Q,
    \VR_reg[11] ,
    \VR_reg[11]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[11] ;
  input [0:0]\VR_reg[11]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[11] ;
  wire [0:0]\VR_reg[11]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[11] ),
        .I2(\VR_reg[11]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_608
   (D,
    Q,
    \VR_reg[12] ,
    \VR_reg[12]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[12] ;
  input [0:0]\VR_reg[12]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[12] ;
  wire [0:0]\VR_reg[12]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[12] ),
        .I2(\VR_reg[12]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_609
   (D,
    Q,
    \VR_reg[13] ,
    \VR_reg[13]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[13] ;
  input [0:0]\VR_reg[13]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[13] ;
  wire [0:0]\VR_reg[13]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[13] ),
        .I2(\VR_reg[13]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_61
   (D,
    Q,
    \VR_reg[10] ,
    \VR_reg[10]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[10] ;
  input [0:0]\VR_reg[10]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[10] ;
  wire [0:0]\VR_reg[10]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[10] ),
        .I2(\VR_reg[10]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_610
   (D,
    Q,
    \VR_reg[14] ,
    \VR_reg[14]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[14] ;
  input [0:0]\VR_reg[14]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[14] ;
  wire [0:0]\VR_reg[14]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[14] ),
        .I2(\VR_reg[14]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_611
   (D,
    Q,
    \VR_reg[15] ,
    \VR_reg[15]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[15] ;
  input [0:0]\VR_reg[15]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[15] ;
  wire [0:0]\VR_reg[15]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[15] ),
        .I2(\VR_reg[15]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_612
   (D,
    Q,
    \VR_reg[16] ,
    \VR_reg[16]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[16] ;
  input [0:0]\VR_reg[16]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[16] ;
  wire [0:0]\VR_reg[16]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[16] ),
        .I2(\VR_reg[16]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_613
   (D,
    Q,
    \VR_reg[17] ,
    \VR_reg[17]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[17] ;
  input [0:0]\VR_reg[17]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[17] ;
  wire [0:0]\VR_reg[17]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[17] ),
        .I2(\VR_reg[17]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_614
   (D,
    Q,
    \VR_reg[18] ,
    \VR_reg[18]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[18] ;
  input [0:0]\VR_reg[18]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[18] ;
  wire [0:0]\VR_reg[18]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[18] ),
        .I2(\VR_reg[18]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_615
   (D,
    Q,
    \VR_reg[2] ,
    \VR_reg[2]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[2] ;
  input [0:0]\VR_reg[2]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[2] ;
  wire [0:0]\VR_reg[2]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[2] ),
        .I2(\VR_reg[2]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_616
   (D,
    Q,
    \VR_reg[3] ,
    \VR_reg[3]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[3] ;
  input [0:0]\VR_reg[3]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[3] ;
  wire [0:0]\VR_reg[3]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[3] ),
        .I2(\VR_reg[3]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_617
   (D,
    Q,
    \VR_reg[4] ,
    \VR_reg[4]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[4] ;
  input [0:0]\VR_reg[4]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[4] ;
  wire [0:0]\VR_reg[4]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[4] ),
        .I2(\VR_reg[4]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_618
   (D,
    Q,
    \VR_reg[5] ,
    \VR_reg[5]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[5] ;
  input [0:0]\VR_reg[5]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[5] ;
  wire [0:0]\VR_reg[5]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[5] ),
        .I2(\VR_reg[5]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_619
   (D,
    Q,
    \VR_reg[6] ,
    \VR_reg[6]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[6] ;
  input [0:0]\VR_reg[6]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[6] ;
  wire [0:0]\VR_reg[6]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[6] ),
        .I2(\VR_reg[6]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_620
   (D,
    Q,
    \VR_reg[7] ,
    \VR_reg[7]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[7] ;
  input [0:0]\VR_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[7] ;
  wire [0:0]\VR_reg[7]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[7] ),
        .I2(\VR_reg[7]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_621
   (D,
    Q,
    \VR_reg[8] ,
    \VR_reg[8]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[8] ;
  input [0:0]\VR_reg[8]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[8] ;
  wire [0:0]\VR_reg[8]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[8] ),
        .I2(\VR_reg[8]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_622
   (D,
    Q,
    \VR_reg[9] ,
    \VR_reg[9]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[9] ;
  input [0:0]\VR_reg[9]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[9] ;
  wire [0:0]\VR_reg[9]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[9] ),
        .I2(\VR_reg[9]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_623
   (D,
    Q,
    \VR_reg[10] ,
    \VR_reg[10]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[10] ;
  input [0:0]\VR_reg[10]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[10] ;
  wire [0:0]\VR_reg[10]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    \VR_inferred__0/i_ 
       (.I0(Q),
        .I1(\VR_reg[10] ),
        .I2(\VR_reg[10]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_81
   (D,
    op4_out,
    \VR_reg[11] ,
    \VR_reg[11]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[11] ;
  input [0:0]\VR_reg[11]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[11] ;
  wire [0:0]\VR_reg[11]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[11] ),
        .I2(\VR_reg[11]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_82
   (D,
    op4_out,
    \VR_reg[12] ,
    \VR_reg[12]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[12] ;
  input [0:0]\VR_reg[12]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[12] ;
  wire [0:0]\VR_reg[12]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[12] ),
        .I2(\VR_reg[12]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_83
   (D,
    op4_out,
    \VR_reg[13] ,
    \VR_reg[13]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[13] ;
  input [0:0]\VR_reg[13]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[13] ;
  wire [0:0]\VR_reg[13]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[13] ),
        .I2(\VR_reg[13]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_84
   (D,
    op4_out,
    \VR_reg[14] ,
    \VR_reg[14]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[14] ;
  input [0:0]\VR_reg[14]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[14] ;
  wire [0:0]\VR_reg[14]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[14] ),
        .I2(\VR_reg[14]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_85
   (D,
    op4_out,
    \VR_reg[15] ,
    \VR_reg[15]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[15] ;
  input [0:0]\VR_reg[15]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[15] ;
  wire [0:0]\VR_reg[15]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[15] ),
        .I2(\VR_reg[15]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_86
   (D,
    op4_out,
    \VR_reg[16] ,
    \VR_reg[16]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[16] ;
  input [0:0]\VR_reg[16]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[16] ;
  wire [0:0]\VR_reg[16]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[16] ),
        .I2(\VR_reg[16]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_87
   (D,
    op4_out,
    \VR_reg[6] ,
    \VR_reg[6]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[6] ;
  input [0:0]\VR_reg[6]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[6] ;
  wire [0:0]\VR_reg[6]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[6] ),
        .I2(\VR_reg[6]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_88
   (D,
    op4_out,
    \VR_reg[7] ,
    \VR_reg[7]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[7] ;
  input [0:0]\VR_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[7] ;
  wire [0:0]\VR_reg[7]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[7] ),
        .I2(\VR_reg[7]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_89
   (D,
    op4_out,
    \VR_reg[8] ,
    \VR_reg[8]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[8] ;
  input [0:0]\VR_reg[8]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[8] ;
  wire [0:0]\VR_reg[8]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[8] ),
        .I2(\VR_reg[8]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_90
   (D,
    op4_out,
    \VR_reg[9] ,
    \VR_reg[9]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[9] ;
  input [0:0]\VR_reg[9]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[9] ;
  wire [0:0]\VR_reg[9]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[9] ),
        .I2(\VR_reg[9]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_91
   (D,
    op4_out,
    \VR_reg[10] ,
    \VR_reg[10]_0 );
  output [0:0]D;
  input [0:0]op4_out;
  input [0:0]\VR_reg[10] ;
  input [0:0]\VR_reg[10]_0 ;

  wire [0:0]D;
  wire [0:0]\VR_reg[10] ;
  wire [0:0]\VR_reg[10]_0 ;
  wire [0:0]op4_out;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(op4_out),
        .I1(\VR_reg[10] ),
        .I2(\VR_reg[10]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_92
   (D,
    Q,
    \VR_reg[11] ,
    \VR_reg[11]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[11] ;
  input [0:0]\VR_reg[11]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[11] ;
  wire [0:0]\VR_reg[11]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[11] ),
        .I2(\VR_reg[11]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_93
   (D,
    Q,
    \VR_reg[12] ,
    \VR_reg[12]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[12] ;
  input [0:0]\VR_reg[12]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[12] ;
  wire [0:0]\VR_reg[12]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[12] ),
        .I2(\VR_reg[12]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_94
   (D,
    Q,
    \VR_reg[13] ,
    \VR_reg[13]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[13] ;
  input [0:0]\VR_reg[13]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[13] ;
  wire [0:0]\VR_reg[13]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[13] ),
        .I2(\VR_reg[13]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_95
   (D,
    Q,
    \VR_reg[14] ,
    \VR_reg[14]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[14] ;
  input [0:0]\VR_reg[14]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[14] ;
  wire [0:0]\VR_reg[14]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[14] ),
        .I2(\VR_reg[14]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_96
   (D,
    Q,
    \VR_reg[15] ,
    \VR_reg[15]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[15] ;
  input [0:0]\VR_reg[15]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[15] ;
  wire [0:0]\VR_reg[15]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[15] ),
        .I2(\VR_reg[15]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_97
   (D,
    Q,
    \VR_reg[7] ,
    \VR_reg[7]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[7] ;
  input [0:0]\VR_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[7] ;
  wire [0:0]\VR_reg[7]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[7] ),
        .I2(\VR_reg[7]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_98
   (D,
    Q,
    \VR_reg[8] ,
    \VR_reg[8]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[8] ;
  input [0:0]\VR_reg[8]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[8] ;
  wire [0:0]\VR_reg[8]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[8] ),
        .I2(\VR_reg[8]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FA" *) 
module FA_99
   (D,
    Q,
    \VR_reg[9] ,
    \VR_reg[9]_0 );
  output [0:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[9] ;
  input [0:0]\VR_reg[9]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]\VR_reg[9] ;
  wire [0:0]\VR_reg[9]_0 ;

  LUT3 #(
    .INIT(8'hE8)) 
    VR
       (.I0(Q),
        .I1(\VR_reg[9] ),
        .I2(\VR_reg[9]_0 ),
        .O(D));
endmodule

module FIFO8_NORMAL
   (EXTRA,
    \Q_reg[6] ,
    \Q_reg[7] ,
    Q,
    \Q_reg[1]_FIFO_READY_GEN_c_2 ,
    \Q_reg[1]_FIFO_READY_GEN_c_2_0 ,
    \Q_reg[0]_srl3_FIFO_READY_GEN_c_1_i_1 ,
    \Q_reg[0]_srl3_FIFO_READY_GEN_c_1_i_1_0 ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [0:0]EXTRA;
  output [1:0]\Q_reg[6] ;
  output [1:0]\Q_reg[7] ;
  input [1:0]Q;
  input \Q_reg[1]_FIFO_READY_GEN_c_2 ;
  input \Q_reg[1]_FIFO_READY_GEN_c_2_0 ;
  input \Q_reg[0]_srl3_FIFO_READY_GEN_c_1_i_1 ;
  input \Q_reg[0]_srl3_FIFO_READY_GEN_c_1_i_1_0 ;
  input [1:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [1:0]D;
  wire [0:0]EXTRA;
  wire [1:0]Q;
  wire \Q_reg[0]_srl3_FIFO_READY_GEN_c_1_i_1 ;
  wire \Q_reg[0]_srl3_FIFO_READY_GEN_c_1_i_1_0 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_2 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_2_0 ;
  wire [1:0]\Q_reg[6] ;
  wire [1:0]\Q_reg[7] ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  REG8_249 \GEN[0].F_i 
       (.D(D),
        .EXTRA(EXTRA),
        .Q(Q),
        .\Q_reg[0]_srl3_FIFO_READY_GEN_c_1_i_1 (\Q_reg[0]_srl3_FIFO_READY_GEN_c_1_i_1 ),
        .\Q_reg[0]_srl3_FIFO_READY_GEN_c_1_i_1_0 (\Q_reg[0]_srl3_FIFO_READY_GEN_c_1_i_1_0 ),
        .\Q_reg[1]_FIFO_READY_GEN_c_2 (\Q_reg[1]_FIFO_READY_GEN_c_2 ),
        .\Q_reg[1]_FIFO_READY_GEN_c_2_0 (\Q_reg[1]_FIFO_READY_GEN_c_2_0 ),
        .\Q_reg[6]_0 (\Q_reg[6] ),
        .\Q_reg[7]_0 (\Q_reg[7] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "FIFO8_NORMAL" *) 
module FIFO8_NORMAL_170
   (Cint_3,
    EXTRA,
    Q,
    p,
    \Q_reg[3]_FIFO_READY_GEN_c_2 ,
    \Q_reg[3]_FIFO_READY_GEN_c_2_0 ,
    \Q_reg[3]_FIFO_READY_GEN_c_2_1 ,
    \Q_reg[2]_FIFO_READY_GEN_c_2 ,
    \Q_reg[0]_FIFO_READY_GEN_c_2 ,
    \Q_reg[0]_FIFO_READY_GEN_c_2_0 ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output Cint_3;
  output [0:0]EXTRA;
  output [1:0]Q;
  output p;
  input [1:0]\Q_reg[3]_FIFO_READY_GEN_c_2 ;
  input \Q_reg[3]_FIFO_READY_GEN_c_2_0 ;
  input \Q_reg[3]_FIFO_READY_GEN_c_2_1 ;
  input [1:0]\Q_reg[2]_FIFO_READY_GEN_c_2 ;
  input \Q_reg[0]_FIFO_READY_GEN_c_2 ;
  input \Q_reg[0]_FIFO_READY_GEN_c_2_0 ;
  input [1:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire Cint_3;
  wire [1:0]D;
  wire [0:0]EXTRA;
  wire [1:0]Q;
  wire \Q_reg[0]_FIFO_READY_GEN_c_2 ;
  wire \Q_reg[0]_FIFO_READY_GEN_c_2_0 ;
  wire [1:0]\Q_reg[2]_FIFO_READY_GEN_c_2 ;
  wire [1:0]\Q_reg[3]_FIFO_READY_GEN_c_2 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_2_0 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_2_1 ;
  wire clk_IBUF_BUFG;
  wire p;
  wire rst_IBUF;

  REG8_244 \GEN[0].F_i 
       (.Cint_3(Cint_3),
        .D(D),
        .EXTRA(EXTRA),
        .Q(Q),
        .\Q_reg[0]_FIFO_READY_GEN_c_2 (\Q_reg[0]_FIFO_READY_GEN_c_2 ),
        .\Q_reg[0]_FIFO_READY_GEN_c_2_0 (\Q_reg[0]_FIFO_READY_GEN_c_2_0 ),
        .\Q_reg[2]_FIFO_READY_GEN_c_2 (\Q_reg[2]_FIFO_READY_GEN_c_2 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_2 (\Q_reg[3]_FIFO_READY_GEN_c_2 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_2_0 (\Q_reg[3]_FIFO_READY_GEN_c_2_0 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_2_1 (\Q_reg[3]_FIFO_READY_GEN_c_2_1 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .p(p),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "FIFO8_NORMAL" *) 
module FIFO8_NORMAL__parameterized1
   (Q,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [1:0]Q;
  input [1:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [1:0]D;
  wire \GEN[0].F_i_n_0 ;
  wire \GEN[0].F_i_n_1 ;
  wire [1:0]Q;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  REG8_245 \GEN[0].F_i 
       (.D(D),
        .Q({\GEN[0].F_i_n_0 ,\GEN[0].F_i_n_1 }),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  REG8_246 \GEN[1].F_i 
       (.D({\GEN[0].F_i_n_0 ,\GEN[0].F_i_n_1 }),
        .Q(Q),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "FIFO8_NORMAL" *) 
module FIFO8_NORMAL__parameterized1_174
   (C_int_1,
    SUMB2p,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output C_int_1;
  input [2:0]SUMB2p;
  input [2:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire C_int_1;
  wire [2:0]D;
  wire [2:0]SUMB2p;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  REG8_231 \GEN[1].F_i 
       (.C_int_1(C_int_1),
        .D(D),
        .SUMB2p(SUMB2p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "FIFO8_NORMAL" *) 
module FIFO8_NORMAL__parameterized4
   (\Q_reg[3]_FIFO_READY_GEN_c_2 ,
    \Q_reg[2]_FIFO_READY_GEN_c_2 ,
    \Q_reg[1]_FIFO_READY_GEN_c_2 ,
    \Q_reg[0]_FIFO_READY_GEN_c_2 ,
    Cint_3,
    clk_IBUF_BUFG,
    \op4_out_reg[0] ,
    EXTRA,
    p);
  output \Q_reg[3]_FIFO_READY_GEN_c_2 ;
  output \Q_reg[2]_FIFO_READY_GEN_c_2 ;
  output \Q_reg[1]_FIFO_READY_GEN_c_2 ;
  output \Q_reg[0]_FIFO_READY_GEN_c_2 ;
  input Cint_3;
  input clk_IBUF_BUFG;
  input \op4_out_reg[0] ;
  input [1:0]EXTRA;
  input p;

  wire Cint_3;
  wire [1:0]EXTRA;
  wire \GEN[2].F_i_n_0 ;
  wire \GEN[2].F_i_n_1 ;
  wire \GEN[2].F_i_n_2 ;
  wire \GEN[2].F_i_n_3 ;
  wire \GEN[3].F_i_n_0 ;
  wire \GEN[3].F_i_n_1 ;
  wire \GEN[3].F_i_n_2 ;
  wire \GEN[3].F_i_n_3 ;
  wire \Q_reg[0]_FIFO_READY_GEN_c_2 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_2 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_2 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_2 ;
  wire clk_IBUF_BUFG;
  wire \op4_out_reg[0] ;
  wire p;

  REG8_247 \GEN[2].F_i 
       (.Cint_3(Cint_3),
        .EXTRA(EXTRA),
        .\Q_reg[6] (\GEN[2].F_i_n_0 ),
        .\Q_reg[6]_0 (\GEN[2].F_i_n_1 ),
        .\Q_reg[7] (\GEN[2].F_i_n_2 ),
        .\Q_reg[7]_0 (\GEN[2].F_i_n_3 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .p(p));
  REG8_248 \GEN[3].F_i 
       (.\Q_reg[0]_FIFO_READY_GEN_c_2_0 (\GEN[3].F_i_n_3 ),
        .\Q_reg[0]_FIFO_READY_GEN_c_2_1 (\GEN[2].F_i_n_3 ),
        .\Q_reg[1]_FIFO_READY_GEN_c_2_0 (\GEN[3].F_i_n_2 ),
        .\Q_reg[1]_FIFO_READY_GEN_c_2_1 (\GEN[2].F_i_n_2 ),
        .\Q_reg[2]_FIFO_READY_GEN_c_2_0 (\GEN[3].F_i_n_1 ),
        .\Q_reg[2]_FIFO_READY_GEN_c_2_1 (\GEN[2].F_i_n_1 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_2_0 (\GEN[3].F_i_n_0 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_2_1 (\GEN[2].F_i_n_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    GEN_gate
       (.I0(\GEN[3].F_i_n_0 ),
        .I1(\op4_out_reg[0] ),
        .O(\Q_reg[3]_FIFO_READY_GEN_c_2 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    GEN_gate__0
       (.I0(\GEN[3].F_i_n_1 ),
        .I1(\op4_out_reg[0] ),
        .O(\Q_reg[2]_FIFO_READY_GEN_c_2 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    GEN_gate__1
       (.I0(\GEN[3].F_i_n_2 ),
        .I1(\op4_out_reg[0] ),
        .O(\Q_reg[1]_FIFO_READY_GEN_c_2 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    GEN_gate__2
       (.I0(\GEN[3].F_i_n_3 ),
        .I1(\op4_out_reg[0] ),
        .O(\Q_reg[0]_FIFO_READY_GEN_c_2 ));
endmodule

(* ORIG_REF_NAME = "FIFO8_NORMAL" *) 
module FIFO8_NORMAL__parameterized4_171
   (op1_B_p,
    \Q_reg[0] ,
    \Q_reg[0]_0 ,
    \Q_reg[1] ,
    \Q_reg[1]_0 ,
    \Q_reg[2] ,
    D,
    \Q_reg[3] ,
    \Q_reg[2]_0 ,
    pixel_in_IBUF,
    clk_IBUF_BUFG,
    \Q_reg[3]_0 ,
    rst_IBUF,
    Q,
    \Q_reg[6] ,
    Cint_1);
  output [3:0]op1_B_p;
  output \Q_reg[0] ;
  output \Q_reg[0]_0 ;
  output \Q_reg[1] ;
  output \Q_reg[1]_0 ;
  output \Q_reg[2] ;
  output [0:0]D;
  output [2:0]\Q_reg[3] ;
  output [0:0]\Q_reg[2]_0 ;
  input [0:0]pixel_in_IBUF;
  input clk_IBUF_BUFG;
  input \Q_reg[3]_0 ;
  input rst_IBUF;
  input [2:0]Q;
  input [1:0]\Q_reg[6] ;
  input Cint_1;

  wire Cint_1;
  wire [0:0]D;
  wire \GEN[0].F_i_n_2 ;
  wire \GEN[1].F_i_n_0 ;
  wire \GEN[2].F_i_n_0 ;
  wire \GEN[2].F_i_n_1 ;
  wire \GEN[2].F_i_n_2 ;
  wire \GEN[2].F_i_n_3 ;
  wire GEN_gate_n_0;
  wire [2:0]Q;
  wire \Q_reg[0] ;
  wire \Q_reg[0]_0 ;
  wire \Q_reg[1] ;
  wire \Q_reg[1]_0 ;
  wire \Q_reg[2] ;
  wire [0:0]\Q_reg[2]_0 ;
  wire [2:0]\Q_reg[3] ;
  wire \Q_reg[3]_0 ;
  wire [1:0]\Q_reg[6] ;
  wire clk_IBUF_BUFG;
  wire [3:0]op1_B_p;
  wire [0:0]pixel_in_IBUF;
  wire rst_IBUF;

  REG8_240 \GEN[0].F_i 
       (.Cint_1(Cint_1),
        .D(D),
        .Q(Q),
        .\Q_reg[0]_0 (\Q_reg[0]_0 ),
        .\Q_reg[1]_0 (\Q_reg[1] ),
        .\Q_reg[2]_0 (\GEN[0].F_i_n_2 ),
        .\Q_reg[6] (\Q_reg[6] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  REG8_241 \GEN[1].F_i 
       (.\Q_reg[0]_0 (\Q_reg[0] ),
        .\Q_reg[0]_1 (\Q_reg[0]_0 ),
        .\Q_reg[1]_0 (\Q_reg[1]_0 ),
        .\Q_reg[1]_1 (\Q_reg[1] ),
        .\Q_reg[2]_0 (\Q_reg[2] ),
        .\Q_reg[2]_1 (\GEN[0].F_i_n_2 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\pixel_in[23] (\GEN[1].F_i_n_0 ),
        .pixel_in_IBUF(pixel_in_IBUF),
        .rst_IBUF(rst_IBUF));
  REG8_242 \GEN[2].F_i 
       (.\Q_reg[0]_0 (\GEN[2].F_i_n_1 ),
        .\Q_reg[0]_1 (\Q_reg[0] ),
        .\Q_reg[1]_0 (\GEN[2].F_i_n_2 ),
        .\Q_reg[1]_1 (\Q_reg[1]_0 ),
        .\Q_reg[2]_0 (\GEN[2].F_i_n_3 ),
        .\Q_reg[2]_1 (\Q_reg[2] ),
        .\Q_reg[3]_FIFO_READY_GEN_c_2_0 (\GEN[2].F_i_n_0 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_2_1 (\GEN[1].F_i_n_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  REG8_243 \GEN[3].F_i 
       (.\Q_reg[0]_0 (\GEN[2].F_i_n_1 ),
        .\Q_reg[1]_0 (\GEN[2].F_i_n_2 ),
        .\Q_reg[2]_0 (\Q_reg[2]_0 ),
        .\Q_reg[2]_1 (\GEN[2].F_i_n_3 ),
        .\Q_reg[3]_0 (op1_B_p[3]),
        .\Q_reg[3]_1 (\Q_reg[3] ),
        .\Q_reg[3]_2 (GEN_gate_n_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .op1_B_p(op1_B_p[2:0]),
        .rst_IBUF(rst_IBUF));
  LUT2 #(
    .INIT(4'h8)) 
    GEN_gate
       (.I0(\GEN[2].F_i_n_0 ),
        .I1(\Q_reg[3]_0 ),
        .O(GEN_gate_n_0));
endmodule

(* ORIG_REF_NAME = "FIFO8_NORMAL" *) 
module FIFO8_NORMAL__parameterized4_172
   (\Q_reg[6] ,
    \Q_reg[1] ,
    Cint_3,
    D,
    \Q_reg[6]_0 ,
    \Q_reg[6]_1 ,
    \Q_reg[3] ,
    pixel_in_IBUF,
    clk_IBUF_BUFG,
    \Q_reg[6]_2 ,
    rst_IBUF,
    Q,
    SUMGp,
    SUMG2p);
  output [5:0]\Q_reg[6] ;
  output \Q_reg[1] ;
  output Cint_3;
  output [2:0]D;
  output [3:0]\Q_reg[6]_0 ;
  output [1:0]\Q_reg[6]_1 ;
  output [1:0]\Q_reg[3] ;
  input [0:0]pixel_in_IBUF;
  input clk_IBUF_BUFG;
  input \Q_reg[6]_2 ;
  input rst_IBUF;
  input [5:0]Q;
  input [1:0]SUMGp;
  input [4:0]SUMG2p;

  wire Cint_3;
  wire [2:0]D;
  wire \GEN[0].F_i_n_0 ;
  wire \GEN[0].F_i_n_1 ;
  wire \GEN[0].F_i_n_2 ;
  wire \GEN[0].F_i_n_3 ;
  wire \GEN[0].F_i_n_5 ;
  wire \GEN[1].F_i_n_0 ;
  wire \GEN[1].F_i_n_1 ;
  wire \GEN[1].F_i_n_2 ;
  wire \GEN[1].F_i_n_3 ;
  wire \GEN[1].F_i_n_4 ;
  wire \GEN[1].F_i_n_5 ;
  wire \GEN[1].F_i_n_6 ;
  wire \GEN[2].F_i_n_0 ;
  wire \GEN[2].F_i_n_1 ;
  wire \GEN[2].F_i_n_2 ;
  wire \GEN[2].F_i_n_3 ;
  wire \GEN[2].F_i_n_4 ;
  wire \GEN[2].F_i_n_5 ;
  wire \GEN[2].F_i_n_6 ;
  wire GEN_gate_n_0;
  wire [5:0]Q;
  wire \Q_reg[1] ;
  wire [1:0]\Q_reg[3] ;
  wire [5:0]\Q_reg[6] ;
  wire [3:0]\Q_reg[6]_0 ;
  wire [1:0]\Q_reg[6]_1 ;
  wire \Q_reg[6]_2 ;
  wire [4:0]SUMG2p;
  wire [1:0]SUMGp;
  wire clk_IBUF_BUFG;
  wire [0:0]pixel_in_IBUF;
  wire rst_IBUF;

  REG8_236 \GEN[0].F_i 
       (.Cint_3(Cint_3),
        .D(D),
        .Q(Q),
        .\Q_reg[0]_0 (\GEN[0].F_i_n_3 ),
        .\Q_reg[1]_0 (\Q_reg[1] ),
        .\Q_reg[2]_0 (\GEN[0].F_i_n_0 ),
        .\Q_reg[3]_0 (\GEN[0].F_i_n_1 ),
        .\Q_reg[4]_0 (\GEN[0].F_i_n_2 ),
        .\Q_reg[5]_0 (\GEN[0].F_i_n_5 ),
        .SUMGp(SUMGp),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  REG8_237 \GEN[1].F_i 
       (.D({\GEN[1].F_i_n_1 ,\GEN[1].F_i_n_2 ,\GEN[1].F_i_n_3 }),
        .\Q_reg[0]_0 (\GEN[0].F_i_n_3 ),
        .\Q_reg[1]_0 (\Q_reg[1] ),
        .\Q_reg[2]_0 (\GEN[0].F_i_n_0 ),
        .\Q_reg[3]_0 (\GEN[1].F_i_n_4 ),
        .\Q_reg[3]_1 (\GEN[0].F_i_n_1 ),
        .\Q_reg[4]_0 (\GEN[1].F_i_n_5 ),
        .\Q_reg[4]_1 (\GEN[0].F_i_n_2 ),
        .\Q_reg[5]_0 (\GEN[1].F_i_n_6 ),
        .\Q_reg[5]_1 (\GEN[0].F_i_n_5 ),
        .\Q_reg[6] (\Q_reg[6]_1 ),
        .SUMG2p(SUMG2p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\pixel_in[15] (\GEN[1].F_i_n_0 ),
        .pixel_in_IBUF(pixel_in_IBUF),
        .rst_IBUF(rst_IBUF));
  REG8_238 \GEN[2].F_i 
       (.D({\GEN[1].F_i_n_1 ,\GEN[1].F_i_n_2 ,\GEN[1].F_i_n_3 }),
        .Q({\GEN[2].F_i_n_4 ,\GEN[2].F_i_n_5 ,\GEN[2].F_i_n_6 }),
        .\Q_reg[3]_0 (\GEN[2].F_i_n_1 ),
        .\Q_reg[3]_1 (\GEN[1].F_i_n_4 ),
        .\Q_reg[4]_0 (\GEN[2].F_i_n_2 ),
        .\Q_reg[4]_1 (\GEN[1].F_i_n_5 ),
        .\Q_reg[5]_0 (\GEN[2].F_i_n_3 ),
        .\Q_reg[5]_1 (\GEN[1].F_i_n_6 ),
        .\Q_reg[6]_FIFO_READY_GEN_c_2_0 (\GEN[2].F_i_n_0 ),
        .\Q_reg[6]_FIFO_READY_GEN_c_2_1 (\GEN[1].F_i_n_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  REG8_239 \GEN[3].F_i 
       (.D({\GEN[2].F_i_n_4 ,\GEN[2].F_i_n_5 ,\GEN[2].F_i_n_6 }),
        .\Q_reg[3]_0 (\Q_reg[6] [2]),
        .\Q_reg[3]_1 (\Q_reg[3] ),
        .\Q_reg[3]_2 (\GEN[2].F_i_n_1 ),
        .\Q_reg[4]_0 (\GEN[2].F_i_n_2 ),
        .\Q_reg[5]_0 ({\Q_reg[6] [4:3],\Q_reg[6] [1:0]}),
        .\Q_reg[5]_1 (\GEN[2].F_i_n_3 ),
        .\Q_reg[6]_0 (\Q_reg[6] [5]),
        .\Q_reg[6]_1 (\Q_reg[6]_0 ),
        .\Q_reg[6]_2 (GEN_gate_n_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  LUT2 #(
    .INIT(4'h8)) 
    GEN_gate
       (.I0(\GEN[2].F_i_n_0 ),
        .I1(\Q_reg[6]_2 ),
        .O(GEN_gate_n_0));
endmodule

(* ORIG_REF_NAME = "FIFO8_NORMAL" *) 
module FIFO8_NORMAL__parameterized4_173
   (\Q_reg[5] ,
    D,
    \Q_reg[3] ,
    \Q_reg[5]_0 ,
    \Q_reg[2] ,
    pixel_in_IBUF,
    clk_IBUF_BUFG,
    \Q_reg[5]_1 ,
    rst_IBUF,
    Q);
  output [4:0]\Q_reg[5] ;
  output [2:0]D;
  output \Q_reg[3] ;
  output [2:0]\Q_reg[5]_0 ;
  output [0:0]\Q_reg[2] ;
  input [1:0]pixel_in_IBUF;
  input clk_IBUF_BUFG;
  input \Q_reg[5]_1 ;
  input rst_IBUF;
  input [3:0]Q;

  wire [2:0]D;
  wire \GEN[1].F_i_n_0 ;
  wire \GEN[1].F_i_n_1 ;
  wire \GEN[1].F_i_n_2 ;
  wire \GEN[1].F_i_n_3 ;
  wire \GEN[1].F_i_n_4 ;
  wire \GEN[1].F_i_n_5 ;
  wire \GEN[2].F_i_n_0 ;
  wire \GEN[2].F_i_n_1 ;
  wire \GEN[2].F_i_n_2 ;
  wire \GEN[2].F_i_n_3 ;
  wire \GEN[2].F_i_n_4 ;
  wire \GEN[2].F_i_n_5 ;
  wire GEN_gate__0_n_0;
  wire GEN_gate_n_0;
  wire [3:0]Q;
  wire [0:0]\Q_reg[2] ;
  wire \Q_reg[3] ;
  wire [4:0]\Q_reg[5] ;
  wire [2:0]\Q_reg[5]_0 ;
  wire \Q_reg[5]_1 ;
  wire clk_IBUF_BUFG;
  wire [1:0]pixel_in_IBUF;
  wire rst_IBUF;

  REG8_232 \GEN[0].F_i 
       (.D(D),
        .Q(Q),
        .\Q_reg[3]_0 (\Q_reg[3] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  REG8_233 \GEN[1].F_i 
       (.D(D),
        .Q({\GEN[1].F_i_n_3 ,\GEN[1].F_i_n_4 ,\GEN[1].F_i_n_5 }),
        .\Q_reg[3]_0 (\GEN[1].F_i_n_2 ),
        .\Q_reg[3]_1 (\Q_reg[3] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\pixel_in[6] (\GEN[1].F_i_n_0 ),
        .\pixel_in[7] (\GEN[1].F_i_n_1 ),
        .pixel_in_IBUF(pixel_in_IBUF),
        .rst_IBUF(rst_IBUF));
  REG8_234 \GEN[2].F_i 
       (.D({\GEN[1].F_i_n_3 ,\GEN[1].F_i_n_4 ,\GEN[1].F_i_n_5 }),
        .Q({\GEN[2].F_i_n_3 ,\GEN[2].F_i_n_4 ,\GEN[2].F_i_n_5 }),
        .\Q_reg[3]_0 (\GEN[2].F_i_n_2 ),
        .\Q_reg[3]_1 (\GEN[1].F_i_n_2 ),
        .\Q_reg[4]_FIFO_READY_GEN_c_2_0 (\GEN[2].F_i_n_0 ),
        .\Q_reg[4]_FIFO_READY_GEN_c_2_1 (\GEN[1].F_i_n_0 ),
        .\Q_reg[5]_FIFO_READY_GEN_c_2_0 (\GEN[2].F_i_n_1 ),
        .\Q_reg[5]_FIFO_READY_GEN_c_2_1 (\GEN[1].F_i_n_1 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  REG8_235 \GEN[3].F_i 
       (.D({\GEN[2].F_i_n_3 ,\GEN[2].F_i_n_4 ,\GEN[2].F_i_n_5 }),
        .\Q_reg[2]_0 (\Q_reg[2] ),
        .\Q_reg[3]_0 (\GEN[2].F_i_n_2 ),
        .\Q_reg[4]_0 (GEN_gate_n_0),
        .\Q_reg[5]_0 (\Q_reg[5] ),
        .\Q_reg[5]_1 (\Q_reg[5]_0 ),
        .\Q_reg[5]_2 (GEN_gate__0_n_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    GEN_gate
       (.I0(\GEN[2].F_i_n_0 ),
        .I1(\Q_reg[5]_1 ),
        .O(GEN_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    GEN_gate__0
       (.I0(\GEN[2].F_i_n_1 ),
        .I1(\Q_reg[5]_1 ),
        .O(GEN_gate__0_n_0));
endmodule

module FIFO_NORMAL
   (GEN_c_1_0,
    GEN_c_2_0,
    GEN_c_8_0,
    GEN_c_9_0,
    GEN_c_27_0,
    ready_int_1,
    clk_IBUF_BUFG,
    rst_IBUF,
    pixel_in_IBUF,
    prec);
  output GEN_c_1_0;
  output GEN_c_2_0;
  output GEN_c_8_0;
  output GEN_c_9_0;
  output GEN_c_27_0;
  output ready_int_1;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [0:0]pixel_in_IBUF;
  input prec;

  wire \GEN[28].F_i_n_0 ;
  wire \GEN[29].F_i_n_0 ;
  wire GEN_c_0_n_0;
  wire GEN_c_10_n_0;
  wire GEN_c_11_n_0;
  wire GEN_c_12_n_0;
  wire GEN_c_13_n_0;
  wire GEN_c_14_n_0;
  wire GEN_c_15_n_0;
  wire GEN_c_16_n_0;
  wire GEN_c_17_n_0;
  wire GEN_c_18_n_0;
  wire GEN_c_19_n_0;
  wire GEN_c_1_0;
  wire GEN_c_20_n_0;
  wire GEN_c_21_n_0;
  wire GEN_c_22_n_0;
  wire GEN_c_23_n_0;
  wire GEN_c_24_n_0;
  wire GEN_c_25_n_0;
  wire GEN_c_26_n_0;
  wire GEN_c_27_0;
  wire GEN_c_28_n_0;
  wire GEN_c_2_0;
  wire GEN_c_3_n_0;
  wire GEN_c_4_n_0;
  wire GEN_c_5_n_0;
  wire GEN_c_6_n_0;
  wire GEN_c_7_n_0;
  wire GEN_c_8_0;
  wire GEN_c_9_0;
  wire GEN_c_n_0;
  wire GEN_gate_n_0;
  wire clk_IBUF_BUFG;
  wire [0:0]pixel_in_IBUF;
  wire prec;
  wire ready_int_1;
  wire rst_IBUF;

  R_E_G_635 \GEN[28].F_i 
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .pixel_in_IBUF(pixel_in_IBUF),
        .prec(prec),
        .prec_reg(\GEN[28].F_i_n_0 ));
  R_E_G_636 \GEN[29].F_i 
       (.Q_reg_FIFO_READY_GEN_c_28_0(\GEN[29].F_i_n_0 ),
        .Q_reg_FIFO_READY_GEN_c_28_1(\GEN[28].F_i_n_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG));
  R_E_G_637 \GEN[30].F_i 
       (.Q_reg_0(GEN_gate_n_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .ready_int_1(ready_int_1),
        .rst_IBUF(rst_IBUF));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(1'b1),
        .Q(GEN_c_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_0
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_n_0),
        .Q(GEN_c_0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_1
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_0_n_0),
        .Q(GEN_c_1_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_10
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_9_0),
        .Q(GEN_c_10_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_11
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_10_n_0),
        .Q(GEN_c_11_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_12
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_11_n_0),
        .Q(GEN_c_12_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_13
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_12_n_0),
        .Q(GEN_c_13_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_14
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_13_n_0),
        .Q(GEN_c_14_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_15
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_14_n_0),
        .Q(GEN_c_15_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_16
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_15_n_0),
        .Q(GEN_c_16_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_17
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_16_n_0),
        .Q(GEN_c_17_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_18
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_17_n_0),
        .Q(GEN_c_18_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_19
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_18_n_0),
        .Q(GEN_c_19_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_2
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_1_0),
        .Q(GEN_c_2_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_20
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_19_n_0),
        .Q(GEN_c_20_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_21
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_20_n_0),
        .Q(GEN_c_21_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_22
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_21_n_0),
        .Q(GEN_c_22_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_23
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_22_n_0),
        .Q(GEN_c_23_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_24
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_23_n_0),
        .Q(GEN_c_24_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_25
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_24_n_0),
        .Q(GEN_c_25_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_26
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_25_n_0),
        .Q(GEN_c_26_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_27
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_26_n_0),
        .Q(GEN_c_27_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_28
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_27_0),
        .Q(GEN_c_28_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_3
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_2_0),
        .Q(GEN_c_3_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_4
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_3_n_0),
        .Q(GEN_c_4_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_5
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_4_n_0),
        .Q(GEN_c_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_6
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_5_n_0),
        .Q(GEN_c_6_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_7
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_6_n_0),
        .Q(GEN_c_7_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_8
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_7_n_0),
        .Q(GEN_c_8_0));
  FDCE #(
    .INIT(1'b0)) 
    GEN_c_9
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(GEN_c_8_0),
        .Q(GEN_c_9_0));
  LUT2 #(
    .INIT(4'h8)) 
    GEN_gate
       (.I0(\GEN[29].F_i_n_0 ),
        .I1(GEN_c_28_n_0),
        .O(GEN_gate_n_0));
endmodule

(* ORIG_REF_NAME = "FIFO_NORMAL" *) 
module FIFO_NORMAL__parameterized1
   (is_reading,
    ready_int_1,
    clk_IBUF_BUFG,
    Q_reg,
    rst_IBUF,
    rgb2gray_IBUF);
  output is_reading;
  input ready_int_1;
  input clk_IBUF_BUFG;
  input Q_reg;
  input rst_IBUF;
  input rgb2gray_IBUF;

  wire \GEN[8].F_i_n_0 ;
  wire \GEN[9].F_i_n_0 ;
  wire GEN_gate_n_0;
  wire Q_reg;
  wire clk_IBUF_BUFG;
  wire is_reading;
  wire ready_int_1;
  wire rgb2gray_IBUF;
  wire rst_IBUF;

  R_E_G_632 \GEN[10].F_i 
       (.Q_reg_0(GEN_gate_n_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .is_reading(is_reading),
        .ready_int_1(ready_int_1),
        .rgb2gray_IBUF(rgb2gray_IBUF),
        .rst_IBUF(rst_IBUF));
  R_E_G_633 \GEN[8].F_i 
       (.Q_reg(\GEN[8].F_i_n_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .ready_int_1(ready_int_1));
  R_E_G_634 \GEN[9].F_i 
       (.Q_reg_FIFO_READY_GEN_c_8_0(\GEN[9].F_i_n_0 ),
        .Q_reg_FIFO_READY_GEN_c_8_1(\GEN[8].F_i_n_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG));
  LUT2 #(
    .INIT(4'h8)) 
    GEN_gate
       (.I0(\GEN[9].F_i_n_0 ),
        .I1(Q_reg),
        .O(GEN_gate_n_0));
endmodule

(* ORIG_REF_NAME = "FIFO_NORMAL" *) 
module FIFO_NORMAL__parameterized3
   (valid_OBUF,
    valid_int,
    clk_IBUF_BUFG,
    Q_reg,
    rst_IBUF);
  output valid_OBUF;
  input valid_int;
  input clk_IBUF_BUFG;
  input Q_reg;
  input rst_IBUF;

  wire \GEN[10].F_i_n_0 ;
  wire \GEN[9].F_i_n_0 ;
  wire GEN_gate_n_0;
  wire Q_reg;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;
  wire valid_OBUF;
  wire valid_int;

  R_E_G_638 \GEN[10].F_i 
       (.Q_reg_FIFO_READY_GEN_c_9_0(\GEN[10].F_i_n_0 ),
        .Q_reg_FIFO_READY_GEN_c_9_1(\GEN[9].F_i_n_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG));
  R_E_G_639 \GEN[11].F_i 
       (.Q_reg_0(GEN_gate_n_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF),
        .valid_OBUF(valid_OBUF));
  R_E_G_640 \GEN[9].F_i 
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .valid_int(valid_int),
        .valid_reg(\GEN[9].F_i_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    GEN_gate
       (.I0(\GEN[10].F_i_n_0 ),
        .I1(Q_reg),
        .O(GEN_gate_n_0));
endmodule

(* ORIG_REF_NAME = "FIFO_NORMAL" *) 
module FIFO_NORMAL__parameterized3_0
   (finish_OBUF,
    finish_int,
    clk_IBUF_BUFG,
    Q_reg,
    rst_IBUF);
  output finish_OBUF;
  input finish_int;
  input clk_IBUF_BUFG;
  input Q_reg;
  input rst_IBUF;

  wire \GEN[10].F_i_n_0 ;
  wire \GEN[9].F_i_n_0 ;
  wire GEN_gate_n_0;
  wire Q_reg;
  wire clk_IBUF_BUFG;
  wire finish_OBUF;
  wire finish_int;
  wire rst_IBUF;

  R_E_G_629 \GEN[10].F_i 
       (.Q_reg_FIFO_READY_GEN_c_9_0(\GEN[10].F_i_n_0 ),
        .Q_reg_FIFO_READY_GEN_c_9_1(\GEN[9].F_i_n_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG));
  R_E_G_630 \GEN[11].F_i 
       (.Q_reg_0(GEN_gate_n_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .finish_OBUF(finish_OBUF),
        .rst_IBUF(rst_IBUF));
  R_E_G_631 \GEN[9].F_i 
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .finish_int(finish_int),
        .finish_reg(\GEN[9].F_i_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    GEN_gate
       (.I0(\GEN[10].F_i_n_0 ),
        .I1(Q_reg),
        .O(GEN_gate_n_0));
endmodule

(* ORIG_REF_NAME = "FIFO_NORMAL" *) 
module FIFO_NORMAL__parameterized5
   (Q_reg,
    Cint_3,
    clk_IBUF_BUFG,
    rst_IBUF);
  output Q_reg;
  input Cint_3;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire Cint_3;
  wire \GEN[0].F_i_n_0 ;
  wire Q_reg;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  R_E_G_195 \GEN[0].F_i 
       (.Cint_3(Cint_3),
        .Q_reg_0(\GEN[0].F_i_n_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  R_E_G_196 \GEN[1].F_i 
       (.Q_reg_0(Q_reg),
        .Q_reg_1(\GEN[0].F_i_n_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "FIFO_NORMAL" *) 
module FIFO_NORMAL__parameterized5_185
   (Q_reg,
    Cint_3,
    clk_IBUF_BUFG,
    rst_IBUF);
  output Q_reg;
  input Cint_3;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire Cint_3;
  wire \GEN[0].F_i_n_0 ;
  wire Q_reg;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  R_E_G_190 \GEN[0].F_i 
       (.Cint_3(Cint_3),
        .Q_reg_0(\GEN[0].F_i_n_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  R_E_G_191 \GEN[1].F_i 
       (.Q_reg_0(Q_reg),
        .Q_reg_1(\GEN[0].F_i_n_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "FIFO_NORMAL" *) 
module FIFO_NORMAL__parameterized5_188
   (D_out,
    Cint_3,
    clk_IBUF_BUFG,
    rst_IBUF);
  output D_out;
  input Cint_3;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire Cint_3;
  wire D_out;
  wire \GEN[0].F_i_n_0 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  R_E_G \GEN[0].F_i 
       (.Cint_3(Cint_3),
        .Q_reg_0(\GEN[0].F_i_n_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  R_E_G_189 \GEN[1].F_i 
       (.D_out(D_out),
        .Q_reg_0(\GEN[0].F_i_n_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "FIFO_NORMAL" *) 
module FIFO_NORMAL__parameterized7
   (Q_reg,
    Cint_3,
    clk_IBUF_BUFG,
    rst_IBUF);
  output Q_reg;
  input Cint_3;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire Cint_3;
  wire \GEN[0].F_i_n_0 ;
  wire \GEN[1].F_i_n_0 ;
  wire Q_reg;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  R_E_G_197 \GEN[0].F_i 
       (.Cint_3(Cint_3),
        .Q_reg_0(\GEN[0].F_i_n_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  R_E_G_198 \GEN[1].F_i 
       (.Q_reg_0(\GEN[1].F_i_n_0 ),
        .Q_reg_1(\GEN[0].F_i_n_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  R_E_G_199 \GEN[2].F_i 
       (.Q_reg_0(Q_reg),
        .Q_reg_1(\GEN[1].F_i_n_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "FIFO_NORMAL" *) 
module FIFO_NORMAL__parameterized7_184
   (Q_reg,
    clk_IBUF_BUFG,
    rst_IBUF,
    Q);
  output Q_reg;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [1:0]Q;

  wire \GEN[0].F_i_n_0 ;
  wire \GEN[1].F_i_n_0 ;
  wire [1:0]Q;
  wire Q_reg;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  R_E_G_192 \GEN[0].F_i 
       (.Q(Q),
        .Q_reg_0(\GEN[0].F_i_n_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  R_E_G_193 \GEN[1].F_i 
       (.Q_reg_0(\GEN[1].F_i_n_0 ),
        .Q_reg_1(\GEN[0].F_i_n_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  R_E_G_194 \GEN[2].F_i 
       (.Q_reg_0(Q_reg),
        .Q_reg_1(\GEN[1].F_i_n_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

module FIRST
   (D,
    Q,
    \SP_reg[7]_0 ,
    \VR_reg[7]_0 ,
    \SP_reg[0]_0 ,
    \SP_reg[7]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \VR_reg[8]_0 ,
    \op4_out_reg[7]_0 );
  output [8:0]D;
  output [6:0]Q;
  output [6:0]\SP_reg[7]_0 ;
  output [6:0]\VR_reg[7]_0 ;
  output [0:0]\SP_reg[0]_0 ;
  input [7:0]\SP_reg[7]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [7:0]\VR_reg[8]_0 ;
  input [7:0]\op4_out_reg[7]_0 ;

  wire [8:0]D;
  wire [6:0]Q;
  wire [0:0]SP1;
  wire [0:0]\SP_reg[0]_0 ;
  wire [6:0]\SP_reg[7]_0 ;
  wire [7:0]\SP_reg[7]_1 ;
  wire [6:0]\VR_reg[7]_0 ;
  wire [7:0]\VR_reg[8]_0 ;
  wire clk_IBUF_BUFG;
  wire [0:0]op4_out;
  wire [7:0]\op4_out_reg[7]_0 ;
  wire rst_IBUF;

  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[0]_i_1__10 
       (.I0(op4_out),
        .I1(SP1),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[1]_i_1__10 
       (.I0(Q[0]),
        .I1(\SP_reg[7]_0 [0]),
        .I2(\VR_reg[7]_0 [0]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[2]_i_1__10 
       (.I0(Q[1]),
        .I1(\SP_reg[7]_0 [1]),
        .I2(\VR_reg[7]_0 [1]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[3]_i_1__8 
       (.I0(Q[2]),
        .I1(\SP_reg[7]_0 [2]),
        .I2(\VR_reg[7]_0 [2]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[4]_i_1__5 
       (.I0(Q[3]),
        .I1(\SP_reg[7]_0 [3]),
        .I2(\VR_reg[7]_0 [3]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[5]_i_1__4 
       (.I0(Q[4]),
        .I1(\SP_reg[7]_0 [4]),
        .I2(\VR_reg[7]_0 [4]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__4 
       (.I0(Q[5]),
        .I1(\SP_reg[7]_0 [5]),
        .I2(\VR_reg[7]_0 [5]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__3 
       (.I0(Q[6]),
        .I1(\SP_reg[7]_0 [6]),
        .I2(\VR_reg[7]_0 [6]),
        .O(D[7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [0]),
        .Q(SP1));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [1]),
        .Q(\SP_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [2]),
        .Q(\SP_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [3]),
        .Q(\SP_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [4]),
        .Q(\SP_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [5]),
        .Q(\SP_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [6]),
        .Q(\SP_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [7]),
        .Q(\SP_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[1]_i_1__4 
       (.I0(SP1),
        .I1(op4_out),
        .O(\SP_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [0]),
        .Q(\VR_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [1]),
        .Q(\VR_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [2]),
        .Q(\VR_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [3]),
        .Q(\VR_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [4]),
        .Q(\VR_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [5]),
        .Q(\VR_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [6]),
        .Q(\VR_reg[7]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [7]),
        .Q(D[8]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [0]),
        .Q(op4_out));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [1]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [2]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [3]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [4]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [5]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [6]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [7]),
        .Q(Q[6]));
endmodule

(* ORIG_REF_NAME = "FIRST" *) 
module FIRST_16
   (\pixels_w_reg[39] ,
    \pixels_w_reg[38] ,
    \pixels_w_reg[37] ,
    \pixels_w_reg[36] ,
    \pixels_w_reg[35] ,
    \pixels_w_reg[34] ,
    \pixels_w_reg[33] ,
    \pixels_w_reg[32] ,
    D,
    Q,
    \SP_reg[7]_0 ,
    \VR_reg[7]_0 ,
    \SP_reg[0]_0 ,
    buf_p,
    clk_IBUF_BUFG,
    \SP_reg[7]_1 ,
    rst_IBUF,
    \VR_reg[8]_0 ,
    \op4_out_reg[7]_0 );
  output \pixels_w_reg[39] ;
  output \pixels_w_reg[38] ;
  output \pixels_w_reg[37] ;
  output \pixels_w_reg[36] ;
  output \pixels_w_reg[35] ;
  output \pixels_w_reg[34] ;
  output \pixels_w_reg[33] ;
  output \pixels_w_reg[32] ;
  output [8:0]D;
  output [6:0]Q;
  output [6:0]\SP_reg[7]_0 ;
  output [6:0]\VR_reg[7]_0 ;
  output [0:0]\SP_reg[0]_0 ;
  input [7:0]buf_p;
  input clk_IBUF_BUFG;
  input [7:0]\SP_reg[7]_1 ;
  input rst_IBUF;
  input [7:0]\VR_reg[8]_0 ;
  input [7:0]\op4_out_reg[7]_0 ;

  wire [8:0]D;
  wire [6:0]Q;
  wire [0:0]SP1;
  wire [0:0]\SP_reg[0]_0 ;
  wire [6:0]\SP_reg[7]_0 ;
  wire [7:0]\SP_reg[7]_1 ;
  wire [6:0]\VR_reg[7]_0 ;
  wire [7:0]\VR_reg[8]_0 ;
  wire [7:0]buf_p;
  wire clk_IBUF_BUFG;
  wire [0:0]op4_out;
  wire [7:0]\op4_out_reg[7]_0 ;
  wire \pixels_w_reg[32] ;
  wire \pixels_w_reg[33] ;
  wire \pixels_w_reg[34] ;
  wire \pixels_w_reg[35] ;
  wire \pixels_w_reg[36] ;
  wire \pixels_w_reg[37] ;
  wire \pixels_w_reg[38] ;
  wire \pixels_w_reg[39] ;
  wire rst_IBUF;

  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[0]_i_1__8 
       (.I0(op4_out),
        .I1(SP1),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[1]_i_1__8 
       (.I0(Q[0]),
        .I1(\SP_reg[7]_0 [0]),
        .I2(\VR_reg[7]_0 [0]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[2]_i_1__8 
       (.I0(Q[1]),
        .I1(\SP_reg[7]_0 [1]),
        .I2(\VR_reg[7]_0 [1]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[3]_i_1__6 
       (.I0(Q[2]),
        .I1(\SP_reg[7]_0 [2]),
        .I2(\VR_reg[7]_0 [2]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[4]_i_1__3 
       (.I0(Q[3]),
        .I1(\SP_reg[7]_0 [3]),
        .I2(\VR_reg[7]_0 [3]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[5]_i_1__2 
       (.I0(Q[4]),
        .I1(\SP_reg[7]_0 [4]),
        .I2(\VR_reg[7]_0 [4]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__2 
       (.I0(Q[5]),
        .I1(\SP_reg[7]_0 [5]),
        .I2(\VR_reg[7]_0 [5]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__1 
       (.I0(Q[6]),
        .I1(\SP_reg[7]_0 [6]),
        .I2(\VR_reg[7]_0 [6]),
        .O(D[7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [0]),
        .Q(SP1));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [1]),
        .Q(\SP_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [2]),
        .Q(\SP_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [3]),
        .Q(\SP_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [4]),
        .Q(\SP_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [5]),
        .Q(\SP_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [6]),
        .Q(\SP_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [7]),
        .Q(\SP_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[1]_i_1__3 
       (.I0(SP1),
        .I1(op4_out),
        .O(\SP_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [0]),
        .Q(\VR_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [1]),
        .Q(\VR_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [2]),
        .Q(\VR_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [3]),
        .Q(\VR_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [4]),
        .Q(\VR_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [5]),
        .Q(\VR_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [6]),
        .Q(\VR_reg[7]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [7]),
        .Q(D[8]));
  (* srl_bus_name = "\TO_HW_0/TO_SUM_WC/BLOCCO1/central_pix_reg " *) 
  (* srl_name = "\TO_HW_0/TO_SUM_WC/BLOCCO1/central_pix_reg[0]_srl2_FIFO_READY_GEN_c_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \central_pix_reg[0]_srl2_FIFO_READY_GEN_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(buf_p[0]),
        .Q(\pixels_w_reg[32] ));
  (* srl_bus_name = "\TO_HW_0/TO_SUM_WC/BLOCCO1/central_pix_reg " *) 
  (* srl_name = "\TO_HW_0/TO_SUM_WC/BLOCCO1/central_pix_reg[1]_srl2_FIFO_READY_GEN_c_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \central_pix_reg[1]_srl2_FIFO_READY_GEN_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(buf_p[1]),
        .Q(\pixels_w_reg[33] ));
  (* srl_bus_name = "\TO_HW_0/TO_SUM_WC/BLOCCO1/central_pix_reg " *) 
  (* srl_name = "\TO_HW_0/TO_SUM_WC/BLOCCO1/central_pix_reg[2]_srl2_FIFO_READY_GEN_c_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \central_pix_reg[2]_srl2_FIFO_READY_GEN_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(buf_p[2]),
        .Q(\pixels_w_reg[34] ));
  (* srl_bus_name = "\TO_HW_0/TO_SUM_WC/BLOCCO1/central_pix_reg " *) 
  (* srl_name = "\TO_HW_0/TO_SUM_WC/BLOCCO1/central_pix_reg[3]_srl2_FIFO_READY_GEN_c_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \central_pix_reg[3]_srl2_FIFO_READY_GEN_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(buf_p[3]),
        .Q(\pixels_w_reg[35] ));
  (* srl_bus_name = "\TO_HW_0/TO_SUM_WC/BLOCCO1/central_pix_reg " *) 
  (* srl_name = "\TO_HW_0/TO_SUM_WC/BLOCCO1/central_pix_reg[4]_srl2_FIFO_READY_GEN_c_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \central_pix_reg[4]_srl2_FIFO_READY_GEN_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(buf_p[4]),
        .Q(\pixels_w_reg[36] ));
  (* srl_bus_name = "\TO_HW_0/TO_SUM_WC/BLOCCO1/central_pix_reg " *) 
  (* srl_name = "\TO_HW_0/TO_SUM_WC/BLOCCO1/central_pix_reg[5]_srl2_FIFO_READY_GEN_c_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \central_pix_reg[5]_srl2_FIFO_READY_GEN_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(buf_p[5]),
        .Q(\pixels_w_reg[37] ));
  (* srl_bus_name = "\TO_HW_0/TO_SUM_WC/BLOCCO1/central_pix_reg " *) 
  (* srl_name = "\TO_HW_0/TO_SUM_WC/BLOCCO1/central_pix_reg[6]_srl2_FIFO_READY_GEN_c_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \central_pix_reg[6]_srl2_FIFO_READY_GEN_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(buf_p[6]),
        .Q(\pixels_w_reg[38] ));
  (* srl_bus_name = "\TO_HW_0/TO_SUM_WC/BLOCCO1/central_pix_reg " *) 
  (* srl_name = "\TO_HW_0/TO_SUM_WC/BLOCCO1/central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(buf_p[7]),
        .Q(\pixels_w_reg[39] ));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [0]),
        .Q(op4_out));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [1]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [2]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [3]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [4]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [5]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [6]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [7]),
        .Q(Q[6]));
endmodule

(* ORIG_REF_NAME = "FIRST" *) 
module FIRST_200
   (D,
    \SP_reg[4]_0 ,
    \SP_reg[6]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \SP_reg[3]_0 ,
    \VR_reg[4]_0 );
  output [6:0]D;
  output [4:0]\SP_reg[4]_0 ;
  input [5:0]\SP_reg[6]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [3:0]\SP_reg[3]_0 ;
  input [1:0]\VR_reg[4]_0 ;

  wire [6:0]D;
  wire [4:0]SP1;
  wire [3:0]\SP_reg[3]_0 ;
  wire [4:0]\SP_reg[4]_0 ;
  wire [5:0]\SP_reg[6]_0 ;
  wire [4:1]VR1;
  wire [1:0]\VR_reg[4]_0 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;
  wire [2:1]vr_int;

  FA_203 \FA_f[0].FA_i 
       (.D(vr_int[1]),
        .\VR_reg[1] ({\SP_reg[6]_0 [4],\SP_reg[6]_0 [2],\SP_reg[6]_0 [0]}));
  FA_204 \FA_f[1].FA_i 
       (.D(vr_int[2]),
        .\VR_reg[2] ({\SP_reg[6]_0 [5],\SP_reg[6]_0 [3],\SP_reg[6]_0 [1]}));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[0]_i_1__2 
       (.I0(D[6]),
        .I1(SP1[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[1]_i_1__2 
       (.I0(VR1[1]),
        .I1(SP1[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[2]_i_1__2 
       (.I0(VR1[2]),
        .I1(SP1[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[3]_i_1__1 
       (.I0(VR1[3]),
        .I1(SP1[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[4]_i_1 
       (.I0(VR1[4]),
        .I1(SP1[4]),
        .O(D[4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[3]_0 [0]),
        .Q(SP1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[3]_0 [1]),
        .Q(SP1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[3]_0 [2]),
        .Q(SP1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[3]_0 [3]),
        .Q(SP1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[6]_0 [3]),
        .Q(SP1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[6]_0 [4]),
        .Q(D[5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[6]_0 [5]),
        .Q(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[1]_i_1__0 
       (.I0(SP1[0]),
        .I1(D[6]),
        .O(\SP_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[2]_i_1 
       (.I0(SP1[1]),
        .I1(VR1[1]),
        .O(\SP_reg[4]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[3]_i_1__2 
       (.I0(SP1[2]),
        .I1(VR1[2]),
        .O(\SP_reg[4]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[4]_i_1__1 
       (.I0(SP1[3]),
        .I1(VR1[3]),
        .O(\SP_reg[4]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[5]_i_1 
       (.I0(SP1[4]),
        .I1(VR1[4]),
        .O(\SP_reg[4]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[1]),
        .Q(VR1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[2]),
        .Q(VR1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[4]_0 [0]),
        .Q(VR1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[4]_0 [1]),
        .Q(VR1[4]));
endmodule

(* ORIG_REF_NAME = "FIRST" *) 
module FIRST_205
   (D,
    Q,
    \SP_reg[1]_0 ,
    \VR_reg[1]_0 ,
    \SP_reg[3]_0 ,
    \SP_reg[5]_0 ,
    \VR_reg[2]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \VR_reg[3]_0 ,
    \op4_out_reg[1]_0 );
  output [5:0]D;
  output [0:0]Q;
  output [0:0]\SP_reg[1]_0 ;
  output [0:0]\VR_reg[1]_0 ;
  output [2:0]\SP_reg[3]_0 ;
  input [5:0]\SP_reg[5]_0 ;
  input [1:0]\VR_reg[2]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [0:0]\VR_reg[3]_0 ;
  input [1:0]\op4_out_reg[1]_0 ;

  wire [5:0]D;
  wire [0:0]Q;
  wire [3:0]SP1;
  wire [0:0]\SP_reg[1]_0 ;
  wire [2:0]\SP_reg[3]_0 ;
  wire [5:0]\SP_reg[5]_0 ;
  wire [3:2]VR1;
  wire [0:0]\VR_reg[1]_0 ;
  wire [1:0]\VR_reg[2]_0 ;
  wire [0:0]\VR_reg[3]_0 ;
  wire clk_IBUF_BUFG;
  wire [0:0]op4_out;
  wire [1:0]\op4_out_reg[1]_0 ;
  wire rst_IBUF;
  wire [2:1]vr_int;

  FA_209 \FA_f[0].FA_i 
       (.D(vr_int[1]),
        .\VR_reg[1] (\SP_reg[5]_0 [4:3]),
        .\VR_reg[1]_0 (\VR_reg[2]_0 [0]));
  FA_210 \FA_f[1].FA_i 
       (.D(vr_int[2]),
        .\VR_reg[2] (\SP_reg[5]_0 [5:4]),
        .\VR_reg[2]_0 (\VR_reg[2]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[0]_i_1__0 
       (.I0(op4_out),
        .I1(SP1[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[1]_i_1__0 
       (.I0(Q),
        .I1(\SP_reg[1]_0 ),
        .I2(\VR_reg[1]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[2]_i_1__0 
       (.I0(VR1[2]),
        .I1(SP1[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[3]_i_1 
       (.I0(VR1[3]),
        .I1(SP1[3]),
        .O(D[3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[5]_0 [0]),
        .Q(SP1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[5]_0 [1]),
        .Q(\SP_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[5]_0 [2]),
        .Q(SP1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[5]_0 [3]),
        .Q(SP1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[5]_0 [4]),
        .Q(D[4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[5]_0 [5]),
        .Q(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[1]_i_1 
       (.I0(SP1[0]),
        .I1(op4_out),
        .O(\SP_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[3]_i_1__0 
       (.I0(SP1[2]),
        .I1(VR1[2]),
        .O(\SP_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[4]_i_1 
       (.I0(SP1[3]),
        .I1(VR1[3]),
        .O(\SP_reg[3]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[1]),
        .Q(\VR_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[2]),
        .Q(VR1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[3]_0 ),
        .Q(VR1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[1]_0 [0]),
        .Q(op4_out));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[1]_0 [1]),
        .Q(Q));
endmodule

(* ORIG_REF_NAME = "FIRST" *) 
module FIRST_211
   (\VR_reg[3]_0 ,
    \SP_reg[3]_0 ,
    op1_B_p,
    clk_IBUF_BUFG,
    rst_IBUF,
    \SP_reg[2]_0 ,
    D);
  output [3:0]\VR_reg[3]_0 ;
  output [3:0]\SP_reg[3]_0 ;
  input [3:0]op1_B_p;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [2:0]\SP_reg[2]_0 ;
  input [0:0]D;

  wire [0:0]D;
  wire [3:0]SP1;
  wire [2:0]\SP_reg[2]_0 ;
  wire [3:0]\SP_reg[3]_0 ;
  wire [3:1]VR1;
  wire [3:0]\VR_reg[3]_0 ;
  wire clk_IBUF_BUFG;
  wire [3:0]op1_B_p;
  wire rst_IBUF;
  wire [2:1]vr_int;

  FA_214 \FA_f[0].FA_i 
       (.D(vr_int[1]),
        .op1_B_p(op1_B_p[2:0]));
  FA_215 \FA_f[1].FA_i 
       (.D(vr_int[2]),
        .op1_B_p(op1_B_p[3:1]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[0]_i_1__4 
       (.I0(SP1[3]),
        .I1(SP1[0]),
        .O(\VR_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[1]_i_1__4 
       (.I0(VR1[1]),
        .I1(SP1[1]),
        .O(\VR_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[2]_i_1__4 
       (.I0(VR1[2]),
        .I1(SP1[2]),
        .O(\VR_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[3]_i_1__2 
       (.I0(VR1[3]),
        .I1(SP1[3]),
        .O(\VR_reg[3]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[2]_0 [0]),
        .Q(SP1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[2]_0 [1]),
        .Q(SP1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[2]_0 [2]),
        .Q(SP1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(op1_B_p[3]),
        .Q(SP1[3]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[1]_i_1__1 
       (.I0(SP1[0]),
        .I1(SP1[3]),
        .O(\SP_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[2]_i_1__0 
       (.I0(SP1[1]),
        .I1(VR1[1]),
        .O(\SP_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[3]_i_1__4 
       (.I0(SP1[2]),
        .I1(VR1[2]),
        .O(\SP_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[4]_i_1__2 
       (.I0(SP1[3]),
        .I1(VR1[3]),
        .O(\SP_reg[3]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[1]),
        .Q(VR1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[2]),
        .Q(VR1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D),
        .Q(VR1[3]));
endmodule

(* ORIG_REF_NAME = "FIRST" *) 
module FIRST_216
   (\op4_out_reg[3]_0 ,
    D,
    \VR_reg[3]_0 ,
    \SP_reg[3]_0 ,
    \SP_reg[6]_0 ,
    \op4_out_reg[3]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \op4_out_reg[2]_0 ,
    \op4_out_reg[1]_0 ,
    \op4_out_reg[0]_0 ,
    Q,
    \SP_reg[7]_0 ,
    \VR_reg[6]_0 ,
    \SP_reg[6]_1 ,
    \VR_reg[7]_0 );
  output [2:0]\op4_out_reg[3]_0 ;
  output [7:0]D;
  output [2:0]\VR_reg[3]_0 ;
  output [2:0]\SP_reg[3]_0 ;
  output [3:0]\SP_reg[6]_0 ;
  input \op4_out_reg[3]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \op4_out_reg[2]_0 ;
  input \op4_out_reg[1]_0 ;
  input \op4_out_reg[0]_0 ;
  input [5:0]Q;
  input [6:0]\SP_reg[7]_0 ;
  input [5:0]\VR_reg[6]_0 ;
  input [6:0]\SP_reg[6]_1 ;
  input [0:0]\VR_reg[7]_0 ;

  wire [7:0]D;
  wire [5:0]Q;
  wire [7:0]SP1;
  wire [2:0]\SP_reg[3]_0 ;
  wire [3:0]\SP_reg[6]_0 ;
  wire [6:0]\SP_reg[6]_1 ;
  wire [6:0]\SP_reg[7]_0 ;
  wire [7:4]VR1;
  wire [2:0]\VR_reg[3]_0 ;
  wire [5:0]\VR_reg[6]_0 ;
  wire [0:0]\VR_reg[7]_0 ;
  wire clk_IBUF_BUFG;
  wire [0:0]op4_out;
  wire \op4_out_reg[0]_0 ;
  wire \op4_out_reg[1]_0 ;
  wire \op4_out_reg[2]_0 ;
  wire [2:0]\op4_out_reg[3]_0 ;
  wire \op4_out_reg[3]_1 ;
  wire rst_IBUF;
  wire [6:1]vr_int;

  FA_222 \FA_f[0].FA_i 
       (.D(vr_int[1]),
        .Q(Q[0]),
        .\VR_reg[1] (\SP_reg[7]_0 [0]),
        .\VR_reg[1]_0 (\VR_reg[6]_0 [0]));
  FA_223 \FA_f[1].FA_i 
       (.D(vr_int[2]),
        .Q(Q[1]),
        .\VR_reg[2] (\SP_reg[7]_0 [1]),
        .\VR_reg[2]_0 (\VR_reg[6]_0 [1]));
  FA_224 \FA_f[2].FA_i 
       (.D(vr_int[3]),
        .Q(Q[2]),
        .\VR_reg[3] (\SP_reg[7]_0 [2]),
        .\VR_reg[3]_0 (\VR_reg[6]_0 [2]));
  FA_225 \FA_f[3].FA_i 
       (.D(vr_int[4]),
        .Q(Q[3]),
        .\VR_reg[4] (\SP_reg[7]_0 [3]),
        .\VR_reg[4]_0 (\VR_reg[6]_0 [3]));
  FA_226 \FA_f[4].FA_i 
       (.D(vr_int[5]),
        .Q(Q[4]),
        .\VR_reg[5] (\SP_reg[7]_0 [4]),
        .\VR_reg[5]_0 (\VR_reg[6]_0 [4]));
  FA_227 \FA_f[5].FA_i 
       (.D(vr_int[6]),
        .Q(Q[5]),
        .\VR_reg[6] (\SP_reg[7]_0 [5]),
        .\VR_reg[6]_0 (\VR_reg[6]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[0]_i_1__6 
       (.I0(op4_out),
        .I1(SP1[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[1]_i_1__6 
       (.I0(\op4_out_reg[3]_0 [0]),
        .I1(\SP_reg[3]_0 [0]),
        .I2(\VR_reg[3]_0 [0]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[2]_i_1__6 
       (.I0(\op4_out_reg[3]_0 [1]),
        .I1(\SP_reg[3]_0 [1]),
        .I2(\VR_reg[3]_0 [1]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[3]_i_1__4 
       (.I0(\op4_out_reg[3]_0 [2]),
        .I1(\SP_reg[3]_0 [2]),
        .I2(\VR_reg[3]_0 [2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[4]_i_1__1 
       (.I0(VR1[4]),
        .I1(SP1[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[5]_i_1__0 
       (.I0(VR1[5]),
        .I1(SP1[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[6]_i_1__0 
       (.I0(VR1[6]),
        .I1(SP1[6]),
        .O(D[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \SP[7]_i_1 
       (.I0(VR1[7]),
        .I1(SP1[7]),
        .O(D[7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[6]_1 [0]),
        .Q(SP1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[6]_1 [1]),
        .Q(\SP_reg[3]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[6]_1 [2]),
        .Q(\SP_reg[3]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[6]_1 [3]),
        .Q(\SP_reg[3]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[6]_1 [4]),
        .Q(SP1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[6]_1 [5]),
        .Q(SP1[5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[6]_1 [6]),
        .Q(SP1[6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [6]),
        .Q(SP1[7]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[1]_i_1__2 
       (.I0(SP1[0]),
        .I1(op4_out),
        .O(\SP_reg[6]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[5]_i_1__0 
       (.I0(SP1[4]),
        .I1(VR1[4]),
        .O(\SP_reg[6]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[6]_i_1 
       (.I0(SP1[5]),
        .I1(VR1[5]),
        .O(\SP_reg[6]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[7]_i_1__0 
       (.I0(SP1[6]),
        .I1(VR1[6]),
        .O(\SP_reg[6]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[1]),
        .Q(\VR_reg[3]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[2]),
        .Q(\VR_reg[3]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[3]),
        .Q(\VR_reg[3]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[4]),
        .Q(VR1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[5]),
        .Q(VR1[5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[6]),
        .Q(VR1[6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[7]_0 ),
        .Q(VR1[7]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[0]_0 ),
        .Q(op4_out));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[1]_0 ),
        .Q(\op4_out_reg[3]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[2]_0 ),
        .Q(\op4_out_reg[3]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[3]_1 ),
        .Q(\op4_out_reg[3]_0 [2]));
endmodule

(* ORIG_REF_NAME = "FIRST" *) 
module FIRST_262
   (D,
    Q,
    \SP_reg[7]_0 ,
    \VR_reg[7]_0 ,
    \SP_reg[0]_0 ,
    \SP_reg[7]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \VR_reg[8]_0 ,
    \op4_out_reg[7]_0 );
  output [8:0]D;
  output [6:0]Q;
  output [6:0]\SP_reg[7]_0 ;
  output [6:0]\VR_reg[7]_0 ;
  output [0:0]\SP_reg[0]_0 ;
  input [7:0]\SP_reg[7]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [7:0]\VR_reg[8]_0 ;
  input [7:0]\op4_out_reg[7]_0 ;

  wire [8:0]D;
  wire [6:0]Q;
  wire [0:0]SP1;
  wire [0:0]\SP_reg[0]_0 ;
  wire [6:0]\SP_reg[7]_0 ;
  wire [7:0]\SP_reg[7]_1 ;
  wire [6:0]\VR_reg[7]_0 ;
  wire [7:0]\VR_reg[8]_0 ;
  wire clk_IBUF_BUFG;
  wire [0:0]op4_out;
  wire [7:0]\op4_out_reg[7]_0 ;
  wire rst_IBUF;

  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[0]_i_1__20 
       (.I0(op4_out),
        .I1(SP1),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[1]_i_1__20 
       (.I0(Q[0]),
        .I1(\SP_reg[7]_0 [0]),
        .I2(\VR_reg[7]_0 [0]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[2]_i_1__26 
       (.I0(Q[1]),
        .I1(\SP_reg[7]_0 [1]),
        .I2(\VR_reg[7]_0 [1]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[3]_i_1__24 
       (.I0(Q[2]),
        .I1(\SP_reg[7]_0 [2]),
        .I2(\VR_reg[7]_0 [2]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[4]_i_1__27 
       (.I0(Q[3]),
        .I1(\SP_reg[7]_0 [3]),
        .I2(\VR_reg[7]_0 [3]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[5]_i_1__26 
       (.I0(Q[4]),
        .I1(\SP_reg[7]_0 [4]),
        .I2(\VR_reg[7]_0 [4]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__26 
       (.I0(Q[5]),
        .I1(\SP_reg[7]_0 [5]),
        .I2(\VR_reg[7]_0 [5]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__25 
       (.I0(Q[6]),
        .I1(\SP_reg[7]_0 [6]),
        .I2(\VR_reg[7]_0 [6]),
        .O(D[7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [0]),
        .Q(SP1));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [1]),
        .Q(\SP_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [2]),
        .Q(\SP_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [3]),
        .Q(\SP_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [4]),
        .Q(\SP_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [5]),
        .Q(\SP_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [6]),
        .Q(\SP_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [7]),
        .Q(\SP_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[1]_i_1__8 
       (.I0(SP1),
        .I1(op4_out),
        .O(\SP_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [0]),
        .Q(\VR_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [1]),
        .Q(\VR_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [2]),
        .Q(\VR_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [3]),
        .Q(\VR_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [4]),
        .Q(\VR_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [5]),
        .Q(\VR_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [6]),
        .Q(\VR_reg[7]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [7]),
        .Q(D[8]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [0]),
        .Q(op4_out));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [1]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [2]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [3]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [4]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [5]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [6]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [7]),
        .Q(Q[6]));
endmodule

(* ORIG_REF_NAME = "FIRST" *) 
module FIRST_272
   (\pixels_w_reg[183] ,
    \pixels_w_reg[182] ,
    \pixels_w_reg[181] ,
    \pixels_w_reg[180] ,
    \pixels_w_reg[179] ,
    \pixels_w_reg[178] ,
    \pixels_w_reg[177] ,
    \pixels_w_reg[176] ,
    D,
    Q,
    \SP_reg[7]_0 ,
    \VR_reg[7]_0 ,
    \SP_reg[0]_0 ,
    \central_pix_reg[7]_FIFO_READY_GEN_c_1 ,
    clk_IBUF_BUFG,
    \SP_reg[7]_1 ,
    rst_IBUF,
    \VR_reg[8]_0 ,
    \op4_out_reg[7]_0 );
  output \pixels_w_reg[183] ;
  output \pixels_w_reg[182] ;
  output \pixels_w_reg[181] ;
  output \pixels_w_reg[180] ;
  output \pixels_w_reg[179] ;
  output \pixels_w_reg[178] ;
  output \pixels_w_reg[177] ;
  output \pixels_w_reg[176] ;
  output [8:0]D;
  output [6:0]Q;
  output [6:0]\SP_reg[7]_0 ;
  output [6:0]\VR_reg[7]_0 ;
  output [0:0]\SP_reg[0]_0 ;
  input [7:0]\central_pix_reg[7]_FIFO_READY_GEN_c_1 ;
  input clk_IBUF_BUFG;
  input [7:0]\SP_reg[7]_1 ;
  input rst_IBUF;
  input [7:0]\VR_reg[8]_0 ;
  input [7:0]\op4_out_reg[7]_0 ;

  wire [8:0]D;
  wire [6:0]Q;
  wire [0:0]SP1;
  wire [0:0]\SP_reg[0]_0 ;
  wire [6:0]\SP_reg[7]_0 ;
  wire [7:0]\SP_reg[7]_1 ;
  wire [6:0]\VR_reg[7]_0 ;
  wire [7:0]\VR_reg[8]_0 ;
  wire [7:0]\central_pix_reg[7]_FIFO_READY_GEN_c_1 ;
  wire clk_IBUF_BUFG;
  wire [0:0]op4_out;
  wire [7:0]\op4_out_reg[7]_0 ;
  wire \pixels_w_reg[176] ;
  wire \pixels_w_reg[177] ;
  wire \pixels_w_reg[178] ;
  wire \pixels_w_reg[179] ;
  wire \pixels_w_reg[180] ;
  wire \pixels_w_reg[181] ;
  wire \pixels_w_reg[182] ;
  wire \pixels_w_reg[183] ;
  wire rst_IBUF;

  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[0]_i_1__18 
       (.I0(op4_out),
        .I1(SP1),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[1]_i_1__18 
       (.I0(Q[0]),
        .I1(\SP_reg[7]_0 [0]),
        .I2(\VR_reg[7]_0 [0]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[2]_i_1__24 
       (.I0(Q[1]),
        .I1(\SP_reg[7]_0 [1]),
        .I2(\VR_reg[7]_0 [1]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[3]_i_1__22 
       (.I0(Q[2]),
        .I1(\SP_reg[7]_0 [2]),
        .I2(\VR_reg[7]_0 [2]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[4]_i_1__25 
       (.I0(Q[3]),
        .I1(\SP_reg[7]_0 [3]),
        .I2(\VR_reg[7]_0 [3]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[5]_i_1__24 
       (.I0(Q[4]),
        .I1(\SP_reg[7]_0 [4]),
        .I2(\VR_reg[7]_0 [4]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__24 
       (.I0(Q[5]),
        .I1(\SP_reg[7]_0 [5]),
        .I2(\VR_reg[7]_0 [5]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__23 
       (.I0(Q[6]),
        .I1(\SP_reg[7]_0 [6]),
        .I2(\VR_reg[7]_0 [6]),
        .O(D[7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [0]),
        .Q(SP1));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [1]),
        .Q(\SP_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [2]),
        .Q(\SP_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [3]),
        .Q(\SP_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [4]),
        .Q(\SP_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [5]),
        .Q(\SP_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [6]),
        .Q(\SP_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [7]),
        .Q(\SP_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[1]_i_1__7 
       (.I0(SP1),
        .I1(op4_out),
        .O(\SP_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [0]),
        .Q(\VR_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [1]),
        .Q(\VR_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [2]),
        .Q(\VR_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [3]),
        .Q(\VR_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [4]),
        .Q(\VR_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [5]),
        .Q(\VR_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [6]),
        .Q(\VR_reg[7]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [7]),
        .Q(D[8]));
  (* srl_bus_name = "\FOR_RGB[2].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg " *) 
  (* srl_name = "\FOR_RGB[2].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg[0]_srl2_FIFO_READY_GEN_c_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \central_pix_reg[0]_srl2_FIFO_READY_GEN_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\central_pix_reg[7]_FIFO_READY_GEN_c_1 [0]),
        .Q(\pixels_w_reg[176] ));
  (* srl_bus_name = "\FOR_RGB[2].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg " *) 
  (* srl_name = "\FOR_RGB[2].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg[1]_srl2_FIFO_READY_GEN_c_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \central_pix_reg[1]_srl2_FIFO_READY_GEN_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\central_pix_reg[7]_FIFO_READY_GEN_c_1 [1]),
        .Q(\pixels_w_reg[177] ));
  (* srl_bus_name = "\FOR_RGB[2].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg " *) 
  (* srl_name = "\FOR_RGB[2].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg[2]_srl2_FIFO_READY_GEN_c_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \central_pix_reg[2]_srl2_FIFO_READY_GEN_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\central_pix_reg[7]_FIFO_READY_GEN_c_1 [2]),
        .Q(\pixels_w_reg[178] ));
  (* srl_bus_name = "\FOR_RGB[2].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg " *) 
  (* srl_name = "\FOR_RGB[2].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg[3]_srl2_FIFO_READY_GEN_c_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \central_pix_reg[3]_srl2_FIFO_READY_GEN_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\central_pix_reg[7]_FIFO_READY_GEN_c_1 [3]),
        .Q(\pixels_w_reg[179] ));
  (* srl_bus_name = "\FOR_RGB[2].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg " *) 
  (* srl_name = "\FOR_RGB[2].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg[4]_srl2_FIFO_READY_GEN_c_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \central_pix_reg[4]_srl2_FIFO_READY_GEN_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\central_pix_reg[7]_FIFO_READY_GEN_c_1 [4]),
        .Q(\pixels_w_reg[180] ));
  (* srl_bus_name = "\FOR_RGB[2].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg " *) 
  (* srl_name = "\FOR_RGB[2].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg[5]_srl2_FIFO_READY_GEN_c_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \central_pix_reg[5]_srl2_FIFO_READY_GEN_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\central_pix_reg[7]_FIFO_READY_GEN_c_1 [5]),
        .Q(\pixels_w_reg[181] ));
  (* srl_bus_name = "\FOR_RGB[2].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg " *) 
  (* srl_name = "\FOR_RGB[2].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg[6]_srl2_FIFO_READY_GEN_c_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \central_pix_reg[6]_srl2_FIFO_READY_GEN_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\central_pix_reg[7]_FIFO_READY_GEN_c_1 [6]),
        .Q(\pixels_w_reg[182] ));
  (* srl_bus_name = "\FOR_RGB[2].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg " *) 
  (* srl_name = "\FOR_RGB[2].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\central_pix_reg[7]_FIFO_READY_GEN_c_1 [7]),
        .Q(\pixels_w_reg[183] ));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [0]),
        .Q(op4_out));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [1]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [2]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [3]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [4]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [5]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [6]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [7]),
        .Q(Q[6]));
endmodule

(* ORIG_REF_NAME = "FIRST" *) 
module FIRST_449
   (D,
    Q,
    \SP_reg[7]_0 ,
    \VR_reg[7]_0 ,
    \SP_reg[0]_0 ,
    \SP_reg[7]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \VR_reg[8]_0 ,
    \op4_out_reg[7]_0 );
  output [8:0]D;
  output [6:0]Q;
  output [6:0]\SP_reg[7]_0 ;
  output [6:0]\VR_reg[7]_0 ;
  output [0:0]\SP_reg[0]_0 ;
  input [7:0]\SP_reg[7]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [7:0]\VR_reg[8]_0 ;
  input [7:0]\op4_out_reg[7]_0 ;

  wire [8:0]D;
  wire [6:0]Q;
  wire [0:0]SP1;
  wire [0:0]\SP_reg[0]_0 ;
  wire [6:0]\SP_reg[7]_0 ;
  wire [7:0]\SP_reg[7]_1 ;
  wire [6:0]\VR_reg[7]_0 ;
  wire [7:0]\VR_reg[8]_0 ;
  wire clk_IBUF_BUFG;
  wire [0:0]op4_out;
  wire [7:0]\op4_out_reg[7]_0 ;
  wire rst_IBUF;

  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[0]_i_1__15 
       (.I0(op4_out),
        .I1(SP1),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[1]_i_1__15 
       (.I0(Q[0]),
        .I1(\SP_reg[7]_0 [0]),
        .I2(\VR_reg[7]_0 [0]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[2]_i_1__18 
       (.I0(Q[1]),
        .I1(\SP_reg[7]_0 [1]),
        .I2(\VR_reg[7]_0 [1]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[3]_i_1__16 
       (.I0(Q[2]),
        .I1(\SP_reg[7]_0 [2]),
        .I2(\VR_reg[7]_0 [2]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[4]_i_1__16 
       (.I0(Q[3]),
        .I1(\SP_reg[7]_0 [3]),
        .I2(\VR_reg[7]_0 [3]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[5]_i_1__15 
       (.I0(Q[4]),
        .I1(\SP_reg[7]_0 [4]),
        .I2(\VR_reg[7]_0 [4]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__15 
       (.I0(Q[5]),
        .I1(\SP_reg[7]_0 [5]),
        .I2(\VR_reg[7]_0 [5]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__14 
       (.I0(Q[6]),
        .I1(\SP_reg[7]_0 [6]),
        .I2(\VR_reg[7]_0 [6]),
        .O(D[7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [0]),
        .Q(SP1));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [1]),
        .Q(\SP_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [2]),
        .Q(\SP_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [3]),
        .Q(\SP_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [4]),
        .Q(\SP_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [5]),
        .Q(\SP_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [6]),
        .Q(\SP_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [7]),
        .Q(\SP_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[1]_i_1__6 
       (.I0(SP1),
        .I1(op4_out),
        .O(\SP_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [0]),
        .Q(\VR_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [1]),
        .Q(\VR_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [2]),
        .Q(\VR_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [3]),
        .Q(\VR_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [4]),
        .Q(\VR_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [5]),
        .Q(\VR_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [6]),
        .Q(\VR_reg[7]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [7]),
        .Q(D[8]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [0]),
        .Q(op4_out));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [1]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [2]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [3]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [4]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [5]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [6]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [7]),
        .Q(Q[6]));
endmodule

(* ORIG_REF_NAME = "FIRST" *) 
module FIRST_459
   (\pixels_w_reg[111] ,
    \pixels_w_reg[110] ,
    \pixels_w_reg[109] ,
    \pixels_w_reg[108] ,
    \pixels_w_reg[107] ,
    \pixels_w_reg[106] ,
    \pixels_w_reg[105] ,
    \pixels_w_reg[104] ,
    D,
    Q,
    \SP_reg[7]_0 ,
    \VR_reg[7]_0 ,
    \SP_reg[0]_0 ,
    buf_p,
    clk_IBUF_BUFG,
    \SP_reg[7]_1 ,
    rst_IBUF,
    \VR_reg[8]_0 ,
    \op4_out_reg[7]_0 );
  output \pixels_w_reg[111] ;
  output \pixels_w_reg[110] ;
  output \pixels_w_reg[109] ;
  output \pixels_w_reg[108] ;
  output \pixels_w_reg[107] ;
  output \pixels_w_reg[106] ;
  output \pixels_w_reg[105] ;
  output \pixels_w_reg[104] ;
  output [8:0]D;
  output [6:0]Q;
  output [6:0]\SP_reg[7]_0 ;
  output [6:0]\VR_reg[7]_0 ;
  output [0:0]\SP_reg[0]_0 ;
  input [7:0]buf_p;
  input clk_IBUF_BUFG;
  input [7:0]\SP_reg[7]_1 ;
  input rst_IBUF;
  input [7:0]\VR_reg[8]_0 ;
  input [7:0]\op4_out_reg[7]_0 ;

  wire [8:0]D;
  wire [6:0]Q;
  wire [0:0]SP1;
  wire [0:0]\SP_reg[0]_0 ;
  wire [6:0]\SP_reg[7]_0 ;
  wire [7:0]\SP_reg[7]_1 ;
  wire [6:0]\VR_reg[7]_0 ;
  wire [7:0]\VR_reg[8]_0 ;
  wire [7:0]buf_p;
  wire clk_IBUF_BUFG;
  wire [0:0]op4_out;
  wire [7:0]\op4_out_reg[7]_0 ;
  wire \pixels_w_reg[104] ;
  wire \pixels_w_reg[105] ;
  wire \pixels_w_reg[106] ;
  wire \pixels_w_reg[107] ;
  wire \pixels_w_reg[108] ;
  wire \pixels_w_reg[109] ;
  wire \pixels_w_reg[110] ;
  wire \pixels_w_reg[111] ;
  wire rst_IBUF;

  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[0]_i_1__13 
       (.I0(op4_out),
        .I1(SP1),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[1]_i_1__13 
       (.I0(Q[0]),
        .I1(\SP_reg[7]_0 [0]),
        .I2(\VR_reg[7]_0 [0]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[2]_i_1__16 
       (.I0(Q[1]),
        .I1(\SP_reg[7]_0 [1]),
        .I2(\VR_reg[7]_0 [1]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[3]_i_1__14 
       (.I0(Q[2]),
        .I1(\SP_reg[7]_0 [2]),
        .I2(\VR_reg[7]_0 [2]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[4]_i_1__14 
       (.I0(Q[3]),
        .I1(\SP_reg[7]_0 [3]),
        .I2(\VR_reg[7]_0 [3]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[5]_i_1__13 
       (.I0(Q[4]),
        .I1(\SP_reg[7]_0 [4]),
        .I2(\VR_reg[7]_0 [4]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__13 
       (.I0(Q[5]),
        .I1(\SP_reg[7]_0 [5]),
        .I2(\VR_reg[7]_0 [5]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__12 
       (.I0(Q[6]),
        .I1(\SP_reg[7]_0 [6]),
        .I2(\VR_reg[7]_0 [6]),
        .O(D[7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [0]),
        .Q(SP1));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [1]),
        .Q(\SP_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [2]),
        .Q(\SP_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [3]),
        .Q(\SP_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [4]),
        .Q(\SP_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [5]),
        .Q(\SP_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [6]),
        .Q(\SP_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_1 [7]),
        .Q(\SP_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[1]_i_1__5 
       (.I0(SP1),
        .I1(op4_out),
        .O(\SP_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [0]),
        .Q(\VR_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [1]),
        .Q(\VR_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [2]),
        .Q(\VR_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [3]),
        .Q(\VR_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [4]),
        .Q(\VR_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [5]),
        .Q(\VR_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [6]),
        .Q(\VR_reg[7]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[8]_0 [7]),
        .Q(D[8]));
  (* srl_bus_name = "\FOR_RGB[1].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg " *) 
  (* srl_name = "\FOR_RGB[1].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg[0]_srl2_FIFO_READY_GEN_c_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \central_pix_reg[0]_srl2_FIFO_READY_GEN_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(buf_p[0]),
        .Q(\pixels_w_reg[104] ));
  (* srl_bus_name = "\FOR_RGB[1].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg " *) 
  (* srl_name = "\FOR_RGB[1].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg[1]_srl2_FIFO_READY_GEN_c_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \central_pix_reg[1]_srl2_FIFO_READY_GEN_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(buf_p[1]),
        .Q(\pixels_w_reg[105] ));
  (* srl_bus_name = "\FOR_RGB[1].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg " *) 
  (* srl_name = "\FOR_RGB[1].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg[2]_srl2_FIFO_READY_GEN_c_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \central_pix_reg[2]_srl2_FIFO_READY_GEN_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(buf_p[2]),
        .Q(\pixels_w_reg[106] ));
  (* srl_bus_name = "\FOR_RGB[1].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg " *) 
  (* srl_name = "\FOR_RGB[1].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg[3]_srl2_FIFO_READY_GEN_c_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \central_pix_reg[3]_srl2_FIFO_READY_GEN_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(buf_p[3]),
        .Q(\pixels_w_reg[107] ));
  (* srl_bus_name = "\FOR_RGB[1].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg " *) 
  (* srl_name = "\FOR_RGB[1].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg[4]_srl2_FIFO_READY_GEN_c_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \central_pix_reg[4]_srl2_FIFO_READY_GEN_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(buf_p[4]),
        .Q(\pixels_w_reg[108] ));
  (* srl_bus_name = "\FOR_RGB[1].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg " *) 
  (* srl_name = "\FOR_RGB[1].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg[5]_srl2_FIFO_READY_GEN_c_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \central_pix_reg[5]_srl2_FIFO_READY_GEN_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(buf_p[5]),
        .Q(\pixels_w_reg[109] ));
  (* srl_bus_name = "\FOR_RGB[1].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg " *) 
  (* srl_name = "\FOR_RGB[1].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg[6]_srl2_FIFO_READY_GEN_c_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \central_pix_reg[6]_srl2_FIFO_READY_GEN_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(buf_p[6]),
        .Q(\pixels_w_reg[110] ));
  (* srl_bus_name = "\FOR_RGB[1].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg " *) 
  (* srl_name = "\FOR_RGB[1].TO_HW_i/TO_SUM_WC/BLOCCO1/central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \central_pix_reg[7]_srl2_FIFO_READY_GEN_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(buf_p[7]),
        .Q(\pixels_w_reg[111] ));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [0]),
        .Q(op4_out));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [1]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [2]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [3]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [4]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [5]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [6]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[7]_0 [7]),
        .Q(Q[6]));
endmodule

module FSM3
   (stato,
    valid_int,
    finish_int,
    is_reading,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [3:0]stato;
  output valid_int;
  output finish_int;
  input is_reading;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state[3]_i_1_n_0 ;
  wire \FSM_sequential_state[3]_i_2_n_0 ;
  wire \FSM_sequential_state[3]_i_5_n_0 ;
  wire clk_IBUF_BUFG;
  wire count_o;
  wire \count_o[0]_i_1_n_0 ;
  wire \count_o[1]_i_1_n_0 ;
  wire \count_o[2]_i_1_n_0 ;
  wire \count_o[3]_i_1_n_0 ;
  wire \count_o[4]_i_1_n_0 ;
  wire \count_o[5]_i_2_n_0 ;
  wire \count_o[5]_i_3_n_0 ;
  wire \count_o[5]_i_4_n_0 ;
  wire [5:0]count_o__0;
  wire count_v;
  wire \count_v[0]_i_1_n_0 ;
  wire \count_v[1]_i_1_n_0 ;
  wire \count_v[2]_i_1_n_0 ;
  wire \count_v[3]_i_1_n_0 ;
  wire \count_v[4]_i_1_n_0 ;
  wire \count_v[5]_i_2_n_0 ;
  wire \count_v[5]_i_3_n_0 ;
  wire [5:0]count_v__0;
  wire eqOp;
  wire finish_i_1_n_0;
  wire finish_int;
  wire is_reading;
  wire rst_IBUF;
  wire [3:0]state;
  wire [3:0]stato;
  wire \stato[0]_i_1_n_0 ;
  wire \stato[1]_i_1_n_0 ;
  wire \stato[2]_i_1_n_0 ;
  wire \stato[3]_i_1_n_0 ;
  wire \stato[3]_i_2_n_0 ;
  wire valid_i_1_n_0;
  wire valid_int;

  LUT5 #(
    .INIT(32'h05057555)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state[0]),
        .I1(\FSM_sequential_state[3]_i_5_n_0 ),
        .I2(state[2]),
        .I3(state[1]),
        .I4(state[3]),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h125A)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'hDFAAFF00)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(state[0]),
        .I1(state[3]),
        .I2(\FSM_sequential_state[3]_i_5_n_0 ),
        .I3(state[2]),
        .I4(state[1]),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3F397F5F3F397E5E)) 
    \FSM_sequential_state[3]_i_1 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(eqOp),
        .I4(state[1]),
        .I5(is_reading),
        .O(\FSM_sequential_state[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \FSM_sequential_state[3]_i_2 
       (.I0(\FSM_sequential_state[3]_i_5_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[3]),
        .O(\FSM_sequential_state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \FSM_sequential_state[3]_i_3 
       (.I0(count_o__0[2]),
        .I1(count_o__0[3]),
        .I2(count_o__0[0]),
        .I3(count_o__0[1]),
        .I4(count_o__0[5]),
        .I5(count_o__0[4]),
        .O(eqOp));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \FSM_sequential_state[3]_i_5 
       (.I0(count_v__0[2]),
        .I1(count_v__0[3]),
        .I2(count_v__0[0]),
        .I3(count_v__0[1]),
        .I4(count_v__0[5]),
        .I5(count_v__0[4]),
        .O(\FSM_sequential_state[3]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "nordest:0100,up:0011,nordovest:0010,idle:1100,ending:1011,sudest:1010,start:0001,prestart:0000,right:0111,down:1001,center:0110,sudovest:1000,left:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_sequential_state[3]_i_1_n_0 ),
        .CLR(rst_IBUF),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "nordest:0100,up:0011,nordovest:0010,idle:1100,ending:1011,sudest:1010,start:0001,prestart:0000,right:0111,down:1001,center:0110,sudovest:1000,left:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_sequential_state[3]_i_1_n_0 ),
        .CLR(rst_IBUF),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state[1]));
  (* FSM_ENCODED_STATES = "nordest:0100,up:0011,nordovest:0010,idle:1100,ending:1011,sudest:1010,start:0001,prestart:0000,right:0111,down:1001,center:0110,sudovest:1000,left:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_sequential_state[3]_i_1_n_0 ),
        .CLR(rst_IBUF),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(state[2]));
  (* FSM_ENCODED_STATES = "nordest:0100,up:0011,nordovest:0010,idle:1100,ending:1011,sudest:1010,start:0001,prestart:0000,right:0111,down:1001,center:0110,sudovest:1000,left:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_sequential_state[3]_i_1_n_0 ),
        .CLR(rst_IBUF),
        .D(\FSM_sequential_state[3]_i_2_n_0 ),
        .Q(state[3]));
  LUT5 #(
    .INIT(32'h00000747)) 
    \count_o[0]_i_1 
       (.I0(state[3]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .I4(count_o__0[0]),
        .O(\count_o[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000037303730000)) 
    \count_o[1]_i_1 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(count_o__0[0]),
        .I5(count_o__0[1]),
        .O(\count_o[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \count_o[2]_i_1 
       (.I0(\count_o[5]_i_4_n_0 ),
        .I1(count_o__0[1]),
        .I2(count_o__0[0]),
        .I3(count_o__0[2]),
        .O(\count_o[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \count_o[3]_i_1 
       (.I0(\count_o[5]_i_4_n_0 ),
        .I1(count_o__0[0]),
        .I2(count_o__0[1]),
        .I3(count_o__0[2]),
        .I4(count_o__0[3]),
        .O(\count_o[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \count_o[4]_i_1 
       (.I0(count_o__0[0]),
        .I1(count_o__0[1]),
        .I2(count_o__0[2]),
        .I3(count_o__0[3]),
        .I4(\count_o[5]_i_4_n_0 ),
        .I5(count_o__0[4]),
        .O(\count_o[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h16B8)) 
    \count_o[5]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[3]),
        .O(count_o));
  LUT4 #(
    .INIT(16'hB040)) 
    \count_o[5]_i_2 
       (.I0(\count_o[5]_i_3_n_0 ),
        .I1(count_o__0[4]),
        .I2(\count_o[5]_i_4_n_0 ),
        .I3(count_o__0[5]),
        .O(\count_o[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \count_o[5]_i_3 
       (.I0(count_o__0[0]),
        .I1(count_o__0[1]),
        .I2(count_o__0[2]),
        .I3(count_o__0[3]),
        .O(\count_o[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0373)) 
    \count_o[5]_i_4 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[3]),
        .O(\count_o[5]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \count_o_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(count_o),
        .CLR(rst_IBUF),
        .D(\count_o[0]_i_1_n_0 ),
        .Q(count_o__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \count_o_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(count_o),
        .CLR(rst_IBUF),
        .D(\count_o[1]_i_1_n_0 ),
        .Q(count_o__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \count_o_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(count_o),
        .CLR(rst_IBUF),
        .D(\count_o[2]_i_1_n_0 ),
        .Q(count_o__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \count_o_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(count_o),
        .CLR(rst_IBUF),
        .D(\count_o[3]_i_1_n_0 ),
        .Q(count_o__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \count_o_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(count_o),
        .CLR(rst_IBUF),
        .D(\count_o[4]_i_1_n_0 ),
        .Q(count_o__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \count_o_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(count_o),
        .CLR(rst_IBUF),
        .D(\count_o[5]_i_2_n_0 ),
        .Q(count_o__0[5]));
  LUT2 #(
    .INIT(4'h1)) 
    \count_v[0]_i_1 
       (.I0(state[3]),
        .I1(count_v__0[0]),
        .O(\count_v[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \count_v[1]_i_1 
       (.I0(count_v__0[0]),
        .I1(count_v__0[1]),
        .I2(state[3]),
        .O(\count_v[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \count_v[2]_i_1 
       (.I0(count_v__0[1]),
        .I1(count_v__0[0]),
        .I2(count_v__0[2]),
        .I3(state[3]),
        .O(\count_v[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00007F80)) 
    \count_v[3]_i_1 
       (.I0(count_v__0[2]),
        .I1(count_v__0[0]),
        .I2(count_v__0[1]),
        .I3(count_v__0[3]),
        .I4(state[3]),
        .O(\count_v[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \count_v[4]_i_1 
       (.I0(count_v__0[3]),
        .I1(count_v__0[1]),
        .I2(count_v__0[0]),
        .I3(count_v__0[2]),
        .I4(count_v__0[4]),
        .I5(state[3]),
        .O(\count_v[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2004)) 
    \count_v[5]_i_1 
       (.I0(state[2]),
        .I1(state[3]),
        .I2(state[1]),
        .I3(state[0]),
        .O(count_v));
  LUT4 #(
    .INIT(16'h00B4)) 
    \count_v[5]_i_2 
       (.I0(\count_v[5]_i_3_n_0 ),
        .I1(count_v__0[4]),
        .I2(count_v__0[5]),
        .I3(state[3]),
        .O(\count_v[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \count_v[5]_i_3 
       (.I0(count_v__0[3]),
        .I1(count_v__0[1]),
        .I2(count_v__0[0]),
        .I3(count_v__0[2]),
        .O(\count_v[5]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \count_v_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(count_v),
        .CLR(rst_IBUF),
        .D(\count_v[0]_i_1_n_0 ),
        .Q(count_v__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \count_v_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(count_v),
        .CLR(rst_IBUF),
        .D(\count_v[1]_i_1_n_0 ),
        .Q(count_v__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \count_v_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(count_v),
        .CLR(rst_IBUF),
        .D(\count_v[2]_i_1_n_0 ),
        .Q(count_v__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \count_v_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(count_v),
        .CLR(rst_IBUF),
        .D(\count_v[3]_i_1_n_0 ),
        .Q(count_v__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \count_v_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(count_v),
        .CLR(rst_IBUF),
        .D(\count_v[4]_i_1_n_0 ),
        .Q(count_v__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \count_v_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(count_v),
        .CLR(rst_IBUF),
        .D(\count_v[5]_i_2_n_0 ),
        .Q(count_v__0[5]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    finish_i_1
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[3]),
        .I4(finish_int),
        .O(finish_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    finish_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(finish_i_1_n_0),
        .Q(finish_int));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT5 #(
    .INIT(32'h45FF0000)) 
    \stato[0]_i_1 
       (.I0(state[3]),
        .I1(\FSM_sequential_state[3]_i_5_n_0 ),
        .I2(state[2]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\stato[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT5 #(
    .INIT(32'h5500F700)) 
    \stato[1]_i_1 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(\FSM_sequential_state[3]_i_5_n_0 ),
        .I3(state[1]),
        .I4(state[3]),
        .O(\stato[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \stato[2]_i_1 
       (.I0(state[2]),
        .I1(state[3]),
        .O(\stato[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3F393F1F3F393E1E)) 
    \stato[3]_i_1 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(eqOp),
        .I4(state[1]),
        .I5(is_reading),
        .O(\stato[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \stato[3]_i_2 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .O(\stato[3]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \stato_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\stato[3]_i_1_n_0 ),
        .CLR(rst_IBUF),
        .D(\stato[0]_i_1_n_0 ),
        .Q(stato[0]));
  FDCE #(
    .INIT(1'b0)) 
    \stato_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\stato[3]_i_1_n_0 ),
        .CLR(rst_IBUF),
        .D(\stato[1]_i_1_n_0 ),
        .Q(stato[1]));
  FDCE #(
    .INIT(1'b0)) 
    \stato_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\stato[3]_i_1_n_0 ),
        .CLR(rst_IBUF),
        .D(\stato[2]_i_1_n_0 ),
        .Q(stato[2]));
  FDCE #(
    .INIT(1'b0)) 
    \stato_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\stato[3]_i_1_n_0 ),
        .CLR(rst_IBUF),
        .D(\stato[3]_i_2_n_0 ),
        .Q(stato[3]));
  LUT5 #(
    .INIT(32'hBFFF0004)) 
    valid_i_1
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[3]),
        .I4(valid_int),
        .O(valid_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    valid_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(valid_i_1_n_0),
        .Q(valid_int));
endmodule

module FastRCA_4bit
   (Cin,
    D,
    SP2,
    S);
  output Cin;
  output [3:0]D;
  input [3:0]SP2;
  input [0:0]S;

  wire Cin;
  wire [3:0]D;
  wire [0:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(1'b0),
        .CO({Cin,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S({S,SP2[2:0]}));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_115
   (Cin,
    D,
    SP2,
    S);
  output Cin;
  output [3:0]D;
  input [3:0]SP2;
  input [0:0]S;

  wire Cin;
  wire [3:0]D;
  wire [0:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(1'b0),
        .CO({Cin,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S({S,SP2[2:0]}));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_116
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_117
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_118
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_119
   (D,
    Cin,
    SP2,
    Q);
  output [1:0]D;
  input Cin;
  input [2:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire [1:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [2:0]SP2;
  wire [3:0]NLW_CARRY4_inst_CO_UNCONNECTED;
  wire [3:2]NLW_CARRY4_inst_O_UNCONNECTED;

  (* OPT_MODIFIED = "SWEEP " *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO(NLW_CARRY4_inst_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({SP2[2],SP2}),
        .O({NLW_CARRY4_inst_O_UNCONNECTED[3:2],D}),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[2]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_147
   (Cout,
    D,
    \Sum_reg[3] ,
    \Sum_reg[3]_0 );
  output Cout;
  output [3:0]D;
  input [3:0]\Sum_reg[3] ;
  input [2:0]\Sum_reg[3]_0 ;

  wire Cout;
  wire [3:0]D;
  wire [3:1]S;
  wire [3:0]\Sum_reg[3] ;
  wire [2:0]\Sum_reg[3]_0 ;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(1'b0),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\Sum_reg[3] ),
        .O(D),
        .S({S,\Sum_reg[3] [0]}));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(\Sum_reg[3]_0 [2]),
        .I1(\Sum_reg[3] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(\Sum_reg[3]_0 [1]),
        .I1(\Sum_reg[3] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(\Sum_reg[3]_0 [0]),
        .I1(\Sum_reg[3] [1]),
        .O(S[1]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_148
   (Cout,
    D,
    Cin,
    \Sum_reg[7] ,
    \Sum_reg[7]_0 );
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]\Sum_reg[7] ;
  input [3:0]\Sum_reg[7]_0 ;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]S;
  wire [3:0]\Sum_reg[7] ;
  wire [3:0]\Sum_reg[7]_0 ;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\Sum_reg[7] ),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(\Sum_reg[7]_0 [3]),
        .I1(\Sum_reg[7] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(\Sum_reg[7]_0 [2]),
        .I1(\Sum_reg[7] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(\Sum_reg[7]_0 [1]),
        .I1(\Sum_reg[7] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(\Sum_reg[7]_0 [0]),
        .I1(\Sum_reg[7] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_149
   (Cout,
    D,
    Cin,
    \Sum_reg[11] ,
    \Sum_reg[11]_0 );
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]\Sum_reg[11] ;
  input [3:0]\Sum_reg[11]_0 ;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]S;
  wire [3:0]\Sum_reg[11] ;
  wire [3:0]\Sum_reg[11]_0 ;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\Sum_reg[11] ),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(\Sum_reg[11]_0 [3]),
        .I1(\Sum_reg[11] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(\Sum_reg[11]_0 [2]),
        .I1(\Sum_reg[11] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(\Sum_reg[11]_0 [1]),
        .I1(\Sum_reg[11] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(\Sum_reg[11]_0 [0]),
        .I1(\Sum_reg[11] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_150
   (Cout,
    D,
    Cin,
    \Sum_reg[15] ,
    \Sum_reg[15]_0 );
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]\Sum_reg[15] ;
  input [3:0]\Sum_reg[15]_0 ;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]S;
  wire [3:0]\Sum_reg[15] ;
  wire [3:0]\Sum_reg[15]_0 ;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\Sum_reg[15] ),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(\Sum_reg[15]_0 [3]),
        .I1(\Sum_reg[15] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(\Sum_reg[15]_0 [2]),
        .I1(\Sum_reg[15] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(\Sum_reg[15]_0 [1]),
        .I1(\Sum_reg[15] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(\Sum_reg[15]_0 [0]),
        .I1(\Sum_reg[15] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_151
   (D,
    Cin,
    \Sum_reg[19] ,
    \Sum_reg[19]_0 );
  output [3:0]D;
  input Cin;
  input [1:0]\Sum_reg[19] ;
  input [2:0]\Sum_reg[19]_0 ;

  wire Cin;
  wire [3:0]D;
  wire [3:0]S;
  wire [1:0]\Sum_reg[19] ;
  wire [2:0]\Sum_reg[19]_0 ;
  wire [3:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* OPT_MODIFIED = "SWEEP " *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO(NLW_CARRY4_inst_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({\Sum_reg[19] [1],\Sum_reg[19] [1],\Sum_reg[19] }),
        .O(D),
        .S({S[3],S[3],S[1:0]}));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(\Sum_reg[19]_0 [2]),
        .I1(\Sum_reg[19] [1]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(\Sum_reg[19]_0 [1]),
        .I1(\Sum_reg[19] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(\Sum_reg[19]_0 [0]),
        .I1(\Sum_reg[19] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_296
   (Cin,
    D,
    SP2,
    S);
  output Cin;
  output [3:0]D;
  input [3:0]SP2;
  input [0:0]S;

  wire Cin;
  wire [3:0]D;
  wire [0:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(1'b0),
        .CO({Cin,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S({S,SP2[2:0]}));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_297
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_298
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_299
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_300
   (D,
    Cin,
    SP2,
    Q);
  output [1:0]D;
  input Cin;
  input [2:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire [1:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [2:0]SP2;
  wire [3:0]NLW_CARRY4_inst_CO_UNCONNECTED;
  wire [3:2]NLW_CARRY4_inst_O_UNCONNECTED;

  (* OPT_MODIFIED = "SWEEP " *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO(NLW_CARRY4_inst_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({SP2[2],SP2}),
        .O({NLW_CARRY4_inst_O_UNCONNECTED[3:2],D}),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[2]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_32
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_33
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_34
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_341
   (Cin,
    D,
    SP2,
    S);
  output Cin;
  output [3:0]D;
  input [3:0]SP2;
  input [0:0]S;

  wire Cin;
  wire [3:0]D;
  wire [0:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(1'b0),
        .CO({Cin,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S({S,SP2[2:0]}));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_342
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_343
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_344
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_345
   (D,
    Cin,
    SP2,
    Q);
  output [1:0]D;
  input Cin;
  input [0:0]SP2;
  input [1:0]Q;

  wire Cin;
  wire [1:0]D;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SP2;
  wire [3:0]NLW_CARRY4_inst_CO_UNCONNECTED;
  wire [3:2]NLW_CARRY4_inst_O_UNCONNECTED;

  (* OPT_MODIFIED = "SWEEP " *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO(NLW_CARRY4_inst_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({SP2,SP2,SP2,SP2}),
        .O({NLW_CARRY4_inst_O_UNCONNECTED[3:2],D}),
        .S({S[3],S[3],S[3],S[0]}));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[1]),
        .I1(SP2),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[0]),
        .I1(SP2),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_35
   (D,
    Cin,
    SP2,
    Q);
  output [1:0]D;
  input Cin;
  input [2:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire [1:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [2:0]SP2;
  wire [3:0]NLW_CARRY4_inst_CO_UNCONNECTED;
  wire [3:2]NLW_CARRY4_inst_O_UNCONNECTED;

  (* OPT_MODIFIED = "SWEEP " *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO(NLW_CARRY4_inst_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({SP2[2],SP2}),
        .O({NLW_CARRY4_inst_O_UNCONNECTED[3:2],D}),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[2]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_380
   (Cin,
    D,
    SP2,
    S);
  output Cin;
  output [3:0]D;
  input [3:0]SP2;
  input [0:0]S;

  wire Cin;
  wire [3:0]D;
  wire [0:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(1'b0),
        .CO({Cin,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S({S,SP2[2:0]}));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_381
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_382
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_383
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_384
   (D,
    Cin,
    SP2,
    Q);
  output [1:0]D;
  input Cin;
  input [2:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire [1:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [2:0]SP2;
  wire [3:0]NLW_CARRY4_inst_CO_UNCONNECTED;
  wire [3:2]NLW_CARRY4_inst_O_UNCONNECTED;

  (* OPT_MODIFIED = "SWEEP " *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO(NLW_CARRY4_inst_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({SP2[2],SP2}),
        .O({NLW_CARRY4_inst_O_UNCONNECTED[3:2],D}),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[2]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_414
   (Cout,
    D,
    \Sum_reg[3] ,
    \Sum_reg[3]_0 );
  output Cout;
  output [3:0]D;
  input [3:0]\Sum_reg[3] ;
  input [2:0]\Sum_reg[3]_0 ;

  wire Cout;
  wire [3:0]D;
  wire [3:1]S;
  wire [3:0]\Sum_reg[3] ;
  wire [2:0]\Sum_reg[3]_0 ;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(1'b0),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\Sum_reg[3] ),
        .O(D),
        .S({S,\Sum_reg[3] [0]}));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(\Sum_reg[3]_0 [2]),
        .I1(\Sum_reg[3] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(\Sum_reg[3]_0 [1]),
        .I1(\Sum_reg[3] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(\Sum_reg[3]_0 [0]),
        .I1(\Sum_reg[3] [1]),
        .O(S[1]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_415
   (Cout,
    D,
    Cin,
    \Sum_reg[7] ,
    \Sum_reg[7]_0 );
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]\Sum_reg[7] ;
  input [3:0]\Sum_reg[7]_0 ;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]S;
  wire [3:0]\Sum_reg[7] ;
  wire [3:0]\Sum_reg[7]_0 ;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\Sum_reg[7] ),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(\Sum_reg[7]_0 [3]),
        .I1(\Sum_reg[7] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(\Sum_reg[7]_0 [2]),
        .I1(\Sum_reg[7] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(\Sum_reg[7]_0 [1]),
        .I1(\Sum_reg[7] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(\Sum_reg[7]_0 [0]),
        .I1(\Sum_reg[7] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_416
   (Cout,
    D,
    Cin,
    \Sum_reg[11] ,
    \Sum_reg[11]_0 );
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]\Sum_reg[11] ;
  input [3:0]\Sum_reg[11]_0 ;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]S;
  wire [3:0]\Sum_reg[11] ;
  wire [3:0]\Sum_reg[11]_0 ;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\Sum_reg[11] ),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(\Sum_reg[11]_0 [3]),
        .I1(\Sum_reg[11] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(\Sum_reg[11]_0 [2]),
        .I1(\Sum_reg[11] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(\Sum_reg[11]_0 [1]),
        .I1(\Sum_reg[11] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(\Sum_reg[11]_0 [0]),
        .I1(\Sum_reg[11] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_417
   (Cout,
    D,
    Cin,
    \Sum_reg[15] ,
    \Sum_reg[15]_0 );
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]\Sum_reg[15] ;
  input [3:0]\Sum_reg[15]_0 ;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]S;
  wire [3:0]\Sum_reg[15] ;
  wire [3:0]\Sum_reg[15]_0 ;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\Sum_reg[15] ),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(\Sum_reg[15]_0 [3]),
        .I1(\Sum_reg[15] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(\Sum_reg[15]_0 [2]),
        .I1(\Sum_reg[15] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(\Sum_reg[15]_0 [1]),
        .I1(\Sum_reg[15] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(\Sum_reg[15]_0 [0]),
        .I1(\Sum_reg[15] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_418
   (D,
    Cin,
    \Sum_reg[19] ,
    \Sum_reg[19]_0 );
  output [3:0]D;
  input Cin;
  input [1:0]\Sum_reg[19] ;
  input [2:0]\Sum_reg[19]_0 ;

  wire Cin;
  wire [3:0]D;
  wire [3:0]S;
  wire [1:0]\Sum_reg[19] ;
  wire [2:0]\Sum_reg[19]_0 ;
  wire [3:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* OPT_MODIFIED = "SWEEP " *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO(NLW_CARRY4_inst_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({\Sum_reg[19] [1],\Sum_reg[19] [1],\Sum_reg[19] }),
        .O(D),
        .S({S[3],S[3],S[1:0]}));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(\Sum_reg[19]_0 [2]),
        .I1(\Sum_reg[19] [1]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(\Sum_reg[19]_0 [1]),
        .I1(\Sum_reg[19] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(\Sum_reg[19]_0 [0]),
        .I1(\Sum_reg[19] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_483
   (Cin,
    D,
    SP2,
    S);
  output Cin;
  output [3:0]D;
  input [3:0]SP2;
  input [0:0]S;

  wire Cin;
  wire [3:0]D;
  wire [0:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(1'b0),
        .CO({Cin,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S({S,SP2[2:0]}));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_484
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_485
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_486
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_487
   (D,
    Cin,
    SP2,
    Q);
  output [1:0]D;
  input Cin;
  input [2:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire [1:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [2:0]SP2;
  wire [3:0]NLW_CARRY4_inst_CO_UNCONNECTED;
  wire [3:2]NLW_CARRY4_inst_O_UNCONNECTED;

  (* OPT_MODIFIED = "SWEEP " *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO(NLW_CARRY4_inst_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({SP2[2],SP2}),
        .O({NLW_CARRY4_inst_O_UNCONNECTED[3:2],D}),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[2]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_528
   (Cin,
    D,
    SP2,
    S);
  output Cin;
  output [3:0]D;
  input [3:0]SP2;
  input [0:0]S;

  wire Cin;
  wire [3:0]D;
  wire [0:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(1'b0),
        .CO({Cin,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S({S,SP2[2:0]}));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_529
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_530
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_531
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_532
   (D,
    Cin,
    SP2,
    Q);
  output [1:0]D;
  input Cin;
  input [0:0]SP2;
  input [1:0]Q;

  wire Cin;
  wire [1:0]D;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SP2;
  wire [3:0]NLW_CARRY4_inst_CO_UNCONNECTED;
  wire [3:2]NLW_CARRY4_inst_O_UNCONNECTED;

  (* OPT_MODIFIED = "SWEEP " *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO(NLW_CARRY4_inst_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({SP2,SP2,SP2,SP2}),
        .O({NLW_CARRY4_inst_O_UNCONNECTED[3:2],D}),
        .S({S[3],S[3],S[3],S[0]}));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[1]),
        .I1(SP2),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[0]),
        .I1(SP2),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_567
   (Cin,
    D,
    SP2,
    S);
  output Cin;
  output [3:0]D;
  input [3:0]SP2;
  input [0:0]S;

  wire Cin;
  wire [3:0]D;
  wire [0:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(1'b0),
        .CO({Cin,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S({S,SP2[2:0]}));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_568
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_569
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_570
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_571
   (D,
    Cin,
    SP2,
    Q);
  output [1:0]D;
  input Cin;
  input [2:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire [1:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [2:0]SP2;
  wire [3:0]NLW_CARRY4_inst_CO_UNCONNECTED;
  wire [3:2]NLW_CARRY4_inst_O_UNCONNECTED;

  (* OPT_MODIFIED = "SWEEP " *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO(NLW_CARRY4_inst_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({SP2[2],SP2}),
        .O({NLW_CARRY4_inst_O_UNCONNECTED[3:2],D}),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[2]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_601
   (Cout,
    D,
    \Sum_reg[3] ,
    \Sum_reg[3]_0 );
  output Cout;
  output [3:0]D;
  input [3:0]\Sum_reg[3] ;
  input [2:0]\Sum_reg[3]_0 ;

  wire Cout;
  wire [3:0]D;
  wire [3:1]S;
  wire [3:0]\Sum_reg[3] ;
  wire [2:0]\Sum_reg[3]_0 ;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(1'b0),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\Sum_reg[3] ),
        .O(D),
        .S({S,\Sum_reg[3] [0]}));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(\Sum_reg[3]_0 [2]),
        .I1(\Sum_reg[3] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(\Sum_reg[3]_0 [1]),
        .I1(\Sum_reg[3] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(\Sum_reg[3]_0 [0]),
        .I1(\Sum_reg[3] [1]),
        .O(S[1]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_602
   (Cout,
    D,
    Cin,
    \Sum_reg[7] ,
    \Sum_reg[7]_0 );
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]\Sum_reg[7] ;
  input [3:0]\Sum_reg[7]_0 ;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]S;
  wire [3:0]\Sum_reg[7] ;
  wire [3:0]\Sum_reg[7]_0 ;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\Sum_reg[7] ),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(\Sum_reg[7]_0 [3]),
        .I1(\Sum_reg[7] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(\Sum_reg[7]_0 [2]),
        .I1(\Sum_reg[7] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(\Sum_reg[7]_0 [1]),
        .I1(\Sum_reg[7] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(\Sum_reg[7]_0 [0]),
        .I1(\Sum_reg[7] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_603
   (Cout,
    D,
    Cin,
    \Sum_reg[11] ,
    \Sum_reg[11]_0 );
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]\Sum_reg[11] ;
  input [3:0]\Sum_reg[11]_0 ;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]S;
  wire [3:0]\Sum_reg[11] ;
  wire [3:0]\Sum_reg[11]_0 ;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\Sum_reg[11] ),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(\Sum_reg[11]_0 [3]),
        .I1(\Sum_reg[11] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(\Sum_reg[11]_0 [2]),
        .I1(\Sum_reg[11] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(\Sum_reg[11]_0 [1]),
        .I1(\Sum_reg[11] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(\Sum_reg[11]_0 [0]),
        .I1(\Sum_reg[11] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_604
   (Cout,
    D,
    Cin,
    \Sum_reg[15] ,
    \Sum_reg[15]_0 );
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]\Sum_reg[15] ;
  input [3:0]\Sum_reg[15]_0 ;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]S;
  wire [3:0]\Sum_reg[15] ;
  wire [3:0]\Sum_reg[15]_0 ;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\Sum_reg[15] ),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(\Sum_reg[15]_0 [3]),
        .I1(\Sum_reg[15] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(\Sum_reg[15]_0 [2]),
        .I1(\Sum_reg[15] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(\Sum_reg[15]_0 [1]),
        .I1(\Sum_reg[15] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(\Sum_reg[15]_0 [0]),
        .I1(\Sum_reg[15] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_605
   (D,
    Cin,
    \Sum_reg[19] ,
    \Sum_reg[19]_0 );
  output [3:0]D;
  input Cin;
  input [1:0]\Sum_reg[19] ;
  input [2:0]\Sum_reg[19]_0 ;

  wire Cin;
  wire [3:0]D;
  wire [3:0]S;
  wire [1:0]\Sum_reg[19] ;
  wire [2:0]\Sum_reg[19]_0 ;
  wire [3:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* OPT_MODIFIED = "SWEEP " *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO(NLW_CARRY4_inst_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({\Sum_reg[19] [1],\Sum_reg[19] [1],\Sum_reg[19] }),
        .O(D),
        .S({S[3],S[3],S[1:0]}));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(\Sum_reg[19]_0 [2]),
        .I1(\Sum_reg[19] [1]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(\Sum_reg[19]_0 [1]),
        .I1(\Sum_reg[19] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(\Sum_reg[19]_0 [0]),
        .I1(\Sum_reg[19] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_76
   (Cin,
    D,
    SP2,
    S);
  output Cin;
  output [3:0]D;
  input [3:0]SP2;
  input [0:0]S;

  wire Cin;
  wire [3:0]D;
  wire [0:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(1'b0),
        .CO({Cin,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S({S,SP2[2:0]}));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_77
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_78
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_79
   (Cout,
    D,
    Cin,
    SP2,
    Q);
  output Cout;
  output [3:0]D;
  input Cin;
  input [3:0]SP2;
  input [3:0]Q;

  wire Cin;
  wire Cout;
  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]SP2;
  wire [2:0]NLW_CARRY4_inst_CO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO({Cout,NLW_CARRY4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(SP2),
        .O(D),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[3]),
        .I1(SP2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[2]),
        .I1(SP2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_3
       (.I0(Q[1]),
        .I1(SP2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_4
       (.I0(Q[0]),
        .I1(SP2[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FastRCA_4bit" *) 
module FastRCA_4bit_80
   (D,
    Cin,
    SP2,
    Q);
  output [1:0]D;
  input Cin;
  input [0:0]SP2;
  input [1:0]Q;

  wire Cin;
  wire [1:0]D;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SP2;
  wire [3:0]NLW_CARRY4_inst_CO_UNCONNECTED;
  wire [3:2]NLW_CARRY4_inst_O_UNCONNECTED;

  (* OPT_MODIFIED = "SWEEP " *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 CARRY4_inst
       (.CI(Cin),
        .CO(NLW_CARRY4_inst_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({SP2,SP2,SP2,SP2}),
        .O({NLW_CARRY4_inst_O_UNCONNECTED[3:2],D}),
        .S({S[3],S[3],S[3],S[0]}));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(Q[1]),
        .I1(SP2),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_2
       (.I0(Q[0]),
        .I1(SP2),
        .O(S[0]));
endmodule

module MUX
   (Q,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [11:0]Q;
  input [11:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [11:0]D;
  wire [11:0]Q;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_103
   (Q,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [11:0]Q;
  input [11:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [11:0]D;
  wire [11:0]Q;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_104
   (\p_reg[11]_0 ,
    Q,
    \SP_reg[18] ,
    \SP_reg[15] ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [13:0]\p_reg[11]_0 ;
  output [11:0]Q;
  input [11:0]\SP_reg[18] ;
  input [11:0]\SP_reg[15] ;
  input [11:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [11:0]D;
  wire [11:0]Q;
  wire [11:0]\SP_reg[15] ;
  wire [11:0]\SP_reg[18] ;
  wire clk_IBUF_BUFG;
  wire [13:0]\p_reg[11]_0 ;
  wire rst_IBUF;

  LUT3 #(
    .INIT(8'h96)) 
    \SP[10]_i_1 
       (.I0(Q[8]),
        .I1(\SP_reg[18] [4]),
        .I2(\SP_reg[15] [6]),
        .O(\p_reg[11]_0 [6]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[11]_i_1 
       (.I0(Q[9]),
        .I1(\SP_reg[18] [5]),
        .I2(\SP_reg[15] [7]),
        .O(\p_reg[11]_0 [7]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[12]_i_1 
       (.I0(Q[10]),
        .I1(\SP_reg[18] [6]),
        .I2(\SP_reg[15] [8]),
        .O(\p_reg[11]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[13]_i_1 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [7]),
        .I2(\SP_reg[15] [9]),
        .O(\p_reg[11]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[14]_i_1 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [8]),
        .I2(\SP_reg[15] [10]),
        .O(\p_reg[11]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[15]_i_1 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [9]),
        .I2(\SP_reg[15] [11]),
        .O(\p_reg[11]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[16]_i_1 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [10]),
        .I2(\SP_reg[15] [11]),
        .O(\p_reg[11]_0 [12]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[18]_i_1 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [11]),
        .I2(\SP_reg[15] [11]),
        .O(\p_reg[11]_0 [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \SP[4]_i_1__6 
       (.I0(Q[2]),
        .I1(\SP_reg[15] [0]),
        .O(\p_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \SP[5]_i_1__5 
       (.I0(Q[3]),
        .I1(\SP_reg[15] [1]),
        .O(\p_reg[11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__5 
       (.I0(Q[4]),
        .I1(\SP_reg[18] [0]),
        .I2(\SP_reg[15] [2]),
        .O(\p_reg[11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__4 
       (.I0(Q[5]),
        .I1(\SP_reg[18] [1]),
        .I2(\SP_reg[15] [3]),
        .O(\p_reg[11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[8]_i_1 
       (.I0(Q[6]),
        .I1(\SP_reg[18] [2]),
        .I2(\SP_reg[15] [4]),
        .O(\p_reg[11]_0 [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[9]_i_1 
       (.I0(Q[7]),
        .I1(\SP_reg[18] [3]),
        .I2(\SP_reg[15] [5]),
        .O(\p_reg[11]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_105
   (D,
    Q,
    \VR_reg[6] ,
    \p_reg[11]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [1:0]D;
  output [11:0]Q;
  input [1:0]\VR_reg[6] ;
  input [11:0]\p_reg[11]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [1:0]D;
  wire [11:0]Q;
  wire [1:0]\VR_reg[6] ;
  wire clk_IBUF_BUFG;
  wire [11:0]\p_reg[11]_0 ;
  wire rst_IBUF;

  LUT2 #(
    .INIT(4'h8)) 
    \VR[5]_i_1__1 
       (.I0(Q[0]),
        .I1(\VR_reg[6] [0]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \VR[6]_i_1__0 
       (.I0(Q[1]),
        .I1(\VR_reg[6] [1]),
        .O(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_106
   (Q,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [11:0]Q;
  input [11:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [11:0]D;
  wire [11:0]Q;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_26
   (\p_reg[11]_0 ,
    Q,
    \SP_reg[18] ,
    \SP_reg[15] ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [13:0]\p_reg[11]_0 ;
  output [11:0]Q;
  input [11:0]\SP_reg[18] ;
  input [11:0]\SP_reg[15] ;
  input [11:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [11:0]D;
  wire [11:0]Q;
  wire [11:0]\SP_reg[15] ;
  wire [11:0]\SP_reg[18] ;
  wire clk_IBUF_BUFG;
  wire [13:0]\p_reg[11]_0 ;
  wire rst_IBUF;

  LUT3 #(
    .INIT(8'h96)) 
    \SP[10]_i_1__1 
       (.I0(Q[8]),
        .I1(\SP_reg[18] [4]),
        .I2(\SP_reg[15] [6]),
        .O(\p_reg[11]_0 [6]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[11]_i_1__1 
       (.I0(Q[9]),
        .I1(\SP_reg[18] [5]),
        .I2(\SP_reg[15] [7]),
        .O(\p_reg[11]_0 [7]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[12]_i_1__1 
       (.I0(Q[10]),
        .I1(\SP_reg[18] [6]),
        .I2(\SP_reg[15] [8]),
        .O(\p_reg[11]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[13]_i_1__1 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [7]),
        .I2(\SP_reg[15] [9]),
        .O(\p_reg[11]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[14]_i_1__1 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [8]),
        .I2(\SP_reg[15] [10]),
        .O(\p_reg[11]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[15]_i_1__1 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [9]),
        .I2(\SP_reg[15] [11]),
        .O(\p_reg[11]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[16]_i_1__1 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [10]),
        .I2(\SP_reg[15] [11]),
        .O(\p_reg[11]_0 [12]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[18]_i_1__0 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [11]),
        .I2(\SP_reg[15] [11]),
        .O(\p_reg[11]_0 [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \SP[4]_i_1__8 
       (.I0(Q[2]),
        .I1(\SP_reg[15] [0]),
        .O(\p_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \SP[5]_i_1__7 
       (.I0(Q[3]),
        .I1(\SP_reg[15] [1]),
        .O(\p_reg[11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__7 
       (.I0(Q[4]),
        .I1(\SP_reg[18] [0]),
        .I2(\SP_reg[15] [2]),
        .O(\p_reg[11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__6 
       (.I0(Q[5]),
        .I1(\SP_reg[18] [1]),
        .I2(\SP_reg[15] [3]),
        .O(\p_reg[11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[8]_i_1__1 
       (.I0(Q[6]),
        .I1(\SP_reg[18] [2]),
        .I2(\SP_reg[15] [4]),
        .O(\p_reg[11]_0 [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[9]_i_1__1 
       (.I0(Q[7]),
        .I1(\SP_reg[18] [3]),
        .I2(\SP_reg[15] [5]),
        .O(\p_reg[11]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_27
   (D,
    Q,
    \VR_reg[6] ,
    \p_reg[11]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [1:0]D;
  output [11:0]Q;
  input [1:0]\VR_reg[6] ;
  input [11:0]\p_reg[11]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [1:0]D;
  wire [11:0]Q;
  wire [1:0]\VR_reg[6] ;
  wire clk_IBUF_BUFG;
  wire [11:0]\p_reg[11]_0 ;
  wire rst_IBUF;

  LUT2 #(
    .INIT(4'h8)) 
    \VR[5]_i_1__3 
       (.I0(Q[0]),
        .I1(\VR_reg[6] [0]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \VR[6]_i_1__1 
       (.I0(Q[1]),
        .I1(\VR_reg[6] [1]),
        .O(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_28
   (Q,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [11:0]Q;
  input [11:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [11:0]D;
  wire [11:0]Q;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_284
   (Q,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [11:0]Q;
  input [11:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [11:0]D;
  wire [11:0]Q;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_285
   (\p_reg[11]_0 ,
    Q,
    \SP_reg[18] ,
    \SP_reg[15] ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [13:0]\p_reg[11]_0 ;
  output [11:0]Q;
  input [11:0]\SP_reg[18] ;
  input [11:0]\SP_reg[15] ;
  input [11:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [11:0]D;
  wire [11:0]Q;
  wire [11:0]\SP_reg[15] ;
  wire [11:0]\SP_reg[18] ;
  wire clk_IBUF_BUFG;
  wire [13:0]\p_reg[11]_0 ;
  wire rst_IBUF;

  LUT3 #(
    .INIT(8'h96)) 
    \SP[10]_i_1__15 
       (.I0(Q[8]),
        .I1(\SP_reg[18] [4]),
        .I2(\SP_reg[15] [6]),
        .O(\p_reg[11]_0 [6]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[11]_i_1__15 
       (.I0(Q[9]),
        .I1(\SP_reg[18] [5]),
        .I2(\SP_reg[15] [7]),
        .O(\p_reg[11]_0 [7]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[12]_i_1__15 
       (.I0(Q[10]),
        .I1(\SP_reg[18] [6]),
        .I2(\SP_reg[15] [8]),
        .O(\p_reg[11]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[13]_i_1__15 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [7]),
        .I2(\SP_reg[15] [9]),
        .O(\p_reg[11]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[14]_i_1__15 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [8]),
        .I2(\SP_reg[15] [10]),
        .O(\p_reg[11]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[15]_i_1__13 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [9]),
        .I2(\SP_reg[15] [11]),
        .O(\p_reg[11]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[16]_i_1__11 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [10]),
        .I2(\SP_reg[15] [11]),
        .O(\p_reg[11]_0 [12]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[18]_i_1__8 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [11]),
        .I2(\SP_reg[15] [11]),
        .O(\p_reg[11]_0 [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \SP[4]_i_1__30 
       (.I0(Q[2]),
        .I1(\SP_reg[15] [0]),
        .O(\p_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \SP[5]_i_1__29 
       (.I0(Q[3]),
        .I1(\SP_reg[15] [1]),
        .O(\p_reg[11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__29 
       (.I0(Q[4]),
        .I1(\SP_reg[18] [0]),
        .I2(\SP_reg[15] [2]),
        .O(\p_reg[11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__28 
       (.I0(Q[5]),
        .I1(\SP_reg[18] [1]),
        .I2(\SP_reg[15] [3]),
        .O(\p_reg[11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[8]_i_1__15 
       (.I0(Q[6]),
        .I1(\SP_reg[18] [2]),
        .I2(\SP_reg[15] [4]),
        .O(\p_reg[11]_0 [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[9]_i_1__15 
       (.I0(Q[7]),
        .I1(\SP_reg[18] [3]),
        .I2(\SP_reg[15] [5]),
        .O(\p_reg[11]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_286
   (D,
    Q,
    \VR_reg[6] ,
    \p_reg[11]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [1:0]D;
  output [11:0]Q;
  input [1:0]\VR_reg[6] ;
  input [11:0]\p_reg[11]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [1:0]D;
  wire [11:0]Q;
  wire [1:0]\VR_reg[6] ;
  wire clk_IBUF_BUFG;
  wire [11:0]\p_reg[11]_0 ;
  wire rst_IBUF;

  LUT2 #(
    .INIT(4'h8)) 
    \VR[5]_i_1__15 
       (.I0(Q[0]),
        .I1(\VR_reg[6] [0]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \VR[6]_i_1__7 
       (.I0(Q[1]),
        .I1(\VR_reg[6] [1]),
        .O(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_287
   (Q,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [11:0]Q;
  input [11:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [11:0]D;
  wire [11:0]Q;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_329
   (Q,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [9:0]Q;
  input [9:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [9:0]D;
  wire [9:0]Q;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_330
   (\p_reg[11]_0 ,
    Q,
    D,
    \VR_reg[18] ,
    \VR_reg[18]_0 ,
    \p_reg[11]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [11:0]\p_reg[11]_0 ;
  output [9:0]Q;
  output [0:0]D;
  input [9:0]\VR_reg[18] ;
  input [9:0]\VR_reg[18]_0 ;
  input [9:0]\p_reg[11]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [0:0]D;
  wire [9:0]Q;
  wire [9:0]\VR_reg[18] ;
  wire [9:0]\VR_reg[18]_0 ;
  wire clk_IBUF_BUFG;
  wire [11:0]\p_reg[11]_0 ;
  wire [9:0]\p_reg[11]_1 ;
  wire rst_IBUF;

  LUT3 #(
    .INIT(8'h96)) 
    \SP[10]_i_1__17 
       (.I0(Q[8]),
        .I1(\VR_reg[18] [4]),
        .I2(\VR_reg[18]_0 [6]),
        .O(\p_reg[11]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[11]_i_1__17 
       (.I0(Q[9]),
        .I1(\VR_reg[18] [5]),
        .I2(\VR_reg[18]_0 [7]),
        .O(\p_reg[11]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[12]_i_1__17 
       (.I0(Q[9]),
        .I1(\VR_reg[18] [6]),
        .I2(\VR_reg[18]_0 [8]),
        .O(\p_reg[11]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[13]_i_1__17 
       (.I0(Q[9]),
        .I1(\VR_reg[18] [7]),
        .I2(\VR_reg[18]_0 [9]),
        .O(\p_reg[11]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[14]_i_1__17 
       (.I0(Q[9]),
        .I1(\VR_reg[18] [8]),
        .I2(\VR_reg[18]_0 [9]),
        .O(\p_reg[11]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[18]_i_1__9 
       (.I0(Q[9]),
        .I1(\VR_reg[18] [9]),
        .I2(\VR_reg[18]_0 [9]),
        .O(\p_reg[11]_0 [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \SP[4]_i_1__32 
       (.I0(Q[2]),
        .I1(\VR_reg[18]_0 [0]),
        .O(\p_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \SP[5]_i_1__31 
       (.I0(Q[3]),
        .I1(\VR_reg[18]_0 [1]),
        .O(\p_reg[11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__31 
       (.I0(Q[4]),
        .I1(\VR_reg[18] [0]),
        .I2(\VR_reg[18]_0 [2]),
        .O(\p_reg[11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__30 
       (.I0(Q[5]),
        .I1(\VR_reg[18] [1]),
        .I2(\VR_reg[18]_0 [3]),
        .O(\p_reg[11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[8]_i_1__17 
       (.I0(Q[6]),
        .I1(\VR_reg[18] [2]),
        .I2(\VR_reg[18]_0 [4]),
        .O(\p_reg[11]_0 [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[9]_i_1__17 
       (.I0(Q[7]),
        .I1(\VR_reg[18] [3]),
        .I2(\VR_reg[18]_0 [5]),
        .O(\p_reg[11]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \VR[18]_i_1__1 
       (.I0(Q[9]),
        .I1(\VR_reg[18]_0 [9]),
        .I2(\VR_reg[18] [9]),
        .O(D));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [9]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [8]),
        .Q(Q[8]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_331
   (D,
    Q,
    \VR_reg[6] ,
    \p_reg[11]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [1:0]D;
  output [9:0]Q;
  input [1:0]\VR_reg[6] ;
  input [9:0]\p_reg[11]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [1:0]D;
  wire [9:0]Q;
  wire [1:0]\VR_reg[6] ;
  wire clk_IBUF_BUFG;
  wire [9:0]\p_reg[11]_0 ;
  wire rst_IBUF;

  LUT2 #(
    .INIT(4'h8)) 
    \VR[5]_i_1__17 
       (.I0(Q[0]),
        .I1(\VR_reg[6] [0]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \VR[6]_i_1__8 
       (.I0(Q[1]),
        .I1(\VR_reg[6] [1]),
        .O(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [9]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [8]),
        .Q(Q[8]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_332
   (Q,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [9:0]Q;
  input [9:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [9:0]D;
  wire [9:0]Q;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_368
   (Q,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [11:0]Q;
  input [11:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [11:0]D;
  wire [11:0]Q;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_369
   (\p_reg[11]_0 ,
    Q,
    \SP_reg[18] ,
    \SP_reg[15] ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [13:0]\p_reg[11]_0 ;
  output [11:0]Q;
  input [11:0]\SP_reg[18] ;
  input [11:0]\SP_reg[15] ;
  input [11:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [11:0]D;
  wire [11:0]Q;
  wire [11:0]\SP_reg[15] ;
  wire [11:0]\SP_reg[18] ;
  wire clk_IBUF_BUFG;
  wire [13:0]\p_reg[11]_0 ;
  wire rst_IBUF;

  LUT3 #(
    .INIT(8'h96)) 
    \SP[10]_i_1__13 
       (.I0(Q[8]),
        .I1(\SP_reg[18] [4]),
        .I2(\SP_reg[15] [6]),
        .O(\p_reg[11]_0 [6]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[11]_i_1__13 
       (.I0(Q[9]),
        .I1(\SP_reg[18] [5]),
        .I2(\SP_reg[15] [7]),
        .O(\p_reg[11]_0 [7]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[12]_i_1__13 
       (.I0(Q[10]),
        .I1(\SP_reg[18] [6]),
        .I2(\SP_reg[15] [8]),
        .O(\p_reg[11]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[13]_i_1__13 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [7]),
        .I2(\SP_reg[15] [9]),
        .O(\p_reg[11]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[14]_i_1__13 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [8]),
        .I2(\SP_reg[15] [10]),
        .O(\p_reg[11]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[15]_i_1__11 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [9]),
        .I2(\SP_reg[15] [11]),
        .O(\p_reg[11]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[16]_i_1__9 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [10]),
        .I2(\SP_reg[15] [11]),
        .O(\p_reg[11]_0 [12]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[18]_i_1__7 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [11]),
        .I2(\SP_reg[15] [11]),
        .O(\p_reg[11]_0 [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \SP[4]_i_1__28 
       (.I0(Q[2]),
        .I1(\SP_reg[15] [0]),
        .O(\p_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \SP[5]_i_1__27 
       (.I0(Q[3]),
        .I1(\SP_reg[15] [1]),
        .O(\p_reg[11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__27 
       (.I0(Q[4]),
        .I1(\SP_reg[18] [0]),
        .I2(\SP_reg[15] [2]),
        .O(\p_reg[11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__26 
       (.I0(Q[5]),
        .I1(\SP_reg[18] [1]),
        .I2(\SP_reg[15] [3]),
        .O(\p_reg[11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[8]_i_1__13 
       (.I0(Q[6]),
        .I1(\SP_reg[18] [2]),
        .I2(\SP_reg[15] [4]),
        .O(\p_reg[11]_0 [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[9]_i_1__13 
       (.I0(Q[7]),
        .I1(\SP_reg[18] [3]),
        .I2(\SP_reg[15] [5]),
        .O(\p_reg[11]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_370
   (D,
    Q,
    \VR_reg[6] ,
    \p_reg[11]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [1:0]D;
  output [11:0]Q;
  input [1:0]\VR_reg[6] ;
  input [11:0]\p_reg[11]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [1:0]D;
  wire [11:0]Q;
  wire [1:0]\VR_reg[6] ;
  wire clk_IBUF_BUFG;
  wire [11:0]\p_reg[11]_0 ;
  wire rst_IBUF;

  LUT2 #(
    .INIT(4'h8)) 
    \VR[5]_i_1__13 
       (.I0(Q[0]),
        .I1(\VR_reg[6] [0]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \VR[6]_i_1__6 
       (.I0(Q[1]),
        .I1(\VR_reg[6] [1]),
        .O(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_371
   (Q,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [11:0]Q;
  input [11:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [11:0]D;
  wire [11:0]Q;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_471
   (Q,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [11:0]Q;
  input [11:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [11:0]D;
  wire [11:0]Q;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_472
   (\p_reg[11]_0 ,
    Q,
    \SP_reg[18] ,
    \SP_reg[15] ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [13:0]\p_reg[11]_0 ;
  output [11:0]Q;
  input [11:0]\SP_reg[18] ;
  input [11:0]\SP_reg[15] ;
  input [11:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [11:0]D;
  wire [11:0]Q;
  wire [11:0]\SP_reg[15] ;
  wire [11:0]\SP_reg[18] ;
  wire clk_IBUF_BUFG;
  wire [13:0]\p_reg[11]_0 ;
  wire rst_IBUF;

  LUT3 #(
    .INIT(8'h96)) 
    \SP[10]_i_1__8 
       (.I0(Q[8]),
        .I1(\SP_reg[18] [4]),
        .I2(\SP_reg[15] [6]),
        .O(\p_reg[11]_0 [6]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[11]_i_1__8 
       (.I0(Q[9]),
        .I1(\SP_reg[18] [5]),
        .I2(\SP_reg[15] [7]),
        .O(\p_reg[11]_0 [7]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[12]_i_1__8 
       (.I0(Q[10]),
        .I1(\SP_reg[18] [6]),
        .I2(\SP_reg[15] [8]),
        .O(\p_reg[11]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[13]_i_1__8 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [7]),
        .I2(\SP_reg[15] [9]),
        .O(\p_reg[11]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[14]_i_1__8 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [8]),
        .I2(\SP_reg[15] [10]),
        .O(\p_reg[11]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[15]_i_1__7 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [9]),
        .I2(\SP_reg[15] [11]),
        .O(\p_reg[11]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[16]_i_1__6 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [10]),
        .I2(\SP_reg[15] [11]),
        .O(\p_reg[11]_0 [12]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[18]_i_1__4 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [11]),
        .I2(\SP_reg[15] [11]),
        .O(\p_reg[11]_0 [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \SP[4]_i_1__19 
       (.I0(Q[2]),
        .I1(\SP_reg[15] [0]),
        .O(\p_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \SP[5]_i_1__18 
       (.I0(Q[3]),
        .I1(\SP_reg[15] [1]),
        .O(\p_reg[11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__18 
       (.I0(Q[4]),
        .I1(\SP_reg[18] [0]),
        .I2(\SP_reg[15] [2]),
        .O(\p_reg[11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__17 
       (.I0(Q[5]),
        .I1(\SP_reg[18] [1]),
        .I2(\SP_reg[15] [3]),
        .O(\p_reg[11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[8]_i_1__8 
       (.I0(Q[6]),
        .I1(\SP_reg[18] [2]),
        .I2(\SP_reg[15] [4]),
        .O(\p_reg[11]_0 [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[9]_i_1__8 
       (.I0(Q[7]),
        .I1(\SP_reg[18] [3]),
        .I2(\SP_reg[15] [5]),
        .O(\p_reg[11]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_473
   (D,
    Q,
    \VR_reg[6] ,
    \p_reg[11]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [1:0]D;
  output [11:0]Q;
  input [1:0]\VR_reg[6] ;
  input [11:0]\p_reg[11]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [1:0]D;
  wire [11:0]Q;
  wire [1:0]\VR_reg[6] ;
  wire clk_IBUF_BUFG;
  wire [11:0]\p_reg[11]_0 ;
  wire rst_IBUF;

  LUT2 #(
    .INIT(4'h8)) 
    \VR[5]_i_1__9 
       (.I0(Q[0]),
        .I1(\VR_reg[6] [0]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \VR[6]_i_1__4 
       (.I0(Q[1]),
        .I1(\VR_reg[6] [1]),
        .O(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_474
   (Q,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [11:0]Q;
  input [11:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [11:0]D;
  wire [11:0]Q;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_516
   (Q,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [9:0]Q;
  input [9:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [9:0]D;
  wire [9:0]Q;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_517
   (\p_reg[11]_0 ,
    Q,
    D,
    \VR_reg[18] ,
    \VR_reg[18]_0 ,
    \p_reg[11]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [11:0]\p_reg[11]_0 ;
  output [9:0]Q;
  output [0:0]D;
  input [9:0]\VR_reg[18] ;
  input [9:0]\VR_reg[18]_0 ;
  input [9:0]\p_reg[11]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [0:0]D;
  wire [9:0]Q;
  wire [9:0]\VR_reg[18] ;
  wire [9:0]\VR_reg[18]_0 ;
  wire clk_IBUF_BUFG;
  wire [11:0]\p_reg[11]_0 ;
  wire [9:0]\p_reg[11]_1 ;
  wire rst_IBUF;

  LUT3 #(
    .INIT(8'h96)) 
    \SP[10]_i_1__10 
       (.I0(Q[8]),
        .I1(\VR_reg[18] [4]),
        .I2(\VR_reg[18]_0 [6]),
        .O(\p_reg[11]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[11]_i_1__10 
       (.I0(Q[9]),
        .I1(\VR_reg[18] [5]),
        .I2(\VR_reg[18]_0 [7]),
        .O(\p_reg[11]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[12]_i_1__10 
       (.I0(Q[9]),
        .I1(\VR_reg[18] [6]),
        .I2(\VR_reg[18]_0 [8]),
        .O(\p_reg[11]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[13]_i_1__10 
       (.I0(Q[9]),
        .I1(\VR_reg[18] [7]),
        .I2(\VR_reg[18]_0 [9]),
        .O(\p_reg[11]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[14]_i_1__10 
       (.I0(Q[9]),
        .I1(\VR_reg[18] [8]),
        .I2(\VR_reg[18]_0 [9]),
        .O(\p_reg[11]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[18]_i_1__5 
       (.I0(Q[9]),
        .I1(\VR_reg[18] [9]),
        .I2(\VR_reg[18]_0 [9]),
        .O(\p_reg[11]_0 [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \SP[4]_i_1__21 
       (.I0(Q[2]),
        .I1(\VR_reg[18]_0 [0]),
        .O(\p_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \SP[5]_i_1__20 
       (.I0(Q[3]),
        .I1(\VR_reg[18]_0 [1]),
        .O(\p_reg[11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__20 
       (.I0(Q[4]),
        .I1(\VR_reg[18] [0]),
        .I2(\VR_reg[18]_0 [2]),
        .O(\p_reg[11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__19 
       (.I0(Q[5]),
        .I1(\VR_reg[18] [1]),
        .I2(\VR_reg[18]_0 [3]),
        .O(\p_reg[11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[8]_i_1__10 
       (.I0(Q[6]),
        .I1(\VR_reg[18] [2]),
        .I2(\VR_reg[18]_0 [4]),
        .O(\p_reg[11]_0 [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[9]_i_1__10 
       (.I0(Q[7]),
        .I1(\VR_reg[18] [3]),
        .I2(\VR_reg[18]_0 [5]),
        .O(\p_reg[11]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \VR[18]_i_1__0 
       (.I0(Q[9]),
        .I1(\VR_reg[18]_0 [9]),
        .I2(\VR_reg[18] [9]),
        .O(D));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [9]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [8]),
        .Q(Q[8]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_518
   (D,
    Q,
    \VR_reg[6] ,
    \p_reg[11]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [1:0]D;
  output [9:0]Q;
  input [1:0]\VR_reg[6] ;
  input [9:0]\p_reg[11]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [1:0]D;
  wire [9:0]Q;
  wire [1:0]\VR_reg[6] ;
  wire clk_IBUF_BUFG;
  wire [9:0]\p_reg[11]_0 ;
  wire rst_IBUF;

  LUT2 #(
    .INIT(4'h8)) 
    \VR[5]_i_1__11 
       (.I0(Q[0]),
        .I1(\VR_reg[6] [0]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \VR[6]_i_1__5 
       (.I0(Q[1]),
        .I1(\VR_reg[6] [1]),
        .O(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [9]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [8]),
        .Q(Q[8]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_519
   (Q,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [9:0]Q;
  input [9:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [9:0]D;
  wire [9:0]Q;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_555
   (Q,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [11:0]Q;
  input [11:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [11:0]D;
  wire [11:0]Q;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_556
   (\p_reg[11]_0 ,
    Q,
    \SP_reg[18] ,
    \SP_reg[15] ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [13:0]\p_reg[11]_0 ;
  output [11:0]Q;
  input [11:0]\SP_reg[18] ;
  input [11:0]\SP_reg[15] ;
  input [11:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [11:0]D;
  wire [11:0]Q;
  wire [11:0]\SP_reg[15] ;
  wire [11:0]\SP_reg[18] ;
  wire clk_IBUF_BUFG;
  wire [13:0]\p_reg[11]_0 ;
  wire rst_IBUF;

  LUT3 #(
    .INIT(8'h96)) 
    \SP[10]_i_1__6 
       (.I0(Q[8]),
        .I1(\SP_reg[18] [4]),
        .I2(\SP_reg[15] [6]),
        .O(\p_reg[11]_0 [6]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[11]_i_1__6 
       (.I0(Q[9]),
        .I1(\SP_reg[18] [5]),
        .I2(\SP_reg[15] [7]),
        .O(\p_reg[11]_0 [7]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[12]_i_1__6 
       (.I0(Q[10]),
        .I1(\SP_reg[18] [6]),
        .I2(\SP_reg[15] [8]),
        .O(\p_reg[11]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[13]_i_1__6 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [7]),
        .I2(\SP_reg[15] [9]),
        .O(\p_reg[11]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[14]_i_1__6 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [8]),
        .I2(\SP_reg[15] [10]),
        .O(\p_reg[11]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[15]_i_1__5 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [9]),
        .I2(\SP_reg[15] [11]),
        .O(\p_reg[11]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[16]_i_1__4 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [10]),
        .I2(\SP_reg[15] [11]),
        .O(\p_reg[11]_0 [12]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[18]_i_1__3 
       (.I0(Q[11]),
        .I1(\SP_reg[18] [11]),
        .I2(\SP_reg[15] [11]),
        .O(\p_reg[11]_0 [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \SP[4]_i_1__17 
       (.I0(Q[2]),
        .I1(\SP_reg[15] [0]),
        .O(\p_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \SP[5]_i_1__16 
       (.I0(Q[3]),
        .I1(\SP_reg[15] [1]),
        .O(\p_reg[11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__16 
       (.I0(Q[4]),
        .I1(\SP_reg[18] [0]),
        .I2(\SP_reg[15] [2]),
        .O(\p_reg[11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__15 
       (.I0(Q[5]),
        .I1(\SP_reg[18] [1]),
        .I2(\SP_reg[15] [3]),
        .O(\p_reg[11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[8]_i_1__6 
       (.I0(Q[6]),
        .I1(\SP_reg[18] [2]),
        .I2(\SP_reg[15] [4]),
        .O(\p_reg[11]_0 [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[9]_i_1__6 
       (.I0(Q[7]),
        .I1(\SP_reg[18] [3]),
        .I2(\SP_reg[15] [5]),
        .O(\p_reg[11]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_557
   (D,
    Q,
    \VR_reg[6] ,
    \p_reg[11]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [1:0]D;
  output [11:0]Q;
  input [1:0]\VR_reg[6] ;
  input [11:0]\p_reg[11]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [1:0]D;
  wire [11:0]Q;
  wire [1:0]\VR_reg[6] ;
  wire clk_IBUF_BUFG;
  wire [11:0]\p_reg[11]_0 ;
  wire rst_IBUF;

  LUT2 #(
    .INIT(4'h8)) 
    \VR[5]_i_1__7 
       (.I0(Q[0]),
        .I1(\VR_reg[6] [0]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \VR[6]_i_1__3 
       (.I0(Q[1]),
        .I1(\VR_reg[6] [1]),
        .O(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_558
   (Q,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [11:0]Q;
  input [11:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [11:0]D;
  wire [11:0]Q;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_64
   (Q,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [9:0]Q;
  input [9:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [9:0]D;
  wire [9:0]Q;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_65
   (\p_reg[11]_0 ,
    Q,
    D,
    \VR_reg[18] ,
    \VR_reg[18]_0 ,
    \p_reg[11]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [11:0]\p_reg[11]_0 ;
  output [9:0]Q;
  output [0:0]D;
  input [9:0]\VR_reg[18] ;
  input [9:0]\VR_reg[18]_0 ;
  input [9:0]\p_reg[11]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [0:0]D;
  wire [9:0]Q;
  wire [9:0]\VR_reg[18] ;
  wire [9:0]\VR_reg[18]_0 ;
  wire clk_IBUF_BUFG;
  wire [11:0]\p_reg[11]_0 ;
  wire [9:0]\p_reg[11]_1 ;
  wire rst_IBUF;

  LUT3 #(
    .INIT(8'h96)) 
    \SP[10]_i_1__3 
       (.I0(Q[8]),
        .I1(\VR_reg[18] [4]),
        .I2(\VR_reg[18]_0 [6]),
        .O(\p_reg[11]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[11]_i_1__3 
       (.I0(Q[9]),
        .I1(\VR_reg[18] [5]),
        .I2(\VR_reg[18]_0 [7]),
        .O(\p_reg[11]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[12]_i_1__3 
       (.I0(Q[9]),
        .I1(\VR_reg[18] [6]),
        .I2(\VR_reg[18]_0 [8]),
        .O(\p_reg[11]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[13]_i_1__3 
       (.I0(Q[9]),
        .I1(\VR_reg[18] [7]),
        .I2(\VR_reg[18]_0 [9]),
        .O(\p_reg[11]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[14]_i_1__3 
       (.I0(Q[9]),
        .I1(\VR_reg[18] [8]),
        .I2(\VR_reg[18]_0 [9]),
        .O(\p_reg[11]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[18]_i_1__1 
       (.I0(Q[9]),
        .I1(\VR_reg[18] [9]),
        .I2(\VR_reg[18]_0 [9]),
        .O(\p_reg[11]_0 [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \SP[4]_i_1__10 
       (.I0(Q[2]),
        .I1(\VR_reg[18]_0 [0]),
        .O(\p_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \SP[5]_i_1__9 
       (.I0(Q[3]),
        .I1(\VR_reg[18]_0 [1]),
        .O(\p_reg[11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__9 
       (.I0(Q[4]),
        .I1(\VR_reg[18] [0]),
        .I2(\VR_reg[18]_0 [2]),
        .O(\p_reg[11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__8 
       (.I0(Q[5]),
        .I1(\VR_reg[18] [1]),
        .I2(\VR_reg[18]_0 [3]),
        .O(\p_reg[11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[8]_i_1__3 
       (.I0(Q[6]),
        .I1(\VR_reg[18] [2]),
        .I2(\VR_reg[18]_0 [4]),
        .O(\p_reg[11]_0 [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[9]_i_1__3 
       (.I0(Q[7]),
        .I1(\VR_reg[18] [3]),
        .I2(\VR_reg[18]_0 [5]),
        .O(\p_reg[11]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \VR[18]_i_1 
       (.I0(Q[9]),
        .I1(\VR_reg[18]_0 [9]),
        .I2(\VR_reg[18] [9]),
        .O(D));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [9]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_1 [8]),
        .Q(Q[8]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_66
   (D,
    Q,
    \VR_reg[6] ,
    \p_reg[11]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [1:0]D;
  output [9:0]Q;
  input [1:0]\VR_reg[6] ;
  input [9:0]\p_reg[11]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [1:0]D;
  wire [9:0]Q;
  wire [1:0]\VR_reg[6] ;
  wire clk_IBUF_BUFG;
  wire [9:0]\p_reg[11]_0 ;
  wire rst_IBUF;

  LUT2 #(
    .INIT(4'h8)) 
    \VR[5]_i_1__5 
       (.I0(Q[0]),
        .I1(\VR_reg[6] [0]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \VR[6]_i_1__2 
       (.I0(Q[1]),
        .I1(\VR_reg[6] [1]),
        .O(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [9]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\p_reg[11]_0 [8]),
        .Q(Q[8]));
endmodule

(* ORIG_REF_NAME = "MUX" *) 
module MUX_67
   (Q,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [9:0]Q;
  input [9:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [9:0]D;
  wire [9:0]Q;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
endmodule

module PIPE_TO_ADDER
   (\Sum_reg[9]_0 ,
    Q,
    \Sum_reg[8]_0 ,
    \Sum_reg[7]_0 ,
    \Sum_reg[6]_0 ,
    \Sum_reg[6]_1 ,
    \Sum_reg[4]_0 ,
    \Sum_reg[3]_0 ,
    \Sum_reg[2]_0 ,
    \Sum_reg[0]_0 ,
    \Sum_reg[0]_1 ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output \Sum_reg[9]_0 ;
  output [9:0]Q;
  output \Sum_reg[8]_0 ;
  output \Sum_reg[7]_0 ;
  output \Sum_reg[6]_0 ;
  output \Sum_reg[6]_1 ;
  output \Sum_reg[4]_0 ;
  output \Sum_reg[3]_0 ;
  output \Sum_reg[2]_0 ;
  output \Sum_reg[0]_0 ;
  output \Sum_reg[0]_1 ;
  input [9:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [9:0]D;
  wire [9:0]Q;
  wire \Sum_reg[0]_0 ;
  wire \Sum_reg[0]_1 ;
  wire \Sum_reg[2]_0 ;
  wire \Sum_reg[3]_0 ;
  wire \Sum_reg[4]_0 ;
  wire \Sum_reg[6]_0 ;
  wire \Sum_reg[6]_1 ;
  wire \Sum_reg[7]_0 ;
  wire \Sum_reg[8]_0 ;
  wire \Sum_reg[9]_0 ;
  wire clk_IBUF_BUFG;
  wire \mda[7]_i_2__0_n_0 ;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \ma[11]_i_1__0 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(\mda[7]_i_2__0_n_0 ),
        .I4(Q[7]),
        .O(\Sum_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ma[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\Sum_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'h0010FFEF)) 
    \mda[10]_i_1__0 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\mda[7]_i_2__0_n_0 ),
        .I3(Q[7]),
        .I4(Q[9]),
        .O(\Sum_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \mda[3]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\Sum_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \mda[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(\Sum_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \mda[5]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\Sum_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \mda[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\Sum_reg[4]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mda[7]_i_1__0 
       (.I0(\mda[7]_i_2__0_n_0 ),
        .I1(Q[6]),
        .O(\Sum_reg[6]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mda[7]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\mda[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \mda[8]_i_1__0 
       (.I0(Q[6]),
        .I1(\mda[7]_i_2__0_n_0 ),
        .I2(Q[7]),
        .O(\Sum_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT4 #(
    .INIT(16'h04FB)) 
    \mda[9]_i_1__0 
       (.I0(Q[7]),
        .I1(\mda[7]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(Q[8]),
        .O(\Sum_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "PIPE_TO_ADDER" *) 
module PIPE_TO_ADDER_18
   (\central_pix_reg[7]_0 ,
    \central_pix_reg[6]_0 ,
    \central_pix_reg[5]_0 ,
    \central_pix_reg[4]_0 ,
    \central_pix_reg[3]_0 ,
    \central_pix_reg[2]_0 ,
    \central_pix_reg[1]_0 ,
    \central_pix_reg[0]_0 ,
    \Sum_reg[9]_0 ,
    Q,
    \Sum_reg[8]_0 ,
    \Sum_reg[7]_0 ,
    \Sum_reg[6]_0 ,
    \Sum_reg[6]_1 ,
    \Sum_reg[4]_0 ,
    \Sum_reg[3]_0 ,
    \Sum_reg[2]_0 ,
    \Sum_reg[0]_0 ,
    \Sum_reg[0]_1 ,
    \central_pix_reg[7]_1 ,
    \central_pix_reg[6]_1 ,
    \central_pix_reg[6]_2 ,
    \central_pix_reg[4]_1 ,
    \central_pix_reg[3]_1 ,
    \central_pix_reg[2]_1 ,
    \central_pix_reg[0]_1 ,
    \central_pix_reg[0]_2 ,
    \central_pix_reg[7]_2 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \central_pix_reg[6]_3 ,
    \central_pix_reg[5]_1 ,
    \central_pix_reg[4]_2 ,
    \central_pix_reg[3]_2 ,
    \central_pix_reg[2]_2 ,
    \central_pix_reg[1]_1 ,
    \central_pix_reg[0]_3 ,
    D);
  output \central_pix_reg[7]_0 ;
  output \central_pix_reg[6]_0 ;
  output \central_pix_reg[5]_0 ;
  output \central_pix_reg[4]_0 ;
  output \central_pix_reg[3]_0 ;
  output \central_pix_reg[2]_0 ;
  output \central_pix_reg[1]_0 ;
  output \central_pix_reg[0]_0 ;
  output \Sum_reg[9]_0 ;
  output [9:0]Q;
  output \Sum_reg[8]_0 ;
  output \Sum_reg[7]_0 ;
  output \Sum_reg[6]_0 ;
  output \Sum_reg[6]_1 ;
  output \Sum_reg[4]_0 ;
  output \Sum_reg[3]_0 ;
  output \Sum_reg[2]_0 ;
  output \Sum_reg[0]_0 ;
  output \Sum_reg[0]_1 ;
  output \central_pix_reg[7]_1 ;
  output \central_pix_reg[6]_1 ;
  output \central_pix_reg[6]_2 ;
  output \central_pix_reg[4]_1 ;
  output \central_pix_reg[3]_1 ;
  output \central_pix_reg[2]_1 ;
  output \central_pix_reg[0]_1 ;
  output \central_pix_reg[0]_2 ;
  input \central_pix_reg[7]_2 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \central_pix_reg[6]_3 ;
  input \central_pix_reg[5]_1 ;
  input \central_pix_reg[4]_2 ;
  input \central_pix_reg[3]_2 ;
  input \central_pix_reg[2]_2 ;
  input \central_pix_reg[1]_1 ;
  input \central_pix_reg[0]_3 ;
  input [9:0]D;

  wire [9:0]D;
  wire [9:0]Q;
  wire \Sum_reg[0]_0 ;
  wire \Sum_reg[0]_1 ;
  wire \Sum_reg[2]_0 ;
  wire \Sum_reg[3]_0 ;
  wire \Sum_reg[4]_0 ;
  wire \Sum_reg[6]_0 ;
  wire \Sum_reg[6]_1 ;
  wire \Sum_reg[7]_0 ;
  wire \Sum_reg[8]_0 ;
  wire \Sum_reg[9]_0 ;
  wire \central_pix_reg[0]_0 ;
  wire \central_pix_reg[0]_1 ;
  wire \central_pix_reg[0]_2 ;
  wire \central_pix_reg[0]_3 ;
  wire \central_pix_reg[1]_0 ;
  wire \central_pix_reg[1]_1 ;
  wire \central_pix_reg[2]_0 ;
  wire \central_pix_reg[2]_1 ;
  wire \central_pix_reg[2]_2 ;
  wire \central_pix_reg[3]_0 ;
  wire \central_pix_reg[3]_1 ;
  wire \central_pix_reg[3]_2 ;
  wire \central_pix_reg[4]_0 ;
  wire \central_pix_reg[4]_1 ;
  wire \central_pix_reg[4]_2 ;
  wire \central_pix_reg[5]_0 ;
  wire \central_pix_reg[5]_1 ;
  wire \central_pix_reg[6]_0 ;
  wire \central_pix_reg[6]_1 ;
  wire \central_pix_reg[6]_2 ;
  wire \central_pix_reg[6]_3 ;
  wire \central_pix_reg[7]_0 ;
  wire \central_pix_reg[7]_1 ;
  wire \central_pix_reg[7]_2 ;
  wire clk_IBUF_BUFG;
  wire \mda[7]_i_2__1_n_0 ;
  wire \mda[7]_i_2_n_0 ;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \central_pix_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\central_pix_reg[0]_3 ),
        .Q(\central_pix_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \central_pix_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\central_pix_reg[1]_1 ),
        .Q(\central_pix_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \central_pix_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\central_pix_reg[2]_2 ),
        .Q(\central_pix_reg[2]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \central_pix_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\central_pix_reg[3]_2 ),
        .Q(\central_pix_reg[3]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \central_pix_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\central_pix_reg[4]_2 ),
        .Q(\central_pix_reg[4]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \central_pix_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\central_pix_reg[5]_1 ),
        .Q(\central_pix_reg[5]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \central_pix_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\central_pix_reg[6]_3 ),
        .Q(\central_pix_reg[6]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \central_pix_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\central_pix_reg[7]_2 ),
        .Q(\central_pix_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \ma[11]_i_1 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(\mda[7]_i_2_n_0 ),
        .I4(Q[7]),
        .O(\Sum_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \ma[11]_i_1__1 
       (.I0(\central_pix_reg[7]_0 ),
        .I1(\central_pix_reg[6]_0 ),
        .I2(\mda[7]_i_2__1_n_0 ),
        .O(\central_pix_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ma[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\Sum_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ma[1]_i_1__1 
       (.I0(\central_pix_reg[0]_0 ),
        .I1(\central_pix_reg[1]_0 ),
        .O(\central_pix_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'h0010FFEF)) 
    \mda[10]_i_1 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\mda[7]_i_2_n_0 ),
        .I3(Q[7]),
        .I4(Q[9]),
        .O(\Sum_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \mda[3]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\Sum_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \mda[3]_i_1__1 
       (.I0(\central_pix_reg[0]_0 ),
        .I1(\central_pix_reg[1]_0 ),
        .I2(\central_pix_reg[2]_0 ),
        .O(\central_pix_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \mda[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(\Sum_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \mda[4]_i_1__1 
       (.I0(\central_pix_reg[2]_0 ),
        .I1(\central_pix_reg[1]_0 ),
        .I2(\central_pix_reg[0]_0 ),
        .I3(\central_pix_reg[3]_0 ),
        .O(\central_pix_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \mda[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\Sum_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \mda[5]_i_1__1 
       (.I0(\central_pix_reg[3]_0 ),
        .I1(\central_pix_reg[0]_0 ),
        .I2(\central_pix_reg[1]_0 ),
        .I3(\central_pix_reg[2]_0 ),
        .I4(\central_pix_reg[4]_0 ),
        .O(\central_pix_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \mda[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\Sum_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \mda[6]_i_1__1 
       (.I0(\central_pix_reg[4]_0 ),
        .I1(\central_pix_reg[2]_0 ),
        .I2(\central_pix_reg[1]_0 ),
        .I3(\central_pix_reg[0]_0 ),
        .I4(\central_pix_reg[3]_0 ),
        .I5(\central_pix_reg[5]_0 ),
        .O(\central_pix_reg[4]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mda[7]_i_1 
       (.I0(\mda[7]_i_2_n_0 ),
        .I1(Q[6]),
        .O(\Sum_reg[6]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mda[7]_i_1__1 
       (.I0(\mda[7]_i_2__1_n_0 ),
        .I1(\central_pix_reg[6]_0 ),
        .O(\central_pix_reg[6]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mda[7]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\mda[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mda[7]_i_2__1 
       (.I0(\central_pix_reg[4]_0 ),
        .I1(\central_pix_reg[2]_0 ),
        .I2(\central_pix_reg[1]_0 ),
        .I3(\central_pix_reg[0]_0 ),
        .I4(\central_pix_reg[3]_0 ),
        .I5(\central_pix_reg[5]_0 ),
        .O(\mda[7]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \mda[8]_i_1 
       (.I0(Q[6]),
        .I1(\mda[7]_i_2_n_0 ),
        .I2(Q[7]),
        .O(\Sum_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \mda[8]_i_1__1 
       (.I0(\central_pix_reg[6]_0 ),
        .I1(\mda[7]_i_2__1_n_0 ),
        .I2(\central_pix_reg[7]_0 ),
        .O(\central_pix_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'h04FB)) 
    \mda[9]_i_1 
       (.I0(Q[7]),
        .I1(\mda[7]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[8]),
        .O(\Sum_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "PIPE_TO_ADDER" *) 
module PIPE_TO_ADDER_202
   (\Sum_reg[6]_0 ,
    Q,
    \SP_reg[6] ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [0:0]\Sum_reg[6]_0 ;
  output [7:0]Q;
  input [0:0]\SP_reg[6] ;
  input [7:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [7:0]D;
  wire [7:0]Q;
  wire [0:0]\SP_reg[6] ;
  wire [0:0]\Sum_reg[6]_0 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  LUT2 #(
    .INIT(4'h6)) 
    \SP[6]_i_1 
       (.I0(Q[6]),
        .I1(\SP_reg[6] ),
        .O(\Sum_reg[6]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "PIPE_TO_ADDER" *) 
module PIPE_TO_ADDER_207
   (\Sum_reg[6]_0 ,
    Q,
    \VR_reg[7] ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [0:0]\Sum_reg[6]_0 ;
  output [6:0]Q;
  input [0:0]\VR_reg[7] ;
  input [6:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [6:0]D;
  wire [6:0]Q;
  wire [0:0]\Sum_reg[6]_0 ;
  wire [0:0]\VR_reg[7] ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \VR[7]_i_1 
       (.I0(Q[6]),
        .I1(\VR_reg[7] ),
        .O(\Sum_reg[6]_0 ));
endmodule

(* ORIG_REF_NAME = "PIPE_TO_ADDER" *) 
module PIPE_TO_ADDER_213
   (\Sum_reg[5]_0 ,
    Q,
    \SP_reg[5] ,
    \SP_reg[5]_0 ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [5:0]\Sum_reg[5]_0 ;
  output [5:0]Q;
  input [5:0]\SP_reg[5] ;
  input [5:0]\SP_reg[5]_0 ;
  input [5:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [5:0]D;
  wire [5:0]Q;
  wire [5:0]\SP_reg[5] ;
  wire [5:0]\SP_reg[5]_0 ;
  wire [5:0]\Sum_reg[5]_0 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  LUT3 #(
    .INIT(8'h96)) 
    \SP[0]_i_1__5 
       (.I0(Q[0]),
        .I1(\SP_reg[5] [0]),
        .I2(\SP_reg[5]_0 [0]),
        .O(\Sum_reg[5]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[1]_i_1__5 
       (.I0(Q[1]),
        .I1(\SP_reg[5] [1]),
        .I2(\SP_reg[5]_0 [1]),
        .O(\Sum_reg[5]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[2]_i_1__5 
       (.I0(Q[2]),
        .I1(\SP_reg[5] [2]),
        .I2(\SP_reg[5]_0 [2]),
        .O(\Sum_reg[5]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[3]_i_1__3 
       (.I0(Q[3]),
        .I1(\SP_reg[5] [3]),
        .I2(\SP_reg[5]_0 [3]),
        .O(\Sum_reg[5]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[4]_i_1__0 
       (.I0(Q[4]),
        .I1(\SP_reg[5] [4]),
        .I2(\SP_reg[5]_0 [4]),
        .O(\Sum_reg[5]_0 [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[5]_i_1 
       (.I0(Q[5]),
        .I1(\SP_reg[5] [5]),
        .I2(\SP_reg[5]_0 [5]),
        .O(\Sum_reg[5]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
endmodule

(* ORIG_REF_NAME = "PIPE_TO_ADDER" *) 
module PIPE_TO_ADDER_218
   (\Sum_reg[7]_0 ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF,
    pixel_in_IBUF,
    rgb2gray_IBUF);
  output [7:0]\Sum_reg[7]_0 ;
  input [7:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [7:0]pixel_in_IBUF;
  input rgb2gray_IBUF;

  wire [7:0]D;
  wire [7:0]\Sum_reg[7]_0 ;
  wire clk_IBUF_BUFG;
  wire [7:0]pix_grey;
  wire [7:0]pixel_in_IBUF;
  wire rgb2gray_IBUF;
  wire rst_IBUF;

  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Q[0]_i_1__1 
       (.I0(pix_grey[0]),
        .I1(pixel_in_IBUF[0]),
        .I2(rgb2gray_IBUF),
        .O(\Sum_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Q[1]_i_1__1 
       (.I0(pix_grey[1]),
        .I1(pixel_in_IBUF[1]),
        .I2(rgb2gray_IBUF),
        .O(\Sum_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Q[2]_i_1__2 
       (.I0(pix_grey[2]),
        .I1(pixel_in_IBUF[2]),
        .I2(rgb2gray_IBUF),
        .O(\Sum_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Q[3]_i_1__4 
       (.I0(pix_grey[3]),
        .I1(pixel_in_IBUF[3]),
        .I2(rgb2gray_IBUF),
        .O(\Sum_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Q[4]_i_1__4 
       (.I0(pix_grey[4]),
        .I1(pixel_in_IBUF[4]),
        .I2(rgb2gray_IBUF),
        .O(\Sum_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Q[5]_i_1__5 
       (.I0(pix_grey[5]),
        .I1(pixel_in_IBUF[5]),
        .I2(rgb2gray_IBUF),
        .O(\Sum_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Q[6]_i_1__9 
       (.I0(pix_grey[6]),
        .I1(pixel_in_IBUF[6]),
        .I2(rgb2gray_IBUF),
        .O(\Sum_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Q[7]_i_1__4 
       (.I0(pix_grey[7]),
        .I1(pixel_in_IBUF[7]),
        .I2(rgb2gray_IBUF),
        .O(\Sum_reg[7]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(pix_grey[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(pix_grey[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(pix_grey[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(pix_grey[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(pix_grey[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(pix_grey[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(pix_grey[6]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(pix_grey[7]));
endmodule

(* ORIG_REF_NAME = "PIPE_TO_ADDER" *) 
module PIPE_TO_ADDER_264
   (\Sum_reg[9]_0 ,
    Q,
    \Sum_reg[8]_0 ,
    \Sum_reg[7]_0 ,
    \Sum_reg[6]_0 ,
    \Sum_reg[6]_1 ,
    \Sum_reg[4]_0 ,
    \Sum_reg[3]_0 ,
    \Sum_reg[2]_0 ,
    \Sum_reg[0]_0 ,
    \Sum_reg[0]_1 ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output \Sum_reg[9]_0 ;
  output [9:0]Q;
  output \Sum_reg[8]_0 ;
  output \Sum_reg[7]_0 ;
  output \Sum_reg[6]_0 ;
  output \Sum_reg[6]_1 ;
  output \Sum_reg[4]_0 ;
  output \Sum_reg[3]_0 ;
  output \Sum_reg[2]_0 ;
  output \Sum_reg[0]_0 ;
  output \Sum_reg[0]_1 ;
  input [9:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [9:0]D;
  wire [9:0]Q;
  wire \Sum_reg[0]_0 ;
  wire \Sum_reg[0]_1 ;
  wire \Sum_reg[2]_0 ;
  wire \Sum_reg[3]_0 ;
  wire \Sum_reg[4]_0 ;
  wire \Sum_reg[6]_0 ;
  wire \Sum_reg[6]_1 ;
  wire \Sum_reg[7]_0 ;
  wire \Sum_reg[8]_0 ;
  wire \Sum_reg[9]_0 ;
  wire clk_IBUF_BUFG;
  wire \mda[7]_i_2__6_n_0 ;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \ma[11]_i_1__6 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(\mda[7]_i_2__6_n_0 ),
        .I4(Q[7]),
        .O(\Sum_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ma[1]_i_1__6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\Sum_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h0010FFEF)) 
    \mda[10]_i_1__4 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\mda[7]_i_2__6_n_0 ),
        .I3(Q[7]),
        .I4(Q[9]),
        .O(\Sum_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \mda[3]_i_1__6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\Sum_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \mda[4]_i_1__6 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(\Sum_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \mda[5]_i_1__6 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\Sum_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \mda[6]_i_1__6 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\Sum_reg[4]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mda[7]_i_1__6 
       (.I0(\mda[7]_i_2__6_n_0 ),
        .I1(Q[6]),
        .O(\Sum_reg[6]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mda[7]_i_2__6 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\mda[7]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \mda[8]_i_1__6 
       (.I0(Q[6]),
        .I1(\mda[7]_i_2__6_n_0 ),
        .I2(Q[7]),
        .O(\Sum_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h04FB)) 
    \mda[9]_i_1__4 
       (.I0(Q[7]),
        .I1(\mda[7]_i_2__6_n_0 ),
        .I2(Q[6]),
        .I3(Q[8]),
        .O(\Sum_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "PIPE_TO_ADDER" *) 
module PIPE_TO_ADDER_274
   (\central_pix_reg[7]_0 ,
    \central_pix_reg[6]_0 ,
    \central_pix_reg[5]_0 ,
    \central_pix_reg[4]_0 ,
    \central_pix_reg[3]_0 ,
    \central_pix_reg[2]_0 ,
    \central_pix_reg[1]_0 ,
    \central_pix_reg[0]_0 ,
    \Sum_reg[9]_0 ,
    Q,
    \Sum_reg[8]_0 ,
    \Sum_reg[7]_0 ,
    \Sum_reg[6]_0 ,
    \Sum_reg[6]_1 ,
    \Sum_reg[4]_0 ,
    \Sum_reg[3]_0 ,
    \Sum_reg[2]_0 ,
    \Sum_reg[0]_0 ,
    \Sum_reg[0]_1 ,
    \central_pix_reg[7]_1 ,
    \central_pix_reg[6]_1 ,
    \central_pix_reg[6]_2 ,
    \central_pix_reg[4]_1 ,
    \central_pix_reg[3]_1 ,
    \central_pix_reg[2]_1 ,
    \central_pix_reg[0]_1 ,
    \central_pix_reg[0]_2 ,
    \central_pix_reg[7]_2 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \central_pix_reg[6]_3 ,
    \central_pix_reg[5]_1 ,
    \central_pix_reg[4]_2 ,
    \central_pix_reg[3]_2 ,
    \central_pix_reg[2]_2 ,
    \central_pix_reg[1]_1 ,
    \central_pix_reg[0]_3 ,
    D);
  output \central_pix_reg[7]_0 ;
  output \central_pix_reg[6]_0 ;
  output \central_pix_reg[5]_0 ;
  output \central_pix_reg[4]_0 ;
  output \central_pix_reg[3]_0 ;
  output \central_pix_reg[2]_0 ;
  output \central_pix_reg[1]_0 ;
  output \central_pix_reg[0]_0 ;
  output \Sum_reg[9]_0 ;
  output [9:0]Q;
  output \Sum_reg[8]_0 ;
  output \Sum_reg[7]_0 ;
  output \Sum_reg[6]_0 ;
  output \Sum_reg[6]_1 ;
  output \Sum_reg[4]_0 ;
  output \Sum_reg[3]_0 ;
  output \Sum_reg[2]_0 ;
  output \Sum_reg[0]_0 ;
  output \Sum_reg[0]_1 ;
  output \central_pix_reg[7]_1 ;
  output \central_pix_reg[6]_1 ;
  output \central_pix_reg[6]_2 ;
  output \central_pix_reg[4]_1 ;
  output \central_pix_reg[3]_1 ;
  output \central_pix_reg[2]_1 ;
  output \central_pix_reg[0]_1 ;
  output \central_pix_reg[0]_2 ;
  input \central_pix_reg[7]_2 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \central_pix_reg[6]_3 ;
  input \central_pix_reg[5]_1 ;
  input \central_pix_reg[4]_2 ;
  input \central_pix_reg[3]_2 ;
  input \central_pix_reg[2]_2 ;
  input \central_pix_reg[1]_1 ;
  input \central_pix_reg[0]_3 ;
  input [9:0]D;

  wire [9:0]D;
  wire [9:0]Q;
  wire \Sum_reg[0]_0 ;
  wire \Sum_reg[0]_1 ;
  wire \Sum_reg[2]_0 ;
  wire \Sum_reg[3]_0 ;
  wire \Sum_reg[4]_0 ;
  wire \Sum_reg[6]_0 ;
  wire \Sum_reg[6]_1 ;
  wire \Sum_reg[7]_0 ;
  wire \Sum_reg[8]_0 ;
  wire \Sum_reg[9]_0 ;
  wire \central_pix_reg[0]_0 ;
  wire \central_pix_reg[0]_1 ;
  wire \central_pix_reg[0]_2 ;
  wire \central_pix_reg[0]_3 ;
  wire \central_pix_reg[1]_0 ;
  wire \central_pix_reg[1]_1 ;
  wire \central_pix_reg[2]_0 ;
  wire \central_pix_reg[2]_1 ;
  wire \central_pix_reg[2]_2 ;
  wire \central_pix_reg[3]_0 ;
  wire \central_pix_reg[3]_1 ;
  wire \central_pix_reg[3]_2 ;
  wire \central_pix_reg[4]_0 ;
  wire \central_pix_reg[4]_1 ;
  wire \central_pix_reg[4]_2 ;
  wire \central_pix_reg[5]_0 ;
  wire \central_pix_reg[5]_1 ;
  wire \central_pix_reg[6]_0 ;
  wire \central_pix_reg[6]_1 ;
  wire \central_pix_reg[6]_2 ;
  wire \central_pix_reg[6]_3 ;
  wire \central_pix_reg[7]_0 ;
  wire \central_pix_reg[7]_1 ;
  wire \central_pix_reg[7]_2 ;
  wire clk_IBUF_BUFG;
  wire \mda[7]_i_2__5_n_0 ;
  wire \mda[7]_i_2__7_n_0 ;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \central_pix_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\central_pix_reg[0]_3 ),
        .Q(\central_pix_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \central_pix_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\central_pix_reg[1]_1 ),
        .Q(\central_pix_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \central_pix_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\central_pix_reg[2]_2 ),
        .Q(\central_pix_reg[2]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \central_pix_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\central_pix_reg[3]_2 ),
        .Q(\central_pix_reg[3]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \central_pix_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\central_pix_reg[4]_2 ),
        .Q(\central_pix_reg[4]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \central_pix_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\central_pix_reg[5]_1 ),
        .Q(\central_pix_reg[5]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \central_pix_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\central_pix_reg[6]_3 ),
        .Q(\central_pix_reg[6]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \central_pix_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\central_pix_reg[7]_2 ),
        .Q(\central_pix_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \ma[11]_i_1__5 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(\mda[7]_i_2__5_n_0 ),
        .I4(Q[7]),
        .O(\Sum_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \ma[11]_i_1__7 
       (.I0(\central_pix_reg[7]_0 ),
        .I1(\central_pix_reg[6]_0 ),
        .I2(\mda[7]_i_2__7_n_0 ),
        .O(\central_pix_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ma[1]_i_1__5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\Sum_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ma[1]_i_1__7 
       (.I0(\central_pix_reg[0]_0 ),
        .I1(\central_pix_reg[1]_0 ),
        .O(\central_pix_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h0010FFEF)) 
    \mda[10]_i_1__3 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\mda[7]_i_2__5_n_0 ),
        .I3(Q[7]),
        .I4(Q[9]),
        .O(\Sum_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \mda[3]_i_1__5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\Sum_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \mda[3]_i_1__7 
       (.I0(\central_pix_reg[0]_0 ),
        .I1(\central_pix_reg[1]_0 ),
        .I2(\central_pix_reg[2]_0 ),
        .O(\central_pix_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \mda[4]_i_1__5 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(\Sum_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \mda[4]_i_1__7 
       (.I0(\central_pix_reg[2]_0 ),
        .I1(\central_pix_reg[1]_0 ),
        .I2(\central_pix_reg[0]_0 ),
        .I3(\central_pix_reg[3]_0 ),
        .O(\central_pix_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \mda[5]_i_1__5 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\Sum_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \mda[5]_i_1__7 
       (.I0(\central_pix_reg[3]_0 ),
        .I1(\central_pix_reg[0]_0 ),
        .I2(\central_pix_reg[1]_0 ),
        .I3(\central_pix_reg[2]_0 ),
        .I4(\central_pix_reg[4]_0 ),
        .O(\central_pix_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \mda[6]_i_1__5 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\Sum_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \mda[6]_i_1__7 
       (.I0(\central_pix_reg[4]_0 ),
        .I1(\central_pix_reg[2]_0 ),
        .I2(\central_pix_reg[1]_0 ),
        .I3(\central_pix_reg[0]_0 ),
        .I4(\central_pix_reg[3]_0 ),
        .I5(\central_pix_reg[5]_0 ),
        .O(\central_pix_reg[4]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mda[7]_i_1__5 
       (.I0(\mda[7]_i_2__5_n_0 ),
        .I1(Q[6]),
        .O(\Sum_reg[6]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mda[7]_i_1__7 
       (.I0(\mda[7]_i_2__7_n_0 ),
        .I1(\central_pix_reg[6]_0 ),
        .O(\central_pix_reg[6]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mda[7]_i_2__5 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\mda[7]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mda[7]_i_2__7 
       (.I0(\central_pix_reg[4]_0 ),
        .I1(\central_pix_reg[2]_0 ),
        .I2(\central_pix_reg[1]_0 ),
        .I3(\central_pix_reg[0]_0 ),
        .I4(\central_pix_reg[3]_0 ),
        .I5(\central_pix_reg[5]_0 ),
        .O(\mda[7]_i_2__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \mda[8]_i_1__5 
       (.I0(Q[6]),
        .I1(\mda[7]_i_2__5_n_0 ),
        .I2(Q[7]),
        .O(\Sum_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \mda[8]_i_1__7 
       (.I0(\central_pix_reg[6]_0 ),
        .I1(\mda[7]_i_2__7_n_0 ),
        .I2(\central_pix_reg[7]_0 ),
        .O(\central_pix_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h04FB)) 
    \mda[9]_i_1__3 
       (.I0(Q[7]),
        .I1(\mda[7]_i_2__5_n_0 ),
        .I2(Q[6]),
        .I3(Q[8]),
        .O(\Sum_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "PIPE_TO_ADDER" *) 
module PIPE_TO_ADDER_451
   (\Sum_reg[9]_0 ,
    Q,
    \Sum_reg[8]_0 ,
    \Sum_reg[7]_0 ,
    \Sum_reg[6]_0 ,
    \Sum_reg[6]_1 ,
    \Sum_reg[4]_0 ,
    \Sum_reg[3]_0 ,
    \Sum_reg[2]_0 ,
    \Sum_reg[0]_0 ,
    \Sum_reg[0]_1 ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output \Sum_reg[9]_0 ;
  output [9:0]Q;
  output \Sum_reg[8]_0 ;
  output \Sum_reg[7]_0 ;
  output \Sum_reg[6]_0 ;
  output \Sum_reg[6]_1 ;
  output \Sum_reg[4]_0 ;
  output \Sum_reg[3]_0 ;
  output \Sum_reg[2]_0 ;
  output \Sum_reg[0]_0 ;
  output \Sum_reg[0]_1 ;
  input [9:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [9:0]D;
  wire [9:0]Q;
  wire \Sum_reg[0]_0 ;
  wire \Sum_reg[0]_1 ;
  wire \Sum_reg[2]_0 ;
  wire \Sum_reg[3]_0 ;
  wire \Sum_reg[4]_0 ;
  wire \Sum_reg[6]_0 ;
  wire \Sum_reg[6]_1 ;
  wire \Sum_reg[7]_0 ;
  wire \Sum_reg[8]_0 ;
  wire \Sum_reg[9]_0 ;
  wire clk_IBUF_BUFG;
  wire \mda[7]_i_2__3_n_0 ;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \ma[11]_i_1__3 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(\mda[7]_i_2__3_n_0 ),
        .I4(Q[7]),
        .O(\Sum_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ma[1]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\Sum_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h0010FFEF)) 
    \mda[10]_i_1__2 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\mda[7]_i_2__3_n_0 ),
        .I3(Q[7]),
        .I4(Q[9]),
        .O(\Sum_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \mda[3]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\Sum_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \mda[4]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(\Sum_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \mda[5]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\Sum_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \mda[6]_i_1__3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\Sum_reg[4]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mda[7]_i_1__3 
       (.I0(\mda[7]_i_2__3_n_0 ),
        .I1(Q[6]),
        .O(\Sum_reg[6]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mda[7]_i_2__3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\mda[7]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \mda[8]_i_1__3 
       (.I0(Q[6]),
        .I1(\mda[7]_i_2__3_n_0 ),
        .I2(Q[7]),
        .O(\Sum_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h04FB)) 
    \mda[9]_i_1__2 
       (.I0(Q[7]),
        .I1(\mda[7]_i_2__3_n_0 ),
        .I2(Q[6]),
        .I3(Q[8]),
        .O(\Sum_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "PIPE_TO_ADDER" *) 
module PIPE_TO_ADDER_461
   (\central_pix_reg[7]_0 ,
    \central_pix_reg[6]_0 ,
    \central_pix_reg[5]_0 ,
    \central_pix_reg[4]_0 ,
    \central_pix_reg[3]_0 ,
    \central_pix_reg[2]_0 ,
    \central_pix_reg[1]_0 ,
    \central_pix_reg[0]_0 ,
    \Sum_reg[9]_0 ,
    Q,
    \Sum_reg[8]_0 ,
    \Sum_reg[7]_0 ,
    \Sum_reg[6]_0 ,
    \Sum_reg[6]_1 ,
    \Sum_reg[4]_0 ,
    \Sum_reg[3]_0 ,
    \Sum_reg[2]_0 ,
    \Sum_reg[0]_0 ,
    \Sum_reg[0]_1 ,
    \central_pix_reg[7]_1 ,
    \central_pix_reg[6]_1 ,
    \central_pix_reg[6]_2 ,
    \central_pix_reg[4]_1 ,
    \central_pix_reg[3]_1 ,
    \central_pix_reg[2]_1 ,
    \central_pix_reg[0]_1 ,
    \central_pix_reg[0]_2 ,
    \central_pix_reg[7]_2 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \central_pix_reg[6]_3 ,
    \central_pix_reg[5]_1 ,
    \central_pix_reg[4]_2 ,
    \central_pix_reg[3]_2 ,
    \central_pix_reg[2]_2 ,
    \central_pix_reg[1]_1 ,
    \central_pix_reg[0]_3 ,
    D);
  output \central_pix_reg[7]_0 ;
  output \central_pix_reg[6]_0 ;
  output \central_pix_reg[5]_0 ;
  output \central_pix_reg[4]_0 ;
  output \central_pix_reg[3]_0 ;
  output \central_pix_reg[2]_0 ;
  output \central_pix_reg[1]_0 ;
  output \central_pix_reg[0]_0 ;
  output \Sum_reg[9]_0 ;
  output [9:0]Q;
  output \Sum_reg[8]_0 ;
  output \Sum_reg[7]_0 ;
  output \Sum_reg[6]_0 ;
  output \Sum_reg[6]_1 ;
  output \Sum_reg[4]_0 ;
  output \Sum_reg[3]_0 ;
  output \Sum_reg[2]_0 ;
  output \Sum_reg[0]_0 ;
  output \Sum_reg[0]_1 ;
  output \central_pix_reg[7]_1 ;
  output \central_pix_reg[6]_1 ;
  output \central_pix_reg[6]_2 ;
  output \central_pix_reg[4]_1 ;
  output \central_pix_reg[3]_1 ;
  output \central_pix_reg[2]_1 ;
  output \central_pix_reg[0]_1 ;
  output \central_pix_reg[0]_2 ;
  input \central_pix_reg[7]_2 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \central_pix_reg[6]_3 ;
  input \central_pix_reg[5]_1 ;
  input \central_pix_reg[4]_2 ;
  input \central_pix_reg[3]_2 ;
  input \central_pix_reg[2]_2 ;
  input \central_pix_reg[1]_1 ;
  input \central_pix_reg[0]_3 ;
  input [9:0]D;

  wire [9:0]D;
  wire [9:0]Q;
  wire \Sum_reg[0]_0 ;
  wire \Sum_reg[0]_1 ;
  wire \Sum_reg[2]_0 ;
  wire \Sum_reg[3]_0 ;
  wire \Sum_reg[4]_0 ;
  wire \Sum_reg[6]_0 ;
  wire \Sum_reg[6]_1 ;
  wire \Sum_reg[7]_0 ;
  wire \Sum_reg[8]_0 ;
  wire \Sum_reg[9]_0 ;
  wire \central_pix_reg[0]_0 ;
  wire \central_pix_reg[0]_1 ;
  wire \central_pix_reg[0]_2 ;
  wire \central_pix_reg[0]_3 ;
  wire \central_pix_reg[1]_0 ;
  wire \central_pix_reg[1]_1 ;
  wire \central_pix_reg[2]_0 ;
  wire \central_pix_reg[2]_1 ;
  wire \central_pix_reg[2]_2 ;
  wire \central_pix_reg[3]_0 ;
  wire \central_pix_reg[3]_1 ;
  wire \central_pix_reg[3]_2 ;
  wire \central_pix_reg[4]_0 ;
  wire \central_pix_reg[4]_1 ;
  wire \central_pix_reg[4]_2 ;
  wire \central_pix_reg[5]_0 ;
  wire \central_pix_reg[5]_1 ;
  wire \central_pix_reg[6]_0 ;
  wire \central_pix_reg[6]_1 ;
  wire \central_pix_reg[6]_2 ;
  wire \central_pix_reg[6]_3 ;
  wire \central_pix_reg[7]_0 ;
  wire \central_pix_reg[7]_1 ;
  wire \central_pix_reg[7]_2 ;
  wire clk_IBUF_BUFG;
  wire \mda[7]_i_2__2_n_0 ;
  wire \mda[7]_i_2__4_n_0 ;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \central_pix_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\central_pix_reg[0]_3 ),
        .Q(\central_pix_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \central_pix_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\central_pix_reg[1]_1 ),
        .Q(\central_pix_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \central_pix_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\central_pix_reg[2]_2 ),
        .Q(\central_pix_reg[2]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \central_pix_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\central_pix_reg[3]_2 ),
        .Q(\central_pix_reg[3]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \central_pix_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\central_pix_reg[4]_2 ),
        .Q(\central_pix_reg[4]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \central_pix_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\central_pix_reg[5]_1 ),
        .Q(\central_pix_reg[5]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \central_pix_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\central_pix_reg[6]_3 ),
        .Q(\central_pix_reg[6]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \central_pix_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\central_pix_reg[7]_2 ),
        .Q(\central_pix_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \ma[11]_i_1__2 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(\mda[7]_i_2__2_n_0 ),
        .I4(Q[7]),
        .O(\Sum_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \ma[11]_i_1__4 
       (.I0(\central_pix_reg[7]_0 ),
        .I1(\central_pix_reg[6]_0 ),
        .I2(\mda[7]_i_2__4_n_0 ),
        .O(\central_pix_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ma[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\Sum_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ma[1]_i_1__4 
       (.I0(\central_pix_reg[0]_0 ),
        .I1(\central_pix_reg[1]_0 ),
        .O(\central_pix_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h0010FFEF)) 
    \mda[10]_i_1__1 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\mda[7]_i_2__2_n_0 ),
        .I3(Q[7]),
        .I4(Q[9]),
        .O(\Sum_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \mda[3]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\Sum_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \mda[3]_i_1__4 
       (.I0(\central_pix_reg[0]_0 ),
        .I1(\central_pix_reg[1]_0 ),
        .I2(\central_pix_reg[2]_0 ),
        .O(\central_pix_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \mda[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(\Sum_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \mda[4]_i_1__4 
       (.I0(\central_pix_reg[2]_0 ),
        .I1(\central_pix_reg[1]_0 ),
        .I2(\central_pix_reg[0]_0 ),
        .I3(\central_pix_reg[3]_0 ),
        .O(\central_pix_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \mda[5]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\Sum_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \mda[5]_i_1__4 
       (.I0(\central_pix_reg[3]_0 ),
        .I1(\central_pix_reg[0]_0 ),
        .I2(\central_pix_reg[1]_0 ),
        .I3(\central_pix_reg[2]_0 ),
        .I4(\central_pix_reg[4]_0 ),
        .O(\central_pix_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \mda[6]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\Sum_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \mda[6]_i_1__4 
       (.I0(\central_pix_reg[4]_0 ),
        .I1(\central_pix_reg[2]_0 ),
        .I2(\central_pix_reg[1]_0 ),
        .I3(\central_pix_reg[0]_0 ),
        .I4(\central_pix_reg[3]_0 ),
        .I5(\central_pix_reg[5]_0 ),
        .O(\central_pix_reg[4]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mda[7]_i_1__2 
       (.I0(\mda[7]_i_2__2_n_0 ),
        .I1(Q[6]),
        .O(\Sum_reg[6]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mda[7]_i_1__4 
       (.I0(\mda[7]_i_2__4_n_0 ),
        .I1(\central_pix_reg[6]_0 ),
        .O(\central_pix_reg[6]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mda[7]_i_2__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\mda[7]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mda[7]_i_2__4 
       (.I0(\central_pix_reg[4]_0 ),
        .I1(\central_pix_reg[2]_0 ),
        .I2(\central_pix_reg[1]_0 ),
        .I3(\central_pix_reg[0]_0 ),
        .I4(\central_pix_reg[3]_0 ),
        .I5(\central_pix_reg[5]_0 ),
        .O(\mda[7]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \mda[8]_i_1__2 
       (.I0(Q[6]),
        .I1(\mda[7]_i_2__2_n_0 ),
        .I2(Q[7]),
        .O(\Sum_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \mda[8]_i_1__4 
       (.I0(\central_pix_reg[6]_0 ),
        .I1(\mda[7]_i_2__4_n_0 ),
        .I2(\central_pix_reg[7]_0 ),
        .O(\central_pix_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h04FB)) 
    \mda[9]_i_1__1 
       (.I0(Q[7]),
        .I1(\mda[7]_i_2__2_n_0 ),
        .I2(Q[6]),
        .I3(Q[8]),
        .O(\Sum_reg[7]_0 ));
endmodule

module Partial_products
   (\da_reg[1]_0 ,
    \ma_reg[11]_0 ,
    D,
    \mda_reg[10]_0 ,
    \mda_reg[10]_1 ,
    \mda_reg[10]_2 ,
    \ma_reg[1]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \mda_reg[3]_0 ,
    Q,
    \mda_reg[4]_0 ,
    \mda_reg[5]_0 ,
    \mda_reg[6]_0 ,
    \mda_reg[7]_0 ,
    \mda_reg[8]_0 ,
    \mda_reg[9]_0 ,
    \mda_reg[10]_3 ,
    \ma_reg[11]_1 ,
    \p_reg[1] ,
    \p_reg[1]_0 ,
    \p_reg[1]_1 ,
    \p_reg[1]_2 );
  output \da_reg[1]_0 ;
  output \ma_reg[11]_0 ;
  output [9:0]D;
  output [9:0]\mda_reg[10]_0 ;
  output [9:0]\mda_reg[10]_1 ;
  output [9:0]\mda_reg[10]_2 ;
  input \ma_reg[1]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \mda_reg[3]_0 ;
  input [9:0]Q;
  input \mda_reg[4]_0 ;
  input \mda_reg[5]_0 ;
  input \mda_reg[6]_0 ;
  input \mda_reg[7]_0 ;
  input \mda_reg[8]_0 ;
  input \mda_reg[9]_0 ;
  input \mda_reg[10]_3 ;
  input \ma_reg[11]_1 ;
  input [2:0]\p_reg[1] ;
  input [2:0]\p_reg[1]_0 ;
  input [2:0]\p_reg[1]_1 ;
  input [2:0]\p_reg[1]_2 ;

  wire [9:0]D;
  wire [9:0]Q;
  wire clk_IBUF_BUFG;
  wire \da_reg[1]_0 ;
  wire \da_reg_n_0_[10] ;
  wire \da_reg_n_0_[3] ;
  wire \da_reg_n_0_[4] ;
  wire \da_reg_n_0_[5] ;
  wire \da_reg_n_0_[6] ;
  wire \da_reg_n_0_[7] ;
  wire \da_reg_n_0_[8] ;
  wire \da_reg_n_0_[9] ;
  wire \exa_reg_n_0_[1] ;
  wire \ma_reg[11]_0 ;
  wire \ma_reg[11]_1 ;
  wire \ma_reg[1]_0 ;
  wire \ma_reg_n_0_[1] ;
  wire [9:0]\mda_reg[10]_0 ;
  wire [9:0]\mda_reg[10]_1 ;
  wire [9:0]\mda_reg[10]_2 ;
  wire \mda_reg[10]_3 ;
  wire \mda_reg[3]_0 ;
  wire \mda_reg[4]_0 ;
  wire \mda_reg[5]_0 ;
  wire \mda_reg[6]_0 ;
  wire \mda_reg[7]_0 ;
  wire \mda_reg[8]_0 ;
  wire \mda_reg[9]_0 ;
  wire \mda_reg_n_0_[10] ;
  wire \mda_reg_n_0_[3] ;
  wire \mda_reg_n_0_[4] ;
  wire \mda_reg_n_0_[5] ;
  wire \mda_reg_n_0_[6] ;
  wire \mda_reg_n_0_[7] ;
  wire \mda_reg_n_0_[8] ;
  wire \mda_reg_n_0_[9] ;
  wire \p[2]_i_2__3_n_0 ;
  wire \p[2]_i_2__4_n_0 ;
  wire \p[2]_i_2__5_n_0 ;
  wire \p[2]_i_2__6_n_0 ;
  wire \p[3]_i_2__3_n_0 ;
  wire \p[3]_i_2__4_n_0 ;
  wire \p[3]_i_2__5_n_0 ;
  wire \p[3]_i_2__6_n_0 ;
  wire \p[4]_i_2__3_n_0 ;
  wire \p[4]_i_2__4_n_0 ;
  wire \p[4]_i_2__5_n_0 ;
  wire \p[4]_i_2__6_n_0 ;
  wire \p[5]_i_2__3_n_0 ;
  wire \p[5]_i_2__4_n_0 ;
  wire \p[5]_i_2__5_n_0 ;
  wire \p[5]_i_2__6_n_0 ;
  wire \p[6]_i_2__3_n_0 ;
  wire \p[6]_i_2__4_n_0 ;
  wire \p[6]_i_2__5_n_0 ;
  wire \p[6]_i_2__6_n_0 ;
  wire \p[7]_i_2__3_n_0 ;
  wire \p[7]_i_2__4_n_0 ;
  wire \p[7]_i_2__5_n_0 ;
  wire \p[7]_i_2__6_n_0 ;
  wire \p[8]_i_2__3_n_0 ;
  wire \p[8]_i_2__4_n_0 ;
  wire \p[8]_i_2__5_n_0 ;
  wire \p[8]_i_2__6_n_0 ;
  wire \p[9]_i_2__3_n_0 ;
  wire \p[9]_i_2__4_n_0 ;
  wire \p[9]_i_2__5_n_0 ;
  wire \p[9]_i_2__6_n_0 ;
  wire [2:0]\p_reg[1] ;
  wire [2:0]\p_reg[1]_0 ;
  wire [2:0]\p_reg[1]_1 ;
  wire [2:0]\p_reg[1]_2 ;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \da_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[9]),
        .Q(\da_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[0]),
        .Q(\da_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[2]),
        .Q(\da_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[3]),
        .Q(\da_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[4]),
        .Q(\da_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[5]),
        .Q(\da_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[6]),
        .Q(\da_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[7]),
        .Q(\da_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[8]),
        .Q(\da_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \exa_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[1]),
        .Q(\exa_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ma_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\ma_reg[11]_1 ),
        .Q(\ma_reg[11]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ma_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\ma_reg[1]_0 ),
        .Q(\ma_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[10]_3 ),
        .Q(\mda_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[3]_0 ),
        .Q(\mda_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[4]_0 ),
        .Q(\mda_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[5]_0 ),
        .Q(\mda_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[6]_0 ),
        .Q(\mda_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[7]_0 ),
        .Q(\mda_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[8]_0 ),
        .Q(\mda_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[9]_0 ),
        .Q(\mda_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[10]_i_1__3 
       (.I0(\mda_reg_n_0_[10] ),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1] [2]),
        .I3(\p_reg[1] [1]),
        .I4(\p_reg[1] [0]),
        .I5(\da_reg_n_0_[10] ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[10]_i_1__4 
       (.I0(\mda_reg_n_0_[10] ),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1]_0 [2]),
        .I3(\p_reg[1]_0 [1]),
        .I4(\p_reg[1]_0 [0]),
        .I5(\da_reg_n_0_[10] ),
        .O(\mda_reg[10]_0 [9]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[10]_i_1__5 
       (.I0(\mda_reg_n_0_[10] ),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1]_1 [2]),
        .I3(\p_reg[1]_1 [1]),
        .I4(\p_reg[1]_1 [0]),
        .I5(\da_reg_n_0_[10] ),
        .O(\mda_reg[10]_1 [9]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[10]_i_1__6 
       (.I0(\mda_reg_n_0_[10] ),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1]_2 [2]),
        .I3(\p_reg[1]_2 [1]),
        .I4(\p_reg[1]_2 [0]),
        .I5(\da_reg_n_0_[10] ),
        .O(\mda_reg[10]_2 [9]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__3 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1] [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1] [1]),
        .I4(\p_reg[1] [0]),
        .I5(\exa_reg_n_0_[1] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__4 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_0 [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1]_0 [1]),
        .I4(\p_reg[1]_0 [0]),
        .I5(\exa_reg_n_0_[1] ),
        .O(\mda_reg[10]_0 [0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__5 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_1 [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1]_1 [1]),
        .I4(\p_reg[1]_1 [0]),
        .I5(\exa_reg_n_0_[1] ),
        .O(\mda_reg[10]_1 [0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__6 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_2 [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1]_2 [1]),
        .I4(\p_reg[1]_2 [0]),
        .I5(\exa_reg_n_0_[1] ),
        .O(\mda_reg[10]_2 [0]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__3 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[3] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[2]_i_2__3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__4 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[3] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[2]_i_2__4_n_0 ),
        .O(\mda_reg[10]_0 [1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__5 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[3] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[2]_i_2__5_n_0 ),
        .O(\mda_reg[10]_1 [1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__6 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\mda_reg_n_0_[3] ),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[2]_i_2__6_n_0 ),
        .O(\mda_reg[10]_2 [1]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__3 
       (.I0(\exa_reg_n_0_[1] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[3] ),
        .O(\p[2]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__4 
       (.I0(\exa_reg_n_0_[1] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[3] ),
        .O(\p[2]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__5 
       (.I0(\exa_reg_n_0_[1] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[3] ),
        .O(\p[2]_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__6 
       (.I0(\exa_reg_n_0_[1] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\da_reg_n_0_[3] ),
        .O(\p[2]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__3 
       (.I0(\mda_reg_n_0_[3] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[4] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[3]_i_2__3_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__4 
       (.I0(\mda_reg_n_0_[3] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[4] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[3]_i_2__4_n_0 ),
        .O(\mda_reg[10]_0 [2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__5 
       (.I0(\mda_reg_n_0_[3] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[4] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[3]_i_2__5_n_0 ),
        .O(\mda_reg[10]_1 [2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__6 
       (.I0(\mda_reg_n_0_[3] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\mda_reg_n_0_[4] ),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[3]_i_2__6_n_0 ),
        .O(\mda_reg[10]_2 [2]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__3 
       (.I0(\da_reg_n_0_[3] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[4] ),
        .O(\p[3]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__4 
       (.I0(\da_reg_n_0_[3] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[4] ),
        .O(\p[3]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__5 
       (.I0(\da_reg_n_0_[3] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[4] ),
        .O(\p[3]_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__6 
       (.I0(\da_reg_n_0_[3] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\da_reg_n_0_[4] ),
        .O(\p[3]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__3 
       (.I0(\mda_reg_n_0_[4] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[5] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[4]_i_2__3_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__4 
       (.I0(\mda_reg_n_0_[4] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[5] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[4]_i_2__4_n_0 ),
        .O(\mda_reg[10]_0 [3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__5 
       (.I0(\mda_reg_n_0_[4] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[5] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[4]_i_2__5_n_0 ),
        .O(\mda_reg[10]_1 [3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__6 
       (.I0(\mda_reg_n_0_[4] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\mda_reg_n_0_[5] ),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[4]_i_2__6_n_0 ),
        .O(\mda_reg[10]_2 [3]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__3 
       (.I0(\da_reg_n_0_[4] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[5] ),
        .O(\p[4]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__4 
       (.I0(\da_reg_n_0_[4] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[5] ),
        .O(\p[4]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__5 
       (.I0(\da_reg_n_0_[4] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[5] ),
        .O(\p[4]_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__6 
       (.I0(\da_reg_n_0_[4] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\da_reg_n_0_[5] ),
        .O(\p[4]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__3 
       (.I0(\mda_reg_n_0_[5] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[6] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[5]_i_2__3_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__4 
       (.I0(\mda_reg_n_0_[5] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[6] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[5]_i_2__4_n_0 ),
        .O(\mda_reg[10]_0 [4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__5 
       (.I0(\mda_reg_n_0_[5] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[6] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[5]_i_2__5_n_0 ),
        .O(\mda_reg[10]_1 [4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__6 
       (.I0(\mda_reg_n_0_[5] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\mda_reg_n_0_[6] ),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[5]_i_2__6_n_0 ),
        .O(\mda_reg[10]_2 [4]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__3 
       (.I0(\da_reg_n_0_[5] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[6] ),
        .O(\p[5]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__4 
       (.I0(\da_reg_n_0_[5] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[6] ),
        .O(\p[5]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__5 
       (.I0(\da_reg_n_0_[5] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[6] ),
        .O(\p[5]_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__6 
       (.I0(\da_reg_n_0_[5] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\da_reg_n_0_[6] ),
        .O(\p[5]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__3 
       (.I0(\mda_reg_n_0_[6] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[7] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[6]_i_2__3_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__4 
       (.I0(\mda_reg_n_0_[6] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[7] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[6]_i_2__4_n_0 ),
        .O(\mda_reg[10]_0 [5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__5 
       (.I0(\mda_reg_n_0_[6] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[7] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[6]_i_2__5_n_0 ),
        .O(\mda_reg[10]_1 [5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__6 
       (.I0(\mda_reg_n_0_[6] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\mda_reg_n_0_[7] ),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[6]_i_2__6_n_0 ),
        .O(\mda_reg[10]_2 [5]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__3 
       (.I0(\da_reg_n_0_[6] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[7] ),
        .O(\p[6]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__4 
       (.I0(\da_reg_n_0_[6] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[7] ),
        .O(\p[6]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__5 
       (.I0(\da_reg_n_0_[6] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[7] ),
        .O(\p[6]_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__6 
       (.I0(\da_reg_n_0_[6] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\da_reg_n_0_[7] ),
        .O(\p[6]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__3 
       (.I0(\mda_reg_n_0_[7] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[8] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[7]_i_2__3_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__4 
       (.I0(\mda_reg_n_0_[7] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[8] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[7]_i_2__4_n_0 ),
        .O(\mda_reg[10]_0 [6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__5 
       (.I0(\mda_reg_n_0_[7] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[8] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[7]_i_2__5_n_0 ),
        .O(\mda_reg[10]_1 [6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__6 
       (.I0(\mda_reg_n_0_[7] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\mda_reg_n_0_[8] ),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[7]_i_2__6_n_0 ),
        .O(\mda_reg[10]_2 [6]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__3 
       (.I0(\da_reg_n_0_[7] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[8] ),
        .O(\p[7]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__4 
       (.I0(\da_reg_n_0_[7] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[8] ),
        .O(\p[7]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__5 
       (.I0(\da_reg_n_0_[7] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[8] ),
        .O(\p[7]_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__6 
       (.I0(\da_reg_n_0_[7] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\da_reg_n_0_[8] ),
        .O(\p[7]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[8]_i_1__3 
       (.I0(\mda_reg_n_0_[8] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[9] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[8]_i_2__3_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[8]_i_1__4 
       (.I0(\mda_reg_n_0_[8] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[9] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[8]_i_2__4_n_0 ),
        .O(\mda_reg[10]_0 [7]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[8]_i_1__5 
       (.I0(\mda_reg_n_0_[8] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[9] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[8]_i_2__5_n_0 ),
        .O(\mda_reg[10]_1 [7]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[8]_i_1__6 
       (.I0(\mda_reg_n_0_[8] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\mda_reg_n_0_[9] ),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[8]_i_2__6_n_0 ),
        .O(\mda_reg[10]_2 [7]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[8]_i_2__3 
       (.I0(\da_reg_n_0_[8] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[9] ),
        .O(\p[8]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[8]_i_2__4 
       (.I0(\da_reg_n_0_[8] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[9] ),
        .O(\p[8]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[8]_i_2__5 
       (.I0(\da_reg_n_0_[8] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[9] ),
        .O(\p[8]_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[8]_i_2__6 
       (.I0(\da_reg_n_0_[8] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\da_reg_n_0_[9] ),
        .O(\p[8]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[9]_i_1__3 
       (.I0(\mda_reg_n_0_[9] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[10] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[9]_i_2__3_n_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[9]_i_1__4 
       (.I0(\mda_reg_n_0_[9] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[10] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[9]_i_2__4_n_0 ),
        .O(\mda_reg[10]_0 [8]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[9]_i_1__5 
       (.I0(\mda_reg_n_0_[9] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[10] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[9]_i_2__5_n_0 ),
        .O(\mda_reg[10]_1 [8]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[9]_i_1__6 
       (.I0(\mda_reg_n_0_[9] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\mda_reg_n_0_[10] ),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[9]_i_2__6_n_0 ),
        .O(\mda_reg[10]_2 [8]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[9]_i_2__3 
       (.I0(\da_reg_n_0_[9] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[10] ),
        .O(\p[9]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[9]_i_2__4 
       (.I0(\da_reg_n_0_[9] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[10] ),
        .O(\p[9]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[9]_i_2__5 
       (.I0(\da_reg_n_0_[9] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[10] ),
        .O(\p[9]_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[9]_i_2__6 
       (.I0(\da_reg_n_0_[9] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\da_reg_n_0_[10] ),
        .O(\p[9]_i_2__6_n_0 ));
endmodule

(* ORIG_REF_NAME = "Partial_products" *) 
module Partial_products_110
   (\ma_reg[11]_0 ,
    \da_reg[1]_0 ,
    D,
    \mda_reg[10]_0 ,
    \mda_reg[10]_1 ,
    \mda_reg[10]_2 ,
    \ma_reg[1]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \mda_reg[3]_0 ,
    Q,
    \mda_reg[4]_0 ,
    \mda_reg[5]_0 ,
    \mda_reg[6]_0 ,
    \mda_reg[7]_0 ,
    \mda_reg[8]_0 ,
    \mda_reg[9]_0 ,
    \mda_reg[10]_3 ,
    \ma_reg[11]_1 ,
    \p_reg[1] ,
    \p_reg[1]_0 ,
    \p_reg[1]_1 ,
    \p_reg[1]_2 );
  output [0:0]\ma_reg[11]_0 ;
  output [0:0]\da_reg[1]_0 ;
  output [9:0]D;
  output [9:0]\mda_reg[10]_0 ;
  output [9:0]\mda_reg[10]_1 ;
  output [9:0]\mda_reg[10]_2 ;
  input \ma_reg[1]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \mda_reg[3]_0 ;
  input [9:0]Q;
  input \mda_reg[4]_0 ;
  input \mda_reg[5]_0 ;
  input \mda_reg[6]_0 ;
  input \mda_reg[7]_0 ;
  input \mda_reg[8]_0 ;
  input \mda_reg[9]_0 ;
  input \mda_reg[10]_3 ;
  input \ma_reg[11]_1 ;
  input [2:0]\p_reg[1] ;
  input [2:0]\p_reg[1]_0 ;
  input [2:0]\p_reg[1]_1 ;
  input [2:0]\p_reg[1]_2 ;

  wire [9:0]D;
  wire [9:0]Q;
  wire clk_IBUF_BUFG;
  wire [10:3]da;
  wire [0:0]\da_reg[1]_0 ;
  wire [1:1]exa;
  wire [1:1]ma;
  wire [0:0]\ma_reg[11]_0 ;
  wire \ma_reg[11]_1 ;
  wire \ma_reg[1]_0 ;
  wire [10:3]mda;
  wire [9:0]\mda_reg[10]_0 ;
  wire [9:0]\mda_reg[10]_1 ;
  wire [9:0]\mda_reg[10]_2 ;
  wire \mda_reg[10]_3 ;
  wire \mda_reg[3]_0 ;
  wire \mda_reg[4]_0 ;
  wire \mda_reg[5]_0 ;
  wire \mda_reg[6]_0 ;
  wire \mda_reg[7]_0 ;
  wire \mda_reg[8]_0 ;
  wire \mda_reg[9]_0 ;
  wire \p[2]_i_2__0_n_0 ;
  wire \p[2]_i_2__1_n_0 ;
  wire \p[2]_i_2__2_n_0 ;
  wire \p[2]_i_2_n_0 ;
  wire \p[3]_i_2__0_n_0 ;
  wire \p[3]_i_2__1_n_0 ;
  wire \p[3]_i_2__2_n_0 ;
  wire \p[3]_i_2_n_0 ;
  wire \p[4]_i_2__0_n_0 ;
  wire \p[4]_i_2__1_n_0 ;
  wire \p[4]_i_2__2_n_0 ;
  wire \p[4]_i_2_n_0 ;
  wire \p[5]_i_2__0_n_0 ;
  wire \p[5]_i_2__1_n_0 ;
  wire \p[5]_i_2__2_n_0 ;
  wire \p[5]_i_2_n_0 ;
  wire \p[6]_i_2__0_n_0 ;
  wire \p[6]_i_2__1_n_0 ;
  wire \p[6]_i_2__2_n_0 ;
  wire \p[6]_i_2_n_0 ;
  wire \p[7]_i_2__0_n_0 ;
  wire \p[7]_i_2__1_n_0 ;
  wire \p[7]_i_2__2_n_0 ;
  wire \p[7]_i_2_n_0 ;
  wire \p[8]_i_2__0_n_0 ;
  wire \p[8]_i_2__1_n_0 ;
  wire \p[8]_i_2__2_n_0 ;
  wire \p[8]_i_2_n_0 ;
  wire \p[9]_i_2__0_n_0 ;
  wire \p[9]_i_2__1_n_0 ;
  wire \p[9]_i_2__2_n_0 ;
  wire \p[9]_i_2_n_0 ;
  wire [2:0]\p_reg[1] ;
  wire [2:0]\p_reg[1]_0 ;
  wire [2:0]\p_reg[1]_1 ;
  wire [2:0]\p_reg[1]_2 ;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \da_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[9]),
        .Q(da[10]));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[0]),
        .Q(\da_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[2]),
        .Q(da[3]));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[3]),
        .Q(da[4]));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[4]),
        .Q(da[5]));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[5]),
        .Q(da[6]));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[6]),
        .Q(da[7]));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[7]),
        .Q(da[8]));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[8]),
        .Q(da[9]));
  FDCE #(
    .INIT(1'b0)) 
    \exa_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[1]),
        .Q(exa));
  FDCE #(
    .INIT(1'b0)) 
    \ma_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\ma_reg[11]_1 ),
        .Q(\ma_reg[11]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ma_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\ma_reg[1]_0 ),
        .Q(ma));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[10]_3 ),
        .Q(mda[10]));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[3]_0 ),
        .Q(mda[3]));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[4]_0 ),
        .Q(mda[4]));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[5]_0 ),
        .Q(mda[5]));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[6]_0 ),
        .Q(mda[6]));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[7]_0 ),
        .Q(mda[7]));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[8]_0 ),
        .Q(mda[8]));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[9]_0 ),
        .Q(mda[9]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[10]_i_1 
       (.I0(mda[10]),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1] [2]),
        .I3(\p_reg[1] [1]),
        .I4(\p_reg[1] [0]),
        .I5(da[10]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[10]_i_1__0 
       (.I0(mda[10]),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1]_0 [2]),
        .I3(\p_reg[1]_0 [1]),
        .I4(\p_reg[1]_0 [0]),
        .I5(da[10]),
        .O(\mda_reg[10]_0 [9]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[10]_i_1__1 
       (.I0(mda[10]),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1]_1 [2]),
        .I3(\p_reg[1]_1 [1]),
        .I4(\p_reg[1]_1 [0]),
        .I5(da[10]),
        .O(\mda_reg[10]_1 [9]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[10]_i_1__2 
       (.I0(mda[10]),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1]_2 [2]),
        .I3(\p_reg[1]_2 [1]),
        .I4(\p_reg[1]_2 [0]),
        .I5(da[10]),
        .O(\mda_reg[10]_2 [9]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1 
       (.I0(ma),
        .I1(\p_reg[1] [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1] [1]),
        .I4(\p_reg[1] [0]),
        .I5(exa),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__0 
       (.I0(ma),
        .I1(\p_reg[1]_0 [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1]_0 [1]),
        .I4(\p_reg[1]_0 [0]),
        .I5(exa),
        .O(\mda_reg[10]_0 [0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__1 
       (.I0(ma),
        .I1(\p_reg[1]_1 [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1]_1 [1]),
        .I4(\p_reg[1]_1 [0]),
        .I5(exa),
        .O(\mda_reg[10]_1 [0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__2 
       (.I0(ma),
        .I1(\p_reg[1]_2 [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1]_2 [1]),
        .I4(\p_reg[1]_2 [0]),
        .I5(exa),
        .O(\mda_reg[10]_2 [0]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1 
       (.I0(ma),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(mda[3]),
        .I4(\p_reg[1] [2]),
        .I5(\p[2]_i_2_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__0 
       (.I0(ma),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(mda[3]),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[2]_i_2__0_n_0 ),
        .O(\mda_reg[10]_0 [1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__1 
       (.I0(ma),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(mda[3]),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[2]_i_2__1_n_0 ),
        .O(\mda_reg[10]_1 [1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__2 
       (.I0(ma),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(mda[3]),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[2]_i_2__2_n_0 ),
        .O(\mda_reg[10]_2 [1]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2 
       (.I0(exa),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(da[3]),
        .O(\p[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__0 
       (.I0(exa),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(da[3]),
        .O(\p[2]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__1 
       (.I0(exa),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(da[3]),
        .O(\p[2]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__2 
       (.I0(exa),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(da[3]),
        .O(\p[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1 
       (.I0(mda[3]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(mda[4]),
        .I4(\p_reg[1] [2]),
        .I5(\p[3]_i_2_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__0 
       (.I0(mda[3]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(mda[4]),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[3]_i_2__0_n_0 ),
        .O(\mda_reg[10]_0 [2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__1 
       (.I0(mda[3]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(mda[4]),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[3]_i_2__1_n_0 ),
        .O(\mda_reg[10]_1 [2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__2 
       (.I0(mda[3]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(mda[4]),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[3]_i_2__2_n_0 ),
        .O(\mda_reg[10]_2 [2]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2 
       (.I0(da[3]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(da[4]),
        .O(\p[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__0 
       (.I0(da[3]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(da[4]),
        .O(\p[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__1 
       (.I0(da[3]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(da[4]),
        .O(\p[3]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__2 
       (.I0(da[3]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(da[4]),
        .O(\p[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1 
       (.I0(mda[4]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(mda[5]),
        .I4(\p_reg[1] [2]),
        .I5(\p[4]_i_2_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__0 
       (.I0(mda[4]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(mda[5]),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[4]_i_2__0_n_0 ),
        .O(\mda_reg[10]_0 [3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__1 
       (.I0(mda[4]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(mda[5]),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[4]_i_2__1_n_0 ),
        .O(\mda_reg[10]_1 [3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__2 
       (.I0(mda[4]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(mda[5]),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[4]_i_2__2_n_0 ),
        .O(\mda_reg[10]_2 [3]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2 
       (.I0(da[4]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(da[5]),
        .O(\p[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__0 
       (.I0(da[4]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(da[5]),
        .O(\p[4]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__1 
       (.I0(da[4]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(da[5]),
        .O(\p[4]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__2 
       (.I0(da[4]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(da[5]),
        .O(\p[4]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1 
       (.I0(mda[5]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(mda[6]),
        .I4(\p_reg[1] [2]),
        .I5(\p[5]_i_2_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__0 
       (.I0(mda[5]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(mda[6]),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[5]_i_2__0_n_0 ),
        .O(\mda_reg[10]_0 [4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__1 
       (.I0(mda[5]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(mda[6]),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[5]_i_2__1_n_0 ),
        .O(\mda_reg[10]_1 [4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__2 
       (.I0(mda[5]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(mda[6]),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[5]_i_2__2_n_0 ),
        .O(\mda_reg[10]_2 [4]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2 
       (.I0(da[5]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(da[6]),
        .O(\p[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__0 
       (.I0(da[5]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(da[6]),
        .O(\p[5]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__1 
       (.I0(da[5]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(da[6]),
        .O(\p[5]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__2 
       (.I0(da[5]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(da[6]),
        .O(\p[5]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1 
       (.I0(mda[6]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(mda[7]),
        .I4(\p_reg[1] [2]),
        .I5(\p[6]_i_2_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__0 
       (.I0(mda[6]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(mda[7]),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[6]_i_2__0_n_0 ),
        .O(\mda_reg[10]_0 [5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__1 
       (.I0(mda[6]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(mda[7]),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[6]_i_2__1_n_0 ),
        .O(\mda_reg[10]_1 [5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__2 
       (.I0(mda[6]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(mda[7]),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[6]_i_2__2_n_0 ),
        .O(\mda_reg[10]_2 [5]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2 
       (.I0(da[6]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(da[7]),
        .O(\p[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__0 
       (.I0(da[6]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(da[7]),
        .O(\p[6]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__1 
       (.I0(da[6]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(da[7]),
        .O(\p[6]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__2 
       (.I0(da[6]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(da[7]),
        .O(\p[6]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1 
       (.I0(mda[7]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(mda[8]),
        .I4(\p_reg[1] [2]),
        .I5(\p[7]_i_2_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__0 
       (.I0(mda[7]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(mda[8]),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[7]_i_2__0_n_0 ),
        .O(\mda_reg[10]_0 [6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__1 
       (.I0(mda[7]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(mda[8]),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[7]_i_2__1_n_0 ),
        .O(\mda_reg[10]_1 [6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__2 
       (.I0(mda[7]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(mda[8]),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[7]_i_2__2_n_0 ),
        .O(\mda_reg[10]_2 [6]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2 
       (.I0(da[7]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(da[8]),
        .O(\p[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__0 
       (.I0(da[7]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(da[8]),
        .O(\p[7]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__1 
       (.I0(da[7]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(da[8]),
        .O(\p[7]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__2 
       (.I0(da[7]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(da[8]),
        .O(\p[7]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[8]_i_1 
       (.I0(mda[8]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(mda[9]),
        .I4(\p_reg[1] [2]),
        .I5(\p[8]_i_2_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[8]_i_1__0 
       (.I0(mda[8]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(mda[9]),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[8]_i_2__0_n_0 ),
        .O(\mda_reg[10]_0 [7]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[8]_i_1__1 
       (.I0(mda[8]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(mda[9]),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[8]_i_2__1_n_0 ),
        .O(\mda_reg[10]_1 [7]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[8]_i_1__2 
       (.I0(mda[8]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(mda[9]),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[8]_i_2__2_n_0 ),
        .O(\mda_reg[10]_2 [7]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[8]_i_2 
       (.I0(da[8]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(da[9]),
        .O(\p[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[8]_i_2__0 
       (.I0(da[8]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(da[9]),
        .O(\p[8]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[8]_i_2__1 
       (.I0(da[8]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(da[9]),
        .O(\p[8]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[8]_i_2__2 
       (.I0(da[8]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(da[9]),
        .O(\p[8]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[9]_i_1 
       (.I0(mda[9]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(mda[10]),
        .I4(\p_reg[1] [2]),
        .I5(\p[9]_i_2_n_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[9]_i_1__0 
       (.I0(mda[9]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(mda[10]),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[9]_i_2__0_n_0 ),
        .O(\mda_reg[10]_0 [8]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[9]_i_1__1 
       (.I0(mda[9]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(mda[10]),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[9]_i_2__1_n_0 ),
        .O(\mda_reg[10]_1 [8]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[9]_i_1__2 
       (.I0(mda[9]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(mda[10]),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[9]_i_2__2_n_0 ),
        .O(\mda_reg[10]_2 [8]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[9]_i_2 
       (.I0(da[9]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(da[10]),
        .O(\p[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[9]_i_2__0 
       (.I0(da[9]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(da[10]),
        .O(\p[9]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[9]_i_2__1 
       (.I0(da[9]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(da[10]),
        .O(\p[9]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[9]_i_2__2 
       (.I0(da[9]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(da[10]),
        .O(\p[9]_i_2__2_n_0 ));
endmodule

(* ORIG_REF_NAME = "Partial_products" *) 
module Partial_products_291
   (\da_reg[1]_0 ,
    \ma_reg[11]_0 ,
    D,
    \mda_reg[10]_0 ,
    \mda_reg[10]_1 ,
    \mda_reg[10]_2 ,
    \ma_reg[1]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \mda_reg[3]_0 ,
    Q,
    \mda_reg[4]_0 ,
    \mda_reg[5]_0 ,
    \mda_reg[6]_0 ,
    \mda_reg[7]_0 ,
    \mda_reg[8]_0 ,
    \mda_reg[9]_0 ,
    \mda_reg[10]_3 ,
    \ma_reg[11]_1 ,
    \p_reg[1] ,
    \p_reg[1]_0 ,
    \p_reg[1]_1 ,
    \p_reg[1]_2 );
  output \da_reg[1]_0 ;
  output \ma_reg[11]_0 ;
  output [9:0]D;
  output [9:0]\mda_reg[10]_0 ;
  output [9:0]\mda_reg[10]_1 ;
  output [9:0]\mda_reg[10]_2 ;
  input \ma_reg[1]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \mda_reg[3]_0 ;
  input [9:0]Q;
  input \mda_reg[4]_0 ;
  input \mda_reg[5]_0 ;
  input \mda_reg[6]_0 ;
  input \mda_reg[7]_0 ;
  input \mda_reg[8]_0 ;
  input \mda_reg[9]_0 ;
  input \mda_reg[10]_3 ;
  input \ma_reg[11]_1 ;
  input [2:0]\p_reg[1] ;
  input [2:0]\p_reg[1]_0 ;
  input [2:0]\p_reg[1]_1 ;
  input [2:0]\p_reg[1]_2 ;

  wire [9:0]D;
  wire [9:0]Q;
  wire clk_IBUF_BUFG;
  wire \da_reg[1]_0 ;
  wire \da_reg_n_0_[10] ;
  wire \da_reg_n_0_[3] ;
  wire \da_reg_n_0_[4] ;
  wire \da_reg_n_0_[5] ;
  wire \da_reg_n_0_[6] ;
  wire \da_reg_n_0_[7] ;
  wire \da_reg_n_0_[8] ;
  wire \da_reg_n_0_[9] ;
  wire \exa_reg_n_0_[1] ;
  wire \ma_reg[11]_0 ;
  wire \ma_reg[11]_1 ;
  wire \ma_reg[1]_0 ;
  wire \ma_reg_n_0_[1] ;
  wire [9:0]\mda_reg[10]_0 ;
  wire [9:0]\mda_reg[10]_1 ;
  wire [9:0]\mda_reg[10]_2 ;
  wire \mda_reg[10]_3 ;
  wire \mda_reg[3]_0 ;
  wire \mda_reg[4]_0 ;
  wire \mda_reg[5]_0 ;
  wire \mda_reg[6]_0 ;
  wire \mda_reg[7]_0 ;
  wire \mda_reg[8]_0 ;
  wire \mda_reg[9]_0 ;
  wire \mda_reg_n_0_[10] ;
  wire \mda_reg_n_0_[3] ;
  wire \mda_reg_n_0_[4] ;
  wire \mda_reg_n_0_[5] ;
  wire \mda_reg_n_0_[6] ;
  wire \mda_reg_n_0_[7] ;
  wire \mda_reg_n_0_[8] ;
  wire \mda_reg_n_0_[9] ;
  wire \p[2]_i_2__27_n_0 ;
  wire \p[2]_i_2__28_n_0 ;
  wire \p[2]_i_2__29_n_0 ;
  wire \p[2]_i_2__30_n_0 ;
  wire \p[3]_i_2__27_n_0 ;
  wire \p[3]_i_2__28_n_0 ;
  wire \p[3]_i_2__29_n_0 ;
  wire \p[3]_i_2__30_n_0 ;
  wire \p[4]_i_2__27_n_0 ;
  wire \p[4]_i_2__28_n_0 ;
  wire \p[4]_i_2__29_n_0 ;
  wire \p[4]_i_2__30_n_0 ;
  wire \p[5]_i_2__27_n_0 ;
  wire \p[5]_i_2__28_n_0 ;
  wire \p[5]_i_2__29_n_0 ;
  wire \p[5]_i_2__30_n_0 ;
  wire \p[6]_i_2__27_n_0 ;
  wire \p[6]_i_2__28_n_0 ;
  wire \p[6]_i_2__29_n_0 ;
  wire \p[6]_i_2__30_n_0 ;
  wire \p[7]_i_2__27_n_0 ;
  wire \p[7]_i_2__28_n_0 ;
  wire \p[7]_i_2__29_n_0 ;
  wire \p[7]_i_2__30_n_0 ;
  wire \p[8]_i_2__19_n_0 ;
  wire \p[8]_i_2__20_n_0 ;
  wire \p[8]_i_2__21_n_0 ;
  wire \p[8]_i_2__22_n_0 ;
  wire \p[9]_i_2__19_n_0 ;
  wire \p[9]_i_2__20_n_0 ;
  wire \p[9]_i_2__21_n_0 ;
  wire \p[9]_i_2__22_n_0 ;
  wire [2:0]\p_reg[1] ;
  wire [2:0]\p_reg[1]_0 ;
  wire [2:0]\p_reg[1]_1 ;
  wire [2:0]\p_reg[1]_2 ;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \da_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[9]),
        .Q(\da_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[0]),
        .Q(\da_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[2]),
        .Q(\da_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[3]),
        .Q(\da_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[4]),
        .Q(\da_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[5]),
        .Q(\da_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[6]),
        .Q(\da_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[7]),
        .Q(\da_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[8]),
        .Q(\da_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \exa_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[1]),
        .Q(\exa_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ma_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\ma_reg[11]_1 ),
        .Q(\ma_reg[11]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ma_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\ma_reg[1]_0 ),
        .Q(\ma_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[10]_3 ),
        .Q(\mda_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[3]_0 ),
        .Q(\mda_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[4]_0 ),
        .Q(\mda_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[5]_0 ),
        .Q(\mda_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[6]_0 ),
        .Q(\mda_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[7]_0 ),
        .Q(\mda_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[8]_0 ),
        .Q(\mda_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[9]_0 ),
        .Q(\mda_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[10]_i_1__19 
       (.I0(\mda_reg_n_0_[10] ),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1] [2]),
        .I3(\p_reg[1] [1]),
        .I4(\p_reg[1] [0]),
        .I5(\da_reg_n_0_[10] ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[10]_i_1__20 
       (.I0(\mda_reg_n_0_[10] ),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1]_0 [2]),
        .I3(\p_reg[1]_0 [1]),
        .I4(\p_reg[1]_0 [0]),
        .I5(\da_reg_n_0_[10] ),
        .O(\mda_reg[10]_0 [9]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[10]_i_1__21 
       (.I0(\mda_reg_n_0_[10] ),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1]_1 [2]),
        .I3(\p_reg[1]_1 [1]),
        .I4(\p_reg[1]_1 [0]),
        .I5(\da_reg_n_0_[10] ),
        .O(\mda_reg[10]_1 [9]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[10]_i_1__22 
       (.I0(\mda_reg_n_0_[10] ),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1]_2 [2]),
        .I3(\p_reg[1]_2 [1]),
        .I4(\p_reg[1]_2 [0]),
        .I5(\da_reg_n_0_[10] ),
        .O(\mda_reg[10]_2 [9]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__27 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1] [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1] [1]),
        .I4(\p_reg[1] [0]),
        .I5(\exa_reg_n_0_[1] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__28 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_0 [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1]_0 [1]),
        .I4(\p_reg[1]_0 [0]),
        .I5(\exa_reg_n_0_[1] ),
        .O(\mda_reg[10]_0 [0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__29 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_1 [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1]_1 [1]),
        .I4(\p_reg[1]_1 [0]),
        .I5(\exa_reg_n_0_[1] ),
        .O(\mda_reg[10]_1 [0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__30 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_2 [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1]_2 [1]),
        .I4(\p_reg[1]_2 [0]),
        .I5(\exa_reg_n_0_[1] ),
        .O(\mda_reg[10]_2 [0]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__27 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[3] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[2]_i_2__27_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__28 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[3] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[2]_i_2__28_n_0 ),
        .O(\mda_reg[10]_0 [1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__29 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[3] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[2]_i_2__29_n_0 ),
        .O(\mda_reg[10]_1 [1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__30 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\mda_reg_n_0_[3] ),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[2]_i_2__30_n_0 ),
        .O(\mda_reg[10]_2 [1]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__27 
       (.I0(\exa_reg_n_0_[1] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[3] ),
        .O(\p[2]_i_2__27_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__28 
       (.I0(\exa_reg_n_0_[1] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[3] ),
        .O(\p[2]_i_2__28_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__29 
       (.I0(\exa_reg_n_0_[1] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[3] ),
        .O(\p[2]_i_2__29_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__30 
       (.I0(\exa_reg_n_0_[1] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\da_reg_n_0_[3] ),
        .O(\p[2]_i_2__30_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__27 
       (.I0(\mda_reg_n_0_[3] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[4] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[3]_i_2__27_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__28 
       (.I0(\mda_reg_n_0_[3] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[4] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[3]_i_2__28_n_0 ),
        .O(\mda_reg[10]_0 [2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__29 
       (.I0(\mda_reg_n_0_[3] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[4] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[3]_i_2__29_n_0 ),
        .O(\mda_reg[10]_1 [2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__30 
       (.I0(\mda_reg_n_0_[3] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\mda_reg_n_0_[4] ),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[3]_i_2__30_n_0 ),
        .O(\mda_reg[10]_2 [2]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__27 
       (.I0(\da_reg_n_0_[3] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[4] ),
        .O(\p[3]_i_2__27_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__28 
       (.I0(\da_reg_n_0_[3] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[4] ),
        .O(\p[3]_i_2__28_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__29 
       (.I0(\da_reg_n_0_[3] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[4] ),
        .O(\p[3]_i_2__29_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__30 
       (.I0(\da_reg_n_0_[3] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\da_reg_n_0_[4] ),
        .O(\p[3]_i_2__30_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__27 
       (.I0(\mda_reg_n_0_[4] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[5] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[4]_i_2__27_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__28 
       (.I0(\mda_reg_n_0_[4] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[5] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[4]_i_2__28_n_0 ),
        .O(\mda_reg[10]_0 [3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__29 
       (.I0(\mda_reg_n_0_[4] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[5] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[4]_i_2__29_n_0 ),
        .O(\mda_reg[10]_1 [3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__30 
       (.I0(\mda_reg_n_0_[4] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\mda_reg_n_0_[5] ),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[4]_i_2__30_n_0 ),
        .O(\mda_reg[10]_2 [3]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__27 
       (.I0(\da_reg_n_0_[4] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[5] ),
        .O(\p[4]_i_2__27_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__28 
       (.I0(\da_reg_n_0_[4] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[5] ),
        .O(\p[4]_i_2__28_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__29 
       (.I0(\da_reg_n_0_[4] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[5] ),
        .O(\p[4]_i_2__29_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__30 
       (.I0(\da_reg_n_0_[4] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\da_reg_n_0_[5] ),
        .O(\p[4]_i_2__30_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__27 
       (.I0(\mda_reg_n_0_[5] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[6] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[5]_i_2__27_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__28 
       (.I0(\mda_reg_n_0_[5] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[6] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[5]_i_2__28_n_0 ),
        .O(\mda_reg[10]_0 [4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__29 
       (.I0(\mda_reg_n_0_[5] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[6] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[5]_i_2__29_n_0 ),
        .O(\mda_reg[10]_1 [4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__30 
       (.I0(\mda_reg_n_0_[5] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\mda_reg_n_0_[6] ),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[5]_i_2__30_n_0 ),
        .O(\mda_reg[10]_2 [4]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__27 
       (.I0(\da_reg_n_0_[5] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[6] ),
        .O(\p[5]_i_2__27_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__28 
       (.I0(\da_reg_n_0_[5] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[6] ),
        .O(\p[5]_i_2__28_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__29 
       (.I0(\da_reg_n_0_[5] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[6] ),
        .O(\p[5]_i_2__29_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__30 
       (.I0(\da_reg_n_0_[5] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\da_reg_n_0_[6] ),
        .O(\p[5]_i_2__30_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__27 
       (.I0(\mda_reg_n_0_[6] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[7] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[6]_i_2__27_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__28 
       (.I0(\mda_reg_n_0_[6] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[7] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[6]_i_2__28_n_0 ),
        .O(\mda_reg[10]_0 [5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__29 
       (.I0(\mda_reg_n_0_[6] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[7] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[6]_i_2__29_n_0 ),
        .O(\mda_reg[10]_1 [5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__30 
       (.I0(\mda_reg_n_0_[6] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\mda_reg_n_0_[7] ),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[6]_i_2__30_n_0 ),
        .O(\mda_reg[10]_2 [5]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__27 
       (.I0(\da_reg_n_0_[6] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[7] ),
        .O(\p[6]_i_2__27_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__28 
       (.I0(\da_reg_n_0_[6] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[7] ),
        .O(\p[6]_i_2__28_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__29 
       (.I0(\da_reg_n_0_[6] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[7] ),
        .O(\p[6]_i_2__29_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__30 
       (.I0(\da_reg_n_0_[6] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\da_reg_n_0_[7] ),
        .O(\p[6]_i_2__30_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__27 
       (.I0(\mda_reg_n_0_[7] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[8] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[7]_i_2__27_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__28 
       (.I0(\mda_reg_n_0_[7] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[8] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[7]_i_2__28_n_0 ),
        .O(\mda_reg[10]_0 [6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__29 
       (.I0(\mda_reg_n_0_[7] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[8] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[7]_i_2__29_n_0 ),
        .O(\mda_reg[10]_1 [6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__30 
       (.I0(\mda_reg_n_0_[7] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\mda_reg_n_0_[8] ),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[7]_i_2__30_n_0 ),
        .O(\mda_reg[10]_2 [6]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__27 
       (.I0(\da_reg_n_0_[7] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[8] ),
        .O(\p[7]_i_2__27_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__28 
       (.I0(\da_reg_n_0_[7] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[8] ),
        .O(\p[7]_i_2__28_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__29 
       (.I0(\da_reg_n_0_[7] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[8] ),
        .O(\p[7]_i_2__29_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__30 
       (.I0(\da_reg_n_0_[7] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\da_reg_n_0_[8] ),
        .O(\p[7]_i_2__30_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[8]_i_1__27 
       (.I0(\mda_reg_n_0_[8] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[9] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[8]_i_2__19_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[8]_i_1__28 
       (.I0(\mda_reg_n_0_[8] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[9] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[8]_i_2__20_n_0 ),
        .O(\mda_reg[10]_0 [7]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[8]_i_1__29 
       (.I0(\mda_reg_n_0_[8] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[9] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[8]_i_2__21_n_0 ),
        .O(\mda_reg[10]_1 [7]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[8]_i_1__30 
       (.I0(\mda_reg_n_0_[8] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\mda_reg_n_0_[9] ),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[8]_i_2__22_n_0 ),
        .O(\mda_reg[10]_2 [7]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[8]_i_2__19 
       (.I0(\da_reg_n_0_[8] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[9] ),
        .O(\p[8]_i_2__19_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[8]_i_2__20 
       (.I0(\da_reg_n_0_[8] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[9] ),
        .O(\p[8]_i_2__20_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[8]_i_2__21 
       (.I0(\da_reg_n_0_[8] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[9] ),
        .O(\p[8]_i_2__21_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[8]_i_2__22 
       (.I0(\da_reg_n_0_[8] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\da_reg_n_0_[9] ),
        .O(\p[8]_i_2__22_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[9]_i_1__19 
       (.I0(\mda_reg_n_0_[9] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[10] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[9]_i_2__19_n_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[9]_i_1__20 
       (.I0(\mda_reg_n_0_[9] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[10] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[9]_i_2__20_n_0 ),
        .O(\mda_reg[10]_0 [8]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[9]_i_1__21 
       (.I0(\mda_reg_n_0_[9] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[10] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[9]_i_2__21_n_0 ),
        .O(\mda_reg[10]_1 [8]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[9]_i_1__22 
       (.I0(\mda_reg_n_0_[9] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\mda_reg_n_0_[10] ),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[9]_i_2__22_n_0 ),
        .O(\mda_reg[10]_2 [8]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[9]_i_2__19 
       (.I0(\da_reg_n_0_[9] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[10] ),
        .O(\p[9]_i_2__19_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[9]_i_2__20 
       (.I0(\da_reg_n_0_[9] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[10] ),
        .O(\p[9]_i_2__20_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[9]_i_2__21 
       (.I0(\da_reg_n_0_[9] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[10] ),
        .O(\p[9]_i_2__21_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[9]_i_2__22 
       (.I0(\da_reg_n_0_[9] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\da_reg_n_0_[10] ),
        .O(\p[9]_i_2__22_n_0 ));
endmodule

(* ORIG_REF_NAME = "Partial_products" *) 
module Partial_products_336
   (\da_reg[1]_0 ,
    \ma_reg[11]_0 ,
    D,
    \mda_reg[8]_0 ,
    \mda_reg[8]_1 ,
    \mda_reg[8]_2 ,
    \ma_reg[1]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \mda_reg[3]_0 ,
    \exa_reg[1]_0 ,
    \da_reg[3]_0 ,
    \mda_reg[4]_0 ,
    \da_reg[4]_0 ,
    \da_reg[1]_1 ,
    \mda_reg[5]_0 ,
    \da_reg[5]_0 ,
    \mda_reg[6]_0 ,
    \da_reg[6]_0 ,
    \mda_reg[7]_0 ,
    \da_reg[7]_0 ,
    \mda_reg[8]_3 ,
    \da_reg[8]_0 ,
    \ma_reg[11]_1 ,
    Q,
    \p_reg[1] ,
    \p_reg[1]_0 ,
    \p_reg[1]_1 );
  output \da_reg[1]_0 ;
  output \ma_reg[11]_0 ;
  output [7:0]D;
  output [7:0]\mda_reg[8]_0 ;
  output [7:0]\mda_reg[8]_1 ;
  output [7:0]\mda_reg[8]_2 ;
  input \ma_reg[1]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \mda_reg[3]_0 ;
  input \exa_reg[1]_0 ;
  input \da_reg[3]_0 ;
  input \mda_reg[4]_0 ;
  input \da_reg[4]_0 ;
  input \da_reg[1]_1 ;
  input \mda_reg[5]_0 ;
  input \da_reg[5]_0 ;
  input \mda_reg[6]_0 ;
  input \da_reg[6]_0 ;
  input \mda_reg[7]_0 ;
  input \da_reg[7]_0 ;
  input \mda_reg[8]_3 ;
  input \da_reg[8]_0 ;
  input \ma_reg[11]_1 ;
  input [2:0]Q;
  input [2:0]\p_reg[1] ;
  input [2:0]\p_reg[1]_0 ;
  input [2:0]\p_reg[1]_1 ;

  wire [7:0]D;
  wire [2:0]Q;
  wire clk_IBUF_BUFG;
  wire \da_reg[1]_0 ;
  wire \da_reg[1]_1 ;
  wire \da_reg[3]_0 ;
  wire \da_reg[4]_0 ;
  wire \da_reg[5]_0 ;
  wire \da_reg[6]_0 ;
  wire \da_reg[7]_0 ;
  wire \da_reg[8]_0 ;
  wire \da_reg_n_0_[3] ;
  wire \da_reg_n_0_[4] ;
  wire \da_reg_n_0_[5] ;
  wire \da_reg_n_0_[6] ;
  wire \da_reg_n_0_[7] ;
  wire \da_reg_n_0_[8] ;
  wire \exa_reg[1]_0 ;
  wire \exa_reg_n_0_[1] ;
  wire \ma_reg[11]_0 ;
  wire \ma_reg[11]_1 ;
  wire \ma_reg[1]_0 ;
  wire \ma_reg_n_0_[1] ;
  wire \mda_reg[3]_0 ;
  wire \mda_reg[4]_0 ;
  wire \mda_reg[5]_0 ;
  wire \mda_reg[6]_0 ;
  wire \mda_reg[7]_0 ;
  wire [7:0]\mda_reg[8]_0 ;
  wire [7:0]\mda_reg[8]_1 ;
  wire [7:0]\mda_reg[8]_2 ;
  wire \mda_reg[8]_3 ;
  wire \mda_reg_n_0_[3] ;
  wire \mda_reg_n_0_[4] ;
  wire \mda_reg_n_0_[5] ;
  wire \mda_reg_n_0_[6] ;
  wire \mda_reg_n_0_[7] ;
  wire \mda_reg_n_0_[8] ;
  wire \p[2]_i_2__31_n_0 ;
  wire \p[2]_i_2__32_n_0 ;
  wire \p[2]_i_2__33_n_0 ;
  wire \p[2]_i_2__34_n_0 ;
  wire \p[3]_i_2__31_n_0 ;
  wire \p[3]_i_2__32_n_0 ;
  wire \p[3]_i_2__33_n_0 ;
  wire \p[3]_i_2__34_n_0 ;
  wire \p[4]_i_2__31_n_0 ;
  wire \p[4]_i_2__32_n_0 ;
  wire \p[4]_i_2__33_n_0 ;
  wire \p[4]_i_2__34_n_0 ;
  wire \p[5]_i_2__31_n_0 ;
  wire \p[5]_i_2__32_n_0 ;
  wire \p[5]_i_2__33_n_0 ;
  wire \p[5]_i_2__34_n_0 ;
  wire \p[6]_i_2__31_n_0 ;
  wire \p[6]_i_2__32_n_0 ;
  wire \p[6]_i_2__33_n_0 ;
  wire \p[6]_i_2__34_n_0 ;
  wire \p[7]_i_2__31_n_0 ;
  wire \p[7]_i_2__32_n_0 ;
  wire \p[7]_i_2__33_n_0 ;
  wire \p[7]_i_2__34_n_0 ;
  wire [2:0]\p_reg[1] ;
  wire [2:0]\p_reg[1]_0 ;
  wire [2:0]\p_reg[1]_1 ;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \da_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\da_reg[1]_1 ),
        .Q(\da_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\da_reg[3]_0 ),
        .Q(\da_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\da_reg[4]_0 ),
        .Q(\da_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\da_reg[5]_0 ),
        .Q(\da_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\da_reg[6]_0 ),
        .Q(\da_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\da_reg[7]_0 ),
        .Q(\da_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\da_reg[8]_0 ),
        .Q(\da_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \exa_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\exa_reg[1]_0 ),
        .Q(\exa_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ma_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\ma_reg[11]_1 ),
        .Q(\ma_reg[11]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ma_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\ma_reg[1]_0 ),
        .Q(\ma_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[3]_0 ),
        .Q(\mda_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[4]_0 ),
        .Q(\mda_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[5]_0 ),
        .Q(\mda_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[6]_0 ),
        .Q(\mda_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[7]_0 ),
        .Q(\mda_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[8]_3 ),
        .Q(\mda_reg_n_0_[8] ));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__31 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(Q[2]),
        .I2(\da_reg[1]_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\exa_reg_n_0_[1] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__32 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1] [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1] [1]),
        .I4(\p_reg[1] [0]),
        .I5(\exa_reg_n_0_[1] ),
        .O(\mda_reg[8]_0 [0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__33 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_0 [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1]_0 [1]),
        .I4(\p_reg[1]_0 [0]),
        .I5(\exa_reg_n_0_[1] ),
        .O(\mda_reg[8]_1 [0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__34 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_1 [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1]_1 [1]),
        .I4(\p_reg[1]_1 [0]),
        .I5(\exa_reg_n_0_[1] ),
        .O(\mda_reg[8]_2 [0]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__31 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mda_reg_n_0_[3] ),
        .I4(Q[2]),
        .I5(\p[2]_i_2__31_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__32 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[3] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[2]_i_2__32_n_0 ),
        .O(\mda_reg[8]_0 [1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__33 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[3] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[2]_i_2__33_n_0 ),
        .O(\mda_reg[8]_1 [1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__34 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[3] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[2]_i_2__34_n_0 ),
        .O(\mda_reg[8]_2 [1]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__31 
       (.I0(\exa_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\da_reg_n_0_[3] ),
        .O(\p[2]_i_2__31_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__32 
       (.I0(\exa_reg_n_0_[1] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[3] ),
        .O(\p[2]_i_2__32_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__33 
       (.I0(\exa_reg_n_0_[1] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[3] ),
        .O(\p[2]_i_2__33_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__34 
       (.I0(\exa_reg_n_0_[1] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[3] ),
        .O(\p[2]_i_2__34_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__31 
       (.I0(\mda_reg_n_0_[3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mda_reg_n_0_[4] ),
        .I4(Q[2]),
        .I5(\p[3]_i_2__31_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__32 
       (.I0(\mda_reg_n_0_[3] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[4] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[3]_i_2__32_n_0 ),
        .O(\mda_reg[8]_0 [2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__33 
       (.I0(\mda_reg_n_0_[3] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[4] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[3]_i_2__33_n_0 ),
        .O(\mda_reg[8]_1 [2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__34 
       (.I0(\mda_reg_n_0_[3] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[4] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[3]_i_2__34_n_0 ),
        .O(\mda_reg[8]_2 [2]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__31 
       (.I0(\da_reg_n_0_[3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\da_reg_n_0_[4] ),
        .O(\p[3]_i_2__31_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__32 
       (.I0(\da_reg_n_0_[3] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[4] ),
        .O(\p[3]_i_2__32_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__33 
       (.I0(\da_reg_n_0_[3] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[4] ),
        .O(\p[3]_i_2__33_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__34 
       (.I0(\da_reg_n_0_[3] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[4] ),
        .O(\p[3]_i_2__34_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__31 
       (.I0(\mda_reg_n_0_[4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mda_reg_n_0_[5] ),
        .I4(Q[2]),
        .I5(\p[4]_i_2__31_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__32 
       (.I0(\mda_reg_n_0_[4] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[5] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[4]_i_2__32_n_0 ),
        .O(\mda_reg[8]_0 [3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__33 
       (.I0(\mda_reg_n_0_[4] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[5] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[4]_i_2__33_n_0 ),
        .O(\mda_reg[8]_1 [3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__34 
       (.I0(\mda_reg_n_0_[4] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[5] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[4]_i_2__34_n_0 ),
        .O(\mda_reg[8]_2 [3]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__31 
       (.I0(\da_reg_n_0_[4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\da_reg_n_0_[5] ),
        .O(\p[4]_i_2__31_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__32 
       (.I0(\da_reg_n_0_[4] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[5] ),
        .O(\p[4]_i_2__32_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__33 
       (.I0(\da_reg_n_0_[4] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[5] ),
        .O(\p[4]_i_2__33_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__34 
       (.I0(\da_reg_n_0_[4] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[5] ),
        .O(\p[4]_i_2__34_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__31 
       (.I0(\mda_reg_n_0_[5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mda_reg_n_0_[6] ),
        .I4(Q[2]),
        .I5(\p[5]_i_2__31_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__32 
       (.I0(\mda_reg_n_0_[5] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[6] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[5]_i_2__32_n_0 ),
        .O(\mda_reg[8]_0 [4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__33 
       (.I0(\mda_reg_n_0_[5] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[6] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[5]_i_2__33_n_0 ),
        .O(\mda_reg[8]_1 [4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__34 
       (.I0(\mda_reg_n_0_[5] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[6] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[5]_i_2__34_n_0 ),
        .O(\mda_reg[8]_2 [4]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__31 
       (.I0(\da_reg_n_0_[5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\da_reg_n_0_[6] ),
        .O(\p[5]_i_2__31_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__32 
       (.I0(\da_reg_n_0_[5] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[6] ),
        .O(\p[5]_i_2__32_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__33 
       (.I0(\da_reg_n_0_[5] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[6] ),
        .O(\p[5]_i_2__33_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__34 
       (.I0(\da_reg_n_0_[5] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[6] ),
        .O(\p[5]_i_2__34_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__31 
       (.I0(\mda_reg_n_0_[6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mda_reg_n_0_[7] ),
        .I4(Q[2]),
        .I5(\p[6]_i_2__31_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__32 
       (.I0(\mda_reg_n_0_[6] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[7] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[6]_i_2__32_n_0 ),
        .O(\mda_reg[8]_0 [5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__33 
       (.I0(\mda_reg_n_0_[6] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[7] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[6]_i_2__33_n_0 ),
        .O(\mda_reg[8]_1 [5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__34 
       (.I0(\mda_reg_n_0_[6] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[7] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[6]_i_2__34_n_0 ),
        .O(\mda_reg[8]_2 [5]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__31 
       (.I0(\da_reg_n_0_[6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\da_reg_n_0_[7] ),
        .O(\p[6]_i_2__31_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__32 
       (.I0(\da_reg_n_0_[6] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[7] ),
        .O(\p[6]_i_2__32_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__33 
       (.I0(\da_reg_n_0_[6] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[7] ),
        .O(\p[6]_i_2__33_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__34 
       (.I0(\da_reg_n_0_[6] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[7] ),
        .O(\p[6]_i_2__34_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__31 
       (.I0(\mda_reg_n_0_[7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mda_reg_n_0_[8] ),
        .I4(Q[2]),
        .I5(\p[7]_i_2__31_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__32 
       (.I0(\mda_reg_n_0_[7] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[8] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[7]_i_2__32_n_0 ),
        .O(\mda_reg[8]_0 [6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__33 
       (.I0(\mda_reg_n_0_[7] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[8] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[7]_i_2__33_n_0 ),
        .O(\mda_reg[8]_1 [6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__34 
       (.I0(\mda_reg_n_0_[7] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[8] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[7]_i_2__34_n_0 ),
        .O(\mda_reg[8]_2 [6]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__31 
       (.I0(\da_reg_n_0_[7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\da_reg_n_0_[8] ),
        .O(\p[7]_i_2__31_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__32 
       (.I0(\da_reg_n_0_[7] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[8] ),
        .O(\p[7]_i_2__32_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__33 
       (.I0(\da_reg_n_0_[7] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[8] ),
        .O(\p[7]_i_2__33_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__34 
       (.I0(\da_reg_n_0_[7] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[8] ),
        .O(\p[7]_i_2__34_n_0 ));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[8]_i_1__31 
       (.I0(\mda_reg_n_0_[8] ),
        .I1(\ma_reg[11]_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\da_reg_n_0_[8] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[8]_i_1__32 
       (.I0(\mda_reg_n_0_[8] ),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1] [2]),
        .I3(\p_reg[1] [1]),
        .I4(\p_reg[1] [0]),
        .I5(\da_reg_n_0_[8] ),
        .O(\mda_reg[8]_0 [7]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[8]_i_1__33 
       (.I0(\mda_reg_n_0_[8] ),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1]_0 [2]),
        .I3(\p_reg[1]_0 [1]),
        .I4(\p_reg[1]_0 [0]),
        .I5(\da_reg_n_0_[8] ),
        .O(\mda_reg[8]_1 [7]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[8]_i_1__34 
       (.I0(\mda_reg_n_0_[8] ),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1]_1 [2]),
        .I3(\p_reg[1]_1 [1]),
        .I4(\p_reg[1]_1 [0]),
        .I5(\da_reg_n_0_[8] ),
        .O(\mda_reg[8]_2 [7]));
endmodule

(* ORIG_REF_NAME = "Partial_products" *) 
module Partial_products_375
   (\ma_reg[11]_0 ,
    \da_reg[1]_0 ,
    D,
    \mda_reg[10]_0 ,
    \mda_reg[10]_1 ,
    \mda_reg[10]_2 ,
    \ma_reg[1]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \mda_reg[3]_0 ,
    Q,
    \mda_reg[4]_0 ,
    \mda_reg[5]_0 ,
    \mda_reg[6]_0 ,
    \mda_reg[7]_0 ,
    \mda_reg[8]_0 ,
    \mda_reg[9]_0 ,
    \mda_reg[10]_3 ,
    \ma_reg[11]_1 ,
    \p_reg[1] ,
    \p_reg[1]_0 ,
    \p_reg[1]_1 ,
    \p_reg[1]_2 );
  output [0:0]\ma_reg[11]_0 ;
  output [0:0]\da_reg[1]_0 ;
  output [9:0]D;
  output [9:0]\mda_reg[10]_0 ;
  output [9:0]\mda_reg[10]_1 ;
  output [9:0]\mda_reg[10]_2 ;
  input \ma_reg[1]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \mda_reg[3]_0 ;
  input [9:0]Q;
  input \mda_reg[4]_0 ;
  input \mda_reg[5]_0 ;
  input \mda_reg[6]_0 ;
  input \mda_reg[7]_0 ;
  input \mda_reg[8]_0 ;
  input \mda_reg[9]_0 ;
  input \mda_reg[10]_3 ;
  input \ma_reg[11]_1 ;
  input [2:0]\p_reg[1] ;
  input [2:0]\p_reg[1]_0 ;
  input [2:0]\p_reg[1]_1 ;
  input [2:0]\p_reg[1]_2 ;

  wire [9:0]D;
  wire [9:0]Q;
  wire clk_IBUF_BUFG;
  wire [10:3]da;
  wire [0:0]\da_reg[1]_0 ;
  wire [1:1]exa;
  wire [1:1]ma;
  wire [0:0]\ma_reg[11]_0 ;
  wire \ma_reg[11]_1 ;
  wire \ma_reg[1]_0 ;
  wire [10:3]mda;
  wire [9:0]\mda_reg[10]_0 ;
  wire [9:0]\mda_reg[10]_1 ;
  wire [9:0]\mda_reg[10]_2 ;
  wire \mda_reg[10]_3 ;
  wire \mda_reg[3]_0 ;
  wire \mda_reg[4]_0 ;
  wire \mda_reg[5]_0 ;
  wire \mda_reg[6]_0 ;
  wire \mda_reg[7]_0 ;
  wire \mda_reg[8]_0 ;
  wire \mda_reg[9]_0 ;
  wire \p[2]_i_2__23_n_0 ;
  wire \p[2]_i_2__24_n_0 ;
  wire \p[2]_i_2__25_n_0 ;
  wire \p[2]_i_2__26_n_0 ;
  wire \p[3]_i_2__23_n_0 ;
  wire \p[3]_i_2__24_n_0 ;
  wire \p[3]_i_2__25_n_0 ;
  wire \p[3]_i_2__26_n_0 ;
  wire \p[4]_i_2__23_n_0 ;
  wire \p[4]_i_2__24_n_0 ;
  wire \p[4]_i_2__25_n_0 ;
  wire \p[4]_i_2__26_n_0 ;
  wire \p[5]_i_2__23_n_0 ;
  wire \p[5]_i_2__24_n_0 ;
  wire \p[5]_i_2__25_n_0 ;
  wire \p[5]_i_2__26_n_0 ;
  wire \p[6]_i_2__23_n_0 ;
  wire \p[6]_i_2__24_n_0 ;
  wire \p[6]_i_2__25_n_0 ;
  wire \p[6]_i_2__26_n_0 ;
  wire \p[7]_i_2__23_n_0 ;
  wire \p[7]_i_2__24_n_0 ;
  wire \p[7]_i_2__25_n_0 ;
  wire \p[7]_i_2__26_n_0 ;
  wire \p[8]_i_2__15_n_0 ;
  wire \p[8]_i_2__16_n_0 ;
  wire \p[8]_i_2__17_n_0 ;
  wire \p[8]_i_2__18_n_0 ;
  wire \p[9]_i_2__15_n_0 ;
  wire \p[9]_i_2__16_n_0 ;
  wire \p[9]_i_2__17_n_0 ;
  wire \p[9]_i_2__18_n_0 ;
  wire [2:0]\p_reg[1] ;
  wire [2:0]\p_reg[1]_0 ;
  wire [2:0]\p_reg[1]_1 ;
  wire [2:0]\p_reg[1]_2 ;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \da_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[9]),
        .Q(da[10]));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[0]),
        .Q(\da_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[2]),
        .Q(da[3]));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[3]),
        .Q(da[4]));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[4]),
        .Q(da[5]));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[5]),
        .Q(da[6]));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[6]),
        .Q(da[7]));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[7]),
        .Q(da[8]));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[8]),
        .Q(da[9]));
  FDCE #(
    .INIT(1'b0)) 
    \exa_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[1]),
        .Q(exa));
  FDCE #(
    .INIT(1'b0)) 
    \ma_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\ma_reg[11]_1 ),
        .Q(\ma_reg[11]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ma_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\ma_reg[1]_0 ),
        .Q(ma));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[10]_3 ),
        .Q(mda[10]));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[3]_0 ),
        .Q(mda[3]));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[4]_0 ),
        .Q(mda[4]));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[5]_0 ),
        .Q(mda[5]));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[6]_0 ),
        .Q(mda[6]));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[7]_0 ),
        .Q(mda[7]));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[8]_0 ),
        .Q(mda[8]));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[9]_0 ),
        .Q(mda[9]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[10]_i_1__15 
       (.I0(mda[10]),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1] [2]),
        .I3(\p_reg[1] [1]),
        .I4(\p_reg[1] [0]),
        .I5(da[10]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[10]_i_1__16 
       (.I0(mda[10]),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1]_0 [2]),
        .I3(\p_reg[1]_0 [1]),
        .I4(\p_reg[1]_0 [0]),
        .I5(da[10]),
        .O(\mda_reg[10]_0 [9]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[10]_i_1__17 
       (.I0(mda[10]),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1]_1 [2]),
        .I3(\p_reg[1]_1 [1]),
        .I4(\p_reg[1]_1 [0]),
        .I5(da[10]),
        .O(\mda_reg[10]_1 [9]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[10]_i_1__18 
       (.I0(mda[10]),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1]_2 [2]),
        .I3(\p_reg[1]_2 [1]),
        .I4(\p_reg[1]_2 [0]),
        .I5(da[10]),
        .O(\mda_reg[10]_2 [9]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__23 
       (.I0(ma),
        .I1(\p_reg[1] [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1] [1]),
        .I4(\p_reg[1] [0]),
        .I5(exa),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__24 
       (.I0(ma),
        .I1(\p_reg[1]_0 [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1]_0 [1]),
        .I4(\p_reg[1]_0 [0]),
        .I5(exa),
        .O(\mda_reg[10]_0 [0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__25 
       (.I0(ma),
        .I1(\p_reg[1]_1 [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1]_1 [1]),
        .I4(\p_reg[1]_1 [0]),
        .I5(exa),
        .O(\mda_reg[10]_1 [0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__26 
       (.I0(ma),
        .I1(\p_reg[1]_2 [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1]_2 [1]),
        .I4(\p_reg[1]_2 [0]),
        .I5(exa),
        .O(\mda_reg[10]_2 [0]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__23 
       (.I0(ma),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(mda[3]),
        .I4(\p_reg[1] [2]),
        .I5(\p[2]_i_2__23_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__24 
       (.I0(ma),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(mda[3]),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[2]_i_2__24_n_0 ),
        .O(\mda_reg[10]_0 [1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__25 
       (.I0(ma),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(mda[3]),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[2]_i_2__25_n_0 ),
        .O(\mda_reg[10]_1 [1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__26 
       (.I0(ma),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(mda[3]),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[2]_i_2__26_n_0 ),
        .O(\mda_reg[10]_2 [1]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__23 
       (.I0(exa),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(da[3]),
        .O(\p[2]_i_2__23_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__24 
       (.I0(exa),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(da[3]),
        .O(\p[2]_i_2__24_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__25 
       (.I0(exa),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(da[3]),
        .O(\p[2]_i_2__25_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__26 
       (.I0(exa),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(da[3]),
        .O(\p[2]_i_2__26_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__23 
       (.I0(mda[3]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(mda[4]),
        .I4(\p_reg[1] [2]),
        .I5(\p[3]_i_2__23_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__24 
       (.I0(mda[3]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(mda[4]),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[3]_i_2__24_n_0 ),
        .O(\mda_reg[10]_0 [2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__25 
       (.I0(mda[3]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(mda[4]),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[3]_i_2__25_n_0 ),
        .O(\mda_reg[10]_1 [2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__26 
       (.I0(mda[3]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(mda[4]),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[3]_i_2__26_n_0 ),
        .O(\mda_reg[10]_2 [2]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__23 
       (.I0(da[3]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(da[4]),
        .O(\p[3]_i_2__23_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__24 
       (.I0(da[3]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(da[4]),
        .O(\p[3]_i_2__24_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__25 
       (.I0(da[3]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(da[4]),
        .O(\p[3]_i_2__25_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__26 
       (.I0(da[3]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(da[4]),
        .O(\p[3]_i_2__26_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__23 
       (.I0(mda[4]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(mda[5]),
        .I4(\p_reg[1] [2]),
        .I5(\p[4]_i_2__23_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__24 
       (.I0(mda[4]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(mda[5]),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[4]_i_2__24_n_0 ),
        .O(\mda_reg[10]_0 [3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__25 
       (.I0(mda[4]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(mda[5]),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[4]_i_2__25_n_0 ),
        .O(\mda_reg[10]_1 [3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__26 
       (.I0(mda[4]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(mda[5]),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[4]_i_2__26_n_0 ),
        .O(\mda_reg[10]_2 [3]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__23 
       (.I0(da[4]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(da[5]),
        .O(\p[4]_i_2__23_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__24 
       (.I0(da[4]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(da[5]),
        .O(\p[4]_i_2__24_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__25 
       (.I0(da[4]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(da[5]),
        .O(\p[4]_i_2__25_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__26 
       (.I0(da[4]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(da[5]),
        .O(\p[4]_i_2__26_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__23 
       (.I0(mda[5]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(mda[6]),
        .I4(\p_reg[1] [2]),
        .I5(\p[5]_i_2__23_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__24 
       (.I0(mda[5]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(mda[6]),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[5]_i_2__24_n_0 ),
        .O(\mda_reg[10]_0 [4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__25 
       (.I0(mda[5]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(mda[6]),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[5]_i_2__25_n_0 ),
        .O(\mda_reg[10]_1 [4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__26 
       (.I0(mda[5]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(mda[6]),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[5]_i_2__26_n_0 ),
        .O(\mda_reg[10]_2 [4]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__23 
       (.I0(da[5]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(da[6]),
        .O(\p[5]_i_2__23_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__24 
       (.I0(da[5]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(da[6]),
        .O(\p[5]_i_2__24_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__25 
       (.I0(da[5]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(da[6]),
        .O(\p[5]_i_2__25_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__26 
       (.I0(da[5]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(da[6]),
        .O(\p[5]_i_2__26_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__23 
       (.I0(mda[6]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(mda[7]),
        .I4(\p_reg[1] [2]),
        .I5(\p[6]_i_2__23_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__24 
       (.I0(mda[6]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(mda[7]),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[6]_i_2__24_n_0 ),
        .O(\mda_reg[10]_0 [5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__25 
       (.I0(mda[6]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(mda[7]),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[6]_i_2__25_n_0 ),
        .O(\mda_reg[10]_1 [5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__26 
       (.I0(mda[6]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(mda[7]),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[6]_i_2__26_n_0 ),
        .O(\mda_reg[10]_2 [5]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__23 
       (.I0(da[6]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(da[7]),
        .O(\p[6]_i_2__23_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__24 
       (.I0(da[6]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(da[7]),
        .O(\p[6]_i_2__24_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__25 
       (.I0(da[6]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(da[7]),
        .O(\p[6]_i_2__25_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__26 
       (.I0(da[6]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(da[7]),
        .O(\p[6]_i_2__26_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__23 
       (.I0(mda[7]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(mda[8]),
        .I4(\p_reg[1] [2]),
        .I5(\p[7]_i_2__23_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__24 
       (.I0(mda[7]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(mda[8]),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[7]_i_2__24_n_0 ),
        .O(\mda_reg[10]_0 [6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__25 
       (.I0(mda[7]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(mda[8]),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[7]_i_2__25_n_0 ),
        .O(\mda_reg[10]_1 [6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__26 
       (.I0(mda[7]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(mda[8]),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[7]_i_2__26_n_0 ),
        .O(\mda_reg[10]_2 [6]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__23 
       (.I0(da[7]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(da[8]),
        .O(\p[7]_i_2__23_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__24 
       (.I0(da[7]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(da[8]),
        .O(\p[7]_i_2__24_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__25 
       (.I0(da[7]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(da[8]),
        .O(\p[7]_i_2__25_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__26 
       (.I0(da[7]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(da[8]),
        .O(\p[7]_i_2__26_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[8]_i_1__23 
       (.I0(mda[8]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(mda[9]),
        .I4(\p_reg[1] [2]),
        .I5(\p[8]_i_2__15_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[8]_i_1__24 
       (.I0(mda[8]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(mda[9]),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[8]_i_2__16_n_0 ),
        .O(\mda_reg[10]_0 [7]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[8]_i_1__25 
       (.I0(mda[8]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(mda[9]),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[8]_i_2__17_n_0 ),
        .O(\mda_reg[10]_1 [7]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[8]_i_1__26 
       (.I0(mda[8]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(mda[9]),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[8]_i_2__18_n_0 ),
        .O(\mda_reg[10]_2 [7]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[8]_i_2__15 
       (.I0(da[8]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(da[9]),
        .O(\p[8]_i_2__15_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[8]_i_2__16 
       (.I0(da[8]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(da[9]),
        .O(\p[8]_i_2__16_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[8]_i_2__17 
       (.I0(da[8]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(da[9]),
        .O(\p[8]_i_2__17_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[8]_i_2__18 
       (.I0(da[8]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(da[9]),
        .O(\p[8]_i_2__18_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[9]_i_1__15 
       (.I0(mda[9]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(mda[10]),
        .I4(\p_reg[1] [2]),
        .I5(\p[9]_i_2__15_n_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[9]_i_1__16 
       (.I0(mda[9]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(mda[10]),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[9]_i_2__16_n_0 ),
        .O(\mda_reg[10]_0 [8]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[9]_i_1__17 
       (.I0(mda[9]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(mda[10]),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[9]_i_2__17_n_0 ),
        .O(\mda_reg[10]_1 [8]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[9]_i_1__18 
       (.I0(mda[9]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(mda[10]),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[9]_i_2__18_n_0 ),
        .O(\mda_reg[10]_2 [8]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[9]_i_2__15 
       (.I0(da[9]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(da[10]),
        .O(\p[9]_i_2__15_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[9]_i_2__16 
       (.I0(da[9]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(da[10]),
        .O(\p[9]_i_2__16_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[9]_i_2__17 
       (.I0(da[9]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(da[10]),
        .O(\p[9]_i_2__17_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[9]_i_2__18 
       (.I0(da[9]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(da[10]),
        .O(\p[9]_i_2__18_n_0 ));
endmodule

(* ORIG_REF_NAME = "Partial_products" *) 
module Partial_products_478
   (\da_reg[1]_0 ,
    \ma_reg[11]_0 ,
    D,
    \mda_reg[10]_0 ,
    \mda_reg[10]_1 ,
    \mda_reg[10]_2 ,
    \ma_reg[1]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \mda_reg[3]_0 ,
    Q,
    \mda_reg[4]_0 ,
    \mda_reg[5]_0 ,
    \mda_reg[6]_0 ,
    \mda_reg[7]_0 ,
    \mda_reg[8]_0 ,
    \mda_reg[9]_0 ,
    \mda_reg[10]_3 ,
    \ma_reg[11]_1 ,
    \p_reg[1] ,
    \p_reg[1]_0 ,
    \p_reg[1]_1 ,
    \p_reg[1]_2 );
  output \da_reg[1]_0 ;
  output \ma_reg[11]_0 ;
  output [9:0]D;
  output [9:0]\mda_reg[10]_0 ;
  output [9:0]\mda_reg[10]_1 ;
  output [9:0]\mda_reg[10]_2 ;
  input \ma_reg[1]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \mda_reg[3]_0 ;
  input [9:0]Q;
  input \mda_reg[4]_0 ;
  input \mda_reg[5]_0 ;
  input \mda_reg[6]_0 ;
  input \mda_reg[7]_0 ;
  input \mda_reg[8]_0 ;
  input \mda_reg[9]_0 ;
  input \mda_reg[10]_3 ;
  input \ma_reg[11]_1 ;
  input [2:0]\p_reg[1] ;
  input [2:0]\p_reg[1]_0 ;
  input [2:0]\p_reg[1]_1 ;
  input [2:0]\p_reg[1]_2 ;

  wire [9:0]D;
  wire [9:0]Q;
  wire clk_IBUF_BUFG;
  wire \da_reg[1]_0 ;
  wire \da_reg_n_0_[10] ;
  wire \da_reg_n_0_[3] ;
  wire \da_reg_n_0_[4] ;
  wire \da_reg_n_0_[5] ;
  wire \da_reg_n_0_[6] ;
  wire \da_reg_n_0_[7] ;
  wire \da_reg_n_0_[8] ;
  wire \da_reg_n_0_[9] ;
  wire \exa_reg_n_0_[1] ;
  wire \ma_reg[11]_0 ;
  wire \ma_reg[11]_1 ;
  wire \ma_reg[1]_0 ;
  wire \ma_reg_n_0_[1] ;
  wire [9:0]\mda_reg[10]_0 ;
  wire [9:0]\mda_reg[10]_1 ;
  wire [9:0]\mda_reg[10]_2 ;
  wire \mda_reg[10]_3 ;
  wire \mda_reg[3]_0 ;
  wire \mda_reg[4]_0 ;
  wire \mda_reg[5]_0 ;
  wire \mda_reg[6]_0 ;
  wire \mda_reg[7]_0 ;
  wire \mda_reg[8]_0 ;
  wire \mda_reg[9]_0 ;
  wire \mda_reg_n_0_[10] ;
  wire \mda_reg_n_0_[3] ;
  wire \mda_reg_n_0_[4] ;
  wire \mda_reg_n_0_[5] ;
  wire \mda_reg_n_0_[6] ;
  wire \mda_reg_n_0_[7] ;
  wire \mda_reg_n_0_[8] ;
  wire \mda_reg_n_0_[9] ;
  wire \p[2]_i_2__15_n_0 ;
  wire \p[2]_i_2__16_n_0 ;
  wire \p[2]_i_2__17_n_0 ;
  wire \p[2]_i_2__18_n_0 ;
  wire \p[3]_i_2__15_n_0 ;
  wire \p[3]_i_2__16_n_0 ;
  wire \p[3]_i_2__17_n_0 ;
  wire \p[3]_i_2__18_n_0 ;
  wire \p[4]_i_2__15_n_0 ;
  wire \p[4]_i_2__16_n_0 ;
  wire \p[4]_i_2__17_n_0 ;
  wire \p[4]_i_2__18_n_0 ;
  wire \p[5]_i_2__15_n_0 ;
  wire \p[5]_i_2__16_n_0 ;
  wire \p[5]_i_2__17_n_0 ;
  wire \p[5]_i_2__18_n_0 ;
  wire \p[6]_i_2__15_n_0 ;
  wire \p[6]_i_2__16_n_0 ;
  wire \p[6]_i_2__17_n_0 ;
  wire \p[6]_i_2__18_n_0 ;
  wire \p[7]_i_2__15_n_0 ;
  wire \p[7]_i_2__16_n_0 ;
  wire \p[7]_i_2__17_n_0 ;
  wire \p[7]_i_2__18_n_0 ;
  wire \p[8]_i_2__11_n_0 ;
  wire \p[8]_i_2__12_n_0 ;
  wire \p[8]_i_2__13_n_0 ;
  wire \p[8]_i_2__14_n_0 ;
  wire \p[9]_i_2__11_n_0 ;
  wire \p[9]_i_2__12_n_0 ;
  wire \p[9]_i_2__13_n_0 ;
  wire \p[9]_i_2__14_n_0 ;
  wire [2:0]\p_reg[1] ;
  wire [2:0]\p_reg[1]_0 ;
  wire [2:0]\p_reg[1]_1 ;
  wire [2:0]\p_reg[1]_2 ;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \da_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[9]),
        .Q(\da_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[0]),
        .Q(\da_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[2]),
        .Q(\da_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[3]),
        .Q(\da_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[4]),
        .Q(\da_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[5]),
        .Q(\da_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[6]),
        .Q(\da_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[7]),
        .Q(\da_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[8]),
        .Q(\da_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \exa_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[1]),
        .Q(\exa_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ma_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\ma_reg[11]_1 ),
        .Q(\ma_reg[11]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ma_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\ma_reg[1]_0 ),
        .Q(\ma_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[10]_3 ),
        .Q(\mda_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[3]_0 ),
        .Q(\mda_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[4]_0 ),
        .Q(\mda_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[5]_0 ),
        .Q(\mda_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[6]_0 ),
        .Q(\mda_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[7]_0 ),
        .Q(\mda_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[8]_0 ),
        .Q(\mda_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[9]_0 ),
        .Q(\mda_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[10]_i_1__11 
       (.I0(\mda_reg_n_0_[10] ),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1] [2]),
        .I3(\p_reg[1] [1]),
        .I4(\p_reg[1] [0]),
        .I5(\da_reg_n_0_[10] ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[10]_i_1__12 
       (.I0(\mda_reg_n_0_[10] ),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1]_0 [2]),
        .I3(\p_reg[1]_0 [1]),
        .I4(\p_reg[1]_0 [0]),
        .I5(\da_reg_n_0_[10] ),
        .O(\mda_reg[10]_0 [9]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[10]_i_1__13 
       (.I0(\mda_reg_n_0_[10] ),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1]_1 [2]),
        .I3(\p_reg[1]_1 [1]),
        .I4(\p_reg[1]_1 [0]),
        .I5(\da_reg_n_0_[10] ),
        .O(\mda_reg[10]_1 [9]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[10]_i_1__14 
       (.I0(\mda_reg_n_0_[10] ),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1]_2 [2]),
        .I3(\p_reg[1]_2 [1]),
        .I4(\p_reg[1]_2 [0]),
        .I5(\da_reg_n_0_[10] ),
        .O(\mda_reg[10]_2 [9]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__15 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1] [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1] [1]),
        .I4(\p_reg[1] [0]),
        .I5(\exa_reg_n_0_[1] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__16 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_0 [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1]_0 [1]),
        .I4(\p_reg[1]_0 [0]),
        .I5(\exa_reg_n_0_[1] ),
        .O(\mda_reg[10]_0 [0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__17 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_1 [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1]_1 [1]),
        .I4(\p_reg[1]_1 [0]),
        .I5(\exa_reg_n_0_[1] ),
        .O(\mda_reg[10]_1 [0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__18 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_2 [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1]_2 [1]),
        .I4(\p_reg[1]_2 [0]),
        .I5(\exa_reg_n_0_[1] ),
        .O(\mda_reg[10]_2 [0]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__15 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[3] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[2]_i_2__15_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__16 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[3] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[2]_i_2__16_n_0 ),
        .O(\mda_reg[10]_0 [1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__17 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[3] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[2]_i_2__17_n_0 ),
        .O(\mda_reg[10]_1 [1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__18 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\mda_reg_n_0_[3] ),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[2]_i_2__18_n_0 ),
        .O(\mda_reg[10]_2 [1]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__15 
       (.I0(\exa_reg_n_0_[1] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[3] ),
        .O(\p[2]_i_2__15_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__16 
       (.I0(\exa_reg_n_0_[1] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[3] ),
        .O(\p[2]_i_2__16_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__17 
       (.I0(\exa_reg_n_0_[1] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[3] ),
        .O(\p[2]_i_2__17_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__18 
       (.I0(\exa_reg_n_0_[1] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\da_reg_n_0_[3] ),
        .O(\p[2]_i_2__18_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__15 
       (.I0(\mda_reg_n_0_[3] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[4] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[3]_i_2__15_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__16 
       (.I0(\mda_reg_n_0_[3] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[4] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[3]_i_2__16_n_0 ),
        .O(\mda_reg[10]_0 [2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__17 
       (.I0(\mda_reg_n_0_[3] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[4] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[3]_i_2__17_n_0 ),
        .O(\mda_reg[10]_1 [2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__18 
       (.I0(\mda_reg_n_0_[3] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\mda_reg_n_0_[4] ),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[3]_i_2__18_n_0 ),
        .O(\mda_reg[10]_2 [2]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__15 
       (.I0(\da_reg_n_0_[3] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[4] ),
        .O(\p[3]_i_2__15_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__16 
       (.I0(\da_reg_n_0_[3] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[4] ),
        .O(\p[3]_i_2__16_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__17 
       (.I0(\da_reg_n_0_[3] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[4] ),
        .O(\p[3]_i_2__17_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__18 
       (.I0(\da_reg_n_0_[3] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\da_reg_n_0_[4] ),
        .O(\p[3]_i_2__18_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__15 
       (.I0(\mda_reg_n_0_[4] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[5] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[4]_i_2__15_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__16 
       (.I0(\mda_reg_n_0_[4] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[5] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[4]_i_2__16_n_0 ),
        .O(\mda_reg[10]_0 [3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__17 
       (.I0(\mda_reg_n_0_[4] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[5] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[4]_i_2__17_n_0 ),
        .O(\mda_reg[10]_1 [3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__18 
       (.I0(\mda_reg_n_0_[4] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\mda_reg_n_0_[5] ),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[4]_i_2__18_n_0 ),
        .O(\mda_reg[10]_2 [3]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__15 
       (.I0(\da_reg_n_0_[4] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[5] ),
        .O(\p[4]_i_2__15_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__16 
       (.I0(\da_reg_n_0_[4] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[5] ),
        .O(\p[4]_i_2__16_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__17 
       (.I0(\da_reg_n_0_[4] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[5] ),
        .O(\p[4]_i_2__17_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__18 
       (.I0(\da_reg_n_0_[4] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\da_reg_n_0_[5] ),
        .O(\p[4]_i_2__18_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__15 
       (.I0(\mda_reg_n_0_[5] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[6] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[5]_i_2__15_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__16 
       (.I0(\mda_reg_n_0_[5] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[6] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[5]_i_2__16_n_0 ),
        .O(\mda_reg[10]_0 [4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__17 
       (.I0(\mda_reg_n_0_[5] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[6] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[5]_i_2__17_n_0 ),
        .O(\mda_reg[10]_1 [4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__18 
       (.I0(\mda_reg_n_0_[5] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\mda_reg_n_0_[6] ),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[5]_i_2__18_n_0 ),
        .O(\mda_reg[10]_2 [4]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__15 
       (.I0(\da_reg_n_0_[5] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[6] ),
        .O(\p[5]_i_2__15_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__16 
       (.I0(\da_reg_n_0_[5] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[6] ),
        .O(\p[5]_i_2__16_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__17 
       (.I0(\da_reg_n_0_[5] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[6] ),
        .O(\p[5]_i_2__17_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__18 
       (.I0(\da_reg_n_0_[5] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\da_reg_n_0_[6] ),
        .O(\p[5]_i_2__18_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__15 
       (.I0(\mda_reg_n_0_[6] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[7] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[6]_i_2__15_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__16 
       (.I0(\mda_reg_n_0_[6] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[7] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[6]_i_2__16_n_0 ),
        .O(\mda_reg[10]_0 [5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__17 
       (.I0(\mda_reg_n_0_[6] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[7] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[6]_i_2__17_n_0 ),
        .O(\mda_reg[10]_1 [5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__18 
       (.I0(\mda_reg_n_0_[6] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\mda_reg_n_0_[7] ),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[6]_i_2__18_n_0 ),
        .O(\mda_reg[10]_2 [5]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__15 
       (.I0(\da_reg_n_0_[6] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[7] ),
        .O(\p[6]_i_2__15_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__16 
       (.I0(\da_reg_n_0_[6] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[7] ),
        .O(\p[6]_i_2__16_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__17 
       (.I0(\da_reg_n_0_[6] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[7] ),
        .O(\p[6]_i_2__17_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__18 
       (.I0(\da_reg_n_0_[6] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\da_reg_n_0_[7] ),
        .O(\p[6]_i_2__18_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__15 
       (.I0(\mda_reg_n_0_[7] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[8] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[7]_i_2__15_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__16 
       (.I0(\mda_reg_n_0_[7] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[8] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[7]_i_2__16_n_0 ),
        .O(\mda_reg[10]_0 [6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__17 
       (.I0(\mda_reg_n_0_[7] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[8] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[7]_i_2__17_n_0 ),
        .O(\mda_reg[10]_1 [6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__18 
       (.I0(\mda_reg_n_0_[7] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\mda_reg_n_0_[8] ),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[7]_i_2__18_n_0 ),
        .O(\mda_reg[10]_2 [6]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__15 
       (.I0(\da_reg_n_0_[7] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[8] ),
        .O(\p[7]_i_2__15_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__16 
       (.I0(\da_reg_n_0_[7] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[8] ),
        .O(\p[7]_i_2__16_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__17 
       (.I0(\da_reg_n_0_[7] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[8] ),
        .O(\p[7]_i_2__17_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__18 
       (.I0(\da_reg_n_0_[7] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\da_reg_n_0_[8] ),
        .O(\p[7]_i_2__18_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[8]_i_1__15 
       (.I0(\mda_reg_n_0_[8] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[9] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[8]_i_2__11_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[8]_i_1__16 
       (.I0(\mda_reg_n_0_[8] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[9] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[8]_i_2__12_n_0 ),
        .O(\mda_reg[10]_0 [7]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[8]_i_1__17 
       (.I0(\mda_reg_n_0_[8] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[9] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[8]_i_2__13_n_0 ),
        .O(\mda_reg[10]_1 [7]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[8]_i_1__18 
       (.I0(\mda_reg_n_0_[8] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\mda_reg_n_0_[9] ),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[8]_i_2__14_n_0 ),
        .O(\mda_reg[10]_2 [7]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[8]_i_2__11 
       (.I0(\da_reg_n_0_[8] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[9] ),
        .O(\p[8]_i_2__11_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[8]_i_2__12 
       (.I0(\da_reg_n_0_[8] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[9] ),
        .O(\p[8]_i_2__12_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[8]_i_2__13 
       (.I0(\da_reg_n_0_[8] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[9] ),
        .O(\p[8]_i_2__13_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[8]_i_2__14 
       (.I0(\da_reg_n_0_[8] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\da_reg_n_0_[9] ),
        .O(\p[8]_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[9]_i_1__11 
       (.I0(\mda_reg_n_0_[9] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[10] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[9]_i_2__11_n_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[9]_i_1__12 
       (.I0(\mda_reg_n_0_[9] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[10] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[9]_i_2__12_n_0 ),
        .O(\mda_reg[10]_0 [8]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[9]_i_1__13 
       (.I0(\mda_reg_n_0_[9] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[10] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[9]_i_2__13_n_0 ),
        .O(\mda_reg[10]_1 [8]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[9]_i_1__14 
       (.I0(\mda_reg_n_0_[9] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\mda_reg_n_0_[10] ),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[9]_i_2__14_n_0 ),
        .O(\mda_reg[10]_2 [8]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[9]_i_2__11 
       (.I0(\da_reg_n_0_[9] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[10] ),
        .O(\p[9]_i_2__11_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[9]_i_2__12 
       (.I0(\da_reg_n_0_[9] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[10] ),
        .O(\p[9]_i_2__12_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[9]_i_2__13 
       (.I0(\da_reg_n_0_[9] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[10] ),
        .O(\p[9]_i_2__13_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[9]_i_2__14 
       (.I0(\da_reg_n_0_[9] ),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(\da_reg_n_0_[10] ),
        .O(\p[9]_i_2__14_n_0 ));
endmodule

(* ORIG_REF_NAME = "Partial_products" *) 
module Partial_products_523
   (\da_reg[1]_0 ,
    \ma_reg[11]_0 ,
    D,
    \mda_reg[8]_0 ,
    \mda_reg[8]_1 ,
    \mda_reg[8]_2 ,
    \ma_reg[1]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \mda_reg[3]_0 ,
    \exa_reg[1]_0 ,
    \da_reg[3]_0 ,
    \mda_reg[4]_0 ,
    \da_reg[4]_0 ,
    \da_reg[1]_1 ,
    \mda_reg[5]_0 ,
    \da_reg[5]_0 ,
    \mda_reg[6]_0 ,
    \da_reg[6]_0 ,
    \mda_reg[7]_0 ,
    \da_reg[7]_0 ,
    \mda_reg[8]_3 ,
    \da_reg[8]_0 ,
    \ma_reg[11]_1 ,
    Q,
    \p_reg[1] ,
    \p_reg[1]_0 ,
    \p_reg[1]_1 );
  output \da_reg[1]_0 ;
  output \ma_reg[11]_0 ;
  output [7:0]D;
  output [7:0]\mda_reg[8]_0 ;
  output [7:0]\mda_reg[8]_1 ;
  output [7:0]\mda_reg[8]_2 ;
  input \ma_reg[1]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \mda_reg[3]_0 ;
  input \exa_reg[1]_0 ;
  input \da_reg[3]_0 ;
  input \mda_reg[4]_0 ;
  input \da_reg[4]_0 ;
  input \da_reg[1]_1 ;
  input \mda_reg[5]_0 ;
  input \da_reg[5]_0 ;
  input \mda_reg[6]_0 ;
  input \da_reg[6]_0 ;
  input \mda_reg[7]_0 ;
  input \da_reg[7]_0 ;
  input \mda_reg[8]_3 ;
  input \da_reg[8]_0 ;
  input \ma_reg[11]_1 ;
  input [2:0]Q;
  input [2:0]\p_reg[1] ;
  input [2:0]\p_reg[1]_0 ;
  input [2:0]\p_reg[1]_1 ;

  wire [7:0]D;
  wire [2:0]Q;
  wire clk_IBUF_BUFG;
  wire \da_reg[1]_0 ;
  wire \da_reg[1]_1 ;
  wire \da_reg[3]_0 ;
  wire \da_reg[4]_0 ;
  wire \da_reg[5]_0 ;
  wire \da_reg[6]_0 ;
  wire \da_reg[7]_0 ;
  wire \da_reg[8]_0 ;
  wire \da_reg_n_0_[3] ;
  wire \da_reg_n_0_[4] ;
  wire \da_reg_n_0_[5] ;
  wire \da_reg_n_0_[6] ;
  wire \da_reg_n_0_[7] ;
  wire \da_reg_n_0_[8] ;
  wire \exa_reg[1]_0 ;
  wire \exa_reg_n_0_[1] ;
  wire \ma_reg[11]_0 ;
  wire \ma_reg[11]_1 ;
  wire \ma_reg[1]_0 ;
  wire \ma_reg_n_0_[1] ;
  wire \mda_reg[3]_0 ;
  wire \mda_reg[4]_0 ;
  wire \mda_reg[5]_0 ;
  wire \mda_reg[6]_0 ;
  wire \mda_reg[7]_0 ;
  wire [7:0]\mda_reg[8]_0 ;
  wire [7:0]\mda_reg[8]_1 ;
  wire [7:0]\mda_reg[8]_2 ;
  wire \mda_reg[8]_3 ;
  wire \mda_reg_n_0_[3] ;
  wire \mda_reg_n_0_[4] ;
  wire \mda_reg_n_0_[5] ;
  wire \mda_reg_n_0_[6] ;
  wire \mda_reg_n_0_[7] ;
  wire \mda_reg_n_0_[8] ;
  wire \p[2]_i_2__19_n_0 ;
  wire \p[2]_i_2__20_n_0 ;
  wire \p[2]_i_2__21_n_0 ;
  wire \p[2]_i_2__22_n_0 ;
  wire \p[3]_i_2__19_n_0 ;
  wire \p[3]_i_2__20_n_0 ;
  wire \p[3]_i_2__21_n_0 ;
  wire \p[3]_i_2__22_n_0 ;
  wire \p[4]_i_2__19_n_0 ;
  wire \p[4]_i_2__20_n_0 ;
  wire \p[4]_i_2__21_n_0 ;
  wire \p[4]_i_2__22_n_0 ;
  wire \p[5]_i_2__19_n_0 ;
  wire \p[5]_i_2__20_n_0 ;
  wire \p[5]_i_2__21_n_0 ;
  wire \p[5]_i_2__22_n_0 ;
  wire \p[6]_i_2__19_n_0 ;
  wire \p[6]_i_2__20_n_0 ;
  wire \p[6]_i_2__21_n_0 ;
  wire \p[6]_i_2__22_n_0 ;
  wire \p[7]_i_2__19_n_0 ;
  wire \p[7]_i_2__20_n_0 ;
  wire \p[7]_i_2__21_n_0 ;
  wire \p[7]_i_2__22_n_0 ;
  wire [2:0]\p_reg[1] ;
  wire [2:0]\p_reg[1]_0 ;
  wire [2:0]\p_reg[1]_1 ;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \da_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\da_reg[1]_1 ),
        .Q(\da_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\da_reg[3]_0 ),
        .Q(\da_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\da_reg[4]_0 ),
        .Q(\da_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\da_reg[5]_0 ),
        .Q(\da_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\da_reg[6]_0 ),
        .Q(\da_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\da_reg[7]_0 ),
        .Q(\da_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\da_reg[8]_0 ),
        .Q(\da_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \exa_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\exa_reg[1]_0 ),
        .Q(\exa_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ma_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\ma_reg[11]_1 ),
        .Q(\ma_reg[11]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ma_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\ma_reg[1]_0 ),
        .Q(\ma_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[3]_0 ),
        .Q(\mda_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[4]_0 ),
        .Q(\mda_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[5]_0 ),
        .Q(\mda_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[6]_0 ),
        .Q(\mda_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[7]_0 ),
        .Q(\mda_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[8]_3 ),
        .Q(\mda_reg_n_0_[8] ));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__19 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(Q[2]),
        .I2(\da_reg[1]_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\exa_reg_n_0_[1] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__20 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1] [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1] [1]),
        .I4(\p_reg[1] [0]),
        .I5(\exa_reg_n_0_[1] ),
        .O(\mda_reg[8]_0 [0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__21 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_0 [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1]_0 [1]),
        .I4(\p_reg[1]_0 [0]),
        .I5(\exa_reg_n_0_[1] ),
        .O(\mda_reg[8]_1 [0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__22 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_1 [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1]_1 [1]),
        .I4(\p_reg[1]_1 [0]),
        .I5(\exa_reg_n_0_[1] ),
        .O(\mda_reg[8]_2 [0]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__19 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mda_reg_n_0_[3] ),
        .I4(Q[2]),
        .I5(\p[2]_i_2__19_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__20 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[3] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[2]_i_2__20_n_0 ),
        .O(\mda_reg[8]_0 [1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__21 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[3] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[2]_i_2__21_n_0 ),
        .O(\mda_reg[8]_1 [1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__22 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[3] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[2]_i_2__22_n_0 ),
        .O(\mda_reg[8]_2 [1]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__19 
       (.I0(\exa_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\da_reg_n_0_[3] ),
        .O(\p[2]_i_2__19_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__20 
       (.I0(\exa_reg_n_0_[1] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[3] ),
        .O(\p[2]_i_2__20_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__21 
       (.I0(\exa_reg_n_0_[1] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[3] ),
        .O(\p[2]_i_2__21_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__22 
       (.I0(\exa_reg_n_0_[1] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[3] ),
        .O(\p[2]_i_2__22_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__19 
       (.I0(\mda_reg_n_0_[3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mda_reg_n_0_[4] ),
        .I4(Q[2]),
        .I5(\p[3]_i_2__19_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__20 
       (.I0(\mda_reg_n_0_[3] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[4] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[3]_i_2__20_n_0 ),
        .O(\mda_reg[8]_0 [2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__21 
       (.I0(\mda_reg_n_0_[3] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[4] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[3]_i_2__21_n_0 ),
        .O(\mda_reg[8]_1 [2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__22 
       (.I0(\mda_reg_n_0_[3] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[4] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[3]_i_2__22_n_0 ),
        .O(\mda_reg[8]_2 [2]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__19 
       (.I0(\da_reg_n_0_[3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\da_reg_n_0_[4] ),
        .O(\p[3]_i_2__19_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__20 
       (.I0(\da_reg_n_0_[3] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[4] ),
        .O(\p[3]_i_2__20_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__21 
       (.I0(\da_reg_n_0_[3] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[4] ),
        .O(\p[3]_i_2__21_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__22 
       (.I0(\da_reg_n_0_[3] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[4] ),
        .O(\p[3]_i_2__22_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__19 
       (.I0(\mda_reg_n_0_[4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mda_reg_n_0_[5] ),
        .I4(Q[2]),
        .I5(\p[4]_i_2__19_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__20 
       (.I0(\mda_reg_n_0_[4] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[5] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[4]_i_2__20_n_0 ),
        .O(\mda_reg[8]_0 [3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__21 
       (.I0(\mda_reg_n_0_[4] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[5] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[4]_i_2__21_n_0 ),
        .O(\mda_reg[8]_1 [3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__22 
       (.I0(\mda_reg_n_0_[4] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[5] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[4]_i_2__22_n_0 ),
        .O(\mda_reg[8]_2 [3]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__19 
       (.I0(\da_reg_n_0_[4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\da_reg_n_0_[5] ),
        .O(\p[4]_i_2__19_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__20 
       (.I0(\da_reg_n_0_[4] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[5] ),
        .O(\p[4]_i_2__20_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__21 
       (.I0(\da_reg_n_0_[4] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[5] ),
        .O(\p[4]_i_2__21_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__22 
       (.I0(\da_reg_n_0_[4] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[5] ),
        .O(\p[4]_i_2__22_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__19 
       (.I0(\mda_reg_n_0_[5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mda_reg_n_0_[6] ),
        .I4(Q[2]),
        .I5(\p[5]_i_2__19_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__20 
       (.I0(\mda_reg_n_0_[5] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[6] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[5]_i_2__20_n_0 ),
        .O(\mda_reg[8]_0 [4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__21 
       (.I0(\mda_reg_n_0_[5] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[6] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[5]_i_2__21_n_0 ),
        .O(\mda_reg[8]_1 [4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__22 
       (.I0(\mda_reg_n_0_[5] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[6] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[5]_i_2__22_n_0 ),
        .O(\mda_reg[8]_2 [4]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__19 
       (.I0(\da_reg_n_0_[5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\da_reg_n_0_[6] ),
        .O(\p[5]_i_2__19_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__20 
       (.I0(\da_reg_n_0_[5] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[6] ),
        .O(\p[5]_i_2__20_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__21 
       (.I0(\da_reg_n_0_[5] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[6] ),
        .O(\p[5]_i_2__21_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__22 
       (.I0(\da_reg_n_0_[5] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[6] ),
        .O(\p[5]_i_2__22_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__19 
       (.I0(\mda_reg_n_0_[6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mda_reg_n_0_[7] ),
        .I4(Q[2]),
        .I5(\p[6]_i_2__19_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__20 
       (.I0(\mda_reg_n_0_[6] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[7] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[6]_i_2__20_n_0 ),
        .O(\mda_reg[8]_0 [5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__21 
       (.I0(\mda_reg_n_0_[6] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[7] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[6]_i_2__21_n_0 ),
        .O(\mda_reg[8]_1 [5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__22 
       (.I0(\mda_reg_n_0_[6] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[7] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[6]_i_2__22_n_0 ),
        .O(\mda_reg[8]_2 [5]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__19 
       (.I0(\da_reg_n_0_[6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\da_reg_n_0_[7] ),
        .O(\p[6]_i_2__19_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__20 
       (.I0(\da_reg_n_0_[6] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[7] ),
        .O(\p[6]_i_2__20_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__21 
       (.I0(\da_reg_n_0_[6] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[7] ),
        .O(\p[6]_i_2__21_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__22 
       (.I0(\da_reg_n_0_[6] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[7] ),
        .O(\p[6]_i_2__22_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__19 
       (.I0(\mda_reg_n_0_[7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mda_reg_n_0_[8] ),
        .I4(Q[2]),
        .I5(\p[7]_i_2__19_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__20 
       (.I0(\mda_reg_n_0_[7] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[8] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[7]_i_2__20_n_0 ),
        .O(\mda_reg[8]_0 [6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__21 
       (.I0(\mda_reg_n_0_[7] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[8] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[7]_i_2__21_n_0 ),
        .O(\mda_reg[8]_1 [6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__22 
       (.I0(\mda_reg_n_0_[7] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[8] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[7]_i_2__22_n_0 ),
        .O(\mda_reg[8]_2 [6]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__19 
       (.I0(\da_reg_n_0_[7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\da_reg_n_0_[8] ),
        .O(\p[7]_i_2__19_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__20 
       (.I0(\da_reg_n_0_[7] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[8] ),
        .O(\p[7]_i_2__20_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__21 
       (.I0(\da_reg_n_0_[7] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[8] ),
        .O(\p[7]_i_2__21_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__22 
       (.I0(\da_reg_n_0_[7] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[8] ),
        .O(\p[7]_i_2__22_n_0 ));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[8]_i_1__19 
       (.I0(\mda_reg_n_0_[8] ),
        .I1(\ma_reg[11]_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\da_reg_n_0_[8] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[8]_i_1__20 
       (.I0(\mda_reg_n_0_[8] ),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1] [2]),
        .I3(\p_reg[1] [1]),
        .I4(\p_reg[1] [0]),
        .I5(\da_reg_n_0_[8] ),
        .O(\mda_reg[8]_0 [7]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[8]_i_1__21 
       (.I0(\mda_reg_n_0_[8] ),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1]_0 [2]),
        .I3(\p_reg[1]_0 [1]),
        .I4(\p_reg[1]_0 [0]),
        .I5(\da_reg_n_0_[8] ),
        .O(\mda_reg[8]_1 [7]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[8]_i_1__22 
       (.I0(\mda_reg_n_0_[8] ),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1]_1 [2]),
        .I3(\p_reg[1]_1 [1]),
        .I4(\p_reg[1]_1 [0]),
        .I5(\da_reg_n_0_[8] ),
        .O(\mda_reg[8]_2 [7]));
endmodule

(* ORIG_REF_NAME = "Partial_products" *) 
module Partial_products_562
   (\ma_reg[11]_0 ,
    \da_reg[1]_0 ,
    D,
    \mda_reg[10]_0 ,
    \mda_reg[10]_1 ,
    \mda_reg[10]_2 ,
    \ma_reg[1]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \mda_reg[3]_0 ,
    Q,
    \mda_reg[4]_0 ,
    \mda_reg[5]_0 ,
    \mda_reg[6]_0 ,
    \mda_reg[7]_0 ,
    \mda_reg[8]_0 ,
    \mda_reg[9]_0 ,
    \mda_reg[10]_3 ,
    \ma_reg[11]_1 ,
    \p_reg[1] ,
    \p_reg[1]_0 ,
    \p_reg[1]_1 ,
    \p_reg[1]_2 );
  output [0:0]\ma_reg[11]_0 ;
  output [0:0]\da_reg[1]_0 ;
  output [9:0]D;
  output [9:0]\mda_reg[10]_0 ;
  output [9:0]\mda_reg[10]_1 ;
  output [9:0]\mda_reg[10]_2 ;
  input \ma_reg[1]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \mda_reg[3]_0 ;
  input [9:0]Q;
  input \mda_reg[4]_0 ;
  input \mda_reg[5]_0 ;
  input \mda_reg[6]_0 ;
  input \mda_reg[7]_0 ;
  input \mda_reg[8]_0 ;
  input \mda_reg[9]_0 ;
  input \mda_reg[10]_3 ;
  input \ma_reg[11]_1 ;
  input [2:0]\p_reg[1] ;
  input [2:0]\p_reg[1]_0 ;
  input [2:0]\p_reg[1]_1 ;
  input [2:0]\p_reg[1]_2 ;

  wire [9:0]D;
  wire [9:0]Q;
  wire clk_IBUF_BUFG;
  wire [10:3]da;
  wire [0:0]\da_reg[1]_0 ;
  wire [1:1]exa;
  wire [1:1]ma;
  wire [0:0]\ma_reg[11]_0 ;
  wire \ma_reg[11]_1 ;
  wire \ma_reg[1]_0 ;
  wire [10:3]mda;
  wire [9:0]\mda_reg[10]_0 ;
  wire [9:0]\mda_reg[10]_1 ;
  wire [9:0]\mda_reg[10]_2 ;
  wire \mda_reg[10]_3 ;
  wire \mda_reg[3]_0 ;
  wire \mda_reg[4]_0 ;
  wire \mda_reg[5]_0 ;
  wire \mda_reg[6]_0 ;
  wire \mda_reg[7]_0 ;
  wire \mda_reg[8]_0 ;
  wire \mda_reg[9]_0 ;
  wire \p[2]_i_2__11_n_0 ;
  wire \p[2]_i_2__12_n_0 ;
  wire \p[2]_i_2__13_n_0 ;
  wire \p[2]_i_2__14_n_0 ;
  wire \p[3]_i_2__11_n_0 ;
  wire \p[3]_i_2__12_n_0 ;
  wire \p[3]_i_2__13_n_0 ;
  wire \p[3]_i_2__14_n_0 ;
  wire \p[4]_i_2__11_n_0 ;
  wire \p[4]_i_2__12_n_0 ;
  wire \p[4]_i_2__13_n_0 ;
  wire \p[4]_i_2__14_n_0 ;
  wire \p[5]_i_2__11_n_0 ;
  wire \p[5]_i_2__12_n_0 ;
  wire \p[5]_i_2__13_n_0 ;
  wire \p[5]_i_2__14_n_0 ;
  wire \p[6]_i_2__11_n_0 ;
  wire \p[6]_i_2__12_n_0 ;
  wire \p[6]_i_2__13_n_0 ;
  wire \p[6]_i_2__14_n_0 ;
  wire \p[7]_i_2__11_n_0 ;
  wire \p[7]_i_2__12_n_0 ;
  wire \p[7]_i_2__13_n_0 ;
  wire \p[7]_i_2__14_n_0 ;
  wire \p[8]_i_2__10_n_0 ;
  wire \p[8]_i_2__7_n_0 ;
  wire \p[8]_i_2__8_n_0 ;
  wire \p[8]_i_2__9_n_0 ;
  wire \p[9]_i_2__10_n_0 ;
  wire \p[9]_i_2__7_n_0 ;
  wire \p[9]_i_2__8_n_0 ;
  wire \p[9]_i_2__9_n_0 ;
  wire [2:0]\p_reg[1] ;
  wire [2:0]\p_reg[1]_0 ;
  wire [2:0]\p_reg[1]_1 ;
  wire [2:0]\p_reg[1]_2 ;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \da_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[9]),
        .Q(da[10]));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[0]),
        .Q(\da_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[2]),
        .Q(da[3]));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[3]),
        .Q(da[4]));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[4]),
        .Q(da[5]));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[5]),
        .Q(da[6]));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[6]),
        .Q(da[7]));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[7]),
        .Q(da[8]));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[8]),
        .Q(da[9]));
  FDCE #(
    .INIT(1'b0)) 
    \exa_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[1]),
        .Q(exa));
  FDCE #(
    .INIT(1'b0)) 
    \ma_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\ma_reg[11]_1 ),
        .Q(\ma_reg[11]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ma_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\ma_reg[1]_0 ),
        .Q(ma));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[10]_3 ),
        .Q(mda[10]));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[3]_0 ),
        .Q(mda[3]));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[4]_0 ),
        .Q(mda[4]));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[5]_0 ),
        .Q(mda[5]));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[6]_0 ),
        .Q(mda[6]));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[7]_0 ),
        .Q(mda[7]));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[8]_0 ),
        .Q(mda[8]));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[9]_0 ),
        .Q(mda[9]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[10]_i_1__10 
       (.I0(mda[10]),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1]_2 [2]),
        .I3(\p_reg[1]_2 [1]),
        .I4(\p_reg[1]_2 [0]),
        .I5(da[10]),
        .O(\mda_reg[10]_2 [9]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[10]_i_1__7 
       (.I0(mda[10]),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1] [2]),
        .I3(\p_reg[1] [1]),
        .I4(\p_reg[1] [0]),
        .I5(da[10]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[10]_i_1__8 
       (.I0(mda[10]),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1]_0 [2]),
        .I3(\p_reg[1]_0 [1]),
        .I4(\p_reg[1]_0 [0]),
        .I5(da[10]),
        .O(\mda_reg[10]_0 [9]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[10]_i_1__9 
       (.I0(mda[10]),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1]_1 [2]),
        .I3(\p_reg[1]_1 [1]),
        .I4(\p_reg[1]_1 [0]),
        .I5(da[10]),
        .O(\mda_reg[10]_1 [9]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__11 
       (.I0(ma),
        .I1(\p_reg[1] [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1] [1]),
        .I4(\p_reg[1] [0]),
        .I5(exa),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__12 
       (.I0(ma),
        .I1(\p_reg[1]_0 [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1]_0 [1]),
        .I4(\p_reg[1]_0 [0]),
        .I5(exa),
        .O(\mda_reg[10]_0 [0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__13 
       (.I0(ma),
        .I1(\p_reg[1]_1 [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1]_1 [1]),
        .I4(\p_reg[1]_1 [0]),
        .I5(exa),
        .O(\mda_reg[10]_1 [0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__14 
       (.I0(ma),
        .I1(\p_reg[1]_2 [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1]_2 [1]),
        .I4(\p_reg[1]_2 [0]),
        .I5(exa),
        .O(\mda_reg[10]_2 [0]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__11 
       (.I0(ma),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(mda[3]),
        .I4(\p_reg[1] [2]),
        .I5(\p[2]_i_2__11_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__12 
       (.I0(ma),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(mda[3]),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[2]_i_2__12_n_0 ),
        .O(\mda_reg[10]_0 [1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__13 
       (.I0(ma),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(mda[3]),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[2]_i_2__13_n_0 ),
        .O(\mda_reg[10]_1 [1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__14 
       (.I0(ma),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(mda[3]),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[2]_i_2__14_n_0 ),
        .O(\mda_reg[10]_2 [1]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__11 
       (.I0(exa),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(da[3]),
        .O(\p[2]_i_2__11_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__12 
       (.I0(exa),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(da[3]),
        .O(\p[2]_i_2__12_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__13 
       (.I0(exa),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(da[3]),
        .O(\p[2]_i_2__13_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__14 
       (.I0(exa),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(da[3]),
        .O(\p[2]_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__11 
       (.I0(mda[3]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(mda[4]),
        .I4(\p_reg[1] [2]),
        .I5(\p[3]_i_2__11_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__12 
       (.I0(mda[3]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(mda[4]),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[3]_i_2__12_n_0 ),
        .O(\mda_reg[10]_0 [2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__13 
       (.I0(mda[3]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(mda[4]),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[3]_i_2__13_n_0 ),
        .O(\mda_reg[10]_1 [2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__14 
       (.I0(mda[3]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(mda[4]),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[3]_i_2__14_n_0 ),
        .O(\mda_reg[10]_2 [2]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__11 
       (.I0(da[3]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(da[4]),
        .O(\p[3]_i_2__11_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__12 
       (.I0(da[3]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(da[4]),
        .O(\p[3]_i_2__12_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__13 
       (.I0(da[3]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(da[4]),
        .O(\p[3]_i_2__13_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__14 
       (.I0(da[3]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(da[4]),
        .O(\p[3]_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__11 
       (.I0(mda[4]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(mda[5]),
        .I4(\p_reg[1] [2]),
        .I5(\p[4]_i_2__11_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__12 
       (.I0(mda[4]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(mda[5]),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[4]_i_2__12_n_0 ),
        .O(\mda_reg[10]_0 [3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__13 
       (.I0(mda[4]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(mda[5]),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[4]_i_2__13_n_0 ),
        .O(\mda_reg[10]_1 [3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__14 
       (.I0(mda[4]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(mda[5]),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[4]_i_2__14_n_0 ),
        .O(\mda_reg[10]_2 [3]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__11 
       (.I0(da[4]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(da[5]),
        .O(\p[4]_i_2__11_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__12 
       (.I0(da[4]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(da[5]),
        .O(\p[4]_i_2__12_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__13 
       (.I0(da[4]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(da[5]),
        .O(\p[4]_i_2__13_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__14 
       (.I0(da[4]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(da[5]),
        .O(\p[4]_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__11 
       (.I0(mda[5]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(mda[6]),
        .I4(\p_reg[1] [2]),
        .I5(\p[5]_i_2__11_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__12 
       (.I0(mda[5]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(mda[6]),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[5]_i_2__12_n_0 ),
        .O(\mda_reg[10]_0 [4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__13 
       (.I0(mda[5]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(mda[6]),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[5]_i_2__13_n_0 ),
        .O(\mda_reg[10]_1 [4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__14 
       (.I0(mda[5]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(mda[6]),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[5]_i_2__14_n_0 ),
        .O(\mda_reg[10]_2 [4]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__11 
       (.I0(da[5]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(da[6]),
        .O(\p[5]_i_2__11_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__12 
       (.I0(da[5]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(da[6]),
        .O(\p[5]_i_2__12_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__13 
       (.I0(da[5]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(da[6]),
        .O(\p[5]_i_2__13_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__14 
       (.I0(da[5]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(da[6]),
        .O(\p[5]_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__11 
       (.I0(mda[6]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(mda[7]),
        .I4(\p_reg[1] [2]),
        .I5(\p[6]_i_2__11_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__12 
       (.I0(mda[6]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(mda[7]),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[6]_i_2__12_n_0 ),
        .O(\mda_reg[10]_0 [5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__13 
       (.I0(mda[6]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(mda[7]),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[6]_i_2__13_n_0 ),
        .O(\mda_reg[10]_1 [5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__14 
       (.I0(mda[6]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(mda[7]),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[6]_i_2__14_n_0 ),
        .O(\mda_reg[10]_2 [5]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__11 
       (.I0(da[6]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(da[7]),
        .O(\p[6]_i_2__11_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__12 
       (.I0(da[6]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(da[7]),
        .O(\p[6]_i_2__12_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__13 
       (.I0(da[6]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(da[7]),
        .O(\p[6]_i_2__13_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__14 
       (.I0(da[6]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(da[7]),
        .O(\p[6]_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__11 
       (.I0(mda[7]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(mda[8]),
        .I4(\p_reg[1] [2]),
        .I5(\p[7]_i_2__11_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__12 
       (.I0(mda[7]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(mda[8]),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[7]_i_2__12_n_0 ),
        .O(\mda_reg[10]_0 [6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__13 
       (.I0(mda[7]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(mda[8]),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[7]_i_2__13_n_0 ),
        .O(\mda_reg[10]_1 [6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__14 
       (.I0(mda[7]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(mda[8]),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[7]_i_2__14_n_0 ),
        .O(\mda_reg[10]_2 [6]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__11 
       (.I0(da[7]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(da[8]),
        .O(\p[7]_i_2__11_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__12 
       (.I0(da[7]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(da[8]),
        .O(\p[7]_i_2__12_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__13 
       (.I0(da[7]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(da[8]),
        .O(\p[7]_i_2__13_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__14 
       (.I0(da[7]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(da[8]),
        .O(\p[7]_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[8]_i_1__11 
       (.I0(mda[8]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(mda[9]),
        .I4(\p_reg[1] [2]),
        .I5(\p[8]_i_2__7_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[8]_i_1__12 
       (.I0(mda[8]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(mda[9]),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[8]_i_2__8_n_0 ),
        .O(\mda_reg[10]_0 [7]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[8]_i_1__13 
       (.I0(mda[8]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(mda[9]),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[8]_i_2__9_n_0 ),
        .O(\mda_reg[10]_1 [7]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[8]_i_1__14 
       (.I0(mda[8]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(mda[9]),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[8]_i_2__10_n_0 ),
        .O(\mda_reg[10]_2 [7]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[8]_i_2__10 
       (.I0(da[8]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(da[9]),
        .O(\p[8]_i_2__10_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[8]_i_2__7 
       (.I0(da[8]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(da[9]),
        .O(\p[8]_i_2__7_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[8]_i_2__8 
       (.I0(da[8]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(da[9]),
        .O(\p[8]_i_2__8_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[8]_i_2__9 
       (.I0(da[8]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(da[9]),
        .O(\p[8]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[9]_i_1__10 
       (.I0(mda[9]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(mda[10]),
        .I4(\p_reg[1]_2 [2]),
        .I5(\p[9]_i_2__10_n_0 ),
        .O(\mda_reg[10]_2 [8]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[9]_i_1__7 
       (.I0(mda[9]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(mda[10]),
        .I4(\p_reg[1] [2]),
        .I5(\p[9]_i_2__7_n_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[9]_i_1__8 
       (.I0(mda[9]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(mda[10]),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[9]_i_2__8_n_0 ),
        .O(\mda_reg[10]_0 [8]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[9]_i_1__9 
       (.I0(mda[9]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(mda[10]),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[9]_i_2__9_n_0 ),
        .O(\mda_reg[10]_1 [8]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[9]_i_2__10 
       (.I0(da[9]),
        .I1(\p_reg[1]_2 [1]),
        .I2(\p_reg[1]_2 [0]),
        .I3(da[10]),
        .O(\p[9]_i_2__10_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[9]_i_2__7 
       (.I0(da[9]),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(da[10]),
        .O(\p[9]_i_2__7_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[9]_i_2__8 
       (.I0(da[9]),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(da[10]),
        .O(\p[9]_i_2__8_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[9]_i_2__9 
       (.I0(da[9]),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(da[10]),
        .O(\p[9]_i_2__9_n_0 ));
endmodule

(* ORIG_REF_NAME = "Partial_products" *) 
module Partial_products_71
   (\da_reg[1]_0 ,
    \ma_reg[11]_0 ,
    D,
    \mda_reg[8]_0 ,
    \mda_reg[8]_1 ,
    \mda_reg[8]_2 ,
    \ma_reg[1]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \mda_reg[3]_0 ,
    \exa_reg[1]_0 ,
    \da_reg[3]_0 ,
    \mda_reg[4]_0 ,
    \da_reg[4]_0 ,
    \da_reg[1]_1 ,
    \mda_reg[5]_0 ,
    \da_reg[5]_0 ,
    \mda_reg[6]_0 ,
    \da_reg[6]_0 ,
    \mda_reg[7]_0 ,
    \da_reg[7]_0 ,
    \mda_reg[8]_3 ,
    \da_reg[8]_0 ,
    \ma_reg[11]_1 ,
    Q,
    \p_reg[1] ,
    \p_reg[1]_0 ,
    \p_reg[1]_1 );
  output \da_reg[1]_0 ;
  output \ma_reg[11]_0 ;
  output [7:0]D;
  output [7:0]\mda_reg[8]_0 ;
  output [7:0]\mda_reg[8]_1 ;
  output [7:0]\mda_reg[8]_2 ;
  input \ma_reg[1]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \mda_reg[3]_0 ;
  input \exa_reg[1]_0 ;
  input \da_reg[3]_0 ;
  input \mda_reg[4]_0 ;
  input \da_reg[4]_0 ;
  input \da_reg[1]_1 ;
  input \mda_reg[5]_0 ;
  input \da_reg[5]_0 ;
  input \mda_reg[6]_0 ;
  input \da_reg[6]_0 ;
  input \mda_reg[7]_0 ;
  input \da_reg[7]_0 ;
  input \mda_reg[8]_3 ;
  input \da_reg[8]_0 ;
  input \ma_reg[11]_1 ;
  input [2:0]Q;
  input [2:0]\p_reg[1] ;
  input [2:0]\p_reg[1]_0 ;
  input [2:0]\p_reg[1]_1 ;

  wire [7:0]D;
  wire [2:0]Q;
  wire clk_IBUF_BUFG;
  wire \da_reg[1]_0 ;
  wire \da_reg[1]_1 ;
  wire \da_reg[3]_0 ;
  wire \da_reg[4]_0 ;
  wire \da_reg[5]_0 ;
  wire \da_reg[6]_0 ;
  wire \da_reg[7]_0 ;
  wire \da_reg[8]_0 ;
  wire \da_reg_n_0_[3] ;
  wire \da_reg_n_0_[4] ;
  wire \da_reg_n_0_[5] ;
  wire \da_reg_n_0_[6] ;
  wire \da_reg_n_0_[7] ;
  wire \da_reg_n_0_[8] ;
  wire \exa_reg[1]_0 ;
  wire \exa_reg_n_0_[1] ;
  wire \ma_reg[11]_0 ;
  wire \ma_reg[11]_1 ;
  wire \ma_reg[1]_0 ;
  wire \ma_reg_n_0_[1] ;
  wire \mda_reg[3]_0 ;
  wire \mda_reg[4]_0 ;
  wire \mda_reg[5]_0 ;
  wire \mda_reg[6]_0 ;
  wire \mda_reg[7]_0 ;
  wire [7:0]\mda_reg[8]_0 ;
  wire [7:0]\mda_reg[8]_1 ;
  wire [7:0]\mda_reg[8]_2 ;
  wire \mda_reg[8]_3 ;
  wire \mda_reg_n_0_[3] ;
  wire \mda_reg_n_0_[4] ;
  wire \mda_reg_n_0_[5] ;
  wire \mda_reg_n_0_[6] ;
  wire \mda_reg_n_0_[7] ;
  wire \mda_reg_n_0_[8] ;
  wire \p[2]_i_2__10_n_0 ;
  wire \p[2]_i_2__7_n_0 ;
  wire \p[2]_i_2__8_n_0 ;
  wire \p[2]_i_2__9_n_0 ;
  wire \p[3]_i_2__10_n_0 ;
  wire \p[3]_i_2__7_n_0 ;
  wire \p[3]_i_2__8_n_0 ;
  wire \p[3]_i_2__9_n_0 ;
  wire \p[4]_i_2__10_n_0 ;
  wire \p[4]_i_2__7_n_0 ;
  wire \p[4]_i_2__8_n_0 ;
  wire \p[4]_i_2__9_n_0 ;
  wire \p[5]_i_2__10_n_0 ;
  wire \p[5]_i_2__7_n_0 ;
  wire \p[5]_i_2__8_n_0 ;
  wire \p[5]_i_2__9_n_0 ;
  wire \p[6]_i_2__10_n_0 ;
  wire \p[6]_i_2__7_n_0 ;
  wire \p[6]_i_2__8_n_0 ;
  wire \p[6]_i_2__9_n_0 ;
  wire \p[7]_i_2__10_n_0 ;
  wire \p[7]_i_2__7_n_0 ;
  wire \p[7]_i_2__8_n_0 ;
  wire \p[7]_i_2__9_n_0 ;
  wire [2:0]\p_reg[1] ;
  wire [2:0]\p_reg[1]_0 ;
  wire [2:0]\p_reg[1]_1 ;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \da_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\da_reg[1]_1 ),
        .Q(\da_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\da_reg[3]_0 ),
        .Q(\da_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\da_reg[4]_0 ),
        .Q(\da_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\da_reg[5]_0 ),
        .Q(\da_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\da_reg[6]_0 ),
        .Q(\da_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\da_reg[7]_0 ),
        .Q(\da_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \da_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\da_reg[8]_0 ),
        .Q(\da_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \exa_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\exa_reg[1]_0 ),
        .Q(\exa_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ma_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\ma_reg[11]_1 ),
        .Q(\ma_reg[11]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ma_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\ma_reg[1]_0 ),
        .Q(\ma_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[3]_0 ),
        .Q(\mda_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[4]_0 ),
        .Q(\mda_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[5]_0 ),
        .Q(\mda_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[6]_0 ),
        .Q(\mda_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[7]_0 ),
        .Q(\mda_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \mda_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\mda_reg[8]_3 ),
        .Q(\mda_reg_n_0_[8] ));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__10 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_1 [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1]_1 [1]),
        .I4(\p_reg[1]_1 [0]),
        .I5(\exa_reg_n_0_[1] ),
        .O(\mda_reg[8]_2 [0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__7 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(Q[2]),
        .I2(\da_reg[1]_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\exa_reg_n_0_[1] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__8 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1] [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1] [1]),
        .I4(\p_reg[1] [0]),
        .I5(\exa_reg_n_0_[1] ),
        .O(\mda_reg[8]_0 [0]));
  LUT6 #(
    .INIT(64'h00BBF0000088F000)) 
    \p[1]_i_1__9 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_0 [2]),
        .I2(\da_reg[1]_0 ),
        .I3(\p_reg[1]_0 [1]),
        .I4(\p_reg[1]_0 [0]),
        .I5(\exa_reg_n_0_[1] ),
        .O(\mda_reg[8]_1 [0]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__10 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[3] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[2]_i_2__10_n_0 ),
        .O(\mda_reg[8]_2 [1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__7 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mda_reg_n_0_[3] ),
        .I4(Q[2]),
        .I5(\p[2]_i_2__7_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__8 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[3] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[2]_i_2__8_n_0 ),
        .O(\mda_reg[8]_0 [1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[2]_i_1__9 
       (.I0(\ma_reg_n_0_[1] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[3] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[2]_i_2__9_n_0 ),
        .O(\mda_reg[8]_1 [1]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__10 
       (.I0(\exa_reg_n_0_[1] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[3] ),
        .O(\p[2]_i_2__10_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__7 
       (.I0(\exa_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\da_reg_n_0_[3] ),
        .O(\p[2]_i_2__7_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__8 
       (.I0(\exa_reg_n_0_[1] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[3] ),
        .O(\p[2]_i_2__8_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[2]_i_2__9 
       (.I0(\exa_reg_n_0_[1] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[3] ),
        .O(\p[2]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__10 
       (.I0(\mda_reg_n_0_[3] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[4] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[3]_i_2__10_n_0 ),
        .O(\mda_reg[8]_2 [2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__7 
       (.I0(\mda_reg_n_0_[3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mda_reg_n_0_[4] ),
        .I4(Q[2]),
        .I5(\p[3]_i_2__7_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__8 
       (.I0(\mda_reg_n_0_[3] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[4] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[3]_i_2__8_n_0 ),
        .O(\mda_reg[8]_0 [2]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[3]_i_1__9 
       (.I0(\mda_reg_n_0_[3] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[4] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[3]_i_2__9_n_0 ),
        .O(\mda_reg[8]_1 [2]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__10 
       (.I0(\da_reg_n_0_[3] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[4] ),
        .O(\p[3]_i_2__10_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__7 
       (.I0(\da_reg_n_0_[3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\da_reg_n_0_[4] ),
        .O(\p[3]_i_2__7_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__8 
       (.I0(\da_reg_n_0_[3] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[4] ),
        .O(\p[3]_i_2__8_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[3]_i_2__9 
       (.I0(\da_reg_n_0_[3] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[4] ),
        .O(\p[3]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__10 
       (.I0(\mda_reg_n_0_[4] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[5] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[4]_i_2__10_n_0 ),
        .O(\mda_reg[8]_2 [3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__7 
       (.I0(\mda_reg_n_0_[4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mda_reg_n_0_[5] ),
        .I4(Q[2]),
        .I5(\p[4]_i_2__7_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__8 
       (.I0(\mda_reg_n_0_[4] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[5] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[4]_i_2__8_n_0 ),
        .O(\mda_reg[8]_0 [3]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[4]_i_1__9 
       (.I0(\mda_reg_n_0_[4] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[5] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[4]_i_2__9_n_0 ),
        .O(\mda_reg[8]_1 [3]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__10 
       (.I0(\da_reg_n_0_[4] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[5] ),
        .O(\p[4]_i_2__10_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__7 
       (.I0(\da_reg_n_0_[4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\da_reg_n_0_[5] ),
        .O(\p[4]_i_2__7_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__8 
       (.I0(\da_reg_n_0_[4] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[5] ),
        .O(\p[4]_i_2__8_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[4]_i_2__9 
       (.I0(\da_reg_n_0_[4] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[5] ),
        .O(\p[4]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__10 
       (.I0(\mda_reg_n_0_[5] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[6] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[5]_i_2__10_n_0 ),
        .O(\mda_reg[8]_2 [4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__7 
       (.I0(\mda_reg_n_0_[5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mda_reg_n_0_[6] ),
        .I4(Q[2]),
        .I5(\p[5]_i_2__7_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__8 
       (.I0(\mda_reg_n_0_[5] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[6] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[5]_i_2__8_n_0 ),
        .O(\mda_reg[8]_0 [4]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[5]_i_1__9 
       (.I0(\mda_reg_n_0_[5] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[6] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[5]_i_2__9_n_0 ),
        .O(\mda_reg[8]_1 [4]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__10 
       (.I0(\da_reg_n_0_[5] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[6] ),
        .O(\p[5]_i_2__10_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__7 
       (.I0(\da_reg_n_0_[5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\da_reg_n_0_[6] ),
        .O(\p[5]_i_2__7_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__8 
       (.I0(\da_reg_n_0_[5] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[6] ),
        .O(\p[5]_i_2__8_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[5]_i_2__9 
       (.I0(\da_reg_n_0_[5] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[6] ),
        .O(\p[5]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__10 
       (.I0(\mda_reg_n_0_[6] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[7] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[6]_i_2__10_n_0 ),
        .O(\mda_reg[8]_2 [5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__7 
       (.I0(\mda_reg_n_0_[6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mda_reg_n_0_[7] ),
        .I4(Q[2]),
        .I5(\p[6]_i_2__7_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__8 
       (.I0(\mda_reg_n_0_[6] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[7] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[6]_i_2__8_n_0 ),
        .O(\mda_reg[8]_0 [5]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[6]_i_1__9 
       (.I0(\mda_reg_n_0_[6] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[7] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[6]_i_2__9_n_0 ),
        .O(\mda_reg[8]_1 [5]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__10 
       (.I0(\da_reg_n_0_[6] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[7] ),
        .O(\p[6]_i_2__10_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__7 
       (.I0(\da_reg_n_0_[6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\da_reg_n_0_[7] ),
        .O(\p[6]_i_2__7_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__8 
       (.I0(\da_reg_n_0_[6] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[7] ),
        .O(\p[6]_i_2__8_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[6]_i_2__9 
       (.I0(\da_reg_n_0_[6] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[7] ),
        .O(\p[6]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__10 
       (.I0(\mda_reg_n_0_[7] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\mda_reg_n_0_[8] ),
        .I4(\p_reg[1]_1 [2]),
        .I5(\p[7]_i_2__10_n_0 ),
        .O(\mda_reg[8]_2 [6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__7 
       (.I0(\mda_reg_n_0_[7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mda_reg_n_0_[8] ),
        .I4(Q[2]),
        .I5(\p[7]_i_2__7_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__8 
       (.I0(\mda_reg_n_0_[7] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\mda_reg_n_0_[8] ),
        .I4(\p_reg[1] [2]),
        .I5(\p[7]_i_2__8_n_0 ),
        .O(\mda_reg[8]_0 [6]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \p[7]_i_1__9 
       (.I0(\mda_reg_n_0_[7] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\mda_reg_n_0_[8] ),
        .I4(\p_reg[1]_0 [2]),
        .I5(\p[7]_i_2__9_n_0 ),
        .O(\mda_reg[8]_1 [6]));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__10 
       (.I0(\da_reg_n_0_[7] ),
        .I1(\p_reg[1]_1 [1]),
        .I2(\p_reg[1]_1 [0]),
        .I3(\da_reg_n_0_[8] ),
        .O(\p[7]_i_2__10_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__7 
       (.I0(\da_reg_n_0_[7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\da_reg_n_0_[8] ),
        .O(\p[7]_i_2__7_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__8 
       (.I0(\da_reg_n_0_[7] ),
        .I1(\p_reg[1] [1]),
        .I2(\p_reg[1] [0]),
        .I3(\da_reg_n_0_[8] ),
        .O(\p[7]_i_2__8_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \p[7]_i_2__9 
       (.I0(\da_reg_n_0_[7] ),
        .I1(\p_reg[1]_0 [1]),
        .I2(\p_reg[1]_0 [0]),
        .I3(\da_reg_n_0_[8] ),
        .O(\p[7]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[8]_i_1__10 
       (.I0(\mda_reg_n_0_[8] ),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1]_1 [2]),
        .I3(\p_reg[1]_1 [1]),
        .I4(\p_reg[1]_1 [0]),
        .I5(\da_reg_n_0_[8] ),
        .O(\mda_reg[8]_2 [7]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[8]_i_1__7 
       (.I0(\mda_reg_n_0_[8] ),
        .I1(\ma_reg[11]_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\da_reg_n_0_[8] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[8]_i_1__8 
       (.I0(\mda_reg_n_0_[8] ),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1] [2]),
        .I3(\p_reg[1] [1]),
        .I4(\p_reg[1] [0]),
        .I5(\da_reg_n_0_[8] ),
        .O(\mda_reg[8]_0 [7]));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \p[8]_i_1__9 
       (.I0(\mda_reg_n_0_[8] ),
        .I1(\ma_reg[11]_0 ),
        .I2(\p_reg[1]_0 [2]),
        .I3(\p_reg[1]_0 [1]),
        .I4(\p_reg[1]_0 [0]),
        .I5(\da_reg_n_0_[8] ),
        .O(\mda_reg[8]_1 [7]));
endmodule

module Pipeline
   (\Sum_reg[17]_0 ,
    SP2,
    S,
    clk_IBUF_BUFG,
    rst_IBUF,
    Q);
  output [17:0]\Sum_reg[17]_0 ;
  input [18:0]SP2;
  input [0:0]S;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [15:0]Q;

  wire [15:0]Q;
  wire [0:0]S;
  wire [18:0]SP2;
  wire [17:0]\Sum_reg[17]_0 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;
  wire [17:0]sum_p;

  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[0]),
        .Q(\Sum_reg[17]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[10]),
        .Q(\Sum_reg[17]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[11]),
        .Q(\Sum_reg[17]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[12]),
        .Q(\Sum_reg[17]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[13]),
        .Q(\Sum_reg[17]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[14]),
        .Q(\Sum_reg[17]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[15]),
        .Q(\Sum_reg[17]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[16]),
        .Q(\Sum_reg[17]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[17]),
        .Q(\Sum_reg[17]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[1]),
        .Q(\Sum_reg[17]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[2]),
        .Q(\Sum_reg[17]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[3]),
        .Q(\Sum_reg[17]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[4]),
        .Q(\Sum_reg[17]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[5]),
        .Q(\Sum_reg[17]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[6]),
        .Q(\Sum_reg[17]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[7]),
        .Q(\Sum_reg[17]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[8]),
        .Q(\Sum_reg[17]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[9]),
        .Q(\Sum_reg[17]_0 [9]));
  ADDER20 dut
       (.D(sum_p),
        .Q(Q),
        .S(S),
        .SP2(SP2));
endmodule

(* ORIG_REF_NAME = "Pipeline" *) 
module Pipeline_113
   (\Sum_reg[17]_0 ,
    SP2,
    S,
    clk_IBUF_BUFG,
    rst_IBUF,
    Q);
  output [17:0]\Sum_reg[17]_0 ;
  input [18:0]SP2;
  input [0:0]S;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [15:0]Q;

  wire [15:0]Q;
  wire [0:0]S;
  wire [18:0]SP2;
  wire [17:0]\Sum_reg[17]_0 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;
  wire [17:0]sum_p;

  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[0]),
        .Q(\Sum_reg[17]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[10]),
        .Q(\Sum_reg[17]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[11]),
        .Q(\Sum_reg[17]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[12]),
        .Q(\Sum_reg[17]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[13]),
        .Q(\Sum_reg[17]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[14]),
        .Q(\Sum_reg[17]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[15]),
        .Q(\Sum_reg[17]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[16]),
        .Q(\Sum_reg[17]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[17]),
        .Q(\Sum_reg[17]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[1]),
        .Q(\Sum_reg[17]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[2]),
        .Q(\Sum_reg[17]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[3]),
        .Q(\Sum_reg[17]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[4]),
        .Q(\Sum_reg[17]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[5]),
        .Q(\Sum_reg[17]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[6]),
        .Q(\Sum_reg[17]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[7]),
        .Q(\Sum_reg[17]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[8]),
        .Q(\Sum_reg[17]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[9]),
        .Q(\Sum_reg[17]_0 [9]));
  ADDER20_114 dut
       (.D(sum_p),
        .Q(Q),
        .S(S),
        .SP2(SP2));
endmodule

(* ORIG_REF_NAME = "Pipeline" *) 
module Pipeline_294
   (\Sum_reg[17]_0 ,
    SP2,
    S,
    clk_IBUF_BUFG,
    rst_IBUF,
    Q);
  output [17:0]\Sum_reg[17]_0 ;
  input [18:0]SP2;
  input [0:0]S;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [15:0]Q;

  wire [15:0]Q;
  wire [0:0]S;
  wire [18:0]SP2;
  wire [17:0]\Sum_reg[17]_0 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;
  wire [17:0]sum_p;

  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[0]),
        .Q(\Sum_reg[17]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[10]),
        .Q(\Sum_reg[17]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[11]),
        .Q(\Sum_reg[17]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[12]),
        .Q(\Sum_reg[17]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[13]),
        .Q(\Sum_reg[17]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[14]),
        .Q(\Sum_reg[17]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[15]),
        .Q(\Sum_reg[17]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[16]),
        .Q(\Sum_reg[17]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[17]),
        .Q(\Sum_reg[17]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[1]),
        .Q(\Sum_reg[17]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[2]),
        .Q(\Sum_reg[17]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[3]),
        .Q(\Sum_reg[17]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[4]),
        .Q(\Sum_reg[17]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[5]),
        .Q(\Sum_reg[17]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[6]),
        .Q(\Sum_reg[17]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[7]),
        .Q(\Sum_reg[17]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[8]),
        .Q(\Sum_reg[17]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[9]),
        .Q(\Sum_reg[17]_0 [9]));
  ADDER20_295 dut
       (.D(sum_p),
        .Q(Q),
        .S(S),
        .SP2(SP2));
endmodule

module Pipeline_3
   (\Sum_reg[7]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \Sum_reg[19]_0 ,
    \Sum_reg[19]_1 );
  output [7:0]\Sum_reg[7]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [17:0]\Sum_reg[19]_0 ;
  input [17:0]\Sum_reg[19]_1 ;

  wire [17:0]\Sum_reg[19]_0 ;
  wire [17:0]\Sum_reg[19]_1 ;
  wire [7:0]\Sum_reg[7]_0 ;
  wire \Sum_reg_n_0_[19] ;
  wire \TO_SAT/bool__9 ;
  wire clk_IBUF_BUFG;
  wire \pix_sat[7]_i_3_n_0 ;
  wire \pix_sat[7]_i_4_n_0 ;
  wire [18:0]pixel_temp;
  wire rst_IBUF;
  wire [19:0]sum_p;

  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[0]),
        .Q(pixel_temp[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[10]),
        .Q(pixel_temp[10]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[11]),
        .Q(pixel_temp[11]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[12]),
        .Q(pixel_temp[12]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[13]),
        .Q(pixel_temp[13]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[14]),
        .Q(pixel_temp[14]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[15]),
        .Q(pixel_temp[15]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[16]),
        .Q(pixel_temp[16]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[17]),
        .Q(pixel_temp[17]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[18]),
        .Q(pixel_temp[18]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[19]),
        .Q(\Sum_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[1]),
        .Q(pixel_temp[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[2]),
        .Q(pixel_temp[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[3]),
        .Q(pixel_temp[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[4]),
        .Q(pixel_temp[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[5]),
        .Q(pixel_temp[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[6]),
        .Q(pixel_temp[6]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[7]),
        .Q(pixel_temp[7]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[8]),
        .Q(pixel_temp[8]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[9]),
        .Q(pixel_temp[9]));
  ADDER20_146 dut
       (.D(sum_p),
        .\Sum_reg[19] (\Sum_reg[19]_0 ),
        .\Sum_reg[19]_0 (\Sum_reg[19]_1 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \pix_sat[0]_i_1 
       (.I0(pixel_temp[0]),
        .I1(\TO_SAT/bool__9 ),
        .I2(\Sum_reg_n_0_[19] ),
        .O(\Sum_reg[7]_0 [0]));
  LUT3 #(
    .INIT(8'h0E)) 
    \pix_sat[1]_i_1 
       (.I0(pixel_temp[1]),
        .I1(\TO_SAT/bool__9 ),
        .I2(\Sum_reg_n_0_[19] ),
        .O(\Sum_reg[7]_0 [1]));
  LUT3 #(
    .INIT(8'h0E)) 
    \pix_sat[2]_i_1 
       (.I0(pixel_temp[2]),
        .I1(\TO_SAT/bool__9 ),
        .I2(\Sum_reg_n_0_[19] ),
        .O(\Sum_reg[7]_0 [2]));
  LUT3 #(
    .INIT(8'h0E)) 
    \pix_sat[3]_i_1 
       (.I0(pixel_temp[3]),
        .I1(\TO_SAT/bool__9 ),
        .I2(\Sum_reg_n_0_[19] ),
        .O(\Sum_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h0E)) 
    \pix_sat[4]_i_1 
       (.I0(pixel_temp[4]),
        .I1(\TO_SAT/bool__9 ),
        .I2(\Sum_reg_n_0_[19] ),
        .O(\Sum_reg[7]_0 [4]));
  LUT3 #(
    .INIT(8'h0E)) 
    \pix_sat[5]_i_1 
       (.I0(pixel_temp[5]),
        .I1(\TO_SAT/bool__9 ),
        .I2(\Sum_reg_n_0_[19] ),
        .O(\Sum_reg[7]_0 [5]));
  LUT3 #(
    .INIT(8'h0E)) 
    \pix_sat[6]_i_1 
       (.I0(pixel_temp[6]),
        .I1(\TO_SAT/bool__9 ),
        .I2(\Sum_reg_n_0_[19] ),
        .O(\Sum_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h0E)) 
    \pix_sat[7]_i_1 
       (.I0(pixel_temp[7]),
        .I1(\TO_SAT/bool__9 ),
        .I2(\Sum_reg_n_0_[19] ),
        .O(\Sum_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pix_sat[7]_i_2 
       (.I0(pixel_temp[8]),
        .I1(pixel_temp[9]),
        .I2(pixel_temp[18]),
        .I3(\pix_sat[7]_i_3_n_0 ),
        .I4(\pix_sat[7]_i_4_n_0 ),
        .O(\TO_SAT/bool__9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pix_sat[7]_i_3 
       (.I0(pixel_temp[15]),
        .I1(pixel_temp[14]),
        .I2(pixel_temp[17]),
        .I3(pixel_temp[16]),
        .O(\pix_sat[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pix_sat[7]_i_4 
       (.I0(pixel_temp[11]),
        .I1(pixel_temp[10]),
        .I2(pixel_temp[13]),
        .I3(pixel_temp[12]),
        .O(\pix_sat[7]_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "Pipeline" *) 
module Pipeline_339
   (\Sum_reg[17]_0 ,
    \Sum_reg[17]_1 ,
    SP2,
    S,
    \SP_reg[18] ,
    \SP_reg[18]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    Q);
  output [17:0]\Sum_reg[17]_0 ;
  output [17:0]\Sum_reg[17]_1 ;
  input [16:0]SP2;
  input [0:0]S;
  input [17:0]\SP_reg[18] ;
  input [17:0]\SP_reg[18]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [13:0]Q;

  wire [13:0]Q;
  wire [0:0]S;
  wire [16:0]SP2;
  wire [17:0]\SP_reg[18] ;
  wire [17:0]\SP_reg[18]_0 ;
  wire [17:0]\Sum_reg[17]_0 ;
  wire [17:0]\Sum_reg[17]_1 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;
  wire [17:0]sum_p;

  LUT3 #(
    .INIT(8'h96)) 
    \SP[0]_i_1__21 
       (.I0(\Sum_reg[17]_1 [0]),
        .I1(\SP_reg[18] [0]),
        .I2(\SP_reg[18]_0 [0]),
        .O(\Sum_reg[17]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[10]_i_1__19 
       (.I0(\Sum_reg[17]_1 [10]),
        .I1(\SP_reg[18] [10]),
        .I2(\SP_reg[18]_0 [10]),
        .O(\Sum_reg[17]_0 [10]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[11]_i_1__19 
       (.I0(\Sum_reg[17]_1 [11]),
        .I1(\SP_reg[18] [11]),
        .I2(\SP_reg[18]_0 [11]),
        .O(\Sum_reg[17]_0 [11]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[12]_i_1__19 
       (.I0(\Sum_reg[17]_1 [12]),
        .I1(\SP_reg[18] [12]),
        .I2(\SP_reg[18]_0 [12]),
        .O(\Sum_reg[17]_0 [12]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[13]_i_1__19 
       (.I0(\Sum_reg[17]_1 [13]),
        .I1(\SP_reg[18] [13]),
        .I2(\SP_reg[18]_0 [13]),
        .O(\Sum_reg[17]_0 [13]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[14]_i_1__19 
       (.I0(\Sum_reg[17]_1 [14]),
        .I1(\SP_reg[18] [14]),
        .I2(\SP_reg[18]_0 [14]),
        .O(\Sum_reg[17]_0 [14]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[15]_i_1__16 
       (.I0(\Sum_reg[17]_1 [15]),
        .I1(\SP_reg[18] [15]),
        .I2(\SP_reg[18]_0 [15]),
        .O(\Sum_reg[17]_0 [15]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[16]_i_1__13 
       (.I0(\Sum_reg[17]_1 [16]),
        .I1(\SP_reg[18] [16]),
        .I2(\SP_reg[18]_0 [16]),
        .O(\Sum_reg[17]_0 [16]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[18]_i_1__10 
       (.I0(\Sum_reg[17]_1 [17]),
        .I1(\SP_reg[18] [17]),
        .I2(\SP_reg[18]_0 [17]),
        .O(\Sum_reg[17]_0 [17]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[1]_i_1__21 
       (.I0(\Sum_reg[17]_1 [1]),
        .I1(\SP_reg[18] [1]),
        .I2(\SP_reg[18]_0 [1]),
        .O(\Sum_reg[17]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[2]_i_1__30 
       (.I0(\Sum_reg[17]_1 [2]),
        .I1(\SP_reg[18] [2]),
        .I2(\SP_reg[18]_0 [2]),
        .O(\Sum_reg[17]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[3]_i_1__28 
       (.I0(\Sum_reg[17]_1 [3]),
        .I1(\SP_reg[18] [3]),
        .I2(\SP_reg[18]_0 [3]),
        .O(\Sum_reg[17]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[4]_i_1__34 
       (.I0(\Sum_reg[17]_1 [4]),
        .I1(\SP_reg[18] [4]),
        .I2(\SP_reg[18]_0 [4]),
        .O(\Sum_reg[17]_0 [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[5]_i_1__33 
       (.I0(\Sum_reg[17]_1 [5]),
        .I1(\SP_reg[18] [5]),
        .I2(\SP_reg[18]_0 [5]),
        .O(\Sum_reg[17]_0 [5]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__33 
       (.I0(\Sum_reg[17]_1 [6]),
        .I1(\SP_reg[18] [6]),
        .I2(\SP_reg[18]_0 [6]),
        .O(\Sum_reg[17]_0 [6]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__32 
       (.I0(\Sum_reg[17]_1 [7]),
        .I1(\SP_reg[18] [7]),
        .I2(\SP_reg[18]_0 [7]),
        .O(\Sum_reg[17]_0 [7]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[8]_i_1__19 
       (.I0(\Sum_reg[17]_1 [8]),
        .I1(\SP_reg[18] [8]),
        .I2(\SP_reg[18]_0 [8]),
        .O(\Sum_reg[17]_0 [8]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[9]_i_1__19 
       (.I0(\Sum_reg[17]_1 [9]),
        .I1(\SP_reg[18] [9]),
        .I2(\SP_reg[18]_0 [9]),
        .O(\Sum_reg[17]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[0]),
        .Q(\Sum_reg[17]_1 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[10]),
        .Q(\Sum_reg[17]_1 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[11]),
        .Q(\Sum_reg[17]_1 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[12]),
        .Q(\Sum_reg[17]_1 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[13]),
        .Q(\Sum_reg[17]_1 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[14]),
        .Q(\Sum_reg[17]_1 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[15]),
        .Q(\Sum_reg[17]_1 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[16]),
        .Q(\Sum_reg[17]_1 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[17]),
        .Q(\Sum_reg[17]_1 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[1]),
        .Q(\Sum_reg[17]_1 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[2]),
        .Q(\Sum_reg[17]_1 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[3]),
        .Q(\Sum_reg[17]_1 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[4]),
        .Q(\Sum_reg[17]_1 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[5]),
        .Q(\Sum_reg[17]_1 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[6]),
        .Q(\Sum_reg[17]_1 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[7]),
        .Q(\Sum_reg[17]_1 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[8]),
        .Q(\Sum_reg[17]_1 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[9]),
        .Q(\Sum_reg[17]_1 [9]));
  ADDER20_340 dut
       (.D(sum_p),
        .Q(Q),
        .S(S),
        .SP2(SP2));
endmodule

(* ORIG_REF_NAME = "Pipeline" *) 
module Pipeline_378
   (\Sum_reg[17]_0 ,
    SP2,
    S,
    clk_IBUF_BUFG,
    rst_IBUF,
    Q);
  output [17:0]\Sum_reg[17]_0 ;
  input [18:0]SP2;
  input [0:0]S;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [15:0]Q;

  wire [15:0]Q;
  wire [0:0]S;
  wire [18:0]SP2;
  wire [17:0]\Sum_reg[17]_0 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;
  wire [17:0]sum_p;

  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[0]),
        .Q(\Sum_reg[17]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[10]),
        .Q(\Sum_reg[17]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[11]),
        .Q(\Sum_reg[17]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[12]),
        .Q(\Sum_reg[17]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[13]),
        .Q(\Sum_reg[17]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[14]),
        .Q(\Sum_reg[17]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[15]),
        .Q(\Sum_reg[17]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[16]),
        .Q(\Sum_reg[17]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[17]),
        .Q(\Sum_reg[17]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[1]),
        .Q(\Sum_reg[17]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[2]),
        .Q(\Sum_reg[17]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[3]),
        .Q(\Sum_reg[17]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[4]),
        .Q(\Sum_reg[17]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[5]),
        .Q(\Sum_reg[17]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[6]),
        .Q(\Sum_reg[17]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[7]),
        .Q(\Sum_reg[17]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[8]),
        .Q(\Sum_reg[17]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[9]),
        .Q(\Sum_reg[17]_0 [9]));
  ADDER20_379 dut
       (.D(sum_p),
        .Q(Q),
        .S(S),
        .SP2(SP2));
endmodule

(* ORIG_REF_NAME = "Pipeline_3" *) 
module Pipeline_3_412
   (\Sum_reg[7]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \Sum_reg[19]_0 ,
    \Sum_reg[19]_1 );
  output [7:0]\Sum_reg[7]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [17:0]\Sum_reg[19]_0 ;
  input [17:0]\Sum_reg[19]_1 ;

  wire [17:0]\Sum_reg[19]_0 ;
  wire [17:0]\Sum_reg[19]_1 ;
  wire [7:0]\Sum_reg[7]_0 ;
  wire \Sum_reg_n_0_[19] ;
  wire \TO_SAT/bool__9 ;
  wire clk_IBUF_BUFG;
  wire \pix_sat[7]_i_3__1_n_0 ;
  wire \pix_sat[7]_i_4__1_n_0 ;
  wire [18:0]pixel_temp;
  wire rst_IBUF;
  wire [19:0]sum_p;

  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[0]),
        .Q(pixel_temp[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[10]),
        .Q(pixel_temp[10]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[11]),
        .Q(pixel_temp[11]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[12]),
        .Q(pixel_temp[12]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[13]),
        .Q(pixel_temp[13]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[14]),
        .Q(pixel_temp[14]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[15]),
        .Q(pixel_temp[15]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[16]),
        .Q(pixel_temp[16]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[17]),
        .Q(pixel_temp[17]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[18]),
        .Q(pixel_temp[18]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[19]),
        .Q(\Sum_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[1]),
        .Q(pixel_temp[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[2]),
        .Q(pixel_temp[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[3]),
        .Q(pixel_temp[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[4]),
        .Q(pixel_temp[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[5]),
        .Q(pixel_temp[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[6]),
        .Q(pixel_temp[6]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[7]),
        .Q(pixel_temp[7]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[8]),
        .Q(pixel_temp[8]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[9]),
        .Q(pixel_temp[9]));
  ADDER20_413 dut
       (.D(sum_p),
        .\Sum_reg[19] (\Sum_reg[19]_0 ),
        .\Sum_reg[19]_0 (\Sum_reg[19]_1 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \pix_sat[0]_i_1__1 
       (.I0(pixel_temp[0]),
        .I1(\TO_SAT/bool__9 ),
        .I2(\Sum_reg_n_0_[19] ),
        .O(\Sum_reg[7]_0 [0]));
  LUT3 #(
    .INIT(8'h0E)) 
    \pix_sat[1]_i_1__1 
       (.I0(pixel_temp[1]),
        .I1(\TO_SAT/bool__9 ),
        .I2(\Sum_reg_n_0_[19] ),
        .O(\Sum_reg[7]_0 [1]));
  LUT3 #(
    .INIT(8'h0E)) 
    \pix_sat[2]_i_1__1 
       (.I0(pixel_temp[2]),
        .I1(\TO_SAT/bool__9 ),
        .I2(\Sum_reg_n_0_[19] ),
        .O(\Sum_reg[7]_0 [2]));
  LUT3 #(
    .INIT(8'h0E)) 
    \pix_sat[3]_i_1__1 
       (.I0(pixel_temp[3]),
        .I1(\TO_SAT/bool__9 ),
        .I2(\Sum_reg_n_0_[19] ),
        .O(\Sum_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h0E)) 
    \pix_sat[4]_i_1__1 
       (.I0(pixel_temp[4]),
        .I1(\TO_SAT/bool__9 ),
        .I2(\Sum_reg_n_0_[19] ),
        .O(\Sum_reg[7]_0 [4]));
  LUT3 #(
    .INIT(8'h0E)) 
    \pix_sat[5]_i_1__1 
       (.I0(pixel_temp[5]),
        .I1(\TO_SAT/bool__9 ),
        .I2(\Sum_reg_n_0_[19] ),
        .O(\Sum_reg[7]_0 [5]));
  LUT3 #(
    .INIT(8'h0E)) 
    \pix_sat[6]_i_1__1 
       (.I0(pixel_temp[6]),
        .I1(\TO_SAT/bool__9 ),
        .I2(\Sum_reg_n_0_[19] ),
        .O(\Sum_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h0E)) 
    \pix_sat[7]_i_1__1 
       (.I0(pixel_temp[7]),
        .I1(\TO_SAT/bool__9 ),
        .I2(\Sum_reg_n_0_[19] ),
        .O(\Sum_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pix_sat[7]_i_2__1 
       (.I0(pixel_temp[8]),
        .I1(pixel_temp[9]),
        .I2(pixel_temp[18]),
        .I3(\pix_sat[7]_i_3__1_n_0 ),
        .I4(\pix_sat[7]_i_4__1_n_0 ),
        .O(\TO_SAT/bool__9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pix_sat[7]_i_3__1 
       (.I0(pixel_temp[15]),
        .I1(pixel_temp[14]),
        .I2(pixel_temp[17]),
        .I3(pixel_temp[16]),
        .O(\pix_sat[7]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pix_sat[7]_i_4__1 
       (.I0(pixel_temp[11]),
        .I1(pixel_temp[10]),
        .I2(pixel_temp[13]),
        .I3(pixel_temp[12]),
        .O(\pix_sat[7]_i_4__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "Pipeline_3" *) 
module Pipeline_3_599
   (\Sum_reg[7]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \Sum_reg[19]_0 ,
    \Sum_reg[19]_1 );
  output [7:0]\Sum_reg[7]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [17:0]\Sum_reg[19]_0 ;
  input [17:0]\Sum_reg[19]_1 ;

  wire [17:0]\Sum_reg[19]_0 ;
  wire [17:0]\Sum_reg[19]_1 ;
  wire [7:0]\Sum_reg[7]_0 ;
  wire \Sum_reg_n_0_[19] ;
  wire \TO_SAT/bool__9 ;
  wire clk_IBUF_BUFG;
  wire \pix_sat[7]_i_3__0_n_0 ;
  wire \pix_sat[7]_i_4__0_n_0 ;
  wire [18:0]pixel_temp;
  wire rst_IBUF;
  wire [19:0]sum_p;

  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[0]),
        .Q(pixel_temp[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[10]),
        .Q(pixel_temp[10]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[11]),
        .Q(pixel_temp[11]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[12]),
        .Q(pixel_temp[12]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[13]),
        .Q(pixel_temp[13]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[14]),
        .Q(pixel_temp[14]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[15]),
        .Q(pixel_temp[15]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[16]),
        .Q(pixel_temp[16]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[17]),
        .Q(pixel_temp[17]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[18]),
        .Q(pixel_temp[18]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[19]),
        .Q(\Sum_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[1]),
        .Q(pixel_temp[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[2]),
        .Q(pixel_temp[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[3]),
        .Q(pixel_temp[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[4]),
        .Q(pixel_temp[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[5]),
        .Q(pixel_temp[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[6]),
        .Q(pixel_temp[6]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[7]),
        .Q(pixel_temp[7]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[8]),
        .Q(pixel_temp[8]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[9]),
        .Q(pixel_temp[9]));
  ADDER20_600 dut
       (.D(sum_p),
        .\Sum_reg[19] (\Sum_reg[19]_0 ),
        .\Sum_reg[19]_0 (\Sum_reg[19]_1 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \pix_sat[0]_i_1__0 
       (.I0(pixel_temp[0]),
        .I1(\TO_SAT/bool__9 ),
        .I2(\Sum_reg_n_0_[19] ),
        .O(\Sum_reg[7]_0 [0]));
  LUT3 #(
    .INIT(8'h0E)) 
    \pix_sat[1]_i_1__0 
       (.I0(pixel_temp[1]),
        .I1(\TO_SAT/bool__9 ),
        .I2(\Sum_reg_n_0_[19] ),
        .O(\Sum_reg[7]_0 [1]));
  LUT3 #(
    .INIT(8'h0E)) 
    \pix_sat[2]_i_1__0 
       (.I0(pixel_temp[2]),
        .I1(\TO_SAT/bool__9 ),
        .I2(\Sum_reg_n_0_[19] ),
        .O(\Sum_reg[7]_0 [2]));
  LUT3 #(
    .INIT(8'h0E)) 
    \pix_sat[3]_i_1__0 
       (.I0(pixel_temp[3]),
        .I1(\TO_SAT/bool__9 ),
        .I2(\Sum_reg_n_0_[19] ),
        .O(\Sum_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h0E)) 
    \pix_sat[4]_i_1__0 
       (.I0(pixel_temp[4]),
        .I1(\TO_SAT/bool__9 ),
        .I2(\Sum_reg_n_0_[19] ),
        .O(\Sum_reg[7]_0 [4]));
  LUT3 #(
    .INIT(8'h0E)) 
    \pix_sat[5]_i_1__0 
       (.I0(pixel_temp[5]),
        .I1(\TO_SAT/bool__9 ),
        .I2(\Sum_reg_n_0_[19] ),
        .O(\Sum_reg[7]_0 [5]));
  LUT3 #(
    .INIT(8'h0E)) 
    \pix_sat[6]_i_1__0 
       (.I0(pixel_temp[6]),
        .I1(\TO_SAT/bool__9 ),
        .I2(\Sum_reg_n_0_[19] ),
        .O(\Sum_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h0E)) 
    \pix_sat[7]_i_1__0 
       (.I0(pixel_temp[7]),
        .I1(\TO_SAT/bool__9 ),
        .I2(\Sum_reg_n_0_[19] ),
        .O(\Sum_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pix_sat[7]_i_2__0 
       (.I0(pixel_temp[8]),
        .I1(pixel_temp[9]),
        .I2(pixel_temp[18]),
        .I3(\pix_sat[7]_i_3__0_n_0 ),
        .I4(\pix_sat[7]_i_4__0_n_0 ),
        .O(\TO_SAT/bool__9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pix_sat[7]_i_3__0 
       (.I0(pixel_temp[15]),
        .I1(pixel_temp[14]),
        .I2(pixel_temp[17]),
        .I3(pixel_temp[16]),
        .O(\pix_sat[7]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pix_sat[7]_i_4__0 
       (.I0(pixel_temp[11]),
        .I1(pixel_temp[10]),
        .I2(pixel_temp[13]),
        .I3(pixel_temp[12]),
        .O(\pix_sat[7]_i_4__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "Pipeline" *) 
module Pipeline_481
   (\Sum_reg[17]_0 ,
    SP2,
    S,
    clk_IBUF_BUFG,
    rst_IBUF,
    Q);
  output [17:0]\Sum_reg[17]_0 ;
  input [18:0]SP2;
  input [0:0]S;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [15:0]Q;

  wire [15:0]Q;
  wire [0:0]S;
  wire [18:0]SP2;
  wire [17:0]\Sum_reg[17]_0 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;
  wire [17:0]sum_p;

  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[0]),
        .Q(\Sum_reg[17]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[10]),
        .Q(\Sum_reg[17]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[11]),
        .Q(\Sum_reg[17]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[12]),
        .Q(\Sum_reg[17]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[13]),
        .Q(\Sum_reg[17]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[14]),
        .Q(\Sum_reg[17]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[15]),
        .Q(\Sum_reg[17]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[16]),
        .Q(\Sum_reg[17]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[17]),
        .Q(\Sum_reg[17]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[1]),
        .Q(\Sum_reg[17]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[2]),
        .Q(\Sum_reg[17]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[3]),
        .Q(\Sum_reg[17]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[4]),
        .Q(\Sum_reg[17]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[5]),
        .Q(\Sum_reg[17]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[6]),
        .Q(\Sum_reg[17]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[7]),
        .Q(\Sum_reg[17]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[8]),
        .Q(\Sum_reg[17]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[9]),
        .Q(\Sum_reg[17]_0 [9]));
  ADDER20_482 dut
       (.D(sum_p),
        .Q(Q),
        .S(S),
        .SP2(SP2));
endmodule

(* ORIG_REF_NAME = "Pipeline" *) 
module Pipeline_526
   (\Sum_reg[17]_0 ,
    \Sum_reg[17]_1 ,
    SP2,
    S,
    \SP_reg[18] ,
    \SP_reg[18]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    Q);
  output [17:0]\Sum_reg[17]_0 ;
  output [17:0]\Sum_reg[17]_1 ;
  input [16:0]SP2;
  input [0:0]S;
  input [17:0]\SP_reg[18] ;
  input [17:0]\SP_reg[18]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [13:0]Q;

  wire [13:0]Q;
  wire [0:0]S;
  wire [16:0]SP2;
  wire [17:0]\SP_reg[18] ;
  wire [17:0]\SP_reg[18]_0 ;
  wire [17:0]\Sum_reg[17]_0 ;
  wire [17:0]\Sum_reg[17]_1 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;
  wire [17:0]sum_p;

  LUT3 #(
    .INIT(8'h96)) 
    \SP[0]_i_1__16 
       (.I0(\Sum_reg[17]_1 [0]),
        .I1(\SP_reg[18] [0]),
        .I2(\SP_reg[18]_0 [0]),
        .O(\Sum_reg[17]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[10]_i_1__12 
       (.I0(\Sum_reg[17]_1 [10]),
        .I1(\SP_reg[18] [10]),
        .I2(\SP_reg[18]_0 [10]),
        .O(\Sum_reg[17]_0 [10]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[11]_i_1__12 
       (.I0(\Sum_reg[17]_1 [11]),
        .I1(\SP_reg[18] [11]),
        .I2(\SP_reg[18]_0 [11]),
        .O(\Sum_reg[17]_0 [11]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[12]_i_1__12 
       (.I0(\Sum_reg[17]_1 [12]),
        .I1(\SP_reg[18] [12]),
        .I2(\SP_reg[18]_0 [12]),
        .O(\Sum_reg[17]_0 [12]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[13]_i_1__12 
       (.I0(\Sum_reg[17]_1 [13]),
        .I1(\SP_reg[18] [13]),
        .I2(\SP_reg[18]_0 [13]),
        .O(\Sum_reg[17]_0 [13]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[14]_i_1__12 
       (.I0(\Sum_reg[17]_1 [14]),
        .I1(\SP_reg[18] [14]),
        .I2(\SP_reg[18]_0 [14]),
        .O(\Sum_reg[17]_0 [14]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[15]_i_1__10 
       (.I0(\Sum_reg[17]_1 [15]),
        .I1(\SP_reg[18] [15]),
        .I2(\SP_reg[18]_0 [15]),
        .O(\Sum_reg[17]_0 [15]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[16]_i_1__8 
       (.I0(\Sum_reg[17]_1 [16]),
        .I1(\SP_reg[18] [16]),
        .I2(\SP_reg[18]_0 [16]),
        .O(\Sum_reg[17]_0 [16]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[18]_i_1__6 
       (.I0(\Sum_reg[17]_1 [17]),
        .I1(\SP_reg[18] [17]),
        .I2(\SP_reg[18]_0 [17]),
        .O(\Sum_reg[17]_0 [17]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[1]_i_1__16 
       (.I0(\Sum_reg[17]_1 [1]),
        .I1(\SP_reg[18] [1]),
        .I2(\SP_reg[18]_0 [1]),
        .O(\Sum_reg[17]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[2]_i_1__22 
       (.I0(\Sum_reg[17]_1 [2]),
        .I1(\SP_reg[18] [2]),
        .I2(\SP_reg[18]_0 [2]),
        .O(\Sum_reg[17]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[3]_i_1__20 
       (.I0(\Sum_reg[17]_1 [3]),
        .I1(\SP_reg[18] [3]),
        .I2(\SP_reg[18]_0 [3]),
        .O(\Sum_reg[17]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[4]_i_1__23 
       (.I0(\Sum_reg[17]_1 [4]),
        .I1(\SP_reg[18] [4]),
        .I2(\SP_reg[18]_0 [4]),
        .O(\Sum_reg[17]_0 [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[5]_i_1__22 
       (.I0(\Sum_reg[17]_1 [5]),
        .I1(\SP_reg[18] [5]),
        .I2(\SP_reg[18]_0 [5]),
        .O(\Sum_reg[17]_0 [5]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__22 
       (.I0(\Sum_reg[17]_1 [6]),
        .I1(\SP_reg[18] [6]),
        .I2(\SP_reg[18]_0 [6]),
        .O(\Sum_reg[17]_0 [6]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__21 
       (.I0(\Sum_reg[17]_1 [7]),
        .I1(\SP_reg[18] [7]),
        .I2(\SP_reg[18]_0 [7]),
        .O(\Sum_reg[17]_0 [7]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[8]_i_1__12 
       (.I0(\Sum_reg[17]_1 [8]),
        .I1(\SP_reg[18] [8]),
        .I2(\SP_reg[18]_0 [8]),
        .O(\Sum_reg[17]_0 [8]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[9]_i_1__12 
       (.I0(\Sum_reg[17]_1 [9]),
        .I1(\SP_reg[18] [9]),
        .I2(\SP_reg[18]_0 [9]),
        .O(\Sum_reg[17]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[0]),
        .Q(\Sum_reg[17]_1 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[10]),
        .Q(\Sum_reg[17]_1 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[11]),
        .Q(\Sum_reg[17]_1 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[12]),
        .Q(\Sum_reg[17]_1 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[13]),
        .Q(\Sum_reg[17]_1 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[14]),
        .Q(\Sum_reg[17]_1 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[15]),
        .Q(\Sum_reg[17]_1 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[16]),
        .Q(\Sum_reg[17]_1 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[17]),
        .Q(\Sum_reg[17]_1 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[1]),
        .Q(\Sum_reg[17]_1 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[2]),
        .Q(\Sum_reg[17]_1 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[3]),
        .Q(\Sum_reg[17]_1 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[4]),
        .Q(\Sum_reg[17]_1 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[5]),
        .Q(\Sum_reg[17]_1 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[6]),
        .Q(\Sum_reg[17]_1 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[7]),
        .Q(\Sum_reg[17]_1 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[8]),
        .Q(\Sum_reg[17]_1 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[9]),
        .Q(\Sum_reg[17]_1 [9]));
  ADDER20_527 dut
       (.D(sum_p),
        .Q(Q),
        .S(S),
        .SP2(SP2));
endmodule

(* ORIG_REF_NAME = "Pipeline" *) 
module Pipeline_565
   (\Sum_reg[17]_0 ,
    SP2,
    S,
    clk_IBUF_BUFG,
    rst_IBUF,
    Q);
  output [17:0]\Sum_reg[17]_0 ;
  input [18:0]SP2;
  input [0:0]S;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [15:0]Q;

  wire [15:0]Q;
  wire [0:0]S;
  wire [18:0]SP2;
  wire [17:0]\Sum_reg[17]_0 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;
  wire [17:0]sum_p;

  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[0]),
        .Q(\Sum_reg[17]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[10]),
        .Q(\Sum_reg[17]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[11]),
        .Q(\Sum_reg[17]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[12]),
        .Q(\Sum_reg[17]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[13]),
        .Q(\Sum_reg[17]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[14]),
        .Q(\Sum_reg[17]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[15]),
        .Q(\Sum_reg[17]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[16]),
        .Q(\Sum_reg[17]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[17]),
        .Q(\Sum_reg[17]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[1]),
        .Q(\Sum_reg[17]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[2]),
        .Q(\Sum_reg[17]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[3]),
        .Q(\Sum_reg[17]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[4]),
        .Q(\Sum_reg[17]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[5]),
        .Q(\Sum_reg[17]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[6]),
        .Q(\Sum_reg[17]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[7]),
        .Q(\Sum_reg[17]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[8]),
        .Q(\Sum_reg[17]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[9]),
        .Q(\Sum_reg[17]_0 [9]));
  ADDER20_566 dut
       (.D(sum_p),
        .Q(Q),
        .S(S),
        .SP2(SP2));
endmodule

(* ORIG_REF_NAME = "Pipeline" *) 
module Pipeline_74
   (\Sum_reg[17]_0 ,
    \Sum_reg[17]_1 ,
    SP2,
    S,
    \SP_reg[18] ,
    \SP_reg[18]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    Q);
  output [17:0]\Sum_reg[17]_0 ;
  output [17:0]\Sum_reg[17]_1 ;
  input [16:0]SP2;
  input [0:0]S;
  input [17:0]\SP_reg[18] ;
  input [17:0]\SP_reg[18]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [13:0]Q;

  wire [13:0]Q;
  wire [0:0]S;
  wire [16:0]SP2;
  wire [17:0]\SP_reg[18] ;
  wire [17:0]\SP_reg[18]_0 ;
  wire [17:0]\Sum_reg[17]_0 ;
  wire [17:0]\Sum_reg[17]_1 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;
  wire [17:0]sum_p;

  LUT3 #(
    .INIT(8'h96)) 
    \SP[0]_i_1__11 
       (.I0(\Sum_reg[17]_1 [0]),
        .I1(\SP_reg[18] [0]),
        .I2(\SP_reg[18]_0 [0]),
        .O(\Sum_reg[17]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[10]_i_1__5 
       (.I0(\Sum_reg[17]_1 [10]),
        .I1(\SP_reg[18] [10]),
        .I2(\SP_reg[18]_0 [10]),
        .O(\Sum_reg[17]_0 [10]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[11]_i_1__5 
       (.I0(\Sum_reg[17]_1 [11]),
        .I1(\SP_reg[18] [11]),
        .I2(\SP_reg[18]_0 [11]),
        .O(\Sum_reg[17]_0 [11]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[12]_i_1__5 
       (.I0(\Sum_reg[17]_1 [12]),
        .I1(\SP_reg[18] [12]),
        .I2(\SP_reg[18]_0 [12]),
        .O(\Sum_reg[17]_0 [12]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[13]_i_1__5 
       (.I0(\Sum_reg[17]_1 [13]),
        .I1(\SP_reg[18] [13]),
        .I2(\SP_reg[18]_0 [13]),
        .O(\Sum_reg[17]_0 [13]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[14]_i_1__5 
       (.I0(\Sum_reg[17]_1 [14]),
        .I1(\SP_reg[18] [14]),
        .I2(\SP_reg[18]_0 [14]),
        .O(\Sum_reg[17]_0 [14]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[15]_i_1__4 
       (.I0(\Sum_reg[17]_1 [15]),
        .I1(\SP_reg[18] [15]),
        .I2(\SP_reg[18]_0 [15]),
        .O(\Sum_reg[17]_0 [15]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[16]_i_1__3 
       (.I0(\Sum_reg[17]_1 [16]),
        .I1(\SP_reg[18] [16]),
        .I2(\SP_reg[18]_0 [16]),
        .O(\Sum_reg[17]_0 [16]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[18]_i_1__2 
       (.I0(\Sum_reg[17]_1 [17]),
        .I1(\SP_reg[18] [17]),
        .I2(\SP_reg[18]_0 [17]),
        .O(\Sum_reg[17]_0 [17]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[1]_i_1__11 
       (.I0(\Sum_reg[17]_1 [1]),
        .I1(\SP_reg[18] [1]),
        .I2(\SP_reg[18]_0 [1]),
        .O(\Sum_reg[17]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[2]_i_1__14 
       (.I0(\Sum_reg[17]_1 [2]),
        .I1(\SP_reg[18] [2]),
        .I2(\SP_reg[18]_0 [2]),
        .O(\Sum_reg[17]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[3]_i_1__12 
       (.I0(\Sum_reg[17]_1 [3]),
        .I1(\SP_reg[18] [3]),
        .I2(\SP_reg[18]_0 [3]),
        .O(\Sum_reg[17]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[4]_i_1__12 
       (.I0(\Sum_reg[17]_1 [4]),
        .I1(\SP_reg[18] [4]),
        .I2(\SP_reg[18]_0 [4]),
        .O(\Sum_reg[17]_0 [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[5]_i_1__11 
       (.I0(\Sum_reg[17]_1 [5]),
        .I1(\SP_reg[18] [5]),
        .I2(\SP_reg[18]_0 [5]),
        .O(\Sum_reg[17]_0 [5]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__11 
       (.I0(\Sum_reg[17]_1 [6]),
        .I1(\SP_reg[18] [6]),
        .I2(\SP_reg[18]_0 [6]),
        .O(\Sum_reg[17]_0 [6]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__10 
       (.I0(\Sum_reg[17]_1 [7]),
        .I1(\SP_reg[18] [7]),
        .I2(\SP_reg[18]_0 [7]),
        .O(\Sum_reg[17]_0 [7]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[8]_i_1__5 
       (.I0(\Sum_reg[17]_1 [8]),
        .I1(\SP_reg[18] [8]),
        .I2(\SP_reg[18]_0 [8]),
        .O(\Sum_reg[17]_0 [8]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[9]_i_1__5 
       (.I0(\Sum_reg[17]_1 [9]),
        .I1(\SP_reg[18] [9]),
        .I2(\SP_reg[18]_0 [9]),
        .O(\Sum_reg[17]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[0]),
        .Q(\Sum_reg[17]_1 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[10]),
        .Q(\Sum_reg[17]_1 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[11]),
        .Q(\Sum_reg[17]_1 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[12]),
        .Q(\Sum_reg[17]_1 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[13]),
        .Q(\Sum_reg[17]_1 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[14]),
        .Q(\Sum_reg[17]_1 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[15]),
        .Q(\Sum_reg[17]_1 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[16]),
        .Q(\Sum_reg[17]_1 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[17]),
        .Q(\Sum_reg[17]_1 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[1]),
        .Q(\Sum_reg[17]_1 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[2]),
        .Q(\Sum_reg[17]_1 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[3]),
        .Q(\Sum_reg[17]_1 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[4]),
        .Q(\Sum_reg[17]_1 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[5]),
        .Q(\Sum_reg[17]_1 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[6]),
        .Q(\Sum_reg[17]_1 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[7]),
        .Q(\Sum_reg[17]_1 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[8]),
        .Q(\Sum_reg[17]_1 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \Sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(sum_p[9]),
        .Q(\Sum_reg[17]_1 [9]));
  ADDER20_75 dut
       (.D(sum_p),
        .Q(Q),
        .S(S),
        .SP2(SP2));
endmodule

module RCA_4BIT
   (Cint_3,
    Q);
  output Cint_3;
  input [3:0]Q;

  wire Cint_3;
  wire [3:0]Q;

  FA_228 \FAs[2].FA_i 
       (.Cint_3(Cint_3),
        .Q(Q));
endmodule

(* ORIG_REF_NAME = "RCA_4BIT" *) 
module RCA_4BIT_229
   (Cint_3,
    Q);
  output Cint_3;
  input [4:0]Q;

  wire Cint_3;
  wire [4:0]Q;

  FA_230 \FAs[2].FA_i 
       (.Cint_3(Cint_3),
        .Q(Q));
endmodule

module REG8
   (RESTOB64p,
    D,
    Cint_1,
    Q,
    clk_IBUF_BUFG,
    rst_IBUF,
    \Q_reg[5] ,
    SUMBp);
  output [2:0]RESTOB64p;
  output [1:0]D;
  output Cint_1;
  input [2:0]Q;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \Q_reg[5] ;
  input [3:0]SUMBp;

  wire Cint_1;
  wire [1:0]D;
  wire [2:0]Q;
  wire \Q_reg[5] ;
  wire [2:0]RESTOB64p;
  wire [3:0]SUMBp;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    \Q[4]_i_1__1 
       (.I0(RESTOB64p[1]),
        .I1(SUMBp[1]),
        .I2(SUMBp[0]),
        .I3(RESTOB64p[0]),
        .I4(RESTOB64p[2]),
        .I5(SUMBp[2]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \Q[5]_i_1__2 
       (.I0(Cint_1),
        .I1(\Q_reg[5] ),
        .I2(SUMBp[3]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF880F8800000)) 
    \Q[6]_i_2__0 
       (.I0(RESTOB64p[0]),
        .I1(SUMBp[0]),
        .I2(SUMBp[1]),
        .I3(RESTOB64p[1]),
        .I4(SUMBp[2]),
        .I5(RESTOB64p[2]),
        .O(Cint_1));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[0]),
        .Q(RESTOB64p[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[1]),
        .Q(RESTOB64p[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[2]),
        .Q(RESTOB64p[2]));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_180
   (SUMBp,
    D,
    Cint_3,
    Q,
    clk_IBUF_BUFG,
    rst_IBUF,
    RESTOB64p,
    Cint_1,
    Q_reg,
    Q_reg_0);
  output [4:0]SUMBp;
  output [1:0]D;
  output Cint_3;
  input [4:0]Q;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [1:0]RESTOB64p;
  input Cint_1;
  input Q_reg;
  input Q_reg_0;

  wire Cint_1;
  wire Cint_3;
  wire [1:0]D;
  wire [4:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire \RESTI_B/FOR_GEN[0].RCA4/FAs[3].FA_i/p ;
  wire [1:0]RESTOB64p;
  wire [6:4]SUMB;
  wire [4:0]SUMBp;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Q[2]_i_1 
       (.I0(SUMBp[0]),
        .I1(RESTOB64p[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Q[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\RESTI_B/FOR_GEN[0].RCA4/FAs[3].FA_i/p ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \Q[3]_i_1__1 
       (.I0(SUMBp[0]),
        .I1(RESTOB64p[0]),
        .I2(RESTOB64p[1]),
        .I3(SUMBp[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \Q[4]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(SUMB[4]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'hA758)) 
    \Q[5]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(SUMB[5]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'hEA771588)) 
    \Q[6]_i_1__4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(SUMB[6]));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    Q_i_1__1
       (.I0(Cint_1),
        .I1(SUMBp[3]),
        .I2(Q_reg),
        .I3(SUMBp[4]),
        .I4(Q_reg_0),
        .O(Cint_3));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[0]),
        .Q(SUMBp[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\RESTI_B/FOR_GEN[0].RCA4/FAs[3].FA_i/p ),
        .Q(SUMBp[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(SUMB[4]),
        .Q(SUMBp[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(SUMB[5]),
        .Q(SUMBp[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(SUMB[6]),
        .Q(SUMBp[4]));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_181
   (\Q_reg[3]_0 ,
    D,
    SUMBp,
    clk_IBUF_BUFG,
    rst_IBUF,
    \Q_reg[7] ,
    C_int_1,
    \Q_reg[6]_0 ,
    \Q_reg[6]_1 ,
    \Q_reg[6]_2 );
  output [2:0]\Q_reg[3]_0 ;
  output [1:0]D;
  input [0:0]SUMBp;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \Q_reg[7] ;
  input C_int_1;
  input \Q_reg[6]_0 ;
  input \Q_reg[6]_1 ;
  input [4:0]\Q_reg[6]_2 ;

  wire C_int_1;
  wire [1:0]D;
  wire [2:0]\Q_reg[3]_0 ;
  wire \Q_reg[6]_0 ;
  wire \Q_reg[6]_1 ;
  wire [4:0]\Q_reg[6]_2 ;
  wire \Q_reg[7] ;
  wire \RESTI_B3/FOR_GEN[1].RCA4/Cint_2 ;
  wire [6:4]SUMB2p;
  wire [0:0]SUMBp;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \Q[6]_i_1__6 
       (.I0(\RESTI_B3/FOR_GEN[1].RCA4/Cint_2 ),
        .I1(\Q_reg[7] ),
        .I2(SUMB2p[6]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Q[7]_i_1__1 
       (.I0(\RESTI_B3/FOR_GEN[1].RCA4/Cint_2 ),
        .I1(SUMB2p[6]),
        .I2(\Q_reg[7] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \Q[7]_i_2__1 
       (.I0(C_int_1),
        .I1(SUMB2p[4]),
        .I2(\Q_reg[6]_0 ),
        .I3(SUMB2p[5]),
        .I4(\Q_reg[6]_1 ),
        .O(\RESTI_B3/FOR_GEN[1].RCA4/Cint_2 ));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(SUMBp),
        .Q(\Q_reg[3]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[6]_2 [0]),
        .Q(\Q_reg[3]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[6]_2 [1]),
        .Q(\Q_reg[3]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[6]_2 [2]),
        .Q(SUMB2p[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[6]_2 [3]),
        .Q(SUMB2p[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[6]_2 [4]),
        .Q(SUMB2p[6]));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_182
   (SUMGp,
    D,
    clk_IBUF_BUFG,
    rst_IBUF,
    Q,
    \Q_reg[3]_0 );
  output [1:0]SUMGp;
  output [0:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [1:0]Q;
  input \Q_reg[3]_0 ;

  wire [0:0]D;
  wire [1:0]Q;
  wire \Q_reg[3]_0 ;
  wire \RESTI_G/FOR_GEN[1].RCA4/FAs[2].FA_i/p ;
  wire [1:0]SUMGp;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  LUT2 #(
    .INIT(4'h6)) 
    \Q[3]_i_1 
       (.I0(SUMGp[0]),
        .I1(\Q_reg[3]_0 ),
        .O(D));
  LUT2 #(
    .INIT(4'h6)) 
    \Q[6]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\RESTI_G/FOR_GEN[1].RCA4/FAs[2].FA_i/p ));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[0]),
        .Q(SUMGp[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\RESTI_G/FOR_GEN[1].RCA4/FAs[2].FA_i/p ),
        .Q(SUMGp[1]));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_183
   (SUMG2p,
    SUMGp,
    clk_IBUF_BUFG,
    rst_IBUF,
    D);
  output [4:0]SUMG2p;
  input [0:0]SUMGp;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [3:0]D;

  wire [3:0]D;
  wire [4:0]SUMG2p;
  wire [0:0]SUMGp;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(SUMGp),
        .Q(SUMG2p[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(SUMG2p[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(SUMG2p[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(SUMG2p[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(SUMG2p[4]));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_186
   (D,
    Q,
    clk_IBUF_BUFG,
    rst_IBUF,
    \Q_reg[7] ,
    \Q_reg[6]_0 );
  output [1:0]D;
  input [3:0]Q;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \Q_reg[7] ;
  input [2:0]\Q_reg[6]_0 ;

  wire [1:0]D;
  wire [3:0]Q;
  wire [2:0]\Q_reg[6]_0 ;
  wire \Q_reg[7] ;
  wire \RESTI_R/FOR_GEN[1].RCA4/FAs[1].FA_i/p ;
  wire \RESTI_R2/FOR_GEN[1].RCA4/Cint_2 ;
  wire [6:6]SUMR;
  wire [6:2]SUMRp;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Q[5]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(\RESTI_R/FOR_GEN[1].RCA4/FAs[1].FA_i/p ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \Q[6]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(SUMR));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \Q[6]_i_1__1 
       (.I0(\RESTI_R2/FOR_GEN[1].RCA4/Cint_2 ),
        .I1(\Q_reg[7] ),
        .I2(SUMRp[6]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Q[7]_i_1 
       (.I0(\RESTI_R2/FOR_GEN[1].RCA4/Cint_2 ),
        .I1(SUMRp[6]),
        .I2(\Q_reg[7] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF8C0F8C00000)) 
    \Q[7]_i_2 
       (.I0(SUMRp[2]),
        .I1(SUMRp[3]),
        .I2(\Q_reg[6]_0 [0]),
        .I3(\Q_reg[6]_0 [1]),
        .I4(SUMRp[5]),
        .I5(\Q_reg[6]_0 [2]),
        .O(\RESTI_R2/FOR_GEN[1].RCA4/Cint_2 ));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[0]),
        .Q(SUMRp[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[1]),
        .Q(SUMRp[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\RESTI_R/FOR_GEN[1].RCA4/FAs[1].FA_i/p ),
        .Q(SUMRp[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(SUMR),
        .Q(SUMRp[6]));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_187
   (Q,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [1:0]Q;
  input [1:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [1:0]D;
  wire [1:0]Q;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_231
   (C_int_1,
    SUMB2p,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output C_int_1;
  input [2:0]SUMB2p;
  input [2:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire C_int_1;
  wire [2:0]D;
  wire [2:0]SUMB2p;
  wire clk_IBUF_BUFG;
  wire [3:1]restoB128p;
  wire rst_IBUF;

  LUT6 #(
    .INIT(64'hFFFFF880F8800000)) 
    \Q[7]_i_3__0 
       (.I0(restoB128p[1]),
        .I1(SUMB2p[0]),
        .I2(SUMB2p[1]),
        .I3(restoB128p[2]),
        .I4(SUMB2p[2]),
        .I5(restoB128p[3]),
        .O(C_int_1));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(restoB128p[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(restoB128p[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(restoB128p[3]));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_232
   (D,
    \Q_reg[3]_0 ,
    Q,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [2:0]D;
  output \Q_reg[3]_0 ;
  input [3:0]Q;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [2:0]D;
  wire [3:0]Q;
  wire \Q_reg[3]_0 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[0]),
        .Q(D[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[1]),
        .Q(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[2]),
        .Q(D[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[3]),
        .Q(\Q_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_233
   (\pixel_in[6] ,
    \pixel_in[7] ,
    \Q_reg[3]_0 ,
    Q,
    pixel_in_IBUF,
    clk_IBUF_BUFG,
    \Q_reg[3]_1 ,
    rst_IBUF,
    D);
  output \pixel_in[6] ;
  output \pixel_in[7] ;
  output \Q_reg[3]_0 ;
  output [2:0]Q;
  input [1:0]pixel_in_IBUF;
  input clk_IBUF_BUFG;
  input \Q_reg[3]_1 ;
  input rst_IBUF;
  input [2:0]D;

  wire [2:0]D;
  wire [2:0]Q;
  wire \Q_reg[3]_0 ;
  wire \Q_reg[3]_1 ;
  wire clk_IBUF_BUFG;
  wire \pixel_in[6] ;
  wire \pixel_in[7] ;
  wire [1:0]pixel_in_IBUF;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[3]_1 ),
        .Q(\Q_reg[3]_0 ));
  (* srl_bus_name = "\TO_GRAY/FIFO_OPR1/GEN[1].F_i/Q_reg " *) 
  (* srl_name = "\TO_GRAY/FIFO_OPR1/GEN[1].F_i/Q_reg[4]_srl3_FIFO_READY_GEN_c_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Q_reg[4]_srl3_FIFO_READY_GEN_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(pixel_in_IBUF[0]),
        .Q(\pixel_in[6] ));
  (* srl_bus_name = "\TO_GRAY/FIFO_OPR1/GEN[1].F_i/Q_reg " *) 
  (* srl_name = "\TO_GRAY/FIFO_OPR1/GEN[1].F_i/Q_reg[5]_srl3_FIFO_READY_GEN_c_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Q_reg[5]_srl3_FIFO_READY_GEN_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(pixel_in_IBUF[1]),
        .Q(\pixel_in[7] ));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_234
   (\Q_reg[4]_FIFO_READY_GEN_c_2_0 ,
    \Q_reg[5]_FIFO_READY_GEN_c_2_0 ,
    \Q_reg[3]_0 ,
    Q,
    \Q_reg[4]_FIFO_READY_GEN_c_2_1 ,
    clk_IBUF_BUFG,
    \Q_reg[5]_FIFO_READY_GEN_c_2_1 ,
    \Q_reg[3]_1 ,
    rst_IBUF,
    D);
  output \Q_reg[4]_FIFO_READY_GEN_c_2_0 ;
  output \Q_reg[5]_FIFO_READY_GEN_c_2_0 ;
  output \Q_reg[3]_0 ;
  output [2:0]Q;
  input \Q_reg[4]_FIFO_READY_GEN_c_2_1 ;
  input clk_IBUF_BUFG;
  input \Q_reg[5]_FIFO_READY_GEN_c_2_1 ;
  input \Q_reg[3]_1 ;
  input rst_IBUF;
  input [2:0]D;

  wire [2:0]D;
  wire [2:0]Q;
  wire \Q_reg[3]_0 ;
  wire \Q_reg[3]_1 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_2_0 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_2_1 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_2_0 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_2_1 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[3]_1 ),
        .Q(\Q_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[4]_FIFO_READY_GEN_c_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[4]_FIFO_READY_GEN_c_2_1 ),
        .Q(\Q_reg[4]_FIFO_READY_GEN_c_2_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[5]_FIFO_READY_GEN_c_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[5]_FIFO_READY_GEN_c_2_1 ),
        .Q(\Q_reg[5]_FIFO_READY_GEN_c_2_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_235
   (\Q_reg[5]_0 ,
    \Q_reg[5]_1 ,
    \Q_reg[2]_0 ,
    \Q_reg[4]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \Q_reg[5]_2 ,
    \Q_reg[3]_0 ,
    D);
  output [4:0]\Q_reg[5]_0 ;
  output [2:0]\Q_reg[5]_1 ;
  output [0:0]\Q_reg[2]_0 ;
  input \Q_reg[4]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \Q_reg[5]_2 ;
  input \Q_reg[3]_0 ;
  input [2:0]D;

  wire [2:0]D;
  wire [0:0]\Q_reg[2]_0 ;
  wire \Q_reg[3]_0 ;
  wire \Q_reg[4]_0 ;
  wire [4:0]\Q_reg[5]_0 ;
  wire [2:0]\Q_reg[5]_1 ;
  wire \Q_reg[5]_2 ;
  wire clk_IBUF_BUFG;
  wire [2:2]op1_R_p;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(\Q_reg[5]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(\Q_reg[5]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(op1_R_p));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[3]_0 ),
        .Q(\Q_reg[5]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[4]_0 ),
        .Q(\Q_reg[5]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[5]_2 ),
        .Q(\Q_reg[5]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[0]_i_1 
       (.I0(\Q_reg[5]_0 [3]),
        .I1(\Q_reg[5]_0 [0]),
        .I2(\Q_reg[5]_0 [2]),
        .O(\Q_reg[5]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[1]_i_1 
       (.I0(\Q_reg[5]_0 [4]),
        .I1(\Q_reg[5]_0 [1]),
        .I2(\Q_reg[5]_0 [3]),
        .O(\Q_reg[5]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[2]_i_1 
       (.I0(\Q_reg[5]_0 [4]),
        .I1(op1_R_p),
        .O(\Q_reg[5]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[3]_i_1 
       (.I0(op1_R_p),
        .I1(\Q_reg[5]_0 [4]),
        .O(\Q_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_236
   (\Q_reg[2]_0 ,
    \Q_reg[3]_0 ,
    \Q_reg[4]_0 ,
    \Q_reg[0]_0 ,
    \Q_reg[1]_0 ,
    \Q_reg[5]_0 ,
    Cint_3,
    D,
    Q,
    clk_IBUF_BUFG,
    rst_IBUF,
    SUMGp);
  output \Q_reg[2]_0 ;
  output \Q_reg[3]_0 ;
  output \Q_reg[4]_0 ;
  output \Q_reg[0]_0 ;
  output \Q_reg[1]_0 ;
  output \Q_reg[5]_0 ;
  output Cint_3;
  output [2:0]D;
  input [5:0]Q;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [1:0]SUMGp;

  wire Cint_3;
  wire [2:0]D;
  wire [5:0]Q;
  wire \Q_reg[0]_0 ;
  wire \Q_reg[1]_0 ;
  wire \Q_reg[2]_0 ;
  wire \Q_reg[3]_0 ;
  wire \Q_reg[4]_0 ;
  wire \Q_reg[5]_0 ;
  wire \RESTI_G2/FOR_GEN[1].RCA4/Cint_2 ;
  wire [1:0]SUMGp;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  LUT4 #(
    .INIT(16'h8778)) 
    \Q[4]_i_1 
       (.I0(SUMGp[0]),
        .I1(\Q_reg[1]_0 ),
        .I2(\Q_reg[2]_0 ),
        .I3(\Q_reg[0]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hE8177788)) 
    \Q[5]_i_1__0 
       (.I0(\Q_reg[2]_0 ),
        .I1(\Q_reg[0]_0 ),
        .I2(SUMGp[0]),
        .I3(\Q_reg[3]_0 ),
        .I4(\Q_reg[1]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \Q[6]_i_1__2 
       (.I0(\RESTI_G2/FOR_GEN[1].RCA4/Cint_2 ),
        .I1(\Q_reg[4]_0 ),
        .I2(SUMGp[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFC0E800)) 
    \Q[6]_i_2 
       (.I0(SUMGp[0]),
        .I1(\Q_reg[0]_0 ),
        .I2(\Q_reg[2]_0 ),
        .I3(\Q_reg[1]_0 ),
        .I4(\Q_reg[3]_0 ),
        .O(\RESTI_G2/FOR_GEN[1].RCA4/Cint_2 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Q_i_1__0
       (.I0(\RESTI_G2/FOR_GEN[1].RCA4/Cint_2 ),
        .I1(SUMGp[1]),
        .I2(\Q_reg[4]_0 ),
        .O(Cint_3));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[0]),
        .Q(\Q_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[1]),
        .Q(\Q_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[2]),
        .Q(\Q_reg[2]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[3]),
        .Q(\Q_reg[3]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[4]),
        .Q(\Q_reg[4]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[5]),
        .Q(\Q_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_237
   (\pixel_in[15] ,
    D,
    \Q_reg[3]_0 ,
    \Q_reg[4]_0 ,
    \Q_reg[5]_0 ,
    \Q_reg[6] ,
    pixel_in_IBUF,
    clk_IBUF_BUFG,
    \Q_reg[0]_0 ,
    rst_IBUF,
    \Q_reg[1]_0 ,
    \Q_reg[2]_0 ,
    \Q_reg[3]_1 ,
    \Q_reg[4]_1 ,
    \Q_reg[5]_1 ,
    SUMG2p);
  output \pixel_in[15] ;
  output [2:0]D;
  output \Q_reg[3]_0 ;
  output \Q_reg[4]_0 ;
  output \Q_reg[5]_0 ;
  output [1:0]\Q_reg[6] ;
  input [0:0]pixel_in_IBUF;
  input clk_IBUF_BUFG;
  input \Q_reg[0]_0 ;
  input rst_IBUF;
  input \Q_reg[1]_0 ;
  input \Q_reg[2]_0 ;
  input \Q_reg[3]_1 ;
  input \Q_reg[4]_1 ;
  input \Q_reg[5]_1 ;
  input [4:0]SUMG2p;

  wire [2:0]D;
  wire \Q_reg[0]_0 ;
  wire \Q_reg[1]_0 ;
  wire \Q_reg[2]_0 ;
  wire \Q_reg[3]_0 ;
  wire \Q_reg[3]_1 ;
  wire \Q_reg[4]_0 ;
  wire \Q_reg[4]_1 ;
  wire \Q_reg[5]_0 ;
  wire \Q_reg[5]_1 ;
  wire [1:0]\Q_reg[6] ;
  wire \RESTI_G3/C_int_1 ;
  wire \RESTI_G3/FOR_GEN[1].RCA4/Cint_2 ;
  wire [4:0]SUMG2p;
  wire clk_IBUF_BUFG;
  wire \pixel_in[15] ;
  wire [0:0]pixel_in_IBUF;
  wire rst_IBUF;

  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \Q[6]_i_1__3 
       (.I0(\RESTI_G3/FOR_GEN[1].RCA4/Cint_2 ),
        .I1(\Q_reg[5]_0 ),
        .I2(SUMG2p[4]),
        .O(\Q_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Q[7]_i_1__0 
       (.I0(\RESTI_G3/FOR_GEN[1].RCA4/Cint_2 ),
        .I1(SUMG2p[4]),
        .I2(\Q_reg[5]_0 ),
        .O(\Q_reg[6] [1]));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \Q[7]_i_2__0 
       (.I0(\RESTI_G3/C_int_1 ),
        .I1(SUMG2p[2]),
        .I2(\Q_reg[3]_0 ),
        .I3(SUMG2p[3]),
        .I4(\Q_reg[4]_0 ),
        .O(\RESTI_G3/FOR_GEN[1].RCA4/Cint_2 ));
  LUT5 #(
    .INIT(32'hFFC8C800)) 
    \Q[7]_i_3 
       (.I0(SUMG2p[0]),
        .I1(D[0]),
        .I2(D[1]),
        .I3(SUMG2p[1]),
        .I4(D[2]),
        .O(\RESTI_G3/C_int_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[0]_0 ),
        .Q(D[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[1]_0 ),
        .Q(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[2]_0 ),
        .Q(D[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[3]_1 ),
        .Q(\Q_reg[3]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[4]_1 ),
        .Q(\Q_reg[4]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[5]_1 ),
        .Q(\Q_reg[5]_0 ));
  (* srl_bus_name = "\TO_GRAY/FIFO_OPG1/GEN[1].F_i/Q_reg " *) 
  (* srl_name = "\TO_GRAY/FIFO_OPG1/GEN[1].F_i/Q_reg[6]_srl3_FIFO_READY_GEN_c_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Q_reg[6]_srl3_FIFO_READY_GEN_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(pixel_in_IBUF),
        .Q(\pixel_in[15] ));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_238
   (\Q_reg[6]_FIFO_READY_GEN_c_2_0 ,
    \Q_reg[3]_0 ,
    \Q_reg[4]_0 ,
    \Q_reg[5]_0 ,
    Q,
    \Q_reg[6]_FIFO_READY_GEN_c_2_1 ,
    clk_IBUF_BUFG,
    \Q_reg[3]_1 ,
    rst_IBUF,
    \Q_reg[4]_1 ,
    \Q_reg[5]_1 ,
    D);
  output \Q_reg[6]_FIFO_READY_GEN_c_2_0 ;
  output \Q_reg[3]_0 ;
  output \Q_reg[4]_0 ;
  output \Q_reg[5]_0 ;
  output [2:0]Q;
  input \Q_reg[6]_FIFO_READY_GEN_c_2_1 ;
  input clk_IBUF_BUFG;
  input \Q_reg[3]_1 ;
  input rst_IBUF;
  input \Q_reg[4]_1 ;
  input \Q_reg[5]_1 ;
  input [2:0]D;

  wire [2:0]D;
  wire [2:0]Q;
  wire \Q_reg[3]_0 ;
  wire \Q_reg[3]_1 ;
  wire \Q_reg[4]_0 ;
  wire \Q_reg[4]_1 ;
  wire \Q_reg[5]_0 ;
  wire \Q_reg[5]_1 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_2_0 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_2_1 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[3]_1 ),
        .Q(\Q_reg[3]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[4]_1 ),
        .Q(\Q_reg[4]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[5]_1 ),
        .Q(\Q_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[6]_FIFO_READY_GEN_c_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[6]_FIFO_READY_GEN_c_2_1 ),
        .Q(\Q_reg[6]_FIFO_READY_GEN_c_2_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_239
   (\Q_reg[6]_0 ,
    \Q_reg[3]_0 ,
    \Q_reg[5]_0 ,
    \Q_reg[6]_1 ,
    \Q_reg[3]_1 ,
    \Q_reg[6]_2 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \Q_reg[3]_2 ,
    \Q_reg[4]_0 ,
    \Q_reg[5]_1 ,
    D);
  output \Q_reg[6]_0 ;
  output \Q_reg[3]_0 ;
  output [3:0]\Q_reg[5]_0 ;
  output [3:0]\Q_reg[6]_1 ;
  output [1:0]\Q_reg[3]_1 ;
  input \Q_reg[6]_2 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \Q_reg[3]_2 ;
  input \Q_reg[4]_0 ;
  input \Q_reg[5]_1 ;
  input [2:0]D;

  wire [2:0]D;
  wire \Q_reg[3]_0 ;
  wire [1:0]\Q_reg[3]_1 ;
  wire \Q_reg[3]_2 ;
  wire \Q_reg[4]_0 ;
  wire [3:0]\Q_reg[5]_0 ;
  wire \Q_reg[5]_1 ;
  wire \Q_reg[6]_0 ;
  wire [3:0]\Q_reg[6]_1 ;
  wire \Q_reg[6]_2 ;
  wire clk_IBUF_BUFG;
  wire [2:2]op1_G_p;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(\Q_reg[5]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(\Q_reg[5]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(op1_G_p));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[3]_2 ),
        .Q(\Q_reg[3]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[4]_0 ),
        .Q(\Q_reg[5]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[5]_1 ),
        .Q(\Q_reg[5]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[6]_2 ),
        .Q(\Q_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[0]_i_1__1 
       (.I0(\Q_reg[5]_0 [3]),
        .I1(\Q_reg[5]_0 [0]),
        .I2(\Q_reg[3]_0 ),
        .O(\Q_reg[6]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[1]_i_1__1 
       (.I0(\Q_reg[6]_0 ),
        .I1(\Q_reg[5]_0 [1]),
        .I2(\Q_reg[5]_0 [2]),
        .O(\Q_reg[6]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[2]_i_1__1 
       (.I0(\Q_reg[5]_0 [3]),
        .I1(op1_G_p),
        .O(\Q_reg[6]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[3]_i_1__0 
       (.I0(\Q_reg[6]_0 ),
        .I1(\Q_reg[3]_0 ),
        .O(\Q_reg[6]_1 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    \VR[3]_i_1__1 
       (.I0(op1_G_p),
        .I1(\Q_reg[5]_0 [3]),
        .O(\Q_reg[3]_1 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \VR[4]_i_1__0 
       (.I0(\Q_reg[3]_0 ),
        .I1(\Q_reg[6]_0 ),
        .O(\Q_reg[3]_1 [1]));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_240
   (\Q_reg[0]_0 ,
    \Q_reg[1]_0 ,
    \Q_reg[2]_0 ,
    D,
    Q,
    clk_IBUF_BUFG,
    rst_IBUF,
    \Q_reg[6] ,
    Cint_1);
  output \Q_reg[0]_0 ;
  output \Q_reg[1]_0 ;
  output \Q_reg[2]_0 ;
  output [0:0]D;
  input [2:0]Q;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [1:0]\Q_reg[6] ;
  input Cint_1;

  wire Cint_1;
  wire [0:0]D;
  wire [2:0]Q;
  wire \Q_reg[0]_0 ;
  wire \Q_reg[1]_0 ;
  wire \Q_reg[2]_0 ;
  wire [1:0]\Q_reg[6] ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  LUT5 #(
    .INIT(32'hE81717E8)) 
    \Q[6]_i_1__5 
       (.I0(\Q_reg[0]_0 ),
        .I1(\Q_reg[6] [0]),
        .I2(Cint_1),
        .I3(\Q_reg[1]_0 ),
        .I4(\Q_reg[6] [1]),
        .O(D));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[0]),
        .Q(\Q_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[1]),
        .Q(\Q_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[2]),
        .Q(\Q_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_241
   (\pixel_in[23] ,
    \Q_reg[0]_0 ,
    \Q_reg[1]_0 ,
    \Q_reg[2]_0 ,
    pixel_in_IBUF,
    clk_IBUF_BUFG,
    \Q_reg[0]_1 ,
    rst_IBUF,
    \Q_reg[1]_1 ,
    \Q_reg[2]_1 );
  output \pixel_in[23] ;
  output \Q_reg[0]_0 ;
  output \Q_reg[1]_0 ;
  output \Q_reg[2]_0 ;
  input [0:0]pixel_in_IBUF;
  input clk_IBUF_BUFG;
  input \Q_reg[0]_1 ;
  input rst_IBUF;
  input \Q_reg[1]_1 ;
  input \Q_reg[2]_1 ;

  wire \Q_reg[0]_0 ;
  wire \Q_reg[0]_1 ;
  wire \Q_reg[1]_0 ;
  wire \Q_reg[1]_1 ;
  wire \Q_reg[2]_0 ;
  wire \Q_reg[2]_1 ;
  wire clk_IBUF_BUFG;
  wire \pixel_in[23] ;
  wire [0:0]pixel_in_IBUF;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[0]_1 ),
        .Q(\Q_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[1]_1 ),
        .Q(\Q_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[2]_1 ),
        .Q(\Q_reg[2]_0 ));
  (* srl_bus_name = "\TO_GRAY/FIFO_OPB1/GEN[1].F_i/Q_reg " *) 
  (* srl_name = "\TO_GRAY/FIFO_OPB1/GEN[1].F_i/Q_reg[3]_srl3_FIFO_READY_GEN_c_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Q_reg[3]_srl3_FIFO_READY_GEN_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(pixel_in_IBUF),
        .Q(\pixel_in[23] ));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_242
   (\Q_reg[3]_FIFO_READY_GEN_c_2_0 ,
    \Q_reg[0]_0 ,
    \Q_reg[1]_0 ,
    \Q_reg[2]_0 ,
    \Q_reg[3]_FIFO_READY_GEN_c_2_1 ,
    clk_IBUF_BUFG,
    \Q_reg[0]_1 ,
    rst_IBUF,
    \Q_reg[1]_1 ,
    \Q_reg[2]_1 );
  output \Q_reg[3]_FIFO_READY_GEN_c_2_0 ;
  output \Q_reg[0]_0 ;
  output \Q_reg[1]_0 ;
  output \Q_reg[2]_0 ;
  input \Q_reg[3]_FIFO_READY_GEN_c_2_1 ;
  input clk_IBUF_BUFG;
  input \Q_reg[0]_1 ;
  input rst_IBUF;
  input \Q_reg[1]_1 ;
  input \Q_reg[2]_1 ;

  wire \Q_reg[0]_0 ;
  wire \Q_reg[0]_1 ;
  wire \Q_reg[1]_0 ;
  wire \Q_reg[1]_1 ;
  wire \Q_reg[2]_0 ;
  wire \Q_reg[2]_1 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_2_0 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_2_1 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[0]_1 ),
        .Q(\Q_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[1]_1 ),
        .Q(\Q_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[2]_1 ),
        .Q(\Q_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[3]_FIFO_READY_GEN_c_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[3]_FIFO_READY_GEN_c_2_1 ),
        .Q(\Q_reg[3]_FIFO_READY_GEN_c_2_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_243
   (\Q_reg[3]_0 ,
    op1_B_p,
    \Q_reg[3]_1 ,
    \Q_reg[2]_0 ,
    \Q_reg[3]_2 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \Q_reg[0]_0 ,
    \Q_reg[1]_0 ,
    \Q_reg[2]_1 );
  output \Q_reg[3]_0 ;
  output [2:0]op1_B_p;
  output [2:0]\Q_reg[3]_1 ;
  output [0:0]\Q_reg[2]_0 ;
  input \Q_reg[3]_2 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \Q_reg[0]_0 ;
  input \Q_reg[1]_0 ;
  input \Q_reg[2]_1 ;

  wire \Q_reg[0]_0 ;
  wire \Q_reg[1]_0 ;
  wire [0:0]\Q_reg[2]_0 ;
  wire \Q_reg[2]_1 ;
  wire \Q_reg[3]_0 ;
  wire [2:0]\Q_reg[3]_1 ;
  wire \Q_reg[3]_2 ;
  wire clk_IBUF_BUFG;
  wire [2:0]op1_B_p;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[0]_0 ),
        .Q(op1_B_p[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[1]_0 ),
        .Q(op1_B_p[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[2]_1 ),
        .Q(op1_B_p[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\Q_reg[3]_2 ),
        .Q(\Q_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[0]_i_1__3 
       (.I0(op1_B_p[2]),
        .I1(op1_B_p[0]),
        .I2(op1_B_p[1]),
        .O(\Q_reg[3]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[1]_i_1__3 
       (.I0(\Q_reg[3]_0 ),
        .I1(op1_B_p[1]),
        .I2(op1_B_p[2]),
        .O(\Q_reg[3]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[2]_i_1__3 
       (.I0(\Q_reg[3]_0 ),
        .I1(op1_B_p[2]),
        .O(\Q_reg[3]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[3]_i_1__3 
       (.I0(op1_B_p[2]),
        .I1(\Q_reg[3]_0 ),
        .O(\Q_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_244
   (Cint_3,
    EXTRA,
    Q,
    p,
    \Q_reg[3]_FIFO_READY_GEN_c_2 ,
    \Q_reg[3]_FIFO_READY_GEN_c_2_0 ,
    \Q_reg[3]_FIFO_READY_GEN_c_2_1 ,
    \Q_reg[2]_FIFO_READY_GEN_c_2 ,
    \Q_reg[0]_FIFO_READY_GEN_c_2 ,
    \Q_reg[0]_FIFO_READY_GEN_c_2_0 ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output Cint_3;
  output [0:0]EXTRA;
  output [1:0]Q;
  output p;
  input [1:0]\Q_reg[3]_FIFO_READY_GEN_c_2 ;
  input \Q_reg[3]_FIFO_READY_GEN_c_2_0 ;
  input \Q_reg[3]_FIFO_READY_GEN_c_2_1 ;
  input [1:0]\Q_reg[2]_FIFO_READY_GEN_c_2 ;
  input \Q_reg[0]_FIFO_READY_GEN_c_2 ;
  input \Q_reg[0]_FIFO_READY_GEN_c_2_0 ;
  input [1:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [2:0]B;
  wire Cint_3;
  wire [1:0]D;
  wire [0:0]EXTRA;
  wire [1:0]Q;
  wire \Q_reg[0]_FIFO_READY_GEN_c_2 ;
  wire \Q_reg[0]_FIFO_READY_GEN_c_2_0 ;
  wire [1:0]\Q_reg[2]_FIFO_READY_GEN_c_2 ;
  wire [1:0]\Q_reg[3]_FIFO_READY_GEN_c_2 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_2_0 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_2_1 ;
  wire \SUM_R_CORR/FOR_GEN[0].RCA4/Cint_2 ;
  wire clk_IBUF_BUFG;
  wire p;
  wire rst_IBUF;

  LUT5 #(
    .INIT(32'h96696996)) 
    \Q_reg[0]_srl3_FIFO_READY_GEN_c_1_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\Q_reg[0]_FIFO_READY_GEN_c_2 ),
        .I3(\Q_reg[0]_FIFO_READY_GEN_c_2_0 ),
        .I4(\Q_reg[2]_FIFO_READY_GEN_c_2 [0]),
        .O(p));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \Q_reg[2]_srl3_FIFO_READY_GEN_c_1_i_1 
       (.I0(\SUM_R_CORR/FOR_GEN[0].RCA4/Cint_2 ),
        .I1(\Q_reg[2]_FIFO_READY_GEN_c_2 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\Q_reg[0]_FIFO_READY_GEN_c_2 ),
        .I5(\Q_reg[0]_FIFO_READY_GEN_c_2_0 ),
        .O(EXTRA));
  LUT6 #(
    .INIT(64'hE888888888888888)) 
    \Q_reg[3]_srl3_FIFO_READY_GEN_c_1_i_1 
       (.I0(\SUM_R_CORR/FOR_GEN[0].RCA4/Cint_2 ),
        .I1(B[2]),
        .I2(\Q_reg[3]_FIFO_READY_GEN_c_2 [0]),
        .I3(\Q_reg[3]_FIFO_READY_GEN_c_2 [1]),
        .I4(\Q_reg[3]_FIFO_READY_GEN_c_2_0 ),
        .I5(\Q_reg[3]_FIFO_READY_GEN_c_2_1 ),
        .O(Cint_3));
  LUT6 #(
    .INIT(64'h0EECECC8ECC8C880)) 
    \Q_reg[3]_srl3_FIFO_READY_GEN_c_1_i_2 
       (.I0(B[0]),
        .I1(B[1]),
        .I2(\Q_reg[3]_FIFO_READY_GEN_c_2 [1]),
        .I3(\Q_reg[3]_FIFO_READY_GEN_c_2_1 ),
        .I4(\Q_reg[3]_FIFO_READY_GEN_c_2_0 ),
        .I5(\Q_reg[3]_FIFO_READY_GEN_c_2 [0]),
        .O(\SUM_R_CORR/FOR_GEN[0].RCA4/Cint_2 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Q_reg[3]_srl3_FIFO_READY_GEN_c_1_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\Q_reg[0]_FIFO_READY_GEN_c_2 ),
        .I3(\Q_reg[0]_FIFO_READY_GEN_c_2_0 ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'h6996)) 
    \Q_reg[3]_srl3_FIFO_READY_GEN_c_1_i_4 
       (.I0(\Q_reg[0]_FIFO_READY_GEN_c_2_0 ),
        .I1(\Q_reg[0]_FIFO_READY_GEN_c_2 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(B[0]));
  LUT4 #(
    .INIT(16'h7EE8)) 
    \Q_reg[3]_srl3_FIFO_READY_GEN_c_1_i_5 
       (.I0(Q[1]),
        .I1(\Q_reg[0]_FIFO_READY_GEN_c_2_0 ),
        .I2(\Q_reg[0]_FIFO_READY_GEN_c_2 ),
        .I3(Q[0]),
        .O(B[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_245
   (Q,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [1:0]Q;
  input [1:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [1:0]D;
  wire [1:0]Q;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_246
   (Q,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [1:0]Q;
  input [1:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [1:0]D;
  wire [1:0]Q;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_247
   (\Q_reg[6] ,
    \Q_reg[6]_0 ,
    \Q_reg[7] ,
    \Q_reg[7]_0 ,
    Cint_3,
    clk_IBUF_BUFG,
    EXTRA,
    p);
  output \Q_reg[6] ;
  output \Q_reg[6]_0 ;
  output \Q_reg[7] ;
  output \Q_reg[7]_0 ;
  input Cint_3;
  input clk_IBUF_BUFG;
  input [1:0]EXTRA;
  input p;

  wire Cint_3;
  wire [1:0]EXTRA;
  wire \Q_reg[6] ;
  wire \Q_reg[6]_0 ;
  wire \Q_reg[7] ;
  wire \Q_reg[7]_0 ;
  wire clk_IBUF_BUFG;
  wire p;

  (* srl_bus_name = "\TO_GRAY/FIFO_EXTRA/GEN[2].F_i/Q_reg " *) 
  (* srl_name = "\TO_GRAY/FIFO_EXTRA/GEN[2].F_i/Q_reg[0]_srl3_FIFO_READY_GEN_c_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Q_reg[0]_srl3_FIFO_READY_GEN_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(p),
        .Q(\Q_reg[7]_0 ));
  (* srl_bus_name = "\TO_GRAY/FIFO_EXTRA/GEN[2].F_i/Q_reg " *) 
  (* srl_name = "\TO_GRAY/FIFO_EXTRA/GEN[2].F_i/Q_reg[1]_srl3_FIFO_READY_GEN_c_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Q_reg[1]_srl3_FIFO_READY_GEN_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(EXTRA[0]),
        .Q(\Q_reg[7] ));
  (* srl_bus_name = "\TO_GRAY/FIFO_EXTRA/GEN[2].F_i/Q_reg " *) 
  (* srl_name = "\TO_GRAY/FIFO_EXTRA/GEN[2].F_i/Q_reg[2]_srl3_FIFO_READY_GEN_c_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Q_reg[2]_srl3_FIFO_READY_GEN_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(EXTRA[1]),
        .Q(\Q_reg[6]_0 ));
  (* srl_bus_name = "\TO_GRAY/FIFO_EXTRA/GEN[2].F_i/Q_reg " *) 
  (* srl_name = "\TO_GRAY/FIFO_EXTRA/GEN[2].F_i/Q_reg[3]_srl3_FIFO_READY_GEN_c_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Q_reg[3]_srl3_FIFO_READY_GEN_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Cint_3),
        .Q(\Q_reg[6] ));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_248
   (\Q_reg[3]_FIFO_READY_GEN_c_2_0 ,
    \Q_reg[2]_FIFO_READY_GEN_c_2_0 ,
    \Q_reg[1]_FIFO_READY_GEN_c_2_0 ,
    \Q_reg[0]_FIFO_READY_GEN_c_2_0 ,
    \Q_reg[3]_FIFO_READY_GEN_c_2_1 ,
    clk_IBUF_BUFG,
    \Q_reg[2]_FIFO_READY_GEN_c_2_1 ,
    \Q_reg[1]_FIFO_READY_GEN_c_2_1 ,
    \Q_reg[0]_FIFO_READY_GEN_c_2_1 );
  output \Q_reg[3]_FIFO_READY_GEN_c_2_0 ;
  output \Q_reg[2]_FIFO_READY_GEN_c_2_0 ;
  output \Q_reg[1]_FIFO_READY_GEN_c_2_0 ;
  output \Q_reg[0]_FIFO_READY_GEN_c_2_0 ;
  input \Q_reg[3]_FIFO_READY_GEN_c_2_1 ;
  input clk_IBUF_BUFG;
  input \Q_reg[2]_FIFO_READY_GEN_c_2_1 ;
  input \Q_reg[1]_FIFO_READY_GEN_c_2_1 ;
  input \Q_reg[0]_FIFO_READY_GEN_c_2_1 ;

  wire \Q_reg[0]_FIFO_READY_GEN_c_2_0 ;
  wire \Q_reg[0]_FIFO_READY_GEN_c_2_1 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_2_0 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_2_1 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_2_0 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_2_1 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_2_0 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_2_1 ;
  wire clk_IBUF_BUFG;

  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[0]_FIFO_READY_GEN_c_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[0]_FIFO_READY_GEN_c_2_1 ),
        .Q(\Q_reg[0]_FIFO_READY_GEN_c_2_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[1]_FIFO_READY_GEN_c_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[1]_FIFO_READY_GEN_c_2_1 ),
        .Q(\Q_reg[1]_FIFO_READY_GEN_c_2_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[2]_FIFO_READY_GEN_c_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[2]_FIFO_READY_GEN_c_2_1 ),
        .Q(\Q_reg[2]_FIFO_READY_GEN_c_2_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[3]_FIFO_READY_GEN_c_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[3]_FIFO_READY_GEN_c_2_1 ),
        .Q(\Q_reg[3]_FIFO_READY_GEN_c_2_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_249
   (EXTRA,
    \Q_reg[6]_0 ,
    \Q_reg[7]_0 ,
    Q,
    \Q_reg[1]_FIFO_READY_GEN_c_2 ,
    \Q_reg[1]_FIFO_READY_GEN_c_2_0 ,
    \Q_reg[0]_srl3_FIFO_READY_GEN_c_1_i_1 ,
    \Q_reg[0]_srl3_FIFO_READY_GEN_c_1_i_1_0 ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [0:0]EXTRA;
  output [1:0]\Q_reg[6]_0 ;
  output [1:0]\Q_reg[7]_0 ;
  input [1:0]Q;
  input \Q_reg[1]_FIFO_READY_GEN_c_2 ;
  input \Q_reg[1]_FIFO_READY_GEN_c_2_0 ;
  input \Q_reg[0]_srl3_FIFO_READY_GEN_c_1_i_1 ;
  input \Q_reg[0]_srl3_FIFO_READY_GEN_c_1_i_1_0 ;
  input [1:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [1:1]A;
  wire [1:0]D;
  wire [0:0]EXTRA;
  wire [1:0]Q;
  wire \Q_reg[0]_srl3_FIFO_READY_GEN_c_1_i_1 ;
  wire \Q_reg[0]_srl3_FIFO_READY_GEN_c_1_i_1_0 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_2 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_2_0 ;
  wire [1:0]\Q_reg[6]_0 ;
  wire [1:0]\Q_reg[7]_0 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  LUT6 #(
    .INIT(64'hC99393369336366C)) 
    \Q_reg[1]_srl3_FIFO_READY_GEN_c_1_i_1 
       (.I0(\Q_reg[6]_0 [0]),
        .I1(A),
        .I2(Q[1]),
        .I3(\Q_reg[1]_FIFO_READY_GEN_c_2 ),
        .I4(\Q_reg[1]_FIFO_READY_GEN_c_2_0 ),
        .I5(Q[0]),
        .O(EXTRA));
  LUT4 #(
    .INIT(16'h6996)) 
    \Q_reg[1]_srl3_FIFO_READY_GEN_c_1_i_2 
       (.I0(\Q_reg[0]_srl3_FIFO_READY_GEN_c_1_i_1 ),
        .I1(\Q_reg[0]_srl3_FIFO_READY_GEN_c_1_i_1_0 ),
        .I2(\Q_reg[7]_0 [0]),
        .I3(\Q_reg[7]_0 [1]),
        .O(\Q_reg[6]_0 [0]));
  LUT4 #(
    .INIT(16'h7EE8)) 
    \Q_reg[1]_srl3_FIFO_READY_GEN_c_1_i_3 
       (.I0(\Q_reg[7]_0 [1]),
        .I1(\Q_reg[0]_srl3_FIFO_READY_GEN_c_1_i_1 ),
        .I2(\Q_reg[0]_srl3_FIFO_READY_GEN_c_1_i_1_0 ),
        .I3(\Q_reg[7]_0 [0]),
        .O(A));
  LUT4 #(
    .INIT(16'h8000)) 
    \Q_reg[2]_srl3_FIFO_READY_GEN_c_1_i_2 
       (.I0(\Q_reg[7]_0 [0]),
        .I1(\Q_reg[7]_0 [1]),
        .I2(\Q_reg[0]_srl3_FIFO_READY_GEN_c_1_i_1_0 ),
        .I3(\Q_reg[0]_srl3_FIFO_READY_GEN_c_1_i_1 ),
        .O(\Q_reg[6]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(\Q_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(\Q_reg[7]_0 [1]));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_250
   (\pixels_w_reg[16] ,
    \pixels_w_reg[17] ,
    \pixels_w_reg[18] ,
    \pixels_w_reg[19] ,
    \pixels_w_reg[20] ,
    \pixels_w_reg[21] ,
    \pixels_w_reg[22] ,
    \pixels_w_reg[23] ,
    \Q_reg[0]_FIFO_READY_GEN_c_27 ,
    clk_IBUF_BUFG,
    \Q_reg[1]_FIFO_READY_GEN_c_27 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27 );
  output \pixels_w_reg[16] ;
  output \pixels_w_reg[17] ;
  output \pixels_w_reg[18] ;
  output \pixels_w_reg[19] ;
  output \pixels_w_reg[20] ;
  output \pixels_w_reg[21] ;
  output \pixels_w_reg[22] ;
  output \pixels_w_reg[23] ;
  input \Q_reg[0]_FIFO_READY_GEN_c_27 ;
  input clk_IBUF_BUFG;
  input \Q_reg[1]_FIFO_READY_GEN_c_27 ;
  input \Q_reg[2]_FIFO_READY_GEN_c_27 ;
  input \Q_reg[3]_FIFO_READY_GEN_c_27 ;
  input \Q_reg[4]_FIFO_READY_GEN_c_27 ;
  input \Q_reg[5]_FIFO_READY_GEN_c_27 ;
  input \Q_reg[6]_FIFO_READY_GEN_c_27 ;
  input \Q_reg[7]_FIFO_READY_GEN_c_27 ;

  wire \Q_reg[0]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27 ;
  wire clk_IBUF_BUFG;
  wire \pixels_w_reg[16] ;
  wire \pixels_w_reg[17] ;
  wire \pixels_w_reg[18] ;
  wire \pixels_w_reg[19] ;
  wire \pixels_w_reg[20] ;
  wire \pixels_w_reg[21] ;
  wire \pixels_w_reg[22] ;
  wire \pixels_w_reg[23] ;
  wire \NLW_Q_reg[0]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[1]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[2]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[3]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[4]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[5]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[6]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[7]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;

  (* srl_bus_name = "\TO_BUF/FIFO[31].REG8_i/Q_reg " *) 
  (* srl_name = "\TO_BUF/FIFO[31].REG8_i/Q_reg[0]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[0]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[0]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[16] ),
        .Q31(\NLW_Q_reg[0]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\TO_BUF/FIFO[31].REG8_i/Q_reg " *) 
  (* srl_name = "\TO_BUF/FIFO[31].REG8_i/Q_reg[1]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[1]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[1]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[17] ),
        .Q31(\NLW_Q_reg[1]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\TO_BUF/FIFO[31].REG8_i/Q_reg " *) 
  (* srl_name = "\TO_BUF/FIFO[31].REG8_i/Q_reg[2]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[2]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[2]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[18] ),
        .Q31(\NLW_Q_reg[2]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\TO_BUF/FIFO[31].REG8_i/Q_reg " *) 
  (* srl_name = "\TO_BUF/FIFO[31].REG8_i/Q_reg[3]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[3]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[3]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[19] ),
        .Q31(\NLW_Q_reg[3]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\TO_BUF/FIFO[31].REG8_i/Q_reg " *) 
  (* srl_name = "\TO_BUF/FIFO[31].REG8_i/Q_reg[4]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[4]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[4]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[20] ),
        .Q31(\NLW_Q_reg[4]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\TO_BUF/FIFO[31].REG8_i/Q_reg " *) 
  (* srl_name = "\TO_BUF/FIFO[31].REG8_i/Q_reg[5]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[5]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[5]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[21] ),
        .Q31(\NLW_Q_reg[5]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\TO_BUF/FIFO[31].REG8_i/Q_reg " *) 
  (* srl_name = "\TO_BUF/FIFO[31].REG8_i/Q_reg[6]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[6]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[6]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[22] ),
        .Q31(\NLW_Q_reg[6]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\TO_BUF/FIFO[31].REG8_i/Q_reg " *) 
  (* srl_name = "\TO_BUF/FIFO[31].REG8_i/Q_reg[7]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[7]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[7]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[23] ),
        .Q31(\NLW_Q_reg[7]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_251
   (\Q_reg[0]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[1]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[0]_FIFO_READY_GEN_c_27_1 ,
    clk_IBUF_BUFG,
    \Q_reg[1]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27_1 );
  output \Q_reg[0]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[1]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[2]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[3]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[4]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[5]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[6]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[7]_FIFO_READY_GEN_c_27_0 ;
  input \Q_reg[0]_FIFO_READY_GEN_c_27_1 ;
  input clk_IBUF_BUFG;
  input \Q_reg[1]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[2]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[3]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[4]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[5]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[6]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[7]_FIFO_READY_GEN_c_27_1 ;

  wire \Q_reg[0]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[0]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27_1 ;
  wire clk_IBUF_BUFG;

  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[0]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[0]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[0]_FIFO_READY_GEN_c_27_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[1]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[1]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[1]_FIFO_READY_GEN_c_27_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[2]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[2]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[2]_FIFO_READY_GEN_c_27_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[3]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[3]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[3]_FIFO_READY_GEN_c_27_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[4]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[4]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[4]_FIFO_READY_GEN_c_27_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[5]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[5]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[5]_FIFO_READY_GEN_c_27_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[6]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[6]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[6]_FIFO_READY_GEN_c_27_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[7]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[7]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[7]_FIFO_READY_GEN_c_27_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_252
   (\pixels_w_reg[40] ,
    \pixels_w_reg[41] ,
    \pixels_w_reg[42] ,
    \pixels_w_reg[43] ,
    \pixels_w_reg[44] ,
    \pixels_w_reg[45] ,
    \pixels_w_reg[46] ,
    \pixels_w_reg[47] ,
    \Q_reg[0]_FIFO_READY_GEN_c_27 ,
    clk_IBUF_BUFG,
    \Q_reg[1]_FIFO_READY_GEN_c_27 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27 );
  output \pixels_w_reg[40] ;
  output \pixels_w_reg[41] ;
  output \pixels_w_reg[42] ;
  output \pixels_w_reg[43] ;
  output \pixels_w_reg[44] ;
  output \pixels_w_reg[45] ;
  output \pixels_w_reg[46] ;
  output \pixels_w_reg[47] ;
  input \Q_reg[0]_FIFO_READY_GEN_c_27 ;
  input clk_IBUF_BUFG;
  input \Q_reg[1]_FIFO_READY_GEN_c_27 ;
  input \Q_reg[2]_FIFO_READY_GEN_c_27 ;
  input \Q_reg[3]_FIFO_READY_GEN_c_27 ;
  input \Q_reg[4]_FIFO_READY_GEN_c_27 ;
  input \Q_reg[5]_FIFO_READY_GEN_c_27 ;
  input \Q_reg[6]_FIFO_READY_GEN_c_27 ;
  input \Q_reg[7]_FIFO_READY_GEN_c_27 ;

  wire \Q_reg[0]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27 ;
  wire clk_IBUF_BUFG;
  wire \pixels_w_reg[40] ;
  wire \pixels_w_reg[41] ;
  wire \pixels_w_reg[42] ;
  wire \pixels_w_reg[43] ;
  wire \pixels_w_reg[44] ;
  wire \pixels_w_reg[45] ;
  wire \pixels_w_reg[46] ;
  wire \pixels_w_reg[47] ;
  wire \NLW_Q_reg[0]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[1]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[2]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[3]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[4]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[5]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[6]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[7]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;

  (* srl_bus_name = "\TO_BUF/FIFO[63].REG8_i/Q_reg " *) 
  (* srl_name = "\TO_BUF/FIFO[63].REG8_i/Q_reg[0]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[0]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[0]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[40] ),
        .Q31(\NLW_Q_reg[0]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\TO_BUF/FIFO[63].REG8_i/Q_reg " *) 
  (* srl_name = "\TO_BUF/FIFO[63].REG8_i/Q_reg[1]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[1]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[1]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[41] ),
        .Q31(\NLW_Q_reg[1]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\TO_BUF/FIFO[63].REG8_i/Q_reg " *) 
  (* srl_name = "\TO_BUF/FIFO[63].REG8_i/Q_reg[2]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[2]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[2]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[42] ),
        .Q31(\NLW_Q_reg[2]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\TO_BUF/FIFO[63].REG8_i/Q_reg " *) 
  (* srl_name = "\TO_BUF/FIFO[63].REG8_i/Q_reg[3]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[3]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[3]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[43] ),
        .Q31(\NLW_Q_reg[3]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\TO_BUF/FIFO[63].REG8_i/Q_reg " *) 
  (* srl_name = "\TO_BUF/FIFO[63].REG8_i/Q_reg[4]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[4]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[4]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[44] ),
        .Q31(\NLW_Q_reg[4]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\TO_BUF/FIFO[63].REG8_i/Q_reg " *) 
  (* srl_name = "\TO_BUF/FIFO[63].REG8_i/Q_reg[5]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[5]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[5]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[45] ),
        .Q31(\NLW_Q_reg[5]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\TO_BUF/FIFO[63].REG8_i/Q_reg " *) 
  (* srl_name = "\TO_BUF/FIFO[63].REG8_i/Q_reg[6]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[6]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[6]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[46] ),
        .Q31(\NLW_Q_reg[6]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\TO_BUF/FIFO[63].REG8_i/Q_reg " *) 
  (* srl_name = "\TO_BUF/FIFO[63].REG8_i/Q_reg[7]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[7]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[7]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[47] ),
        .Q31(\NLW_Q_reg[7]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_253
   (\Q_reg[0]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[1]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[0]_FIFO_READY_GEN_c_27_1 ,
    clk_IBUF_BUFG,
    \Q_reg[1]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27_1 );
  output \Q_reg[0]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[1]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[2]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[3]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[4]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[5]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[6]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[7]_FIFO_READY_GEN_c_27_0 ;
  input \Q_reg[0]_FIFO_READY_GEN_c_27_1 ;
  input clk_IBUF_BUFG;
  input \Q_reg[1]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[2]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[3]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[4]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[5]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[6]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[7]_FIFO_READY_GEN_c_27_1 ;

  wire \Q_reg[0]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[0]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27_1 ;
  wire clk_IBUF_BUFG;

  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[0]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[0]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[0]_FIFO_READY_GEN_c_27_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[1]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[1]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[1]_FIFO_READY_GEN_c_27_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[2]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[2]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[2]_FIFO_READY_GEN_c_27_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[3]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[3]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[3]_FIFO_READY_GEN_c_27_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[4]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[4]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[4]_FIFO_READY_GEN_c_27_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[5]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[5]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[5]_FIFO_READY_GEN_c_27_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[6]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[6]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[6]_FIFO_READY_GEN_c_27_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[7]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[7]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[7]_FIFO_READY_GEN_c_27_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_254
   (Q,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [7:0]Q;
  input [7:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [7:0]D;
  wire [7:0]Q;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_437
   (\pixels_w_reg[160] ,
    \pixels_w_reg[161] ,
    \pixels_w_reg[162] ,
    \pixels_w_reg[163] ,
    \pixels_w_reg[164] ,
    \pixels_w_reg[165] ,
    \pixels_w_reg[166] ,
    \pixels_w_reg[167] ,
    \Q_reg[0]_FIFO_READY_GEN_c_27 ,
    clk_IBUF_BUFG,
    \Q_reg[1]_FIFO_READY_GEN_c_27 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27 );
  output \pixels_w_reg[160] ;
  output \pixels_w_reg[161] ;
  output \pixels_w_reg[162] ;
  output \pixels_w_reg[163] ;
  output \pixels_w_reg[164] ;
  output \pixels_w_reg[165] ;
  output \pixels_w_reg[166] ;
  output \pixels_w_reg[167] ;
  input \Q_reg[0]_FIFO_READY_GEN_c_27 ;
  input clk_IBUF_BUFG;
  input \Q_reg[1]_FIFO_READY_GEN_c_27 ;
  input \Q_reg[2]_FIFO_READY_GEN_c_27 ;
  input \Q_reg[3]_FIFO_READY_GEN_c_27 ;
  input \Q_reg[4]_FIFO_READY_GEN_c_27 ;
  input \Q_reg[5]_FIFO_READY_GEN_c_27 ;
  input \Q_reg[6]_FIFO_READY_GEN_c_27 ;
  input \Q_reg[7]_FIFO_READY_GEN_c_27 ;

  wire \Q_reg[0]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27 ;
  wire clk_IBUF_BUFG;
  wire \pixels_w_reg[160] ;
  wire \pixels_w_reg[161] ;
  wire \pixels_w_reg[162] ;
  wire \pixels_w_reg[163] ;
  wire \pixels_w_reg[164] ;
  wire \pixels_w_reg[165] ;
  wire \pixels_w_reg[166] ;
  wire \pixels_w_reg[167] ;
  wire \NLW_Q_reg[0]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[1]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[2]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[3]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[4]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[5]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[6]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[7]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;

  (* srl_bus_name = "\FOR_RGB[2].TO_BUF/FIFO[31].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[2].TO_BUF/FIFO[31].REG8_i/Q_reg[0]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[0]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[0]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[160] ),
        .Q31(\NLW_Q_reg[0]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[2].TO_BUF/FIFO[31].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[2].TO_BUF/FIFO[31].REG8_i/Q_reg[1]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[1]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[1]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[161] ),
        .Q31(\NLW_Q_reg[1]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[2].TO_BUF/FIFO[31].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[2].TO_BUF/FIFO[31].REG8_i/Q_reg[2]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[2]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[2]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[162] ),
        .Q31(\NLW_Q_reg[2]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[2].TO_BUF/FIFO[31].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[2].TO_BUF/FIFO[31].REG8_i/Q_reg[3]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[3]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[3]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[163] ),
        .Q31(\NLW_Q_reg[3]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[2].TO_BUF/FIFO[31].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[2].TO_BUF/FIFO[31].REG8_i/Q_reg[4]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[4]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[4]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[164] ),
        .Q31(\NLW_Q_reg[4]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[2].TO_BUF/FIFO[31].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[2].TO_BUF/FIFO[31].REG8_i/Q_reg[5]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[5]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[5]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[165] ),
        .Q31(\NLW_Q_reg[5]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[2].TO_BUF/FIFO[31].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[2].TO_BUF/FIFO[31].REG8_i/Q_reg[6]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[6]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[6]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[166] ),
        .Q31(\NLW_Q_reg[6]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[2].TO_BUF/FIFO[31].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[2].TO_BUF/FIFO[31].REG8_i/Q_reg[7]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[7]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[7]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[167] ),
        .Q31(\NLW_Q_reg[7]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_438
   (\Q_reg[0]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[1]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[0]_FIFO_READY_GEN_c_27_1 ,
    clk_IBUF_BUFG,
    \Q_reg[1]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27_1 ,
    \pixels_w_reg[175] );
  output \Q_reg[0]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[1]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[2]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[3]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[4]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[5]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[6]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[7]_FIFO_READY_GEN_c_27_0 ;
  input \Q_reg[0]_FIFO_READY_GEN_c_27_1 ;
  input clk_IBUF_BUFG;
  input \Q_reg[1]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[2]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[3]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[4]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[5]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[6]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[7]_FIFO_READY_GEN_c_27_1 ;
  input \pixels_w_reg[175] ;

  wire \Q_reg[0]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[0]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[0]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27_n_0 ;
  wire clk_IBUF_BUFG;
  wire \pixels_w_reg[175] ;

  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__31
       (.I0(\Q_reg[0]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[175] ),
        .O(\Q_reg[0]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__32
       (.I0(\Q_reg[1]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[175] ),
        .O(\Q_reg[1]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__33
       (.I0(\Q_reg[2]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[175] ),
        .O(\Q_reg[2]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__34
       (.I0(\Q_reg[3]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[175] ),
        .O(\Q_reg[3]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__35
       (.I0(\Q_reg[4]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[175] ),
        .O(\Q_reg[4]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__36
       (.I0(\Q_reg[5]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[175] ),
        .O(\Q_reg[5]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__37
       (.I0(\Q_reg[6]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[175] ),
        .O(\Q_reg[6]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__38
       (.I0(\Q_reg[7]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[175] ),
        .O(\Q_reg[7]_FIFO_READY_GEN_c_27_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[0]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[0]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[0]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[1]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[1]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[1]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[2]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[2]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[2]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[3]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[3]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[3]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[4]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[4]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[4]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[5]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[5]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[5]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[6]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[6]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[6]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[7]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[7]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[7]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_439
   (\pixels_w_reg[184] ,
    \pixels_w_reg[185] ,
    \pixels_w_reg[186] ,
    \pixels_w_reg[187] ,
    \pixels_w_reg[188] ,
    \pixels_w_reg[189] ,
    \pixels_w_reg[190] ,
    \pixels_w_reg[191] ,
    \Q_reg[0]_FIFO_READY_GEN_c_27 ,
    clk_IBUF_BUFG,
    \Q_reg[1]_FIFO_READY_GEN_c_27 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27 );
  output \pixels_w_reg[184] ;
  output \pixels_w_reg[185] ;
  output \pixels_w_reg[186] ;
  output \pixels_w_reg[187] ;
  output \pixels_w_reg[188] ;
  output \pixels_w_reg[189] ;
  output \pixels_w_reg[190] ;
  output \pixels_w_reg[191] ;
  input \Q_reg[0]_FIFO_READY_GEN_c_27 ;
  input clk_IBUF_BUFG;
  input \Q_reg[1]_FIFO_READY_GEN_c_27 ;
  input \Q_reg[2]_FIFO_READY_GEN_c_27 ;
  input \Q_reg[3]_FIFO_READY_GEN_c_27 ;
  input \Q_reg[4]_FIFO_READY_GEN_c_27 ;
  input \Q_reg[5]_FIFO_READY_GEN_c_27 ;
  input \Q_reg[6]_FIFO_READY_GEN_c_27 ;
  input \Q_reg[7]_FIFO_READY_GEN_c_27 ;

  wire \Q_reg[0]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27 ;
  wire clk_IBUF_BUFG;
  wire \pixels_w_reg[184] ;
  wire \pixels_w_reg[185] ;
  wire \pixels_w_reg[186] ;
  wire \pixels_w_reg[187] ;
  wire \pixels_w_reg[188] ;
  wire \pixels_w_reg[189] ;
  wire \pixels_w_reg[190] ;
  wire \pixels_w_reg[191] ;
  wire \NLW_Q_reg[0]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[1]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[2]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[3]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[4]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[5]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[6]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[7]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;

  (* srl_bus_name = "\FOR_RGB[2].TO_BUF/FIFO[63].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[2].TO_BUF/FIFO[63].REG8_i/Q_reg[0]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[0]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[0]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[184] ),
        .Q31(\NLW_Q_reg[0]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[2].TO_BUF/FIFO[63].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[2].TO_BUF/FIFO[63].REG8_i/Q_reg[1]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[1]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[1]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[185] ),
        .Q31(\NLW_Q_reg[1]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[2].TO_BUF/FIFO[63].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[2].TO_BUF/FIFO[63].REG8_i/Q_reg[2]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[2]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[2]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[186] ),
        .Q31(\NLW_Q_reg[2]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[2].TO_BUF/FIFO[63].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[2].TO_BUF/FIFO[63].REG8_i/Q_reg[3]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[3]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[3]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[187] ),
        .Q31(\NLW_Q_reg[3]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[2].TO_BUF/FIFO[63].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[2].TO_BUF/FIFO[63].REG8_i/Q_reg[4]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[4]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[4]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[188] ),
        .Q31(\NLW_Q_reg[4]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[2].TO_BUF/FIFO[63].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[2].TO_BUF/FIFO[63].REG8_i/Q_reg[5]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[5]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[5]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[189] ),
        .Q31(\NLW_Q_reg[5]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[2].TO_BUF/FIFO[63].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[2].TO_BUF/FIFO[63].REG8_i/Q_reg[6]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[6]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[6]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[190] ),
        .Q31(\NLW_Q_reg[6]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[2].TO_BUF/FIFO[63].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[2].TO_BUF/FIFO[63].REG8_i/Q_reg[7]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[7]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\Q_reg[7]_FIFO_READY_GEN_c_27 ),
        .Q(\pixels_w_reg[191] ),
        .Q31(\NLW_Q_reg[7]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_440
   (\Q_reg[0]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[1]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[0]_FIFO_READY_GEN_c_27_1 ,
    clk_IBUF_BUFG,
    \Q_reg[1]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27_1 ,
    \pixels_w_reg[199] );
  output \Q_reg[0]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[1]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[2]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[3]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[4]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[5]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[6]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[7]_FIFO_READY_GEN_c_27_0 ;
  input \Q_reg[0]_FIFO_READY_GEN_c_27_1 ;
  input clk_IBUF_BUFG;
  input \Q_reg[1]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[2]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[3]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[4]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[5]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[6]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[7]_FIFO_READY_GEN_c_27_1 ;
  input \pixels_w_reg[199] ;

  wire \Q_reg[0]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[0]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[0]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27_n_0 ;
  wire clk_IBUF_BUFG;
  wire \pixels_w_reg[199] ;

  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__39
       (.I0(\Q_reg[0]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[199] ),
        .O(\Q_reg[0]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__40
       (.I0(\Q_reg[1]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[199] ),
        .O(\Q_reg[1]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__41
       (.I0(\Q_reg[2]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[199] ),
        .O(\Q_reg[2]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__42
       (.I0(\Q_reg[3]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[199] ),
        .O(\Q_reg[3]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__43
       (.I0(\Q_reg[4]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[199] ),
        .O(\Q_reg[4]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__44
       (.I0(\Q_reg[5]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[199] ),
        .O(\Q_reg[5]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__45
       (.I0(\Q_reg[6]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[199] ),
        .O(\Q_reg[6]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__46
       (.I0(\Q_reg[7]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[199] ),
        .O(\Q_reg[7]_FIFO_READY_GEN_c_27_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[0]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[0]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[0]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[1]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[1]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[1]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[2]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[2]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[2]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[3]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[3]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[3]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[4]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[4]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[4]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[5]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[5]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[5]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[6]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[6]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[6]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[7]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[7]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[7]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_441
   (Q,
    pixel_in_IBUF,
    rgb2gray_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [7:0]Q;
  input [7:0]pixel_in_IBUF;
  input rgb2gray_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [7:0]Q;
  wire clk_IBUF_BUFG;
  wire [15:8]pixel_eff;
  wire [7:0]pixel_in_IBUF;
  wire rgb2gray_IBUF;
  wire rst_IBUF;

  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Q[0]_i_1 
       (.I0(pixel_in_IBUF[0]),
        .I1(rgb2gray_IBUF),
        .O(pixel_eff[8]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Q[1]_i_1 
       (.I0(pixel_in_IBUF[1]),
        .I1(rgb2gray_IBUF),
        .O(pixel_eff[9]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Q[2]_i_1__0 
       (.I0(pixel_in_IBUF[2]),
        .I1(rgb2gray_IBUF),
        .O(pixel_eff[10]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Q[3]_i_1__2 
       (.I0(pixel_in_IBUF[3]),
        .I1(rgb2gray_IBUF),
        .O(pixel_eff[11]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Q[4]_i_1__2 
       (.I0(pixel_in_IBUF[4]),
        .I1(rgb2gray_IBUF),
        .O(pixel_eff[12]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Q[5]_i_1__3 
       (.I0(pixel_in_IBUF[5]),
        .I1(rgb2gray_IBUF),
        .O(pixel_eff[13]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Q[6]_i_1__7 
       (.I0(pixel_in_IBUF[6]),
        .I1(rgb2gray_IBUF),
        .O(pixel_eff[14]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Q[7]_i_1__2 
       (.I0(pixel_in_IBUF[7]),
        .I1(rgb2gray_IBUF),
        .O(pixel_eff[15]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_eff[8]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_eff[9]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_eff[10]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_eff[11]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_eff[12]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_eff[13]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_eff[14]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_eff[15]),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_624
   (\pixels_w_reg[88] ,
    \pixels_w_reg[89] ,
    \pixels_w_reg[90] ,
    \pixels_w_reg[91] ,
    \pixels_w_reg[92] ,
    \pixels_w_reg[93] ,
    \pixels_w_reg[94] ,
    \pixels_w_reg[95] ,
    pixels,
    clk_IBUF_BUFG);
  output \pixels_w_reg[88] ;
  output \pixels_w_reg[89] ;
  output \pixels_w_reg[90] ;
  output \pixels_w_reg[91] ;
  output \pixels_w_reg[92] ;
  output \pixels_w_reg[93] ;
  output \pixels_w_reg[94] ;
  output \pixels_w_reg[95] ;
  input [7:0]pixels;
  input clk_IBUF_BUFG;

  wire clk_IBUF_BUFG;
  wire [7:0]pixels;
  wire \pixels_w_reg[88] ;
  wire \pixels_w_reg[89] ;
  wire \pixels_w_reg[90] ;
  wire \pixels_w_reg[91] ;
  wire \pixels_w_reg[92] ;
  wire \pixels_w_reg[93] ;
  wire \pixels_w_reg[94] ;
  wire \pixels_w_reg[95] ;
  wire \NLW_Q_reg[0]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[1]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[2]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[3]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[4]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[5]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[6]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[7]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;

  (* srl_bus_name = "\FOR_RGB[1].TO_BUF/FIFO[31].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[1].TO_BUF/FIFO[31].REG8_i/Q_reg[0]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[0]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(pixels[0]),
        .Q(\pixels_w_reg[88] ),
        .Q31(\NLW_Q_reg[0]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[1].TO_BUF/FIFO[31].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[1].TO_BUF/FIFO[31].REG8_i/Q_reg[1]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[1]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(pixels[1]),
        .Q(\pixels_w_reg[89] ),
        .Q31(\NLW_Q_reg[1]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[1].TO_BUF/FIFO[31].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[1].TO_BUF/FIFO[31].REG8_i/Q_reg[2]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[2]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(pixels[2]),
        .Q(\pixels_w_reg[90] ),
        .Q31(\NLW_Q_reg[2]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[1].TO_BUF/FIFO[31].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[1].TO_BUF/FIFO[31].REG8_i/Q_reg[3]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[3]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(pixels[3]),
        .Q(\pixels_w_reg[91] ),
        .Q31(\NLW_Q_reg[3]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[1].TO_BUF/FIFO[31].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[1].TO_BUF/FIFO[31].REG8_i/Q_reg[4]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[4]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(pixels[4]),
        .Q(\pixels_w_reg[92] ),
        .Q31(\NLW_Q_reg[4]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[1].TO_BUF/FIFO[31].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[1].TO_BUF/FIFO[31].REG8_i/Q_reg[5]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[5]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(pixels[5]),
        .Q(\pixels_w_reg[93] ),
        .Q31(\NLW_Q_reg[5]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[1].TO_BUF/FIFO[31].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[1].TO_BUF/FIFO[31].REG8_i/Q_reg[6]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[6]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(pixels[6]),
        .Q(\pixels_w_reg[94] ),
        .Q31(\NLW_Q_reg[6]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[1].TO_BUF/FIFO[31].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[1].TO_BUF/FIFO[31].REG8_i/Q_reg[7]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[7]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(pixels[7]),
        .Q(\pixels_w_reg[95] ),
        .Q31(\NLW_Q_reg[7]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_625
   (\Q_reg[0]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[1]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[0]_FIFO_READY_GEN_c_27_1 ,
    clk_IBUF_BUFG,
    \Q_reg[1]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27_1 ,
    \pixels_w_reg[103] );
  output \Q_reg[0]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[1]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[2]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[3]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[4]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[5]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[6]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[7]_FIFO_READY_GEN_c_27_0 ;
  input \Q_reg[0]_FIFO_READY_GEN_c_27_1 ;
  input clk_IBUF_BUFG;
  input \Q_reg[1]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[2]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[3]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[4]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[5]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[6]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[7]_FIFO_READY_GEN_c_27_1 ;
  input \pixels_w_reg[103] ;

  wire \Q_reg[0]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[0]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[0]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27_n_0 ;
  wire clk_IBUF_BUFG;
  wire \pixels_w_reg[103] ;

  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__15
       (.I0(\Q_reg[0]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[103] ),
        .O(\Q_reg[0]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__16
       (.I0(\Q_reg[1]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[103] ),
        .O(\Q_reg[1]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__17
       (.I0(\Q_reg[2]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[103] ),
        .O(\Q_reg[2]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__18
       (.I0(\Q_reg[3]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[103] ),
        .O(\Q_reg[3]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__19
       (.I0(\Q_reg[4]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[103] ),
        .O(\Q_reg[4]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__20
       (.I0(\Q_reg[5]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[103] ),
        .O(\Q_reg[5]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__21
       (.I0(\Q_reg[6]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[103] ),
        .O(\Q_reg[6]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__22
       (.I0(\Q_reg[7]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[103] ),
        .O(\Q_reg[7]_FIFO_READY_GEN_c_27_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[0]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[0]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[0]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[1]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[1]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[1]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[2]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[2]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[2]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[3]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[3]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[3]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[4]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[4]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[4]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[5]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[5]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[5]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[6]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[6]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[6]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[7]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[7]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[7]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_626
   (\pixels_w_reg[112] ,
    \pixels_w_reg[113] ,
    \pixels_w_reg[114] ,
    \pixels_w_reg[115] ,
    \pixels_w_reg[116] ,
    \pixels_w_reg[117] ,
    \pixels_w_reg[118] ,
    \pixels_w_reg[119] ,
    pixels,
    clk_IBUF_BUFG);
  output \pixels_w_reg[112] ;
  output \pixels_w_reg[113] ;
  output \pixels_w_reg[114] ;
  output \pixels_w_reg[115] ;
  output \pixels_w_reg[116] ;
  output \pixels_w_reg[117] ;
  output \pixels_w_reg[118] ;
  output \pixels_w_reg[119] ;
  input [7:0]pixels;
  input clk_IBUF_BUFG;

  wire clk_IBUF_BUFG;
  wire [7:0]pixels;
  wire \pixels_w_reg[112] ;
  wire \pixels_w_reg[113] ;
  wire \pixels_w_reg[114] ;
  wire \pixels_w_reg[115] ;
  wire \pixels_w_reg[116] ;
  wire \pixels_w_reg[117] ;
  wire \pixels_w_reg[118] ;
  wire \pixels_w_reg[119] ;
  wire \NLW_Q_reg[0]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[1]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[2]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[3]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[4]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[5]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[6]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;
  wire \NLW_Q_reg[7]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ;

  (* srl_bus_name = "\FOR_RGB[1].TO_BUF/FIFO[63].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[1].TO_BUF/FIFO[63].REG8_i/Q_reg[0]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[0]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(pixels[0]),
        .Q(\pixels_w_reg[112] ),
        .Q31(\NLW_Q_reg[0]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[1].TO_BUF/FIFO[63].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[1].TO_BUF/FIFO[63].REG8_i/Q_reg[1]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[1]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(pixels[1]),
        .Q(\pixels_w_reg[113] ),
        .Q31(\NLW_Q_reg[1]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[1].TO_BUF/FIFO[63].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[1].TO_BUF/FIFO[63].REG8_i/Q_reg[2]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[2]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(pixels[2]),
        .Q(\pixels_w_reg[114] ),
        .Q31(\NLW_Q_reg[2]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[1].TO_BUF/FIFO[63].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[1].TO_BUF/FIFO[63].REG8_i/Q_reg[3]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[3]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(pixels[3]),
        .Q(\pixels_w_reg[115] ),
        .Q31(\NLW_Q_reg[3]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[1].TO_BUF/FIFO[63].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[1].TO_BUF/FIFO[63].REG8_i/Q_reg[4]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[4]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(pixels[4]),
        .Q(\pixels_w_reg[116] ),
        .Q31(\NLW_Q_reg[4]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[1].TO_BUF/FIFO[63].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[1].TO_BUF/FIFO[63].REG8_i/Q_reg[5]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[5]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(pixels[5]),
        .Q(\pixels_w_reg[117] ),
        .Q31(\NLW_Q_reg[5]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[1].TO_BUF/FIFO[63].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[1].TO_BUF/FIFO[63].REG8_i/Q_reg[6]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[6]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(pixels[6]),
        .Q(\pixels_w_reg[118] ),
        .Q31(\NLW_Q_reg[6]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\FOR_RGB[1].TO_BUF/FIFO[63].REG8_i/Q_reg " *) 
  (* srl_name = "\FOR_RGB[1].TO_BUF/FIFO[63].REG8_i/Q_reg[7]_srl28_FIFO_READY_GEN_c_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \Q_reg[7]_srl28_FIFO_READY_GEN_c_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(pixels[7]),
        .Q(\pixels_w_reg[119] ),
        .Q31(\NLW_Q_reg[7]_srl28_FIFO_READY_GEN_c_26_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_627
   (\Q_reg[0]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[1]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[0]_FIFO_READY_GEN_c_27_1 ,
    clk_IBUF_BUFG,
    \Q_reg[1]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27_1 ,
    \pixels_w_reg[127] );
  output \Q_reg[0]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[1]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[2]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[3]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[4]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[5]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[6]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[7]_FIFO_READY_GEN_c_27_0 ;
  input \Q_reg[0]_FIFO_READY_GEN_c_27_1 ;
  input clk_IBUF_BUFG;
  input \Q_reg[1]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[2]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[3]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[4]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[5]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[6]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[7]_FIFO_READY_GEN_c_27_1 ;
  input \pixels_w_reg[127] ;

  wire \Q_reg[0]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[0]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[0]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27_n_0 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27_n_0 ;
  wire clk_IBUF_BUFG;
  wire \pixels_w_reg[127] ;

  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__23
       (.I0(\Q_reg[0]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[127] ),
        .O(\Q_reg[0]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__24
       (.I0(\Q_reg[1]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[127] ),
        .O(\Q_reg[1]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__25
       (.I0(\Q_reg[2]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[127] ),
        .O(\Q_reg[2]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__26
       (.I0(\Q_reg[3]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[127] ),
        .O(\Q_reg[3]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__27
       (.I0(\Q_reg[4]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[127] ),
        .O(\Q_reg[4]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__28
       (.I0(\Q_reg[5]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[127] ),
        .O(\Q_reg[5]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__29
       (.I0(\Q_reg[6]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[127] ),
        .O(\Q_reg[6]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__30
       (.I0(\Q_reg[7]_FIFO_READY_GEN_c_27_n_0 ),
        .I1(\pixels_w_reg[127] ),
        .O(\Q_reg[7]_FIFO_READY_GEN_c_27_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[0]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[0]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[0]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[1]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[1]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[1]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[2]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[2]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[2]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[3]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[3]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[3]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[4]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[4]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[4]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[5]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[5]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[5]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[6]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[6]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[6]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg[7]_FIFO_READY_GEN_c_27 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_reg[7]_FIFO_READY_GEN_c_27_1 ),
        .Q(\Q_reg[7]_FIFO_READY_GEN_c_27_n_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "REG8" *) 
module REG8_628
   (Q,
    pixel_in_IBUF,
    rgb2gray_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [7:0]Q;
  input [7:0]pixel_in_IBUF;
  input rgb2gray_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [7:0]Q;
  wire clk_IBUF_BUFG;
  wire [7:0]pixel_eff;
  wire [7:0]pixel_in_IBUF;
  wire rgb2gray_IBUF;
  wire rst_IBUF;

  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Q[0]_i_1__0 
       (.I0(pixel_in_IBUF[0]),
        .I1(rgb2gray_IBUF),
        .O(pixel_eff[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Q[1]_i_1__0 
       (.I0(pixel_in_IBUF[1]),
        .I1(rgb2gray_IBUF),
        .O(pixel_eff[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Q[2]_i_1__1 
       (.I0(pixel_in_IBUF[2]),
        .I1(rgb2gray_IBUF),
        .O(pixel_eff[2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Q[3]_i_1__3 
       (.I0(pixel_in_IBUF[3]),
        .I1(rgb2gray_IBUF),
        .O(pixel_eff[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Q[4]_i_1__3 
       (.I0(pixel_in_IBUF[4]),
        .I1(rgb2gray_IBUF),
        .O(pixel_eff[4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Q[5]_i_1__4 
       (.I0(pixel_in_IBUF[5]),
        .I1(rgb2gray_IBUF),
        .O(pixel_eff[5]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Q[6]_i_1__8 
       (.I0(pixel_in_IBUF[6]),
        .I1(rgb2gray_IBUF),
        .O(pixel_eff[6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Q[7]_i_1__3 
       (.I0(pixel_in_IBUF[7]),
        .I1(rgb2gray_IBUF),
        .O(pixel_eff[7]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_eff[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_eff[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_eff[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_eff[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_eff[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_eff[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_eff[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_eff[7]),
        .Q(Q[7]));
endmodule

module RGB_TO_GRAY
   (D,
    clk_IBUF_BUFG,
    \Q_reg[5] ,
    rst_IBUF,
    pixel_in_IBUF,
    rgb2gray_IBUF);
  output [7:0]D;
  input clk_IBUF_BUFG;
  input \Q_reg[5] ;
  input rst_IBUF;
  input [23:0]pixel_in_IBUF;
  input rgb2gray_IBUF;

  wire [2:0]A;
  wire \BLOCCO1/FA_f[2].FA_i/p ;
  wire \BLOCCO1/FA_f[2].FA_i/p_3 ;
  wire \BLOCCO1/FA_f[2].FA_i/p_6 ;
  wire \BLOCCO1/FA_f[3].FA_i/p ;
  wire \BLOCCO1/FA_f[6].FA_i/p ;
  wire [1:0]\BLOCCO1/sp_int ;
  wire [1:0]\BLOCCO1/sp_int_2 ;
  wire [1:0]\BLOCCO1/sp_int_5 ;
  wire [5:0]\BLOCCO1/sp_int_7 ;
  wire [3:3]\BLOCCO1/vr_int ;
  wire [4:3]\BLOCCO1/vr_int_1 ;
  wire [3:3]\BLOCCO1/vr_int_4 ;
  wire [7:7]\BLOCCO1/vr_int_8 ;
  wire [7:0]D;
  wire [1:0]D_in;
  wire D_out;
  wire [2:1]EXTRA;
  wire FIFO_EXTRA_n_0;
  wire FIFO_EXTRA_n_1;
  wire FIFO_EXTRA_n_2;
  wire FIFO_EXTRA_n_3;
  wire FIFO_FINALER_n_0;
  wire FIFO_FINALER_n_1;
  wire FIFO_OPB1_n_4;
  wire FIFO_OPB1_n_5;
  wire FIFO_OPB1_n_6;
  wire FIFO_OPB1_n_7;
  wire FIFO_OPB1_n_8;
  wire FIFO_OPG1_n_6;
  wire FIFO_OPR1_n_5;
  wire FIFO_OPR1_n_6;
  wire FIFO_OPR1_n_7;
  wire FIFO_OPR1_n_8;
  wire [6:0]FINAL_RIS;
  wire \FOR_GEN[1].RCA4/Cint_3 ;
  wire \FOR_GEN[1].RCA4/Cint_3_0 ;
  wire [7:0]OP2;
  wire [5:0]OP3;
  wire \Q_reg[5] ;
  wire \RESTI_B2/FOR_GEN[0].RCA4/FAs[2].FA_i/p ;
  wire \RESTI_B2/FOR_GEN[1].RCA4/Cint_1 ;
  wire \RESTI_B2/FOR_GEN[1].RCA4/Cint_3 ;
  wire \RESTI_B3/C_int_1 ;
  wire \RESTI_B3/FOR_GEN[1].RCA4/Cint_3 ;
  wire \RESTI_G2/FOR_GEN[0].RCA4/FAs[3].FA_i/p ;
  wire \RESTI_G2/FOR_GEN[1].RCA4/Cint_3 ;
  wire \RESTI_G3/FOR_GEN[1].RCA4/Cint_3 ;
  wire \RESTI_R2/FOR_GEN[1].RCA4/Cint_3 ;
  wire [4:2]RESTOB64p;
  wire [6:3]SUMB2;
  wire [3:1]SUMB2p;
  wire [6:6]SUMB_F;
  wire [7:6]SUMB_Fp;
  wire [6:2]SUMBp;
  wire [6:4]SUMG2;
  wire [6:1]SUMG2p;
  wire [6:6]SUMG_F;
  wire [7:6]SUMG_Fp;
  wire [6:3]SUMGp;
  wire [6:6]SUMR_F;
  wire [7:6]SUMR_Fp;
  wire \SUM_R_CORR/FOR_GEN[0].RCA4/Cint_3 ;
  wire \SUM_R_CORR/FOR_GEN[0].RCA4/FAs[0].FA_i/p ;
  wire clk_IBUF_BUFG;
  wire [0:0]op1_B;
  wire [3:0]op1_B_p;
  wire [2:0]op1_G;
  wire [6:0]op1_G_p;
  wire [2:0]op1_R;
  wire [5:0]op1_R_p;
  wire pipeB_s2_n_0;
  wire pipeB_s_n_0;
  wire pipeG_s1_n_0;
  wire pipeG_s_n_0;
  wire \pix_inp_reg_n_0_[0] ;
  wire \pix_inp_reg_n_0_[12] ;
  wire \pix_inp_reg_n_0_[13] ;
  wire \pix_inp_reg_n_0_[14] ;
  wire \pix_inp_reg_n_0_[16] ;
  wire \pix_inp_reg_n_0_[17] ;
  wire \pix_inp_reg_n_0_[18] ;
  wire \pix_inp_reg_n_0_[19] ;
  wire \pix_inp_reg_n_0_[1] ;
  wire \pix_inp_reg_n_0_[21] ;
  wire \pix_inp_reg_n_0_[22] ;
  wire \pix_inp_reg_n_0_[5] ;
  wire \pix_inp_reg_n_0_[8] ;
  wire [23:0]pixel_in_IBUF;
  wire rgb2gray_IBUF;
  wire rst_IBUF;

  REG8 B_R64
       (.Cint_1(\RESTI_B2/FOR_GEN[1].RCA4/Cint_1 ),
        .D(SUMB2[5:4]),
        .Q({\pix_inp_reg_n_0_[19] ,\pix_inp_reg_n_0_[18] ,\pix_inp_reg_n_0_[17] }),
        .\Q_reg[5] (FIFO_OPB1_n_5),
        .RESTOB64p(RESTOB64p),
        .SUMBp(SUMBp[5:2]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  FIFO8_NORMAL FIFO_B3
       (.D({\RESTI_B3/FOR_GEN[1].RCA4/Cint_3 ,SUMB_F}),
        .EXTRA(EXTRA[1]),
        .Q(SUMG_Fp),
        .\Q_reg[0]_srl3_FIFO_READY_GEN_c_1_i_1 (pipeB_s2_n_0),
        .\Q_reg[0]_srl3_FIFO_READY_GEN_c_1_i_1_0 (pipeB_s_n_0),
        .\Q_reg[1]_FIFO_READY_GEN_c_2 (pipeG_s1_n_0),
        .\Q_reg[1]_FIFO_READY_GEN_c_2_0 (pipeG_s_n_0),
        .\Q_reg[6] ({A[2],A[0]}),
        .\Q_reg[7] (SUMB_Fp),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  FIFO8_NORMAL__parameterized4 FIFO_EXTRA
       (.Cint_3(\SUM_R_CORR/FOR_GEN[0].RCA4/Cint_3 ),
        .EXTRA(EXTRA),
        .\Q_reg[0]_FIFO_READY_GEN_c_2 (FIFO_EXTRA_n_3),
        .\Q_reg[1]_FIFO_READY_GEN_c_2 (FIFO_EXTRA_n_2),
        .\Q_reg[2]_FIFO_READY_GEN_c_2 (FIFO_EXTRA_n_1),
        .\Q_reg[3]_FIFO_READY_GEN_c_2 (FIFO_EXTRA_n_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[0] (\Q_reg[5] ),
        .p(\SUM_R_CORR/FOR_GEN[0].RCA4/FAs[0].FA_i/p ));
  FIFO8_NORMAL__parameterized1 FIFO_FINALER
       (.D(D_in),
        .Q({FIFO_FINALER_n_0,FIFO_FINALER_n_1}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  FIFO8_NORMAL_170 FIFO_G3
       (.Cint_3(\SUM_R_CORR/FOR_GEN[0].RCA4/Cint_3 ),
        .D({\RESTI_G3/FOR_GEN[1].RCA4/Cint_3 ,SUMG_F}),
        .EXTRA(EXTRA[2]),
        .Q(SUMG_Fp),
        .\Q_reg[0]_FIFO_READY_GEN_c_2 (pipeG_s_n_0),
        .\Q_reg[0]_FIFO_READY_GEN_c_2_0 (pipeG_s1_n_0),
        .\Q_reg[2]_FIFO_READY_GEN_c_2 ({A[2],A[0]}),
        .\Q_reg[3]_FIFO_READY_GEN_c_2 (SUMB_Fp),
        .\Q_reg[3]_FIFO_READY_GEN_c_2_0 (pipeB_s_n_0),
        .\Q_reg[3]_FIFO_READY_GEN_c_2_1 (pipeB_s2_n_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .p(\SUM_R_CORR/FOR_GEN[0].RCA4/FAs[0].FA_i/p ),
        .rst_IBUF(rst_IBUF));
  FIFO8_NORMAL__parameterized4_171 FIFO_OPB1
       (.Cint_1(\RESTI_B2/FOR_GEN[1].RCA4/Cint_1 ),
        .D(SUMB2[6]),
        .Q({\pix_inp_reg_n_0_[22] ,\pix_inp_reg_n_0_[21] ,op1_B}),
        .\Q_reg[0] (FIFO_OPB1_n_4),
        .\Q_reg[0]_0 (FIFO_OPB1_n_5),
        .\Q_reg[1] (FIFO_OPB1_n_6),
        .\Q_reg[1]_0 (FIFO_OPB1_n_7),
        .\Q_reg[2] (FIFO_OPB1_n_8),
        .\Q_reg[2]_0 (\BLOCCO1/vr_int ),
        .\Q_reg[3] ({\BLOCCO1/FA_f[2].FA_i/p ,\BLOCCO1/sp_int }),
        .\Q_reg[3]_0 (\Q_reg[5] ),
        .\Q_reg[6] (SUMBp[6:5]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .op1_B_p(op1_B_p),
        .pixel_in_IBUF(pixel_in_IBUF[23]),
        .rst_IBUF(rst_IBUF));
  FIFO8_NORMAL__parameterized4_172 FIFO_OPG1
       (.Cint_3(\RESTI_G2/FOR_GEN[1].RCA4/Cint_3 ),
        .D(SUMG2),
        .Q({\pix_inp_reg_n_0_[14] ,\pix_inp_reg_n_0_[13] ,\pix_inp_reg_n_0_[12] ,op1_G}),
        .\Q_reg[1] (FIFO_OPG1_n_6),
        .\Q_reg[3] (\BLOCCO1/vr_int_1 ),
        .\Q_reg[6] ({op1_G_p[6:3],op1_G_p[1:0]}),
        .\Q_reg[6]_0 ({\BLOCCO1/FA_f[3].FA_i/p ,\BLOCCO1/FA_f[2].FA_i/p_3 ,\BLOCCO1/sp_int_2 }),
        .\Q_reg[6]_1 ({\RESTI_G3/FOR_GEN[1].RCA4/Cint_3 ,SUMG_F}),
        .\Q_reg[6]_2 (\Q_reg[5] ),
        .SUMG2p({SUMG2p[6:3],SUMG2p[1]}),
        .SUMGp({SUMGp[6],SUMGp[3]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .pixel_in_IBUF(pixel_in_IBUF[15]),
        .rst_IBUF(rst_IBUF));
  FIFO8_NORMAL__parameterized4_173 FIFO_OPR1
       (.D({FIFO_OPR1_n_5,FIFO_OPR1_n_6,FIFO_OPR1_n_7}),
        .Q({\pix_inp_reg_n_0_[5] ,op1_R}),
        .\Q_reg[2] (\BLOCCO1/vr_int_4 ),
        .\Q_reg[3] (FIFO_OPR1_n_8),
        .\Q_reg[5] ({op1_R_p[5:3],op1_R_p[1:0]}),
        .\Q_reg[5]_0 ({\BLOCCO1/FA_f[2].FA_i/p_6 ,\BLOCCO1/sp_int_5 }),
        .\Q_reg[5]_1 (\Q_reg[5] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .pixel_in_IBUF(pixel_in_IBUF[7:6]),
        .rst_IBUF(rst_IBUF));
  FIFO8_NORMAL__parameterized1_174 FIFO_RESTOB
       (.C_int_1(\RESTI_B3/C_int_1 ),
        .D(RESTOB64p),
        .SUMB2p(SUMB2p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \Q[0]_i_1 
       (.I0(D_out),
        .I1(SUMR_Fp[6]),
        .I2(SUMR_Fp[7]),
        .O(D_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Q[1]_i_1 
       (.I0(SUMR_Fp[7]),
        .I1(SUMR_Fp[6]),
        .I2(D_out),
        .O(D_in[1]));
  ADDER8 RESTI_B
       (.Cint_3(\FOR_GEN[1].RCA4/Cint_3_0 ),
        .Q({op1_B,\pix_inp_reg_n_0_[19] ,\pix_inp_reg_n_0_[18] ,\pix_inp_reg_n_0_[17] ,\pix_inp_reg_n_0_[16] }));
  ADDER8_175 RESTI_R
       (.Cint_3(\FOR_GEN[1].RCA4/Cint_3 ),
        .Q({op1_R[2:1],\pix_inp_reg_n_0_[1] ,\pix_inp_reg_n_0_[0] }));
  CARRY_SAVE4_8_176 SUM_EACH_OTHER
       (.D(\BLOCCO1/vr_int_8 ),
        .Q(OP3),
        .\SP_reg[6] ({\BLOCCO1/FA_f[6].FA_i/p ,\BLOCCO1/sp_int_7 }),
        .\SP_reg[7] ({OP2[7],OP2[5:0]}),
        .\Sum_reg[7] (D),
        .\VR_reg[6] (FINAL_RIS[5:0]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[0] (FIFO_EXTRA_n_3),
        .\op4_out_reg[1] (FIFO_EXTRA_n_2),
        .\op4_out_reg[2] (FIFO_EXTRA_n_1),
        .\op4_out_reg[3] (FIFO_EXTRA_n_0),
        .pixel_in_IBUF(pixel_in_IBUF[7:0]),
        .rgb2gray_IBUF(rgb2gray_IBUF),
        .rst_IBUF(rst_IBUF));
  CARRY_SAVE4_8_177 TIMES_0114
       (.D(\BLOCCO1/vr_int ),
        .Q(OP3),
        .\SP_reg[2] ({\BLOCCO1/FA_f[2].FA_i/p ,\BLOCCO1/sp_int }),
        .\SP_reg[5] (FINAL_RIS[5:0]),
        .\SP_reg[5]_0 (OP2[5:0]),
        .\Sum_reg[5] (\BLOCCO1/sp_int_7 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .op1_B_p(op1_B_p),
        .rst_IBUF(rst_IBUF));
  CARRY_SAVE4_8_178 TIMES_0299
       (.D(\BLOCCO1/vr_int_4 ),
        .Q(FINAL_RIS),
        .\SP_reg[5] ({op1_R_p[5:3],\BLOCCO1/FA_f[2].FA_i/p_6 ,\BLOCCO1/sp_int_5 }),
        .\Sum_reg[6] (\BLOCCO1/vr_int_8 ),
        .\VR_reg[2] (op1_R_p[1:0]),
        .\VR_reg[7] (OP2[6]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[1] ({FIFO_FINALER_n_0,FIFO_FINALER_n_1}),
        .rst_IBUF(rst_IBUF));
  CARRY_SAVE4_8_179 TIMES_0587
       (.D(\BLOCCO1/vr_int_1 ),
        .Q(OP2),
        .\SP_reg[3] ({\BLOCCO1/FA_f[3].FA_i/p ,\BLOCCO1/FA_f[2].FA_i/p_3 ,\BLOCCO1/sp_int_2 }),
        .\SP_reg[6] ({op1_G_p[6:3],op1_G_p[1:0]}),
        .\SP_reg[6]_0 (FINAL_RIS[6]),
        .\Sum_reg[6] (\BLOCCO1/FA_f[6].FA_i/p ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  REG8_180 pipeB
       (.Cint_1(\RESTI_B2/FOR_GEN[1].RCA4/Cint_1 ),
        .Cint_3(\RESTI_B2/FOR_GEN[1].RCA4/Cint_3 ),
        .D({SUMB2[3],\RESTI_B2/FOR_GEN[0].RCA4/FAs[2].FA_i/p }),
        .Q({op1_B,\pix_inp_reg_n_0_[19] ,\pix_inp_reg_n_0_[18] ,\pix_inp_reg_n_0_[17] ,\pix_inp_reg_n_0_[16] }),
        .Q_reg(FIFO_OPB1_n_5),
        .Q_reg_0(FIFO_OPB1_n_6),
        .RESTOB64p(RESTOB64p[3:2]),
        .SUMBp(SUMBp),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  REG8_181 pipeB2
       (.C_int_1(\RESTI_B3/C_int_1 ),
        .D({\RESTI_B3/FOR_GEN[1].RCA4/Cint_3 ,SUMB_F}),
        .\Q_reg[3]_0 (SUMB2p),
        .\Q_reg[6]_0 (FIFO_OPB1_n_4),
        .\Q_reg[6]_1 (FIFO_OPB1_n_7),
        .\Q_reg[6]_2 ({SUMB2,\RESTI_B2/FOR_GEN[0].RCA4/FAs[2].FA_i/p }),
        .\Q_reg[7] (FIFO_OPB1_n_8),
        .SUMBp(SUMBp[2]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  FIFO_NORMAL__parameterized7 pipeB_s
       (.Cint_3(\FOR_GEN[1].RCA4/Cint_3_0 ),
        .Q_reg(pipeB_s_n_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  FIFO_NORMAL__parameterized5 pipeB_s2
       (.Cint_3(\RESTI_B2/FOR_GEN[1].RCA4/Cint_3 ),
        .Q_reg(pipeB_s2_n_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  REG8_182 pipeG
       (.D(\RESTI_G2/FOR_GEN[0].RCA4/FAs[3].FA_i/p ),
        .Q({op1_G[2],\pix_inp_reg_n_0_[8] }),
        .\Q_reg[3]_0 (FIFO_OPG1_n_6),
        .SUMGp({SUMGp[6],SUMGp[3]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  REG8_183 pipeG2
       (.D({SUMG2,\RESTI_G2/FOR_GEN[0].RCA4/FAs[3].FA_i/p }),
        .SUMG2p({SUMG2p[6:3],SUMG2p[1]}),
        .SUMGp(SUMGp[3]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  FIFO_NORMAL__parameterized7_184 pipeG_s
       (.Q({op1_G[2],\pix_inp_reg_n_0_[8] }),
        .Q_reg(pipeG_s_n_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  FIFO_NORMAL__parameterized5_185 pipeG_s1
       (.Cint_3(\RESTI_G2/FOR_GEN[1].RCA4/Cint_3 ),
        .Q_reg(pipeG_s1_n_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  REG8_186 pipeR
       (.D({\RESTI_R2/FOR_GEN[1].RCA4/Cint_3 ,SUMR_F}),
        .Q({op1_R[2:1],\pix_inp_reg_n_0_[1] ,\pix_inp_reg_n_0_[0] }),
        .\Q_reg[6]_0 ({FIFO_OPR1_n_5,FIFO_OPR1_n_6,FIFO_OPR1_n_7}),
        .\Q_reg[7] (FIFO_OPR1_n_8),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  REG8_187 pipeR2
       (.D({\RESTI_R2/FOR_GEN[1].RCA4/Cint_3 ,SUMR_F}),
        .Q(SUMR_Fp),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  FIFO_NORMAL__parameterized5_188 pipeR_s
       (.Cint_3(\FOR_GEN[1].RCA4/Cint_3 ),
        .D_out(D_out),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  FDCE #(
    .INIT(1'b0)) 
    \pix_inp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_in_IBUF[0]),
        .Q(\pix_inp_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \pix_inp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_in_IBUF[10]),
        .Q(op1_G[1]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_inp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_in_IBUF[11]),
        .Q(op1_G[2]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_inp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_in_IBUF[12]),
        .Q(\pix_inp_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \pix_inp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_in_IBUF[13]),
        .Q(\pix_inp_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \pix_inp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_in_IBUF[14]),
        .Q(\pix_inp_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \pix_inp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_in_IBUF[16]),
        .Q(\pix_inp_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \pix_inp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_in_IBUF[17]),
        .Q(\pix_inp_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \pix_inp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_in_IBUF[18]),
        .Q(\pix_inp_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \pix_inp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_in_IBUF[19]),
        .Q(\pix_inp_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \pix_inp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_in_IBUF[1]),
        .Q(\pix_inp_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \pix_inp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_in_IBUF[20]),
        .Q(op1_B));
  FDCE #(
    .INIT(1'b0)) 
    \pix_inp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_in_IBUF[21]),
        .Q(\pix_inp_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \pix_inp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_in_IBUF[22]),
        .Q(\pix_inp_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \pix_inp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_in_IBUF[2]),
        .Q(op1_R[0]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_inp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_in_IBUF[3]),
        .Q(op1_R[1]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_inp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_in_IBUF[4]),
        .Q(op1_R[2]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_inp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_in_IBUF[5]),
        .Q(\pix_inp_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \pix_inp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_in_IBUF[8]),
        .Q(\pix_inp_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \pix_inp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_in_IBUF[9]),
        .Q(op1_G[0]));
endmodule

module R_E_G
   (Q_reg_0,
    Cint_3,
    clk_IBUF_BUFG,
    rst_IBUF);
  output Q_reg_0;
  input Cint_3;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire Cint_3;
  wire Q_reg_0;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Cint_3),
        .Q(Q_reg_0));
endmodule

(* ORIG_REF_NAME = "R_E_G" *) 
module R_E_G_189
   (D_out,
    Q_reg_0,
    clk_IBUF_BUFG,
    rst_IBUF);
  output D_out;
  input Q_reg_0;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire D_out;
  wire Q_reg_0;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q_reg_0),
        .Q(D_out));
endmodule

(* ORIG_REF_NAME = "R_E_G" *) 
module R_E_G_190
   (Q_reg_0,
    Cint_3,
    clk_IBUF_BUFG,
    rst_IBUF);
  output Q_reg_0;
  input Cint_3;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire Cint_3;
  wire Q_reg_0;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Cint_3),
        .Q(Q_reg_0));
endmodule

(* ORIG_REF_NAME = "R_E_G" *) 
module R_E_G_191
   (Q_reg_0,
    Q_reg_1,
    clk_IBUF_BUFG,
    rst_IBUF);
  output Q_reg_0;
  input Q_reg_1;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire Q_reg_0;
  wire Q_reg_1;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q_reg_1),
        .Q(Q_reg_0));
endmodule

(* ORIG_REF_NAME = "R_E_G" *) 
module R_E_G_192
   (Q_reg_0,
    clk_IBUF_BUFG,
    rst_IBUF,
    Q);
  output Q_reg_0;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [1:0]Q;

  wire [1:0]Q;
  wire Q_reg_0;
  wire \RESTI_G/FOR_GEN[1].RCA4/Cint_3 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  LUT2 #(
    .INIT(4'h8)) 
    Q_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\RESTI_G/FOR_GEN[1].RCA4/Cint_3 ));
  FDCE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\RESTI_G/FOR_GEN[1].RCA4/Cint_3 ),
        .Q(Q_reg_0));
endmodule

(* ORIG_REF_NAME = "R_E_G" *) 
module R_E_G_193
   (Q_reg_0,
    Q_reg_1,
    clk_IBUF_BUFG,
    rst_IBUF);
  output Q_reg_0;
  input Q_reg_1;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire Q_reg_0;
  wire Q_reg_1;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q_reg_1),
        .Q(Q_reg_0));
endmodule

(* ORIG_REF_NAME = "R_E_G" *) 
module R_E_G_194
   (Q_reg_0,
    Q_reg_1,
    clk_IBUF_BUFG,
    rst_IBUF);
  output Q_reg_0;
  input Q_reg_1;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire Q_reg_0;
  wire Q_reg_1;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q_reg_1),
        .Q(Q_reg_0));
endmodule

(* ORIG_REF_NAME = "R_E_G" *) 
module R_E_G_195
   (Q_reg_0,
    Cint_3,
    clk_IBUF_BUFG,
    rst_IBUF);
  output Q_reg_0;
  input Cint_3;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire Cint_3;
  wire Q_reg_0;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Cint_3),
        .Q(Q_reg_0));
endmodule

(* ORIG_REF_NAME = "R_E_G" *) 
module R_E_G_196
   (Q_reg_0,
    Q_reg_1,
    clk_IBUF_BUFG,
    rst_IBUF);
  output Q_reg_0;
  input Q_reg_1;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire Q_reg_0;
  wire Q_reg_1;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q_reg_1),
        .Q(Q_reg_0));
endmodule

(* ORIG_REF_NAME = "R_E_G" *) 
module R_E_G_197
   (Q_reg_0,
    Cint_3,
    clk_IBUF_BUFG,
    rst_IBUF);
  output Q_reg_0;
  input Cint_3;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire Cint_3;
  wire Q_reg_0;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Cint_3),
        .Q(Q_reg_0));
endmodule

(* ORIG_REF_NAME = "R_E_G" *) 
module R_E_G_198
   (Q_reg_0,
    Q_reg_1,
    clk_IBUF_BUFG,
    rst_IBUF);
  output Q_reg_0;
  input Q_reg_1;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire Q_reg_0;
  wire Q_reg_1;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q_reg_1),
        .Q(Q_reg_0));
endmodule

(* ORIG_REF_NAME = "R_E_G" *) 
module R_E_G_199
   (Q_reg_0,
    Q_reg_1,
    clk_IBUF_BUFG,
    rst_IBUF);
  output Q_reg_0;
  input Q_reg_1;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire Q_reg_0;
  wire Q_reg_1;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q_reg_1),
        .Q(Q_reg_0));
endmodule

(* ORIG_REF_NAME = "R_E_G" *) 
module R_E_G_629
   (Q_reg_FIFO_READY_GEN_c_9_0,
    Q_reg_FIFO_READY_GEN_c_9_1,
    clk_IBUF_BUFG);
  output Q_reg_FIFO_READY_GEN_c_9_0;
  input Q_reg_FIFO_READY_GEN_c_9_1;
  input clk_IBUF_BUFG;

  wire Q_reg_FIFO_READY_GEN_c_9_0;
  wire Q_reg_FIFO_READY_GEN_c_9_1;
  wire clk_IBUF_BUFG;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg_FIFO_READY_GEN_c_9
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(Q_reg_FIFO_READY_GEN_c_9_1),
        .Q(Q_reg_FIFO_READY_GEN_c_9_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "R_E_G" *) 
module R_E_G_630
   (finish_OBUF,
    Q_reg_0,
    clk_IBUF_BUFG,
    rst_IBUF);
  output finish_OBUF;
  input Q_reg_0;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire Q_reg_0;
  wire clk_IBUF_BUFG;
  wire finish_OBUF;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q_reg_0),
        .Q(finish_OBUF));
endmodule

(* ORIG_REF_NAME = "R_E_G" *) 
module R_E_G_631
   (finish_reg,
    finish_int,
    clk_IBUF_BUFG);
  output finish_reg;
  input finish_int;
  input clk_IBUF_BUFG;

  wire clk_IBUF_BUFG;
  wire finish_int;
  wire finish_reg;

  (* srl_bus_name = "\FIFO_VALID/GEN " *) 
  (* srl_name = "\FIFO_VALID/GEN[9].F_i/Q_reg_srl10_FIFO_READY_GEN_c_8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    Q_reg_srl10_FIFO_READY_GEN_c_8
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(finish_int),
        .Q(finish_reg));
endmodule

(* ORIG_REF_NAME = "R_E_G" *) 
module R_E_G_632
   (is_reading,
    Q_reg_0,
    clk_IBUF_BUFG,
    rst_IBUF,
    ready_int_1,
    rgb2gray_IBUF);
  output is_reading;
  input Q_reg_0;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input ready_int_1;
  input rgb2gray_IBUF;

  wire Q_reg_0;
  wire clk_IBUF_BUFG;
  wire is_reading;
  wire ready_int_1;
  wire ready_int_2;
  wire rgb2gray_IBUF;
  wire rst_IBUF;

  LUT3 #(
    .INIT(8'hAC)) 
    \FSM_sequential_state[3]_i_4 
       (.I0(ready_int_2),
        .I1(ready_int_1),
        .I2(rgb2gray_IBUF),
        .O(is_reading));
  FDCE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q_reg_0),
        .Q(ready_int_2));
endmodule

(* ORIG_REF_NAME = "R_E_G" *) 
module R_E_G_633
   (Q_reg,
    ready_int_1,
    clk_IBUF_BUFG);
  output Q_reg;
  input ready_int_1;
  input clk_IBUF_BUFG;

  wire Q_reg;
  wire clk_IBUF_BUFG;
  wire ready_int_1;

  (* srl_bus_name = "\FIFO_READY2/GEN " *) 
  (* srl_name = "\FIFO_READY2/GEN[8].F_i/Q_reg_srl9_FIFO_READY_GEN_c_7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    Q_reg_srl9_FIFO_READY_GEN_c_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(ready_int_1),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "R_E_G" *) 
module R_E_G_634
   (Q_reg_FIFO_READY_GEN_c_8_0,
    Q_reg_FIFO_READY_GEN_c_8_1,
    clk_IBUF_BUFG);
  output Q_reg_FIFO_READY_GEN_c_8_0;
  input Q_reg_FIFO_READY_GEN_c_8_1;
  input clk_IBUF_BUFG;

  wire Q_reg_FIFO_READY_GEN_c_8_0;
  wire Q_reg_FIFO_READY_GEN_c_8_1;
  wire clk_IBUF_BUFG;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg_FIFO_READY_GEN_c_8
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(Q_reg_FIFO_READY_GEN_c_8_1),
        .Q(Q_reg_FIFO_READY_GEN_c_8_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "R_E_G" *) 
module R_E_G_635
   (prec_reg,
    clk_IBUF_BUFG,
    pixel_in_IBUF,
    prec);
  output prec_reg;
  input clk_IBUF_BUFG;
  input [0:0]pixel_in_IBUF;
  input prec;

  wire D_in;
  wire clk_IBUF_BUFG;
  wire [0:0]pixel_in_IBUF;
  wire prec;
  wire prec_reg;
  wire NLW_Q_reg_srl29_FIFO_READY_GEN_c_27_Q31_UNCONNECTED;

  (* srl_bus_name = "\FIFO_READY/GEN " *) 
  (* srl_name = "\FIFO_READY/GEN[28].F_i/Q_reg_srl29_FIFO_READY_GEN_c_27 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    Q_reg_srl29_FIFO_READY_GEN_c_27
       (.A({1'b1,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(D_in),
        .Q(prec_reg),
        .Q31(NLW_Q_reg_srl29_FIFO_READY_GEN_c_27_Q31_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    Q_reg_srl29_FIFO_READY_GEN_c_27_i_1
       (.I0(pixel_in_IBUF),
        .I1(prec),
        .O(D_in));
endmodule

(* ORIG_REF_NAME = "R_E_G" *) 
module R_E_G_636
   (Q_reg_FIFO_READY_GEN_c_28_0,
    Q_reg_FIFO_READY_GEN_c_28_1,
    clk_IBUF_BUFG);
  output Q_reg_FIFO_READY_GEN_c_28_0;
  input Q_reg_FIFO_READY_GEN_c_28_1;
  input clk_IBUF_BUFG;

  wire Q_reg_FIFO_READY_GEN_c_28_0;
  wire Q_reg_FIFO_READY_GEN_c_28_1;
  wire clk_IBUF_BUFG;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg_FIFO_READY_GEN_c_28
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(Q_reg_FIFO_READY_GEN_c_28_1),
        .Q(Q_reg_FIFO_READY_GEN_c_28_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "R_E_G" *) 
module R_E_G_637
   (ready_int_1,
    Q_reg_0,
    clk_IBUF_BUFG,
    rst_IBUF);
  output ready_int_1;
  input Q_reg_0;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire Q_reg_0;
  wire clk_IBUF_BUFG;
  wire ready_int_1;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q_reg_0),
        .Q(ready_int_1));
endmodule

(* ORIG_REF_NAME = "R_E_G" *) 
module R_E_G_638
   (Q_reg_FIFO_READY_GEN_c_9_0,
    Q_reg_FIFO_READY_GEN_c_9_1,
    clk_IBUF_BUFG);
  output Q_reg_FIFO_READY_GEN_c_9_0;
  input Q_reg_FIFO_READY_GEN_c_9_1;
  input clk_IBUF_BUFG;

  wire Q_reg_FIFO_READY_GEN_c_9_0;
  wire Q_reg_FIFO_READY_GEN_c_9_1;
  wire clk_IBUF_BUFG;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg_FIFO_READY_GEN_c_9
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(Q_reg_FIFO_READY_GEN_c_9_1),
        .Q(Q_reg_FIFO_READY_GEN_c_9_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "R_E_G" *) 
module R_E_G_639
   (valid_OBUF,
    Q_reg_0,
    clk_IBUF_BUFG,
    rst_IBUF);
  output valid_OBUF;
  input Q_reg_0;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire Q_reg_0;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;
  wire valid_OBUF;

  FDCE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q_reg_0),
        .Q(valid_OBUF));
endmodule

(* ORIG_REF_NAME = "R_E_G" *) 
module R_E_G_640
   (valid_reg,
    valid_int,
    clk_IBUF_BUFG);
  output valid_reg;
  input valid_int;
  input clk_IBUF_BUFG;

  wire clk_IBUF_BUFG;
  wire valid_int;
  wire valid_reg;

  (* srl_bus_name = "\FIFO_FINISH/GEN " *) 
  (* srl_name = "\FIFO_FINISH/GEN[9].F_i/Q_reg_srl10_FIFO_READY_GEN_c_8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    Q_reg_srl10_FIFO_READY_GEN_c_8
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(valid_int),
        .Q(valid_reg));
endmodule

module SATURATION
   (\pix_sat_reg[7]_0 ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [7:0]\pix_sat_reg[7]_0 ;
  input [7:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [7:0]D;
  wire clk_IBUF_BUFG;
  wire [7:0]\pix_sat_reg[7]_0 ;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \pix_sat_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(\pix_sat_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_sat_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(\pix_sat_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_sat_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(\pix_sat_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_sat_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(\pix_sat_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_sat_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(\pix_sat_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_sat_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(\pix_sat_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_sat_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(\pix_sat_reg[7]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_sat_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(\pix_sat_reg[7]_0 [7]));
endmodule

(* ORIG_REF_NAME = "SATURATION" *) 
module SATURATION_259
   (Q,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [7:0]Q;
  input [7:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [7:0]D;
  wire [7:0]Q;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \pix_sat_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_sat_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_sat_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_sat_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_sat_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_sat_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_sat_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_sat_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "SATURATION" *) 
module SATURATION_446
   (\pix_sat_reg[7]_0 ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [7:0]\pix_sat_reg[7]_0 ;
  input [7:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [7:0]D;
  wire clk_IBUF_BUFG;
  wire [7:0]\pix_sat_reg[7]_0 ;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \pix_sat_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(\pix_sat_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_sat_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(\pix_sat_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_sat_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(\pix_sat_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_sat_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(\pix_sat_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_sat_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(\pix_sat_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_sat_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(\pix_sat_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_sat_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(\pix_sat_reg[7]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \pix_sat_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(\pix_sat_reg[7]_0 [7]));
endmodule

module SECOND
   (\VR_reg[7]_0 ,
    D,
    Q,
    VR1,
    \VR_reg[8]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \SP_reg[7]_0 );
  output [9:0]\VR_reg[7]_0 ;
  input [0:0]D;
  input [6:0]Q;
  input [7:0]VR1;
  input [6:0]\VR_reg[8]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [7:0]\SP_reg[7]_0 ;

  wire [0:0]D;
  wire \FINAL/dut/C_int_1 ;
  wire \FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ;
  wire \FINAL/dut/FOR_GEN[1].RCA4/FAs[2].FA_i/p__0 ;
  wire \FINAL/dut/FOR_GEN[2].RCA4/FAs[0].FA_i/p__0 ;
  wire [6:0]Q;
  wire [8:1]SP2;
  wire [7:0]\SP_reg[7]_0 ;
  wire VR00_out__3__0;
  wire VR0__3__0;
  wire [7:0]VR1;
  wire [8:1]VR2;
  wire [9:0]\VR_reg[7]_0 ;
  wire [6:0]\VR_reg[8]_0 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;
  wire [8:2]vr_int;

  FA \FA_f[1].FA_i 
       (.D(vr_int[2]),
        .Q(Q[0]),
        .VR1(VR1[0]),
        .\VR_reg[2] (\VR_reg[8]_0 [0]));
  FA_10 \FA_f[2].FA_i 
       (.D(vr_int[3]),
        .Q(Q[1]),
        .VR1(VR1[1]),
        .\VR_reg[3] (\VR_reg[8]_0 [1]));
  FA_11 \FA_f[3].FA_i 
       (.D(vr_int[4]),
        .Q(Q[2]),
        .VR1(VR1[2]),
        .\VR_reg[4] (\VR_reg[8]_0 [2]));
  FA_12 \FA_f[4].FA_i 
       (.D(vr_int[5]),
        .Q(Q[3]),
        .VR1(VR1[3]),
        .\VR_reg[5] (\VR_reg[8]_0 [3]));
  FA_13 \FA_f[5].FA_i 
       (.D(vr_int[6]),
        .Q(Q[4]),
        .VR1(VR1[4]),
        .\VR_reg[6] (\VR_reg[8]_0 [4]));
  FA_14 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .Q(Q[5]),
        .VR1(VR1[5]),
        .\VR_reg[7] (\VR_reg[8]_0 [5]));
  FA_15 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .Q(Q[6]),
        .VR1(VR1[6]),
        .\VR_reg[8] (\VR_reg[8]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [0]),
        .Q(\VR_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [1]),
        .Q(SP2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [2]),
        .Q(SP2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [3]),
        .Q(SP2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [4]),
        .Q(SP2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [5]),
        .Q(SP2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [6]),
        .Q(SP2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [7]),
        .Q(SP2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(VR1[7]),
        .Q(SP2[8]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Sum[1]_i_1__4 
       (.I0(VR2[1]),
        .I1(SP2[1]),
        .O(\VR_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \Sum[2]_i_1__4 
       (.I0(VR2[1]),
        .I1(SP2[1]),
        .I2(SP2[2]),
        .I3(VR2[2]),
        .O(\VR_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    \Sum[3]_i_1__4 
       (.I0(SP2[2]),
        .I1(VR2[2]),
        .I2(VR2[1]),
        .I3(SP2[1]),
        .I4(SP2[3]),
        .I5(VR2[3]),
        .O(\VR_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \Sum[4]_i_1__4 
       (.I0(\FINAL/dut/C_int_1 ),
        .I1(SP2[4]),
        .I2(VR2[4]),
        .O(\VR_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \Sum[5]_i_1__4 
       (.I0(SP2[4]),
        .I1(VR2[4]),
        .I2(\FINAL/dut/C_int_1 ),
        .I3(SP2[5]),
        .I4(VR2[5]),
        .O(\VR_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF880F8800000)) 
    \Sum[5]_i_2__2 
       (.I0(SP2[1]),
        .I1(VR2[1]),
        .I2(VR2[2]),
        .I3(SP2[2]),
        .I4(VR2[3]),
        .I5(SP2[3]),
        .O(\FINAL/dut/C_int_1 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \Sum[6]_i_1__3 
       (.I0(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ),
        .I1(SP2[6]),
        .I2(VR2[6]),
        .O(\VR_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \Sum[7]_i_1__2 
       (.I0(SP2[6]),
        .I1(VR2[6]),
        .I2(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ),
        .I3(SP2[7]),
        .I4(VR2[7]),
        .O(\VR_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h11171777EEE8E888)) 
    \Sum[8]_i_1__0 
       (.I0(SP2[7]),
        .I1(VR2[7]),
        .I2(SP2[6]),
        .I3(VR2[6]),
        .I4(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ),
        .I5(\FINAL/dut/FOR_GEN[2].RCA4/FAs[0].FA_i/p__0 ),
        .O(\VR_reg[7]_0 [8]));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \Sum[8]_i_2__0 
       (.I0(\FINAL/dut/C_int_1 ),
        .I1(VR2[4]),
        .I2(SP2[4]),
        .I3(VR2[5]),
        .I4(SP2[5]),
        .O(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Sum[8]_i_3__0 
       (.I0(VR2[8]),
        .I1(SP2[8]),
        .O(\FINAL/dut/FOR_GEN[2].RCA4/FAs[0].FA_i/p__0 ));
  LUT6 #(
    .INIT(64'hFFFFFEE0FEE00000)) 
    \Sum[9]_i_1__0 
       (.I0(VR00_out__3__0),
        .I1(VR0__3__0),
        .I2(VR2[7]),
        .I3(SP2[7]),
        .I4(VR2[8]),
        .I5(SP2[8]),
        .O(\VR_reg[7]_0 [9]));
  LUT6 #(
    .INIT(64'hA8A8A880A8808080)) 
    \Sum[9]_i_2__0 
       (.I0(\FINAL/dut/FOR_GEN[1].RCA4/FAs[2].FA_i/p__0 ),
        .I1(SP2[5]),
        .I2(VR2[5]),
        .I3(SP2[4]),
        .I4(VR2[4]),
        .I5(\FINAL/dut/C_int_1 ),
        .O(VR00_out__3__0));
  LUT2 #(
    .INIT(4'h8)) 
    \Sum[9]_i_3__0 
       (.I0(SP2[6]),
        .I1(VR2[6]),
        .O(VR0__3__0));
  LUT2 #(
    .INIT(4'h6)) 
    \Sum[9]_i_4__0 
       (.I0(VR2[6]),
        .I1(SP2[6]),
        .O(\FINAL/dut/FOR_GEN[1].RCA4/FAs[2].FA_i/p__0 ));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D),
        .Q(VR2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[2]),
        .Q(VR2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[3]),
        .Q(VR2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[4]),
        .Q(VR2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[5]),
        .Q(VR2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[6]),
        .Q(VR2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(VR2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(VR2[8]));
endmodule

(* ORIG_REF_NAME = "SECOND" *) 
module SECOND_17
   (\central_pix_reg[7]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[6]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[5]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[4]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[3]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[2]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[1]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[0]_FIFO_READY_GEN_c_1_0 ,
    \VR_reg[7]_0 ,
    \central_pix_reg[7]_FIFO_READY_GEN_c_1_1 ,
    clk_IBUF_BUFG,
    \central_pix_reg[7] ,
    \central_pix_reg[6]_FIFO_READY_GEN_c_1_1 ,
    \central_pix_reg[5]_FIFO_READY_GEN_c_1_1 ,
    \central_pix_reg[4]_FIFO_READY_GEN_c_1_1 ,
    \central_pix_reg[3]_FIFO_READY_GEN_c_1_1 ,
    \central_pix_reg[2]_FIFO_READY_GEN_c_1_1 ,
    \central_pix_reg[1]_FIFO_READY_GEN_c_1_1 ,
    \central_pix_reg[0]_FIFO_READY_GEN_c_1_1 ,
    D,
    Q,
    VR1,
    \VR_reg[8]_0 ,
    rst_IBUF,
    \SP_reg[7]_0 );
  output \central_pix_reg[7]_FIFO_READY_GEN_c_1_0 ;
  output \central_pix_reg[6]_FIFO_READY_GEN_c_1_0 ;
  output \central_pix_reg[5]_FIFO_READY_GEN_c_1_0 ;
  output \central_pix_reg[4]_FIFO_READY_GEN_c_1_0 ;
  output \central_pix_reg[3]_FIFO_READY_GEN_c_1_0 ;
  output \central_pix_reg[2]_FIFO_READY_GEN_c_1_0 ;
  output \central_pix_reg[1]_FIFO_READY_GEN_c_1_0 ;
  output \central_pix_reg[0]_FIFO_READY_GEN_c_1_0 ;
  output [9:0]\VR_reg[7]_0 ;
  input \central_pix_reg[7]_FIFO_READY_GEN_c_1_1 ;
  input clk_IBUF_BUFG;
  input \central_pix_reg[7] ;
  input \central_pix_reg[6]_FIFO_READY_GEN_c_1_1 ;
  input \central_pix_reg[5]_FIFO_READY_GEN_c_1_1 ;
  input \central_pix_reg[4]_FIFO_READY_GEN_c_1_1 ;
  input \central_pix_reg[3]_FIFO_READY_GEN_c_1_1 ;
  input \central_pix_reg[2]_FIFO_READY_GEN_c_1_1 ;
  input \central_pix_reg[1]_FIFO_READY_GEN_c_1_1 ;
  input \central_pix_reg[0]_FIFO_READY_GEN_c_1_1 ;
  input [0:0]D;
  input [6:0]Q;
  input [7:0]VR1;
  input [6:0]\VR_reg[8]_0 ;
  input rst_IBUF;
  input [7:0]\SP_reg[7]_0 ;

  wire [0:0]D;
  wire \FINAL/dut/C_int_1 ;
  wire \FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ;
  wire \FINAL/dut/FOR_GEN[1].RCA4/FAs[2].FA_i/p__0 ;
  wire \FINAL/dut/FOR_GEN[2].RCA4/FAs[0].FA_i/p__0 ;
  wire [6:0]Q;
  wire [8:1]SP2;
  wire [7:0]\SP_reg[7]_0 ;
  wire VR00_out__3;
  wire VR0__3;
  wire [7:0]VR1;
  wire [8:1]VR2;
  wire [9:0]\VR_reg[7]_0 ;
  wire [6:0]\VR_reg[8]_0 ;
  wire \central_pix_reg[0]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[0]_FIFO_READY_GEN_c_1_1 ;
  wire \central_pix_reg[0]_FIFO_READY_GEN_c_1_n_0 ;
  wire \central_pix_reg[1]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[1]_FIFO_READY_GEN_c_1_1 ;
  wire \central_pix_reg[1]_FIFO_READY_GEN_c_1_n_0 ;
  wire \central_pix_reg[2]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[2]_FIFO_READY_GEN_c_1_1 ;
  wire \central_pix_reg[2]_FIFO_READY_GEN_c_1_n_0 ;
  wire \central_pix_reg[3]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[3]_FIFO_READY_GEN_c_1_1 ;
  wire \central_pix_reg[3]_FIFO_READY_GEN_c_1_n_0 ;
  wire \central_pix_reg[4]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[4]_FIFO_READY_GEN_c_1_1 ;
  wire \central_pix_reg[4]_FIFO_READY_GEN_c_1_n_0 ;
  wire \central_pix_reg[5]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[5]_FIFO_READY_GEN_c_1_1 ;
  wire \central_pix_reg[5]_FIFO_READY_GEN_c_1_n_0 ;
  wire \central_pix_reg[6]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[6]_FIFO_READY_GEN_c_1_1 ;
  wire \central_pix_reg[6]_FIFO_READY_GEN_c_1_n_0 ;
  wire \central_pix_reg[7] ;
  wire \central_pix_reg[7]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[7]_FIFO_READY_GEN_c_1_1 ;
  wire \central_pix_reg[7]_FIFO_READY_GEN_c_1_n_0 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;
  wire [8:2]vr_int;

  FA_19 \FA_f[1].FA_i 
       (.D(vr_int[2]),
        .Q(Q[0]),
        .VR1(VR1[0]),
        .\VR_reg[2] (\VR_reg[8]_0 [0]));
  FA_20 \FA_f[2].FA_i 
       (.D(vr_int[3]),
        .Q(Q[1]),
        .VR1(VR1[1]),
        .\VR_reg[3] (\VR_reg[8]_0 [1]));
  FA_21 \FA_f[3].FA_i 
       (.D(vr_int[4]),
        .Q(Q[2]),
        .VR1(VR1[2]),
        .\VR_reg[4] (\VR_reg[8]_0 [2]));
  FA_22 \FA_f[4].FA_i 
       (.D(vr_int[5]),
        .Q(Q[3]),
        .VR1(VR1[3]),
        .\VR_reg[5] (\VR_reg[8]_0 [3]));
  FA_23 \FA_f[5].FA_i 
       (.D(vr_int[6]),
        .Q(Q[4]),
        .VR1(VR1[4]),
        .\VR_reg[6] (\VR_reg[8]_0 [4]));
  FA_24 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .Q(Q[5]),
        .VR1(VR1[5]),
        .\VR_reg[7] (\VR_reg[8]_0 [5]));
  FA_25 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .Q(Q[6]),
        .VR1(VR1[6]),
        .\VR_reg[8] (\VR_reg[8]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [0]),
        .Q(\VR_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [1]),
        .Q(SP2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [2]),
        .Q(SP2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [3]),
        .Q(SP2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [4]),
        .Q(SP2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [5]),
        .Q(SP2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [6]),
        .Q(SP2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [7]),
        .Q(SP2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(VR1[7]),
        .Q(SP2[8]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Sum[1]_i_1__3 
       (.I0(VR2[1]),
        .I1(SP2[1]),
        .O(\VR_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \Sum[2]_i_1__3 
       (.I0(VR2[1]),
        .I1(SP2[1]),
        .I2(SP2[2]),
        .I3(VR2[2]),
        .O(\VR_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    \Sum[3]_i_1__3 
       (.I0(SP2[2]),
        .I1(VR2[2]),
        .I2(VR2[1]),
        .I3(SP2[1]),
        .I4(SP2[3]),
        .I5(VR2[3]),
        .O(\VR_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \Sum[4]_i_1__3 
       (.I0(\FINAL/dut/C_int_1 ),
        .I1(SP2[4]),
        .I2(VR2[4]),
        .O(\VR_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \Sum[5]_i_1__3 
       (.I0(SP2[4]),
        .I1(VR2[4]),
        .I2(\FINAL/dut/C_int_1 ),
        .I3(SP2[5]),
        .I4(VR2[5]),
        .O(\VR_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF880F8800000)) 
    \Sum[5]_i_2__1 
       (.I0(SP2[1]),
        .I1(VR2[1]),
        .I2(VR2[2]),
        .I3(SP2[2]),
        .I4(VR2[3]),
        .I5(SP2[3]),
        .O(\FINAL/dut/C_int_1 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \Sum[6]_i_1__2 
       (.I0(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ),
        .I1(SP2[6]),
        .I2(VR2[6]),
        .O(\VR_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \Sum[7]_i_1__1 
       (.I0(SP2[6]),
        .I1(VR2[6]),
        .I2(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ),
        .I3(SP2[7]),
        .I4(VR2[7]),
        .O(\VR_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h11171777EEE8E888)) 
    \Sum[8]_i_1 
       (.I0(SP2[7]),
        .I1(VR2[7]),
        .I2(SP2[6]),
        .I3(VR2[6]),
        .I4(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ),
        .I5(\FINAL/dut/FOR_GEN[2].RCA4/FAs[0].FA_i/p__0 ),
        .O(\VR_reg[7]_0 [8]));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \Sum[8]_i_2 
       (.I0(\FINAL/dut/C_int_1 ),
        .I1(VR2[4]),
        .I2(SP2[4]),
        .I3(VR2[5]),
        .I4(SP2[5]),
        .O(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Sum[8]_i_3 
       (.I0(VR2[8]),
        .I1(SP2[8]),
        .O(\FINAL/dut/FOR_GEN[2].RCA4/FAs[0].FA_i/p__0 ));
  LUT6 #(
    .INIT(64'hFFFFFEE0FEE00000)) 
    \Sum[9]_i_1 
       (.I0(VR00_out__3),
        .I1(VR0__3),
        .I2(VR2[7]),
        .I3(SP2[7]),
        .I4(VR2[8]),
        .I5(SP2[8]),
        .O(\VR_reg[7]_0 [9]));
  LUT6 #(
    .INIT(64'hA8A8A880A8808080)) 
    \Sum[9]_i_2 
       (.I0(\FINAL/dut/FOR_GEN[1].RCA4/FAs[2].FA_i/p__0 ),
        .I1(SP2[5]),
        .I2(VR2[5]),
        .I3(SP2[4]),
        .I4(VR2[4]),
        .I5(\FINAL/dut/C_int_1 ),
        .O(VR00_out__3));
  LUT2 #(
    .INIT(4'h8)) 
    \Sum[9]_i_3 
       (.I0(SP2[6]),
        .I1(VR2[6]),
        .O(VR0__3));
  LUT2 #(
    .INIT(4'h6)) 
    \Sum[9]_i_4 
       (.I0(VR2[6]),
        .I1(SP2[6]),
        .O(\FINAL/dut/FOR_GEN[1].RCA4/FAs[2].FA_i/p__0 ));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D),
        .Q(VR2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[2]),
        .Q(VR2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[3]),
        .Q(VR2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[4]),
        .Q(VR2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[5]),
        .Q(VR2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[6]),
        .Q(VR2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(VR2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(VR2[8]));
  FDRE #(
    .INIT(1'b0)) 
    \central_pix_reg[0]_FIFO_READY_GEN_c_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\central_pix_reg[0]_FIFO_READY_GEN_c_1_1 ),
        .Q(\central_pix_reg[0]_FIFO_READY_GEN_c_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \central_pix_reg[1]_FIFO_READY_GEN_c_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\central_pix_reg[1]_FIFO_READY_GEN_c_1_1 ),
        .Q(\central_pix_reg[1]_FIFO_READY_GEN_c_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \central_pix_reg[2]_FIFO_READY_GEN_c_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\central_pix_reg[2]_FIFO_READY_GEN_c_1_1 ),
        .Q(\central_pix_reg[2]_FIFO_READY_GEN_c_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \central_pix_reg[3]_FIFO_READY_GEN_c_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\central_pix_reg[3]_FIFO_READY_GEN_c_1_1 ),
        .Q(\central_pix_reg[3]_FIFO_READY_GEN_c_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \central_pix_reg[4]_FIFO_READY_GEN_c_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\central_pix_reg[4]_FIFO_READY_GEN_c_1_1 ),
        .Q(\central_pix_reg[4]_FIFO_READY_GEN_c_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \central_pix_reg[5]_FIFO_READY_GEN_c_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\central_pix_reg[5]_FIFO_READY_GEN_c_1_1 ),
        .Q(\central_pix_reg[5]_FIFO_READY_GEN_c_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \central_pix_reg[6]_FIFO_READY_GEN_c_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\central_pix_reg[6]_FIFO_READY_GEN_c_1_1 ),
        .Q(\central_pix_reg[6]_FIFO_READY_GEN_c_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \central_pix_reg[7]_FIFO_READY_GEN_c_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\central_pix_reg[7]_FIFO_READY_GEN_c_1_1 ),
        .Q(\central_pix_reg[7]_FIFO_READY_GEN_c_1_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h8)) 
    central_pix_reg_gate
       (.I0(\central_pix_reg[7]_FIFO_READY_GEN_c_1_n_0 ),
        .I1(\central_pix_reg[7] ),
        .O(\central_pix_reg[7]_FIFO_READY_GEN_c_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h8)) 
    central_pix_reg_gate__0
       (.I0(\central_pix_reg[6]_FIFO_READY_GEN_c_1_n_0 ),
        .I1(\central_pix_reg[7] ),
        .O(\central_pix_reg[6]_FIFO_READY_GEN_c_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'h8)) 
    central_pix_reg_gate__1
       (.I0(\central_pix_reg[5]_FIFO_READY_GEN_c_1_n_0 ),
        .I1(\central_pix_reg[7] ),
        .O(\central_pix_reg[5]_FIFO_READY_GEN_c_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'h8)) 
    central_pix_reg_gate__2
       (.I0(\central_pix_reg[4]_FIFO_READY_GEN_c_1_n_0 ),
        .I1(\central_pix_reg[7] ),
        .O(\central_pix_reg[4]_FIFO_READY_GEN_c_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h8)) 
    central_pix_reg_gate__3
       (.I0(\central_pix_reg[3]_FIFO_READY_GEN_c_1_n_0 ),
        .I1(\central_pix_reg[7] ),
        .O(\central_pix_reg[3]_FIFO_READY_GEN_c_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h8)) 
    central_pix_reg_gate__4
       (.I0(\central_pix_reg[2]_FIFO_READY_GEN_c_1_n_0 ),
        .I1(\central_pix_reg[7] ),
        .O(\central_pix_reg[2]_FIFO_READY_GEN_c_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'h8)) 
    central_pix_reg_gate__5
       (.I0(\central_pix_reg[1]_FIFO_READY_GEN_c_1_n_0 ),
        .I1(\central_pix_reg[7] ),
        .O(\central_pix_reg[1]_FIFO_READY_GEN_c_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'h8)) 
    central_pix_reg_gate__6
       (.I0(\central_pix_reg[0]_FIFO_READY_GEN_c_1_n_0 ),
        .I1(\central_pix_reg[7] ),
        .O(\central_pix_reg[0]_FIFO_READY_GEN_c_1_0 ));
endmodule

(* ORIG_REF_NAME = "SECOND" *) 
module SECOND_201
   (D,
    \SP_reg[6]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \VR_reg[5]_0 );
  output [7:0]D;
  input [6:0]\SP_reg[6]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [4:0]\VR_reg[5]_0 ;

  wire [7:0]D;
  wire \FINAL/dut/C_int_1 ;
  wire [6:1]SP2;
  wire [6:0]\SP_reg[6]_0 ;
  wire [5:1]VR2;
  wire [4:0]\VR_reg[5]_0 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[6]_0 [0]),
        .Q(D[0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[6]_0 [1]),
        .Q(SP2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[6]_0 [2]),
        .Q(SP2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[6]_0 [3]),
        .Q(SP2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[6]_0 [4]),
        .Q(SP2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[6]_0 [5]),
        .Q(SP2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[6]_0 [6]),
        .Q(SP2[6]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Sum[1]_i_1__0 
       (.I0(VR2[1]),
        .I1(SP2[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \Sum[2]_i_1__0 
       (.I0(VR2[1]),
        .I1(SP2[1]),
        .I2(SP2[2]),
        .I3(VR2[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    \Sum[3]_i_1__0 
       (.I0(SP2[2]),
        .I1(VR2[2]),
        .I2(VR2[1]),
        .I3(SP2[1]),
        .I4(SP2[3]),
        .I5(VR2[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \Sum[4]_i_1__0 
       (.I0(\FINAL/dut/C_int_1 ),
        .I1(SP2[4]),
        .I2(VR2[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \Sum[5]_i_1__0 
       (.I0(SP2[4]),
        .I1(VR2[4]),
        .I2(\FINAL/dut/C_int_1 ),
        .I3(SP2[5]),
        .I4(VR2[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h11171777EEE8E888)) 
    \Sum[6]_i_1__0 
       (.I0(SP2[5]),
        .I1(VR2[5]),
        .I2(SP2[4]),
        .I3(VR2[4]),
        .I4(\FINAL/dut/C_int_1 ),
        .I5(SP2[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hA8A8A880A8808080)) 
    \Sum[7]_i_1 
       (.I0(SP2[6]),
        .I1(SP2[5]),
        .I2(VR2[5]),
        .I3(SP2[4]),
        .I4(VR2[4]),
        .I5(\FINAL/dut/C_int_1 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFF880F8800000)) 
    \Sum[7]_i_2 
       (.I0(SP2[1]),
        .I1(VR2[1]),
        .I2(VR2[2]),
        .I3(SP2[2]),
        .I4(VR2[3]),
        .I5(SP2[3]),
        .O(\FINAL/dut/C_int_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[5]_0 [0]),
        .Q(VR2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[5]_0 [1]),
        .Q(VR2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[5]_0 [2]),
        .Q(VR2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[5]_0 [3]),
        .Q(VR2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[5]_0 [4]),
        .Q(VR2[5]));
endmodule

(* ORIG_REF_NAME = "SECOND" *) 
module SECOND_206
   (\SP_reg[5]_0 ,
    D,
    Q,
    \VR_reg[2]_0 ,
    SP1,
    clk_IBUF_BUFG,
    rst_IBUF,
    \SP_reg[3]_0 );
  output [6:0]\SP_reg[5]_0 ;
  input [2:0]D;
  input [0:0]Q;
  input [0:0]\VR_reg[2]_0 ;
  input [2:0]SP1;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [3:0]\SP_reg[3]_0 ;

  wire [2:0]D;
  wire \FINAL/dut/C_int_1 ;
  wire [0:0]Q;
  wire [2:0]SP1;
  wire [5:1]SP2;
  wire [3:0]\SP_reg[3]_0 ;
  wire [6:0]\SP_reg[5]_0 ;
  wire [4:1]VR2;
  wire [0:0]\VR_reg[2]_0 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;
  wire [2:2]vr_int;

  FA_208 \FA_f[1].FA_i 
       (.D(vr_int),
        .Q(Q),
        .SP1(SP1[0]),
        .\VR_reg[2] (\VR_reg[2]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[3]_0 [0]),
        .Q(\SP_reg[5]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[3]_0 [1]),
        .Q(SP2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[3]_0 [2]),
        .Q(SP2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[3]_0 [3]),
        .Q(SP2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(SP1[1]),
        .Q(SP2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(SP1[2]),
        .Q(SP2[5]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Sum[1]_i_1 
       (.I0(VR2[1]),
        .I1(SP2[1]),
        .O(\SP_reg[5]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \Sum[2]_i_1 
       (.I0(VR2[1]),
        .I1(SP2[1]),
        .I2(SP2[2]),
        .I3(VR2[2]),
        .O(\SP_reg[5]_0 [2]));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    \Sum[3]_i_1 
       (.I0(SP2[2]),
        .I1(VR2[2]),
        .I2(VR2[1]),
        .I3(SP2[1]),
        .I4(SP2[3]),
        .I5(VR2[3]),
        .O(\SP_reg[5]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \Sum[4]_i_1 
       (.I0(\FINAL/dut/C_int_1 ),
        .I1(SP2[4]),
        .I2(VR2[4]),
        .O(\SP_reg[5]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    \Sum[5]_i_1 
       (.I0(SP2[4]),
        .I1(VR2[4]),
        .I2(\FINAL/dut/C_int_1 ),
        .I3(SP2[5]),
        .O(\SP_reg[5]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'hA880)) 
    \Sum[6]_i_1 
       (.I0(SP2[5]),
        .I1(SP2[4]),
        .I2(VR2[4]),
        .I3(\FINAL/dut/C_int_1 ),
        .O(\SP_reg[5]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFF880F8800000)) 
    \Sum[6]_i_2 
       (.I0(SP2[1]),
        .I1(VR2[1]),
        .I2(VR2[2]),
        .I3(SP2[2]),
        .I4(VR2[3]),
        .I5(SP2[3]),
        .O(\FINAL/dut/C_int_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(VR2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int),
        .Q(VR2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(VR2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(VR2[4]));
endmodule

(* ORIG_REF_NAME = "SECOND" *) 
module SECOND_212
   (D,
    \SP_reg[3]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \VR_reg[4]_0 );
  output [5:0]D;
  input [3:0]\SP_reg[3]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [3:0]\VR_reg[4]_0 ;

  wire [5:0]D;
  wire \FINAL/dut/C_int_1 ;
  wire [3:1]SP2;
  wire [3:0]\SP_reg[3]_0 ;
  wire [4:1]VR2;
  wire [3:0]\VR_reg[4]_0 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[3]_0 [0]),
        .Q(D[0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[3]_0 [1]),
        .Q(SP2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[3]_0 [2]),
        .Q(SP2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[3]_0 [3]),
        .Q(SP2[3]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Sum[1]_i_1__1 
       (.I0(VR2[1]),
        .I1(SP2[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \Sum[2]_i_1__1 
       (.I0(VR2[1]),
        .I1(SP2[1]),
        .I2(SP2[2]),
        .I3(VR2[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    \Sum[3]_i_1__1 
       (.I0(SP2[2]),
        .I1(VR2[2]),
        .I2(VR2[1]),
        .I3(SP2[1]),
        .I4(SP2[3]),
        .I5(VR2[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Sum[4]_i_1__1 
       (.I0(\FINAL/dut/C_int_1 ),
        .I1(VR2[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Sum[5]_i_1__1 
       (.I0(VR2[4]),
        .I1(\FINAL/dut/C_int_1 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF880F8800000)) 
    \Sum[5]_i_2 
       (.I0(SP2[1]),
        .I1(VR2[1]),
        .I2(VR2[2]),
        .I3(SP2[2]),
        .I4(VR2[3]),
        .I5(SP2[3]),
        .O(\FINAL/dut/C_int_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[4]_0 [0]),
        .Q(VR2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[4]_0 [1]),
        .Q(VR2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[4]_0 [2]),
        .Q(VR2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[4]_0 [3]),
        .Q(VR2[4]));
endmodule

(* ORIG_REF_NAME = "SECOND" *) 
module SECOND_217
   (\SP_reg[6]_0 ,
    D,
    \VR_reg[4]_0 ,
    \VR_reg[4]_1 ,
    \VR_reg[4]_2 ,
    \SP_reg[7]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [7:0]\SP_reg[6]_0 ;
  input [3:0]D;
  input [2:0]\VR_reg[4]_0 ;
  input [2:0]\VR_reg[4]_1 ;
  input [2:0]\VR_reg[4]_2 ;
  input [7:0]\SP_reg[7]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [3:0]D;
  wire \FINAL/dut/C_int_1 ;
  wire \FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ;
  wire [7:1]SP2;
  wire [7:0]\SP_reg[6]_0 ;
  wire [7:0]\SP_reg[7]_0 ;
  wire [7:1]VR2;
  wire [2:0]\VR_reg[4]_0 ;
  wire [2:0]\VR_reg[4]_1 ;
  wire [2:0]\VR_reg[4]_2 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;
  wire [4:2]vr_int;

  FA_219 \FA_f[1].FA_i 
       (.D(vr_int[2]),
        .\VR_reg[2] (\VR_reg[4]_0 [0]),
        .\VR_reg[2]_0 (\VR_reg[4]_1 [0]),
        .\VR_reg[2]_1 (\VR_reg[4]_2 [0]));
  FA_220 \FA_f[2].FA_i 
       (.D(vr_int[3]),
        .\VR_reg[3] (\VR_reg[4]_0 [1]),
        .\VR_reg[3]_0 (\VR_reg[4]_1 [1]),
        .\VR_reg[3]_1 (\VR_reg[4]_2 [1]));
  FA_221 \FA_f[3].FA_i 
       (.D(vr_int[4]),
        .\VR_reg[4] (\VR_reg[4]_0 [2]),
        .\VR_reg[4]_0 (\VR_reg[4]_1 [2]),
        .\VR_reg[4]_1 (\VR_reg[4]_2 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [0]),
        .Q(\SP_reg[6]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [1]),
        .Q(SP2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [2]),
        .Q(SP2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [3]),
        .Q(SP2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [4]),
        .Q(SP2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [5]),
        .Q(SP2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [6]),
        .Q(SP2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [7]),
        .Q(SP2[7]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Sum[1]_i_1__2 
       (.I0(VR2[1]),
        .I1(SP2[1]),
        .O(\SP_reg[6]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \Sum[2]_i_1__2 
       (.I0(VR2[1]),
        .I1(SP2[1]),
        .I2(SP2[2]),
        .I3(VR2[2]),
        .O(\SP_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    \Sum[3]_i_1__2 
       (.I0(SP2[2]),
        .I1(VR2[2]),
        .I2(VR2[1]),
        .I3(SP2[1]),
        .I4(SP2[3]),
        .I5(VR2[3]),
        .O(\SP_reg[6]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \Sum[4]_i_1__2 
       (.I0(\FINAL/dut/C_int_1 ),
        .I1(SP2[4]),
        .I2(VR2[4]),
        .O(\SP_reg[6]_0 [4]));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \Sum[5]_i_1__2 
       (.I0(SP2[4]),
        .I1(VR2[4]),
        .I2(\FINAL/dut/C_int_1 ),
        .I3(SP2[5]),
        .I4(VR2[5]),
        .O(\SP_reg[6]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF880F8800000)) 
    \Sum[5]_i_2__0 
       (.I0(SP2[1]),
        .I1(VR2[1]),
        .I2(VR2[2]),
        .I3(SP2[2]),
        .I4(VR2[3]),
        .I5(SP2[3]),
        .O(\FINAL/dut/C_int_1 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \Sum[6]_i_1__1 
       (.I0(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ),
        .I1(SP2[6]),
        .I2(VR2[6]),
        .O(\SP_reg[6]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \Sum[7]_i_1__0 
       (.I0(SP2[6]),
        .I1(VR2[6]),
        .I2(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ),
        .I3(SP2[7]),
        .I4(VR2[7]),
        .O(\SP_reg[6]_0 [7]));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \Sum[7]_i_2__0 
       (.I0(\FINAL/dut/C_int_1 ),
        .I1(VR2[4]),
        .I2(SP2[4]),
        .I3(VR2[5]),
        .I4(SP2[5]),
        .O(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(VR2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[2]),
        .Q(VR2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[3]),
        .Q(VR2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[4]),
        .Q(VR2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(VR2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(VR2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(VR2[7]));
endmodule

(* ORIG_REF_NAME = "SECOND" *) 
module SECOND_263
   (\VR_reg[7]_0 ,
    D,
    Q,
    VR1,
    \VR_reg[8]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \SP_reg[7]_0 );
  output [9:0]\VR_reg[7]_0 ;
  input [0:0]D;
  input [6:0]Q;
  input [7:0]VR1;
  input [6:0]\VR_reg[8]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [7:0]\SP_reg[7]_0 ;

  wire [0:0]D;
  wire \FINAL/dut/C_int_1 ;
  wire \FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ;
  wire \FINAL/dut/FOR_GEN[1].RCA4/FAs[2].FA_i/p__0 ;
  wire \FINAL/dut/FOR_GEN[2].RCA4/FAs[0].FA_i/p__0 ;
  wire [6:0]Q;
  wire [8:1]SP2;
  wire [7:0]\SP_reg[7]_0 ;
  wire VR00_out__3__0;
  wire VR0__3__0;
  wire [7:0]VR1;
  wire [8:1]VR2;
  wire [9:0]\VR_reg[7]_0 ;
  wire [6:0]\VR_reg[8]_0 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;
  wire [8:2]vr_int;

  FA_265 \FA_f[1].FA_i 
       (.D(vr_int[2]),
        .Q(Q[0]),
        .VR1(VR1[0]),
        .\VR_reg[2] (\VR_reg[8]_0 [0]));
  FA_266 \FA_f[2].FA_i 
       (.D(vr_int[3]),
        .Q(Q[1]),
        .VR1(VR1[1]),
        .\VR_reg[3] (\VR_reg[8]_0 [1]));
  FA_267 \FA_f[3].FA_i 
       (.D(vr_int[4]),
        .Q(Q[2]),
        .VR1(VR1[2]),
        .\VR_reg[4] (\VR_reg[8]_0 [2]));
  FA_268 \FA_f[4].FA_i 
       (.D(vr_int[5]),
        .Q(Q[3]),
        .VR1(VR1[3]),
        .\VR_reg[5] (\VR_reg[8]_0 [3]));
  FA_269 \FA_f[5].FA_i 
       (.D(vr_int[6]),
        .Q(Q[4]),
        .VR1(VR1[4]),
        .\VR_reg[6] (\VR_reg[8]_0 [4]));
  FA_270 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .Q(Q[5]),
        .VR1(VR1[5]),
        .\VR_reg[7] (\VR_reg[8]_0 [5]));
  FA_271 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .Q(Q[6]),
        .VR1(VR1[6]),
        .\VR_reg[8] (\VR_reg[8]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [0]),
        .Q(\VR_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [1]),
        .Q(SP2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [2]),
        .Q(SP2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [3]),
        .Q(SP2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [4]),
        .Q(SP2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [5]),
        .Q(SP2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [6]),
        .Q(SP2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [7]),
        .Q(SP2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(VR1[7]),
        .Q(SP2[8]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Sum[1]_i_1__8 
       (.I0(VR2[1]),
        .I1(SP2[1]),
        .O(\VR_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \Sum[2]_i_1__8 
       (.I0(VR2[1]),
        .I1(SP2[1]),
        .I2(SP2[2]),
        .I3(VR2[2]),
        .O(\VR_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    \Sum[3]_i_1__8 
       (.I0(SP2[2]),
        .I1(VR2[2]),
        .I2(VR2[1]),
        .I3(SP2[1]),
        .I4(SP2[3]),
        .I5(VR2[3]),
        .O(\VR_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \Sum[4]_i_1__8 
       (.I0(\FINAL/dut/C_int_1 ),
        .I1(SP2[4]),
        .I2(VR2[4]),
        .O(\VR_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \Sum[5]_i_1__8 
       (.I0(SP2[4]),
        .I1(VR2[4]),
        .I2(\FINAL/dut/C_int_1 ),
        .I3(SP2[5]),
        .I4(VR2[5]),
        .O(\VR_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF880F8800000)) 
    \Sum[5]_i_2__6 
       (.I0(SP2[1]),
        .I1(VR2[1]),
        .I2(VR2[2]),
        .I3(SP2[2]),
        .I4(VR2[3]),
        .I5(SP2[3]),
        .O(\FINAL/dut/C_int_1 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \Sum[6]_i_1__7 
       (.I0(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ),
        .I1(SP2[6]),
        .I2(VR2[6]),
        .O(\VR_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \Sum[7]_i_1__6 
       (.I0(SP2[6]),
        .I1(VR2[6]),
        .I2(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ),
        .I3(SP2[7]),
        .I4(VR2[7]),
        .O(\VR_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h11171777EEE8E888)) 
    \Sum[8]_i_1__4 
       (.I0(SP2[7]),
        .I1(VR2[7]),
        .I2(SP2[6]),
        .I3(VR2[6]),
        .I4(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ),
        .I5(\FINAL/dut/FOR_GEN[2].RCA4/FAs[0].FA_i/p__0 ),
        .O(\VR_reg[7]_0 [8]));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \Sum[8]_i_2__4 
       (.I0(\FINAL/dut/C_int_1 ),
        .I1(VR2[4]),
        .I2(SP2[4]),
        .I3(VR2[5]),
        .I4(SP2[5]),
        .O(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Sum[8]_i_3__4 
       (.I0(VR2[8]),
        .I1(SP2[8]),
        .O(\FINAL/dut/FOR_GEN[2].RCA4/FAs[0].FA_i/p__0 ));
  LUT6 #(
    .INIT(64'hFFFFFEE0FEE00000)) 
    \Sum[9]_i_1__4 
       (.I0(VR00_out__3__0),
        .I1(VR0__3__0),
        .I2(VR2[7]),
        .I3(SP2[7]),
        .I4(VR2[8]),
        .I5(SP2[8]),
        .O(\VR_reg[7]_0 [9]));
  LUT6 #(
    .INIT(64'hA8A8A880A8808080)) 
    \Sum[9]_i_2__4 
       (.I0(\FINAL/dut/FOR_GEN[1].RCA4/FAs[2].FA_i/p__0 ),
        .I1(SP2[5]),
        .I2(VR2[5]),
        .I3(SP2[4]),
        .I4(VR2[4]),
        .I5(\FINAL/dut/C_int_1 ),
        .O(VR00_out__3__0));
  LUT2 #(
    .INIT(4'h8)) 
    \Sum[9]_i_3__4 
       (.I0(SP2[6]),
        .I1(VR2[6]),
        .O(VR0__3__0));
  LUT2 #(
    .INIT(4'h6)) 
    \Sum[9]_i_4__4 
       (.I0(VR2[6]),
        .I1(SP2[6]),
        .O(\FINAL/dut/FOR_GEN[1].RCA4/FAs[2].FA_i/p__0 ));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D),
        .Q(VR2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[2]),
        .Q(VR2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[3]),
        .Q(VR2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[4]),
        .Q(VR2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[5]),
        .Q(VR2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[6]),
        .Q(VR2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(VR2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(VR2[8]));
endmodule

(* ORIG_REF_NAME = "SECOND" *) 
module SECOND_273
   (\central_pix_reg[7]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[6]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[5]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[4]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[3]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[2]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[1]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[0]_FIFO_READY_GEN_c_1_0 ,
    \VR_reg[7]_0 ,
    \central_pix_reg[7]_FIFO_READY_GEN_c_1_1 ,
    clk_IBUF_BUFG,
    \central_pix_reg[6]_FIFO_READY_GEN_c_1_1 ,
    \central_pix_reg[5]_FIFO_READY_GEN_c_1_1 ,
    \central_pix_reg[4]_FIFO_READY_GEN_c_1_1 ,
    \central_pix_reg[3]_FIFO_READY_GEN_c_1_1 ,
    \central_pix_reg[2]_FIFO_READY_GEN_c_1_1 ,
    \central_pix_reg[1]_FIFO_READY_GEN_c_1_1 ,
    \central_pix_reg[0]_FIFO_READY_GEN_c_1_1 ,
    D,
    Q,
    VR1,
    \VR_reg[8]_0 ,
    \central_pix_reg[7] ,
    rst_IBUF,
    \SP_reg[7]_0 );
  output \central_pix_reg[7]_FIFO_READY_GEN_c_1_0 ;
  output \central_pix_reg[6]_FIFO_READY_GEN_c_1_0 ;
  output \central_pix_reg[5]_FIFO_READY_GEN_c_1_0 ;
  output \central_pix_reg[4]_FIFO_READY_GEN_c_1_0 ;
  output \central_pix_reg[3]_FIFO_READY_GEN_c_1_0 ;
  output \central_pix_reg[2]_FIFO_READY_GEN_c_1_0 ;
  output \central_pix_reg[1]_FIFO_READY_GEN_c_1_0 ;
  output \central_pix_reg[0]_FIFO_READY_GEN_c_1_0 ;
  output [9:0]\VR_reg[7]_0 ;
  input \central_pix_reg[7]_FIFO_READY_GEN_c_1_1 ;
  input clk_IBUF_BUFG;
  input \central_pix_reg[6]_FIFO_READY_GEN_c_1_1 ;
  input \central_pix_reg[5]_FIFO_READY_GEN_c_1_1 ;
  input \central_pix_reg[4]_FIFO_READY_GEN_c_1_1 ;
  input \central_pix_reg[3]_FIFO_READY_GEN_c_1_1 ;
  input \central_pix_reg[2]_FIFO_READY_GEN_c_1_1 ;
  input \central_pix_reg[1]_FIFO_READY_GEN_c_1_1 ;
  input \central_pix_reg[0]_FIFO_READY_GEN_c_1_1 ;
  input [0:0]D;
  input [6:0]Q;
  input [7:0]VR1;
  input [6:0]\VR_reg[8]_0 ;
  input \central_pix_reg[7] ;
  input rst_IBUF;
  input [7:0]\SP_reg[7]_0 ;

  wire [0:0]D;
  wire \FINAL/dut/C_int_1 ;
  wire \FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ;
  wire \FINAL/dut/FOR_GEN[1].RCA4/FAs[2].FA_i/p__0 ;
  wire \FINAL/dut/FOR_GEN[2].RCA4/FAs[0].FA_i/p__0 ;
  wire [6:0]Q;
  wire [8:1]SP2;
  wire [7:0]\SP_reg[7]_0 ;
  wire VR00_out__3;
  wire VR0__3;
  wire [7:0]VR1;
  wire [8:1]VR2;
  wire [9:0]\VR_reg[7]_0 ;
  wire [6:0]\VR_reg[8]_0 ;
  wire \central_pix_reg[0]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[0]_FIFO_READY_GEN_c_1_1 ;
  wire \central_pix_reg[0]_FIFO_READY_GEN_c_1_n_0 ;
  wire \central_pix_reg[1]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[1]_FIFO_READY_GEN_c_1_1 ;
  wire \central_pix_reg[1]_FIFO_READY_GEN_c_1_n_0 ;
  wire \central_pix_reg[2]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[2]_FIFO_READY_GEN_c_1_1 ;
  wire \central_pix_reg[2]_FIFO_READY_GEN_c_1_n_0 ;
  wire \central_pix_reg[3]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[3]_FIFO_READY_GEN_c_1_1 ;
  wire \central_pix_reg[3]_FIFO_READY_GEN_c_1_n_0 ;
  wire \central_pix_reg[4]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[4]_FIFO_READY_GEN_c_1_1 ;
  wire \central_pix_reg[4]_FIFO_READY_GEN_c_1_n_0 ;
  wire \central_pix_reg[5]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[5]_FIFO_READY_GEN_c_1_1 ;
  wire \central_pix_reg[5]_FIFO_READY_GEN_c_1_n_0 ;
  wire \central_pix_reg[6]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[6]_FIFO_READY_GEN_c_1_1 ;
  wire \central_pix_reg[6]_FIFO_READY_GEN_c_1_n_0 ;
  wire \central_pix_reg[7] ;
  wire \central_pix_reg[7]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[7]_FIFO_READY_GEN_c_1_1 ;
  wire \central_pix_reg[7]_FIFO_READY_GEN_c_1_n_0 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;
  wire [8:2]vr_int;

  FA_275 \FA_f[1].FA_i 
       (.D(vr_int[2]),
        .Q(Q[0]),
        .VR1(VR1[0]),
        .\VR_reg[2] (\VR_reg[8]_0 [0]));
  FA_276 \FA_f[2].FA_i 
       (.D(vr_int[3]),
        .Q(Q[1]),
        .VR1(VR1[1]),
        .\VR_reg[3] (\VR_reg[8]_0 [1]));
  FA_277 \FA_f[3].FA_i 
       (.D(vr_int[4]),
        .Q(Q[2]),
        .VR1(VR1[2]),
        .\VR_reg[4] (\VR_reg[8]_0 [2]));
  FA_278 \FA_f[4].FA_i 
       (.D(vr_int[5]),
        .Q(Q[3]),
        .VR1(VR1[3]),
        .\VR_reg[5] (\VR_reg[8]_0 [3]));
  FA_279 \FA_f[5].FA_i 
       (.D(vr_int[6]),
        .Q(Q[4]),
        .VR1(VR1[4]),
        .\VR_reg[6] (\VR_reg[8]_0 [4]));
  FA_280 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .Q(Q[5]),
        .VR1(VR1[5]),
        .\VR_reg[7] (\VR_reg[8]_0 [5]));
  FA_281 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .Q(Q[6]),
        .VR1(VR1[6]),
        .\VR_reg[8] (\VR_reg[8]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__10
       (.I0(\central_pix_reg[4]_FIFO_READY_GEN_c_1_n_0 ),
        .I1(\central_pix_reg[7] ),
        .O(\central_pix_reg[4]_FIFO_READY_GEN_c_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__11
       (.I0(\central_pix_reg[3]_FIFO_READY_GEN_c_1_n_0 ),
        .I1(\central_pix_reg[7] ),
        .O(\central_pix_reg[3]_FIFO_READY_GEN_c_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__12
       (.I0(\central_pix_reg[2]_FIFO_READY_GEN_c_1_n_0 ),
        .I1(\central_pix_reg[7] ),
        .O(\central_pix_reg[2]_FIFO_READY_GEN_c_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__13
       (.I0(\central_pix_reg[1]_FIFO_READY_GEN_c_1_n_0 ),
        .I1(\central_pix_reg[7] ),
        .O(\central_pix_reg[1]_FIFO_READY_GEN_c_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__14
       (.I0(\central_pix_reg[0]_FIFO_READY_GEN_c_1_n_0 ),
        .I1(\central_pix_reg[7] ),
        .O(\central_pix_reg[0]_FIFO_READY_GEN_c_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__7
       (.I0(\central_pix_reg[7]_FIFO_READY_GEN_c_1_n_0 ),
        .I1(\central_pix_reg[7] ),
        .O(\central_pix_reg[7]_FIFO_READY_GEN_c_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__8
       (.I0(\central_pix_reg[6]_FIFO_READY_GEN_c_1_n_0 ),
        .I1(\central_pix_reg[7] ),
        .O(\central_pix_reg[6]_FIFO_READY_GEN_c_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__9
       (.I0(\central_pix_reg[5]_FIFO_READY_GEN_c_1_n_0 ),
        .I1(\central_pix_reg[7] ),
        .O(\central_pix_reg[5]_FIFO_READY_GEN_c_1_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [0]),
        .Q(\VR_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [1]),
        .Q(SP2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [2]),
        .Q(SP2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [3]),
        .Q(SP2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [4]),
        .Q(SP2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [5]),
        .Q(SP2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [6]),
        .Q(SP2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [7]),
        .Q(SP2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(VR1[7]),
        .Q(SP2[8]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Sum[1]_i_1__7 
       (.I0(VR2[1]),
        .I1(SP2[1]),
        .O(\VR_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \Sum[2]_i_1__7 
       (.I0(VR2[1]),
        .I1(SP2[1]),
        .I2(SP2[2]),
        .I3(VR2[2]),
        .O(\VR_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    \Sum[3]_i_1__7 
       (.I0(SP2[2]),
        .I1(VR2[2]),
        .I2(VR2[1]),
        .I3(SP2[1]),
        .I4(SP2[3]),
        .I5(VR2[3]),
        .O(\VR_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \Sum[4]_i_1__7 
       (.I0(\FINAL/dut/C_int_1 ),
        .I1(SP2[4]),
        .I2(VR2[4]),
        .O(\VR_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \Sum[5]_i_1__7 
       (.I0(SP2[4]),
        .I1(VR2[4]),
        .I2(\FINAL/dut/C_int_1 ),
        .I3(SP2[5]),
        .I4(VR2[5]),
        .O(\VR_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF880F8800000)) 
    \Sum[5]_i_2__5 
       (.I0(SP2[1]),
        .I1(VR2[1]),
        .I2(VR2[2]),
        .I3(SP2[2]),
        .I4(VR2[3]),
        .I5(SP2[3]),
        .O(\FINAL/dut/C_int_1 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \Sum[6]_i_1__6 
       (.I0(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ),
        .I1(SP2[6]),
        .I2(VR2[6]),
        .O(\VR_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \Sum[7]_i_1__5 
       (.I0(SP2[6]),
        .I1(VR2[6]),
        .I2(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ),
        .I3(SP2[7]),
        .I4(VR2[7]),
        .O(\VR_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h11171777EEE8E888)) 
    \Sum[8]_i_1__3 
       (.I0(SP2[7]),
        .I1(VR2[7]),
        .I2(SP2[6]),
        .I3(VR2[6]),
        .I4(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ),
        .I5(\FINAL/dut/FOR_GEN[2].RCA4/FAs[0].FA_i/p__0 ),
        .O(\VR_reg[7]_0 [8]));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \Sum[8]_i_2__3 
       (.I0(\FINAL/dut/C_int_1 ),
        .I1(VR2[4]),
        .I2(SP2[4]),
        .I3(VR2[5]),
        .I4(SP2[5]),
        .O(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Sum[8]_i_3__3 
       (.I0(VR2[8]),
        .I1(SP2[8]),
        .O(\FINAL/dut/FOR_GEN[2].RCA4/FAs[0].FA_i/p__0 ));
  LUT6 #(
    .INIT(64'hFFFFFEE0FEE00000)) 
    \Sum[9]_i_1__3 
       (.I0(VR00_out__3),
        .I1(VR0__3),
        .I2(VR2[7]),
        .I3(SP2[7]),
        .I4(VR2[8]),
        .I5(SP2[8]),
        .O(\VR_reg[7]_0 [9]));
  LUT6 #(
    .INIT(64'hA8A8A880A8808080)) 
    \Sum[9]_i_2__3 
       (.I0(\FINAL/dut/FOR_GEN[1].RCA4/FAs[2].FA_i/p__0 ),
        .I1(SP2[5]),
        .I2(VR2[5]),
        .I3(SP2[4]),
        .I4(VR2[4]),
        .I5(\FINAL/dut/C_int_1 ),
        .O(VR00_out__3));
  LUT2 #(
    .INIT(4'h8)) 
    \Sum[9]_i_3__3 
       (.I0(SP2[6]),
        .I1(VR2[6]),
        .O(VR0__3));
  LUT2 #(
    .INIT(4'h6)) 
    \Sum[9]_i_4__3 
       (.I0(VR2[6]),
        .I1(SP2[6]),
        .O(\FINAL/dut/FOR_GEN[1].RCA4/FAs[2].FA_i/p__0 ));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D),
        .Q(VR2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[2]),
        .Q(VR2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[3]),
        .Q(VR2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[4]),
        .Q(VR2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[5]),
        .Q(VR2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[6]),
        .Q(VR2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(VR2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(VR2[8]));
  FDRE #(
    .INIT(1'b0)) 
    \central_pix_reg[0]_FIFO_READY_GEN_c_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\central_pix_reg[0]_FIFO_READY_GEN_c_1_1 ),
        .Q(\central_pix_reg[0]_FIFO_READY_GEN_c_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \central_pix_reg[1]_FIFO_READY_GEN_c_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\central_pix_reg[1]_FIFO_READY_GEN_c_1_1 ),
        .Q(\central_pix_reg[1]_FIFO_READY_GEN_c_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \central_pix_reg[2]_FIFO_READY_GEN_c_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\central_pix_reg[2]_FIFO_READY_GEN_c_1_1 ),
        .Q(\central_pix_reg[2]_FIFO_READY_GEN_c_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \central_pix_reg[3]_FIFO_READY_GEN_c_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\central_pix_reg[3]_FIFO_READY_GEN_c_1_1 ),
        .Q(\central_pix_reg[3]_FIFO_READY_GEN_c_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \central_pix_reg[4]_FIFO_READY_GEN_c_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\central_pix_reg[4]_FIFO_READY_GEN_c_1_1 ),
        .Q(\central_pix_reg[4]_FIFO_READY_GEN_c_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \central_pix_reg[5]_FIFO_READY_GEN_c_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\central_pix_reg[5]_FIFO_READY_GEN_c_1_1 ),
        .Q(\central_pix_reg[5]_FIFO_READY_GEN_c_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \central_pix_reg[6]_FIFO_READY_GEN_c_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\central_pix_reg[6]_FIFO_READY_GEN_c_1_1 ),
        .Q(\central_pix_reg[6]_FIFO_READY_GEN_c_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \central_pix_reg[7]_FIFO_READY_GEN_c_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\central_pix_reg[7]_FIFO_READY_GEN_c_1_1 ),
        .Q(\central_pix_reg[7]_FIFO_READY_GEN_c_1_n_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "SECOND" *) 
module SECOND_450
   (\VR_reg[7]_0 ,
    D,
    Q,
    VR1,
    \VR_reg[8]_0 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \SP_reg[7]_0 );
  output [9:0]\VR_reg[7]_0 ;
  input [0:0]D;
  input [6:0]Q;
  input [7:0]VR1;
  input [6:0]\VR_reg[8]_0 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [7:0]\SP_reg[7]_0 ;

  wire [0:0]D;
  wire \FINAL/dut/C_int_1 ;
  wire \FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ;
  wire \FINAL/dut/FOR_GEN[1].RCA4/FAs[2].FA_i/p__0 ;
  wire \FINAL/dut/FOR_GEN[2].RCA4/FAs[0].FA_i/p__0 ;
  wire [6:0]Q;
  wire [8:1]SP2;
  wire [7:0]\SP_reg[7]_0 ;
  wire VR00_out__3__0;
  wire VR0__3__0;
  wire [7:0]VR1;
  wire [8:1]VR2;
  wire [9:0]\VR_reg[7]_0 ;
  wire [6:0]\VR_reg[8]_0 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;
  wire [8:2]vr_int;

  FA_452 \FA_f[1].FA_i 
       (.D(vr_int[2]),
        .Q(Q[0]),
        .VR1(VR1[0]),
        .\VR_reg[2] (\VR_reg[8]_0 [0]));
  FA_453 \FA_f[2].FA_i 
       (.D(vr_int[3]),
        .Q(Q[1]),
        .VR1(VR1[1]),
        .\VR_reg[3] (\VR_reg[8]_0 [1]));
  FA_454 \FA_f[3].FA_i 
       (.D(vr_int[4]),
        .Q(Q[2]),
        .VR1(VR1[2]),
        .\VR_reg[4] (\VR_reg[8]_0 [2]));
  FA_455 \FA_f[4].FA_i 
       (.D(vr_int[5]),
        .Q(Q[3]),
        .VR1(VR1[3]),
        .\VR_reg[5] (\VR_reg[8]_0 [3]));
  FA_456 \FA_f[5].FA_i 
       (.D(vr_int[6]),
        .Q(Q[4]),
        .VR1(VR1[4]),
        .\VR_reg[6] (\VR_reg[8]_0 [4]));
  FA_457 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .Q(Q[5]),
        .VR1(VR1[5]),
        .\VR_reg[7] (\VR_reg[8]_0 [5]));
  FA_458 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .Q(Q[6]),
        .VR1(VR1[6]),
        .\VR_reg[8] (\VR_reg[8]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [0]),
        .Q(\VR_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [1]),
        .Q(SP2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [2]),
        .Q(SP2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [3]),
        .Q(SP2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [4]),
        .Q(SP2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [5]),
        .Q(SP2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [6]),
        .Q(SP2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [7]),
        .Q(SP2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(VR1[7]),
        .Q(SP2[8]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Sum[1]_i_1__6 
       (.I0(VR2[1]),
        .I1(SP2[1]),
        .O(\VR_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \Sum[2]_i_1__6 
       (.I0(VR2[1]),
        .I1(SP2[1]),
        .I2(SP2[2]),
        .I3(VR2[2]),
        .O(\VR_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    \Sum[3]_i_1__6 
       (.I0(SP2[2]),
        .I1(VR2[2]),
        .I2(VR2[1]),
        .I3(SP2[1]),
        .I4(SP2[3]),
        .I5(VR2[3]),
        .O(\VR_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \Sum[4]_i_1__6 
       (.I0(\FINAL/dut/C_int_1 ),
        .I1(SP2[4]),
        .I2(VR2[4]),
        .O(\VR_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \Sum[5]_i_1__6 
       (.I0(SP2[4]),
        .I1(VR2[4]),
        .I2(\FINAL/dut/C_int_1 ),
        .I3(SP2[5]),
        .I4(VR2[5]),
        .O(\VR_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF880F8800000)) 
    \Sum[5]_i_2__4 
       (.I0(SP2[1]),
        .I1(VR2[1]),
        .I2(VR2[2]),
        .I3(SP2[2]),
        .I4(VR2[3]),
        .I5(SP2[3]),
        .O(\FINAL/dut/C_int_1 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \Sum[6]_i_1__5 
       (.I0(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ),
        .I1(SP2[6]),
        .I2(VR2[6]),
        .O(\VR_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \Sum[7]_i_1__4 
       (.I0(SP2[6]),
        .I1(VR2[6]),
        .I2(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ),
        .I3(SP2[7]),
        .I4(VR2[7]),
        .O(\VR_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h11171777EEE8E888)) 
    \Sum[8]_i_1__2 
       (.I0(SP2[7]),
        .I1(VR2[7]),
        .I2(SP2[6]),
        .I3(VR2[6]),
        .I4(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ),
        .I5(\FINAL/dut/FOR_GEN[2].RCA4/FAs[0].FA_i/p__0 ),
        .O(\VR_reg[7]_0 [8]));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \Sum[8]_i_2__2 
       (.I0(\FINAL/dut/C_int_1 ),
        .I1(VR2[4]),
        .I2(SP2[4]),
        .I3(VR2[5]),
        .I4(SP2[5]),
        .O(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Sum[8]_i_3__2 
       (.I0(VR2[8]),
        .I1(SP2[8]),
        .O(\FINAL/dut/FOR_GEN[2].RCA4/FAs[0].FA_i/p__0 ));
  LUT6 #(
    .INIT(64'hFFFFFEE0FEE00000)) 
    \Sum[9]_i_1__2 
       (.I0(VR00_out__3__0),
        .I1(VR0__3__0),
        .I2(VR2[7]),
        .I3(SP2[7]),
        .I4(VR2[8]),
        .I5(SP2[8]),
        .O(\VR_reg[7]_0 [9]));
  LUT6 #(
    .INIT(64'hA8A8A880A8808080)) 
    \Sum[9]_i_2__2 
       (.I0(\FINAL/dut/FOR_GEN[1].RCA4/FAs[2].FA_i/p__0 ),
        .I1(SP2[5]),
        .I2(VR2[5]),
        .I3(SP2[4]),
        .I4(VR2[4]),
        .I5(\FINAL/dut/C_int_1 ),
        .O(VR00_out__3__0));
  LUT2 #(
    .INIT(4'h8)) 
    \Sum[9]_i_3__2 
       (.I0(SP2[6]),
        .I1(VR2[6]),
        .O(VR0__3__0));
  LUT2 #(
    .INIT(4'h6)) 
    \Sum[9]_i_4__2 
       (.I0(VR2[6]),
        .I1(SP2[6]),
        .O(\FINAL/dut/FOR_GEN[1].RCA4/FAs[2].FA_i/p__0 ));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D),
        .Q(VR2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[2]),
        .Q(VR2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[3]),
        .Q(VR2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[4]),
        .Q(VR2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[5]),
        .Q(VR2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[6]),
        .Q(VR2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(VR2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(VR2[8]));
endmodule

(* ORIG_REF_NAME = "SECOND" *) 
module SECOND_460
   (\central_pix_reg[7]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[6]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[5]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[4]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[3]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[2]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[1]_FIFO_READY_GEN_c_1_0 ,
    \central_pix_reg[0]_FIFO_READY_GEN_c_1_0 ,
    \VR_reg[7]_0 ,
    \central_pix_reg[7]_FIFO_READY_GEN_c_1_1 ,
    clk_IBUF_BUFG,
    \central_pix_reg[6]_FIFO_READY_GEN_c_1_1 ,
    \central_pix_reg[5]_FIFO_READY_GEN_c_1_1 ,
    \central_pix_reg[4]_FIFO_READY_GEN_c_1_1 ,
    \central_pix_reg[3]_FIFO_READY_GEN_c_1_1 ,
    \central_pix_reg[2]_FIFO_READY_GEN_c_1_1 ,
    \central_pix_reg[1]_FIFO_READY_GEN_c_1_1 ,
    \central_pix_reg[0]_FIFO_READY_GEN_c_1_1 ,
    D,
    Q,
    VR1,
    \VR_reg[8]_0 ,
    \central_pix_reg[7] ,
    rst_IBUF,
    \SP_reg[7]_0 );
  output \central_pix_reg[7]_FIFO_READY_GEN_c_1_0 ;
  output \central_pix_reg[6]_FIFO_READY_GEN_c_1_0 ;
  output \central_pix_reg[5]_FIFO_READY_GEN_c_1_0 ;
  output \central_pix_reg[4]_FIFO_READY_GEN_c_1_0 ;
  output \central_pix_reg[3]_FIFO_READY_GEN_c_1_0 ;
  output \central_pix_reg[2]_FIFO_READY_GEN_c_1_0 ;
  output \central_pix_reg[1]_FIFO_READY_GEN_c_1_0 ;
  output \central_pix_reg[0]_FIFO_READY_GEN_c_1_0 ;
  output [9:0]\VR_reg[7]_0 ;
  input \central_pix_reg[7]_FIFO_READY_GEN_c_1_1 ;
  input clk_IBUF_BUFG;
  input \central_pix_reg[6]_FIFO_READY_GEN_c_1_1 ;
  input \central_pix_reg[5]_FIFO_READY_GEN_c_1_1 ;
  input \central_pix_reg[4]_FIFO_READY_GEN_c_1_1 ;
  input \central_pix_reg[3]_FIFO_READY_GEN_c_1_1 ;
  input \central_pix_reg[2]_FIFO_READY_GEN_c_1_1 ;
  input \central_pix_reg[1]_FIFO_READY_GEN_c_1_1 ;
  input \central_pix_reg[0]_FIFO_READY_GEN_c_1_1 ;
  input [0:0]D;
  input [6:0]Q;
  input [7:0]VR1;
  input [6:0]\VR_reg[8]_0 ;
  input \central_pix_reg[7] ;
  input rst_IBUF;
  input [7:0]\SP_reg[7]_0 ;

  wire [0:0]D;
  wire \FINAL/dut/C_int_1 ;
  wire \FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ;
  wire \FINAL/dut/FOR_GEN[1].RCA4/FAs[2].FA_i/p__0 ;
  wire \FINAL/dut/FOR_GEN[2].RCA4/FAs[0].FA_i/p__0 ;
  wire [6:0]Q;
  wire [8:1]SP2;
  wire [7:0]\SP_reg[7]_0 ;
  wire VR00_out__3;
  wire VR0__3;
  wire [7:0]VR1;
  wire [8:1]VR2;
  wire [9:0]\VR_reg[7]_0 ;
  wire [6:0]\VR_reg[8]_0 ;
  wire \central_pix_reg[0]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[0]_FIFO_READY_GEN_c_1_1 ;
  wire \central_pix_reg[0]_FIFO_READY_GEN_c_1_n_0 ;
  wire \central_pix_reg[1]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[1]_FIFO_READY_GEN_c_1_1 ;
  wire \central_pix_reg[1]_FIFO_READY_GEN_c_1_n_0 ;
  wire \central_pix_reg[2]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[2]_FIFO_READY_GEN_c_1_1 ;
  wire \central_pix_reg[2]_FIFO_READY_GEN_c_1_n_0 ;
  wire \central_pix_reg[3]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[3]_FIFO_READY_GEN_c_1_1 ;
  wire \central_pix_reg[3]_FIFO_READY_GEN_c_1_n_0 ;
  wire \central_pix_reg[4]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[4]_FIFO_READY_GEN_c_1_1 ;
  wire \central_pix_reg[4]_FIFO_READY_GEN_c_1_n_0 ;
  wire \central_pix_reg[5]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[5]_FIFO_READY_GEN_c_1_1 ;
  wire \central_pix_reg[5]_FIFO_READY_GEN_c_1_n_0 ;
  wire \central_pix_reg[6]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[6]_FIFO_READY_GEN_c_1_1 ;
  wire \central_pix_reg[6]_FIFO_READY_GEN_c_1_n_0 ;
  wire \central_pix_reg[7] ;
  wire \central_pix_reg[7]_FIFO_READY_GEN_c_1_0 ;
  wire \central_pix_reg[7]_FIFO_READY_GEN_c_1_1 ;
  wire \central_pix_reg[7]_FIFO_READY_GEN_c_1_n_0 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;
  wire [8:2]vr_int;

  FA_462 \FA_f[1].FA_i 
       (.D(vr_int[2]),
        .Q(Q[0]),
        .VR1(VR1[0]),
        .\VR_reg[2] (\VR_reg[8]_0 [0]));
  FA_463 \FA_f[2].FA_i 
       (.D(vr_int[3]),
        .Q(Q[1]),
        .VR1(VR1[1]),
        .\VR_reg[3] (\VR_reg[8]_0 [1]));
  FA_464 \FA_f[3].FA_i 
       (.D(vr_int[4]),
        .Q(Q[2]),
        .VR1(VR1[2]),
        .\VR_reg[4] (\VR_reg[8]_0 [2]));
  FA_465 \FA_f[4].FA_i 
       (.D(vr_int[5]),
        .Q(Q[3]),
        .VR1(VR1[3]),
        .\VR_reg[5] (\VR_reg[8]_0 [3]));
  FA_466 \FA_f[5].FA_i 
       (.D(vr_int[6]),
        .Q(Q[4]),
        .VR1(VR1[4]),
        .\VR_reg[6] (\VR_reg[8]_0 [4]));
  FA_467 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .Q(Q[5]),
        .VR1(VR1[5]),
        .\VR_reg[7] (\VR_reg[8]_0 [5]));
  FA_468 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .Q(Q[6]),
        .VR1(VR1[6]),
        .\VR_reg[8] (\VR_reg[8]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate
       (.I0(\central_pix_reg[7]_FIFO_READY_GEN_c_1_n_0 ),
        .I1(\central_pix_reg[7] ),
        .O(\central_pix_reg[7]_FIFO_READY_GEN_c_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__0
       (.I0(\central_pix_reg[6]_FIFO_READY_GEN_c_1_n_0 ),
        .I1(\central_pix_reg[7] ),
        .O(\central_pix_reg[6]_FIFO_READY_GEN_c_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__1
       (.I0(\central_pix_reg[5]_FIFO_READY_GEN_c_1_n_0 ),
        .I1(\central_pix_reg[7] ),
        .O(\central_pix_reg[5]_FIFO_READY_GEN_c_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__2
       (.I0(\central_pix_reg[4]_FIFO_READY_GEN_c_1_n_0 ),
        .I1(\central_pix_reg[7] ),
        .O(\central_pix_reg[4]_FIFO_READY_GEN_c_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__3
       (.I0(\central_pix_reg[3]_FIFO_READY_GEN_c_1_n_0 ),
        .I1(\central_pix_reg[7] ),
        .O(\central_pix_reg[3]_FIFO_READY_GEN_c_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__4
       (.I0(\central_pix_reg[2]_FIFO_READY_GEN_c_1_n_0 ),
        .I1(\central_pix_reg[7] ),
        .O(\central_pix_reg[2]_FIFO_READY_GEN_c_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__5
       (.I0(\central_pix_reg[1]_FIFO_READY_GEN_c_1_n_0 ),
        .I1(\central_pix_reg[7] ),
        .O(\central_pix_reg[1]_FIFO_READY_GEN_c_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FOR_RGB_gate__6
       (.I0(\central_pix_reg[0]_FIFO_READY_GEN_c_1_n_0 ),
        .I1(\central_pix_reg[7] ),
        .O(\central_pix_reg[0]_FIFO_READY_GEN_c_1_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [0]),
        .Q(\VR_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [1]),
        .Q(SP2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [2]),
        .Q(SP2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [3]),
        .Q(SP2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [4]),
        .Q(SP2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [5]),
        .Q(SP2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [6]),
        .Q(SP2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[7]_0 [7]),
        .Q(SP2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(VR1[7]),
        .Q(SP2[8]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Sum[1]_i_1__5 
       (.I0(VR2[1]),
        .I1(SP2[1]),
        .O(\VR_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \Sum[2]_i_1__5 
       (.I0(VR2[1]),
        .I1(SP2[1]),
        .I2(SP2[2]),
        .I3(VR2[2]),
        .O(\VR_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    \Sum[3]_i_1__5 
       (.I0(SP2[2]),
        .I1(VR2[2]),
        .I2(VR2[1]),
        .I3(SP2[1]),
        .I4(SP2[3]),
        .I5(VR2[3]),
        .O(\VR_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \Sum[4]_i_1__5 
       (.I0(\FINAL/dut/C_int_1 ),
        .I1(SP2[4]),
        .I2(VR2[4]),
        .O(\VR_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \Sum[5]_i_1__5 
       (.I0(SP2[4]),
        .I1(VR2[4]),
        .I2(\FINAL/dut/C_int_1 ),
        .I3(SP2[5]),
        .I4(VR2[5]),
        .O(\VR_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF880F8800000)) 
    \Sum[5]_i_2__3 
       (.I0(SP2[1]),
        .I1(VR2[1]),
        .I2(VR2[2]),
        .I3(SP2[2]),
        .I4(VR2[3]),
        .I5(SP2[3]),
        .O(\FINAL/dut/C_int_1 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \Sum[6]_i_1__4 
       (.I0(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ),
        .I1(SP2[6]),
        .I2(VR2[6]),
        .O(\VR_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \Sum[7]_i_1__3 
       (.I0(SP2[6]),
        .I1(VR2[6]),
        .I2(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ),
        .I3(SP2[7]),
        .I4(VR2[7]),
        .O(\VR_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h11171777EEE8E888)) 
    \Sum[8]_i_1__1 
       (.I0(SP2[7]),
        .I1(VR2[7]),
        .I2(SP2[6]),
        .I3(VR2[6]),
        .I4(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ),
        .I5(\FINAL/dut/FOR_GEN[2].RCA4/FAs[0].FA_i/p__0 ),
        .O(\VR_reg[7]_0 [8]));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \Sum[8]_i_2__1 
       (.I0(\FINAL/dut/C_int_1 ),
        .I1(VR2[4]),
        .I2(SP2[4]),
        .I3(VR2[5]),
        .I4(SP2[5]),
        .O(\FINAL/dut/FOR_GEN[1].RCA4/Cint_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Sum[8]_i_3__1 
       (.I0(VR2[8]),
        .I1(SP2[8]),
        .O(\FINAL/dut/FOR_GEN[2].RCA4/FAs[0].FA_i/p__0 ));
  LUT6 #(
    .INIT(64'hFFFFFEE0FEE00000)) 
    \Sum[9]_i_1__1 
       (.I0(VR00_out__3),
        .I1(VR0__3),
        .I2(VR2[7]),
        .I3(SP2[7]),
        .I4(VR2[8]),
        .I5(SP2[8]),
        .O(\VR_reg[7]_0 [9]));
  LUT6 #(
    .INIT(64'hA8A8A880A8808080)) 
    \Sum[9]_i_2__1 
       (.I0(\FINAL/dut/FOR_GEN[1].RCA4/FAs[2].FA_i/p__0 ),
        .I1(SP2[5]),
        .I2(VR2[5]),
        .I3(SP2[4]),
        .I4(VR2[4]),
        .I5(\FINAL/dut/C_int_1 ),
        .O(VR00_out__3));
  LUT2 #(
    .INIT(4'h8)) 
    \Sum[9]_i_3__1 
       (.I0(SP2[6]),
        .I1(VR2[6]),
        .O(VR0__3));
  LUT2 #(
    .INIT(4'h6)) 
    \Sum[9]_i_4__1 
       (.I0(VR2[6]),
        .I1(SP2[6]),
        .O(\FINAL/dut/FOR_GEN[1].RCA4/FAs[2].FA_i/p__0 ));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D),
        .Q(VR2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[2]),
        .Q(VR2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[3]),
        .Q(VR2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[4]),
        .Q(VR2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[5]),
        .Q(VR2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[6]),
        .Q(VR2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(VR2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(VR2[8]));
  FDRE #(
    .INIT(1'b0)) 
    \central_pix_reg[0]_FIFO_READY_GEN_c_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\central_pix_reg[0]_FIFO_READY_GEN_c_1_1 ),
        .Q(\central_pix_reg[0]_FIFO_READY_GEN_c_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \central_pix_reg[1]_FIFO_READY_GEN_c_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\central_pix_reg[1]_FIFO_READY_GEN_c_1_1 ),
        .Q(\central_pix_reg[1]_FIFO_READY_GEN_c_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \central_pix_reg[2]_FIFO_READY_GEN_c_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\central_pix_reg[2]_FIFO_READY_GEN_c_1_1 ),
        .Q(\central_pix_reg[2]_FIFO_READY_GEN_c_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \central_pix_reg[3]_FIFO_READY_GEN_c_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\central_pix_reg[3]_FIFO_READY_GEN_c_1_1 ),
        .Q(\central_pix_reg[3]_FIFO_READY_GEN_c_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \central_pix_reg[4]_FIFO_READY_GEN_c_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\central_pix_reg[4]_FIFO_READY_GEN_c_1_1 ),
        .Q(\central_pix_reg[4]_FIFO_READY_GEN_c_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \central_pix_reg[5]_FIFO_READY_GEN_c_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\central_pix_reg[5]_FIFO_READY_GEN_c_1_1 ),
        .Q(\central_pix_reg[5]_FIFO_READY_GEN_c_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \central_pix_reg[6]_FIFO_READY_GEN_c_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\central_pix_reg[6]_FIFO_READY_GEN_c_1_1 ),
        .Q(\central_pix_reg[6]_FIFO_READY_GEN_c_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \central_pix_reg[7]_FIFO_READY_GEN_c_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\central_pix_reg[7]_FIFO_READY_GEN_c_1_1 ),
        .Q(\central_pix_reg[7]_FIFO_READY_GEN_c_1_n_0 ),
        .R(1'b0));
endmodule

module STEP1
   (D,
    \op4_out_reg[18]_0 ,
    \SP_reg[18]_0 ,
    \VR_reg[18]_0 ,
    \SP_reg[4]_0 ,
    Q,
    \VR_reg[18]_1 ,
    \VR_reg[18]_2 ,
    \SP_reg[18]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \VR_reg[6]_0 ,
    \op4_out_reg[18]_1 );
  output [18:0]D;
  output [6:0]\op4_out_reg[18]_0 ;
  output [12:0]\SP_reg[18]_0 ;
  output [13:0]\VR_reg[18]_0 ;
  output [2:0]\SP_reg[4]_0 ;
  input [9:0]Q;
  input [9:0]\VR_reg[18]_1 ;
  input [11:0]\VR_reg[18]_2 ;
  input [13:0]\SP_reg[18]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [1:0]\VR_reg[6]_0 ;
  input [11:0]\op4_out_reg[18]_1 ;

  wire [18:0]D;
  wire [9:0]Q;
  wire [4:2]SP1;
  wire [12:0]\SP_reg[18]_0 ;
  wire [13:0]\SP_reg[18]_1 ;
  wire [2:0]\SP_reg[4]_0 ;
  wire [13:0]\VR_reg[18]_0 ;
  wire [9:0]\VR_reg[18]_1 ;
  wire [11:0]\VR_reg[18]_2 ;
  wire [1:0]\VR_reg[6]_0 ;
  wire clk_IBUF_BUFG;
  wire [4:2]op4_out;
  wire [6:0]\op4_out_reg[18]_0 ;
  wire [11:0]\op4_out_reg[18]_1 ;
  wire rst_IBUF;
  wire [18:7]vr_int;

  FA_50 \FA_f[10].FA_i 
       (.D(vr_int[11]),
        .Q(Q[6]),
        .\VR_reg[11] (\VR_reg[18]_1 [4]),
        .\VR_reg[11]_0 (\VR_reg[18]_2 [4]));
  FA_51 \FA_f[11].FA_i 
       (.D(vr_int[12]),
        .Q(Q[7]),
        .\VR_reg[12] (\VR_reg[18]_1 [5]),
        .\VR_reg[12]_0 (\VR_reg[18]_2 [5]));
  FA_52 \FA_f[12].FA_i 
       (.D(vr_int[13]),
        .Q(Q[8]),
        .\VR_reg[13] (\VR_reg[18]_1 [6]),
        .\VR_reg[13]_0 (\VR_reg[18]_2 [6]));
  FA_53 \FA_f[13].FA_i 
       (.D(vr_int[14]),
        .Q(Q[9]),
        .\VR_reg[14] (\VR_reg[18]_1 [7]),
        .\VR_reg[14]_0 (\VR_reg[18]_2 [7]));
  FA_54 \FA_f[14].FA_i 
       (.D(vr_int[15]),
        .Q(Q[9]),
        .\VR_reg[15] (\VR_reg[18]_1 [8]),
        .\VR_reg[15]_0 (\VR_reg[18]_2 [8]));
  FA_55 \FA_f[15].FA_i 
       (.D(vr_int[16]),
        .Q(Q[9]),
        .\VR_reg[16] (\VR_reg[18]_1 [9]),
        .\VR_reg[16]_0 (\VR_reg[18]_2 [9]));
  FA_56 \FA_f[16].FA_i 
       (.D(vr_int[17]),
        .Q(Q[9]),
        .\VR_reg[17] (\VR_reg[18]_1 [9]),
        .\VR_reg[17]_0 (\VR_reg[18]_2 [10]));
  FA_57 \FA_f[17].FA_i 
       (.D(vr_int[18]),
        .Q(Q[9]),
        .\VR_reg[18] (\VR_reg[18]_1 [9]),
        .\VR_reg[18]_0 (\VR_reg[18]_2 [11]));
  FA_58 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .Q(Q[2]),
        .\VR_reg[7] (\VR_reg[18]_1 [0]),
        .\VR_reg[7]_0 (\VR_reg[18]_2 [0]));
  FA_59 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .Q(Q[3]),
        .\VR_reg[8] (\VR_reg[18]_1 [1]),
        .\VR_reg[8]_0 (\VR_reg[18]_2 [1]));
  FA_60 \FA_f[8].FA_i 
       (.D(vr_int[9]),
        .Q(Q[4]),
        .\VR_reg[9] (\VR_reg[18]_1 [2]),
        .\VR_reg[9]_0 (\VR_reg[18]_2 [2]));
  FA_61 \FA_f[9].FA_i 
       (.D(vr_int[10]),
        .Q(Q[5]),
        .\VR_reg[10] (\VR_reg[18]_1 [3]),
        .\VR_reg[10]_0 (\VR_reg[18]_2 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[10]_i_1__2 
       (.I0(\op4_out_reg[18]_0 [5]),
        .I1(\SP_reg[18]_0 [5]),
        .I2(\VR_reg[18]_0 [5]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[11]_i_1__2 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [6]),
        .I2(\VR_reg[18]_0 [6]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[12]_i_1__2 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [7]),
        .I2(\VR_reg[18]_0 [7]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[13]_i_1__2 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [8]),
        .I2(\VR_reg[18]_0 [8]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[14]_i_1__2 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [9]),
        .I2(\VR_reg[18]_0 [9]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[15]_i_1__2 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [10]),
        .I2(\VR_reg[18]_0 [10]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[16]_i_1__2 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [11]),
        .I2(\VR_reg[18]_0 [11]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[17]_i_1__0 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [12]),
        .I2(\VR_reg[18]_0 [12]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[19]_i_1__0 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [12]),
        .I2(\VR_reg[18]_0 [13]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[2]_i_1__12 
       (.I0(op4_out[2]),
        .I1(SP1[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[3]_i_1__10 
       (.I0(op4_out[3]),
        .I1(SP1[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[4]_i_1__9 
       (.I0(op4_out[4]),
        .I1(SP1[4]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[5]_i_1__8 
       (.I0(\op4_out_reg[18]_0 [0]),
        .I1(\SP_reg[18]_0 [0]),
        .I2(\VR_reg[18]_0 [0]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__8 
       (.I0(\op4_out_reg[18]_0 [1]),
        .I1(\SP_reg[18]_0 [1]),
        .I2(\VR_reg[18]_0 [1]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__7 
       (.I0(\op4_out_reg[18]_0 [2]),
        .I1(\SP_reg[18]_0 [2]),
        .I2(\VR_reg[18]_0 [2]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[8]_i_1__2 
       (.I0(\op4_out_reg[18]_0 [3]),
        .I1(\SP_reg[18]_0 [3]),
        .I2(\VR_reg[18]_0 [3]),
        .O(D[8]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[9]_i_1__2 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [4]),
        .I2(\VR_reg[18]_0 [4]),
        .O(D[9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [6]),
        .Q(\SP_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [7]),
        .Q(\SP_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [8]),
        .Q(\SP_reg[18]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [9]),
        .Q(\SP_reg[18]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [10]),
        .Q(\SP_reg[18]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [11]),
        .Q(\SP_reg[18]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [12]),
        .Q(\SP_reg[18]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [13]),
        .Q(\SP_reg[18]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[0]),
        .Q(SP1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[1]),
        .Q(SP1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [0]),
        .Q(SP1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [1]),
        .Q(\SP_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [2]),
        .Q(\SP_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [3]),
        .Q(\SP_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [4]),
        .Q(\SP_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [5]),
        .Q(\SP_reg[18]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[3]_i_1__6 
       (.I0(SP1[2]),
        .I1(op4_out[2]),
        .O(\SP_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[4]_i_1__4 
       (.I0(SP1[3]),
        .I1(op4_out[3]),
        .O(\SP_reg[4]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[5]_i_1__4 
       (.I0(SP1[4]),
        .I1(op4_out[4]),
        .O(\SP_reg[4]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[10]),
        .Q(\VR_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[11]),
        .Q(\VR_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[12]),
        .Q(\VR_reg[18]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[13]),
        .Q(\VR_reg[18]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[14]),
        .Q(\VR_reg[18]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[15]),
        .Q(\VR_reg[18]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[16]),
        .Q(\VR_reg[18]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[17]),
        .Q(\VR_reg[18]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[18]),
        .Q(\VR_reg[18]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[6]_0 [0]),
        .Q(\VR_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[6]_0 [1]),
        .Q(\VR_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(\VR_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(\VR_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[9]),
        .Q(\VR_reg[18]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [0]),
        .Q(D[0]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [10]),
        .Q(\op4_out_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [11]),
        .Q(\op4_out_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [1]),
        .Q(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [2]),
        .Q(op4_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [3]),
        .Q(op4_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [4]),
        .Q(op4_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [5]),
        .Q(\op4_out_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [6]),
        .Q(\op4_out_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [7]),
        .Q(\op4_out_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [8]),
        .Q(\op4_out_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [9]),
        .Q(\op4_out_reg[18]_0 [4]));
endmodule

(* ORIG_REF_NAME = "STEP1" *) 
module STEP1_111
   (D,
    \op4_out_reg[18]_0 ,
    \SP_reg[18]_0 ,
    \VR_reg[18]_0 ,
    \SP_reg[4]_0 ,
    Q,
    \VR_reg[18]_1 ,
    \VR_reg[18]_2 ,
    \SP_reg[18]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \VR_reg[6]_0 ,
    \op4_out_reg[18]_1 );
  output [18:0]D;
  output [6:0]\op4_out_reg[18]_0 ;
  output [12:0]\SP_reg[18]_0 ;
  output [13:0]\VR_reg[18]_0 ;
  output [2:0]\SP_reg[4]_0 ;
  input [9:0]Q;
  input [9:0]\VR_reg[18]_1 ;
  input [11:0]\VR_reg[18]_2 ;
  input [13:0]\SP_reg[18]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [1:0]\VR_reg[6]_0 ;
  input [11:0]\op4_out_reg[18]_1 ;

  wire [18:0]D;
  wire [9:0]Q;
  wire [4:2]SP1;
  wire [12:0]\SP_reg[18]_0 ;
  wire [13:0]\SP_reg[18]_1 ;
  wire [2:0]\SP_reg[4]_0 ;
  wire [13:0]\VR_reg[18]_0 ;
  wire [9:0]\VR_reg[18]_1 ;
  wire [11:0]\VR_reg[18]_2 ;
  wire [1:0]\VR_reg[6]_0 ;
  wire clk_IBUF_BUFG;
  wire [4:2]op4_out;
  wire [6:0]\op4_out_reg[18]_0 ;
  wire [11:0]\op4_out_reg[18]_1 ;
  wire rst_IBUF;
  wire [18:7]vr_int;

  FA_134 \FA_f[10].FA_i 
       (.D(vr_int[11]),
        .Q(Q[6]),
        .\VR_reg[11] (\VR_reg[18]_1 [4]),
        .\VR_reg[11]_0 (\VR_reg[18]_2 [4]));
  FA_135 \FA_f[11].FA_i 
       (.D(vr_int[12]),
        .Q(Q[7]),
        .\VR_reg[12] (\VR_reg[18]_1 [5]),
        .\VR_reg[12]_0 (\VR_reg[18]_2 [5]));
  FA_136 \FA_f[12].FA_i 
       (.D(vr_int[13]),
        .Q(Q[8]),
        .\VR_reg[13] (\VR_reg[18]_1 [6]),
        .\VR_reg[13]_0 (\VR_reg[18]_2 [6]));
  FA_137 \FA_f[13].FA_i 
       (.D(vr_int[14]),
        .Q(Q[9]),
        .\VR_reg[14] (\VR_reg[18]_1 [7]),
        .\VR_reg[14]_0 (\VR_reg[18]_2 [7]));
  FA_138 \FA_f[14].FA_i 
       (.D(vr_int[15]),
        .Q(Q[9]),
        .\VR_reg[15] (\VR_reg[18]_1 [8]),
        .\VR_reg[15]_0 (\VR_reg[18]_2 [8]));
  FA_139 \FA_f[15].FA_i 
       (.D(vr_int[16]),
        .Q(Q[9]),
        .\VR_reg[16] (\VR_reg[18]_1 [9]),
        .\VR_reg[16]_0 (\VR_reg[18]_2 [9]));
  FA_140 \FA_f[16].FA_i 
       (.D(vr_int[17]),
        .Q(Q[9]),
        .\VR_reg[17] (\VR_reg[18]_1 [9]),
        .\VR_reg[17]_0 (\VR_reg[18]_2 [10]));
  FA_141 \FA_f[17].FA_i 
       (.D(vr_int[18]),
        .Q(Q[9]),
        .\VR_reg[18] (\VR_reg[18]_1 [9]),
        .\VR_reg[18]_0 (\VR_reg[18]_2 [11]));
  FA_142 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .Q(Q[2]),
        .\VR_reg[7] (\VR_reg[18]_1 [0]),
        .\VR_reg[7]_0 (\VR_reg[18]_2 [0]));
  FA_143 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .Q(Q[3]),
        .\VR_reg[8] (\VR_reg[18]_1 [1]),
        .\VR_reg[8]_0 (\VR_reg[18]_2 [1]));
  FA_144 \FA_f[8].FA_i 
       (.D(vr_int[9]),
        .Q(Q[4]),
        .\VR_reg[9] (\VR_reg[18]_1 [2]),
        .\VR_reg[9]_0 (\VR_reg[18]_2 [2]));
  FA_145 \FA_f[9].FA_i 
       (.D(vr_int[10]),
        .Q(Q[5]),
        .\VR_reg[10] (\VR_reg[18]_1 [3]),
        .\VR_reg[10]_0 (\VR_reg[18]_2 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[10]_i_1__0 
       (.I0(\op4_out_reg[18]_0 [5]),
        .I1(\SP_reg[18]_0 [5]),
        .I2(\VR_reg[18]_0 [5]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[11]_i_1__0 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [6]),
        .I2(\VR_reg[18]_0 [6]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[12]_i_1__0 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [7]),
        .I2(\VR_reg[18]_0 [7]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[13]_i_1__0 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [8]),
        .I2(\VR_reg[18]_0 [8]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[14]_i_1__0 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [9]),
        .I2(\VR_reg[18]_0 [9]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[15]_i_1__0 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [10]),
        .I2(\VR_reg[18]_0 [10]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[16]_i_1__0 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [11]),
        .I2(\VR_reg[18]_0 [11]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[17]_i_1 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [12]),
        .I2(\VR_reg[18]_0 [12]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[19]_i_1 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [12]),
        .I2(\VR_reg[18]_0 [13]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[2]_i_1__11 
       (.I0(op4_out[2]),
        .I1(SP1[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[3]_i_1__9 
       (.I0(op4_out[3]),
        .I1(SP1[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[4]_i_1__7 
       (.I0(op4_out[4]),
        .I1(SP1[4]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[5]_i_1__6 
       (.I0(\op4_out_reg[18]_0 [0]),
        .I1(\SP_reg[18]_0 [0]),
        .I2(\VR_reg[18]_0 [0]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__6 
       (.I0(\op4_out_reg[18]_0 [1]),
        .I1(\SP_reg[18]_0 [1]),
        .I2(\VR_reg[18]_0 [1]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__5 
       (.I0(\op4_out_reg[18]_0 [2]),
        .I1(\SP_reg[18]_0 [2]),
        .I2(\VR_reg[18]_0 [2]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[8]_i_1__0 
       (.I0(\op4_out_reg[18]_0 [3]),
        .I1(\SP_reg[18]_0 [3]),
        .I2(\VR_reg[18]_0 [3]),
        .O(D[8]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[9]_i_1__0 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [4]),
        .I2(\VR_reg[18]_0 [4]),
        .O(D[9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [6]),
        .Q(\SP_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [7]),
        .Q(\SP_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [8]),
        .Q(\SP_reg[18]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [9]),
        .Q(\SP_reg[18]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [10]),
        .Q(\SP_reg[18]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [11]),
        .Q(\SP_reg[18]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [12]),
        .Q(\SP_reg[18]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [13]),
        .Q(\SP_reg[18]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[0]),
        .Q(SP1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[1]),
        .Q(SP1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [0]),
        .Q(SP1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [1]),
        .Q(\SP_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [2]),
        .Q(\SP_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [3]),
        .Q(\SP_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [4]),
        .Q(\SP_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [5]),
        .Q(\SP_reg[18]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[3]_i_1__5 
       (.I0(SP1[2]),
        .I1(op4_out[2]),
        .O(\SP_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[4]_i_1__3 
       (.I0(SP1[3]),
        .I1(op4_out[3]),
        .O(\SP_reg[4]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[5]_i_1__2 
       (.I0(SP1[4]),
        .I1(op4_out[4]),
        .O(\SP_reg[4]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[10]),
        .Q(\VR_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[11]),
        .Q(\VR_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[12]),
        .Q(\VR_reg[18]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[13]),
        .Q(\VR_reg[18]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[14]),
        .Q(\VR_reg[18]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[15]),
        .Q(\VR_reg[18]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[16]),
        .Q(\VR_reg[18]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[17]),
        .Q(\VR_reg[18]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[18]),
        .Q(\VR_reg[18]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[6]_0 [0]),
        .Q(\VR_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[6]_0 [1]),
        .Q(\VR_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(\VR_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(\VR_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[9]),
        .Q(\VR_reg[18]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [0]),
        .Q(D[0]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [10]),
        .Q(\op4_out_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [11]),
        .Q(\op4_out_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [1]),
        .Q(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [2]),
        .Q(op4_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [3]),
        .Q(op4_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [4]),
        .Q(op4_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [5]),
        .Q(\op4_out_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [6]),
        .Q(\op4_out_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [7]),
        .Q(\op4_out_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [8]),
        .Q(\op4_out_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [9]),
        .Q(\op4_out_reg[18]_0 [4]));
endmodule

(* ORIG_REF_NAME = "STEP1" *) 
module STEP1_292
   (D,
    \op4_out_reg[18]_0 ,
    \SP_reg[18]_0 ,
    \VR_reg[18]_0 ,
    \SP_reg[4]_0 ,
    Q,
    \VR_reg[18]_1 ,
    \VR_reg[18]_2 ,
    \SP_reg[18]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \VR_reg[6]_0 ,
    \op4_out_reg[18]_1 );
  output [18:0]D;
  output [6:0]\op4_out_reg[18]_0 ;
  output [12:0]\SP_reg[18]_0 ;
  output [13:0]\VR_reg[18]_0 ;
  output [2:0]\SP_reg[4]_0 ;
  input [9:0]Q;
  input [9:0]\VR_reg[18]_1 ;
  input [11:0]\VR_reg[18]_2 ;
  input [13:0]\SP_reg[18]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [1:0]\VR_reg[6]_0 ;
  input [11:0]\op4_out_reg[18]_1 ;

  wire [18:0]D;
  wire [9:0]Q;
  wire [4:2]SP1;
  wire [12:0]\SP_reg[18]_0 ;
  wire [13:0]\SP_reg[18]_1 ;
  wire [2:0]\SP_reg[4]_0 ;
  wire [13:0]\VR_reg[18]_0 ;
  wire [9:0]\VR_reg[18]_1 ;
  wire [11:0]\VR_reg[18]_2 ;
  wire [1:0]\VR_reg[6]_0 ;
  wire clk_IBUF_BUFG;
  wire [4:2]op4_out;
  wire [6:0]\op4_out_reg[18]_0 ;
  wire [11:0]\op4_out_reg[18]_1 ;
  wire rst_IBUF;
  wire [18:7]vr_int;

  FA_315 \FA_f[10].FA_i 
       (.D(vr_int[11]),
        .Q(Q[6]),
        .\VR_reg[11] (\VR_reg[18]_1 [4]),
        .\VR_reg[11]_0 (\VR_reg[18]_2 [4]));
  FA_316 \FA_f[11].FA_i 
       (.D(vr_int[12]),
        .Q(Q[7]),
        .\VR_reg[12] (\VR_reg[18]_1 [5]),
        .\VR_reg[12]_0 (\VR_reg[18]_2 [5]));
  FA_317 \FA_f[12].FA_i 
       (.D(vr_int[13]),
        .Q(Q[8]),
        .\VR_reg[13] (\VR_reg[18]_1 [6]),
        .\VR_reg[13]_0 (\VR_reg[18]_2 [6]));
  FA_318 \FA_f[13].FA_i 
       (.D(vr_int[14]),
        .Q(Q[9]),
        .\VR_reg[14] (\VR_reg[18]_1 [7]),
        .\VR_reg[14]_0 (\VR_reg[18]_2 [7]));
  FA_319 \FA_f[14].FA_i 
       (.D(vr_int[15]),
        .Q(Q[9]),
        .\VR_reg[15] (\VR_reg[18]_1 [8]),
        .\VR_reg[15]_0 (\VR_reg[18]_2 [8]));
  FA_320 \FA_f[15].FA_i 
       (.D(vr_int[16]),
        .Q(Q[9]),
        .\VR_reg[16] (\VR_reg[18]_1 [9]),
        .\VR_reg[16]_0 (\VR_reg[18]_2 [9]));
  FA_321 \FA_f[16].FA_i 
       (.D(vr_int[17]),
        .Q(Q[9]),
        .\VR_reg[17] (\VR_reg[18]_1 [9]),
        .\VR_reg[17]_0 (\VR_reg[18]_2 [10]));
  FA_322 \FA_f[17].FA_i 
       (.D(vr_int[18]),
        .Q(Q[9]),
        .\VR_reg[18] (\VR_reg[18]_1 [9]),
        .\VR_reg[18]_0 (\VR_reg[18]_2 [11]));
  FA_323 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .Q(Q[2]),
        .\VR_reg[7] (\VR_reg[18]_1 [0]),
        .\VR_reg[7]_0 (\VR_reg[18]_2 [0]));
  FA_324 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .Q(Q[3]),
        .\VR_reg[8] (\VR_reg[18]_1 [1]),
        .\VR_reg[8]_0 (\VR_reg[18]_2 [1]));
  FA_325 \FA_f[8].FA_i 
       (.D(vr_int[9]),
        .Q(Q[4]),
        .\VR_reg[9] (\VR_reg[18]_1 [2]),
        .\VR_reg[9]_0 (\VR_reg[18]_2 [2]));
  FA_326 \FA_f[9].FA_i 
       (.D(vr_int[10]),
        .Q(Q[5]),
        .\VR_reg[10] (\VR_reg[18]_1 [3]),
        .\VR_reg[10]_0 (\VR_reg[18]_2 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[10]_i_1__16 
       (.I0(\op4_out_reg[18]_0 [5]),
        .I1(\SP_reg[18]_0 [5]),
        .I2(\VR_reg[18]_0 [5]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[11]_i_1__16 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [6]),
        .I2(\VR_reg[18]_0 [6]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[12]_i_1__16 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [7]),
        .I2(\VR_reg[18]_0 [7]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[13]_i_1__16 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [8]),
        .I2(\VR_reg[18]_0 [8]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[14]_i_1__16 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [9]),
        .I2(\VR_reg[18]_0 [9]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[15]_i_1__14 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [10]),
        .I2(\VR_reg[18]_0 [10]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[16]_i_1__12 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [11]),
        .I2(\VR_reg[18]_0 [11]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[17]_i_1__4 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [12]),
        .I2(\VR_reg[18]_0 [12]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[19]_i_1__6 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [12]),
        .I2(\VR_reg[18]_0 [13]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[2]_i_1__28 
       (.I0(op4_out[2]),
        .I1(SP1[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[3]_i_1__26 
       (.I0(op4_out[3]),
        .I1(SP1[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[4]_i_1__31 
       (.I0(op4_out[4]),
        .I1(SP1[4]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[5]_i_1__30 
       (.I0(\op4_out_reg[18]_0 [0]),
        .I1(\SP_reg[18]_0 [0]),
        .I2(\VR_reg[18]_0 [0]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__30 
       (.I0(\op4_out_reg[18]_0 [1]),
        .I1(\SP_reg[18]_0 [1]),
        .I2(\VR_reg[18]_0 [1]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__29 
       (.I0(\op4_out_reg[18]_0 [2]),
        .I1(\SP_reg[18]_0 [2]),
        .I2(\VR_reg[18]_0 [2]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[8]_i_1__16 
       (.I0(\op4_out_reg[18]_0 [3]),
        .I1(\SP_reg[18]_0 [3]),
        .I2(\VR_reg[18]_0 [3]),
        .O(D[8]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[9]_i_1__16 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [4]),
        .I2(\VR_reg[18]_0 [4]),
        .O(D[9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [6]),
        .Q(\SP_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [7]),
        .Q(\SP_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [8]),
        .Q(\SP_reg[18]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [9]),
        .Q(\SP_reg[18]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [10]),
        .Q(\SP_reg[18]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [11]),
        .Q(\SP_reg[18]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [12]),
        .Q(\SP_reg[18]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [13]),
        .Q(\SP_reg[18]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[0]),
        .Q(SP1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[1]),
        .Q(SP1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [0]),
        .Q(SP1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [1]),
        .Q(\SP_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [2]),
        .Q(\SP_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [3]),
        .Q(\SP_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [4]),
        .Q(\SP_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [5]),
        .Q(\SP_reg[18]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[3]_i_1__12 
       (.I0(SP1[2]),
        .I1(op4_out[2]),
        .O(\SP_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[4]_i_1__10 
       (.I0(SP1[3]),
        .I1(op4_out[3]),
        .O(\SP_reg[4]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[5]_i_1__16 
       (.I0(SP1[4]),
        .I1(op4_out[4]),
        .O(\SP_reg[4]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[10]),
        .Q(\VR_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[11]),
        .Q(\VR_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[12]),
        .Q(\VR_reg[18]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[13]),
        .Q(\VR_reg[18]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[14]),
        .Q(\VR_reg[18]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[15]),
        .Q(\VR_reg[18]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[16]),
        .Q(\VR_reg[18]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[17]),
        .Q(\VR_reg[18]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[18]),
        .Q(\VR_reg[18]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[6]_0 [0]),
        .Q(\VR_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[6]_0 [1]),
        .Q(\VR_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(\VR_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(\VR_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[9]),
        .Q(\VR_reg[18]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [0]),
        .Q(D[0]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [10]),
        .Q(\op4_out_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [11]),
        .Q(\op4_out_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [1]),
        .Q(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [2]),
        .Q(op4_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [3]),
        .Q(op4_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [4]),
        .Q(op4_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [5]),
        .Q(\op4_out_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [6]),
        .Q(\op4_out_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [7]),
        .Q(\op4_out_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [8]),
        .Q(\op4_out_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [9]),
        .Q(\op4_out_reg[18]_0 [4]));
endmodule

module STEP1_3
   (\SP_reg[18]_0 ,
    \VR_reg[18]_0 ,
    Q,
    \VR_reg[18]_1 ,
    \VR_reg[18]_2 ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [17:0]\SP_reg[18]_0 ;
  output [17:0]\VR_reg[18]_0 ;
  input [17:0]Q;
  input [17:0]\VR_reg[18]_1 ;
  input [17:0]\VR_reg[18]_2 ;
  input [17:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [17:0]D;
  wire [17:0]Q;
  wire [17:0]\SP_reg[18]_0 ;
  wire [17:0]\VR_reg[18]_0 ;
  wire [17:0]\VR_reg[18]_1 ;
  wire [17:0]\VR_reg[18]_2 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;
  wire [18:1]vr_int;

  FA_152 \FA_f[0].FA_i 
       (.D(vr_int[1]),
        .Q(Q[0]),
        .\VR_reg[1] (\VR_reg[18]_1 [0]),
        .\VR_reg[1]_0 (\VR_reg[18]_2 [0]));
  FA_153 \FA_f[10].FA_i 
       (.D(vr_int[11]),
        .Q(Q[10]),
        .\VR_reg[11] (\VR_reg[18]_1 [10]),
        .\VR_reg[11]_0 (\VR_reg[18]_2 [10]));
  FA_154 \FA_f[11].FA_i 
       (.D(vr_int[12]),
        .Q(Q[11]),
        .\VR_reg[12] (\VR_reg[18]_1 [11]),
        .\VR_reg[12]_0 (\VR_reg[18]_2 [11]));
  FA_155 \FA_f[12].FA_i 
       (.D(vr_int[13]),
        .Q(Q[12]),
        .\VR_reg[13] (\VR_reg[18]_1 [12]),
        .\VR_reg[13]_0 (\VR_reg[18]_2 [12]));
  FA_156 \FA_f[13].FA_i 
       (.D(vr_int[14]),
        .Q(Q[13]),
        .\VR_reg[14] (\VR_reg[18]_1 [13]),
        .\VR_reg[14]_0 (\VR_reg[18]_2 [13]));
  FA_157 \FA_f[14].FA_i 
       (.D(vr_int[15]),
        .Q(Q[14]),
        .\VR_reg[15] (\VR_reg[18]_1 [14]),
        .\VR_reg[15]_0 (\VR_reg[18]_2 [14]));
  FA_158 \FA_f[15].FA_i 
       (.D(vr_int[16]),
        .Q(Q[15]),
        .\VR_reg[16] (\VR_reg[18]_1 [15]),
        .\VR_reg[16]_0 (\VR_reg[18]_2 [15]));
  FA_159 \FA_f[16].FA_i 
       (.D(vr_int[17]),
        .Q(Q[16]),
        .\VR_reg[17] (\VR_reg[18]_1 [16]),
        .\VR_reg[17]_0 (\VR_reg[18]_2 [16]));
  FA_160 \FA_f[17].FA_i 
       (.D(vr_int[18]),
        .Q(Q[17]),
        .\VR_reg[18] (\VR_reg[18]_1 [17]),
        .\VR_reg[18]_0 (\VR_reg[18]_2 [17]));
  FA_161 \FA_f[1].FA_i 
       (.D(vr_int[2]),
        .Q(Q[1]),
        .\VR_reg[2] (\VR_reg[18]_1 [1]),
        .\VR_reg[2]_0 (\VR_reg[18]_2 [1]));
  FA_162 \FA_f[2].FA_i 
       (.D(vr_int[3]),
        .Q(Q[2]),
        .\VR_reg[3] (\VR_reg[18]_1 [2]),
        .\VR_reg[3]_0 (\VR_reg[18]_2 [2]));
  FA_163 \FA_f[3].FA_i 
       (.D(vr_int[4]),
        .Q(Q[3]),
        .\VR_reg[4] (\VR_reg[18]_1 [3]),
        .\VR_reg[4]_0 (\VR_reg[18]_2 [3]));
  FA_164 \FA_f[4].FA_i 
       (.D(vr_int[5]),
        .Q(Q[4]),
        .\VR_reg[5] (\VR_reg[18]_1 [4]),
        .\VR_reg[5]_0 (\VR_reg[18]_2 [4]));
  FA_165 \FA_f[5].FA_i 
       (.D(vr_int[6]),
        .Q(Q[5]),
        .\VR_reg[6] (\VR_reg[18]_1 [5]),
        .\VR_reg[6]_0 (\VR_reg[18]_2 [5]));
  FA_166 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .Q(Q[6]),
        .\VR_reg[7] (\VR_reg[18]_1 [6]),
        .\VR_reg[7]_0 (\VR_reg[18]_2 [6]));
  FA_167 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .Q(Q[7]),
        .\VR_reg[8] (\VR_reg[18]_1 [7]),
        .\VR_reg[8]_0 (\VR_reg[18]_2 [7]));
  FA_168 \FA_f[8].FA_i 
       (.D(vr_int[9]),
        .Q(Q[8]),
        .\VR_reg[9] (\VR_reg[18]_1 [8]),
        .\VR_reg[9]_0 (\VR_reg[18]_2 [8]));
  FA_169 \FA_f[9].FA_i 
       (.D(vr_int[10]),
        .Q(Q[9]),
        .\VR_reg[10] (\VR_reg[18]_1 [9]),
        .\VR_reg[10]_0 (\VR_reg[18]_2 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(\SP_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[10]),
        .Q(\SP_reg[18]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[11]),
        .Q(\SP_reg[18]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[12]),
        .Q(\SP_reg[18]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[13]),
        .Q(\SP_reg[18]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[14]),
        .Q(\SP_reg[18]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[15]),
        .Q(\SP_reg[18]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[16]),
        .Q(\SP_reg[18]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[17]),
        .Q(\SP_reg[18]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(\SP_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(\SP_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(\SP_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(\SP_reg[18]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(\SP_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(\SP_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(\SP_reg[18]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(\SP_reg[18]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(\SP_reg[18]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[10]),
        .Q(\VR_reg[18]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[11]),
        .Q(\VR_reg[18]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[12]),
        .Q(\VR_reg[18]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[13]),
        .Q(\VR_reg[18]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[14]),
        .Q(\VR_reg[18]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[15]),
        .Q(\VR_reg[18]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[16]),
        .Q(\VR_reg[18]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[17]),
        .Q(\VR_reg[18]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[18]),
        .Q(\VR_reg[18]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[1]),
        .Q(\VR_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[2]),
        .Q(\VR_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[3]),
        .Q(\VR_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[4]),
        .Q(\VR_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[5]),
        .Q(\VR_reg[18]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[6]),
        .Q(\VR_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(\VR_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(\VR_reg[18]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[9]),
        .Q(\VR_reg[18]_0 [8]));
endmodule

(* ORIG_REF_NAME = "STEP1" *) 
module STEP1_337
   (D,
    \op4_out_reg[18]_0 ,
    \SP_reg[18]_0 ,
    \VR_reg[15]_0 ,
    \op4_out_reg[18]_1 ,
    Q,
    \VR_reg[15]_1 ,
    \VR_reg[15]_2 ,
    \SP_reg[18]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \VR_reg[18]_0 ,
    \op4_out_reg[18]_2 );
  output [16:0]D;
  output [4:0]\op4_out_reg[18]_0 ;
  output [10:0]\SP_reg[18]_0 ;
  output [10:0]\VR_reg[15]_0 ;
  output [3:0]\op4_out_reg[18]_1 ;
  input [7:0]Q;
  input [7:0]\VR_reg[15]_1 ;
  input [8:0]\VR_reg[15]_2 ;
  input [11:0]\SP_reg[18]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [2:0]\VR_reg[18]_0 ;
  input [9:0]\op4_out_reg[18]_2 ;

  wire [16:0]D;
  wire [7:0]Q;
  wire [4:2]SP1;
  wire [10:0]\SP_reg[18]_0 ;
  wire [11:0]\SP_reg[18]_1 ;
  wire [18:18]VR1;
  wire [10:0]\VR_reg[15]_0 ;
  wire [7:0]\VR_reg[15]_1 ;
  wire [8:0]\VR_reg[15]_2 ;
  wire [2:0]\VR_reg[18]_0 ;
  wire clk_IBUF_BUFG;
  wire [4:2]op4_out;
  wire [4:0]\op4_out_reg[18]_0 ;
  wire [3:0]\op4_out_reg[18]_1 ;
  wire [9:0]\op4_out_reg[18]_2 ;
  wire rst_IBUF;
  wire [15:7]vr_int;

  FA_357 \FA_f[10].FA_i 
       (.D(vr_int[11]),
        .Q(Q[6]),
        .\VR_reg[11] (\VR_reg[15]_1 [4]),
        .\VR_reg[11]_0 (\VR_reg[15]_2 [4]));
  FA_358 \FA_f[11].FA_i 
       (.D(vr_int[12]),
        .Q(Q[7]),
        .\VR_reg[12] (\VR_reg[15]_1 [5]),
        .\VR_reg[12]_0 (\VR_reg[15]_2 [5]));
  FA_359 \FA_f[12].FA_i 
       (.D(vr_int[13]),
        .Q(Q[7]),
        .\VR_reg[13] (\VR_reg[15]_1 [6]),
        .\VR_reg[13]_0 (\VR_reg[15]_2 [6]));
  FA_360 \FA_f[13].FA_i 
       (.D(vr_int[14]),
        .Q(Q[7]),
        .\VR_reg[14] (\VR_reg[15]_1 [7]),
        .\VR_reg[14]_0 (\VR_reg[15]_2 [7]));
  FA_361 \FA_f[14].FA_i 
       (.D(vr_int[15]),
        .Q(Q[7]),
        .\VR_reg[15] (\VR_reg[15]_1 [7]),
        .\VR_reg[15]_0 (\VR_reg[15]_2 [8]));
  FA_362 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .Q(Q[2]),
        .\VR_reg[7] (\VR_reg[15]_1 [0]),
        .\VR_reg[7]_0 (\VR_reg[15]_2 [0]));
  FA_363 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .Q(Q[3]),
        .\VR_reg[8] (\VR_reg[15]_1 [1]),
        .\VR_reg[8]_0 (\VR_reg[15]_2 [1]));
  FA_364 \FA_f[8].FA_i 
       (.D(vr_int[9]),
        .Q(Q[4]),
        .\VR_reg[9] (\VR_reg[15]_1 [2]),
        .\VR_reg[9]_0 (\VR_reg[15]_2 [2]));
  FA_365 \FA_f[9].FA_i 
       (.D(vr_int[10]),
        .Q(Q[5]),
        .\VR_reg[10] (\VR_reg[15]_1 [3]),
        .\VR_reg[10]_0 (\VR_reg[15]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[10]_i_1__18 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [5]),
        .I2(\VR_reg[15]_0 [5]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[11]_i_1__18 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [6]),
        .I2(\VR_reg[15]_0 [6]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[12]_i_1__18 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [7]),
        .I2(\VR_reg[15]_0 [7]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[13]_i_1__18 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [8]),
        .I2(\VR_reg[15]_0 [8]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[14]_i_1__18 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [9]),
        .I2(\VR_reg[15]_0 [9]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[15]_i_1__15 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [10]),
        .I2(\VR_reg[15]_0 [10]),
        .O(D[15]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[19]_i_1__7 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [10]),
        .I2(VR1),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[2]_i_1__29 
       (.I0(op4_out[2]),
        .I1(SP1[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[3]_i_1__27 
       (.I0(op4_out[3]),
        .I1(SP1[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[4]_i_1__33 
       (.I0(op4_out[4]),
        .I1(SP1[4]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[5]_i_1__32 
       (.I0(\op4_out_reg[18]_0 [0]),
        .I1(\SP_reg[18]_0 [0]),
        .I2(\VR_reg[15]_0 [0]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__32 
       (.I0(\op4_out_reg[18]_0 [1]),
        .I1(\SP_reg[18]_0 [1]),
        .I2(\VR_reg[15]_0 [1]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__31 
       (.I0(\op4_out_reg[18]_0 [2]),
        .I1(\SP_reg[18]_0 [2]),
        .I2(\VR_reg[15]_0 [2]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[8]_i_1__18 
       (.I0(\op4_out_reg[18]_0 [3]),
        .I1(\SP_reg[18]_0 [3]),
        .I2(\VR_reg[15]_0 [3]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[9]_i_1__18 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [4]),
        .I2(\VR_reg[15]_0 [4]),
        .O(D[9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [6]),
        .Q(\SP_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [7]),
        .Q(\SP_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [8]),
        .Q(\SP_reg[18]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [9]),
        .Q(\SP_reg[18]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [10]),
        .Q(\SP_reg[18]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [11]),
        .Q(\SP_reg[18]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[0]),
        .Q(SP1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[1]),
        .Q(SP1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [0]),
        .Q(SP1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [1]),
        .Q(\SP_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [2]),
        .Q(\SP_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [3]),
        .Q(\SP_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [4]),
        .Q(\SP_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [5]),
        .Q(\SP_reg[18]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \VR[19]_i_1__1 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(VR1),
        .I2(\SP_reg[18]_0 [10]),
        .O(\op4_out_reg[18]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[3]_i_1__13 
       (.I0(SP1[2]),
        .I1(op4_out[2]),
        .O(\op4_out_reg[18]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[4]_i_1__11 
       (.I0(SP1[3]),
        .I1(op4_out[3]),
        .O(\op4_out_reg[18]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[5]_i_1__18 
       (.I0(SP1[4]),
        .I1(op4_out[4]),
        .O(\op4_out_reg[18]_1 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[10]),
        .Q(\VR_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[11]),
        .Q(\VR_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[12]),
        .Q(\VR_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[13]),
        .Q(\VR_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[14]),
        .Q(\VR_reg[15]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[15]),
        .Q(\VR_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[18]_0 [2]),
        .Q(VR1));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[18]_0 [0]),
        .Q(\VR_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[18]_0 [1]),
        .Q(\VR_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(\VR_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(\VR_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[9]),
        .Q(\VR_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [0]),
        .Q(D[0]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [9]),
        .Q(\op4_out_reg[18]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [1]),
        .Q(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [2]),
        .Q(op4_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [3]),
        .Q(op4_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [4]),
        .Q(op4_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [5]),
        .Q(\op4_out_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [6]),
        .Q(\op4_out_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [7]),
        .Q(\op4_out_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [8]),
        .Q(\op4_out_reg[18]_0 [3]));
endmodule

(* ORIG_REF_NAME = "STEP1" *) 
module STEP1_376
   (D,
    \op4_out_reg[18]_0 ,
    \SP_reg[18]_0 ,
    \VR_reg[18]_0 ,
    \SP_reg[4]_0 ,
    Q,
    \VR_reg[18]_1 ,
    \VR_reg[18]_2 ,
    \SP_reg[18]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \VR_reg[6]_0 ,
    \op4_out_reg[18]_1 );
  output [18:0]D;
  output [6:0]\op4_out_reg[18]_0 ;
  output [12:0]\SP_reg[18]_0 ;
  output [13:0]\VR_reg[18]_0 ;
  output [2:0]\SP_reg[4]_0 ;
  input [9:0]Q;
  input [9:0]\VR_reg[18]_1 ;
  input [11:0]\VR_reg[18]_2 ;
  input [13:0]\SP_reg[18]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [1:0]\VR_reg[6]_0 ;
  input [11:0]\op4_out_reg[18]_1 ;

  wire [18:0]D;
  wire [9:0]Q;
  wire [4:2]SP1;
  wire [12:0]\SP_reg[18]_0 ;
  wire [13:0]\SP_reg[18]_1 ;
  wire [2:0]\SP_reg[4]_0 ;
  wire [13:0]\VR_reg[18]_0 ;
  wire [9:0]\VR_reg[18]_1 ;
  wire [11:0]\VR_reg[18]_2 ;
  wire [1:0]\VR_reg[6]_0 ;
  wire clk_IBUF_BUFG;
  wire [4:2]op4_out;
  wire [6:0]\op4_out_reg[18]_0 ;
  wire [11:0]\op4_out_reg[18]_1 ;
  wire rst_IBUF;
  wire [18:7]vr_int;

  FA_399 \FA_f[10].FA_i 
       (.D(vr_int[11]),
        .Q(Q[6]),
        .\VR_reg[11] (\VR_reg[18]_1 [4]),
        .\VR_reg[11]_0 (\VR_reg[18]_2 [4]));
  FA_400 \FA_f[11].FA_i 
       (.D(vr_int[12]),
        .Q(Q[7]),
        .\VR_reg[12] (\VR_reg[18]_1 [5]),
        .\VR_reg[12]_0 (\VR_reg[18]_2 [5]));
  FA_401 \FA_f[12].FA_i 
       (.D(vr_int[13]),
        .Q(Q[8]),
        .\VR_reg[13] (\VR_reg[18]_1 [6]),
        .\VR_reg[13]_0 (\VR_reg[18]_2 [6]));
  FA_402 \FA_f[13].FA_i 
       (.D(vr_int[14]),
        .Q(Q[9]),
        .\VR_reg[14] (\VR_reg[18]_1 [7]),
        .\VR_reg[14]_0 (\VR_reg[18]_2 [7]));
  FA_403 \FA_f[14].FA_i 
       (.D(vr_int[15]),
        .Q(Q[9]),
        .\VR_reg[15] (\VR_reg[18]_1 [8]),
        .\VR_reg[15]_0 (\VR_reg[18]_2 [8]));
  FA_404 \FA_f[15].FA_i 
       (.D(vr_int[16]),
        .Q(Q[9]),
        .\VR_reg[16] (\VR_reg[18]_1 [9]),
        .\VR_reg[16]_0 (\VR_reg[18]_2 [9]));
  FA_405 \FA_f[16].FA_i 
       (.D(vr_int[17]),
        .Q(Q[9]),
        .\VR_reg[17] (\VR_reg[18]_1 [9]),
        .\VR_reg[17]_0 (\VR_reg[18]_2 [10]));
  FA_406 \FA_f[17].FA_i 
       (.D(vr_int[18]),
        .Q(Q[9]),
        .\VR_reg[18] (\VR_reg[18]_1 [9]),
        .\VR_reg[18]_0 (\VR_reg[18]_2 [11]));
  FA_407 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .Q(Q[2]),
        .\VR_reg[7] (\VR_reg[18]_1 [0]),
        .\VR_reg[7]_0 (\VR_reg[18]_2 [0]));
  FA_408 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .Q(Q[3]),
        .\VR_reg[8] (\VR_reg[18]_1 [1]),
        .\VR_reg[8]_0 (\VR_reg[18]_2 [1]));
  FA_409 \FA_f[8].FA_i 
       (.D(vr_int[9]),
        .Q(Q[4]),
        .\VR_reg[9] (\VR_reg[18]_1 [2]),
        .\VR_reg[9]_0 (\VR_reg[18]_2 [2]));
  FA_410 \FA_f[9].FA_i 
       (.D(vr_int[10]),
        .Q(Q[5]),
        .\VR_reg[10] (\VR_reg[18]_1 [3]),
        .\VR_reg[10]_0 (\VR_reg[18]_2 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[10]_i_1__14 
       (.I0(\op4_out_reg[18]_0 [5]),
        .I1(\SP_reg[18]_0 [5]),
        .I2(\VR_reg[18]_0 [5]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[11]_i_1__14 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [6]),
        .I2(\VR_reg[18]_0 [6]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[12]_i_1__14 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [7]),
        .I2(\VR_reg[18]_0 [7]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[13]_i_1__14 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [8]),
        .I2(\VR_reg[18]_0 [8]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[14]_i_1__14 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [9]),
        .I2(\VR_reg[18]_0 [9]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[15]_i_1__12 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [10]),
        .I2(\VR_reg[18]_0 [10]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[16]_i_1__10 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [11]),
        .I2(\VR_reg[18]_0 [11]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[17]_i_1__3 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [12]),
        .I2(\VR_reg[18]_0 [12]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[19]_i_1__5 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [12]),
        .I2(\VR_reg[18]_0 [13]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[2]_i_1__27 
       (.I0(op4_out[2]),
        .I1(SP1[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[3]_i_1__25 
       (.I0(op4_out[3]),
        .I1(SP1[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[4]_i_1__29 
       (.I0(op4_out[4]),
        .I1(SP1[4]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[5]_i_1__28 
       (.I0(\op4_out_reg[18]_0 [0]),
        .I1(\SP_reg[18]_0 [0]),
        .I2(\VR_reg[18]_0 [0]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__28 
       (.I0(\op4_out_reg[18]_0 [1]),
        .I1(\SP_reg[18]_0 [1]),
        .I2(\VR_reg[18]_0 [1]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__27 
       (.I0(\op4_out_reg[18]_0 [2]),
        .I1(\SP_reg[18]_0 [2]),
        .I2(\VR_reg[18]_0 [2]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[8]_i_1__14 
       (.I0(\op4_out_reg[18]_0 [3]),
        .I1(\SP_reg[18]_0 [3]),
        .I2(\VR_reg[18]_0 [3]),
        .O(D[8]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[9]_i_1__14 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [4]),
        .I2(\VR_reg[18]_0 [4]),
        .O(D[9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [6]),
        .Q(\SP_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [7]),
        .Q(\SP_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [8]),
        .Q(\SP_reg[18]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [9]),
        .Q(\SP_reg[18]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [10]),
        .Q(\SP_reg[18]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [11]),
        .Q(\SP_reg[18]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [12]),
        .Q(\SP_reg[18]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [13]),
        .Q(\SP_reg[18]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[0]),
        .Q(SP1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[1]),
        .Q(SP1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [0]),
        .Q(SP1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [1]),
        .Q(\SP_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [2]),
        .Q(\SP_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [3]),
        .Q(\SP_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [4]),
        .Q(\SP_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [5]),
        .Q(\SP_reg[18]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[3]_i_1__11 
       (.I0(SP1[2]),
        .I1(op4_out[2]),
        .O(\SP_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[4]_i_1__9 
       (.I0(SP1[3]),
        .I1(op4_out[3]),
        .O(\SP_reg[4]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[5]_i_1__14 
       (.I0(SP1[4]),
        .I1(op4_out[4]),
        .O(\SP_reg[4]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[10]),
        .Q(\VR_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[11]),
        .Q(\VR_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[12]),
        .Q(\VR_reg[18]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[13]),
        .Q(\VR_reg[18]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[14]),
        .Q(\VR_reg[18]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[15]),
        .Q(\VR_reg[18]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[16]),
        .Q(\VR_reg[18]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[17]),
        .Q(\VR_reg[18]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[18]),
        .Q(\VR_reg[18]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[6]_0 [0]),
        .Q(\VR_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[6]_0 [1]),
        .Q(\VR_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(\VR_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(\VR_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[9]),
        .Q(\VR_reg[18]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [0]),
        .Q(D[0]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [10]),
        .Q(\op4_out_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [11]),
        .Q(\op4_out_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [1]),
        .Q(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [2]),
        .Q(op4_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [3]),
        .Q(op4_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [4]),
        .Q(op4_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [5]),
        .Q(\op4_out_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [6]),
        .Q(\op4_out_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [7]),
        .Q(\op4_out_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [8]),
        .Q(\op4_out_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [9]),
        .Q(\op4_out_reg[18]_0 [4]));
endmodule

(* ORIG_REF_NAME = "STEP1_3" *) 
module STEP1_3_411
   (\SP_reg[18]_0 ,
    \VR_reg[18]_0 ,
    Q,
    \VR_reg[18]_1 ,
    \VR_reg[18]_2 ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [17:0]\SP_reg[18]_0 ;
  output [17:0]\VR_reg[18]_0 ;
  input [17:0]Q;
  input [17:0]\VR_reg[18]_1 ;
  input [17:0]\VR_reg[18]_2 ;
  input [17:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [17:0]D;
  wire [17:0]Q;
  wire [17:0]\SP_reg[18]_0 ;
  wire [17:0]\VR_reg[18]_0 ;
  wire [17:0]\VR_reg[18]_1 ;
  wire [17:0]\VR_reg[18]_2 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;
  wire [18:1]vr_int;

  FA_419 \FA_f[0].FA_i 
       (.D(vr_int[1]),
        .Q(Q[0]),
        .\VR_reg[1] (\VR_reg[18]_1 [0]),
        .\VR_reg[1]_0 (\VR_reg[18]_2 [0]));
  FA_420 \FA_f[10].FA_i 
       (.D(vr_int[11]),
        .Q(Q[10]),
        .\VR_reg[11] (\VR_reg[18]_1 [10]),
        .\VR_reg[11]_0 (\VR_reg[18]_2 [10]));
  FA_421 \FA_f[11].FA_i 
       (.D(vr_int[12]),
        .Q(Q[11]),
        .\VR_reg[12] (\VR_reg[18]_1 [11]),
        .\VR_reg[12]_0 (\VR_reg[18]_2 [11]));
  FA_422 \FA_f[12].FA_i 
       (.D(vr_int[13]),
        .Q(Q[12]),
        .\VR_reg[13] (\VR_reg[18]_1 [12]),
        .\VR_reg[13]_0 (\VR_reg[18]_2 [12]));
  FA_423 \FA_f[13].FA_i 
       (.D(vr_int[14]),
        .Q(Q[13]),
        .\VR_reg[14] (\VR_reg[18]_1 [13]),
        .\VR_reg[14]_0 (\VR_reg[18]_2 [13]));
  FA_424 \FA_f[14].FA_i 
       (.D(vr_int[15]),
        .Q(Q[14]),
        .\VR_reg[15] (\VR_reg[18]_1 [14]),
        .\VR_reg[15]_0 (\VR_reg[18]_2 [14]));
  FA_425 \FA_f[15].FA_i 
       (.D(vr_int[16]),
        .Q(Q[15]),
        .\VR_reg[16] (\VR_reg[18]_1 [15]),
        .\VR_reg[16]_0 (\VR_reg[18]_2 [15]));
  FA_426 \FA_f[16].FA_i 
       (.D(vr_int[17]),
        .Q(Q[16]),
        .\VR_reg[17] (\VR_reg[18]_1 [16]),
        .\VR_reg[17]_0 (\VR_reg[18]_2 [16]));
  FA_427 \FA_f[17].FA_i 
       (.D(vr_int[18]),
        .Q(Q[17]),
        .\VR_reg[18] (\VR_reg[18]_1 [17]),
        .\VR_reg[18]_0 (\VR_reg[18]_2 [17]));
  FA_428 \FA_f[1].FA_i 
       (.D(vr_int[2]),
        .Q(Q[1]),
        .\VR_reg[2] (\VR_reg[18]_1 [1]),
        .\VR_reg[2]_0 (\VR_reg[18]_2 [1]));
  FA_429 \FA_f[2].FA_i 
       (.D(vr_int[3]),
        .Q(Q[2]),
        .\VR_reg[3] (\VR_reg[18]_1 [2]),
        .\VR_reg[3]_0 (\VR_reg[18]_2 [2]));
  FA_430 \FA_f[3].FA_i 
       (.D(vr_int[4]),
        .Q(Q[3]),
        .\VR_reg[4] (\VR_reg[18]_1 [3]),
        .\VR_reg[4]_0 (\VR_reg[18]_2 [3]));
  FA_431 \FA_f[4].FA_i 
       (.D(vr_int[5]),
        .Q(Q[4]),
        .\VR_reg[5] (\VR_reg[18]_1 [4]),
        .\VR_reg[5]_0 (\VR_reg[18]_2 [4]));
  FA_432 \FA_f[5].FA_i 
       (.D(vr_int[6]),
        .Q(Q[5]),
        .\VR_reg[6] (\VR_reg[18]_1 [5]),
        .\VR_reg[6]_0 (\VR_reg[18]_2 [5]));
  FA_433 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .Q(Q[6]),
        .\VR_reg[7] (\VR_reg[18]_1 [6]),
        .\VR_reg[7]_0 (\VR_reg[18]_2 [6]));
  FA_434 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .Q(Q[7]),
        .\VR_reg[8] (\VR_reg[18]_1 [7]),
        .\VR_reg[8]_0 (\VR_reg[18]_2 [7]));
  FA_435 \FA_f[8].FA_i 
       (.D(vr_int[9]),
        .Q(Q[8]),
        .\VR_reg[9] (\VR_reg[18]_1 [8]),
        .\VR_reg[9]_0 (\VR_reg[18]_2 [8]));
  FA_436 \FA_f[9].FA_i 
       (.D(vr_int[10]),
        .Q(Q[9]),
        .\VR_reg[10] (\VR_reg[18]_1 [9]),
        .\VR_reg[10]_0 (\VR_reg[18]_2 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(\SP_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[10]),
        .Q(\SP_reg[18]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[11]),
        .Q(\SP_reg[18]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[12]),
        .Q(\SP_reg[18]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[13]),
        .Q(\SP_reg[18]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[14]),
        .Q(\SP_reg[18]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[15]),
        .Q(\SP_reg[18]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[16]),
        .Q(\SP_reg[18]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[17]),
        .Q(\SP_reg[18]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(\SP_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(\SP_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(\SP_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(\SP_reg[18]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(\SP_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(\SP_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(\SP_reg[18]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(\SP_reg[18]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(\SP_reg[18]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[10]),
        .Q(\VR_reg[18]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[11]),
        .Q(\VR_reg[18]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[12]),
        .Q(\VR_reg[18]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[13]),
        .Q(\VR_reg[18]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[14]),
        .Q(\VR_reg[18]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[15]),
        .Q(\VR_reg[18]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[16]),
        .Q(\VR_reg[18]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[17]),
        .Q(\VR_reg[18]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[18]),
        .Q(\VR_reg[18]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[1]),
        .Q(\VR_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[2]),
        .Q(\VR_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[3]),
        .Q(\VR_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[4]),
        .Q(\VR_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[5]),
        .Q(\VR_reg[18]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[6]),
        .Q(\VR_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(\VR_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(\VR_reg[18]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[9]),
        .Q(\VR_reg[18]_0 [8]));
endmodule

(* ORIG_REF_NAME = "STEP1_3" *) 
module STEP1_3_598
   (\SP_reg[18]_0 ,
    \VR_reg[18]_0 ,
    Q,
    \VR_reg[18]_1 ,
    \VR_reg[18]_2 ,
    D,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [17:0]\SP_reg[18]_0 ;
  output [17:0]\VR_reg[18]_0 ;
  input [17:0]Q;
  input [17:0]\VR_reg[18]_1 ;
  input [17:0]\VR_reg[18]_2 ;
  input [17:0]D;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [17:0]D;
  wire [17:0]Q;
  wire [17:0]\SP_reg[18]_0 ;
  wire [17:0]\VR_reg[18]_0 ;
  wire [17:0]\VR_reg[18]_1 ;
  wire [17:0]\VR_reg[18]_2 ;
  wire clk_IBUF_BUFG;
  wire rst_IBUF;
  wire [18:1]vr_int;

  FA_606 \FA_f[0].FA_i 
       (.D(vr_int[1]),
        .Q(Q[0]),
        .\VR_reg[1] (\VR_reg[18]_1 [0]),
        .\VR_reg[1]_0 (\VR_reg[18]_2 [0]));
  FA_607 \FA_f[10].FA_i 
       (.D(vr_int[11]),
        .Q(Q[10]),
        .\VR_reg[11] (\VR_reg[18]_1 [10]),
        .\VR_reg[11]_0 (\VR_reg[18]_2 [10]));
  FA_608 \FA_f[11].FA_i 
       (.D(vr_int[12]),
        .Q(Q[11]),
        .\VR_reg[12] (\VR_reg[18]_1 [11]),
        .\VR_reg[12]_0 (\VR_reg[18]_2 [11]));
  FA_609 \FA_f[12].FA_i 
       (.D(vr_int[13]),
        .Q(Q[12]),
        .\VR_reg[13] (\VR_reg[18]_1 [12]),
        .\VR_reg[13]_0 (\VR_reg[18]_2 [12]));
  FA_610 \FA_f[13].FA_i 
       (.D(vr_int[14]),
        .Q(Q[13]),
        .\VR_reg[14] (\VR_reg[18]_1 [13]),
        .\VR_reg[14]_0 (\VR_reg[18]_2 [13]));
  FA_611 \FA_f[14].FA_i 
       (.D(vr_int[15]),
        .Q(Q[14]),
        .\VR_reg[15] (\VR_reg[18]_1 [14]),
        .\VR_reg[15]_0 (\VR_reg[18]_2 [14]));
  FA_612 \FA_f[15].FA_i 
       (.D(vr_int[16]),
        .Q(Q[15]),
        .\VR_reg[16] (\VR_reg[18]_1 [15]),
        .\VR_reg[16]_0 (\VR_reg[18]_2 [15]));
  FA_613 \FA_f[16].FA_i 
       (.D(vr_int[17]),
        .Q(Q[16]),
        .\VR_reg[17] (\VR_reg[18]_1 [16]),
        .\VR_reg[17]_0 (\VR_reg[18]_2 [16]));
  FA_614 \FA_f[17].FA_i 
       (.D(vr_int[18]),
        .Q(Q[17]),
        .\VR_reg[18] (\VR_reg[18]_1 [17]),
        .\VR_reg[18]_0 (\VR_reg[18]_2 [17]));
  FA_615 \FA_f[1].FA_i 
       (.D(vr_int[2]),
        .Q(Q[1]),
        .\VR_reg[2] (\VR_reg[18]_1 [1]),
        .\VR_reg[2]_0 (\VR_reg[18]_2 [1]));
  FA_616 \FA_f[2].FA_i 
       (.D(vr_int[3]),
        .Q(Q[2]),
        .\VR_reg[3] (\VR_reg[18]_1 [2]),
        .\VR_reg[3]_0 (\VR_reg[18]_2 [2]));
  FA_617 \FA_f[3].FA_i 
       (.D(vr_int[4]),
        .Q(Q[3]),
        .\VR_reg[4] (\VR_reg[18]_1 [3]),
        .\VR_reg[4]_0 (\VR_reg[18]_2 [3]));
  FA_618 \FA_f[4].FA_i 
       (.D(vr_int[5]),
        .Q(Q[4]),
        .\VR_reg[5] (\VR_reg[18]_1 [4]),
        .\VR_reg[5]_0 (\VR_reg[18]_2 [4]));
  FA_619 \FA_f[5].FA_i 
       (.D(vr_int[6]),
        .Q(Q[5]),
        .\VR_reg[6] (\VR_reg[18]_1 [5]),
        .\VR_reg[6]_0 (\VR_reg[18]_2 [5]));
  FA_620 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .Q(Q[6]),
        .\VR_reg[7] (\VR_reg[18]_1 [6]),
        .\VR_reg[7]_0 (\VR_reg[18]_2 [6]));
  FA_621 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .Q(Q[7]),
        .\VR_reg[8] (\VR_reg[18]_1 [7]),
        .\VR_reg[8]_0 (\VR_reg[18]_2 [7]));
  FA_622 \FA_f[8].FA_i 
       (.D(vr_int[9]),
        .Q(Q[8]),
        .\VR_reg[9] (\VR_reg[18]_1 [8]),
        .\VR_reg[9]_0 (\VR_reg[18]_2 [8]));
  FA_623 \FA_f[9].FA_i 
       (.D(vr_int[10]),
        .Q(Q[9]),
        .\VR_reg[10] (\VR_reg[18]_1 [9]),
        .\VR_reg[10]_0 (\VR_reg[18]_2 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(\SP_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[10]),
        .Q(\SP_reg[18]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[11]),
        .Q(\SP_reg[18]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[12]),
        .Q(\SP_reg[18]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[13]),
        .Q(\SP_reg[18]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[14]),
        .Q(\SP_reg[18]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[15]),
        .Q(\SP_reg[18]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[16]),
        .Q(\SP_reg[18]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[17]),
        .Q(\SP_reg[18]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(\SP_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(\SP_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(\SP_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[4]),
        .Q(\SP_reg[18]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[5]),
        .Q(\SP_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[6]),
        .Q(\SP_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[7]),
        .Q(\SP_reg[18]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[8]),
        .Q(\SP_reg[18]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[9]),
        .Q(\SP_reg[18]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[10]),
        .Q(\VR_reg[18]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[11]),
        .Q(\VR_reg[18]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[12]),
        .Q(\VR_reg[18]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[13]),
        .Q(\VR_reg[18]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[14]),
        .Q(\VR_reg[18]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[15]),
        .Q(\VR_reg[18]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[16]),
        .Q(\VR_reg[18]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[17]),
        .Q(\VR_reg[18]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[18]),
        .Q(\VR_reg[18]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[1]),
        .Q(\VR_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[2]),
        .Q(\VR_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[3]),
        .Q(\VR_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[4]),
        .Q(\VR_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[5]),
        .Q(\VR_reg[18]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[6]),
        .Q(\VR_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(\VR_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(\VR_reg[18]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[9]),
        .Q(\VR_reg[18]_0 [8]));
endmodule

(* ORIG_REF_NAME = "STEP1" *) 
module STEP1_479
   (D,
    \op4_out_reg[18]_0 ,
    \SP_reg[18]_0 ,
    \VR_reg[18]_0 ,
    \SP_reg[4]_0 ,
    Q,
    \VR_reg[18]_1 ,
    \VR_reg[18]_2 ,
    \SP_reg[18]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \VR_reg[6]_0 ,
    \op4_out_reg[18]_1 );
  output [18:0]D;
  output [6:0]\op4_out_reg[18]_0 ;
  output [12:0]\SP_reg[18]_0 ;
  output [13:0]\VR_reg[18]_0 ;
  output [2:0]\SP_reg[4]_0 ;
  input [9:0]Q;
  input [9:0]\VR_reg[18]_1 ;
  input [11:0]\VR_reg[18]_2 ;
  input [13:0]\SP_reg[18]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [1:0]\VR_reg[6]_0 ;
  input [11:0]\op4_out_reg[18]_1 ;

  wire [18:0]D;
  wire [9:0]Q;
  wire [4:2]SP1;
  wire [12:0]\SP_reg[18]_0 ;
  wire [13:0]\SP_reg[18]_1 ;
  wire [2:0]\SP_reg[4]_0 ;
  wire [13:0]\VR_reg[18]_0 ;
  wire [9:0]\VR_reg[18]_1 ;
  wire [11:0]\VR_reg[18]_2 ;
  wire [1:0]\VR_reg[6]_0 ;
  wire clk_IBUF_BUFG;
  wire [4:2]op4_out;
  wire [6:0]\op4_out_reg[18]_0 ;
  wire [11:0]\op4_out_reg[18]_1 ;
  wire rst_IBUF;
  wire [18:7]vr_int;

  FA_502 \FA_f[10].FA_i 
       (.D(vr_int[11]),
        .Q(Q[6]),
        .\VR_reg[11] (\VR_reg[18]_1 [4]),
        .\VR_reg[11]_0 (\VR_reg[18]_2 [4]));
  FA_503 \FA_f[11].FA_i 
       (.D(vr_int[12]),
        .Q(Q[7]),
        .\VR_reg[12] (\VR_reg[18]_1 [5]),
        .\VR_reg[12]_0 (\VR_reg[18]_2 [5]));
  FA_504 \FA_f[12].FA_i 
       (.D(vr_int[13]),
        .Q(Q[8]),
        .\VR_reg[13] (\VR_reg[18]_1 [6]),
        .\VR_reg[13]_0 (\VR_reg[18]_2 [6]));
  FA_505 \FA_f[13].FA_i 
       (.D(vr_int[14]),
        .Q(Q[9]),
        .\VR_reg[14] (\VR_reg[18]_1 [7]),
        .\VR_reg[14]_0 (\VR_reg[18]_2 [7]));
  FA_506 \FA_f[14].FA_i 
       (.D(vr_int[15]),
        .Q(Q[9]),
        .\VR_reg[15] (\VR_reg[18]_1 [8]),
        .\VR_reg[15]_0 (\VR_reg[18]_2 [8]));
  FA_507 \FA_f[15].FA_i 
       (.D(vr_int[16]),
        .Q(Q[9]),
        .\VR_reg[16] (\VR_reg[18]_1 [9]),
        .\VR_reg[16]_0 (\VR_reg[18]_2 [9]));
  FA_508 \FA_f[16].FA_i 
       (.D(vr_int[17]),
        .Q(Q[9]),
        .\VR_reg[17] (\VR_reg[18]_1 [9]),
        .\VR_reg[17]_0 (\VR_reg[18]_2 [10]));
  FA_509 \FA_f[17].FA_i 
       (.D(vr_int[18]),
        .Q(Q[9]),
        .\VR_reg[18] (\VR_reg[18]_1 [9]),
        .\VR_reg[18]_0 (\VR_reg[18]_2 [11]));
  FA_510 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .Q(Q[2]),
        .\VR_reg[7] (\VR_reg[18]_1 [0]),
        .\VR_reg[7]_0 (\VR_reg[18]_2 [0]));
  FA_511 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .Q(Q[3]),
        .\VR_reg[8] (\VR_reg[18]_1 [1]),
        .\VR_reg[8]_0 (\VR_reg[18]_2 [1]));
  FA_512 \FA_f[8].FA_i 
       (.D(vr_int[9]),
        .Q(Q[4]),
        .\VR_reg[9] (\VR_reg[18]_1 [2]),
        .\VR_reg[9]_0 (\VR_reg[18]_2 [2]));
  FA_513 \FA_f[9].FA_i 
       (.D(vr_int[10]),
        .Q(Q[5]),
        .\VR_reg[10] (\VR_reg[18]_1 [3]),
        .\VR_reg[10]_0 (\VR_reg[18]_2 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[10]_i_1__9 
       (.I0(\op4_out_reg[18]_0 [5]),
        .I1(\SP_reg[18]_0 [5]),
        .I2(\VR_reg[18]_0 [5]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[11]_i_1__9 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [6]),
        .I2(\VR_reg[18]_0 [6]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[12]_i_1__9 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [7]),
        .I2(\VR_reg[18]_0 [7]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[13]_i_1__9 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [8]),
        .I2(\VR_reg[18]_0 [8]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[14]_i_1__9 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [9]),
        .I2(\VR_reg[18]_0 [9]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[15]_i_1__8 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [10]),
        .I2(\VR_reg[18]_0 [10]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[16]_i_1__7 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [11]),
        .I2(\VR_reg[18]_0 [11]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[17]_i_1__2 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [12]),
        .I2(\VR_reg[18]_0 [12]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[19]_i_1__3 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [12]),
        .I2(\VR_reg[18]_0 [13]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[2]_i_1__20 
       (.I0(op4_out[2]),
        .I1(SP1[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[3]_i_1__18 
       (.I0(op4_out[3]),
        .I1(SP1[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[4]_i_1__20 
       (.I0(op4_out[4]),
        .I1(SP1[4]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[5]_i_1__19 
       (.I0(\op4_out_reg[18]_0 [0]),
        .I1(\SP_reg[18]_0 [0]),
        .I2(\VR_reg[18]_0 [0]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__19 
       (.I0(\op4_out_reg[18]_0 [1]),
        .I1(\SP_reg[18]_0 [1]),
        .I2(\VR_reg[18]_0 [1]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__18 
       (.I0(\op4_out_reg[18]_0 [2]),
        .I1(\SP_reg[18]_0 [2]),
        .I2(\VR_reg[18]_0 [2]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[8]_i_1__9 
       (.I0(\op4_out_reg[18]_0 [3]),
        .I1(\SP_reg[18]_0 [3]),
        .I2(\VR_reg[18]_0 [3]),
        .O(D[8]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[9]_i_1__9 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [4]),
        .I2(\VR_reg[18]_0 [4]),
        .O(D[9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [6]),
        .Q(\SP_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [7]),
        .Q(\SP_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [8]),
        .Q(\SP_reg[18]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [9]),
        .Q(\SP_reg[18]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [10]),
        .Q(\SP_reg[18]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [11]),
        .Q(\SP_reg[18]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [12]),
        .Q(\SP_reg[18]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [13]),
        .Q(\SP_reg[18]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[0]),
        .Q(SP1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[1]),
        .Q(SP1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [0]),
        .Q(SP1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [1]),
        .Q(\SP_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [2]),
        .Q(\SP_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [3]),
        .Q(\SP_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [4]),
        .Q(\SP_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [5]),
        .Q(\SP_reg[18]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[3]_i_1__9 
       (.I0(SP1[2]),
        .I1(op4_out[2]),
        .O(\SP_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[4]_i_1__7 
       (.I0(SP1[3]),
        .I1(op4_out[3]),
        .O(\SP_reg[4]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[5]_i_1__10 
       (.I0(SP1[4]),
        .I1(op4_out[4]),
        .O(\SP_reg[4]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[10]),
        .Q(\VR_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[11]),
        .Q(\VR_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[12]),
        .Q(\VR_reg[18]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[13]),
        .Q(\VR_reg[18]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[14]),
        .Q(\VR_reg[18]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[15]),
        .Q(\VR_reg[18]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[16]),
        .Q(\VR_reg[18]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[17]),
        .Q(\VR_reg[18]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[18]),
        .Q(\VR_reg[18]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[6]_0 [0]),
        .Q(\VR_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[6]_0 [1]),
        .Q(\VR_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(\VR_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(\VR_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[9]),
        .Q(\VR_reg[18]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [0]),
        .Q(D[0]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [10]),
        .Q(\op4_out_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [11]),
        .Q(\op4_out_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [1]),
        .Q(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [2]),
        .Q(op4_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [3]),
        .Q(op4_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [4]),
        .Q(op4_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [5]),
        .Q(\op4_out_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [6]),
        .Q(\op4_out_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [7]),
        .Q(\op4_out_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [8]),
        .Q(\op4_out_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [9]),
        .Q(\op4_out_reg[18]_0 [4]));
endmodule

(* ORIG_REF_NAME = "STEP1" *) 
module STEP1_524
   (D,
    \op4_out_reg[18]_0 ,
    \SP_reg[18]_0 ,
    \VR_reg[15]_0 ,
    \op4_out_reg[18]_1 ,
    Q,
    \VR_reg[15]_1 ,
    \VR_reg[15]_2 ,
    \SP_reg[18]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \VR_reg[18]_0 ,
    \op4_out_reg[18]_2 );
  output [16:0]D;
  output [4:0]\op4_out_reg[18]_0 ;
  output [10:0]\SP_reg[18]_0 ;
  output [10:0]\VR_reg[15]_0 ;
  output [3:0]\op4_out_reg[18]_1 ;
  input [7:0]Q;
  input [7:0]\VR_reg[15]_1 ;
  input [8:0]\VR_reg[15]_2 ;
  input [11:0]\SP_reg[18]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [2:0]\VR_reg[18]_0 ;
  input [9:0]\op4_out_reg[18]_2 ;

  wire [16:0]D;
  wire [7:0]Q;
  wire [4:2]SP1;
  wire [10:0]\SP_reg[18]_0 ;
  wire [11:0]\SP_reg[18]_1 ;
  wire [18:18]VR1;
  wire [10:0]\VR_reg[15]_0 ;
  wire [7:0]\VR_reg[15]_1 ;
  wire [8:0]\VR_reg[15]_2 ;
  wire [2:0]\VR_reg[18]_0 ;
  wire clk_IBUF_BUFG;
  wire [4:2]op4_out;
  wire [4:0]\op4_out_reg[18]_0 ;
  wire [3:0]\op4_out_reg[18]_1 ;
  wire [9:0]\op4_out_reg[18]_2 ;
  wire rst_IBUF;
  wire [15:7]vr_int;

  FA_544 \FA_f[10].FA_i 
       (.D(vr_int[11]),
        .Q(Q[6]),
        .\VR_reg[11] (\VR_reg[15]_1 [4]),
        .\VR_reg[11]_0 (\VR_reg[15]_2 [4]));
  FA_545 \FA_f[11].FA_i 
       (.D(vr_int[12]),
        .Q(Q[7]),
        .\VR_reg[12] (\VR_reg[15]_1 [5]),
        .\VR_reg[12]_0 (\VR_reg[15]_2 [5]));
  FA_546 \FA_f[12].FA_i 
       (.D(vr_int[13]),
        .Q(Q[7]),
        .\VR_reg[13] (\VR_reg[15]_1 [6]),
        .\VR_reg[13]_0 (\VR_reg[15]_2 [6]));
  FA_547 \FA_f[13].FA_i 
       (.D(vr_int[14]),
        .Q(Q[7]),
        .\VR_reg[14] (\VR_reg[15]_1 [7]),
        .\VR_reg[14]_0 (\VR_reg[15]_2 [7]));
  FA_548 \FA_f[14].FA_i 
       (.D(vr_int[15]),
        .Q(Q[7]),
        .\VR_reg[15] (\VR_reg[15]_1 [7]),
        .\VR_reg[15]_0 (\VR_reg[15]_2 [8]));
  FA_549 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .Q(Q[2]),
        .\VR_reg[7] (\VR_reg[15]_1 [0]),
        .\VR_reg[7]_0 (\VR_reg[15]_2 [0]));
  FA_550 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .Q(Q[3]),
        .\VR_reg[8] (\VR_reg[15]_1 [1]),
        .\VR_reg[8]_0 (\VR_reg[15]_2 [1]));
  FA_551 \FA_f[8].FA_i 
       (.D(vr_int[9]),
        .Q(Q[4]),
        .\VR_reg[9] (\VR_reg[15]_1 [2]),
        .\VR_reg[9]_0 (\VR_reg[15]_2 [2]));
  FA_552 \FA_f[9].FA_i 
       (.D(vr_int[10]),
        .Q(Q[5]),
        .\VR_reg[10] (\VR_reg[15]_1 [3]),
        .\VR_reg[10]_0 (\VR_reg[15]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[10]_i_1__11 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [5]),
        .I2(\VR_reg[15]_0 [5]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[11]_i_1__11 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [6]),
        .I2(\VR_reg[15]_0 [6]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[12]_i_1__11 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [7]),
        .I2(\VR_reg[15]_0 [7]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[13]_i_1__11 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [8]),
        .I2(\VR_reg[15]_0 [8]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[14]_i_1__11 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [9]),
        .I2(\VR_reg[15]_0 [9]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[15]_i_1__9 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [10]),
        .I2(\VR_reg[15]_0 [10]),
        .O(D[15]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[19]_i_1__4 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [10]),
        .I2(VR1),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[2]_i_1__21 
       (.I0(op4_out[2]),
        .I1(SP1[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[3]_i_1__19 
       (.I0(op4_out[3]),
        .I1(SP1[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[4]_i_1__22 
       (.I0(op4_out[4]),
        .I1(SP1[4]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[5]_i_1__21 
       (.I0(\op4_out_reg[18]_0 [0]),
        .I1(\SP_reg[18]_0 [0]),
        .I2(\VR_reg[15]_0 [0]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__21 
       (.I0(\op4_out_reg[18]_0 [1]),
        .I1(\SP_reg[18]_0 [1]),
        .I2(\VR_reg[15]_0 [1]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__20 
       (.I0(\op4_out_reg[18]_0 [2]),
        .I1(\SP_reg[18]_0 [2]),
        .I2(\VR_reg[15]_0 [2]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[8]_i_1__11 
       (.I0(\op4_out_reg[18]_0 [3]),
        .I1(\SP_reg[18]_0 [3]),
        .I2(\VR_reg[15]_0 [3]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[9]_i_1__11 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [4]),
        .I2(\VR_reg[15]_0 [4]),
        .O(D[9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [6]),
        .Q(\SP_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [7]),
        .Q(\SP_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [8]),
        .Q(\SP_reg[18]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [9]),
        .Q(\SP_reg[18]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [10]),
        .Q(\SP_reg[18]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [11]),
        .Q(\SP_reg[18]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[0]),
        .Q(SP1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[1]),
        .Q(SP1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [0]),
        .Q(SP1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [1]),
        .Q(\SP_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [2]),
        .Q(\SP_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [3]),
        .Q(\SP_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [4]),
        .Q(\SP_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [5]),
        .Q(\SP_reg[18]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \VR[19]_i_1__0 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(VR1),
        .I2(\SP_reg[18]_0 [10]),
        .O(\op4_out_reg[18]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[3]_i_1__10 
       (.I0(SP1[2]),
        .I1(op4_out[2]),
        .O(\op4_out_reg[18]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[4]_i_1__8 
       (.I0(SP1[3]),
        .I1(op4_out[3]),
        .O(\op4_out_reg[18]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[5]_i_1__12 
       (.I0(SP1[4]),
        .I1(op4_out[4]),
        .O(\op4_out_reg[18]_1 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[10]),
        .Q(\VR_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[11]),
        .Q(\VR_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[12]),
        .Q(\VR_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[13]),
        .Q(\VR_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[14]),
        .Q(\VR_reg[15]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[15]),
        .Q(\VR_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[18]_0 [2]),
        .Q(VR1));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[18]_0 [0]),
        .Q(\VR_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[18]_0 [1]),
        .Q(\VR_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(\VR_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(\VR_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[9]),
        .Q(\VR_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [0]),
        .Q(D[0]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [9]),
        .Q(\op4_out_reg[18]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [1]),
        .Q(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [2]),
        .Q(op4_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [3]),
        .Q(op4_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [4]),
        .Q(op4_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [5]),
        .Q(\op4_out_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [6]),
        .Q(\op4_out_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [7]),
        .Q(\op4_out_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [8]),
        .Q(\op4_out_reg[18]_0 [3]));
endmodule

(* ORIG_REF_NAME = "STEP1" *) 
module STEP1_563
   (D,
    \op4_out_reg[18]_0 ,
    \SP_reg[18]_0 ,
    \VR_reg[18]_0 ,
    \SP_reg[4]_0 ,
    Q,
    \VR_reg[18]_1 ,
    \VR_reg[18]_2 ,
    \SP_reg[18]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \VR_reg[6]_0 ,
    \op4_out_reg[18]_1 );
  output [18:0]D;
  output [6:0]\op4_out_reg[18]_0 ;
  output [12:0]\SP_reg[18]_0 ;
  output [13:0]\VR_reg[18]_0 ;
  output [2:0]\SP_reg[4]_0 ;
  input [9:0]Q;
  input [9:0]\VR_reg[18]_1 ;
  input [11:0]\VR_reg[18]_2 ;
  input [13:0]\SP_reg[18]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [1:0]\VR_reg[6]_0 ;
  input [11:0]\op4_out_reg[18]_1 ;

  wire [18:0]D;
  wire [9:0]Q;
  wire [4:2]SP1;
  wire [12:0]\SP_reg[18]_0 ;
  wire [13:0]\SP_reg[18]_1 ;
  wire [2:0]\SP_reg[4]_0 ;
  wire [13:0]\VR_reg[18]_0 ;
  wire [9:0]\VR_reg[18]_1 ;
  wire [11:0]\VR_reg[18]_2 ;
  wire [1:0]\VR_reg[6]_0 ;
  wire clk_IBUF_BUFG;
  wire [4:2]op4_out;
  wire [6:0]\op4_out_reg[18]_0 ;
  wire [11:0]\op4_out_reg[18]_1 ;
  wire rst_IBUF;
  wire [18:7]vr_int;

  FA_586 \FA_f[10].FA_i 
       (.D(vr_int[11]),
        .Q(Q[6]),
        .\VR_reg[11] (\VR_reg[18]_1 [4]),
        .\VR_reg[11]_0 (\VR_reg[18]_2 [4]));
  FA_587 \FA_f[11].FA_i 
       (.D(vr_int[12]),
        .Q(Q[7]),
        .\VR_reg[12] (\VR_reg[18]_1 [5]),
        .\VR_reg[12]_0 (\VR_reg[18]_2 [5]));
  FA_588 \FA_f[12].FA_i 
       (.D(vr_int[13]),
        .Q(Q[8]),
        .\VR_reg[13] (\VR_reg[18]_1 [6]),
        .\VR_reg[13]_0 (\VR_reg[18]_2 [6]));
  FA_589 \FA_f[13].FA_i 
       (.D(vr_int[14]),
        .Q(Q[9]),
        .\VR_reg[14] (\VR_reg[18]_1 [7]),
        .\VR_reg[14]_0 (\VR_reg[18]_2 [7]));
  FA_590 \FA_f[14].FA_i 
       (.D(vr_int[15]),
        .Q(Q[9]),
        .\VR_reg[15] (\VR_reg[18]_1 [8]),
        .\VR_reg[15]_0 (\VR_reg[18]_2 [8]));
  FA_591 \FA_f[15].FA_i 
       (.D(vr_int[16]),
        .Q(Q[9]),
        .\VR_reg[16] (\VR_reg[18]_1 [9]),
        .\VR_reg[16]_0 (\VR_reg[18]_2 [9]));
  FA_592 \FA_f[16].FA_i 
       (.D(vr_int[17]),
        .Q(Q[9]),
        .\VR_reg[17] (\VR_reg[18]_1 [9]),
        .\VR_reg[17]_0 (\VR_reg[18]_2 [10]));
  FA_593 \FA_f[17].FA_i 
       (.D(vr_int[18]),
        .Q(Q[9]),
        .\VR_reg[18] (\VR_reg[18]_1 [9]),
        .\VR_reg[18]_0 (\VR_reg[18]_2 [11]));
  FA_594 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .Q(Q[2]),
        .\VR_reg[7] (\VR_reg[18]_1 [0]),
        .\VR_reg[7]_0 (\VR_reg[18]_2 [0]));
  FA_595 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .Q(Q[3]),
        .\VR_reg[8] (\VR_reg[18]_1 [1]),
        .\VR_reg[8]_0 (\VR_reg[18]_2 [1]));
  FA_596 \FA_f[8].FA_i 
       (.D(vr_int[9]),
        .Q(Q[4]),
        .\VR_reg[9] (\VR_reg[18]_1 [2]),
        .\VR_reg[9]_0 (\VR_reg[18]_2 [2]));
  FA_597 \FA_f[9].FA_i 
       (.D(vr_int[10]),
        .Q(Q[5]),
        .\VR_reg[10] (\VR_reg[18]_1 [3]),
        .\VR_reg[10]_0 (\VR_reg[18]_2 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[10]_i_1__7 
       (.I0(\op4_out_reg[18]_0 [5]),
        .I1(\SP_reg[18]_0 [5]),
        .I2(\VR_reg[18]_0 [5]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[11]_i_1__7 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [6]),
        .I2(\VR_reg[18]_0 [6]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[12]_i_1__7 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [7]),
        .I2(\VR_reg[18]_0 [7]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[13]_i_1__7 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [8]),
        .I2(\VR_reg[18]_0 [8]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[14]_i_1__7 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [9]),
        .I2(\VR_reg[18]_0 [9]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[15]_i_1__6 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [10]),
        .I2(\VR_reg[18]_0 [10]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[16]_i_1__5 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [11]),
        .I2(\VR_reg[18]_0 [11]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[17]_i_1__1 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [12]),
        .I2(\VR_reg[18]_0 [12]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[19]_i_1__2 
       (.I0(\op4_out_reg[18]_0 [6]),
        .I1(\SP_reg[18]_0 [12]),
        .I2(\VR_reg[18]_0 [13]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[2]_i_1__19 
       (.I0(op4_out[2]),
        .I1(SP1[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[3]_i_1__17 
       (.I0(op4_out[3]),
        .I1(SP1[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[4]_i_1__18 
       (.I0(op4_out[4]),
        .I1(SP1[4]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[5]_i_1__17 
       (.I0(\op4_out_reg[18]_0 [0]),
        .I1(\SP_reg[18]_0 [0]),
        .I2(\VR_reg[18]_0 [0]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__17 
       (.I0(\op4_out_reg[18]_0 [1]),
        .I1(\SP_reg[18]_0 [1]),
        .I2(\VR_reg[18]_0 [1]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__16 
       (.I0(\op4_out_reg[18]_0 [2]),
        .I1(\SP_reg[18]_0 [2]),
        .I2(\VR_reg[18]_0 [2]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[8]_i_1__7 
       (.I0(\op4_out_reg[18]_0 [3]),
        .I1(\SP_reg[18]_0 [3]),
        .I2(\VR_reg[18]_0 [3]),
        .O(D[8]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[9]_i_1__7 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [4]),
        .I2(\VR_reg[18]_0 [4]),
        .O(D[9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [6]),
        .Q(\SP_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [7]),
        .Q(\SP_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [8]),
        .Q(\SP_reg[18]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [9]),
        .Q(\SP_reg[18]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [10]),
        .Q(\SP_reg[18]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [11]),
        .Q(\SP_reg[18]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [12]),
        .Q(\SP_reg[18]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [13]),
        .Q(\SP_reg[18]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[0]),
        .Q(SP1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[1]),
        .Q(SP1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [0]),
        .Q(SP1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [1]),
        .Q(\SP_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [2]),
        .Q(\SP_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [3]),
        .Q(\SP_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [4]),
        .Q(\SP_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [5]),
        .Q(\SP_reg[18]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[3]_i_1__8 
       (.I0(SP1[2]),
        .I1(op4_out[2]),
        .O(\SP_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[4]_i_1__6 
       (.I0(SP1[3]),
        .I1(op4_out[3]),
        .O(\SP_reg[4]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[5]_i_1__8 
       (.I0(SP1[4]),
        .I1(op4_out[4]),
        .O(\SP_reg[4]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[10]),
        .Q(\VR_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[11]),
        .Q(\VR_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[12]),
        .Q(\VR_reg[18]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[13]),
        .Q(\VR_reg[18]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[14]),
        .Q(\VR_reg[18]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[15]),
        .Q(\VR_reg[18]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[16]),
        .Q(\VR_reg[18]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[17]),
        .Q(\VR_reg[18]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[18]),
        .Q(\VR_reg[18]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[6]_0 [0]),
        .Q(\VR_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[6]_0 [1]),
        .Q(\VR_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(\VR_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(\VR_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[9]),
        .Q(\VR_reg[18]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [0]),
        .Q(D[0]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [10]),
        .Q(\op4_out_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [11]),
        .Q(\op4_out_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [1]),
        .Q(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [2]),
        .Q(op4_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [3]),
        .Q(op4_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [4]),
        .Q(op4_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [5]),
        .Q(\op4_out_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [6]),
        .Q(\op4_out_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [7]),
        .Q(\op4_out_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [8]),
        .Q(\op4_out_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_1 [9]),
        .Q(\op4_out_reg[18]_0 [4]));
endmodule

(* ORIG_REF_NAME = "STEP1" *) 
module STEP1_72
   (D,
    \op4_out_reg[18]_0 ,
    \SP_reg[18]_0 ,
    \VR_reg[15]_0 ,
    \op4_out_reg[18]_1 ,
    Q,
    \VR_reg[15]_1 ,
    \VR_reg[15]_2 ,
    \SP_reg[18]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF,
    \VR_reg[18]_0 ,
    \op4_out_reg[18]_2 );
  output [16:0]D;
  output [4:0]\op4_out_reg[18]_0 ;
  output [10:0]\SP_reg[18]_0 ;
  output [10:0]\VR_reg[15]_0 ;
  output [3:0]\op4_out_reg[18]_1 ;
  input [7:0]Q;
  input [7:0]\VR_reg[15]_1 ;
  input [8:0]\VR_reg[15]_2 ;
  input [11:0]\SP_reg[18]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [2:0]\VR_reg[18]_0 ;
  input [9:0]\op4_out_reg[18]_2 ;

  wire [16:0]D;
  wire [7:0]Q;
  wire [4:2]SP1;
  wire [10:0]\SP_reg[18]_0 ;
  wire [11:0]\SP_reg[18]_1 ;
  wire [18:18]VR1;
  wire [10:0]\VR_reg[15]_0 ;
  wire [7:0]\VR_reg[15]_1 ;
  wire [8:0]\VR_reg[15]_2 ;
  wire [2:0]\VR_reg[18]_0 ;
  wire clk_IBUF_BUFG;
  wire [4:2]op4_out;
  wire [4:0]\op4_out_reg[18]_0 ;
  wire [3:0]\op4_out_reg[18]_1 ;
  wire [9:0]\op4_out_reg[18]_2 ;
  wire rst_IBUF;
  wire [15:7]vr_int;

  FA_92 \FA_f[10].FA_i 
       (.D(vr_int[11]),
        .Q(Q[6]),
        .\VR_reg[11] (\VR_reg[15]_1 [4]),
        .\VR_reg[11]_0 (\VR_reg[15]_2 [4]));
  FA_93 \FA_f[11].FA_i 
       (.D(vr_int[12]),
        .Q(Q[7]),
        .\VR_reg[12] (\VR_reg[15]_1 [5]),
        .\VR_reg[12]_0 (\VR_reg[15]_2 [5]));
  FA_94 \FA_f[12].FA_i 
       (.D(vr_int[13]),
        .Q(Q[7]),
        .\VR_reg[13] (\VR_reg[15]_1 [6]),
        .\VR_reg[13]_0 (\VR_reg[15]_2 [6]));
  FA_95 \FA_f[13].FA_i 
       (.D(vr_int[14]),
        .Q(Q[7]),
        .\VR_reg[14] (\VR_reg[15]_1 [7]),
        .\VR_reg[14]_0 (\VR_reg[15]_2 [7]));
  FA_96 \FA_f[14].FA_i 
       (.D(vr_int[15]),
        .Q(Q[7]),
        .\VR_reg[15] (\VR_reg[15]_1 [7]),
        .\VR_reg[15]_0 (\VR_reg[15]_2 [8]));
  FA_97 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .Q(Q[2]),
        .\VR_reg[7] (\VR_reg[15]_1 [0]),
        .\VR_reg[7]_0 (\VR_reg[15]_2 [0]));
  FA_98 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .Q(Q[3]),
        .\VR_reg[8] (\VR_reg[15]_1 [1]),
        .\VR_reg[8]_0 (\VR_reg[15]_2 [1]));
  FA_99 \FA_f[8].FA_i 
       (.D(vr_int[9]),
        .Q(Q[4]),
        .\VR_reg[9] (\VR_reg[15]_1 [2]),
        .\VR_reg[9]_0 (\VR_reg[15]_2 [2]));
  FA_100 \FA_f[9].FA_i 
       (.D(vr_int[10]),
        .Q(Q[5]),
        .\VR_reg[10] (\VR_reg[15]_1 [3]),
        .\VR_reg[10]_0 (\VR_reg[15]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[10]_i_1__4 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [5]),
        .I2(\VR_reg[15]_0 [5]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[11]_i_1__4 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [6]),
        .I2(\VR_reg[15]_0 [6]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[12]_i_1__4 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [7]),
        .I2(\VR_reg[15]_0 [7]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[13]_i_1__4 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [8]),
        .I2(\VR_reg[15]_0 [8]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[14]_i_1__4 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [9]),
        .I2(\VR_reg[15]_0 [9]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[15]_i_1__3 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [10]),
        .I2(\VR_reg[15]_0 [10]),
        .O(D[15]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[19]_i_1__1 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [10]),
        .I2(VR1),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[2]_i_1__13 
       (.I0(op4_out[2]),
        .I1(SP1[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[3]_i_1__11 
       (.I0(op4_out[3]),
        .I1(SP1[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SP[4]_i_1__11 
       (.I0(op4_out[4]),
        .I1(SP1[4]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[5]_i_1__10 
       (.I0(\op4_out_reg[18]_0 [0]),
        .I1(\SP_reg[18]_0 [0]),
        .I2(\VR_reg[15]_0 [0]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[6]_i_1__10 
       (.I0(\op4_out_reg[18]_0 [1]),
        .I1(\SP_reg[18]_0 [1]),
        .I2(\VR_reg[15]_0 [1]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[7]_i_1__9 
       (.I0(\op4_out_reg[18]_0 [2]),
        .I1(\SP_reg[18]_0 [2]),
        .I2(\VR_reg[15]_0 [2]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h96)) 
    \SP[8]_i_1__4 
       (.I0(\op4_out_reg[18]_0 [3]),
        .I1(\SP_reg[18]_0 [3]),
        .I2(\VR_reg[15]_0 [3]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SP[9]_i_1__4 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(\SP_reg[18]_0 [4]),
        .I2(\VR_reg[15]_0 [4]),
        .O(D[9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [6]),
        .Q(\SP_reg[18]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [7]),
        .Q(\SP_reg[18]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [8]),
        .Q(\SP_reg[18]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [9]),
        .Q(\SP_reg[18]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [10]),
        .Q(\SP_reg[18]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [11]),
        .Q(\SP_reg[18]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[0]),
        .Q(SP1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(Q[1]),
        .Q(SP1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [0]),
        .Q(SP1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [1]),
        .Q(\SP_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [2]),
        .Q(\SP_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [3]),
        .Q(\SP_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [4]),
        .Q(\SP_reg[18]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[18]_1 [5]),
        .Q(\SP_reg[18]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \VR[19]_i_1 
       (.I0(\op4_out_reg[18]_0 [4]),
        .I1(VR1),
        .I2(\SP_reg[18]_0 [10]),
        .O(\op4_out_reg[18]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[3]_i_1__7 
       (.I0(SP1[2]),
        .I1(op4_out[2]),
        .O(\op4_out_reg[18]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[4]_i_1__5 
       (.I0(SP1[3]),
        .I1(op4_out[3]),
        .O(\op4_out_reg[18]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \VR[5]_i_1__6 
       (.I0(SP1[4]),
        .I1(op4_out[4]),
        .O(\op4_out_reg[18]_1 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[10]),
        .Q(\VR_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[11]),
        .Q(\VR_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[12]),
        .Q(\VR_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[13]),
        .Q(\VR_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[14]),
        .Q(\VR_reg[15]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[15]),
        .Q(\VR_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[18]_0 [2]),
        .Q(VR1));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[18]_0 [0]),
        .Q(\VR_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\VR_reg[18]_0 [1]),
        .Q(\VR_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(\VR_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(\VR_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[9]),
        .Q(\VR_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [0]),
        .Q(D[0]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [9]),
        .Q(\op4_out_reg[18]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [1]),
        .Q(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [2]),
        .Q(op4_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [3]),
        .Q(op4_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [4]),
        .Q(op4_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [5]),
        .Q(\op4_out_reg[18]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [6]),
        .Q(\op4_out_reg[18]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [7]),
        .Q(\op4_out_reg[18]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \op4_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\op4_out_reg[18]_2 [8]),
        .Q(\op4_out_reg[18]_0 [3]));
endmodule

module STEP2
   (S,
    Q,
    \SP_reg[19]_0 ,
    D,
    op4_out,
    \VR_reg[19]_0 ,
    \VR_reg[19]_1 ,
    \SP_reg[19]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [3:0]S;
  output [15:0]Q;
  output [15:0]\SP_reg[19]_0 ;
  input [2:0]D;
  input [8:0]op4_out;
  input [13:0]\VR_reg[19]_0 ;
  input [12:0]\VR_reg[19]_1 ;
  input [16:0]\SP_reg[19]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [2:0]D;
  wire [15:0]Q;
  wire [3:0]S;
  wire [15:0]\SP_reg[19]_0 ;
  wire [16:0]\SP_reg[19]_1 ;
  wire [3:3]VR2;
  wire [13:0]\VR_reg[19]_0 ;
  wire [12:0]\VR_reg[19]_1 ;
  wire clk_IBUF_BUFG;
  wire [8:0]op4_out;
  wire rst_IBUF;
  wire [19:6]vr_int;

  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1__0
       (.I0(VR2),
        .I1(\SP_reg[19]_0 [0]),
        .O(S[3]));
  FA_36 \FA_f[10].FA_i 
       (.D(vr_int[11]),
        .\VR_reg[11] (\VR_reg[19]_0 [5]),
        .\VR_reg[11]_0 (\VR_reg[19]_1 [5]),
        .op4_out(op4_out[7]));
  FA_37 \FA_f[11].FA_i 
       (.D(vr_int[12]),
        .\VR_reg[12] (\VR_reg[19]_0 [6]),
        .\VR_reg[12]_0 (\VR_reg[19]_1 [6]),
        .op4_out(op4_out[8]));
  FA_38 \FA_f[12].FA_i 
       (.D(vr_int[13]),
        .\VR_reg[13] (\VR_reg[19]_0 [7]),
        .\VR_reg[13]_0 (\VR_reg[19]_1 [7]),
        .op4_out(op4_out[8]));
  FA_39 \FA_f[13].FA_i 
       (.D(vr_int[14]),
        .\VR_reg[14] (\VR_reg[19]_0 [8]),
        .\VR_reg[14]_0 (\VR_reg[19]_1 [8]),
        .op4_out(op4_out[8]));
  FA_40 \FA_f[14].FA_i 
       (.D(vr_int[15]),
        .\VR_reg[15] (\VR_reg[19]_0 [9]),
        .\VR_reg[15]_0 (\VR_reg[19]_1 [9]),
        .op4_out(op4_out[8]));
  FA_41 \FA_f[15].FA_i 
       (.D(vr_int[16]),
        .\VR_reg[16] (\VR_reg[19]_0 [10]),
        .\VR_reg[16]_0 (\VR_reg[19]_1 [10]),
        .op4_out(op4_out[8]));
  FA_42 \FA_f[16].FA_i 
       (.D(vr_int[17]),
        .\VR_reg[17] (\VR_reg[19]_0 [11]),
        .\VR_reg[17]_0 (\VR_reg[19]_1 [11]),
        .op4_out(op4_out[8]));
  FA_43 \FA_f[17].FA_i 
       (.D(vr_int[18]),
        .\VR_reg[18] (\VR_reg[19]_0 [12]),
        .\VR_reg[18]_0 (\VR_reg[19]_1 [12]),
        .op4_out(op4_out[8]));
  FA_44 \FA_f[18].FA_i 
       (.D(vr_int[19]),
        .\VR_reg[19] (\VR_reg[19]_0 [13]),
        .\VR_reg[19]_0 (\VR_reg[19]_1 [12]),
        .op4_out(op4_out[8]));
  FA_45 \FA_f[5].FA_i 
       (.D(vr_int[6]),
        .\VR_reg[6] (\VR_reg[19]_0 [0]),
        .\VR_reg[6]_0 (\VR_reg[19]_1 [0]),
        .op4_out(op4_out[2]));
  FA_46 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .\VR_reg[7] (\VR_reg[19]_0 [1]),
        .\VR_reg[7]_0 (\VR_reg[19]_1 [1]),
        .op4_out(op4_out[3]));
  FA_47 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .\VR_reg[8] (\VR_reg[19]_0 [2]),
        .\VR_reg[8]_0 (\VR_reg[19]_1 [2]),
        .op4_out(op4_out[4]));
  FA_48 \FA_f[8].FA_i 
       (.D(vr_int[9]),
        .\VR_reg[9] (\VR_reg[19]_0 [3]),
        .\VR_reg[9]_0 (\VR_reg[19]_1 [3]),
        .op4_out(op4_out[5]));
  FA_49 \FA_f[9].FA_i 
       (.D(vr_int[10]),
        .\VR_reg[10] (\VR_reg[19]_0 [4]),
        .\VR_reg[10]_0 (\VR_reg[19]_1 [4]),
        .op4_out(op4_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(op4_out[0]),
        .Q(S[0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [8]),
        .Q(\SP_reg[19]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [9]),
        .Q(\SP_reg[19]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [10]),
        .Q(\SP_reg[19]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [11]),
        .Q(\SP_reg[19]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [12]),
        .Q(\SP_reg[19]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [13]),
        .Q(\SP_reg[19]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [14]),
        .Q(\SP_reg[19]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [15]),
        .Q(\SP_reg[19]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [16]),
        .Q(\SP_reg[19]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(op4_out[1]),
        .Q(S[1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [0]),
        .Q(S[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [1]),
        .Q(\SP_reg[19]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [2]),
        .Q(\SP_reg[19]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [3]),
        .Q(\SP_reg[19]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [4]),
        .Q(\SP_reg[19]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [5]),
        .Q(\SP_reg[19]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [6]),
        .Q(\SP_reg[19]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [7]),
        .Q(\SP_reg[19]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[10]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[11]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[12]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[13]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[14]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[15]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[16]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[17]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[18]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[19]),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(VR2));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[6]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[9]),
        .Q(Q[5]));
endmodule

(* ORIG_REF_NAME = "STEP2" *) 
module STEP2_112
   (S,
    Q,
    \SP_reg[19]_0 ,
    D,
    op4_out,
    \VR_reg[19]_0 ,
    \VR_reg[19]_1 ,
    \SP_reg[19]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [3:0]S;
  output [15:0]Q;
  output [15:0]\SP_reg[19]_0 ;
  input [2:0]D;
  input [8:0]op4_out;
  input [13:0]\VR_reg[19]_0 ;
  input [12:0]\VR_reg[19]_1 ;
  input [16:0]\SP_reg[19]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [2:0]D;
  wire [15:0]Q;
  wire [3:0]S;
  wire [15:0]\SP_reg[19]_0 ;
  wire [16:0]\SP_reg[19]_1 ;
  wire [3:3]VR2;
  wire [13:0]\VR_reg[19]_0 ;
  wire [12:0]\VR_reg[19]_1 ;
  wire clk_IBUF_BUFG;
  wire [8:0]op4_out;
  wire rst_IBUF;
  wire [19:6]vr_int;

  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1
       (.I0(VR2),
        .I1(\SP_reg[19]_0 [0]),
        .O(S[3]));
  FA_120 \FA_f[10].FA_i 
       (.D(vr_int[11]),
        .\VR_reg[11] (\VR_reg[19]_0 [5]),
        .\VR_reg[11]_0 (\VR_reg[19]_1 [5]),
        .op4_out(op4_out[7]));
  FA_121 \FA_f[11].FA_i 
       (.D(vr_int[12]),
        .\VR_reg[12] (\VR_reg[19]_0 [6]),
        .\VR_reg[12]_0 (\VR_reg[19]_1 [6]),
        .op4_out(op4_out[8]));
  FA_122 \FA_f[12].FA_i 
       (.D(vr_int[13]),
        .\VR_reg[13] (\VR_reg[19]_0 [7]),
        .\VR_reg[13]_0 (\VR_reg[19]_1 [7]),
        .op4_out(op4_out[8]));
  FA_123 \FA_f[13].FA_i 
       (.D(vr_int[14]),
        .\VR_reg[14] (\VR_reg[19]_0 [8]),
        .\VR_reg[14]_0 (\VR_reg[19]_1 [8]),
        .op4_out(op4_out[8]));
  FA_124 \FA_f[14].FA_i 
       (.D(vr_int[15]),
        .\VR_reg[15] (\VR_reg[19]_0 [9]),
        .\VR_reg[15]_0 (\VR_reg[19]_1 [9]),
        .op4_out(op4_out[8]));
  FA_125 \FA_f[15].FA_i 
       (.D(vr_int[16]),
        .\VR_reg[16] (\VR_reg[19]_0 [10]),
        .\VR_reg[16]_0 (\VR_reg[19]_1 [10]),
        .op4_out(op4_out[8]));
  FA_126 \FA_f[16].FA_i 
       (.D(vr_int[17]),
        .\VR_reg[17] (\VR_reg[19]_0 [11]),
        .\VR_reg[17]_0 (\VR_reg[19]_1 [11]),
        .op4_out(op4_out[8]));
  FA_127 \FA_f[17].FA_i 
       (.D(vr_int[18]),
        .\VR_reg[18] (\VR_reg[19]_0 [12]),
        .\VR_reg[18]_0 (\VR_reg[19]_1 [12]),
        .op4_out(op4_out[8]));
  FA_128 \FA_f[18].FA_i 
       (.D(vr_int[19]),
        .\VR_reg[19] (\VR_reg[19]_0 [13]),
        .\VR_reg[19]_0 (\VR_reg[19]_1 [12]),
        .op4_out(op4_out[8]));
  FA_129 \FA_f[5].FA_i 
       (.D(vr_int[6]),
        .\VR_reg[6] (\VR_reg[19]_0 [0]),
        .\VR_reg[6]_0 (\VR_reg[19]_1 [0]),
        .op4_out(op4_out[2]));
  FA_130 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .\VR_reg[7] (\VR_reg[19]_0 [1]),
        .\VR_reg[7]_0 (\VR_reg[19]_1 [1]),
        .op4_out(op4_out[3]));
  FA_131 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .\VR_reg[8] (\VR_reg[19]_0 [2]),
        .\VR_reg[8]_0 (\VR_reg[19]_1 [2]),
        .op4_out(op4_out[4]));
  FA_132 \FA_f[8].FA_i 
       (.D(vr_int[9]),
        .\VR_reg[9] (\VR_reg[19]_0 [3]),
        .\VR_reg[9]_0 (\VR_reg[19]_1 [3]),
        .op4_out(op4_out[5]));
  FA_133 \FA_f[9].FA_i 
       (.D(vr_int[10]),
        .\VR_reg[10] (\VR_reg[19]_0 [4]),
        .\VR_reg[10]_0 (\VR_reg[19]_1 [4]),
        .op4_out(op4_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(op4_out[0]),
        .Q(S[0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [8]),
        .Q(\SP_reg[19]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [9]),
        .Q(\SP_reg[19]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [10]),
        .Q(\SP_reg[19]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [11]),
        .Q(\SP_reg[19]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [12]),
        .Q(\SP_reg[19]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [13]),
        .Q(\SP_reg[19]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [14]),
        .Q(\SP_reg[19]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [15]),
        .Q(\SP_reg[19]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [16]),
        .Q(\SP_reg[19]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(op4_out[1]),
        .Q(S[1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [0]),
        .Q(S[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [1]),
        .Q(\SP_reg[19]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [2]),
        .Q(\SP_reg[19]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [3]),
        .Q(\SP_reg[19]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [4]),
        .Q(\SP_reg[19]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [5]),
        .Q(\SP_reg[19]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [6]),
        .Q(\SP_reg[19]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [7]),
        .Q(\SP_reg[19]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[10]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[11]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[12]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[13]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[14]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[15]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[16]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[17]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[18]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[19]),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(VR2));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[6]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[9]),
        .Q(Q[5]));
endmodule

(* ORIG_REF_NAME = "STEP2" *) 
module STEP2_293
   (S,
    Q,
    \SP_reg[19]_0 ,
    D,
    op4_out,
    \VR_reg[19]_0 ,
    \VR_reg[19]_1 ,
    \SP_reg[19]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [3:0]S;
  output [15:0]Q;
  output [15:0]\SP_reg[19]_0 ;
  input [2:0]D;
  input [8:0]op4_out;
  input [13:0]\VR_reg[19]_0 ;
  input [12:0]\VR_reg[19]_1 ;
  input [16:0]\SP_reg[19]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [2:0]D;
  wire [15:0]Q;
  wire [3:0]S;
  wire [15:0]\SP_reg[19]_0 ;
  wire [16:0]\SP_reg[19]_1 ;
  wire [3:3]VR2;
  wire [13:0]\VR_reg[19]_0 ;
  wire [12:0]\VR_reg[19]_1 ;
  wire clk_IBUF_BUFG;
  wire [8:0]op4_out;
  wire rst_IBUF;
  wire [19:6]vr_int;

  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1__6
       (.I0(VR2),
        .I1(\SP_reg[19]_0 [0]),
        .O(S[3]));
  FA_301 \FA_f[10].FA_i 
       (.D(vr_int[11]),
        .\VR_reg[11] (\VR_reg[19]_0 [5]),
        .\VR_reg[11]_0 (\VR_reg[19]_1 [5]),
        .op4_out(op4_out[7]));
  FA_302 \FA_f[11].FA_i 
       (.D(vr_int[12]),
        .\VR_reg[12] (\VR_reg[19]_0 [6]),
        .\VR_reg[12]_0 (\VR_reg[19]_1 [6]),
        .op4_out(op4_out[8]));
  FA_303 \FA_f[12].FA_i 
       (.D(vr_int[13]),
        .\VR_reg[13] (\VR_reg[19]_0 [7]),
        .\VR_reg[13]_0 (\VR_reg[19]_1 [7]),
        .op4_out(op4_out[8]));
  FA_304 \FA_f[13].FA_i 
       (.D(vr_int[14]),
        .\VR_reg[14] (\VR_reg[19]_0 [8]),
        .\VR_reg[14]_0 (\VR_reg[19]_1 [8]),
        .op4_out(op4_out[8]));
  FA_305 \FA_f[14].FA_i 
       (.D(vr_int[15]),
        .\VR_reg[15] (\VR_reg[19]_0 [9]),
        .\VR_reg[15]_0 (\VR_reg[19]_1 [9]),
        .op4_out(op4_out[8]));
  FA_306 \FA_f[15].FA_i 
       (.D(vr_int[16]),
        .\VR_reg[16] (\VR_reg[19]_0 [10]),
        .\VR_reg[16]_0 (\VR_reg[19]_1 [10]),
        .op4_out(op4_out[8]));
  FA_307 \FA_f[16].FA_i 
       (.D(vr_int[17]),
        .\VR_reg[17] (\VR_reg[19]_0 [11]),
        .\VR_reg[17]_0 (\VR_reg[19]_1 [11]),
        .op4_out(op4_out[8]));
  FA_308 \FA_f[17].FA_i 
       (.D(vr_int[18]),
        .\VR_reg[18] (\VR_reg[19]_0 [12]),
        .\VR_reg[18]_0 (\VR_reg[19]_1 [12]),
        .op4_out(op4_out[8]));
  FA_309 \FA_f[18].FA_i 
       (.D(vr_int[19]),
        .\VR_reg[19] (\VR_reg[19]_0 [13]),
        .\VR_reg[19]_0 (\VR_reg[19]_1 [12]),
        .op4_out(op4_out[8]));
  FA_310 \FA_f[5].FA_i 
       (.D(vr_int[6]),
        .\VR_reg[6] (\VR_reg[19]_0 [0]),
        .\VR_reg[6]_0 (\VR_reg[19]_1 [0]),
        .op4_out(op4_out[2]));
  FA_311 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .\VR_reg[7] (\VR_reg[19]_0 [1]),
        .\VR_reg[7]_0 (\VR_reg[19]_1 [1]),
        .op4_out(op4_out[3]));
  FA_312 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .\VR_reg[8] (\VR_reg[19]_0 [2]),
        .\VR_reg[8]_0 (\VR_reg[19]_1 [2]),
        .op4_out(op4_out[4]));
  FA_313 \FA_f[8].FA_i 
       (.D(vr_int[9]),
        .\VR_reg[9] (\VR_reg[19]_0 [3]),
        .\VR_reg[9]_0 (\VR_reg[19]_1 [3]),
        .op4_out(op4_out[5]));
  FA_314 \FA_f[9].FA_i 
       (.D(vr_int[10]),
        .\VR_reg[10] (\VR_reg[19]_0 [4]),
        .\VR_reg[10]_0 (\VR_reg[19]_1 [4]),
        .op4_out(op4_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(op4_out[0]),
        .Q(S[0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [8]),
        .Q(\SP_reg[19]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [9]),
        .Q(\SP_reg[19]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [10]),
        .Q(\SP_reg[19]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [11]),
        .Q(\SP_reg[19]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [12]),
        .Q(\SP_reg[19]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [13]),
        .Q(\SP_reg[19]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [14]),
        .Q(\SP_reg[19]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [15]),
        .Q(\SP_reg[19]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [16]),
        .Q(\SP_reg[19]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(op4_out[1]),
        .Q(S[1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [0]),
        .Q(S[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [1]),
        .Q(\SP_reg[19]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [2]),
        .Q(\SP_reg[19]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [3]),
        .Q(\SP_reg[19]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [4]),
        .Q(\SP_reg[19]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [5]),
        .Q(\SP_reg[19]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [6]),
        .Q(\SP_reg[19]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [7]),
        .Q(\SP_reg[19]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[10]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[11]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[12]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[13]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[14]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[15]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[16]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[17]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[18]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[19]),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(VR2));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[6]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[9]),
        .Q(Q[5]));
endmodule

(* ORIG_REF_NAME = "STEP2" *) 
module STEP2_338
   (S,
    Q,
    \SP_reg[19]_0 ,
    D,
    op4_out,
    \VR_reg[16]_0 ,
    \VR_reg[16]_1 ,
    \SP_reg[19]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [3:0]S;
  output [13:0]Q;
  output [13:0]\SP_reg[19]_0 ;
  input [3:0]D;
  input [6:0]op4_out;
  input [10:0]\VR_reg[16]_0 ;
  input [10:0]\VR_reg[16]_1 ;
  input [14:0]\SP_reg[19]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [3:0]D;
  wire [13:0]Q;
  wire [3:0]S;
  wire [13:0]\SP_reg[19]_0 ;
  wire [14:0]\SP_reg[19]_1 ;
  wire [3:3]VR2;
  wire [10:0]\VR_reg[16]_0 ;
  wire [10:0]\VR_reg[16]_1 ;
  wire clk_IBUF_BUFG;
  wire [6:0]op4_out;
  wire rst_IBUF;
  wire [16:6]vr_int;

  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1__7
       (.I0(VR2),
        .I1(\SP_reg[19]_0 [0]),
        .O(S[3]));
  FA_346 \FA_f[10].FA_i 
       (.D(vr_int[11]),
        .\VR_reg[11] (\VR_reg[16]_0 [5]),
        .\VR_reg[11]_0 (\VR_reg[16]_1 [5]),
        .op4_out(op4_out[6]));
  FA_347 \FA_f[11].FA_i 
       (.D(vr_int[12]),
        .\VR_reg[12] (\VR_reg[16]_0 [6]),
        .\VR_reg[12]_0 (\VR_reg[16]_1 [6]),
        .op4_out(op4_out[6]));
  FA_348 \FA_f[12].FA_i 
       (.D(vr_int[13]),
        .\VR_reg[13] (\VR_reg[16]_0 [7]),
        .\VR_reg[13]_0 (\VR_reg[16]_1 [7]),
        .op4_out(op4_out[6]));
  FA_349 \FA_f[13].FA_i 
       (.D(vr_int[14]),
        .\VR_reg[14] (\VR_reg[16]_0 [8]),
        .\VR_reg[14]_0 (\VR_reg[16]_1 [8]),
        .op4_out(op4_out[6]));
  FA_350 \FA_f[14].FA_i 
       (.D(vr_int[15]),
        .\VR_reg[15] (\VR_reg[16]_0 [9]),
        .\VR_reg[15]_0 (\VR_reg[16]_1 [9]),
        .op4_out(op4_out[6]));
  FA_351 \FA_f[15].FA_i 
       (.D(vr_int[16]),
        .\VR_reg[16] (\VR_reg[16]_0 [10]),
        .\VR_reg[16]_0 (\VR_reg[16]_1 [10]),
        .op4_out(op4_out[6]));
  FA_352 \FA_f[5].FA_i 
       (.D(vr_int[6]),
        .\VR_reg[6] (\VR_reg[16]_0 [0]),
        .\VR_reg[6]_0 (\VR_reg[16]_1 [0]),
        .op4_out(op4_out[2]));
  FA_353 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .\VR_reg[7] (\VR_reg[16]_0 [1]),
        .\VR_reg[7]_0 (\VR_reg[16]_1 [1]),
        .op4_out(op4_out[3]));
  FA_354 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .\VR_reg[8] (\VR_reg[16]_0 [2]),
        .\VR_reg[8]_0 (\VR_reg[16]_1 [2]),
        .op4_out(op4_out[4]));
  FA_355 \FA_f[8].FA_i 
       (.D(vr_int[9]),
        .\VR_reg[9] (\VR_reg[16]_0 [3]),
        .\VR_reg[9]_0 (\VR_reg[16]_1 [3]),
        .op4_out(op4_out[5]));
  FA_356 \FA_f[9].FA_i 
       (.D(vr_int[10]),
        .\VR_reg[10] (\VR_reg[16]_0 [4]),
        .\VR_reg[10]_0 (\VR_reg[16]_1 [4]),
        .op4_out(op4_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(op4_out[0]),
        .Q(S[0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [8]),
        .Q(\SP_reg[19]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [9]),
        .Q(\SP_reg[19]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [10]),
        .Q(\SP_reg[19]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [11]),
        .Q(\SP_reg[19]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [12]),
        .Q(\SP_reg[19]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [13]),
        .Q(\SP_reg[19]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [14]),
        .Q(\SP_reg[19]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(op4_out[1]),
        .Q(S[1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [0]),
        .Q(S[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [1]),
        .Q(\SP_reg[19]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [2]),
        .Q(\SP_reg[19]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [3]),
        .Q(\SP_reg[19]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [4]),
        .Q(\SP_reg[19]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [5]),
        .Q(\SP_reg[19]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [6]),
        .Q(\SP_reg[19]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [7]),
        .Q(\SP_reg[19]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[10]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[11]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[12]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[13]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[14]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[15]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[16]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(VR2));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[6]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[9]),
        .Q(Q[5]));
endmodule

(* ORIG_REF_NAME = "STEP2" *) 
module STEP2_377
   (S,
    Q,
    \SP_reg[19]_0 ,
    D,
    op4_out,
    \VR_reg[19]_0 ,
    \VR_reg[19]_1 ,
    \SP_reg[19]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [3:0]S;
  output [15:0]Q;
  output [15:0]\SP_reg[19]_0 ;
  input [2:0]D;
  input [8:0]op4_out;
  input [13:0]\VR_reg[19]_0 ;
  input [12:0]\VR_reg[19]_1 ;
  input [16:0]\SP_reg[19]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [2:0]D;
  wire [15:0]Q;
  wire [3:0]S;
  wire [15:0]\SP_reg[19]_0 ;
  wire [16:0]\SP_reg[19]_1 ;
  wire [3:3]VR2;
  wire [13:0]\VR_reg[19]_0 ;
  wire [12:0]\VR_reg[19]_1 ;
  wire clk_IBUF_BUFG;
  wire [8:0]op4_out;
  wire rst_IBUF;
  wire [19:6]vr_int;

  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1__5
       (.I0(VR2),
        .I1(\SP_reg[19]_0 [0]),
        .O(S[3]));
  FA_385 \FA_f[10].FA_i 
       (.D(vr_int[11]),
        .\VR_reg[11] (\VR_reg[19]_0 [5]),
        .\VR_reg[11]_0 (\VR_reg[19]_1 [5]),
        .op4_out(op4_out[7]));
  FA_386 \FA_f[11].FA_i 
       (.D(vr_int[12]),
        .\VR_reg[12] (\VR_reg[19]_0 [6]),
        .\VR_reg[12]_0 (\VR_reg[19]_1 [6]),
        .op4_out(op4_out[8]));
  FA_387 \FA_f[12].FA_i 
       (.D(vr_int[13]),
        .\VR_reg[13] (\VR_reg[19]_0 [7]),
        .\VR_reg[13]_0 (\VR_reg[19]_1 [7]),
        .op4_out(op4_out[8]));
  FA_388 \FA_f[13].FA_i 
       (.D(vr_int[14]),
        .\VR_reg[14] (\VR_reg[19]_0 [8]),
        .\VR_reg[14]_0 (\VR_reg[19]_1 [8]),
        .op4_out(op4_out[8]));
  FA_389 \FA_f[14].FA_i 
       (.D(vr_int[15]),
        .\VR_reg[15] (\VR_reg[19]_0 [9]),
        .\VR_reg[15]_0 (\VR_reg[19]_1 [9]),
        .op4_out(op4_out[8]));
  FA_390 \FA_f[15].FA_i 
       (.D(vr_int[16]),
        .\VR_reg[16] (\VR_reg[19]_0 [10]),
        .\VR_reg[16]_0 (\VR_reg[19]_1 [10]),
        .op4_out(op4_out[8]));
  FA_391 \FA_f[16].FA_i 
       (.D(vr_int[17]),
        .\VR_reg[17] (\VR_reg[19]_0 [11]),
        .\VR_reg[17]_0 (\VR_reg[19]_1 [11]),
        .op4_out(op4_out[8]));
  FA_392 \FA_f[17].FA_i 
       (.D(vr_int[18]),
        .\VR_reg[18] (\VR_reg[19]_0 [12]),
        .\VR_reg[18]_0 (\VR_reg[19]_1 [12]),
        .op4_out(op4_out[8]));
  FA_393 \FA_f[18].FA_i 
       (.D(vr_int[19]),
        .\VR_reg[19] (\VR_reg[19]_0 [13]),
        .\VR_reg[19]_0 (\VR_reg[19]_1 [12]),
        .op4_out(op4_out[8]));
  FA_394 \FA_f[5].FA_i 
       (.D(vr_int[6]),
        .\VR_reg[6] (\VR_reg[19]_0 [0]),
        .\VR_reg[6]_0 (\VR_reg[19]_1 [0]),
        .op4_out(op4_out[2]));
  FA_395 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .\VR_reg[7] (\VR_reg[19]_0 [1]),
        .\VR_reg[7]_0 (\VR_reg[19]_1 [1]),
        .op4_out(op4_out[3]));
  FA_396 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .\VR_reg[8] (\VR_reg[19]_0 [2]),
        .\VR_reg[8]_0 (\VR_reg[19]_1 [2]),
        .op4_out(op4_out[4]));
  FA_397 \FA_f[8].FA_i 
       (.D(vr_int[9]),
        .\VR_reg[9] (\VR_reg[19]_0 [3]),
        .\VR_reg[9]_0 (\VR_reg[19]_1 [3]),
        .op4_out(op4_out[5]));
  FA_398 \FA_f[9].FA_i 
       (.D(vr_int[10]),
        .\VR_reg[10] (\VR_reg[19]_0 [4]),
        .\VR_reg[10]_0 (\VR_reg[19]_1 [4]),
        .op4_out(op4_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(op4_out[0]),
        .Q(S[0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [8]),
        .Q(\SP_reg[19]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [9]),
        .Q(\SP_reg[19]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [10]),
        .Q(\SP_reg[19]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [11]),
        .Q(\SP_reg[19]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [12]),
        .Q(\SP_reg[19]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [13]),
        .Q(\SP_reg[19]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [14]),
        .Q(\SP_reg[19]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [15]),
        .Q(\SP_reg[19]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [16]),
        .Q(\SP_reg[19]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(op4_out[1]),
        .Q(S[1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [0]),
        .Q(S[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [1]),
        .Q(\SP_reg[19]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [2]),
        .Q(\SP_reg[19]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [3]),
        .Q(\SP_reg[19]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [4]),
        .Q(\SP_reg[19]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [5]),
        .Q(\SP_reg[19]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [6]),
        .Q(\SP_reg[19]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [7]),
        .Q(\SP_reg[19]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[10]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[11]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[12]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[13]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[14]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[15]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[16]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[17]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[18]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[19]),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(VR2));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[6]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[9]),
        .Q(Q[5]));
endmodule

(* ORIG_REF_NAME = "STEP2" *) 
module STEP2_480
   (S,
    Q,
    \SP_reg[19]_0 ,
    D,
    op4_out,
    \VR_reg[19]_0 ,
    \VR_reg[19]_1 ,
    \SP_reg[19]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [3:0]S;
  output [15:0]Q;
  output [15:0]\SP_reg[19]_0 ;
  input [2:0]D;
  input [8:0]op4_out;
  input [13:0]\VR_reg[19]_0 ;
  input [12:0]\VR_reg[19]_1 ;
  input [16:0]\SP_reg[19]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [2:0]D;
  wire [15:0]Q;
  wire [3:0]S;
  wire [15:0]\SP_reg[19]_0 ;
  wire [16:0]\SP_reg[19]_1 ;
  wire [3:3]VR2;
  wire [13:0]\VR_reg[19]_0 ;
  wire [12:0]\VR_reg[19]_1 ;
  wire clk_IBUF_BUFG;
  wire [8:0]op4_out;
  wire rst_IBUF;
  wire [19:6]vr_int;

  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1__3
       (.I0(VR2),
        .I1(\SP_reg[19]_0 [0]),
        .O(S[3]));
  FA_488 \FA_f[10].FA_i 
       (.D(vr_int[11]),
        .\VR_reg[11] (\VR_reg[19]_0 [5]),
        .\VR_reg[11]_0 (\VR_reg[19]_1 [5]),
        .op4_out(op4_out[7]));
  FA_489 \FA_f[11].FA_i 
       (.D(vr_int[12]),
        .\VR_reg[12] (\VR_reg[19]_0 [6]),
        .\VR_reg[12]_0 (\VR_reg[19]_1 [6]),
        .op4_out(op4_out[8]));
  FA_490 \FA_f[12].FA_i 
       (.D(vr_int[13]),
        .\VR_reg[13] (\VR_reg[19]_0 [7]),
        .\VR_reg[13]_0 (\VR_reg[19]_1 [7]),
        .op4_out(op4_out[8]));
  FA_491 \FA_f[13].FA_i 
       (.D(vr_int[14]),
        .\VR_reg[14] (\VR_reg[19]_0 [8]),
        .\VR_reg[14]_0 (\VR_reg[19]_1 [8]),
        .op4_out(op4_out[8]));
  FA_492 \FA_f[14].FA_i 
       (.D(vr_int[15]),
        .\VR_reg[15] (\VR_reg[19]_0 [9]),
        .\VR_reg[15]_0 (\VR_reg[19]_1 [9]),
        .op4_out(op4_out[8]));
  FA_493 \FA_f[15].FA_i 
       (.D(vr_int[16]),
        .\VR_reg[16] (\VR_reg[19]_0 [10]),
        .\VR_reg[16]_0 (\VR_reg[19]_1 [10]),
        .op4_out(op4_out[8]));
  FA_494 \FA_f[16].FA_i 
       (.D(vr_int[17]),
        .\VR_reg[17] (\VR_reg[19]_0 [11]),
        .\VR_reg[17]_0 (\VR_reg[19]_1 [11]),
        .op4_out(op4_out[8]));
  FA_495 \FA_f[17].FA_i 
       (.D(vr_int[18]),
        .\VR_reg[18] (\VR_reg[19]_0 [12]),
        .\VR_reg[18]_0 (\VR_reg[19]_1 [12]),
        .op4_out(op4_out[8]));
  FA_496 \FA_f[18].FA_i 
       (.D(vr_int[19]),
        .\VR_reg[19] (\VR_reg[19]_0 [13]),
        .\VR_reg[19]_0 (\VR_reg[19]_1 [12]),
        .op4_out(op4_out[8]));
  FA_497 \FA_f[5].FA_i 
       (.D(vr_int[6]),
        .\VR_reg[6] (\VR_reg[19]_0 [0]),
        .\VR_reg[6]_0 (\VR_reg[19]_1 [0]),
        .op4_out(op4_out[2]));
  FA_498 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .\VR_reg[7] (\VR_reg[19]_0 [1]),
        .\VR_reg[7]_0 (\VR_reg[19]_1 [1]),
        .op4_out(op4_out[3]));
  FA_499 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .\VR_reg[8] (\VR_reg[19]_0 [2]),
        .\VR_reg[8]_0 (\VR_reg[19]_1 [2]),
        .op4_out(op4_out[4]));
  FA_500 \FA_f[8].FA_i 
       (.D(vr_int[9]),
        .\VR_reg[9] (\VR_reg[19]_0 [3]),
        .\VR_reg[9]_0 (\VR_reg[19]_1 [3]),
        .op4_out(op4_out[5]));
  FA_501 \FA_f[9].FA_i 
       (.D(vr_int[10]),
        .\VR_reg[10] (\VR_reg[19]_0 [4]),
        .\VR_reg[10]_0 (\VR_reg[19]_1 [4]),
        .op4_out(op4_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(op4_out[0]),
        .Q(S[0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [8]),
        .Q(\SP_reg[19]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [9]),
        .Q(\SP_reg[19]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [10]),
        .Q(\SP_reg[19]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [11]),
        .Q(\SP_reg[19]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [12]),
        .Q(\SP_reg[19]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [13]),
        .Q(\SP_reg[19]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [14]),
        .Q(\SP_reg[19]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [15]),
        .Q(\SP_reg[19]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [16]),
        .Q(\SP_reg[19]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(op4_out[1]),
        .Q(S[1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [0]),
        .Q(S[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [1]),
        .Q(\SP_reg[19]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [2]),
        .Q(\SP_reg[19]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [3]),
        .Q(\SP_reg[19]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [4]),
        .Q(\SP_reg[19]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [5]),
        .Q(\SP_reg[19]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [6]),
        .Q(\SP_reg[19]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [7]),
        .Q(\SP_reg[19]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[10]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[11]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[12]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[13]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[14]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[15]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[16]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[17]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[18]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[19]),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(VR2));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[6]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[9]),
        .Q(Q[5]));
endmodule

(* ORIG_REF_NAME = "STEP2" *) 
module STEP2_525
   (S,
    Q,
    \SP_reg[19]_0 ,
    D,
    op4_out,
    \VR_reg[16]_0 ,
    \VR_reg[16]_1 ,
    \SP_reg[19]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [3:0]S;
  output [13:0]Q;
  output [13:0]\SP_reg[19]_0 ;
  input [3:0]D;
  input [6:0]op4_out;
  input [10:0]\VR_reg[16]_0 ;
  input [10:0]\VR_reg[16]_1 ;
  input [14:0]\SP_reg[19]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [3:0]D;
  wire [13:0]Q;
  wire [3:0]S;
  wire [13:0]\SP_reg[19]_0 ;
  wire [14:0]\SP_reg[19]_1 ;
  wire [3:3]VR2;
  wire [10:0]\VR_reg[16]_0 ;
  wire [10:0]\VR_reg[16]_1 ;
  wire clk_IBUF_BUFG;
  wire [6:0]op4_out;
  wire rst_IBUF;
  wire [16:6]vr_int;

  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1__4
       (.I0(VR2),
        .I1(\SP_reg[19]_0 [0]),
        .O(S[3]));
  FA_533 \FA_f[10].FA_i 
       (.D(vr_int[11]),
        .\VR_reg[11] (\VR_reg[16]_0 [5]),
        .\VR_reg[11]_0 (\VR_reg[16]_1 [5]),
        .op4_out(op4_out[6]));
  FA_534 \FA_f[11].FA_i 
       (.D(vr_int[12]),
        .\VR_reg[12] (\VR_reg[16]_0 [6]),
        .\VR_reg[12]_0 (\VR_reg[16]_1 [6]),
        .op4_out(op4_out[6]));
  FA_535 \FA_f[12].FA_i 
       (.D(vr_int[13]),
        .\VR_reg[13] (\VR_reg[16]_0 [7]),
        .\VR_reg[13]_0 (\VR_reg[16]_1 [7]),
        .op4_out(op4_out[6]));
  FA_536 \FA_f[13].FA_i 
       (.D(vr_int[14]),
        .\VR_reg[14] (\VR_reg[16]_0 [8]),
        .\VR_reg[14]_0 (\VR_reg[16]_1 [8]),
        .op4_out(op4_out[6]));
  FA_537 \FA_f[14].FA_i 
       (.D(vr_int[15]),
        .\VR_reg[15] (\VR_reg[16]_0 [9]),
        .\VR_reg[15]_0 (\VR_reg[16]_1 [9]),
        .op4_out(op4_out[6]));
  FA_538 \FA_f[15].FA_i 
       (.D(vr_int[16]),
        .\VR_reg[16] (\VR_reg[16]_0 [10]),
        .\VR_reg[16]_0 (\VR_reg[16]_1 [10]),
        .op4_out(op4_out[6]));
  FA_539 \FA_f[5].FA_i 
       (.D(vr_int[6]),
        .\VR_reg[6] (\VR_reg[16]_0 [0]),
        .\VR_reg[6]_0 (\VR_reg[16]_1 [0]),
        .op4_out(op4_out[2]));
  FA_540 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .\VR_reg[7] (\VR_reg[16]_0 [1]),
        .\VR_reg[7]_0 (\VR_reg[16]_1 [1]),
        .op4_out(op4_out[3]));
  FA_541 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .\VR_reg[8] (\VR_reg[16]_0 [2]),
        .\VR_reg[8]_0 (\VR_reg[16]_1 [2]),
        .op4_out(op4_out[4]));
  FA_542 \FA_f[8].FA_i 
       (.D(vr_int[9]),
        .\VR_reg[9] (\VR_reg[16]_0 [3]),
        .\VR_reg[9]_0 (\VR_reg[16]_1 [3]),
        .op4_out(op4_out[5]));
  FA_543 \FA_f[9].FA_i 
       (.D(vr_int[10]),
        .\VR_reg[10] (\VR_reg[16]_0 [4]),
        .\VR_reg[10]_0 (\VR_reg[16]_1 [4]),
        .op4_out(op4_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(op4_out[0]),
        .Q(S[0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [8]),
        .Q(\SP_reg[19]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [9]),
        .Q(\SP_reg[19]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [10]),
        .Q(\SP_reg[19]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [11]),
        .Q(\SP_reg[19]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [12]),
        .Q(\SP_reg[19]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [13]),
        .Q(\SP_reg[19]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [14]),
        .Q(\SP_reg[19]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(op4_out[1]),
        .Q(S[1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [0]),
        .Q(S[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [1]),
        .Q(\SP_reg[19]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [2]),
        .Q(\SP_reg[19]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [3]),
        .Q(\SP_reg[19]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [4]),
        .Q(\SP_reg[19]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [5]),
        .Q(\SP_reg[19]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [6]),
        .Q(\SP_reg[19]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [7]),
        .Q(\SP_reg[19]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[10]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[11]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[12]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[13]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[14]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[15]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[16]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(VR2));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[6]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[9]),
        .Q(Q[5]));
endmodule

(* ORIG_REF_NAME = "STEP2" *) 
module STEP2_564
   (S,
    Q,
    \SP_reg[19]_0 ,
    D,
    op4_out,
    \VR_reg[19]_0 ,
    \VR_reg[19]_1 ,
    \SP_reg[19]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [3:0]S;
  output [15:0]Q;
  output [15:0]\SP_reg[19]_0 ;
  input [2:0]D;
  input [8:0]op4_out;
  input [13:0]\VR_reg[19]_0 ;
  input [12:0]\VR_reg[19]_1 ;
  input [16:0]\SP_reg[19]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [2:0]D;
  wire [15:0]Q;
  wire [3:0]S;
  wire [15:0]\SP_reg[19]_0 ;
  wire [16:0]\SP_reg[19]_1 ;
  wire [3:3]VR2;
  wire [13:0]\VR_reg[19]_0 ;
  wire [12:0]\VR_reg[19]_1 ;
  wire clk_IBUF_BUFG;
  wire [8:0]op4_out;
  wire rst_IBUF;
  wire [19:6]vr_int;

  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1__2
       (.I0(VR2),
        .I1(\SP_reg[19]_0 [0]),
        .O(S[3]));
  FA_572 \FA_f[10].FA_i 
       (.D(vr_int[11]),
        .\VR_reg[11] (\VR_reg[19]_0 [5]),
        .\VR_reg[11]_0 (\VR_reg[19]_1 [5]),
        .op4_out(op4_out[7]));
  FA_573 \FA_f[11].FA_i 
       (.D(vr_int[12]),
        .\VR_reg[12] (\VR_reg[19]_0 [6]),
        .\VR_reg[12]_0 (\VR_reg[19]_1 [6]),
        .op4_out(op4_out[8]));
  FA_574 \FA_f[12].FA_i 
       (.D(vr_int[13]),
        .\VR_reg[13] (\VR_reg[19]_0 [7]),
        .\VR_reg[13]_0 (\VR_reg[19]_1 [7]),
        .op4_out(op4_out[8]));
  FA_575 \FA_f[13].FA_i 
       (.D(vr_int[14]),
        .\VR_reg[14] (\VR_reg[19]_0 [8]),
        .\VR_reg[14]_0 (\VR_reg[19]_1 [8]),
        .op4_out(op4_out[8]));
  FA_576 \FA_f[14].FA_i 
       (.D(vr_int[15]),
        .\VR_reg[15] (\VR_reg[19]_0 [9]),
        .\VR_reg[15]_0 (\VR_reg[19]_1 [9]),
        .op4_out(op4_out[8]));
  FA_577 \FA_f[15].FA_i 
       (.D(vr_int[16]),
        .\VR_reg[16] (\VR_reg[19]_0 [10]),
        .\VR_reg[16]_0 (\VR_reg[19]_1 [10]),
        .op4_out(op4_out[8]));
  FA_578 \FA_f[16].FA_i 
       (.D(vr_int[17]),
        .\VR_reg[17] (\VR_reg[19]_0 [11]),
        .\VR_reg[17]_0 (\VR_reg[19]_1 [11]),
        .op4_out(op4_out[8]));
  FA_579 \FA_f[17].FA_i 
       (.D(vr_int[18]),
        .\VR_reg[18] (\VR_reg[19]_0 [12]),
        .\VR_reg[18]_0 (\VR_reg[19]_1 [12]),
        .op4_out(op4_out[8]));
  FA_580 \FA_f[18].FA_i 
       (.D(vr_int[19]),
        .\VR_reg[19] (\VR_reg[19]_0 [13]),
        .\VR_reg[19]_0 (\VR_reg[19]_1 [12]),
        .op4_out(op4_out[8]));
  FA_581 \FA_f[5].FA_i 
       (.D(vr_int[6]),
        .\VR_reg[6] (\VR_reg[19]_0 [0]),
        .\VR_reg[6]_0 (\VR_reg[19]_1 [0]),
        .op4_out(op4_out[2]));
  FA_582 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .\VR_reg[7] (\VR_reg[19]_0 [1]),
        .\VR_reg[7]_0 (\VR_reg[19]_1 [1]),
        .op4_out(op4_out[3]));
  FA_583 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .\VR_reg[8] (\VR_reg[19]_0 [2]),
        .\VR_reg[8]_0 (\VR_reg[19]_1 [2]),
        .op4_out(op4_out[4]));
  FA_584 \FA_f[8].FA_i 
       (.D(vr_int[9]),
        .\VR_reg[9] (\VR_reg[19]_0 [3]),
        .\VR_reg[9]_0 (\VR_reg[19]_1 [3]),
        .op4_out(op4_out[5]));
  FA_585 \FA_f[9].FA_i 
       (.D(vr_int[10]),
        .\VR_reg[10] (\VR_reg[19]_0 [4]),
        .\VR_reg[10]_0 (\VR_reg[19]_1 [4]),
        .op4_out(op4_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(op4_out[0]),
        .Q(S[0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [8]),
        .Q(\SP_reg[19]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [9]),
        .Q(\SP_reg[19]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [10]),
        .Q(\SP_reg[19]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [11]),
        .Q(\SP_reg[19]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [12]),
        .Q(\SP_reg[19]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [13]),
        .Q(\SP_reg[19]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [14]),
        .Q(\SP_reg[19]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [15]),
        .Q(\SP_reg[19]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [16]),
        .Q(\SP_reg[19]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(op4_out[1]),
        .Q(S[1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [0]),
        .Q(S[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [1]),
        .Q(\SP_reg[19]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [2]),
        .Q(\SP_reg[19]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [3]),
        .Q(\SP_reg[19]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [4]),
        .Q(\SP_reg[19]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [5]),
        .Q(\SP_reg[19]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [6]),
        .Q(\SP_reg[19]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [7]),
        .Q(\SP_reg[19]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[10]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[11]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[12]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[13]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[14]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[15]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[16]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[17]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[18]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[19]),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(VR2));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[6]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[9]),
        .Q(Q[5]));
endmodule

(* ORIG_REF_NAME = "STEP2" *) 
module STEP2_73
   (S,
    Q,
    \SP_reg[19]_0 ,
    D,
    op4_out,
    \VR_reg[16]_0 ,
    \VR_reg[16]_1 ,
    \SP_reg[19]_1 ,
    clk_IBUF_BUFG,
    rst_IBUF);
  output [3:0]S;
  output [13:0]Q;
  output [13:0]\SP_reg[19]_0 ;
  input [3:0]D;
  input [6:0]op4_out;
  input [10:0]\VR_reg[16]_0 ;
  input [10:0]\VR_reg[16]_1 ;
  input [14:0]\SP_reg[19]_1 ;
  input clk_IBUF_BUFG;
  input rst_IBUF;

  wire [3:0]D;
  wire [13:0]Q;
  wire [3:0]S;
  wire [13:0]\SP_reg[19]_0 ;
  wire [14:0]\SP_reg[19]_1 ;
  wire [3:3]VR2;
  wire [10:0]\VR_reg[16]_0 ;
  wire [10:0]\VR_reg[16]_1 ;
  wire clk_IBUF_BUFG;
  wire [6:0]op4_out;
  wire rst_IBUF;
  wire [16:6]vr_int;

  LUT2 #(
    .INIT(4'h6)) 
    CARRY4_inst_i_1__1
       (.I0(VR2),
        .I1(\SP_reg[19]_0 [0]),
        .O(S[3]));
  FA_81 \FA_f[10].FA_i 
       (.D(vr_int[11]),
        .\VR_reg[11] (\VR_reg[16]_0 [5]),
        .\VR_reg[11]_0 (\VR_reg[16]_1 [5]),
        .op4_out(op4_out[6]));
  FA_82 \FA_f[11].FA_i 
       (.D(vr_int[12]),
        .\VR_reg[12] (\VR_reg[16]_0 [6]),
        .\VR_reg[12]_0 (\VR_reg[16]_1 [6]),
        .op4_out(op4_out[6]));
  FA_83 \FA_f[12].FA_i 
       (.D(vr_int[13]),
        .\VR_reg[13] (\VR_reg[16]_0 [7]),
        .\VR_reg[13]_0 (\VR_reg[16]_1 [7]),
        .op4_out(op4_out[6]));
  FA_84 \FA_f[13].FA_i 
       (.D(vr_int[14]),
        .\VR_reg[14] (\VR_reg[16]_0 [8]),
        .\VR_reg[14]_0 (\VR_reg[16]_1 [8]),
        .op4_out(op4_out[6]));
  FA_85 \FA_f[14].FA_i 
       (.D(vr_int[15]),
        .\VR_reg[15] (\VR_reg[16]_0 [9]),
        .\VR_reg[15]_0 (\VR_reg[16]_1 [9]),
        .op4_out(op4_out[6]));
  FA_86 \FA_f[15].FA_i 
       (.D(vr_int[16]),
        .\VR_reg[16] (\VR_reg[16]_0 [10]),
        .\VR_reg[16]_0 (\VR_reg[16]_1 [10]),
        .op4_out(op4_out[6]));
  FA_87 \FA_f[5].FA_i 
       (.D(vr_int[6]),
        .\VR_reg[6] (\VR_reg[16]_0 [0]),
        .\VR_reg[6]_0 (\VR_reg[16]_1 [0]),
        .op4_out(op4_out[2]));
  FA_88 \FA_f[6].FA_i 
       (.D(vr_int[7]),
        .\VR_reg[7] (\VR_reg[16]_0 [1]),
        .\VR_reg[7]_0 (\VR_reg[16]_1 [1]),
        .op4_out(op4_out[3]));
  FA_89 \FA_f[7].FA_i 
       (.D(vr_int[8]),
        .\VR_reg[8] (\VR_reg[16]_0 [2]),
        .\VR_reg[8]_0 (\VR_reg[16]_1 [2]),
        .op4_out(op4_out[4]));
  FA_90 \FA_f[8].FA_i 
       (.D(vr_int[9]),
        .\VR_reg[9] (\VR_reg[16]_0 [3]),
        .\VR_reg[9]_0 (\VR_reg[16]_1 [3]),
        .op4_out(op4_out[5]));
  FA_91 \FA_f[9].FA_i 
       (.D(vr_int[10]),
        .\VR_reg[10] (\VR_reg[16]_0 [4]),
        .\VR_reg[10]_0 (\VR_reg[16]_1 [4]),
        .op4_out(op4_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(op4_out[0]),
        .Q(S[0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [8]),
        .Q(\SP_reg[19]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [9]),
        .Q(\SP_reg[19]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [10]),
        .Q(\SP_reg[19]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [11]),
        .Q(\SP_reg[19]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [12]),
        .Q(\SP_reg[19]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [13]),
        .Q(\SP_reg[19]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [14]),
        .Q(\SP_reg[19]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(op4_out[1]),
        .Q(S[1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [0]),
        .Q(S[2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [1]),
        .Q(\SP_reg[19]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [2]),
        .Q(\SP_reg[19]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [3]),
        .Q(\SP_reg[19]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [4]),
        .Q(\SP_reg[19]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [5]),
        .Q(\SP_reg[19]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [6]),
        .Q(\SP_reg[19]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \SP_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\SP_reg[19]_1 [7]),
        .Q(\SP_reg[19]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[10]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[11]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[12]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[13]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[14]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[15]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[16]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[3]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[0]),
        .Q(VR2));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[1]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(D[2]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[6]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[7]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[8]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \VR_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(vr_int[9]),
        .Q(Q[5]));
endmodule

(* DIM_FIFO_GO = "31" *) (* DIM_FIFO_GO_GRAY = "11" *) (* DIM_FIFO_VALID_FINISH = "12" *) 
(* ECO_CHECKSUM = "ec957532" *) 
(* NotValidForBitStream *)
module TOP
   (clk,
    rst,
    rgb2gray,
    cmd,
    pixel_in,
    wc,
    wl,
    w,
    pixel_out,
    valid,
    finish);
  input clk;
  input rst;
  input rgb2gray;
  input [1:0]cmd;
  input [24:0]pixel_in;
  input [23:0]wc;
  input [23:0]wl;
  input [23:0]w;
  output [23:0]pixel_out;
  output valid;
  output finish;

  wire FIFO_READY_n_0;
  wire FIFO_READY_n_1;
  wire FIFO_READY_n_2;
  wire FIFO_READY_n_3;
  wire FIFO_READY_n_4;
  wire \FOR_RGB[1].TO_BUF_n_0 ;
  wire \FOR_RGB[1].TO_BUF_n_1 ;
  wire \FOR_RGB[1].TO_BUF_n_10 ;
  wire \FOR_RGB[1].TO_BUF_n_11 ;
  wire \FOR_RGB[1].TO_BUF_n_12 ;
  wire \FOR_RGB[1].TO_BUF_n_13 ;
  wire \FOR_RGB[1].TO_BUF_n_14 ;
  wire \FOR_RGB[1].TO_BUF_n_15 ;
  wire \FOR_RGB[1].TO_BUF_n_2 ;
  wire \FOR_RGB[1].TO_BUF_n_3 ;
  wire \FOR_RGB[1].TO_BUF_n_4 ;
  wire \FOR_RGB[1].TO_BUF_n_5 ;
  wire \FOR_RGB[1].TO_BUF_n_6 ;
  wire \FOR_RGB[1].TO_BUF_n_7 ;
  wire \FOR_RGB[1].TO_BUF_n_8 ;
  wire \FOR_RGB[1].TO_BUF_n_9 ;
  wire \FOR_RGB[2].TO_BUF_n_0 ;
  wire \FOR_RGB[2].TO_BUF_n_1 ;
  wire \FOR_RGB[2].TO_BUF_n_10 ;
  wire \FOR_RGB[2].TO_BUF_n_11 ;
  wire \FOR_RGB[2].TO_BUF_n_12 ;
  wire \FOR_RGB[2].TO_BUF_n_13 ;
  wire \FOR_RGB[2].TO_BUF_n_14 ;
  wire \FOR_RGB[2].TO_BUF_n_15 ;
  wire \FOR_RGB[2].TO_BUF_n_2 ;
  wire \FOR_RGB[2].TO_BUF_n_3 ;
  wire \FOR_RGB[2].TO_BUF_n_4 ;
  wire \FOR_RGB[2].TO_BUF_n_5 ;
  wire \FOR_RGB[2].TO_BUF_n_6 ;
  wire \FOR_RGB[2].TO_BUF_n_7 ;
  wire \FOR_RGB[2].TO_BUF_n_8 ;
  wire \FOR_RGB[2].TO_BUF_n_9 ;
  wire TO_BUF_n_0;
  wire TO_BUF_n_1;
  wire TO_BUF_n_10;
  wire TO_BUF_n_11;
  wire TO_BUF_n_12;
  wire TO_BUF_n_13;
  wire TO_BUF_n_14;
  wire TO_BUF_n_15;
  wire TO_BUF_n_2;
  wire TO_BUF_n_3;
  wire TO_BUF_n_4;
  wire TO_BUF_n_5;
  wire TO_BUF_n_6;
  wire TO_BUF_n_7;
  wire TO_BUF_n_8;
  wire TO_BUF_n_9;
  wire [7:0]\TO_SUM_WC/BLOCCO1/sp_int ;
  wire [7:0]\TO_SUM_WC/BLOCCO1/sp_int_2 ;
  wire [7:0]\TO_SUM_WC/BLOCCO1/sp_int_6 ;
  wire [8:1]\TO_SUM_WC/BLOCCO1/vr_int ;
  wire [8:1]\TO_SUM_WC/BLOCCO1/vr_int_3 ;
  wire [8:1]\TO_SUM_WC/BLOCCO1/vr_int_7 ;
  wire [7:0]\TO_SUM_WL/BLOCCO1/sp_int ;
  wire [7:0]\TO_SUM_WL/BLOCCO1/sp_int_0 ;
  wire [7:0]\TO_SUM_WL/BLOCCO1/sp_int_4 ;
  wire [8:1]\TO_SUM_WL/BLOCCO1/vr_int ;
  wire [8:1]\TO_SUM_WL/BLOCCO1/vr_int_1 ;
  wire [8:1]\TO_SUM_WL/BLOCCO1/vr_int_5 ;
  wire [39:32]buf_p;
  wire [71:0]buf_p_8;
  wire [71:0]buf_p_9;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire [1:0]cmd;
  wire [1:0]cmd_IBUF;
  wire [71:56]correct_pix_0;
  wire [71:56]correct_pix_144;
  wire [71:56]correct_pix_72;
  wire finish;
  wire finish_OBUF;
  wire finish_int;
  wire is_reading;
  wire [24:0]pixel_in;
  wire [7:0]pixel_in0_out;
  wire [24:0]pixel_in_IBUF;
  wire [23:0]pixel_out;
  wire [23:0]pixel_out_OBUF;
  wire [71:0]pixels;
  wire [151:0]pixels__0;
  wire \pixels_w_reg_n_0_[0] ;
  wire \pixels_w_reg_n_0_[10] ;
  wire \pixels_w_reg_n_0_[11] ;
  wire \pixels_w_reg_n_0_[12] ;
  wire \pixels_w_reg_n_0_[13] ;
  wire \pixels_w_reg_n_0_[144] ;
  wire \pixels_w_reg_n_0_[145] ;
  wire \pixels_w_reg_n_0_[146] ;
  wire \pixels_w_reg_n_0_[147] ;
  wire \pixels_w_reg_n_0_[148] ;
  wire \pixels_w_reg_n_0_[149] ;
  wire \pixels_w_reg_n_0_[14] ;
  wire \pixels_w_reg_n_0_[150] ;
  wire \pixels_w_reg_n_0_[151] ;
  wire \pixels_w_reg_n_0_[152] ;
  wire \pixels_w_reg_n_0_[153] ;
  wire \pixels_w_reg_n_0_[154] ;
  wire \pixels_w_reg_n_0_[155] ;
  wire \pixels_w_reg_n_0_[156] ;
  wire \pixels_w_reg_n_0_[157] ;
  wire \pixels_w_reg_n_0_[158] ;
  wire \pixels_w_reg_n_0_[159] ;
  wire \pixels_w_reg_n_0_[15] ;
  wire \pixels_w_reg_n_0_[160] ;
  wire \pixels_w_reg_n_0_[161] ;
  wire \pixels_w_reg_n_0_[162] ;
  wire \pixels_w_reg_n_0_[163] ;
  wire \pixels_w_reg_n_0_[164] ;
  wire \pixels_w_reg_n_0_[165] ;
  wire \pixels_w_reg_n_0_[166] ;
  wire \pixels_w_reg_n_0_[167] ;
  wire \pixels_w_reg_n_0_[168] ;
  wire \pixels_w_reg_n_0_[169] ;
  wire \pixels_w_reg_n_0_[16] ;
  wire \pixels_w_reg_n_0_[170] ;
  wire \pixels_w_reg_n_0_[171] ;
  wire \pixels_w_reg_n_0_[172] ;
  wire \pixels_w_reg_n_0_[173] ;
  wire \pixels_w_reg_n_0_[174] ;
  wire \pixels_w_reg_n_0_[175] ;
  wire \pixels_w_reg_n_0_[176] ;
  wire \pixels_w_reg_n_0_[177] ;
  wire \pixels_w_reg_n_0_[178] ;
  wire \pixels_w_reg_n_0_[179] ;
  wire \pixels_w_reg_n_0_[17] ;
  wire \pixels_w_reg_n_0_[180] ;
  wire \pixels_w_reg_n_0_[181] ;
  wire \pixels_w_reg_n_0_[182] ;
  wire \pixels_w_reg_n_0_[183] ;
  wire \pixels_w_reg_n_0_[184] ;
  wire \pixels_w_reg_n_0_[185] ;
  wire \pixels_w_reg_n_0_[186] ;
  wire \pixels_w_reg_n_0_[187] ;
  wire \pixels_w_reg_n_0_[188] ;
  wire \pixels_w_reg_n_0_[189] ;
  wire \pixels_w_reg_n_0_[18] ;
  wire \pixels_w_reg_n_0_[190] ;
  wire \pixels_w_reg_n_0_[191] ;
  wire \pixels_w_reg_n_0_[192] ;
  wire \pixels_w_reg_n_0_[193] ;
  wire \pixels_w_reg_n_0_[194] ;
  wire \pixels_w_reg_n_0_[195] ;
  wire \pixels_w_reg_n_0_[196] ;
  wire \pixels_w_reg_n_0_[197] ;
  wire \pixels_w_reg_n_0_[198] ;
  wire \pixels_w_reg_n_0_[199] ;
  wire \pixels_w_reg_n_0_[19] ;
  wire \pixels_w_reg_n_0_[1] ;
  wire \pixels_w_reg_n_0_[200] ;
  wire \pixels_w_reg_n_0_[201] ;
  wire \pixels_w_reg_n_0_[202] ;
  wire \pixels_w_reg_n_0_[203] ;
  wire \pixels_w_reg_n_0_[204] ;
  wire \pixels_w_reg_n_0_[205] ;
  wire \pixels_w_reg_n_0_[206] ;
  wire \pixels_w_reg_n_0_[207] ;
  wire \pixels_w_reg_n_0_[208] ;
  wire \pixels_w_reg_n_0_[209] ;
  wire \pixels_w_reg_n_0_[20] ;
  wire \pixels_w_reg_n_0_[210] ;
  wire \pixels_w_reg_n_0_[211] ;
  wire \pixels_w_reg_n_0_[212] ;
  wire \pixels_w_reg_n_0_[213] ;
  wire \pixels_w_reg_n_0_[214] ;
  wire \pixels_w_reg_n_0_[215] ;
  wire \pixels_w_reg_n_0_[21] ;
  wire \pixels_w_reg_n_0_[22] ;
  wire \pixels_w_reg_n_0_[23] ;
  wire \pixels_w_reg_n_0_[24] ;
  wire \pixels_w_reg_n_0_[25] ;
  wire \pixels_w_reg_n_0_[26] ;
  wire \pixels_w_reg_n_0_[27] ;
  wire \pixels_w_reg_n_0_[28] ;
  wire \pixels_w_reg_n_0_[29] ;
  wire \pixels_w_reg_n_0_[2] ;
  wire \pixels_w_reg_n_0_[30] ;
  wire \pixels_w_reg_n_0_[31] ;
  wire \pixels_w_reg_n_0_[32] ;
  wire \pixels_w_reg_n_0_[33] ;
  wire \pixels_w_reg_n_0_[34] ;
  wire \pixels_w_reg_n_0_[35] ;
  wire \pixels_w_reg_n_0_[36] ;
  wire \pixels_w_reg_n_0_[37] ;
  wire \pixels_w_reg_n_0_[38] ;
  wire \pixels_w_reg_n_0_[39] ;
  wire \pixels_w_reg_n_0_[3] ;
  wire \pixels_w_reg_n_0_[40] ;
  wire \pixels_w_reg_n_0_[41] ;
  wire \pixels_w_reg_n_0_[42] ;
  wire \pixels_w_reg_n_0_[43] ;
  wire \pixels_w_reg_n_0_[44] ;
  wire \pixels_w_reg_n_0_[45] ;
  wire \pixels_w_reg_n_0_[46] ;
  wire \pixels_w_reg_n_0_[47] ;
  wire \pixels_w_reg_n_0_[48] ;
  wire \pixels_w_reg_n_0_[49] ;
  wire \pixels_w_reg_n_0_[4] ;
  wire \pixels_w_reg_n_0_[50] ;
  wire \pixels_w_reg_n_0_[51] ;
  wire \pixels_w_reg_n_0_[52] ;
  wire \pixels_w_reg_n_0_[53] ;
  wire \pixels_w_reg_n_0_[54] ;
  wire \pixels_w_reg_n_0_[55] ;
  wire \pixels_w_reg_n_0_[56] ;
  wire \pixels_w_reg_n_0_[57] ;
  wire \pixels_w_reg_n_0_[58] ;
  wire \pixels_w_reg_n_0_[59] ;
  wire \pixels_w_reg_n_0_[5] ;
  wire \pixels_w_reg_n_0_[60] ;
  wire \pixels_w_reg_n_0_[61] ;
  wire \pixels_w_reg_n_0_[62] ;
  wire \pixels_w_reg_n_0_[63] ;
  wire \pixels_w_reg_n_0_[64] ;
  wire \pixels_w_reg_n_0_[65] ;
  wire \pixels_w_reg_n_0_[66] ;
  wire \pixels_w_reg_n_0_[67] ;
  wire \pixels_w_reg_n_0_[68] ;
  wire \pixels_w_reg_n_0_[69] ;
  wire \pixels_w_reg_n_0_[6] ;
  wire \pixels_w_reg_n_0_[70] ;
  wire \pixels_w_reg_n_0_[71] ;
  wire \pixels_w_reg_n_0_[7] ;
  wire \pixels_w_reg_n_0_[8] ;
  wire \pixels_w_reg_n_0_[9] ;
  wire prec;
  wire ready_int_1;
  wire rgb2gray;
  wire rgb2gray_IBUF;
  wire rst;
  wire rst_IBUF;
  wire [3:0]stato;
  wire valid;
  wire valid_OBUF;
  wire valid_int;
  wire [23:0]w;
  wire [23:0]w_IBUF;
  wire [23:0]wc;
  wire [23:0]wc_IBUF;
  wire [23:0]wl;
  wire [23:0]wl_IBUF;

  BUFFER_DECODE DECOD_BUFFER
       (.D({buf_p_9[71:40],buf_p_9[31:0]}),
        .Q(correct_pix_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\pixels_out_reg[47]_0 (\TO_SUM_WL/BLOCCO1/vr_int ),
        .\pixels_out_reg[47]_1 (\TO_SUM_WL/BLOCCO1/sp_int ),
        .\pixels_out_reg[55]_0 (\TO_SUM_WC/BLOCCO1/vr_int ),
        .\pixels_out_reg[55]_1 (\TO_SUM_WC/BLOCCO1/sp_int ),
        .rst_IBUF(rst_IBUF));
  FIFO_NORMAL__parameterized3 FIFO_FINISH
       (.Q_reg(FIFO_READY_n_3),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF),
        .valid_OBUF(valid_OBUF),
        .valid_int(valid_int));
  FIFO_NORMAL FIFO_READY
       (.GEN_c_1_0(FIFO_READY_n_0),
        .GEN_c_27_0(FIFO_READY_n_4),
        .GEN_c_2_0(FIFO_READY_n_1),
        .GEN_c_8_0(FIFO_READY_n_2),
        .GEN_c_9_0(FIFO_READY_n_3),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .pixel_in_IBUF(pixel_in_IBUF[24]),
        .prec(prec),
        .ready_int_1(ready_int_1),
        .rst_IBUF(rst_IBUF));
  FIFO_NORMAL__parameterized1 FIFO_READY2
       (.Q_reg(FIFO_READY_n_2),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .is_reading(is_reading),
        .ready_int_1(ready_int_1),
        .rgb2gray_IBUF(rgb2gray_IBUF),
        .rst_IBUF(rst_IBUF));
  FIFO_NORMAL__parameterized3_0 FIFO_VALID
       (.Q_reg(FIFO_READY_n_3),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .finish_OBUF(finish_OBUF),
        .finish_int(finish_int),
        .rst_IBUF(rst_IBUF));
  BUFFER_DECODE_1 \FOR_RGB[1].DECOD_BUFFER 
       (.D({buf_p_8[71:40],buf_p_8[31:0]}),
        .Q(correct_pix_72),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\pixels_out_reg[47]_0 (\TO_SUM_WL/BLOCCO1/vr_int_1 ),
        .\pixels_out_reg[47]_1 (\TO_SUM_WL/BLOCCO1/sp_int_0 ),
        .\pixels_out_reg[55]_0 (\TO_SUM_WC/BLOCCO1/vr_int_3 ),
        .\pixels_out_reg[55]_1 (\TO_SUM_WC/BLOCCO1/sp_int_2 ),
        .rst_IBUF(rst_IBUF));
  TOP_BUF \FOR_RGB[1].TO_BUF 
       (.Q(pixels__0[79:72]),
        .\Q_reg[0]_FIFO_READY_GEN_c_27 (\FOR_RGB[1].TO_BUF_n_0 ),
        .\Q_reg[0]_FIFO_READY_GEN_c_27_0 (\FOR_RGB[1].TO_BUF_n_8 ),
        .\Q_reg[1]_FIFO_READY_GEN_c_27 (\FOR_RGB[1].TO_BUF_n_1 ),
        .\Q_reg[1]_FIFO_READY_GEN_c_27_0 (\FOR_RGB[1].TO_BUF_n_9 ),
        .\Q_reg[2]_FIFO_READY_GEN_c_27 (\FOR_RGB[1].TO_BUF_n_2 ),
        .\Q_reg[2]_FIFO_READY_GEN_c_27_0 (\FOR_RGB[1].TO_BUF_n_10 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_27 (\FOR_RGB[1].TO_BUF_n_3 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_27_0 (\FOR_RGB[1].TO_BUF_n_11 ),
        .\Q_reg[4]_FIFO_READY_GEN_c_27 (\FOR_RGB[1].TO_BUF_n_4 ),
        .\Q_reg[4]_FIFO_READY_GEN_c_27_0 (\FOR_RGB[1].TO_BUF_n_12 ),
        .\Q_reg[5]_FIFO_READY_GEN_c_27 (\FOR_RGB[1].TO_BUF_n_5 ),
        .\Q_reg[5]_FIFO_READY_GEN_c_27_0 (\FOR_RGB[1].TO_BUF_n_13 ),
        .\Q_reg[6]_FIFO_READY_GEN_c_27 (\FOR_RGB[1].TO_BUF_n_6 ),
        .\Q_reg[6]_FIFO_READY_GEN_c_27_0 (\FOR_RGB[1].TO_BUF_n_14 ),
        .\Q_reg[7]_FIFO_READY_GEN_c_27 (\FOR_RGB[1].TO_BUF_n_7 ),
        .\Q_reg[7]_FIFO_READY_GEN_c_27_0 (\FOR_RGB[1].TO_BUF_n_15 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .pixel_in_IBUF(pixel_in_IBUF[15:8]),
        .pixels({pixels[47:40],pixels[23:16]}),
        .\pixels_w_reg[127] (FIFO_READY_n_4),
        .rgb2gray_IBUF(rgb2gray_IBUF),
        .rst_IBUF(rst_IBUF));
  TOP_PIX \FOR_RGB[1].TO_HW_i 
       (.D(\TO_SUM_WC/BLOCCO1/sp_int_2 ),
        .Q(correct_pix_72),
        .\SP_reg[7] (\TO_SUM_WL/BLOCCO1/sp_int_0 ),
        .\VR_reg[8] (\TO_SUM_WC/BLOCCO1/vr_int_3 ),
        .\VR_reg[8]_0 (\TO_SUM_WL/BLOCCO1/vr_int_1 ),
        .buf_p(buf_p_8[39:32]),
        .\central_pix_reg[7] (FIFO_READY_n_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\pix_sat_reg[7] (pixel_out_OBUF[15:8]),
        .rst_IBUF(rst_IBUF),
        .w_IBUF(w_IBUF[15:8]),
        .wc_IBUF(wc_IBUF[15:8]),
        .wl_IBUF(wl_IBUF[15:8]));
  BUFFER_DECODE_2 \FOR_RGB[2].DECOD_BUFFER 
       (.D({\pixels_w_reg_n_0_[207] ,\pixels_w_reg_n_0_[206] ,\pixels_w_reg_n_0_[205] ,\pixels_w_reg_n_0_[204] ,\pixels_w_reg_n_0_[203] ,\pixels_w_reg_n_0_[202] ,\pixels_w_reg_n_0_[201] ,\pixels_w_reg_n_0_[200] ,pixels[63:56],\pixels_w_reg_n_0_[63] ,\pixels_w_reg_n_0_[62] ,\pixels_w_reg_n_0_[61] ,\pixels_w_reg_n_0_[60] ,\pixels_w_reg_n_0_[59] ,\pixels_w_reg_n_0_[58] ,\pixels_w_reg_n_0_[57] ,\pixels_w_reg_n_0_[56] }),
        .Q(stato),
        .buf_p(buf_p_9),
        .buf_p_0(buf_p_8),
        .\central_pix_reg[0]_FIFO_READY_GEN_c_1 (\pixels_w_reg_n_0_[32] ),
        .\central_pix_reg[0]_FIFO_READY_GEN_c_1_0 (\pixels_w_reg_n_0_[176] ),
        .\central_pix_reg[1]_FIFO_READY_GEN_c_1 (\pixels_w_reg_n_0_[33] ),
        .\central_pix_reg[1]_FIFO_READY_GEN_c_1_0 (\pixels_w_reg_n_0_[177] ),
        .\central_pix_reg[2]_FIFO_READY_GEN_c_1 (\pixels_w_reg_n_0_[34] ),
        .\central_pix_reg[2]_FIFO_READY_GEN_c_1_0 (\pixels_w_reg_n_0_[178] ),
        .\central_pix_reg[3]_FIFO_READY_GEN_c_1 (\pixels_w_reg_n_0_[35] ),
        .\central_pix_reg[3]_FIFO_READY_GEN_c_1_0 (\pixels_w_reg_n_0_[179] ),
        .\central_pix_reg[4]_FIFO_READY_GEN_c_1 (\pixels_w_reg_n_0_[36] ),
        .\central_pix_reg[4]_FIFO_READY_GEN_c_1_0 (\pixels_w_reg_n_0_[180] ),
        .\central_pix_reg[5]_FIFO_READY_GEN_c_1 (\pixels_w_reg_n_0_[37] ),
        .\central_pix_reg[5]_FIFO_READY_GEN_c_1_0 (\pixels_w_reg_n_0_[181] ),
        .\central_pix_reg[6]_FIFO_READY_GEN_c_1 (\pixels_w_reg_n_0_[38] ),
        .\central_pix_reg[6]_FIFO_READY_GEN_c_1_0 (\pixels_w_reg_n_0_[182] ),
        .\central_pix_reg[7]_FIFO_READY_GEN_c_1 (\pixels_w_reg_n_0_[39] ),
        .\central_pix_reg[7]_FIFO_READY_GEN_c_1_0 (\pixels_w_reg_n_0_[183] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cmd_IBUF(cmd_IBUF),
        .pixels(pixels[55:0]),
        .\pixels_out_reg[40]_0 (\pixels_w_reg_n_0_[40] ),
        .\pixels_out_reg[40]_1 (\pixels_w_reg_n_0_[24] ),
        .\pixels_out_reg[40]_2 (\pixels_w_reg_n_0_[184] ),
        .\pixels_out_reg[40]_3 (\pixels_w_reg_n_0_[168] ),
        .\pixels_out_reg[41]_0 (\pixels_w_reg_n_0_[41] ),
        .\pixels_out_reg[41]_1 (\pixels_w_reg_n_0_[25] ),
        .\pixels_out_reg[41]_2 (\pixels_w_reg_n_0_[185] ),
        .\pixels_out_reg[41]_3 (\pixels_w_reg_n_0_[169] ),
        .\pixels_out_reg[42]_0 (\pixels_w_reg_n_0_[42] ),
        .\pixels_out_reg[42]_1 (\pixels_w_reg_n_0_[26] ),
        .\pixels_out_reg[42]_2 (\pixels_w_reg_n_0_[186] ),
        .\pixels_out_reg[42]_3 (\pixels_w_reg_n_0_[170] ),
        .\pixels_out_reg[43]_0 (\pixels_w_reg_n_0_[43] ),
        .\pixels_out_reg[43]_1 (\pixels_w_reg_n_0_[27] ),
        .\pixels_out_reg[43]_2 (\pixels_w_reg_n_0_[187] ),
        .\pixels_out_reg[43]_3 (\pixels_w_reg_n_0_[171] ),
        .\pixels_out_reg[44]_0 (\pixels_w_reg_n_0_[44] ),
        .\pixels_out_reg[44]_1 (\pixels_w_reg_n_0_[28] ),
        .\pixels_out_reg[44]_2 (\pixels_w_reg_n_0_[188] ),
        .\pixels_out_reg[44]_3 (\pixels_w_reg_n_0_[172] ),
        .\pixels_out_reg[45]_0 (\pixels_w_reg_n_0_[45] ),
        .\pixels_out_reg[45]_1 (\pixels_w_reg_n_0_[29] ),
        .\pixels_out_reg[45]_2 (\pixels_w_reg_n_0_[189] ),
        .\pixels_out_reg[45]_3 (\pixels_w_reg_n_0_[173] ),
        .\pixels_out_reg[46]_0 (\pixels_w_reg_n_0_[46] ),
        .\pixels_out_reg[46]_1 (\pixels_w_reg_n_0_[30] ),
        .\pixels_out_reg[46]_2 (\pixels_w_reg_n_0_[190] ),
        .\pixels_out_reg[46]_3 (\pixels_w_reg_n_0_[174] ),
        .\pixels_out_reg[47]_0 (\TO_SUM_WL/BLOCCO1/vr_int_5 ),
        .\pixels_out_reg[47]_1 (\TO_SUM_WL/BLOCCO1/sp_int_4 ),
        .\pixels_out_reg[47]_2 (\pixels_w_reg_n_0_[47] ),
        .\pixels_out_reg[47]_3 (\pixels_w_reg_n_0_[31] ),
        .\pixels_out_reg[47]_4 (\pixels_w_reg_n_0_[191] ),
        .\pixels_out_reg[47]_5 (\pixels_w_reg_n_0_[175] ),
        .\pixels_out_reg[48]_0 (\pixels_w_reg_n_0_[48] ),
        .\pixels_out_reg[48]_1 (\pixels_w_reg_n_0_[192] ),
        .\pixels_out_reg[49]_0 (\pixels_w_reg_n_0_[49] ),
        .\pixels_out_reg[49]_1 (\pixels_w_reg_n_0_[193] ),
        .\pixels_out_reg[50]_0 (\pixels_w_reg_n_0_[50] ),
        .\pixels_out_reg[50]_1 (\pixels_w_reg_n_0_[194] ),
        .\pixels_out_reg[51]_0 (\pixels_w_reg_n_0_[51] ),
        .\pixels_out_reg[51]_1 (\pixels_w_reg_n_0_[195] ),
        .\pixels_out_reg[52]_0 (\pixels_w_reg_n_0_[52] ),
        .\pixels_out_reg[52]_1 (\pixels_w_reg_n_0_[196] ),
        .\pixels_out_reg[53]_0 (\pixels_w_reg_n_0_[53] ),
        .\pixels_out_reg[53]_1 (\pixels_w_reg_n_0_[197] ),
        .\pixels_out_reg[54]_0 (\pixels_w_reg_n_0_[54] ),
        .\pixels_out_reg[54]_1 (\pixels_w_reg_n_0_[198] ),
        .\pixels_out_reg[55]_0 (\TO_SUM_WC/BLOCCO1/vr_int_7 ),
        .\pixels_out_reg[55]_1 (\TO_SUM_WC/BLOCCO1/sp_int_6 ),
        .\pixels_out_reg[55]_2 (\pixels_w_reg_n_0_[55] ),
        .\pixels_out_reg[55]_3 (\pixels_w_reg_n_0_[199] ),
        .\pixels_out_reg[56]_0 (\pixels_w_reg_n_0_[8] ),
        .\pixels_out_reg[56]_1 (\pixels_w_reg_n_0_[152] ),
        .\pixels_out_reg[57]_0 (\pixels_w_reg_n_0_[9] ),
        .\pixels_out_reg[57]_1 (\pixels_w_reg_n_0_[153] ),
        .\pixels_out_reg[58]_0 (\pixels_w_reg_n_0_[10] ),
        .\pixels_out_reg[58]_1 (\pixels_w_reg_n_0_[154] ),
        .\pixels_out_reg[59]_0 (\pixels_w_reg_n_0_[11] ),
        .\pixels_out_reg[59]_1 (\pixels_w_reg_n_0_[155] ),
        .\pixels_out_reg[60]_0 (\pixels_w_reg_n_0_[12] ),
        .\pixels_out_reg[60]_1 (\pixels_w_reg_n_0_[156] ),
        .\pixels_out_reg[61]_0 (\pixels_w_reg_n_0_[13] ),
        .\pixels_out_reg[61]_1 (\pixels_w_reg_n_0_[157] ),
        .\pixels_out_reg[62]_0 (\pixels_w_reg_n_0_[14] ),
        .\pixels_out_reg[62]_1 (\pixels_w_reg_n_0_[158] ),
        .\pixels_out_reg[63]_0 (\pixels_w_reg_n_0_[15] ),
        .\pixels_out_reg[63]_1 (\pixels_w_reg_n_0_[159] ),
        .\pixels_out_reg[64]_0 (\pixels_w_reg_n_0_[0] ),
        .\pixels_out_reg[64]_1 (\pixels_w_reg_n_0_[16] ),
        .\pixels_out_reg[64]_2 (\pixels_w_reg_n_0_[144] ),
        .\pixels_out_reg[64]_3 (\pixels_w_reg_n_0_[160] ),
        .\pixels_out_reg[65]_0 (\pixels_w_reg_n_0_[1] ),
        .\pixels_out_reg[65]_1 (\pixels_w_reg_n_0_[17] ),
        .\pixels_out_reg[65]_2 (\pixels_w_reg_n_0_[145] ),
        .\pixels_out_reg[65]_3 (\pixels_w_reg_n_0_[161] ),
        .\pixels_out_reg[66]_0 (\pixels_w_reg_n_0_[2] ),
        .\pixels_out_reg[66]_1 (\pixels_w_reg_n_0_[18] ),
        .\pixels_out_reg[66]_2 (\pixels_w_reg_n_0_[146] ),
        .\pixels_out_reg[66]_3 (\pixels_w_reg_n_0_[162] ),
        .\pixels_out_reg[67]_0 (\pixels_w_reg_n_0_[3] ),
        .\pixels_out_reg[67]_1 (\pixels_w_reg_n_0_[19] ),
        .\pixels_out_reg[67]_2 (\pixels_w_reg_n_0_[147] ),
        .\pixels_out_reg[67]_3 (\pixels_w_reg_n_0_[163] ),
        .\pixels_out_reg[68]_0 (\pixels_w_reg_n_0_[4] ),
        .\pixels_out_reg[68]_1 (\pixels_w_reg_n_0_[20] ),
        .\pixels_out_reg[68]_2 (\pixels_w_reg_n_0_[148] ),
        .\pixels_out_reg[68]_3 (\pixels_w_reg_n_0_[164] ),
        .\pixels_out_reg[69]_0 (\pixels_w_reg_n_0_[5] ),
        .\pixels_out_reg[69]_1 (\pixels_w_reg_n_0_[21] ),
        .\pixels_out_reg[69]_2 (\pixels_w_reg_n_0_[149] ),
        .\pixels_out_reg[69]_3 (\pixels_w_reg_n_0_[165] ),
        .\pixels_out_reg[70]_0 (\pixels_w_reg_n_0_[6] ),
        .\pixels_out_reg[70]_1 (\pixels_w_reg_n_0_[22] ),
        .\pixels_out_reg[70]_2 (\pixels_w_reg_n_0_[150] ),
        .\pixels_out_reg[70]_3 (\pixels_w_reg_n_0_[166] ),
        .\pixels_out_reg[71]_0 (correct_pix_144),
        .\pixels_out_reg[71]_1 ({\pixels_w_reg_n_0_[215] ,\pixels_w_reg_n_0_[214] ,\pixels_w_reg_n_0_[213] ,\pixels_w_reg_n_0_[212] ,\pixels_w_reg_n_0_[211] ,\pixels_w_reg_n_0_[210] ,\pixels_w_reg_n_0_[209] ,\pixels_w_reg_n_0_[208] ,pixels[71:64],\pixels_w_reg_n_0_[71] ,\pixels_w_reg_n_0_[70] ,\pixels_w_reg_n_0_[69] ,\pixels_w_reg_n_0_[68] ,\pixels_w_reg_n_0_[67] ,\pixels_w_reg_n_0_[66] ,\pixels_w_reg_n_0_[65] ,\pixels_w_reg_n_0_[64] }),
        .\pixels_out_reg[71]_2 (\pixels_w_reg_n_0_[7] ),
        .\pixels_out_reg[71]_3 (\pixels_w_reg_n_0_[23] ),
        .\pixels_out_reg[71]_4 (\pixels_w_reg_n_0_[151] ),
        .\pixels_out_reg[71]_5 (\pixels_w_reg_n_0_[167] ),
        .\pixels_w_reg[183] (buf_p),
        .rst_IBUF(rst_IBUF));
  TOP_BUF_3 \FOR_RGB[2].TO_BUF 
       (.Q(pixels__0[151:144]),
        .\Q_reg[0]_FIFO_READY_GEN_c_27 (\FOR_RGB[2].TO_BUF_n_0 ),
        .\Q_reg[0]_FIFO_READY_GEN_c_27_0 (\FOR_RGB[2].TO_BUF_n_8 ),
        .\Q_reg[0]_FIFO_READY_GEN_c_27_1 (\pixels_w_reg_n_0_[160] ),
        .\Q_reg[0]_FIFO_READY_GEN_c_27_2 (\pixels_w_reg_n_0_[184] ),
        .\Q_reg[1]_FIFO_READY_GEN_c_27 (\FOR_RGB[2].TO_BUF_n_1 ),
        .\Q_reg[1]_FIFO_READY_GEN_c_27_0 (\FOR_RGB[2].TO_BUF_n_9 ),
        .\Q_reg[1]_FIFO_READY_GEN_c_27_1 (\pixels_w_reg_n_0_[161] ),
        .\Q_reg[1]_FIFO_READY_GEN_c_27_2 (\pixels_w_reg_n_0_[185] ),
        .\Q_reg[2]_FIFO_READY_GEN_c_27 (\FOR_RGB[2].TO_BUF_n_2 ),
        .\Q_reg[2]_FIFO_READY_GEN_c_27_0 (\FOR_RGB[2].TO_BUF_n_10 ),
        .\Q_reg[2]_FIFO_READY_GEN_c_27_1 (\pixels_w_reg_n_0_[162] ),
        .\Q_reg[2]_FIFO_READY_GEN_c_27_2 (\pixels_w_reg_n_0_[186] ),
        .\Q_reg[3]_FIFO_READY_GEN_c_27 (\FOR_RGB[2].TO_BUF_n_3 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_27_0 (\FOR_RGB[2].TO_BUF_n_11 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_27_1 (\pixels_w_reg_n_0_[163] ),
        .\Q_reg[3]_FIFO_READY_GEN_c_27_2 (\pixels_w_reg_n_0_[187] ),
        .\Q_reg[4]_FIFO_READY_GEN_c_27 (\FOR_RGB[2].TO_BUF_n_4 ),
        .\Q_reg[4]_FIFO_READY_GEN_c_27_0 (\FOR_RGB[2].TO_BUF_n_12 ),
        .\Q_reg[4]_FIFO_READY_GEN_c_27_1 (\pixels_w_reg_n_0_[164] ),
        .\Q_reg[4]_FIFO_READY_GEN_c_27_2 (\pixels_w_reg_n_0_[188] ),
        .\Q_reg[5]_FIFO_READY_GEN_c_27 (\FOR_RGB[2].TO_BUF_n_5 ),
        .\Q_reg[5]_FIFO_READY_GEN_c_27_0 (\FOR_RGB[2].TO_BUF_n_13 ),
        .\Q_reg[5]_FIFO_READY_GEN_c_27_1 (\pixels_w_reg_n_0_[165] ),
        .\Q_reg[5]_FIFO_READY_GEN_c_27_2 (\pixels_w_reg_n_0_[189] ),
        .\Q_reg[6]_FIFO_READY_GEN_c_27 (\FOR_RGB[2].TO_BUF_n_6 ),
        .\Q_reg[6]_FIFO_READY_GEN_c_27_0 (\FOR_RGB[2].TO_BUF_n_14 ),
        .\Q_reg[6]_FIFO_READY_GEN_c_27_1 (\pixels_w_reg_n_0_[166] ),
        .\Q_reg[6]_FIFO_READY_GEN_c_27_2 (\pixels_w_reg_n_0_[190] ),
        .\Q_reg[7]_FIFO_READY_GEN_c_27 (\FOR_RGB[2].TO_BUF_n_7 ),
        .\Q_reg[7]_FIFO_READY_GEN_c_27_0 (\FOR_RGB[2].TO_BUF_n_15 ),
        .\Q_reg[7]_FIFO_READY_GEN_c_27_1 (\pixels_w_reg_n_0_[167] ),
        .\Q_reg[7]_FIFO_READY_GEN_c_27_2 (\pixels_w_reg_n_0_[191] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .pixel_in_IBUF(pixel_in_IBUF[23:16]),
        .\pixels_w_reg[199] (FIFO_READY_n_4),
        .rgb2gray_IBUF(rgb2gray_IBUF),
        .rst_IBUF(rst_IBUF));
  TOP_PIX_4 \FOR_RGB[2].TO_HW_i 
       (.D(\TO_SUM_WC/BLOCCO1/sp_int_6 ),
        .Q(pixel_out_OBUF[23:16]),
        .\SP_reg[7] (\TO_SUM_WL/BLOCCO1/sp_int_4 ),
        .\VR_reg[8] (\TO_SUM_WC/BLOCCO1/vr_int_7 ),
        .\VR_reg[8]_0 (\TO_SUM_WL/BLOCCO1/vr_int_5 ),
        .\central_pix_reg[7] (FIFO_READY_n_0),
        .\central_pix_reg[7]_FIFO_READY_GEN_c_1 (buf_p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[7] (correct_pix_144),
        .rst_IBUF(rst_IBUF),
        .w_IBUF(w_IBUF[23:16]),
        .wc_IBUF(wc_IBUF[23:16]),
        .wl_IBUF(wl_IBUF[23:16]));
  TOP_BUF_5 TO_BUF
       (.D(pixel_in0_out),
        .Q(pixels__0[7:0]),
        .\Q_reg[0]_FIFO_READY_GEN_c_27 (TO_BUF_n_0),
        .\Q_reg[0]_FIFO_READY_GEN_c_27_0 (TO_BUF_n_8),
        .\Q_reg[0]_FIFO_READY_GEN_c_27_1 (\pixels_w_reg_n_0_[16] ),
        .\Q_reg[0]_FIFO_READY_GEN_c_27_2 (\pixels_w_reg_n_0_[40] ),
        .\Q_reg[1]_FIFO_READY_GEN_c_27 (TO_BUF_n_1),
        .\Q_reg[1]_FIFO_READY_GEN_c_27_0 (TO_BUF_n_9),
        .\Q_reg[1]_FIFO_READY_GEN_c_27_1 (\pixels_w_reg_n_0_[17] ),
        .\Q_reg[1]_FIFO_READY_GEN_c_27_2 (\pixels_w_reg_n_0_[41] ),
        .\Q_reg[2]_FIFO_READY_GEN_c_27 (TO_BUF_n_2),
        .\Q_reg[2]_FIFO_READY_GEN_c_27_0 (TO_BUF_n_10),
        .\Q_reg[2]_FIFO_READY_GEN_c_27_1 (\pixels_w_reg_n_0_[18] ),
        .\Q_reg[2]_FIFO_READY_GEN_c_27_2 (\pixels_w_reg_n_0_[42] ),
        .\Q_reg[3]_FIFO_READY_GEN_c_27 (TO_BUF_n_3),
        .\Q_reg[3]_FIFO_READY_GEN_c_27_0 (TO_BUF_n_11),
        .\Q_reg[3]_FIFO_READY_GEN_c_27_1 (\pixels_w_reg_n_0_[19] ),
        .\Q_reg[3]_FIFO_READY_GEN_c_27_2 (\pixels_w_reg_n_0_[43] ),
        .\Q_reg[4]_FIFO_READY_GEN_c_27 (TO_BUF_n_4),
        .\Q_reg[4]_FIFO_READY_GEN_c_27_0 (TO_BUF_n_12),
        .\Q_reg[4]_FIFO_READY_GEN_c_27_1 (\pixels_w_reg_n_0_[20] ),
        .\Q_reg[4]_FIFO_READY_GEN_c_27_2 (\pixels_w_reg_n_0_[44] ),
        .\Q_reg[5]_FIFO_READY_GEN_c_27 (TO_BUF_n_5),
        .\Q_reg[5]_FIFO_READY_GEN_c_27_0 (TO_BUF_n_13),
        .\Q_reg[5]_FIFO_READY_GEN_c_27_1 (\pixels_w_reg_n_0_[21] ),
        .\Q_reg[5]_FIFO_READY_GEN_c_27_2 (\pixels_w_reg_n_0_[45] ),
        .\Q_reg[6]_FIFO_READY_GEN_c_27 (TO_BUF_n_6),
        .\Q_reg[6]_FIFO_READY_GEN_c_27_0 (TO_BUF_n_14),
        .\Q_reg[6]_FIFO_READY_GEN_c_27_1 (\pixels_w_reg_n_0_[22] ),
        .\Q_reg[6]_FIFO_READY_GEN_c_27_2 (\pixels_w_reg_n_0_[46] ),
        .\Q_reg[7]_FIFO_READY_GEN_c_27 (TO_BUF_n_7),
        .\Q_reg[7]_FIFO_READY_GEN_c_27_0 (TO_BUF_n_15),
        .\Q_reg[7]_FIFO_READY_GEN_c_27_1 (\pixels_w_reg_n_0_[23] ),
        .\Q_reg[7]_FIFO_READY_GEN_c_27_2 (\pixels_w_reg_n_0_[47] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\pixels_w_reg[24] (FIFO_READY_n_4),
        .rst_IBUF(rst_IBUF));
  RGB_TO_GRAY TO_GRAY
       (.D(pixel_in0_out),
        .\Q_reg[5] (FIFO_READY_n_1),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .pixel_in_IBUF(pixel_in_IBUF[23:0]),
        .rgb2gray_IBUF(rgb2gray_IBUF),
        .rst_IBUF(rst_IBUF));
  TOP_PIX_6 TO_HW_0
       (.D(\TO_SUM_WC/BLOCCO1/sp_int ),
        .Q(correct_pix_0),
        .\SP_reg[7] (\TO_SUM_WL/BLOCCO1/sp_int ),
        .\VR_reg[8] (\TO_SUM_WC/BLOCCO1/vr_int ),
        .\VR_reg[8]_0 (\TO_SUM_WL/BLOCCO1/vr_int ),
        .buf_p(buf_p_9[39:32]),
        .\central_pix_reg[7] (FIFO_READY_n_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\pix_sat_reg[7] (pixel_out_OBUF[7:0]),
        .rst_IBUF(rst_IBUF),
        .w_IBUF(w_IBUF[7:0]),
        .wc_IBUF(wc_IBUF[7:0]),
        .wl_IBUF(wl_IBUF[7:0]));
  FSM3 V3_FSM
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .finish_int(finish_int),
        .is_reading(is_reading),
        .rst_IBUF(rst_IBUF),
        .stato(stato),
        .valid_int(valid_int));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  IBUF \cmd_IBUF[0]_inst 
       (.I(cmd[0]),
        .O(cmd_IBUF[0]));
  IBUF \cmd_IBUF[1]_inst 
       (.I(cmd[1]),
        .O(cmd_IBUF[1]));
  OBUF finish_OBUF_inst
       (.I(finish_OBUF),
        .O(finish));
  IBUF \pixel_in_IBUF[0]_inst 
       (.I(pixel_in[0]),
        .O(pixel_in_IBUF[0]));
  IBUF \pixel_in_IBUF[10]_inst 
       (.I(pixel_in[10]),
        .O(pixel_in_IBUF[10]));
  IBUF \pixel_in_IBUF[11]_inst 
       (.I(pixel_in[11]),
        .O(pixel_in_IBUF[11]));
  IBUF \pixel_in_IBUF[12]_inst 
       (.I(pixel_in[12]),
        .O(pixel_in_IBUF[12]));
  IBUF \pixel_in_IBUF[13]_inst 
       (.I(pixel_in[13]),
        .O(pixel_in_IBUF[13]));
  IBUF \pixel_in_IBUF[14]_inst 
       (.I(pixel_in[14]),
        .O(pixel_in_IBUF[14]));
  IBUF \pixel_in_IBUF[15]_inst 
       (.I(pixel_in[15]),
        .O(pixel_in_IBUF[15]));
  IBUF \pixel_in_IBUF[16]_inst 
       (.I(pixel_in[16]),
        .O(pixel_in_IBUF[16]));
  IBUF \pixel_in_IBUF[17]_inst 
       (.I(pixel_in[17]),
        .O(pixel_in_IBUF[17]));
  IBUF \pixel_in_IBUF[18]_inst 
       (.I(pixel_in[18]),
        .O(pixel_in_IBUF[18]));
  IBUF \pixel_in_IBUF[19]_inst 
       (.I(pixel_in[19]),
        .O(pixel_in_IBUF[19]));
  IBUF \pixel_in_IBUF[1]_inst 
       (.I(pixel_in[1]),
        .O(pixel_in_IBUF[1]));
  IBUF \pixel_in_IBUF[20]_inst 
       (.I(pixel_in[20]),
        .O(pixel_in_IBUF[20]));
  IBUF \pixel_in_IBUF[21]_inst 
       (.I(pixel_in[21]),
        .O(pixel_in_IBUF[21]));
  IBUF \pixel_in_IBUF[22]_inst 
       (.I(pixel_in[22]),
        .O(pixel_in_IBUF[22]));
  IBUF \pixel_in_IBUF[23]_inst 
       (.I(pixel_in[23]),
        .O(pixel_in_IBUF[23]));
  IBUF \pixel_in_IBUF[24]_inst 
       (.I(pixel_in[24]),
        .O(pixel_in_IBUF[24]));
  IBUF \pixel_in_IBUF[2]_inst 
       (.I(pixel_in[2]),
        .O(pixel_in_IBUF[2]));
  IBUF \pixel_in_IBUF[3]_inst 
       (.I(pixel_in[3]),
        .O(pixel_in_IBUF[3]));
  IBUF \pixel_in_IBUF[4]_inst 
       (.I(pixel_in[4]),
        .O(pixel_in_IBUF[4]));
  IBUF \pixel_in_IBUF[5]_inst 
       (.I(pixel_in[5]),
        .O(pixel_in_IBUF[5]));
  IBUF \pixel_in_IBUF[6]_inst 
       (.I(pixel_in[6]),
        .O(pixel_in_IBUF[6]));
  IBUF \pixel_in_IBUF[7]_inst 
       (.I(pixel_in[7]),
        .O(pixel_in_IBUF[7]));
  IBUF \pixel_in_IBUF[8]_inst 
       (.I(pixel_in[8]),
        .O(pixel_in_IBUF[8]));
  IBUF \pixel_in_IBUF[9]_inst 
       (.I(pixel_in[9]),
        .O(pixel_in_IBUF[9]));
  OBUF \pixel_out_OBUF[0]_inst 
       (.I(pixel_out_OBUF[0]),
        .O(pixel_out[0]));
  OBUF \pixel_out_OBUF[10]_inst 
       (.I(pixel_out_OBUF[10]),
        .O(pixel_out[10]));
  OBUF \pixel_out_OBUF[11]_inst 
       (.I(pixel_out_OBUF[11]),
        .O(pixel_out[11]));
  OBUF \pixel_out_OBUF[12]_inst 
       (.I(pixel_out_OBUF[12]),
        .O(pixel_out[12]));
  OBUF \pixel_out_OBUF[13]_inst 
       (.I(pixel_out_OBUF[13]),
        .O(pixel_out[13]));
  OBUF \pixel_out_OBUF[14]_inst 
       (.I(pixel_out_OBUF[14]),
        .O(pixel_out[14]));
  OBUF \pixel_out_OBUF[15]_inst 
       (.I(pixel_out_OBUF[15]),
        .O(pixel_out[15]));
  OBUF \pixel_out_OBUF[16]_inst 
       (.I(pixel_out_OBUF[16]),
        .O(pixel_out[16]));
  OBUF \pixel_out_OBUF[17]_inst 
       (.I(pixel_out_OBUF[17]),
        .O(pixel_out[17]));
  OBUF \pixel_out_OBUF[18]_inst 
       (.I(pixel_out_OBUF[18]),
        .O(pixel_out[18]));
  OBUF \pixel_out_OBUF[19]_inst 
       (.I(pixel_out_OBUF[19]),
        .O(pixel_out[19]));
  OBUF \pixel_out_OBUF[1]_inst 
       (.I(pixel_out_OBUF[1]),
        .O(pixel_out[1]));
  OBUF \pixel_out_OBUF[20]_inst 
       (.I(pixel_out_OBUF[20]),
        .O(pixel_out[20]));
  OBUF \pixel_out_OBUF[21]_inst 
       (.I(pixel_out_OBUF[21]),
        .O(pixel_out[21]));
  OBUF \pixel_out_OBUF[22]_inst 
       (.I(pixel_out_OBUF[22]),
        .O(pixel_out[22]));
  OBUF \pixel_out_OBUF[23]_inst 
       (.I(pixel_out_OBUF[23]),
        .O(pixel_out[23]));
  OBUF \pixel_out_OBUF[2]_inst 
       (.I(pixel_out_OBUF[2]),
        .O(pixel_out[2]));
  OBUF \pixel_out_OBUF[3]_inst 
       (.I(pixel_out_OBUF[3]),
        .O(pixel_out[3]));
  OBUF \pixel_out_OBUF[4]_inst 
       (.I(pixel_out_OBUF[4]),
        .O(pixel_out[4]));
  OBUF \pixel_out_OBUF[5]_inst 
       (.I(pixel_out_OBUF[5]),
        .O(pixel_out[5]));
  OBUF \pixel_out_OBUF[6]_inst 
       (.I(pixel_out_OBUF[6]),
        .O(pixel_out[6]));
  OBUF \pixel_out_OBUF[7]_inst 
       (.I(pixel_out_OBUF[7]),
        .O(pixel_out[7]));
  OBUF \pixel_out_OBUF[8]_inst 
       (.I(pixel_out_OBUF[8]),
        .O(pixel_out[8]));
  OBUF \pixel_out_OBUF[9]_inst 
       (.I(pixel_out_OBUF[9]),
        .O(pixel_out[9]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels__0[0]),
        .Q(\pixels_w_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[100] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[1].TO_BUF_n_4 ),
        .Q(pixels[28]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[101] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[1].TO_BUF_n_5 ),
        .Q(pixels[29]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[102] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[1].TO_BUF_n_6 ),
        .Q(pixels[30]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[103] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[1].TO_BUF_n_7 ),
        .Q(pixels[31]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[104] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[24]),
        .Q(pixels[32]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[105] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[25]),
        .Q(pixels[33]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[106] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[26]),
        .Q(pixels[34]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[107] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[27]),
        .Q(pixels[35]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[108] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[28]),
        .Q(pixels[36]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[109] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[29]),
        .Q(pixels[37]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[2] ),
        .Q(\pixels_w_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[110] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[30]),
        .Q(pixels[38]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[111] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[31]),
        .Q(pixels[39]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[112] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[32]),
        .Q(pixels[40]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[113] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[33]),
        .Q(pixels[41]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[114] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[34]),
        .Q(pixels[42]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[115] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[35]),
        .Q(pixels[43]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[116] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[36]),
        .Q(pixels[44]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[117] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[37]),
        .Q(pixels[45]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[118] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[38]),
        .Q(pixels[46]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[119] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[39]),
        .Q(pixels[47]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[3] ),
        .Q(\pixels_w_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[120] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[1].TO_BUF_n_8 ),
        .Q(pixels[48]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[121] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[1].TO_BUF_n_9 ),
        .Q(pixels[49]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[122] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[1].TO_BUF_n_10 ),
        .Q(pixels[50]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[123] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[1].TO_BUF_n_11 ),
        .Q(pixels[51]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[124] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[1].TO_BUF_n_12 ),
        .Q(pixels[52]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[125] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[1].TO_BUF_n_13 ),
        .Q(pixels[53]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[126] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[1].TO_BUF_n_14 ),
        .Q(pixels[54]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[127] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[1].TO_BUF_n_15 ),
        .Q(pixels[55]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[128] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[48]),
        .Q(pixels[56]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[129] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[49]),
        .Q(pixels[57]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[4] ),
        .Q(\pixels_w_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[130] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[50]),
        .Q(pixels[58]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[131] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[51]),
        .Q(pixels[59]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[132] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[52]),
        .Q(pixels[60]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[133] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[53]),
        .Q(pixels[61]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[134] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[54]),
        .Q(pixels[62]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[135] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[55]),
        .Q(pixels[63]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[136] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[56]),
        .Q(pixels[64]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[137] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[57]),
        .Q(pixels[65]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[138] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[58]),
        .Q(pixels[66]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[139] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[59]),
        .Q(pixels[67]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[5] ),
        .Q(\pixels_w_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[140] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[60]),
        .Q(pixels[68]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[141] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[61]),
        .Q(pixels[69]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[142] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[62]),
        .Q(pixels[70]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[143] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[63]),
        .Q(pixels[71]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[144] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels__0[144]),
        .Q(\pixels_w_reg_n_0_[144] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[145] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels__0[145]),
        .Q(\pixels_w_reg_n_0_[145] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[146] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels__0[146]),
        .Q(\pixels_w_reg_n_0_[146] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[147] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels__0[147]),
        .Q(\pixels_w_reg_n_0_[147] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[148] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels__0[148]),
        .Q(\pixels_w_reg_n_0_[148] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[149] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels__0[149]),
        .Q(\pixels_w_reg_n_0_[149] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[6] ),
        .Q(\pixels_w_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[150] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels__0[150]),
        .Q(\pixels_w_reg_n_0_[150] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[151] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels__0[151]),
        .Q(\pixels_w_reg_n_0_[151] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[152] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[144] ),
        .Q(\pixels_w_reg_n_0_[152] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[153] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[145] ),
        .Q(\pixels_w_reg_n_0_[153] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[154] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[146] ),
        .Q(\pixels_w_reg_n_0_[154] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[155] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[147] ),
        .Q(\pixels_w_reg_n_0_[155] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[156] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[148] ),
        .Q(\pixels_w_reg_n_0_[156] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[157] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[149] ),
        .Q(\pixels_w_reg_n_0_[157] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[158] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[150] ),
        .Q(\pixels_w_reg_n_0_[158] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[159] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[151] ),
        .Q(\pixels_w_reg_n_0_[159] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[7] ),
        .Q(\pixels_w_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[160] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[152] ),
        .Q(\pixels_w_reg_n_0_[160] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[161] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[153] ),
        .Q(\pixels_w_reg_n_0_[161] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[162] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[154] ),
        .Q(\pixels_w_reg_n_0_[162] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[163] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[155] ),
        .Q(\pixels_w_reg_n_0_[163] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[164] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[156] ),
        .Q(\pixels_w_reg_n_0_[164] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[165] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[157] ),
        .Q(\pixels_w_reg_n_0_[165] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[166] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[158] ),
        .Q(\pixels_w_reg_n_0_[166] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[167] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[159] ),
        .Q(\pixels_w_reg_n_0_[167] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[168] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[2].TO_BUF_n_0 ),
        .Q(\pixels_w_reg_n_0_[168] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[169] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[2].TO_BUF_n_1 ),
        .Q(\pixels_w_reg_n_0_[169] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[8] ),
        .Q(\pixels_w_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[170] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[2].TO_BUF_n_2 ),
        .Q(\pixels_w_reg_n_0_[170] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[171] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[2].TO_BUF_n_3 ),
        .Q(\pixels_w_reg_n_0_[171] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[172] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[2].TO_BUF_n_4 ),
        .Q(\pixels_w_reg_n_0_[172] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[173] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[2].TO_BUF_n_5 ),
        .Q(\pixels_w_reg_n_0_[173] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[174] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[2].TO_BUF_n_6 ),
        .Q(\pixels_w_reg_n_0_[174] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[175] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[2].TO_BUF_n_7 ),
        .Q(\pixels_w_reg_n_0_[175] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[176] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[168] ),
        .Q(\pixels_w_reg_n_0_[176] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[177] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[169] ),
        .Q(\pixels_w_reg_n_0_[177] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[178] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[170] ),
        .Q(\pixels_w_reg_n_0_[178] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[179] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[171] ),
        .Q(\pixels_w_reg_n_0_[179] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[9] ),
        .Q(\pixels_w_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[180] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[172] ),
        .Q(\pixels_w_reg_n_0_[180] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[181] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[173] ),
        .Q(\pixels_w_reg_n_0_[181] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[182] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[174] ),
        .Q(\pixels_w_reg_n_0_[182] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[183] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[175] ),
        .Q(\pixels_w_reg_n_0_[183] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[184] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[176] ),
        .Q(\pixels_w_reg_n_0_[184] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[185] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[177] ),
        .Q(\pixels_w_reg_n_0_[185] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[186] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[178] ),
        .Q(\pixels_w_reg_n_0_[186] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[187] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[179] ),
        .Q(\pixels_w_reg_n_0_[187] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[188] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[180] ),
        .Q(\pixels_w_reg_n_0_[188] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[189] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[181] ),
        .Q(\pixels_w_reg_n_0_[189] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[10] ),
        .Q(\pixels_w_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[190] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[182] ),
        .Q(\pixels_w_reg_n_0_[190] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[191] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[183] ),
        .Q(\pixels_w_reg_n_0_[191] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[192] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[2].TO_BUF_n_8 ),
        .Q(\pixels_w_reg_n_0_[192] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[193] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[2].TO_BUF_n_9 ),
        .Q(\pixels_w_reg_n_0_[193] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[194] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[2].TO_BUF_n_10 ),
        .Q(\pixels_w_reg_n_0_[194] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[195] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[2].TO_BUF_n_11 ),
        .Q(\pixels_w_reg_n_0_[195] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[196] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[2].TO_BUF_n_12 ),
        .Q(\pixels_w_reg_n_0_[196] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[197] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[2].TO_BUF_n_13 ),
        .Q(\pixels_w_reg_n_0_[197] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[198] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[2].TO_BUF_n_14 ),
        .Q(\pixels_w_reg_n_0_[198] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[199] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[2].TO_BUF_n_15 ),
        .Q(\pixels_w_reg_n_0_[199] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[11] ),
        .Q(\pixels_w_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels__0[1]),
        .Q(\pixels_w_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[200] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[192] ),
        .Q(\pixels_w_reg_n_0_[200] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[201] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[193] ),
        .Q(\pixels_w_reg_n_0_[201] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[202] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[194] ),
        .Q(\pixels_w_reg_n_0_[202] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[203] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[195] ),
        .Q(\pixels_w_reg_n_0_[203] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[204] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[196] ),
        .Q(\pixels_w_reg_n_0_[204] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[205] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[197] ),
        .Q(\pixels_w_reg_n_0_[205] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[206] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[198] ),
        .Q(\pixels_w_reg_n_0_[206] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[207] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[199] ),
        .Q(\pixels_w_reg_n_0_[207] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[208] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[200] ),
        .Q(\pixels_w_reg_n_0_[208] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[209] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[201] ),
        .Q(\pixels_w_reg_n_0_[209] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[12] ),
        .Q(\pixels_w_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[210] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[202] ),
        .Q(\pixels_w_reg_n_0_[210] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[211] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[203] ),
        .Q(\pixels_w_reg_n_0_[211] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[212] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[204] ),
        .Q(\pixels_w_reg_n_0_[212] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[213] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[205] ),
        .Q(\pixels_w_reg_n_0_[213] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[214] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[206] ),
        .Q(\pixels_w_reg_n_0_[214] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[215] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[207] ),
        .Q(\pixels_w_reg_n_0_[215] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[13] ),
        .Q(\pixels_w_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[14] ),
        .Q(\pixels_w_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[15] ),
        .Q(\pixels_w_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(TO_BUF_n_0),
        .Q(\pixels_w_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(TO_BUF_n_1),
        .Q(\pixels_w_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(TO_BUF_n_2),
        .Q(\pixels_w_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(TO_BUF_n_3),
        .Q(\pixels_w_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(TO_BUF_n_4),
        .Q(\pixels_w_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(TO_BUF_n_5),
        .Q(\pixels_w_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels__0[2]),
        .Q(\pixels_w_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(TO_BUF_n_6),
        .Q(\pixels_w_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(TO_BUF_n_7),
        .Q(\pixels_w_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[24] ),
        .Q(\pixels_w_reg_n_0_[32] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[25] ),
        .Q(\pixels_w_reg_n_0_[33] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[26] ),
        .Q(\pixels_w_reg_n_0_[34] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[35] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[27] ),
        .Q(\pixels_w_reg_n_0_[35] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[36] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[28] ),
        .Q(\pixels_w_reg_n_0_[36] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[37] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[29] ),
        .Q(\pixels_w_reg_n_0_[37] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[38] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[30] ),
        .Q(\pixels_w_reg_n_0_[38] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[39] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[31] ),
        .Q(\pixels_w_reg_n_0_[39] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels__0[3]),
        .Q(\pixels_w_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[40] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[32] ),
        .Q(\pixels_w_reg_n_0_[40] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[41] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[33] ),
        .Q(\pixels_w_reg_n_0_[41] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[42] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[34] ),
        .Q(\pixels_w_reg_n_0_[42] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[43] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[35] ),
        .Q(\pixels_w_reg_n_0_[43] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[44] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[36] ),
        .Q(\pixels_w_reg_n_0_[44] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[45] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[37] ),
        .Q(\pixels_w_reg_n_0_[45] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[46] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[38] ),
        .Q(\pixels_w_reg_n_0_[46] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[47] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[39] ),
        .Q(\pixels_w_reg_n_0_[47] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[48] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(TO_BUF_n_8),
        .Q(\pixels_w_reg_n_0_[48] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[49] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(TO_BUF_n_9),
        .Q(\pixels_w_reg_n_0_[49] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels__0[4]),
        .Q(\pixels_w_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[50] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(TO_BUF_n_10),
        .Q(\pixels_w_reg_n_0_[50] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[51] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(TO_BUF_n_11),
        .Q(\pixels_w_reg_n_0_[51] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[52] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(TO_BUF_n_12),
        .Q(\pixels_w_reg_n_0_[52] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[53] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(TO_BUF_n_13),
        .Q(\pixels_w_reg_n_0_[53] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[54] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(TO_BUF_n_14),
        .Q(\pixels_w_reg_n_0_[54] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[55] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(TO_BUF_n_15),
        .Q(\pixels_w_reg_n_0_[55] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[56] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[48] ),
        .Q(\pixels_w_reg_n_0_[56] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[57] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[49] ),
        .Q(\pixels_w_reg_n_0_[57] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[58] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[50] ),
        .Q(\pixels_w_reg_n_0_[58] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[59] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[51] ),
        .Q(\pixels_w_reg_n_0_[59] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels__0[5]),
        .Q(\pixels_w_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[60] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[52] ),
        .Q(\pixels_w_reg_n_0_[60] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[61] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[53] ),
        .Q(\pixels_w_reg_n_0_[61] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[62] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[54] ),
        .Q(\pixels_w_reg_n_0_[62] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[63] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[55] ),
        .Q(\pixels_w_reg_n_0_[63] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[64] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[56] ),
        .Q(\pixels_w_reg_n_0_[64] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[65] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[57] ),
        .Q(\pixels_w_reg_n_0_[65] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[66] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[58] ),
        .Q(\pixels_w_reg_n_0_[66] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[67] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[59] ),
        .Q(\pixels_w_reg_n_0_[67] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[68] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[60] ),
        .Q(\pixels_w_reg_n_0_[68] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[69] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[61] ),
        .Q(\pixels_w_reg_n_0_[69] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels__0[6]),
        .Q(\pixels_w_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[70] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[62] ),
        .Q(\pixels_w_reg_n_0_[70] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[71] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[63] ),
        .Q(\pixels_w_reg_n_0_[71] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[72] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels__0[72]),
        .Q(pixels[0]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[73] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels__0[73]),
        .Q(pixels[1]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[74] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels__0[74]),
        .Q(pixels[2]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[75] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels__0[75]),
        .Q(pixels[3]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[76] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels__0[76]),
        .Q(pixels[4]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[77] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels__0[77]),
        .Q(pixels[5]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[78] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels__0[78]),
        .Q(pixels[6]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[79] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels__0[79]),
        .Q(pixels[7]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels__0[7]),
        .Q(\pixels_w_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[80] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[0]),
        .Q(pixels[8]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[81] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[1]),
        .Q(pixels[9]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[82] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[2]),
        .Q(pixels[10]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[83] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[3]),
        .Q(pixels[11]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[84] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[4]),
        .Q(pixels[12]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[85] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[5]),
        .Q(pixels[13]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[86] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[6]),
        .Q(pixels[14]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[87] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[7]),
        .Q(pixels[15]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[88] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[8]),
        .Q(pixels[16]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[89] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[9]),
        .Q(pixels[17]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[0] ),
        .Q(\pixels_w_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[90] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[10]),
        .Q(pixels[18]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[91] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[11]),
        .Q(pixels[19]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[92] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[12]),
        .Q(pixels[20]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[93] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[13]),
        .Q(pixels[21]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[94] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[14]),
        .Q(pixels[22]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[95] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixels[15]),
        .Q(pixels[23]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[96] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[1].TO_BUF_n_0 ),
        .Q(pixels[24]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[97] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[1].TO_BUF_n_1 ),
        .Q(pixels[25]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[98] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[1].TO_BUF_n_2 ),
        .Q(pixels[26]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[99] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\FOR_RGB[1].TO_BUF_n_3 ),
        .Q(pixels[27]));
  FDCE #(
    .INIT(1'b0)) 
    \pixels_w_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(\pixels_w_reg_n_0_[1] ),
        .Q(\pixels_w_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    prec_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(pixel_in_IBUF[24]),
        .Q(prec));
  IBUF rgb2gray_IBUF_inst
       (.I(rgb2gray),
        .O(rgb2gray_IBUF));
  IBUF rst_IBUF_inst
       (.I(rst),
        .O(rst_IBUF));
  OBUF valid_OBUF_inst
       (.I(valid_OBUF),
        .O(valid));
  IBUF \w_IBUF[0]_inst 
       (.I(w[0]),
        .O(w_IBUF[0]));
  IBUF \w_IBUF[10]_inst 
       (.I(w[10]),
        .O(w_IBUF[10]));
  IBUF \w_IBUF[11]_inst 
       (.I(w[11]),
        .O(w_IBUF[11]));
  IBUF \w_IBUF[12]_inst 
       (.I(w[12]),
        .O(w_IBUF[12]));
  IBUF \w_IBUF[13]_inst 
       (.I(w[13]),
        .O(w_IBUF[13]));
  IBUF \w_IBUF[14]_inst 
       (.I(w[14]),
        .O(w_IBUF[14]));
  IBUF \w_IBUF[15]_inst 
       (.I(w[15]),
        .O(w_IBUF[15]));
  IBUF \w_IBUF[16]_inst 
       (.I(w[16]),
        .O(w_IBUF[16]));
  IBUF \w_IBUF[17]_inst 
       (.I(w[17]),
        .O(w_IBUF[17]));
  IBUF \w_IBUF[18]_inst 
       (.I(w[18]),
        .O(w_IBUF[18]));
  IBUF \w_IBUF[19]_inst 
       (.I(w[19]),
        .O(w_IBUF[19]));
  IBUF \w_IBUF[1]_inst 
       (.I(w[1]),
        .O(w_IBUF[1]));
  IBUF \w_IBUF[20]_inst 
       (.I(w[20]),
        .O(w_IBUF[20]));
  IBUF \w_IBUF[21]_inst 
       (.I(w[21]),
        .O(w_IBUF[21]));
  IBUF \w_IBUF[22]_inst 
       (.I(w[22]),
        .O(w_IBUF[22]));
  IBUF \w_IBUF[23]_inst 
       (.I(w[23]),
        .O(w_IBUF[23]));
  IBUF \w_IBUF[2]_inst 
       (.I(w[2]),
        .O(w_IBUF[2]));
  IBUF \w_IBUF[3]_inst 
       (.I(w[3]),
        .O(w_IBUF[3]));
  IBUF \w_IBUF[4]_inst 
       (.I(w[4]),
        .O(w_IBUF[4]));
  IBUF \w_IBUF[5]_inst 
       (.I(w[5]),
        .O(w_IBUF[5]));
  IBUF \w_IBUF[6]_inst 
       (.I(w[6]),
        .O(w_IBUF[6]));
  IBUF \w_IBUF[7]_inst 
       (.I(w[7]),
        .O(w_IBUF[7]));
  IBUF \w_IBUF[8]_inst 
       (.I(w[8]),
        .O(w_IBUF[8]));
  IBUF \w_IBUF[9]_inst 
       (.I(w[9]),
        .O(w_IBUF[9]));
  IBUF \wc_IBUF[0]_inst 
       (.I(wc[0]),
        .O(wc_IBUF[0]));
  IBUF \wc_IBUF[10]_inst 
       (.I(wc[10]),
        .O(wc_IBUF[10]));
  IBUF \wc_IBUF[11]_inst 
       (.I(wc[11]),
        .O(wc_IBUF[11]));
  IBUF \wc_IBUF[12]_inst 
       (.I(wc[12]),
        .O(wc_IBUF[12]));
  IBUF \wc_IBUF[13]_inst 
       (.I(wc[13]),
        .O(wc_IBUF[13]));
  IBUF \wc_IBUF[14]_inst 
       (.I(wc[14]),
        .O(wc_IBUF[14]));
  IBUF \wc_IBUF[15]_inst 
       (.I(wc[15]),
        .O(wc_IBUF[15]));
  IBUF \wc_IBUF[16]_inst 
       (.I(wc[16]),
        .O(wc_IBUF[16]));
  IBUF \wc_IBUF[17]_inst 
       (.I(wc[17]),
        .O(wc_IBUF[17]));
  IBUF \wc_IBUF[18]_inst 
       (.I(wc[18]),
        .O(wc_IBUF[18]));
  IBUF \wc_IBUF[19]_inst 
       (.I(wc[19]),
        .O(wc_IBUF[19]));
  IBUF \wc_IBUF[1]_inst 
       (.I(wc[1]),
        .O(wc_IBUF[1]));
  IBUF \wc_IBUF[20]_inst 
       (.I(wc[20]),
        .O(wc_IBUF[20]));
  IBUF \wc_IBUF[21]_inst 
       (.I(wc[21]),
        .O(wc_IBUF[21]));
  IBUF \wc_IBUF[22]_inst 
       (.I(wc[22]),
        .O(wc_IBUF[22]));
  IBUF \wc_IBUF[23]_inst 
       (.I(wc[23]),
        .O(wc_IBUF[23]));
  IBUF \wc_IBUF[2]_inst 
       (.I(wc[2]),
        .O(wc_IBUF[2]));
  IBUF \wc_IBUF[3]_inst 
       (.I(wc[3]),
        .O(wc_IBUF[3]));
  IBUF \wc_IBUF[4]_inst 
       (.I(wc[4]),
        .O(wc_IBUF[4]));
  IBUF \wc_IBUF[5]_inst 
       (.I(wc[5]),
        .O(wc_IBUF[5]));
  IBUF \wc_IBUF[6]_inst 
       (.I(wc[6]),
        .O(wc_IBUF[6]));
  IBUF \wc_IBUF[7]_inst 
       (.I(wc[7]),
        .O(wc_IBUF[7]));
  IBUF \wc_IBUF[8]_inst 
       (.I(wc[8]),
        .O(wc_IBUF[8]));
  IBUF \wc_IBUF[9]_inst 
       (.I(wc[9]),
        .O(wc_IBUF[9]));
  IBUF \wl_IBUF[0]_inst 
       (.I(wl[0]),
        .O(wl_IBUF[0]));
  IBUF \wl_IBUF[10]_inst 
       (.I(wl[10]),
        .O(wl_IBUF[10]));
  IBUF \wl_IBUF[11]_inst 
       (.I(wl[11]),
        .O(wl_IBUF[11]));
  IBUF \wl_IBUF[12]_inst 
       (.I(wl[12]),
        .O(wl_IBUF[12]));
  IBUF \wl_IBUF[13]_inst 
       (.I(wl[13]),
        .O(wl_IBUF[13]));
  IBUF \wl_IBUF[14]_inst 
       (.I(wl[14]),
        .O(wl_IBUF[14]));
  IBUF \wl_IBUF[15]_inst 
       (.I(wl[15]),
        .O(wl_IBUF[15]));
  IBUF \wl_IBUF[16]_inst 
       (.I(wl[16]),
        .O(wl_IBUF[16]));
  IBUF \wl_IBUF[17]_inst 
       (.I(wl[17]),
        .O(wl_IBUF[17]));
  IBUF \wl_IBUF[18]_inst 
       (.I(wl[18]),
        .O(wl_IBUF[18]));
  IBUF \wl_IBUF[19]_inst 
       (.I(wl[19]),
        .O(wl_IBUF[19]));
  IBUF \wl_IBUF[1]_inst 
       (.I(wl[1]),
        .O(wl_IBUF[1]));
  IBUF \wl_IBUF[20]_inst 
       (.I(wl[20]),
        .O(wl_IBUF[20]));
  IBUF \wl_IBUF[21]_inst 
       (.I(wl[21]),
        .O(wl_IBUF[21]));
  IBUF \wl_IBUF[22]_inst 
       (.I(wl[22]),
        .O(wl_IBUF[22]));
  IBUF \wl_IBUF[23]_inst 
       (.I(wl[23]),
        .O(wl_IBUF[23]));
  IBUF \wl_IBUF[2]_inst 
       (.I(wl[2]),
        .O(wl_IBUF[2]));
  IBUF \wl_IBUF[3]_inst 
       (.I(wl[3]),
        .O(wl_IBUF[3]));
  IBUF \wl_IBUF[4]_inst 
       (.I(wl[4]),
        .O(wl_IBUF[4]));
  IBUF \wl_IBUF[5]_inst 
       (.I(wl[5]),
        .O(wl_IBUF[5]));
  IBUF \wl_IBUF[6]_inst 
       (.I(wl[6]),
        .O(wl_IBUF[6]));
  IBUF \wl_IBUF[7]_inst 
       (.I(wl[7]),
        .O(wl_IBUF[7]));
  IBUF \wl_IBUF[8]_inst 
       (.I(wl[8]),
        .O(wl_IBUF[8]));
  IBUF \wl_IBUF[9]_inst 
       (.I(wl[9]),
        .O(wl_IBUF[9]));
endmodule

module TOP_BUF
   (\Q_reg[0]_FIFO_READY_GEN_c_27 ,
    \Q_reg[1]_FIFO_READY_GEN_c_27 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27 ,
    \Q_reg[0]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[1]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27_0 ,
    Q,
    pixels,
    clk_IBUF_BUFG,
    pixel_in_IBUF,
    rgb2gray_IBUF,
    \pixels_w_reg[127] ,
    rst_IBUF);
  output \Q_reg[0]_FIFO_READY_GEN_c_27 ;
  output \Q_reg[1]_FIFO_READY_GEN_c_27 ;
  output \Q_reg[2]_FIFO_READY_GEN_c_27 ;
  output \Q_reg[3]_FIFO_READY_GEN_c_27 ;
  output \Q_reg[4]_FIFO_READY_GEN_c_27 ;
  output \Q_reg[5]_FIFO_READY_GEN_c_27 ;
  output \Q_reg[6]_FIFO_READY_GEN_c_27 ;
  output \Q_reg[7]_FIFO_READY_GEN_c_27 ;
  output \Q_reg[0]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[1]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[2]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[3]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[4]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[5]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[6]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[7]_FIFO_READY_GEN_c_27_0 ;
  output [7:0]Q;
  input [15:0]pixels;
  input clk_IBUF_BUFG;
  input [7:0]pixel_in_IBUF;
  input rgb2gray_IBUF;
  input \pixels_w_reg[127] ;
  input rst_IBUF;

  wire \FIFO[31].REG8_i_n_0 ;
  wire \FIFO[31].REG8_i_n_1 ;
  wire \FIFO[31].REG8_i_n_2 ;
  wire \FIFO[31].REG8_i_n_3 ;
  wire \FIFO[31].REG8_i_n_4 ;
  wire \FIFO[31].REG8_i_n_5 ;
  wire \FIFO[31].REG8_i_n_6 ;
  wire \FIFO[31].REG8_i_n_7 ;
  wire \FIFO[63].REG8_i_n_0 ;
  wire \FIFO[63].REG8_i_n_1 ;
  wire \FIFO[63].REG8_i_n_2 ;
  wire \FIFO[63].REG8_i_n_3 ;
  wire \FIFO[63].REG8_i_n_4 ;
  wire \FIFO[63].REG8_i_n_5 ;
  wire \FIFO[63].REG8_i_n_6 ;
  wire \FIFO[63].REG8_i_n_7 ;
  wire [7:0]Q;
  wire \Q_reg[0]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[0]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27_0 ;
  wire clk_IBUF_BUFG;
  wire [7:0]pixel_in_IBUF;
  wire [15:0]pixels;
  wire \pixels_w_reg[127] ;
  wire rgb2gray_IBUF;
  wire rst_IBUF;

  REG8_624 \FIFO[31].REG8_i 
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .pixels(pixels[7:0]),
        .\pixels_w_reg[88] (\FIFO[31].REG8_i_n_0 ),
        .\pixels_w_reg[89] (\FIFO[31].REG8_i_n_1 ),
        .\pixels_w_reg[90] (\FIFO[31].REG8_i_n_2 ),
        .\pixels_w_reg[91] (\FIFO[31].REG8_i_n_3 ),
        .\pixels_w_reg[92] (\FIFO[31].REG8_i_n_4 ),
        .\pixels_w_reg[93] (\FIFO[31].REG8_i_n_5 ),
        .\pixels_w_reg[94] (\FIFO[31].REG8_i_n_6 ),
        .\pixels_w_reg[95] (\FIFO[31].REG8_i_n_7 ));
  REG8_625 \FIFO[32].REG8_i 
       (.\Q_reg[0]_FIFO_READY_GEN_c_27_0 (\Q_reg[0]_FIFO_READY_GEN_c_27 ),
        .\Q_reg[0]_FIFO_READY_GEN_c_27_1 (\FIFO[31].REG8_i_n_0 ),
        .\Q_reg[1]_FIFO_READY_GEN_c_27_0 (\Q_reg[1]_FIFO_READY_GEN_c_27 ),
        .\Q_reg[1]_FIFO_READY_GEN_c_27_1 (\FIFO[31].REG8_i_n_1 ),
        .\Q_reg[2]_FIFO_READY_GEN_c_27_0 (\Q_reg[2]_FIFO_READY_GEN_c_27 ),
        .\Q_reg[2]_FIFO_READY_GEN_c_27_1 (\FIFO[31].REG8_i_n_2 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_27_0 (\Q_reg[3]_FIFO_READY_GEN_c_27 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_27_1 (\FIFO[31].REG8_i_n_3 ),
        .\Q_reg[4]_FIFO_READY_GEN_c_27_0 (\Q_reg[4]_FIFO_READY_GEN_c_27 ),
        .\Q_reg[4]_FIFO_READY_GEN_c_27_1 (\FIFO[31].REG8_i_n_4 ),
        .\Q_reg[5]_FIFO_READY_GEN_c_27_0 (\Q_reg[5]_FIFO_READY_GEN_c_27 ),
        .\Q_reg[5]_FIFO_READY_GEN_c_27_1 (\FIFO[31].REG8_i_n_5 ),
        .\Q_reg[6]_FIFO_READY_GEN_c_27_0 (\Q_reg[6]_FIFO_READY_GEN_c_27 ),
        .\Q_reg[6]_FIFO_READY_GEN_c_27_1 (\FIFO[31].REG8_i_n_6 ),
        .\Q_reg[7]_FIFO_READY_GEN_c_27_0 (\Q_reg[7]_FIFO_READY_GEN_c_27 ),
        .\Q_reg[7]_FIFO_READY_GEN_c_27_1 (\FIFO[31].REG8_i_n_7 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\pixels_w_reg[103] (\pixels_w_reg[127] ));
  REG8_626 \FIFO[63].REG8_i 
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .pixels(pixels[15:8]),
        .\pixels_w_reg[112] (\FIFO[63].REG8_i_n_0 ),
        .\pixels_w_reg[113] (\FIFO[63].REG8_i_n_1 ),
        .\pixels_w_reg[114] (\FIFO[63].REG8_i_n_2 ),
        .\pixels_w_reg[115] (\FIFO[63].REG8_i_n_3 ),
        .\pixels_w_reg[116] (\FIFO[63].REG8_i_n_4 ),
        .\pixels_w_reg[117] (\FIFO[63].REG8_i_n_5 ),
        .\pixels_w_reg[118] (\FIFO[63].REG8_i_n_6 ),
        .\pixels_w_reg[119] (\FIFO[63].REG8_i_n_7 ));
  REG8_627 \FIFO[64].REG8_i 
       (.\Q_reg[0]_FIFO_READY_GEN_c_27_0 (\Q_reg[0]_FIFO_READY_GEN_c_27_0 ),
        .\Q_reg[0]_FIFO_READY_GEN_c_27_1 (\FIFO[63].REG8_i_n_0 ),
        .\Q_reg[1]_FIFO_READY_GEN_c_27_0 (\Q_reg[1]_FIFO_READY_GEN_c_27_0 ),
        .\Q_reg[1]_FIFO_READY_GEN_c_27_1 (\FIFO[63].REG8_i_n_1 ),
        .\Q_reg[2]_FIFO_READY_GEN_c_27_0 (\Q_reg[2]_FIFO_READY_GEN_c_27_0 ),
        .\Q_reg[2]_FIFO_READY_GEN_c_27_1 (\FIFO[63].REG8_i_n_2 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_27_0 (\Q_reg[3]_FIFO_READY_GEN_c_27_0 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_27_1 (\FIFO[63].REG8_i_n_3 ),
        .\Q_reg[4]_FIFO_READY_GEN_c_27_0 (\Q_reg[4]_FIFO_READY_GEN_c_27_0 ),
        .\Q_reg[4]_FIFO_READY_GEN_c_27_1 (\FIFO[63].REG8_i_n_4 ),
        .\Q_reg[5]_FIFO_READY_GEN_c_27_0 (\Q_reg[5]_FIFO_READY_GEN_c_27_0 ),
        .\Q_reg[5]_FIFO_READY_GEN_c_27_1 (\FIFO[63].REG8_i_n_5 ),
        .\Q_reg[6]_FIFO_READY_GEN_c_27_0 (\Q_reg[6]_FIFO_READY_GEN_c_27_0 ),
        .\Q_reg[6]_FIFO_READY_GEN_c_27_1 (\FIFO[63].REG8_i_n_6 ),
        .\Q_reg[7]_FIFO_READY_GEN_c_27_0 (\Q_reg[7]_FIFO_READY_GEN_c_27_0 ),
        .\Q_reg[7]_FIFO_READY_GEN_c_27_1 (\FIFO[63].REG8_i_n_7 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\pixels_w_reg[127] (\pixels_w_reg[127] ));
  REG8_628 REG8_0
       (.Q(Q),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .pixel_in_IBUF(pixel_in_IBUF),
        .rgb2gray_IBUF(rgb2gray_IBUF),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "TOP_BUF" *) 
module TOP_BUF_3
   (\Q_reg[0]_FIFO_READY_GEN_c_27 ,
    \Q_reg[1]_FIFO_READY_GEN_c_27 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27 ,
    \Q_reg[0]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[1]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27_0 ,
    Q,
    \Q_reg[0]_FIFO_READY_GEN_c_27_1 ,
    clk_IBUF_BUFG,
    \Q_reg[1]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[0]_FIFO_READY_GEN_c_27_2 ,
    \Q_reg[1]_FIFO_READY_GEN_c_27_2 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27_2 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27_2 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27_2 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27_2 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27_2 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27_2 ,
    pixel_in_IBUF,
    rgb2gray_IBUF,
    \pixels_w_reg[199] ,
    rst_IBUF);
  output \Q_reg[0]_FIFO_READY_GEN_c_27 ;
  output \Q_reg[1]_FIFO_READY_GEN_c_27 ;
  output \Q_reg[2]_FIFO_READY_GEN_c_27 ;
  output \Q_reg[3]_FIFO_READY_GEN_c_27 ;
  output \Q_reg[4]_FIFO_READY_GEN_c_27 ;
  output \Q_reg[5]_FIFO_READY_GEN_c_27 ;
  output \Q_reg[6]_FIFO_READY_GEN_c_27 ;
  output \Q_reg[7]_FIFO_READY_GEN_c_27 ;
  output \Q_reg[0]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[1]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[2]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[3]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[4]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[5]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[6]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[7]_FIFO_READY_GEN_c_27_0 ;
  output [7:0]Q;
  input \Q_reg[0]_FIFO_READY_GEN_c_27_1 ;
  input clk_IBUF_BUFG;
  input \Q_reg[1]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[2]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[3]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[4]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[5]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[6]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[7]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[0]_FIFO_READY_GEN_c_27_2 ;
  input \Q_reg[1]_FIFO_READY_GEN_c_27_2 ;
  input \Q_reg[2]_FIFO_READY_GEN_c_27_2 ;
  input \Q_reg[3]_FIFO_READY_GEN_c_27_2 ;
  input \Q_reg[4]_FIFO_READY_GEN_c_27_2 ;
  input \Q_reg[5]_FIFO_READY_GEN_c_27_2 ;
  input \Q_reg[6]_FIFO_READY_GEN_c_27_2 ;
  input \Q_reg[7]_FIFO_READY_GEN_c_27_2 ;
  input [7:0]pixel_in_IBUF;
  input rgb2gray_IBUF;
  input \pixels_w_reg[199] ;
  input rst_IBUF;

  wire \FIFO[31].REG8_i_n_0 ;
  wire \FIFO[31].REG8_i_n_1 ;
  wire \FIFO[31].REG8_i_n_2 ;
  wire \FIFO[31].REG8_i_n_3 ;
  wire \FIFO[31].REG8_i_n_4 ;
  wire \FIFO[31].REG8_i_n_5 ;
  wire \FIFO[31].REG8_i_n_6 ;
  wire \FIFO[31].REG8_i_n_7 ;
  wire \FIFO[63].REG8_i_n_0 ;
  wire \FIFO[63].REG8_i_n_1 ;
  wire \FIFO[63].REG8_i_n_2 ;
  wire \FIFO[63].REG8_i_n_3 ;
  wire \FIFO[63].REG8_i_n_4 ;
  wire \FIFO[63].REG8_i_n_5 ;
  wire \FIFO[63].REG8_i_n_6 ;
  wire \FIFO[63].REG8_i_n_7 ;
  wire [7:0]Q;
  wire \Q_reg[0]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[0]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[0]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[0]_FIFO_READY_GEN_c_27_2 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27_2 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27_2 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27_2 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27_2 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27_2 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27_2 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27_2 ;
  wire clk_IBUF_BUFG;
  wire [7:0]pixel_in_IBUF;
  wire \pixels_w_reg[199] ;
  wire rgb2gray_IBUF;
  wire rst_IBUF;

  REG8_437 \FIFO[31].REG8_i 
       (.\Q_reg[0]_FIFO_READY_GEN_c_27 (\Q_reg[0]_FIFO_READY_GEN_c_27_1 ),
        .\Q_reg[1]_FIFO_READY_GEN_c_27 (\Q_reg[1]_FIFO_READY_GEN_c_27_1 ),
        .\Q_reg[2]_FIFO_READY_GEN_c_27 (\Q_reg[2]_FIFO_READY_GEN_c_27_1 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_27 (\Q_reg[3]_FIFO_READY_GEN_c_27_1 ),
        .\Q_reg[4]_FIFO_READY_GEN_c_27 (\Q_reg[4]_FIFO_READY_GEN_c_27_1 ),
        .\Q_reg[5]_FIFO_READY_GEN_c_27 (\Q_reg[5]_FIFO_READY_GEN_c_27_1 ),
        .\Q_reg[6]_FIFO_READY_GEN_c_27 (\Q_reg[6]_FIFO_READY_GEN_c_27_1 ),
        .\Q_reg[7]_FIFO_READY_GEN_c_27 (\Q_reg[7]_FIFO_READY_GEN_c_27_1 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\pixels_w_reg[160] (\FIFO[31].REG8_i_n_0 ),
        .\pixels_w_reg[161] (\FIFO[31].REG8_i_n_1 ),
        .\pixels_w_reg[162] (\FIFO[31].REG8_i_n_2 ),
        .\pixels_w_reg[163] (\FIFO[31].REG8_i_n_3 ),
        .\pixels_w_reg[164] (\FIFO[31].REG8_i_n_4 ),
        .\pixels_w_reg[165] (\FIFO[31].REG8_i_n_5 ),
        .\pixels_w_reg[166] (\FIFO[31].REG8_i_n_6 ),
        .\pixels_w_reg[167] (\FIFO[31].REG8_i_n_7 ));
  REG8_438 \FIFO[32].REG8_i 
       (.\Q_reg[0]_FIFO_READY_GEN_c_27_0 (\Q_reg[0]_FIFO_READY_GEN_c_27 ),
        .\Q_reg[0]_FIFO_READY_GEN_c_27_1 (\FIFO[31].REG8_i_n_0 ),
        .\Q_reg[1]_FIFO_READY_GEN_c_27_0 (\Q_reg[1]_FIFO_READY_GEN_c_27 ),
        .\Q_reg[1]_FIFO_READY_GEN_c_27_1 (\FIFO[31].REG8_i_n_1 ),
        .\Q_reg[2]_FIFO_READY_GEN_c_27_0 (\Q_reg[2]_FIFO_READY_GEN_c_27 ),
        .\Q_reg[2]_FIFO_READY_GEN_c_27_1 (\FIFO[31].REG8_i_n_2 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_27_0 (\Q_reg[3]_FIFO_READY_GEN_c_27 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_27_1 (\FIFO[31].REG8_i_n_3 ),
        .\Q_reg[4]_FIFO_READY_GEN_c_27_0 (\Q_reg[4]_FIFO_READY_GEN_c_27 ),
        .\Q_reg[4]_FIFO_READY_GEN_c_27_1 (\FIFO[31].REG8_i_n_4 ),
        .\Q_reg[5]_FIFO_READY_GEN_c_27_0 (\Q_reg[5]_FIFO_READY_GEN_c_27 ),
        .\Q_reg[5]_FIFO_READY_GEN_c_27_1 (\FIFO[31].REG8_i_n_5 ),
        .\Q_reg[6]_FIFO_READY_GEN_c_27_0 (\Q_reg[6]_FIFO_READY_GEN_c_27 ),
        .\Q_reg[6]_FIFO_READY_GEN_c_27_1 (\FIFO[31].REG8_i_n_6 ),
        .\Q_reg[7]_FIFO_READY_GEN_c_27_0 (\Q_reg[7]_FIFO_READY_GEN_c_27 ),
        .\Q_reg[7]_FIFO_READY_GEN_c_27_1 (\FIFO[31].REG8_i_n_7 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\pixels_w_reg[175] (\pixels_w_reg[199] ));
  REG8_439 \FIFO[63].REG8_i 
       (.\Q_reg[0]_FIFO_READY_GEN_c_27 (\Q_reg[0]_FIFO_READY_GEN_c_27_2 ),
        .\Q_reg[1]_FIFO_READY_GEN_c_27 (\Q_reg[1]_FIFO_READY_GEN_c_27_2 ),
        .\Q_reg[2]_FIFO_READY_GEN_c_27 (\Q_reg[2]_FIFO_READY_GEN_c_27_2 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_27 (\Q_reg[3]_FIFO_READY_GEN_c_27_2 ),
        .\Q_reg[4]_FIFO_READY_GEN_c_27 (\Q_reg[4]_FIFO_READY_GEN_c_27_2 ),
        .\Q_reg[5]_FIFO_READY_GEN_c_27 (\Q_reg[5]_FIFO_READY_GEN_c_27_2 ),
        .\Q_reg[6]_FIFO_READY_GEN_c_27 (\Q_reg[6]_FIFO_READY_GEN_c_27_2 ),
        .\Q_reg[7]_FIFO_READY_GEN_c_27 (\Q_reg[7]_FIFO_READY_GEN_c_27_2 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\pixels_w_reg[184] (\FIFO[63].REG8_i_n_0 ),
        .\pixels_w_reg[185] (\FIFO[63].REG8_i_n_1 ),
        .\pixels_w_reg[186] (\FIFO[63].REG8_i_n_2 ),
        .\pixels_w_reg[187] (\FIFO[63].REG8_i_n_3 ),
        .\pixels_w_reg[188] (\FIFO[63].REG8_i_n_4 ),
        .\pixels_w_reg[189] (\FIFO[63].REG8_i_n_5 ),
        .\pixels_w_reg[190] (\FIFO[63].REG8_i_n_6 ),
        .\pixels_w_reg[191] (\FIFO[63].REG8_i_n_7 ));
  REG8_440 \FIFO[64].REG8_i 
       (.\Q_reg[0]_FIFO_READY_GEN_c_27_0 (\Q_reg[0]_FIFO_READY_GEN_c_27_0 ),
        .\Q_reg[0]_FIFO_READY_GEN_c_27_1 (\FIFO[63].REG8_i_n_0 ),
        .\Q_reg[1]_FIFO_READY_GEN_c_27_0 (\Q_reg[1]_FIFO_READY_GEN_c_27_0 ),
        .\Q_reg[1]_FIFO_READY_GEN_c_27_1 (\FIFO[63].REG8_i_n_1 ),
        .\Q_reg[2]_FIFO_READY_GEN_c_27_0 (\Q_reg[2]_FIFO_READY_GEN_c_27_0 ),
        .\Q_reg[2]_FIFO_READY_GEN_c_27_1 (\FIFO[63].REG8_i_n_2 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_27_0 (\Q_reg[3]_FIFO_READY_GEN_c_27_0 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_27_1 (\FIFO[63].REG8_i_n_3 ),
        .\Q_reg[4]_FIFO_READY_GEN_c_27_0 (\Q_reg[4]_FIFO_READY_GEN_c_27_0 ),
        .\Q_reg[4]_FIFO_READY_GEN_c_27_1 (\FIFO[63].REG8_i_n_4 ),
        .\Q_reg[5]_FIFO_READY_GEN_c_27_0 (\Q_reg[5]_FIFO_READY_GEN_c_27_0 ),
        .\Q_reg[5]_FIFO_READY_GEN_c_27_1 (\FIFO[63].REG8_i_n_5 ),
        .\Q_reg[6]_FIFO_READY_GEN_c_27_0 (\Q_reg[6]_FIFO_READY_GEN_c_27_0 ),
        .\Q_reg[6]_FIFO_READY_GEN_c_27_1 (\FIFO[63].REG8_i_n_6 ),
        .\Q_reg[7]_FIFO_READY_GEN_c_27_0 (\Q_reg[7]_FIFO_READY_GEN_c_27_0 ),
        .\Q_reg[7]_FIFO_READY_GEN_c_27_1 (\FIFO[63].REG8_i_n_7 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\pixels_w_reg[199] (\pixels_w_reg[199] ));
  REG8_441 REG8_0
       (.Q(Q),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .pixel_in_IBUF(pixel_in_IBUF),
        .rgb2gray_IBUF(rgb2gray_IBUF),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "TOP_BUF" *) 
module TOP_BUF_5
   (\Q_reg[0]_FIFO_READY_GEN_c_27 ,
    \Q_reg[1]_FIFO_READY_GEN_c_27 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27 ,
    \Q_reg[0]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[1]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27_0 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27_0 ,
    Q,
    \Q_reg[0]_FIFO_READY_GEN_c_27_1 ,
    clk_IBUF_BUFG,
    \pixels_w_reg[24] ,
    \Q_reg[1]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27_1 ,
    \Q_reg[0]_FIFO_READY_GEN_c_27_2 ,
    \Q_reg[1]_FIFO_READY_GEN_c_27_2 ,
    \Q_reg[2]_FIFO_READY_GEN_c_27_2 ,
    \Q_reg[3]_FIFO_READY_GEN_c_27_2 ,
    \Q_reg[4]_FIFO_READY_GEN_c_27_2 ,
    \Q_reg[5]_FIFO_READY_GEN_c_27_2 ,
    \Q_reg[6]_FIFO_READY_GEN_c_27_2 ,
    \Q_reg[7]_FIFO_READY_GEN_c_27_2 ,
    D,
    rst_IBUF);
  output \Q_reg[0]_FIFO_READY_GEN_c_27 ;
  output \Q_reg[1]_FIFO_READY_GEN_c_27 ;
  output \Q_reg[2]_FIFO_READY_GEN_c_27 ;
  output \Q_reg[3]_FIFO_READY_GEN_c_27 ;
  output \Q_reg[4]_FIFO_READY_GEN_c_27 ;
  output \Q_reg[5]_FIFO_READY_GEN_c_27 ;
  output \Q_reg[6]_FIFO_READY_GEN_c_27 ;
  output \Q_reg[7]_FIFO_READY_GEN_c_27 ;
  output \Q_reg[0]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[1]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[2]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[3]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[4]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[5]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[6]_FIFO_READY_GEN_c_27_0 ;
  output \Q_reg[7]_FIFO_READY_GEN_c_27_0 ;
  output [7:0]Q;
  input \Q_reg[0]_FIFO_READY_GEN_c_27_1 ;
  input clk_IBUF_BUFG;
  input \pixels_w_reg[24] ;
  input \Q_reg[1]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[2]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[3]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[4]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[5]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[6]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[7]_FIFO_READY_GEN_c_27_1 ;
  input \Q_reg[0]_FIFO_READY_GEN_c_27_2 ;
  input \Q_reg[1]_FIFO_READY_GEN_c_27_2 ;
  input \Q_reg[2]_FIFO_READY_GEN_c_27_2 ;
  input \Q_reg[3]_FIFO_READY_GEN_c_27_2 ;
  input \Q_reg[4]_FIFO_READY_GEN_c_27_2 ;
  input \Q_reg[5]_FIFO_READY_GEN_c_27_2 ;
  input \Q_reg[6]_FIFO_READY_GEN_c_27_2 ;
  input \Q_reg[7]_FIFO_READY_GEN_c_27_2 ;
  input [7:0]D;
  input rst_IBUF;

  wire [7:0]D;
  wire \FIFO[31].REG8_i_n_0 ;
  wire \FIFO[31].REG8_i_n_1 ;
  wire \FIFO[31].REG8_i_n_2 ;
  wire \FIFO[31].REG8_i_n_3 ;
  wire \FIFO[31].REG8_i_n_4 ;
  wire \FIFO[31].REG8_i_n_5 ;
  wire \FIFO[31].REG8_i_n_6 ;
  wire \FIFO[31].REG8_i_n_7 ;
  wire \FIFO[32].REG8_i_n_0 ;
  wire \FIFO[32].REG8_i_n_1 ;
  wire \FIFO[32].REG8_i_n_2 ;
  wire \FIFO[32].REG8_i_n_3 ;
  wire \FIFO[32].REG8_i_n_4 ;
  wire \FIFO[32].REG8_i_n_5 ;
  wire \FIFO[32].REG8_i_n_6 ;
  wire \FIFO[32].REG8_i_n_7 ;
  wire \FIFO[63].REG8_i_n_0 ;
  wire \FIFO[63].REG8_i_n_1 ;
  wire \FIFO[63].REG8_i_n_2 ;
  wire \FIFO[63].REG8_i_n_3 ;
  wire \FIFO[63].REG8_i_n_4 ;
  wire \FIFO[63].REG8_i_n_5 ;
  wire \FIFO[63].REG8_i_n_6 ;
  wire \FIFO[63].REG8_i_n_7 ;
  wire \FIFO[64].REG8_i_n_0 ;
  wire \FIFO[64].REG8_i_n_1 ;
  wire \FIFO[64].REG8_i_n_2 ;
  wire \FIFO[64].REG8_i_n_3 ;
  wire \FIFO[64].REG8_i_n_4 ;
  wire \FIFO[64].REG8_i_n_5 ;
  wire \FIFO[64].REG8_i_n_6 ;
  wire \FIFO[64].REG8_i_n_7 ;
  wire [7:0]Q;
  wire \Q_reg[0]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[0]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[0]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[0]_FIFO_READY_GEN_c_27_2 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[1]_FIFO_READY_GEN_c_27_2 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[2]_FIFO_READY_GEN_c_27_2 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[3]_FIFO_READY_GEN_c_27_2 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[4]_FIFO_READY_GEN_c_27_2 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[5]_FIFO_READY_GEN_c_27_2 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[6]_FIFO_READY_GEN_c_27_2 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27_0 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27_1 ;
  wire \Q_reg[7]_FIFO_READY_GEN_c_27_2 ;
  wire clk_IBUF_BUFG;
  wire \pixels_w_reg[24] ;
  wire rst_IBUF;

  REG8_250 \FIFO[31].REG8_i 
       (.\Q_reg[0]_FIFO_READY_GEN_c_27 (\Q_reg[0]_FIFO_READY_GEN_c_27_1 ),
        .\Q_reg[1]_FIFO_READY_GEN_c_27 (\Q_reg[1]_FIFO_READY_GEN_c_27_1 ),
        .\Q_reg[2]_FIFO_READY_GEN_c_27 (\Q_reg[2]_FIFO_READY_GEN_c_27_1 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_27 (\Q_reg[3]_FIFO_READY_GEN_c_27_1 ),
        .\Q_reg[4]_FIFO_READY_GEN_c_27 (\Q_reg[4]_FIFO_READY_GEN_c_27_1 ),
        .\Q_reg[5]_FIFO_READY_GEN_c_27 (\Q_reg[5]_FIFO_READY_GEN_c_27_1 ),
        .\Q_reg[6]_FIFO_READY_GEN_c_27 (\Q_reg[6]_FIFO_READY_GEN_c_27_1 ),
        .\Q_reg[7]_FIFO_READY_GEN_c_27 (\Q_reg[7]_FIFO_READY_GEN_c_27_1 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\pixels_w_reg[16] (\FIFO[31].REG8_i_n_0 ),
        .\pixels_w_reg[17] (\FIFO[31].REG8_i_n_1 ),
        .\pixels_w_reg[18] (\FIFO[31].REG8_i_n_2 ),
        .\pixels_w_reg[19] (\FIFO[31].REG8_i_n_3 ),
        .\pixels_w_reg[20] (\FIFO[31].REG8_i_n_4 ),
        .\pixels_w_reg[21] (\FIFO[31].REG8_i_n_5 ),
        .\pixels_w_reg[22] (\FIFO[31].REG8_i_n_6 ),
        .\pixels_w_reg[23] (\FIFO[31].REG8_i_n_7 ));
  REG8_251 \FIFO[32].REG8_i 
       (.\Q_reg[0]_FIFO_READY_GEN_c_27_0 (\FIFO[32].REG8_i_n_0 ),
        .\Q_reg[0]_FIFO_READY_GEN_c_27_1 (\FIFO[31].REG8_i_n_0 ),
        .\Q_reg[1]_FIFO_READY_GEN_c_27_0 (\FIFO[32].REG8_i_n_1 ),
        .\Q_reg[1]_FIFO_READY_GEN_c_27_1 (\FIFO[31].REG8_i_n_1 ),
        .\Q_reg[2]_FIFO_READY_GEN_c_27_0 (\FIFO[32].REG8_i_n_2 ),
        .\Q_reg[2]_FIFO_READY_GEN_c_27_1 (\FIFO[31].REG8_i_n_2 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_27_0 (\FIFO[32].REG8_i_n_3 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_27_1 (\FIFO[31].REG8_i_n_3 ),
        .\Q_reg[4]_FIFO_READY_GEN_c_27_0 (\FIFO[32].REG8_i_n_4 ),
        .\Q_reg[4]_FIFO_READY_GEN_c_27_1 (\FIFO[31].REG8_i_n_4 ),
        .\Q_reg[5]_FIFO_READY_GEN_c_27_0 (\FIFO[32].REG8_i_n_5 ),
        .\Q_reg[5]_FIFO_READY_GEN_c_27_1 (\FIFO[31].REG8_i_n_5 ),
        .\Q_reg[6]_FIFO_READY_GEN_c_27_0 (\FIFO[32].REG8_i_n_6 ),
        .\Q_reg[6]_FIFO_READY_GEN_c_27_1 (\FIFO[31].REG8_i_n_6 ),
        .\Q_reg[7]_FIFO_READY_GEN_c_27_0 (\FIFO[32].REG8_i_n_7 ),
        .\Q_reg[7]_FIFO_READY_GEN_c_27_1 (\FIFO[31].REG8_i_n_7 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG));
  REG8_252 \FIFO[63].REG8_i 
       (.\Q_reg[0]_FIFO_READY_GEN_c_27 (\Q_reg[0]_FIFO_READY_GEN_c_27_2 ),
        .\Q_reg[1]_FIFO_READY_GEN_c_27 (\Q_reg[1]_FIFO_READY_GEN_c_27_2 ),
        .\Q_reg[2]_FIFO_READY_GEN_c_27 (\Q_reg[2]_FIFO_READY_GEN_c_27_2 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_27 (\Q_reg[3]_FIFO_READY_GEN_c_27_2 ),
        .\Q_reg[4]_FIFO_READY_GEN_c_27 (\Q_reg[4]_FIFO_READY_GEN_c_27_2 ),
        .\Q_reg[5]_FIFO_READY_GEN_c_27 (\Q_reg[5]_FIFO_READY_GEN_c_27_2 ),
        .\Q_reg[6]_FIFO_READY_GEN_c_27 (\Q_reg[6]_FIFO_READY_GEN_c_27_2 ),
        .\Q_reg[7]_FIFO_READY_GEN_c_27 (\Q_reg[7]_FIFO_READY_GEN_c_27_2 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\pixels_w_reg[40] (\FIFO[63].REG8_i_n_0 ),
        .\pixels_w_reg[41] (\FIFO[63].REG8_i_n_1 ),
        .\pixels_w_reg[42] (\FIFO[63].REG8_i_n_2 ),
        .\pixels_w_reg[43] (\FIFO[63].REG8_i_n_3 ),
        .\pixels_w_reg[44] (\FIFO[63].REG8_i_n_4 ),
        .\pixels_w_reg[45] (\FIFO[63].REG8_i_n_5 ),
        .\pixels_w_reg[46] (\FIFO[63].REG8_i_n_6 ),
        .\pixels_w_reg[47] (\FIFO[63].REG8_i_n_7 ));
  REG8_253 \FIFO[64].REG8_i 
       (.\Q_reg[0]_FIFO_READY_GEN_c_27_0 (\FIFO[64].REG8_i_n_0 ),
        .\Q_reg[0]_FIFO_READY_GEN_c_27_1 (\FIFO[63].REG8_i_n_0 ),
        .\Q_reg[1]_FIFO_READY_GEN_c_27_0 (\FIFO[64].REG8_i_n_1 ),
        .\Q_reg[1]_FIFO_READY_GEN_c_27_1 (\FIFO[63].REG8_i_n_1 ),
        .\Q_reg[2]_FIFO_READY_GEN_c_27_0 (\FIFO[64].REG8_i_n_2 ),
        .\Q_reg[2]_FIFO_READY_GEN_c_27_1 (\FIFO[63].REG8_i_n_2 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_27_0 (\FIFO[64].REG8_i_n_3 ),
        .\Q_reg[3]_FIFO_READY_GEN_c_27_1 (\FIFO[63].REG8_i_n_3 ),
        .\Q_reg[4]_FIFO_READY_GEN_c_27_0 (\FIFO[64].REG8_i_n_4 ),
        .\Q_reg[4]_FIFO_READY_GEN_c_27_1 (\FIFO[63].REG8_i_n_4 ),
        .\Q_reg[5]_FIFO_READY_GEN_c_27_0 (\FIFO[64].REG8_i_n_5 ),
        .\Q_reg[5]_FIFO_READY_GEN_c_27_1 (\FIFO[63].REG8_i_n_5 ),
        .\Q_reg[6]_FIFO_READY_GEN_c_27_0 (\FIFO[64].REG8_i_n_6 ),
        .\Q_reg[6]_FIFO_READY_GEN_c_27_1 (\FIFO[63].REG8_i_n_6 ),
        .\Q_reg[7]_FIFO_READY_GEN_c_27_0 (\FIFO[64].REG8_i_n_7 ),
        .\Q_reg[7]_FIFO_READY_GEN_c_27_1 (\FIFO[63].REG8_i_n_7 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FIFO_gate
       (.I0(\FIFO[32].REG8_i_n_0 ),
        .I1(\pixels_w_reg[24] ),
        .O(\Q_reg[0]_FIFO_READY_GEN_c_27 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FIFO_gate__0
       (.I0(\FIFO[32].REG8_i_n_1 ),
        .I1(\pixels_w_reg[24] ),
        .O(\Q_reg[1]_FIFO_READY_GEN_c_27 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FIFO_gate__1
       (.I0(\FIFO[32].REG8_i_n_2 ),
        .I1(\pixels_w_reg[24] ),
        .O(\Q_reg[2]_FIFO_READY_GEN_c_27 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FIFO_gate__10
       (.I0(\FIFO[64].REG8_i_n_3 ),
        .I1(\pixels_w_reg[24] ),
        .O(\Q_reg[3]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FIFO_gate__11
       (.I0(\FIFO[64].REG8_i_n_4 ),
        .I1(\pixels_w_reg[24] ),
        .O(\Q_reg[4]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FIFO_gate__12
       (.I0(\FIFO[64].REG8_i_n_5 ),
        .I1(\pixels_w_reg[24] ),
        .O(\Q_reg[5]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FIFO_gate__13
       (.I0(\FIFO[64].REG8_i_n_6 ),
        .I1(\pixels_w_reg[24] ),
        .O(\Q_reg[6]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FIFO_gate__14
       (.I0(\FIFO[64].REG8_i_n_7 ),
        .I1(\pixels_w_reg[24] ),
        .O(\Q_reg[7]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FIFO_gate__2
       (.I0(\FIFO[32].REG8_i_n_3 ),
        .I1(\pixels_w_reg[24] ),
        .O(\Q_reg[3]_FIFO_READY_GEN_c_27 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FIFO_gate__3
       (.I0(\FIFO[32].REG8_i_n_4 ),
        .I1(\pixels_w_reg[24] ),
        .O(\Q_reg[4]_FIFO_READY_GEN_c_27 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FIFO_gate__4
       (.I0(\FIFO[32].REG8_i_n_5 ),
        .I1(\pixels_w_reg[24] ),
        .O(\Q_reg[5]_FIFO_READY_GEN_c_27 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FIFO_gate__5
       (.I0(\FIFO[32].REG8_i_n_6 ),
        .I1(\pixels_w_reg[24] ),
        .O(\Q_reg[6]_FIFO_READY_GEN_c_27 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FIFO_gate__6
       (.I0(\FIFO[32].REG8_i_n_7 ),
        .I1(\pixels_w_reg[24] ),
        .O(\Q_reg[7]_FIFO_READY_GEN_c_27 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FIFO_gate__7
       (.I0(\FIFO[64].REG8_i_n_0 ),
        .I1(\pixels_w_reg[24] ),
        .O(\Q_reg[0]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FIFO_gate__8
       (.I0(\FIFO[64].REG8_i_n_1 ),
        .I1(\pixels_w_reg[24] ),
        .O(\Q_reg[1]_FIFO_READY_GEN_c_27_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h8)) 
    FIFO_gate__9
       (.I0(\FIFO[64].REG8_i_n_2 ),
        .I1(\pixels_w_reg[24] ),
        .O(\Q_reg[2]_FIFO_READY_GEN_c_27_0 ));
  REG8_254 REG8_0
       (.D(D),
        .Q(Q),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
endmodule

module TOP_MULTI
   (\Sum_reg[17] ,
    wc_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \ma_reg[1] ,
    \mda_reg[3] ,
    Q,
    \mda_reg[4] ,
    \mda_reg[5] ,
    \mda_reg[6] ,
    \mda_reg[7] ,
    \mda_reg[8] ,
    \mda_reg[9] ,
    \mda_reg[10] ,
    \ma_reg[11] );
  output [17:0]\Sum_reg[17] ;
  input [7:0]wc_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \ma_reg[1] ;
  input \mda_reg[3] ;
  input [9:0]Q;
  input \mda_reg[4] ;
  input \mda_reg[5] ;
  input \mda_reg[6] ;
  input \mda_reg[7] ;
  input \mda_reg[8] ;
  input \mda_reg[9] ;
  input \mda_reg[10] ;
  input \ma_reg[11] ;

  wire \BLOCCO1/SP10_out ;
  wire \BLOCCO1/SP12_out ;
  wire \BLOCCO1/SP14_out ;
  wire \BLOCCO1/SP16_out ;
  wire \BLOCCO1/SP18_out ;
  wire \BLOCCO1/SP20_out ;
  wire \BLOCCO1/SP22_out ;
  wire \BLOCCO1/SP24_out ;
  wire \BLOCCO1/SP2_out ;
  wire \BLOCCO1/SP4_out ;
  wire \BLOCCO1/SP6_out ;
  wire \BLOCCO1/SP8_out ;
  wire \BLOCCO1/sp_int_17 ;
  wire [6:5]\BLOCCO1/vr_int ;
  wire [9:0]Q;
  wire [17:0]\Sum_reg[17] ;
  wire b0_p;
  wire b0_p_1;
  wire b0_p_3;
  wire booth_enc_0_n_2;
  wire clk_IBUF_BUFG;
  wire [1:1]da;
  wire [2:0]enc;
  wire \gen2[1].MUX_i_n_1 ;
  wire \gen[0].booth_enc_i_n_2 ;
  wire \gen[0].booth_enc_i_n_3 ;
  wire \gen[0].booth_enc_i_n_4 ;
  wire \gen[0].booth_enc_i_n_5 ;
  wire \gen[1].booth_enc_i_n_2 ;
  wire \gen[1].booth_enc_i_n_3 ;
  wire \gen[1].booth_enc_i_n_4 ;
  wire \gen[1].booth_enc_i_n_5 ;
  wire \gen[2].booth_enc_i_n_1 ;
  wire \gen[2].booth_enc_i_n_2 ;
  wire \gen[2].booth_enc_i_n_3 ;
  wire \gen[2].booth_enc_i_n_4 ;
  wire [11:11]ma;
  wire \ma_reg[11] ;
  wire \ma_reg[1] ;
  wire \mda_reg[10] ;
  wire \mda_reg[3] ;
  wire \mda_reg[4] ;
  wire \mda_reg[5] ;
  wire \mda_reg[6] ;
  wire \mda_reg[7] ;
  wire \mda_reg[8] ;
  wire \mda_reg[9] ;
  wire [11:0]mux_out_12;
  wire [11:0]mux_out_24;
  wire [11:0]mux_out_36;
  wire [11:0]p;
  wire [11:1]p_p;
  wire [11:1]p_p_0;
  wire [11:1]p_p_2;
  wire [11:1]p_p_4;
  wire rst_IBUF;
  wire [7:0]wc_IBUF;

  CARRY_SAVE_101 ADDER_TREE
       (.D(\BLOCCO1/vr_int ),
        .Q({mux_out_12[11:4],mux_out_12[1:0]}),
        .\SP_reg[18] ({\BLOCCO1/sp_int_17 ,\gen2[1].MUX_i_n_1 ,\BLOCCO1/SP2_out ,\BLOCCO1/SP4_out ,\BLOCCO1/SP6_out ,\BLOCCO1/SP8_out ,\BLOCCO1/SP10_out ,\BLOCCO1/SP12_out ,\BLOCCO1/SP14_out ,\BLOCCO1/SP16_out ,\BLOCCO1/SP18_out ,\BLOCCO1/SP20_out ,\BLOCCO1/SP22_out ,\BLOCCO1/SP24_out }),
        .\Sum_reg[17] (\Sum_reg[17] ),
        .\VR_reg[18] (mux_out_24[11:2]),
        .\VR_reg[18]_0 (mux_out_36),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[18] (p),
        .rst_IBUF(rst_IBUF));
  booth_102 booth_enc_0
       (.D({p_p[11],booth_enc_0_n_2}),
        .Q(enc),
        .b0_p(b0_p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .da(da),
        .ma(ma),
        .rst_IBUF(rst_IBUF),
        .wc_IBUF(wc_IBUF[1:0]));
  MUX_103 \gen2[0].MUX_i 
       (.D({p_p,booth_enc_0_n_2}),
        .Q(p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  MUX_104 \gen2[1].MUX_i 
       (.D({p_p_0,\gen[0].booth_enc_i_n_2 }),
        .Q(mux_out_12),
        .\SP_reg[15] (mux_out_24),
        .\SP_reg[18] (mux_out_36),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[11]_0 ({\BLOCCO1/sp_int_17 ,\gen2[1].MUX_i_n_1 ,\BLOCCO1/SP2_out ,\BLOCCO1/SP4_out ,\BLOCCO1/SP6_out ,\BLOCCO1/SP8_out ,\BLOCCO1/SP10_out ,\BLOCCO1/SP12_out ,\BLOCCO1/SP14_out ,\BLOCCO1/SP16_out ,\BLOCCO1/SP18_out ,\BLOCCO1/SP20_out ,\BLOCCO1/SP22_out ,\BLOCCO1/SP24_out }),
        .rst_IBUF(rst_IBUF));
  MUX_105 \gen2[2].MUX_i 
       (.D(\BLOCCO1/vr_int ),
        .Q(mux_out_24),
        .\VR_reg[6] (mux_out_12[3:2]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[11]_0 ({p_p_2,\gen[1].booth_enc_i_n_2 }),
        .rst_IBUF(rst_IBUF));
  MUX_106 \gen2[3].MUX_i 
       (.D({p_p_4,\gen[2].booth_enc_i_n_1 }),
        .Q(mux_out_36),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  booth_107 \gen[0].booth_enc_i 
       (.D({p_p_0[11],\gen[0].booth_enc_i_n_2 }),
        .Q({\gen[0].booth_enc_i_n_3 ,\gen[0].booth_enc_i_n_4 ,\gen[0].booth_enc_i_n_5 }),
        .b0_p(b0_p_1),
        .b0_p_0(b0_p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .da(da),
        .ma(ma),
        .rst_IBUF(rst_IBUF),
        .wc_IBUF(wc_IBUF[3:2]));
  booth_108 \gen[1].booth_enc_i 
       (.Q({\gen[1].booth_enc_i_n_3 ,\gen[1].booth_enc_i_n_4 ,\gen[1].booth_enc_i_n_5 }),
        .b0_p(b0_p_3),
        .b0_p_0(b0_p_1),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .da(da),
        .\enc_reg[2]_0 ({p_p_2[11],\gen[1].booth_enc_i_n_2 }),
        .ma(ma),
        .rst_IBUF(rst_IBUF),
        .wc_IBUF(wc_IBUF[5:4]));
  booth_109 \gen[2].booth_enc_i 
       (.D({p_p_4[11],\gen[2].booth_enc_i_n_1 }),
        .Q({\gen[2].booth_enc_i_n_2 ,\gen[2].booth_enc_i_n_3 ,\gen[2].booth_enc_i_n_4 }),
        .b0_p(b0_p_3),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .da(da),
        .ma(ma),
        .rst_IBUF(rst_IBUF),
        .wc_IBUF(wc_IBUF[7:6]));
  Partial_products_110 pp
       (.D(p_p[10:1]),
        .Q(Q),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\da_reg[1]_0 (da),
        .\ma_reg[11]_0 (ma),
        .\ma_reg[11]_1 (\ma_reg[11] ),
        .\ma_reg[1]_0 (\ma_reg[1] ),
        .\mda_reg[10]_0 (p_p_0[10:1]),
        .\mda_reg[10]_1 (p_p_2[10:1]),
        .\mda_reg[10]_2 (p_p_4[10:1]),
        .\mda_reg[10]_3 (\mda_reg[10] ),
        .\mda_reg[3]_0 (\mda_reg[3] ),
        .\mda_reg[4]_0 (\mda_reg[4] ),
        .\mda_reg[5]_0 (\mda_reg[5] ),
        .\mda_reg[6]_0 (\mda_reg[6] ),
        .\mda_reg[7]_0 (\mda_reg[7] ),
        .\mda_reg[8]_0 (\mda_reg[8] ),
        .\mda_reg[9]_0 (\mda_reg[9] ),
        .\p_reg[1] (enc),
        .\p_reg[1]_0 ({\gen[0].booth_enc_i_n_3 ,\gen[0].booth_enc_i_n_4 ,\gen[0].booth_enc_i_n_5 }),
        .\p_reg[1]_1 ({\gen[1].booth_enc_i_n_3 ,\gen[1].booth_enc_i_n_4 ,\gen[1].booth_enc_i_n_5 }),
        .\p_reg[1]_2 ({\gen[2].booth_enc_i_n_2 ,\gen[2].booth_enc_i_n_3 ,\gen[2].booth_enc_i_n_4 }),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "TOP_MULTI" *) 
module TOP_MULTI_256
   (\Sum_reg[17] ,
    wc_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \ma_reg[1] ,
    \mda_reg[3] ,
    Q,
    \mda_reg[4] ,
    \mda_reg[5] ,
    \mda_reg[6] ,
    \mda_reg[7] ,
    \mda_reg[8] ,
    \mda_reg[9] ,
    \mda_reg[10] ,
    \ma_reg[11] );
  output [17:0]\Sum_reg[17] ;
  input [7:0]wc_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \ma_reg[1] ;
  input \mda_reg[3] ;
  input [9:0]Q;
  input \mda_reg[4] ;
  input \mda_reg[5] ;
  input \mda_reg[6] ;
  input \mda_reg[7] ;
  input \mda_reg[8] ;
  input \mda_reg[9] ;
  input \mda_reg[10] ;
  input \ma_reg[11] ;

  wire \BLOCCO1/SP10_out ;
  wire \BLOCCO1/SP12_out ;
  wire \BLOCCO1/SP14_out ;
  wire \BLOCCO1/SP16_out ;
  wire \BLOCCO1/SP18_out ;
  wire \BLOCCO1/SP20_out ;
  wire \BLOCCO1/SP22_out ;
  wire \BLOCCO1/SP24_out ;
  wire \BLOCCO1/SP2_out ;
  wire \BLOCCO1/SP4_out ;
  wire \BLOCCO1/SP6_out ;
  wire \BLOCCO1/SP8_out ;
  wire \BLOCCO1/sp_int_17 ;
  wire [6:5]\BLOCCO1/vr_int ;
  wire [9:0]Q;
  wire [17:0]\Sum_reg[17] ;
  wire b0_p;
  wire b0_p_1;
  wire b0_p_3;
  wire booth_enc_0_n_2;
  wire clk_IBUF_BUFG;
  wire [1:1]da;
  wire [2:0]enc;
  wire \gen2[1].MUX_i_n_1 ;
  wire \gen[0].booth_enc_i_n_2 ;
  wire \gen[0].booth_enc_i_n_3 ;
  wire \gen[0].booth_enc_i_n_4 ;
  wire \gen[0].booth_enc_i_n_5 ;
  wire \gen[1].booth_enc_i_n_2 ;
  wire \gen[1].booth_enc_i_n_3 ;
  wire \gen[1].booth_enc_i_n_4 ;
  wire \gen[1].booth_enc_i_n_5 ;
  wire \gen[2].booth_enc_i_n_1 ;
  wire \gen[2].booth_enc_i_n_2 ;
  wire \gen[2].booth_enc_i_n_3 ;
  wire \gen[2].booth_enc_i_n_4 ;
  wire [11:11]ma;
  wire \ma_reg[11] ;
  wire \ma_reg[1] ;
  wire \mda_reg[10] ;
  wire \mda_reg[3] ;
  wire \mda_reg[4] ;
  wire \mda_reg[5] ;
  wire \mda_reg[6] ;
  wire \mda_reg[7] ;
  wire \mda_reg[8] ;
  wire \mda_reg[9] ;
  wire [11:0]mux_out_12;
  wire [11:0]mux_out_24;
  wire [11:0]mux_out_36;
  wire [11:0]p;
  wire [11:1]p_p;
  wire [11:1]p_p_0;
  wire [11:1]p_p_2;
  wire [11:1]p_p_4;
  wire rst_IBUF;
  wire [7:0]wc_IBUF;

  CARRY_SAVE_366 ADDER_TREE
       (.D(\BLOCCO1/vr_int ),
        .Q({mux_out_12[11:4],mux_out_12[1:0]}),
        .\SP_reg[18] ({\BLOCCO1/sp_int_17 ,\gen2[1].MUX_i_n_1 ,\BLOCCO1/SP2_out ,\BLOCCO1/SP4_out ,\BLOCCO1/SP6_out ,\BLOCCO1/SP8_out ,\BLOCCO1/SP10_out ,\BLOCCO1/SP12_out ,\BLOCCO1/SP14_out ,\BLOCCO1/SP16_out ,\BLOCCO1/SP18_out ,\BLOCCO1/SP20_out ,\BLOCCO1/SP22_out ,\BLOCCO1/SP24_out }),
        .\Sum_reg[17] (\Sum_reg[17] ),
        .\VR_reg[18] (mux_out_24[11:2]),
        .\VR_reg[18]_0 (mux_out_36),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[18] (p),
        .rst_IBUF(rst_IBUF));
  booth_367 booth_enc_0
       (.D({p_p[11],booth_enc_0_n_2}),
        .Q(enc),
        .b0_p(b0_p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .da(da),
        .ma(ma),
        .rst_IBUF(rst_IBUF),
        .wc_IBUF(wc_IBUF[1:0]));
  MUX_368 \gen2[0].MUX_i 
       (.D({p_p,booth_enc_0_n_2}),
        .Q(p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  MUX_369 \gen2[1].MUX_i 
       (.D({p_p_0,\gen[0].booth_enc_i_n_2 }),
        .Q(mux_out_12),
        .\SP_reg[15] (mux_out_24),
        .\SP_reg[18] (mux_out_36),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[11]_0 ({\BLOCCO1/sp_int_17 ,\gen2[1].MUX_i_n_1 ,\BLOCCO1/SP2_out ,\BLOCCO1/SP4_out ,\BLOCCO1/SP6_out ,\BLOCCO1/SP8_out ,\BLOCCO1/SP10_out ,\BLOCCO1/SP12_out ,\BLOCCO1/SP14_out ,\BLOCCO1/SP16_out ,\BLOCCO1/SP18_out ,\BLOCCO1/SP20_out ,\BLOCCO1/SP22_out ,\BLOCCO1/SP24_out }),
        .rst_IBUF(rst_IBUF));
  MUX_370 \gen2[2].MUX_i 
       (.D(\BLOCCO1/vr_int ),
        .Q(mux_out_24),
        .\VR_reg[6] (mux_out_12[3:2]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[11]_0 ({p_p_2,\gen[1].booth_enc_i_n_2 }),
        .rst_IBUF(rst_IBUF));
  MUX_371 \gen2[3].MUX_i 
       (.D({p_p_4,\gen[2].booth_enc_i_n_1 }),
        .Q(mux_out_36),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  booth_372 \gen[0].booth_enc_i 
       (.D({p_p_0[11],\gen[0].booth_enc_i_n_2 }),
        .Q({\gen[0].booth_enc_i_n_3 ,\gen[0].booth_enc_i_n_4 ,\gen[0].booth_enc_i_n_5 }),
        .b0_p(b0_p_1),
        .b0_p_0(b0_p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .da(da),
        .ma(ma),
        .rst_IBUF(rst_IBUF),
        .wc_IBUF(wc_IBUF[3:2]));
  booth_373 \gen[1].booth_enc_i 
       (.Q({\gen[1].booth_enc_i_n_3 ,\gen[1].booth_enc_i_n_4 ,\gen[1].booth_enc_i_n_5 }),
        .b0_p(b0_p_3),
        .b0_p_0(b0_p_1),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .da(da),
        .\enc_reg[2]_0 ({p_p_2[11],\gen[1].booth_enc_i_n_2 }),
        .ma(ma),
        .rst_IBUF(rst_IBUF),
        .wc_IBUF(wc_IBUF[5:4]));
  booth_374 \gen[2].booth_enc_i 
       (.D({p_p_4[11],\gen[2].booth_enc_i_n_1 }),
        .Q({\gen[2].booth_enc_i_n_2 ,\gen[2].booth_enc_i_n_3 ,\gen[2].booth_enc_i_n_4 }),
        .b0_p(b0_p_3),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .da(da),
        .ma(ma),
        .rst_IBUF(rst_IBUF),
        .wc_IBUF(wc_IBUF[7:6]));
  Partial_products_375 pp
       (.D(p_p[10:1]),
        .Q(Q),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\da_reg[1]_0 (da),
        .\ma_reg[11]_0 (ma),
        .\ma_reg[11]_1 (\ma_reg[11] ),
        .\ma_reg[1]_0 (\ma_reg[1] ),
        .\mda_reg[10]_0 (p_p_0[10:1]),
        .\mda_reg[10]_1 (p_p_2[10:1]),
        .\mda_reg[10]_2 (p_p_4[10:1]),
        .\mda_reg[10]_3 (\mda_reg[10] ),
        .\mda_reg[3]_0 (\mda_reg[3] ),
        .\mda_reg[4]_0 (\mda_reg[4] ),
        .\mda_reg[5]_0 (\mda_reg[5] ),
        .\mda_reg[6]_0 (\mda_reg[6] ),
        .\mda_reg[7]_0 (\mda_reg[7] ),
        .\mda_reg[8]_0 (\mda_reg[8] ),
        .\mda_reg[9]_0 (\mda_reg[9] ),
        .\p_reg[1] (enc),
        .\p_reg[1]_0 ({\gen[0].booth_enc_i_n_3 ,\gen[0].booth_enc_i_n_4 ,\gen[0].booth_enc_i_n_5 }),
        .\p_reg[1]_1 ({\gen[1].booth_enc_i_n_3 ,\gen[1].booth_enc_i_n_4 ,\gen[1].booth_enc_i_n_5 }),
        .\p_reg[1]_2 ({\gen[2].booth_enc_i_n_2 ,\gen[2].booth_enc_i_n_3 ,\gen[2].booth_enc_i_n_4 }),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "TOP_MULTI" *) 
module TOP_MULTI_257
   (D,
    Q,
    w_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \ma_reg[1] ,
    \mda_reg[3] ,
    \exa_reg[1] ,
    \da_reg[3] ,
    \mda_reg[4] ,
    \da_reg[4] ,
    \da_reg[1] ,
    \mda_reg[5] ,
    \da_reg[5] ,
    \mda_reg[6] ,
    \da_reg[6] ,
    \mda_reg[7] ,
    \da_reg[7] ,
    \mda_reg[8] ,
    \da_reg[8] ,
    \ma_reg[11] ,
    \SP_reg[18] ,
    \SP_reg[18]_0 );
  output [17:0]D;
  output [17:0]Q;
  input [7:0]w_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \ma_reg[1] ;
  input \mda_reg[3] ;
  input \exa_reg[1] ;
  input \da_reg[3] ;
  input \mda_reg[4] ;
  input \da_reg[4] ;
  input \da_reg[1] ;
  input \mda_reg[5] ;
  input \da_reg[5] ;
  input \mda_reg[6] ;
  input \da_reg[6] ;
  input \mda_reg[7] ;
  input \da_reg[7] ;
  input \mda_reg[8] ;
  input \da_reg[8] ;
  input \ma_reg[11] ;
  input [17:0]\SP_reg[18] ;
  input [17:0]\SP_reg[18]_0 ;

  wire \BLOCCO1/SP10_out ;
  wire \BLOCCO1/SP12_out ;
  wire \BLOCCO1/SP14_out ;
  wire \BLOCCO1/SP16_out ;
  wire \BLOCCO1/SP18_out ;
  wire \BLOCCO1/SP20_out ;
  wire \BLOCCO1/SP22_out ;
  wire \BLOCCO1/SP24_out ;
  wire \BLOCCO1/SP4_out ;
  wire \BLOCCO1/SP6_out ;
  wire \BLOCCO1/SP8_out ;
  wire \BLOCCO1/sp_int_17 ;
  wire [18:5]\BLOCCO1/vr_int ;
  wire [17:0]D;
  wire [17:0]Q;
  wire [17:0]\SP_reg[18] ;
  wire [17:0]\SP_reg[18]_0 ;
  wire b0_p;
  wire b0_p_1;
  wire b0_p_3;
  wire booth_enc_0_n_2;
  wire booth_enc_0_n_3;
  wire booth_enc_0_n_4;
  wire booth_enc_0_n_5;
  wire clk_IBUF_BUFG;
  wire \da_reg[1] ;
  wire \da_reg[3] ;
  wire \da_reg[4] ;
  wire \da_reg[5] ;
  wire \da_reg[6] ;
  wire \da_reg[7] ;
  wire \da_reg[8] ;
  wire \exa_reg[1] ;
  wire \gen2[0].MUX_i_n_0 ;
  wire \gen2[0].MUX_i_n_1 ;
  wire \gen2[0].MUX_i_n_2 ;
  wire \gen2[0].MUX_i_n_3 ;
  wire \gen2[0].MUX_i_n_4 ;
  wire \gen2[0].MUX_i_n_5 ;
  wire \gen2[0].MUX_i_n_6 ;
  wire \gen2[0].MUX_i_n_7 ;
  wire \gen2[0].MUX_i_n_8 ;
  wire \gen2[0].MUX_i_n_9 ;
  wire \gen[0].booth_enc_i_n_2 ;
  wire \gen[0].booth_enc_i_n_3 ;
  wire \gen[0].booth_enc_i_n_4 ;
  wire \gen[0].booth_enc_i_n_5 ;
  wire \gen[1].booth_enc_i_n_2 ;
  wire \gen[1].booth_enc_i_n_3 ;
  wire \gen[1].booth_enc_i_n_4 ;
  wire \gen[1].booth_enc_i_n_5 ;
  wire \gen[2].booth_enc_i_n_1 ;
  wire \gen[2].booth_enc_i_n_2 ;
  wire \gen[2].booth_enc_i_n_3 ;
  wire \gen[2].booth_enc_i_n_4 ;
  wire \ma_reg[11] ;
  wire \ma_reg[1] ;
  wire \mda_reg[3] ;
  wire \mda_reg[4] ;
  wire \mda_reg[5] ;
  wire \mda_reg[6] ;
  wire \mda_reg[7] ;
  wire \mda_reg[8] ;
  wire [11:0]mux_out_12;
  wire [11:0]mux_out_24;
  wire [11:0]mux_out_36;
  wire [11:1]p_p;
  wire [11:1]p_p_0;
  wire [11:1]p_p_2;
  wire [11:1]p_p_4;
  wire pp_n_0;
  wire pp_n_1;
  wire rst_IBUF;
  wire [7:0]w_IBUF;

  CARRY_SAVE_327 ADDER_TREE
       (.D({\BLOCCO1/vr_int [18],\BLOCCO1/vr_int [6:5]}),
        .Q({mux_out_12[11],mux_out_12[8:4],mux_out_12[1:0]}),
        .\SP_reg[18] (\SP_reg[18] ),
        .\SP_reg[18]_0 (\SP_reg[18]_0 ),
        .\SP_reg[18]_1 ({\BLOCCO1/sp_int_17 ,\BLOCCO1/SP4_out ,\BLOCCO1/SP6_out ,\BLOCCO1/SP8_out ,\BLOCCO1/SP10_out ,\BLOCCO1/SP12_out ,\BLOCCO1/SP14_out ,\BLOCCO1/SP16_out ,\BLOCCO1/SP18_out ,\BLOCCO1/SP20_out ,\BLOCCO1/SP22_out ,\BLOCCO1/SP24_out }),
        .\Sum_reg[17] (D),
        .\Sum_reg[17]_0 (Q),
        .\VR_reg[15] ({mux_out_24[11],mux_out_24[8:2]}),
        .\VR_reg[15]_0 (mux_out_36[8:0]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[18] ({\gen2[0].MUX_i_n_0 ,\gen2[0].MUX_i_n_1 ,\gen2[0].MUX_i_n_2 ,\gen2[0].MUX_i_n_3 ,\gen2[0].MUX_i_n_4 ,\gen2[0].MUX_i_n_5 ,\gen2[0].MUX_i_n_6 ,\gen2[0].MUX_i_n_7 ,\gen2[0].MUX_i_n_8 ,\gen2[0].MUX_i_n_9 }),
        .rst_IBUF(rst_IBUF));
  booth_328 booth_enc_0
       (.D({p_p[11],booth_enc_0_n_2}),
        .Q({booth_enc_0_n_3,booth_enc_0_n_4,booth_enc_0_n_5}),
        .b0_p(b0_p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[0] (pp_n_0),
        .\p_reg[11] (pp_n_1),
        .rst_IBUF(rst_IBUF),
        .w_IBUF(w_IBUF[1:0]));
  MUX_329 \gen2[0].MUX_i 
       (.D({p_p[11],p_p[8:1],booth_enc_0_n_2}),
        .Q({\gen2[0].MUX_i_n_0 ,\gen2[0].MUX_i_n_1 ,\gen2[0].MUX_i_n_2 ,\gen2[0].MUX_i_n_3 ,\gen2[0].MUX_i_n_4 ,\gen2[0].MUX_i_n_5 ,\gen2[0].MUX_i_n_6 ,\gen2[0].MUX_i_n_7 ,\gen2[0].MUX_i_n_8 ,\gen2[0].MUX_i_n_9 }),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  MUX_330 \gen2[1].MUX_i 
       (.D(\BLOCCO1/vr_int [18]),
        .Q({mux_out_12[11],mux_out_12[8:0]}),
        .\VR_reg[18] ({mux_out_36[11],mux_out_36[8:0]}),
        .\VR_reg[18]_0 ({mux_out_24[11],mux_out_24[8:0]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[11]_0 ({\BLOCCO1/sp_int_17 ,\BLOCCO1/SP4_out ,\BLOCCO1/SP6_out ,\BLOCCO1/SP8_out ,\BLOCCO1/SP10_out ,\BLOCCO1/SP12_out ,\BLOCCO1/SP14_out ,\BLOCCO1/SP16_out ,\BLOCCO1/SP18_out ,\BLOCCO1/SP20_out ,\BLOCCO1/SP22_out ,\BLOCCO1/SP24_out }),
        .\p_reg[11]_1 ({p_p_0[11],p_p_0[8:1],\gen[0].booth_enc_i_n_2 }),
        .rst_IBUF(rst_IBUF));
  MUX_331 \gen2[2].MUX_i 
       (.D(\BLOCCO1/vr_int [6:5]),
        .Q({mux_out_24[11],mux_out_24[8:0]}),
        .\VR_reg[6] (mux_out_12[3:2]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[11]_0 ({p_p_2[11],p_p_2[8:1],\gen[1].booth_enc_i_n_2 }),
        .rst_IBUF(rst_IBUF));
  MUX_332 \gen2[3].MUX_i 
       (.D({p_p_4[11],p_p_4[8:1],\gen[2].booth_enc_i_n_1 }),
        .Q({mux_out_36[11],mux_out_36[8:0]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  booth_333 \gen[0].booth_enc_i 
       (.Q({\gen[0].booth_enc_i_n_3 ,\gen[0].booth_enc_i_n_4 ,\gen[0].booth_enc_i_n_5 }),
        .b0_p(b0_p_1),
        .b0_p_0(b0_p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\enc_reg[2]_0 ({p_p_0[11],\gen[0].booth_enc_i_n_2 }),
        .\p_reg[0] (pp_n_0),
        .\p_reg[11] (pp_n_1),
        .rst_IBUF(rst_IBUF),
        .w_IBUF(w_IBUF[3:2]));
  booth_334 \gen[1].booth_enc_i 
       (.Q({\gen[1].booth_enc_i_n_3 ,\gen[1].booth_enc_i_n_4 ,\gen[1].booth_enc_i_n_5 }),
        .b0_p(b0_p_3),
        .b0_p_0(b0_p_1),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\enc_reg[2]_0 ({p_p_2[11],\gen[1].booth_enc_i_n_2 }),
        .\p_reg[0] (pp_n_0),
        .\p_reg[11] (pp_n_1),
        .rst_IBUF(rst_IBUF),
        .w_IBUF(w_IBUF[5:4]));
  booth_335 \gen[2].booth_enc_i 
       (.D({p_p_4[11],\gen[2].booth_enc_i_n_1 }),
        .Q({\gen[2].booth_enc_i_n_2 ,\gen[2].booth_enc_i_n_3 ,\gen[2].booth_enc_i_n_4 }),
        .b0_p(b0_p_3),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[0] (pp_n_0),
        .\p_reg[11] (pp_n_1),
        .rst_IBUF(rst_IBUF),
        .w_IBUF(w_IBUF[7:6]));
  Partial_products_336 pp
       (.D(p_p[8:1]),
        .Q({booth_enc_0_n_3,booth_enc_0_n_4,booth_enc_0_n_5}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\da_reg[1]_0 (pp_n_0),
        .\da_reg[1]_1 (\da_reg[1] ),
        .\da_reg[3]_0 (\da_reg[3] ),
        .\da_reg[4]_0 (\da_reg[4] ),
        .\da_reg[5]_0 (\da_reg[5] ),
        .\da_reg[6]_0 (\da_reg[6] ),
        .\da_reg[7]_0 (\da_reg[7] ),
        .\da_reg[8]_0 (\da_reg[8] ),
        .\exa_reg[1]_0 (\exa_reg[1] ),
        .\ma_reg[11]_0 (pp_n_1),
        .\ma_reg[11]_1 (\ma_reg[11] ),
        .\ma_reg[1]_0 (\ma_reg[1] ),
        .\mda_reg[3]_0 (\mda_reg[3] ),
        .\mda_reg[4]_0 (\mda_reg[4] ),
        .\mda_reg[5]_0 (\mda_reg[5] ),
        .\mda_reg[6]_0 (\mda_reg[6] ),
        .\mda_reg[7]_0 (\mda_reg[7] ),
        .\mda_reg[8]_0 (p_p_0[8:1]),
        .\mda_reg[8]_1 (p_p_2[8:1]),
        .\mda_reg[8]_2 (p_p_4[8:1]),
        .\mda_reg[8]_3 (\mda_reg[8] ),
        .\p_reg[1] ({\gen[0].booth_enc_i_n_3 ,\gen[0].booth_enc_i_n_4 ,\gen[0].booth_enc_i_n_5 }),
        .\p_reg[1]_0 ({\gen[1].booth_enc_i_n_3 ,\gen[1].booth_enc_i_n_4 ,\gen[1].booth_enc_i_n_5 }),
        .\p_reg[1]_1 ({\gen[2].booth_enc_i_n_2 ,\gen[2].booth_enc_i_n_3 ,\gen[2].booth_enc_i_n_4 }),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "TOP_MULTI" *) 
module TOP_MULTI_258
   (\Sum_reg[17] ,
    wl_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \ma_reg[1] ,
    \mda_reg[3] ,
    Q,
    \mda_reg[4] ,
    \mda_reg[5] ,
    \mda_reg[6] ,
    \mda_reg[7] ,
    \mda_reg[8] ,
    \mda_reg[9] ,
    \mda_reg[10] ,
    \ma_reg[11] );
  output [17:0]\Sum_reg[17] ;
  input [7:0]wl_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \ma_reg[1] ;
  input \mda_reg[3] ;
  input [9:0]Q;
  input \mda_reg[4] ;
  input \mda_reg[5] ;
  input \mda_reg[6] ;
  input \mda_reg[7] ;
  input \mda_reg[8] ;
  input \mda_reg[9] ;
  input \mda_reg[10] ;
  input \ma_reg[11] ;

  wire \BLOCCO1/SP10_out ;
  wire \BLOCCO1/SP12_out ;
  wire \BLOCCO1/SP14_out ;
  wire \BLOCCO1/SP16_out ;
  wire \BLOCCO1/SP18_out ;
  wire \BLOCCO1/SP20_out ;
  wire \BLOCCO1/SP22_out ;
  wire \BLOCCO1/SP24_out ;
  wire \BLOCCO1/SP2_out ;
  wire \BLOCCO1/SP4_out ;
  wire \BLOCCO1/SP6_out ;
  wire \BLOCCO1/SP8_out ;
  wire \BLOCCO1/sp_int_17 ;
  wire [6:5]\BLOCCO1/vr_int ;
  wire [9:0]Q;
  wire [17:0]\Sum_reg[17] ;
  wire b0_p;
  wire b0_p_1;
  wire b0_p_3;
  wire booth_enc_0_n_2;
  wire booth_enc_0_n_3;
  wire booth_enc_0_n_4;
  wire booth_enc_0_n_5;
  wire clk_IBUF_BUFG;
  wire \gen2[0].MUX_i_n_0 ;
  wire \gen2[0].MUX_i_n_1 ;
  wire \gen2[0].MUX_i_n_10 ;
  wire \gen2[0].MUX_i_n_11 ;
  wire \gen2[0].MUX_i_n_2 ;
  wire \gen2[0].MUX_i_n_3 ;
  wire \gen2[0].MUX_i_n_4 ;
  wire \gen2[0].MUX_i_n_5 ;
  wire \gen2[0].MUX_i_n_6 ;
  wire \gen2[0].MUX_i_n_7 ;
  wire \gen2[0].MUX_i_n_8 ;
  wire \gen2[0].MUX_i_n_9 ;
  wire \gen2[1].MUX_i_n_1 ;
  wire \gen[0].booth_enc_i_n_2 ;
  wire \gen[0].booth_enc_i_n_3 ;
  wire \gen[0].booth_enc_i_n_4 ;
  wire \gen[0].booth_enc_i_n_5 ;
  wire \gen[1].booth_enc_i_n_2 ;
  wire \gen[1].booth_enc_i_n_3 ;
  wire \gen[1].booth_enc_i_n_4 ;
  wire \gen[1].booth_enc_i_n_5 ;
  wire \gen[2].booth_enc_i_n_1 ;
  wire \gen[2].booth_enc_i_n_2 ;
  wire \gen[2].booth_enc_i_n_3 ;
  wire \gen[2].booth_enc_i_n_4 ;
  wire \ma_reg[11] ;
  wire \ma_reg[1] ;
  wire \mda_reg[10] ;
  wire \mda_reg[3] ;
  wire \mda_reg[4] ;
  wire \mda_reg[5] ;
  wire \mda_reg[6] ;
  wire \mda_reg[7] ;
  wire \mda_reg[8] ;
  wire \mda_reg[9] ;
  wire [11:0]mux_out_12;
  wire [11:0]mux_out_24;
  wire [11:0]mux_out_36;
  wire [11:1]p_p;
  wire [11:1]p_p_0;
  wire [11:1]p_p_2;
  wire [11:1]p_p_4;
  wire pp_n_0;
  wire pp_n_1;
  wire rst_IBUF;
  wire [7:0]wl_IBUF;

  CARRY_SAVE_282 ADDER_TREE
       (.D(\BLOCCO1/vr_int ),
        .Q({mux_out_12[11:4],mux_out_12[1:0]}),
        .\SP_reg[18] ({\BLOCCO1/sp_int_17 ,\gen2[1].MUX_i_n_1 ,\BLOCCO1/SP2_out ,\BLOCCO1/SP4_out ,\BLOCCO1/SP6_out ,\BLOCCO1/SP8_out ,\BLOCCO1/SP10_out ,\BLOCCO1/SP12_out ,\BLOCCO1/SP14_out ,\BLOCCO1/SP16_out ,\BLOCCO1/SP18_out ,\BLOCCO1/SP20_out ,\BLOCCO1/SP22_out ,\BLOCCO1/SP24_out }),
        .\Sum_reg[17] (\Sum_reg[17] ),
        .\VR_reg[18] (mux_out_24[11:2]),
        .\VR_reg[18]_0 (mux_out_36),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[18] ({\gen2[0].MUX_i_n_0 ,\gen2[0].MUX_i_n_1 ,\gen2[0].MUX_i_n_2 ,\gen2[0].MUX_i_n_3 ,\gen2[0].MUX_i_n_4 ,\gen2[0].MUX_i_n_5 ,\gen2[0].MUX_i_n_6 ,\gen2[0].MUX_i_n_7 ,\gen2[0].MUX_i_n_8 ,\gen2[0].MUX_i_n_9 ,\gen2[0].MUX_i_n_10 ,\gen2[0].MUX_i_n_11 }),
        .rst_IBUF(rst_IBUF));
  booth_283 booth_enc_0
       (.D({p_p[11],booth_enc_0_n_2}),
        .Q({booth_enc_0_n_3,booth_enc_0_n_4,booth_enc_0_n_5}),
        .b0_p(b0_p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[0] (pp_n_0),
        .\p_reg[11] (pp_n_1),
        .rst_IBUF(rst_IBUF),
        .wl_IBUF(wl_IBUF[1:0]));
  MUX_284 \gen2[0].MUX_i 
       (.D({p_p,booth_enc_0_n_2}),
        .Q({\gen2[0].MUX_i_n_0 ,\gen2[0].MUX_i_n_1 ,\gen2[0].MUX_i_n_2 ,\gen2[0].MUX_i_n_3 ,\gen2[0].MUX_i_n_4 ,\gen2[0].MUX_i_n_5 ,\gen2[0].MUX_i_n_6 ,\gen2[0].MUX_i_n_7 ,\gen2[0].MUX_i_n_8 ,\gen2[0].MUX_i_n_9 ,\gen2[0].MUX_i_n_10 ,\gen2[0].MUX_i_n_11 }),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  MUX_285 \gen2[1].MUX_i 
       (.D({p_p_0,\gen[0].booth_enc_i_n_2 }),
        .Q(mux_out_12),
        .\SP_reg[15] (mux_out_24),
        .\SP_reg[18] (mux_out_36),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[11]_0 ({\BLOCCO1/sp_int_17 ,\gen2[1].MUX_i_n_1 ,\BLOCCO1/SP2_out ,\BLOCCO1/SP4_out ,\BLOCCO1/SP6_out ,\BLOCCO1/SP8_out ,\BLOCCO1/SP10_out ,\BLOCCO1/SP12_out ,\BLOCCO1/SP14_out ,\BLOCCO1/SP16_out ,\BLOCCO1/SP18_out ,\BLOCCO1/SP20_out ,\BLOCCO1/SP22_out ,\BLOCCO1/SP24_out }),
        .rst_IBUF(rst_IBUF));
  MUX_286 \gen2[2].MUX_i 
       (.D(\BLOCCO1/vr_int ),
        .Q(mux_out_24),
        .\VR_reg[6] (mux_out_12[3:2]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[11]_0 ({p_p_2,\gen[1].booth_enc_i_n_2 }),
        .rst_IBUF(rst_IBUF));
  MUX_287 \gen2[3].MUX_i 
       (.D({p_p_4,\gen[2].booth_enc_i_n_1 }),
        .Q(mux_out_36),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  booth_288 \gen[0].booth_enc_i 
       (.D({p_p_0[11],\gen[0].booth_enc_i_n_2 }),
        .Q({\gen[0].booth_enc_i_n_3 ,\gen[0].booth_enc_i_n_4 ,\gen[0].booth_enc_i_n_5 }),
        .b0_p(b0_p_1),
        .b0_p_0(b0_p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[0] (pp_n_0),
        .\p_reg[11] (pp_n_1),
        .rst_IBUF(rst_IBUF),
        .wl_IBUF(wl_IBUF[3:2]));
  booth_289 \gen[1].booth_enc_i 
       (.Q({\gen[1].booth_enc_i_n_3 ,\gen[1].booth_enc_i_n_4 ,\gen[1].booth_enc_i_n_5 }),
        .b0_p(b0_p_3),
        .b0_p_0(b0_p_1),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\enc_reg[2]_0 ({p_p_2[11],\gen[1].booth_enc_i_n_2 }),
        .\p_reg[0] (pp_n_0),
        .\p_reg[11] (pp_n_1),
        .rst_IBUF(rst_IBUF),
        .wl_IBUF(wl_IBUF[5:4]));
  booth_290 \gen[2].booth_enc_i 
       (.D({p_p_4[11],\gen[2].booth_enc_i_n_1 }),
        .Q({\gen[2].booth_enc_i_n_2 ,\gen[2].booth_enc_i_n_3 ,\gen[2].booth_enc_i_n_4 }),
        .b0_p(b0_p_3),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[0] (pp_n_0),
        .\p_reg[11] (pp_n_1),
        .rst_IBUF(rst_IBUF),
        .wl_IBUF(wl_IBUF[7:6]));
  Partial_products_291 pp
       (.D(p_p[10:1]),
        .Q(Q),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\da_reg[1]_0 (pp_n_0),
        .\ma_reg[11]_0 (pp_n_1),
        .\ma_reg[11]_1 (\ma_reg[11] ),
        .\ma_reg[1]_0 (\ma_reg[1] ),
        .\mda_reg[10]_0 (p_p_0[10:1]),
        .\mda_reg[10]_1 (p_p_2[10:1]),
        .\mda_reg[10]_2 (p_p_4[10:1]),
        .\mda_reg[10]_3 (\mda_reg[10] ),
        .\mda_reg[3]_0 (\mda_reg[3] ),
        .\mda_reg[4]_0 (\mda_reg[4] ),
        .\mda_reg[5]_0 (\mda_reg[5] ),
        .\mda_reg[6]_0 (\mda_reg[6] ),
        .\mda_reg[7]_0 (\mda_reg[7] ),
        .\mda_reg[8]_0 (\mda_reg[8] ),
        .\mda_reg[9]_0 (\mda_reg[9] ),
        .\p_reg[1] ({booth_enc_0_n_3,booth_enc_0_n_4,booth_enc_0_n_5}),
        .\p_reg[1]_0 ({\gen[0].booth_enc_i_n_3 ,\gen[0].booth_enc_i_n_4 ,\gen[0].booth_enc_i_n_5 }),
        .\p_reg[1]_1 ({\gen[1].booth_enc_i_n_3 ,\gen[1].booth_enc_i_n_4 ,\gen[1].booth_enc_i_n_5 }),
        .\p_reg[1]_2 ({\gen[2].booth_enc_i_n_2 ,\gen[2].booth_enc_i_n_3 ,\gen[2].booth_enc_i_n_4 }),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "TOP_MULTI" *) 
module TOP_MULTI_443
   (\Sum_reg[17] ,
    wc_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \ma_reg[1] ,
    \mda_reg[3] ,
    Q,
    \mda_reg[4] ,
    \mda_reg[5] ,
    \mda_reg[6] ,
    \mda_reg[7] ,
    \mda_reg[8] ,
    \mda_reg[9] ,
    \mda_reg[10] ,
    \ma_reg[11] );
  output [17:0]\Sum_reg[17] ;
  input [7:0]wc_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \ma_reg[1] ;
  input \mda_reg[3] ;
  input [9:0]Q;
  input \mda_reg[4] ;
  input \mda_reg[5] ;
  input \mda_reg[6] ;
  input \mda_reg[7] ;
  input \mda_reg[8] ;
  input \mda_reg[9] ;
  input \mda_reg[10] ;
  input \ma_reg[11] ;

  wire \BLOCCO1/SP10_out ;
  wire \BLOCCO1/SP12_out ;
  wire \BLOCCO1/SP14_out ;
  wire \BLOCCO1/SP16_out ;
  wire \BLOCCO1/SP18_out ;
  wire \BLOCCO1/SP20_out ;
  wire \BLOCCO1/SP22_out ;
  wire \BLOCCO1/SP24_out ;
  wire \BLOCCO1/SP2_out ;
  wire \BLOCCO1/SP4_out ;
  wire \BLOCCO1/SP6_out ;
  wire \BLOCCO1/SP8_out ;
  wire \BLOCCO1/sp_int_17 ;
  wire [6:5]\BLOCCO1/vr_int ;
  wire [9:0]Q;
  wire [17:0]\Sum_reg[17] ;
  wire b0_p;
  wire b0_p_1;
  wire b0_p_3;
  wire booth_enc_0_n_2;
  wire clk_IBUF_BUFG;
  wire [1:1]da;
  wire [2:0]enc;
  wire \gen2[1].MUX_i_n_1 ;
  wire \gen[0].booth_enc_i_n_2 ;
  wire \gen[0].booth_enc_i_n_3 ;
  wire \gen[0].booth_enc_i_n_4 ;
  wire \gen[0].booth_enc_i_n_5 ;
  wire \gen[1].booth_enc_i_n_2 ;
  wire \gen[1].booth_enc_i_n_3 ;
  wire \gen[1].booth_enc_i_n_4 ;
  wire \gen[1].booth_enc_i_n_5 ;
  wire \gen[2].booth_enc_i_n_1 ;
  wire \gen[2].booth_enc_i_n_2 ;
  wire \gen[2].booth_enc_i_n_3 ;
  wire \gen[2].booth_enc_i_n_4 ;
  wire [11:11]ma;
  wire \ma_reg[11] ;
  wire \ma_reg[1] ;
  wire \mda_reg[10] ;
  wire \mda_reg[3] ;
  wire \mda_reg[4] ;
  wire \mda_reg[5] ;
  wire \mda_reg[6] ;
  wire \mda_reg[7] ;
  wire \mda_reg[8] ;
  wire \mda_reg[9] ;
  wire [11:0]mux_out_12;
  wire [11:0]mux_out_24;
  wire [11:0]mux_out_36;
  wire [11:0]p;
  wire [11:1]p_p;
  wire [11:1]p_p_0;
  wire [11:1]p_p_2;
  wire [11:1]p_p_4;
  wire rst_IBUF;
  wire [7:0]wc_IBUF;

  CARRY_SAVE_553 ADDER_TREE
       (.D(\BLOCCO1/vr_int ),
        .Q({mux_out_12[11:4],mux_out_12[1:0]}),
        .\SP_reg[18] ({\BLOCCO1/sp_int_17 ,\gen2[1].MUX_i_n_1 ,\BLOCCO1/SP2_out ,\BLOCCO1/SP4_out ,\BLOCCO1/SP6_out ,\BLOCCO1/SP8_out ,\BLOCCO1/SP10_out ,\BLOCCO1/SP12_out ,\BLOCCO1/SP14_out ,\BLOCCO1/SP16_out ,\BLOCCO1/SP18_out ,\BLOCCO1/SP20_out ,\BLOCCO1/SP22_out ,\BLOCCO1/SP24_out }),
        .\Sum_reg[17] (\Sum_reg[17] ),
        .\VR_reg[18] (mux_out_24[11:2]),
        .\VR_reg[18]_0 (mux_out_36),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[18] (p),
        .rst_IBUF(rst_IBUF));
  booth_554 booth_enc_0
       (.D({p_p[11],booth_enc_0_n_2}),
        .Q(enc),
        .b0_p(b0_p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .da(da),
        .ma(ma),
        .rst_IBUF(rst_IBUF),
        .wc_IBUF(wc_IBUF[1:0]));
  MUX_555 \gen2[0].MUX_i 
       (.D({p_p,booth_enc_0_n_2}),
        .Q(p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  MUX_556 \gen2[1].MUX_i 
       (.D({p_p_0,\gen[0].booth_enc_i_n_2 }),
        .Q(mux_out_12),
        .\SP_reg[15] (mux_out_24),
        .\SP_reg[18] (mux_out_36),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[11]_0 ({\BLOCCO1/sp_int_17 ,\gen2[1].MUX_i_n_1 ,\BLOCCO1/SP2_out ,\BLOCCO1/SP4_out ,\BLOCCO1/SP6_out ,\BLOCCO1/SP8_out ,\BLOCCO1/SP10_out ,\BLOCCO1/SP12_out ,\BLOCCO1/SP14_out ,\BLOCCO1/SP16_out ,\BLOCCO1/SP18_out ,\BLOCCO1/SP20_out ,\BLOCCO1/SP22_out ,\BLOCCO1/SP24_out }),
        .rst_IBUF(rst_IBUF));
  MUX_557 \gen2[2].MUX_i 
       (.D(\BLOCCO1/vr_int ),
        .Q(mux_out_24),
        .\VR_reg[6] (mux_out_12[3:2]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[11]_0 ({p_p_2,\gen[1].booth_enc_i_n_2 }),
        .rst_IBUF(rst_IBUF));
  MUX_558 \gen2[3].MUX_i 
       (.D({p_p_4,\gen[2].booth_enc_i_n_1 }),
        .Q(mux_out_36),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  booth_559 \gen[0].booth_enc_i 
       (.D({p_p_0[11],\gen[0].booth_enc_i_n_2 }),
        .Q({\gen[0].booth_enc_i_n_3 ,\gen[0].booth_enc_i_n_4 ,\gen[0].booth_enc_i_n_5 }),
        .b0_p(b0_p_1),
        .b0_p_0(b0_p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .da(da),
        .ma(ma),
        .rst_IBUF(rst_IBUF),
        .wc_IBUF(wc_IBUF[3:2]));
  booth_560 \gen[1].booth_enc_i 
       (.Q({\gen[1].booth_enc_i_n_3 ,\gen[1].booth_enc_i_n_4 ,\gen[1].booth_enc_i_n_5 }),
        .b0_p(b0_p_3),
        .b0_p_0(b0_p_1),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .da(da),
        .\enc_reg[2]_0 ({p_p_2[11],\gen[1].booth_enc_i_n_2 }),
        .ma(ma),
        .rst_IBUF(rst_IBUF),
        .wc_IBUF(wc_IBUF[5:4]));
  booth_561 \gen[2].booth_enc_i 
       (.D({p_p_4[11],\gen[2].booth_enc_i_n_1 }),
        .Q({\gen[2].booth_enc_i_n_2 ,\gen[2].booth_enc_i_n_3 ,\gen[2].booth_enc_i_n_4 }),
        .b0_p(b0_p_3),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .da(da),
        .ma(ma),
        .rst_IBUF(rst_IBUF),
        .wc_IBUF(wc_IBUF[7:6]));
  Partial_products_562 pp
       (.D(p_p[10:1]),
        .Q(Q),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\da_reg[1]_0 (da),
        .\ma_reg[11]_0 (ma),
        .\ma_reg[11]_1 (\ma_reg[11] ),
        .\ma_reg[1]_0 (\ma_reg[1] ),
        .\mda_reg[10]_0 (p_p_0[10:1]),
        .\mda_reg[10]_1 (p_p_2[10:1]),
        .\mda_reg[10]_2 (p_p_4[10:1]),
        .\mda_reg[10]_3 (\mda_reg[10] ),
        .\mda_reg[3]_0 (\mda_reg[3] ),
        .\mda_reg[4]_0 (\mda_reg[4] ),
        .\mda_reg[5]_0 (\mda_reg[5] ),
        .\mda_reg[6]_0 (\mda_reg[6] ),
        .\mda_reg[7]_0 (\mda_reg[7] ),
        .\mda_reg[8]_0 (\mda_reg[8] ),
        .\mda_reg[9]_0 (\mda_reg[9] ),
        .\p_reg[1] (enc),
        .\p_reg[1]_0 ({\gen[0].booth_enc_i_n_3 ,\gen[0].booth_enc_i_n_4 ,\gen[0].booth_enc_i_n_5 }),
        .\p_reg[1]_1 ({\gen[1].booth_enc_i_n_3 ,\gen[1].booth_enc_i_n_4 ,\gen[1].booth_enc_i_n_5 }),
        .\p_reg[1]_2 ({\gen[2].booth_enc_i_n_2 ,\gen[2].booth_enc_i_n_3 ,\gen[2].booth_enc_i_n_4 }),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "TOP_MULTI" *) 
module TOP_MULTI_444
   (D,
    Q,
    w_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \ma_reg[1] ,
    \mda_reg[3] ,
    \exa_reg[1] ,
    \da_reg[3] ,
    \mda_reg[4] ,
    \da_reg[4] ,
    \da_reg[1] ,
    \mda_reg[5] ,
    \da_reg[5] ,
    \mda_reg[6] ,
    \da_reg[6] ,
    \mda_reg[7] ,
    \da_reg[7] ,
    \mda_reg[8] ,
    \da_reg[8] ,
    \ma_reg[11] ,
    \SP_reg[18] ,
    \SP_reg[18]_0 );
  output [17:0]D;
  output [17:0]Q;
  input [7:0]w_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \ma_reg[1] ;
  input \mda_reg[3] ;
  input \exa_reg[1] ;
  input \da_reg[3] ;
  input \mda_reg[4] ;
  input \da_reg[4] ;
  input \da_reg[1] ;
  input \mda_reg[5] ;
  input \da_reg[5] ;
  input \mda_reg[6] ;
  input \da_reg[6] ;
  input \mda_reg[7] ;
  input \da_reg[7] ;
  input \mda_reg[8] ;
  input \da_reg[8] ;
  input \ma_reg[11] ;
  input [17:0]\SP_reg[18] ;
  input [17:0]\SP_reg[18]_0 ;

  wire \BLOCCO1/SP10_out ;
  wire \BLOCCO1/SP12_out ;
  wire \BLOCCO1/SP14_out ;
  wire \BLOCCO1/SP16_out ;
  wire \BLOCCO1/SP18_out ;
  wire \BLOCCO1/SP20_out ;
  wire \BLOCCO1/SP22_out ;
  wire \BLOCCO1/SP24_out ;
  wire \BLOCCO1/SP4_out ;
  wire \BLOCCO1/SP6_out ;
  wire \BLOCCO1/SP8_out ;
  wire \BLOCCO1/sp_int_17 ;
  wire [18:5]\BLOCCO1/vr_int ;
  wire [17:0]D;
  wire [17:0]Q;
  wire [17:0]\SP_reg[18] ;
  wire [17:0]\SP_reg[18]_0 ;
  wire b0_p;
  wire b0_p_1;
  wire b0_p_3;
  wire booth_enc_0_n_2;
  wire booth_enc_0_n_3;
  wire booth_enc_0_n_4;
  wire booth_enc_0_n_5;
  wire clk_IBUF_BUFG;
  wire \da_reg[1] ;
  wire \da_reg[3] ;
  wire \da_reg[4] ;
  wire \da_reg[5] ;
  wire \da_reg[6] ;
  wire \da_reg[7] ;
  wire \da_reg[8] ;
  wire \exa_reg[1] ;
  wire \gen2[0].MUX_i_n_0 ;
  wire \gen2[0].MUX_i_n_1 ;
  wire \gen2[0].MUX_i_n_2 ;
  wire \gen2[0].MUX_i_n_3 ;
  wire \gen2[0].MUX_i_n_4 ;
  wire \gen2[0].MUX_i_n_5 ;
  wire \gen2[0].MUX_i_n_6 ;
  wire \gen2[0].MUX_i_n_7 ;
  wire \gen2[0].MUX_i_n_8 ;
  wire \gen2[0].MUX_i_n_9 ;
  wire \gen[0].booth_enc_i_n_2 ;
  wire \gen[0].booth_enc_i_n_3 ;
  wire \gen[0].booth_enc_i_n_4 ;
  wire \gen[0].booth_enc_i_n_5 ;
  wire \gen[1].booth_enc_i_n_2 ;
  wire \gen[1].booth_enc_i_n_3 ;
  wire \gen[1].booth_enc_i_n_4 ;
  wire \gen[1].booth_enc_i_n_5 ;
  wire \gen[2].booth_enc_i_n_1 ;
  wire \gen[2].booth_enc_i_n_2 ;
  wire \gen[2].booth_enc_i_n_3 ;
  wire \gen[2].booth_enc_i_n_4 ;
  wire \ma_reg[11] ;
  wire \ma_reg[1] ;
  wire \mda_reg[3] ;
  wire \mda_reg[4] ;
  wire \mda_reg[5] ;
  wire \mda_reg[6] ;
  wire \mda_reg[7] ;
  wire \mda_reg[8] ;
  wire [11:0]mux_out_12;
  wire [11:0]mux_out_24;
  wire [11:0]mux_out_36;
  wire [11:1]p_p;
  wire [11:1]p_p_0;
  wire [11:1]p_p_2;
  wire [11:1]p_p_4;
  wire pp_n_0;
  wire pp_n_1;
  wire rst_IBUF;
  wire [7:0]w_IBUF;

  CARRY_SAVE_514 ADDER_TREE
       (.D({\BLOCCO1/vr_int [18],\BLOCCO1/vr_int [6:5]}),
        .Q({mux_out_12[11],mux_out_12[8:4],mux_out_12[1:0]}),
        .\SP_reg[18] (\SP_reg[18] ),
        .\SP_reg[18]_0 (\SP_reg[18]_0 ),
        .\SP_reg[18]_1 ({\BLOCCO1/sp_int_17 ,\BLOCCO1/SP4_out ,\BLOCCO1/SP6_out ,\BLOCCO1/SP8_out ,\BLOCCO1/SP10_out ,\BLOCCO1/SP12_out ,\BLOCCO1/SP14_out ,\BLOCCO1/SP16_out ,\BLOCCO1/SP18_out ,\BLOCCO1/SP20_out ,\BLOCCO1/SP22_out ,\BLOCCO1/SP24_out }),
        .\Sum_reg[17] (D),
        .\Sum_reg[17]_0 (Q),
        .\VR_reg[15] ({mux_out_24[11],mux_out_24[8:2]}),
        .\VR_reg[15]_0 (mux_out_36[8:0]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[18] ({\gen2[0].MUX_i_n_0 ,\gen2[0].MUX_i_n_1 ,\gen2[0].MUX_i_n_2 ,\gen2[0].MUX_i_n_3 ,\gen2[0].MUX_i_n_4 ,\gen2[0].MUX_i_n_5 ,\gen2[0].MUX_i_n_6 ,\gen2[0].MUX_i_n_7 ,\gen2[0].MUX_i_n_8 ,\gen2[0].MUX_i_n_9 }),
        .rst_IBUF(rst_IBUF));
  booth_515 booth_enc_0
       (.D({p_p[11],booth_enc_0_n_2}),
        .Q({booth_enc_0_n_3,booth_enc_0_n_4,booth_enc_0_n_5}),
        .b0_p(b0_p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[0] (pp_n_0),
        .\p_reg[11] (pp_n_1),
        .rst_IBUF(rst_IBUF),
        .w_IBUF(w_IBUF[1:0]));
  MUX_516 \gen2[0].MUX_i 
       (.D({p_p[11],p_p[8:1],booth_enc_0_n_2}),
        .Q({\gen2[0].MUX_i_n_0 ,\gen2[0].MUX_i_n_1 ,\gen2[0].MUX_i_n_2 ,\gen2[0].MUX_i_n_3 ,\gen2[0].MUX_i_n_4 ,\gen2[0].MUX_i_n_5 ,\gen2[0].MUX_i_n_6 ,\gen2[0].MUX_i_n_7 ,\gen2[0].MUX_i_n_8 ,\gen2[0].MUX_i_n_9 }),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  MUX_517 \gen2[1].MUX_i 
       (.D(\BLOCCO1/vr_int [18]),
        .Q({mux_out_12[11],mux_out_12[8:0]}),
        .\VR_reg[18] ({mux_out_36[11],mux_out_36[8:0]}),
        .\VR_reg[18]_0 ({mux_out_24[11],mux_out_24[8:0]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[11]_0 ({\BLOCCO1/sp_int_17 ,\BLOCCO1/SP4_out ,\BLOCCO1/SP6_out ,\BLOCCO1/SP8_out ,\BLOCCO1/SP10_out ,\BLOCCO1/SP12_out ,\BLOCCO1/SP14_out ,\BLOCCO1/SP16_out ,\BLOCCO1/SP18_out ,\BLOCCO1/SP20_out ,\BLOCCO1/SP22_out ,\BLOCCO1/SP24_out }),
        .\p_reg[11]_1 ({p_p_0[11],p_p_0[8:1],\gen[0].booth_enc_i_n_2 }),
        .rst_IBUF(rst_IBUF));
  MUX_518 \gen2[2].MUX_i 
       (.D(\BLOCCO1/vr_int [6:5]),
        .Q({mux_out_24[11],mux_out_24[8:0]}),
        .\VR_reg[6] (mux_out_12[3:2]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[11]_0 ({p_p_2[11],p_p_2[8:1],\gen[1].booth_enc_i_n_2 }),
        .rst_IBUF(rst_IBUF));
  MUX_519 \gen2[3].MUX_i 
       (.D({p_p_4[11],p_p_4[8:1],\gen[2].booth_enc_i_n_1 }),
        .Q({mux_out_36[11],mux_out_36[8:0]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  booth_520 \gen[0].booth_enc_i 
       (.Q({\gen[0].booth_enc_i_n_3 ,\gen[0].booth_enc_i_n_4 ,\gen[0].booth_enc_i_n_5 }),
        .b0_p(b0_p_1),
        .b0_p_0(b0_p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\enc_reg[2]_0 ({p_p_0[11],\gen[0].booth_enc_i_n_2 }),
        .\p_reg[0] (pp_n_0),
        .\p_reg[11] (pp_n_1),
        .rst_IBUF(rst_IBUF),
        .w_IBUF(w_IBUF[3:2]));
  booth_521 \gen[1].booth_enc_i 
       (.Q({\gen[1].booth_enc_i_n_3 ,\gen[1].booth_enc_i_n_4 ,\gen[1].booth_enc_i_n_5 }),
        .b0_p(b0_p_3),
        .b0_p_0(b0_p_1),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\enc_reg[2]_0 ({p_p_2[11],\gen[1].booth_enc_i_n_2 }),
        .\p_reg[0] (pp_n_0),
        .\p_reg[11] (pp_n_1),
        .rst_IBUF(rst_IBUF),
        .w_IBUF(w_IBUF[5:4]));
  booth_522 \gen[2].booth_enc_i 
       (.D({p_p_4[11],\gen[2].booth_enc_i_n_1 }),
        .Q({\gen[2].booth_enc_i_n_2 ,\gen[2].booth_enc_i_n_3 ,\gen[2].booth_enc_i_n_4 }),
        .b0_p(b0_p_3),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[0] (pp_n_0),
        .\p_reg[11] (pp_n_1),
        .rst_IBUF(rst_IBUF),
        .w_IBUF(w_IBUF[7:6]));
  Partial_products_523 pp
       (.D(p_p[8:1]),
        .Q({booth_enc_0_n_3,booth_enc_0_n_4,booth_enc_0_n_5}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\da_reg[1]_0 (pp_n_0),
        .\da_reg[1]_1 (\da_reg[1] ),
        .\da_reg[3]_0 (\da_reg[3] ),
        .\da_reg[4]_0 (\da_reg[4] ),
        .\da_reg[5]_0 (\da_reg[5] ),
        .\da_reg[6]_0 (\da_reg[6] ),
        .\da_reg[7]_0 (\da_reg[7] ),
        .\da_reg[8]_0 (\da_reg[8] ),
        .\exa_reg[1]_0 (\exa_reg[1] ),
        .\ma_reg[11]_0 (pp_n_1),
        .\ma_reg[11]_1 (\ma_reg[11] ),
        .\ma_reg[1]_0 (\ma_reg[1] ),
        .\mda_reg[3]_0 (\mda_reg[3] ),
        .\mda_reg[4]_0 (\mda_reg[4] ),
        .\mda_reg[5]_0 (\mda_reg[5] ),
        .\mda_reg[6]_0 (\mda_reg[6] ),
        .\mda_reg[7]_0 (\mda_reg[7] ),
        .\mda_reg[8]_0 (p_p_0[8:1]),
        .\mda_reg[8]_1 (p_p_2[8:1]),
        .\mda_reg[8]_2 (p_p_4[8:1]),
        .\mda_reg[8]_3 (\mda_reg[8] ),
        .\p_reg[1] ({\gen[0].booth_enc_i_n_3 ,\gen[0].booth_enc_i_n_4 ,\gen[0].booth_enc_i_n_5 }),
        .\p_reg[1]_0 ({\gen[1].booth_enc_i_n_3 ,\gen[1].booth_enc_i_n_4 ,\gen[1].booth_enc_i_n_5 }),
        .\p_reg[1]_1 ({\gen[2].booth_enc_i_n_2 ,\gen[2].booth_enc_i_n_3 ,\gen[2].booth_enc_i_n_4 }),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "TOP_MULTI" *) 
module TOP_MULTI_445
   (\Sum_reg[17] ,
    wl_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \ma_reg[1] ,
    \mda_reg[3] ,
    Q,
    \mda_reg[4] ,
    \mda_reg[5] ,
    \mda_reg[6] ,
    \mda_reg[7] ,
    \mda_reg[8] ,
    \mda_reg[9] ,
    \mda_reg[10] ,
    \ma_reg[11] );
  output [17:0]\Sum_reg[17] ;
  input [7:0]wl_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \ma_reg[1] ;
  input \mda_reg[3] ;
  input [9:0]Q;
  input \mda_reg[4] ;
  input \mda_reg[5] ;
  input \mda_reg[6] ;
  input \mda_reg[7] ;
  input \mda_reg[8] ;
  input \mda_reg[9] ;
  input \mda_reg[10] ;
  input \ma_reg[11] ;

  wire \BLOCCO1/SP10_out ;
  wire \BLOCCO1/SP12_out ;
  wire \BLOCCO1/SP14_out ;
  wire \BLOCCO1/SP16_out ;
  wire \BLOCCO1/SP18_out ;
  wire \BLOCCO1/SP20_out ;
  wire \BLOCCO1/SP22_out ;
  wire \BLOCCO1/SP24_out ;
  wire \BLOCCO1/SP2_out ;
  wire \BLOCCO1/SP4_out ;
  wire \BLOCCO1/SP6_out ;
  wire \BLOCCO1/SP8_out ;
  wire \BLOCCO1/sp_int_17 ;
  wire [6:5]\BLOCCO1/vr_int ;
  wire [9:0]Q;
  wire [17:0]\Sum_reg[17] ;
  wire b0_p;
  wire b0_p_1;
  wire b0_p_3;
  wire booth_enc_0_n_2;
  wire booth_enc_0_n_3;
  wire booth_enc_0_n_4;
  wire booth_enc_0_n_5;
  wire clk_IBUF_BUFG;
  wire \gen2[0].MUX_i_n_0 ;
  wire \gen2[0].MUX_i_n_1 ;
  wire \gen2[0].MUX_i_n_10 ;
  wire \gen2[0].MUX_i_n_11 ;
  wire \gen2[0].MUX_i_n_2 ;
  wire \gen2[0].MUX_i_n_3 ;
  wire \gen2[0].MUX_i_n_4 ;
  wire \gen2[0].MUX_i_n_5 ;
  wire \gen2[0].MUX_i_n_6 ;
  wire \gen2[0].MUX_i_n_7 ;
  wire \gen2[0].MUX_i_n_8 ;
  wire \gen2[0].MUX_i_n_9 ;
  wire \gen2[1].MUX_i_n_1 ;
  wire \gen[0].booth_enc_i_n_2 ;
  wire \gen[0].booth_enc_i_n_3 ;
  wire \gen[0].booth_enc_i_n_4 ;
  wire \gen[0].booth_enc_i_n_5 ;
  wire \gen[1].booth_enc_i_n_2 ;
  wire \gen[1].booth_enc_i_n_3 ;
  wire \gen[1].booth_enc_i_n_4 ;
  wire \gen[1].booth_enc_i_n_5 ;
  wire \gen[2].booth_enc_i_n_1 ;
  wire \gen[2].booth_enc_i_n_2 ;
  wire \gen[2].booth_enc_i_n_3 ;
  wire \gen[2].booth_enc_i_n_4 ;
  wire \ma_reg[11] ;
  wire \ma_reg[1] ;
  wire \mda_reg[10] ;
  wire \mda_reg[3] ;
  wire \mda_reg[4] ;
  wire \mda_reg[5] ;
  wire \mda_reg[6] ;
  wire \mda_reg[7] ;
  wire \mda_reg[8] ;
  wire \mda_reg[9] ;
  wire [11:0]mux_out_12;
  wire [11:0]mux_out_24;
  wire [11:0]mux_out_36;
  wire [11:1]p_p;
  wire [11:1]p_p_0;
  wire [11:1]p_p_2;
  wire [11:1]p_p_4;
  wire pp_n_0;
  wire pp_n_1;
  wire rst_IBUF;
  wire [7:0]wl_IBUF;

  CARRY_SAVE_469 ADDER_TREE
       (.D(\BLOCCO1/vr_int ),
        .Q({mux_out_12[11:4],mux_out_12[1:0]}),
        .\SP_reg[18] ({\BLOCCO1/sp_int_17 ,\gen2[1].MUX_i_n_1 ,\BLOCCO1/SP2_out ,\BLOCCO1/SP4_out ,\BLOCCO1/SP6_out ,\BLOCCO1/SP8_out ,\BLOCCO1/SP10_out ,\BLOCCO1/SP12_out ,\BLOCCO1/SP14_out ,\BLOCCO1/SP16_out ,\BLOCCO1/SP18_out ,\BLOCCO1/SP20_out ,\BLOCCO1/SP22_out ,\BLOCCO1/SP24_out }),
        .\Sum_reg[17] (\Sum_reg[17] ),
        .\VR_reg[18] (mux_out_24[11:2]),
        .\VR_reg[18]_0 (mux_out_36),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[18] ({\gen2[0].MUX_i_n_0 ,\gen2[0].MUX_i_n_1 ,\gen2[0].MUX_i_n_2 ,\gen2[0].MUX_i_n_3 ,\gen2[0].MUX_i_n_4 ,\gen2[0].MUX_i_n_5 ,\gen2[0].MUX_i_n_6 ,\gen2[0].MUX_i_n_7 ,\gen2[0].MUX_i_n_8 ,\gen2[0].MUX_i_n_9 ,\gen2[0].MUX_i_n_10 ,\gen2[0].MUX_i_n_11 }),
        .rst_IBUF(rst_IBUF));
  booth_470 booth_enc_0
       (.D({p_p[11],booth_enc_0_n_2}),
        .Q({booth_enc_0_n_3,booth_enc_0_n_4,booth_enc_0_n_5}),
        .b0_p(b0_p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[0] (pp_n_0),
        .\p_reg[11] (pp_n_1),
        .rst_IBUF(rst_IBUF),
        .wl_IBUF(wl_IBUF[1:0]));
  MUX_471 \gen2[0].MUX_i 
       (.D({p_p,booth_enc_0_n_2}),
        .Q({\gen2[0].MUX_i_n_0 ,\gen2[0].MUX_i_n_1 ,\gen2[0].MUX_i_n_2 ,\gen2[0].MUX_i_n_3 ,\gen2[0].MUX_i_n_4 ,\gen2[0].MUX_i_n_5 ,\gen2[0].MUX_i_n_6 ,\gen2[0].MUX_i_n_7 ,\gen2[0].MUX_i_n_8 ,\gen2[0].MUX_i_n_9 ,\gen2[0].MUX_i_n_10 ,\gen2[0].MUX_i_n_11 }),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  MUX_472 \gen2[1].MUX_i 
       (.D({p_p_0,\gen[0].booth_enc_i_n_2 }),
        .Q(mux_out_12),
        .\SP_reg[15] (mux_out_24),
        .\SP_reg[18] (mux_out_36),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[11]_0 ({\BLOCCO1/sp_int_17 ,\gen2[1].MUX_i_n_1 ,\BLOCCO1/SP2_out ,\BLOCCO1/SP4_out ,\BLOCCO1/SP6_out ,\BLOCCO1/SP8_out ,\BLOCCO1/SP10_out ,\BLOCCO1/SP12_out ,\BLOCCO1/SP14_out ,\BLOCCO1/SP16_out ,\BLOCCO1/SP18_out ,\BLOCCO1/SP20_out ,\BLOCCO1/SP22_out ,\BLOCCO1/SP24_out }),
        .rst_IBUF(rst_IBUF));
  MUX_473 \gen2[2].MUX_i 
       (.D(\BLOCCO1/vr_int ),
        .Q(mux_out_24),
        .\VR_reg[6] (mux_out_12[3:2]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[11]_0 ({p_p_2,\gen[1].booth_enc_i_n_2 }),
        .rst_IBUF(rst_IBUF));
  MUX_474 \gen2[3].MUX_i 
       (.D({p_p_4,\gen[2].booth_enc_i_n_1 }),
        .Q(mux_out_36),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  booth_475 \gen[0].booth_enc_i 
       (.D({p_p_0[11],\gen[0].booth_enc_i_n_2 }),
        .Q({\gen[0].booth_enc_i_n_3 ,\gen[0].booth_enc_i_n_4 ,\gen[0].booth_enc_i_n_5 }),
        .b0_p(b0_p_1),
        .b0_p_0(b0_p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[0] (pp_n_0),
        .\p_reg[11] (pp_n_1),
        .rst_IBUF(rst_IBUF),
        .wl_IBUF(wl_IBUF[3:2]));
  booth_476 \gen[1].booth_enc_i 
       (.Q({\gen[1].booth_enc_i_n_3 ,\gen[1].booth_enc_i_n_4 ,\gen[1].booth_enc_i_n_5 }),
        .b0_p(b0_p_3),
        .b0_p_0(b0_p_1),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\enc_reg[2]_0 ({p_p_2[11],\gen[1].booth_enc_i_n_2 }),
        .\p_reg[0] (pp_n_0),
        .\p_reg[11] (pp_n_1),
        .rst_IBUF(rst_IBUF),
        .wl_IBUF(wl_IBUF[5:4]));
  booth_477 \gen[2].booth_enc_i 
       (.D({p_p_4[11],\gen[2].booth_enc_i_n_1 }),
        .Q({\gen[2].booth_enc_i_n_2 ,\gen[2].booth_enc_i_n_3 ,\gen[2].booth_enc_i_n_4 }),
        .b0_p(b0_p_3),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[0] (pp_n_0),
        .\p_reg[11] (pp_n_1),
        .rst_IBUF(rst_IBUF),
        .wl_IBUF(wl_IBUF[7:6]));
  Partial_products_478 pp
       (.D(p_p[10:1]),
        .Q(Q),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\da_reg[1]_0 (pp_n_0),
        .\ma_reg[11]_0 (pp_n_1),
        .\ma_reg[11]_1 (\ma_reg[11] ),
        .\ma_reg[1]_0 (\ma_reg[1] ),
        .\mda_reg[10]_0 (p_p_0[10:1]),
        .\mda_reg[10]_1 (p_p_2[10:1]),
        .\mda_reg[10]_2 (p_p_4[10:1]),
        .\mda_reg[10]_3 (\mda_reg[10] ),
        .\mda_reg[3]_0 (\mda_reg[3] ),
        .\mda_reg[4]_0 (\mda_reg[4] ),
        .\mda_reg[5]_0 (\mda_reg[5] ),
        .\mda_reg[6]_0 (\mda_reg[6] ),
        .\mda_reg[7]_0 (\mda_reg[7] ),
        .\mda_reg[8]_0 (\mda_reg[8] ),
        .\mda_reg[9]_0 (\mda_reg[9] ),
        .\p_reg[1] ({booth_enc_0_n_3,booth_enc_0_n_4,booth_enc_0_n_5}),
        .\p_reg[1]_0 ({\gen[0].booth_enc_i_n_3 ,\gen[0].booth_enc_i_n_4 ,\gen[0].booth_enc_i_n_5 }),
        .\p_reg[1]_1 ({\gen[1].booth_enc_i_n_3 ,\gen[1].booth_enc_i_n_4 ,\gen[1].booth_enc_i_n_5 }),
        .\p_reg[1]_2 ({\gen[2].booth_enc_i_n_2 ,\gen[2].booth_enc_i_n_3 ,\gen[2].booth_enc_i_n_4 }),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "TOP_MULTI" *) 
module TOP_MULTI_7
   (D,
    Q,
    w_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \ma_reg[1] ,
    \mda_reg[3] ,
    \exa_reg[1] ,
    \da_reg[3] ,
    \mda_reg[4] ,
    \da_reg[4] ,
    \da_reg[1] ,
    \mda_reg[5] ,
    \da_reg[5] ,
    \mda_reg[6] ,
    \da_reg[6] ,
    \mda_reg[7] ,
    \da_reg[7] ,
    \mda_reg[8] ,
    \da_reg[8] ,
    \ma_reg[11] ,
    \SP_reg[18] ,
    \SP_reg[18]_0 );
  output [17:0]D;
  output [17:0]Q;
  input [7:0]w_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \ma_reg[1] ;
  input \mda_reg[3] ;
  input \exa_reg[1] ;
  input \da_reg[3] ;
  input \mda_reg[4] ;
  input \da_reg[4] ;
  input \da_reg[1] ;
  input \mda_reg[5] ;
  input \da_reg[5] ;
  input \mda_reg[6] ;
  input \da_reg[6] ;
  input \mda_reg[7] ;
  input \da_reg[7] ;
  input \mda_reg[8] ;
  input \da_reg[8] ;
  input \ma_reg[11] ;
  input [17:0]\SP_reg[18] ;
  input [17:0]\SP_reg[18]_0 ;

  wire \BLOCCO1/SP10_out ;
  wire \BLOCCO1/SP12_out ;
  wire \BLOCCO1/SP14_out ;
  wire \BLOCCO1/SP16_out ;
  wire \BLOCCO1/SP18_out ;
  wire \BLOCCO1/SP20_out ;
  wire \BLOCCO1/SP22_out ;
  wire \BLOCCO1/SP24_out ;
  wire \BLOCCO1/SP4_out ;
  wire \BLOCCO1/SP6_out ;
  wire \BLOCCO1/SP8_out ;
  wire \BLOCCO1/sp_int_17 ;
  wire [18:5]\BLOCCO1/vr_int ;
  wire [17:0]D;
  wire [17:0]Q;
  wire [17:0]\SP_reg[18] ;
  wire [17:0]\SP_reg[18]_0 ;
  wire b0_p;
  wire b0_p_1;
  wire b0_p_3;
  wire booth_enc_0_n_2;
  wire booth_enc_0_n_3;
  wire booth_enc_0_n_4;
  wire booth_enc_0_n_5;
  wire clk_IBUF_BUFG;
  wire \da_reg[1] ;
  wire \da_reg[3] ;
  wire \da_reg[4] ;
  wire \da_reg[5] ;
  wire \da_reg[6] ;
  wire \da_reg[7] ;
  wire \da_reg[8] ;
  wire \exa_reg[1] ;
  wire \gen2[0].MUX_i_n_0 ;
  wire \gen2[0].MUX_i_n_1 ;
  wire \gen2[0].MUX_i_n_2 ;
  wire \gen2[0].MUX_i_n_3 ;
  wire \gen2[0].MUX_i_n_4 ;
  wire \gen2[0].MUX_i_n_5 ;
  wire \gen2[0].MUX_i_n_6 ;
  wire \gen2[0].MUX_i_n_7 ;
  wire \gen2[0].MUX_i_n_8 ;
  wire \gen2[0].MUX_i_n_9 ;
  wire \gen[0].booth_enc_i_n_2 ;
  wire \gen[0].booth_enc_i_n_3 ;
  wire \gen[0].booth_enc_i_n_4 ;
  wire \gen[0].booth_enc_i_n_5 ;
  wire \gen[1].booth_enc_i_n_2 ;
  wire \gen[1].booth_enc_i_n_3 ;
  wire \gen[1].booth_enc_i_n_4 ;
  wire \gen[1].booth_enc_i_n_5 ;
  wire \gen[2].booth_enc_i_n_1 ;
  wire \gen[2].booth_enc_i_n_2 ;
  wire \gen[2].booth_enc_i_n_3 ;
  wire \gen[2].booth_enc_i_n_4 ;
  wire \ma_reg[11] ;
  wire \ma_reg[1] ;
  wire \mda_reg[3] ;
  wire \mda_reg[4] ;
  wire \mda_reg[5] ;
  wire \mda_reg[6] ;
  wire \mda_reg[7] ;
  wire \mda_reg[8] ;
  wire [11:0]mux_out_12;
  wire [11:0]mux_out_24;
  wire [11:0]mux_out_36;
  wire [11:1]p_p;
  wire [11:1]p_p_0;
  wire [11:1]p_p_2;
  wire [11:1]p_p_4;
  wire pp_n_0;
  wire pp_n_1;
  wire rst_IBUF;
  wire [7:0]w_IBUF;

  CARRY_SAVE_62 ADDER_TREE
       (.D({\BLOCCO1/vr_int [18],\BLOCCO1/vr_int [6:5]}),
        .Q({mux_out_12[11],mux_out_12[8:4],mux_out_12[1:0]}),
        .\SP_reg[18] (\SP_reg[18] ),
        .\SP_reg[18]_0 (\SP_reg[18]_0 ),
        .\SP_reg[18]_1 ({\BLOCCO1/sp_int_17 ,\BLOCCO1/SP4_out ,\BLOCCO1/SP6_out ,\BLOCCO1/SP8_out ,\BLOCCO1/SP10_out ,\BLOCCO1/SP12_out ,\BLOCCO1/SP14_out ,\BLOCCO1/SP16_out ,\BLOCCO1/SP18_out ,\BLOCCO1/SP20_out ,\BLOCCO1/SP22_out ,\BLOCCO1/SP24_out }),
        .\Sum_reg[17] (D),
        .\Sum_reg[17]_0 (Q),
        .\VR_reg[15] ({mux_out_24[11],mux_out_24[8:2]}),
        .\VR_reg[15]_0 (mux_out_36[8:0]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[18] ({\gen2[0].MUX_i_n_0 ,\gen2[0].MUX_i_n_1 ,\gen2[0].MUX_i_n_2 ,\gen2[0].MUX_i_n_3 ,\gen2[0].MUX_i_n_4 ,\gen2[0].MUX_i_n_5 ,\gen2[0].MUX_i_n_6 ,\gen2[0].MUX_i_n_7 ,\gen2[0].MUX_i_n_8 ,\gen2[0].MUX_i_n_9 }),
        .rst_IBUF(rst_IBUF));
  booth_63 booth_enc_0
       (.D({p_p[11],booth_enc_0_n_2}),
        .Q({booth_enc_0_n_3,booth_enc_0_n_4,booth_enc_0_n_5}),
        .b0_p(b0_p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[0] (pp_n_0),
        .\p_reg[11] (pp_n_1),
        .rst_IBUF(rst_IBUF),
        .w_IBUF(w_IBUF[1:0]));
  MUX_64 \gen2[0].MUX_i 
       (.D({p_p[11],p_p[8:1],booth_enc_0_n_2}),
        .Q({\gen2[0].MUX_i_n_0 ,\gen2[0].MUX_i_n_1 ,\gen2[0].MUX_i_n_2 ,\gen2[0].MUX_i_n_3 ,\gen2[0].MUX_i_n_4 ,\gen2[0].MUX_i_n_5 ,\gen2[0].MUX_i_n_6 ,\gen2[0].MUX_i_n_7 ,\gen2[0].MUX_i_n_8 ,\gen2[0].MUX_i_n_9 }),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  MUX_65 \gen2[1].MUX_i 
       (.D(\BLOCCO1/vr_int [18]),
        .Q({mux_out_12[11],mux_out_12[8:0]}),
        .\VR_reg[18] ({mux_out_36[11],mux_out_36[8:0]}),
        .\VR_reg[18]_0 ({mux_out_24[11],mux_out_24[8:0]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[11]_0 ({\BLOCCO1/sp_int_17 ,\BLOCCO1/SP4_out ,\BLOCCO1/SP6_out ,\BLOCCO1/SP8_out ,\BLOCCO1/SP10_out ,\BLOCCO1/SP12_out ,\BLOCCO1/SP14_out ,\BLOCCO1/SP16_out ,\BLOCCO1/SP18_out ,\BLOCCO1/SP20_out ,\BLOCCO1/SP22_out ,\BLOCCO1/SP24_out }),
        .\p_reg[11]_1 ({p_p_0[11],p_p_0[8:1],\gen[0].booth_enc_i_n_2 }),
        .rst_IBUF(rst_IBUF));
  MUX_66 \gen2[2].MUX_i 
       (.D(\BLOCCO1/vr_int [6:5]),
        .Q({mux_out_24[11],mux_out_24[8:0]}),
        .\VR_reg[6] (mux_out_12[3:2]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[11]_0 ({p_p_2[11],p_p_2[8:1],\gen[1].booth_enc_i_n_2 }),
        .rst_IBUF(rst_IBUF));
  MUX_67 \gen2[3].MUX_i 
       (.D({p_p_4[11],p_p_4[8:1],\gen[2].booth_enc_i_n_1 }),
        .Q({mux_out_36[11],mux_out_36[8:0]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  booth_68 \gen[0].booth_enc_i 
       (.Q({\gen[0].booth_enc_i_n_3 ,\gen[0].booth_enc_i_n_4 ,\gen[0].booth_enc_i_n_5 }),
        .b0_p(b0_p_1),
        .b0_p_0(b0_p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\enc_reg[2]_0 ({p_p_0[11],\gen[0].booth_enc_i_n_2 }),
        .\p_reg[0] (pp_n_0),
        .\p_reg[11] (pp_n_1),
        .rst_IBUF(rst_IBUF),
        .w_IBUF(w_IBUF[3:2]));
  booth_69 \gen[1].booth_enc_i 
       (.Q({\gen[1].booth_enc_i_n_3 ,\gen[1].booth_enc_i_n_4 ,\gen[1].booth_enc_i_n_5 }),
        .b0_p(b0_p_3),
        .b0_p_0(b0_p_1),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\enc_reg[2]_0 ({p_p_2[11],\gen[1].booth_enc_i_n_2 }),
        .\p_reg[0] (pp_n_0),
        .\p_reg[11] (pp_n_1),
        .rst_IBUF(rst_IBUF),
        .w_IBUF(w_IBUF[5:4]));
  booth_70 \gen[2].booth_enc_i 
       (.D({p_p_4[11],\gen[2].booth_enc_i_n_1 }),
        .Q({\gen[2].booth_enc_i_n_2 ,\gen[2].booth_enc_i_n_3 ,\gen[2].booth_enc_i_n_4 }),
        .b0_p(b0_p_3),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[0] (pp_n_0),
        .\p_reg[11] (pp_n_1),
        .rst_IBUF(rst_IBUF),
        .w_IBUF(w_IBUF[7:6]));
  Partial_products_71 pp
       (.D(p_p[8:1]),
        .Q({booth_enc_0_n_3,booth_enc_0_n_4,booth_enc_0_n_5}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\da_reg[1]_0 (pp_n_0),
        .\da_reg[1]_1 (\da_reg[1] ),
        .\da_reg[3]_0 (\da_reg[3] ),
        .\da_reg[4]_0 (\da_reg[4] ),
        .\da_reg[5]_0 (\da_reg[5] ),
        .\da_reg[6]_0 (\da_reg[6] ),
        .\da_reg[7]_0 (\da_reg[7] ),
        .\da_reg[8]_0 (\da_reg[8] ),
        .\exa_reg[1]_0 (\exa_reg[1] ),
        .\ma_reg[11]_0 (pp_n_1),
        .\ma_reg[11]_1 (\ma_reg[11] ),
        .\ma_reg[1]_0 (\ma_reg[1] ),
        .\mda_reg[3]_0 (\mda_reg[3] ),
        .\mda_reg[4]_0 (\mda_reg[4] ),
        .\mda_reg[5]_0 (\mda_reg[5] ),
        .\mda_reg[6]_0 (\mda_reg[6] ),
        .\mda_reg[7]_0 (\mda_reg[7] ),
        .\mda_reg[8]_0 (p_p_0[8:1]),
        .\mda_reg[8]_1 (p_p_2[8:1]),
        .\mda_reg[8]_2 (p_p_4[8:1]),
        .\mda_reg[8]_3 (\mda_reg[8] ),
        .\p_reg[1] ({\gen[0].booth_enc_i_n_3 ,\gen[0].booth_enc_i_n_4 ,\gen[0].booth_enc_i_n_5 }),
        .\p_reg[1]_0 ({\gen[1].booth_enc_i_n_3 ,\gen[1].booth_enc_i_n_4 ,\gen[1].booth_enc_i_n_5 }),
        .\p_reg[1]_1 ({\gen[2].booth_enc_i_n_2 ,\gen[2].booth_enc_i_n_3 ,\gen[2].booth_enc_i_n_4 }),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "TOP_MULTI" *) 
module TOP_MULTI_8
   (\Sum_reg[17] ,
    wl_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \ma_reg[1] ,
    \mda_reg[3] ,
    Q,
    \mda_reg[4] ,
    \mda_reg[5] ,
    \mda_reg[6] ,
    \mda_reg[7] ,
    \mda_reg[8] ,
    \mda_reg[9] ,
    \mda_reg[10] ,
    \ma_reg[11] );
  output [17:0]\Sum_reg[17] ;
  input [7:0]wl_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \ma_reg[1] ;
  input \mda_reg[3] ;
  input [9:0]Q;
  input \mda_reg[4] ;
  input \mda_reg[5] ;
  input \mda_reg[6] ;
  input \mda_reg[7] ;
  input \mda_reg[8] ;
  input \mda_reg[9] ;
  input \mda_reg[10] ;
  input \ma_reg[11] ;

  wire \BLOCCO1/SP10_out ;
  wire \BLOCCO1/SP12_out ;
  wire \BLOCCO1/SP14_out ;
  wire \BLOCCO1/SP16_out ;
  wire \BLOCCO1/SP18_out ;
  wire \BLOCCO1/SP20_out ;
  wire \BLOCCO1/SP22_out ;
  wire \BLOCCO1/SP24_out ;
  wire \BLOCCO1/SP2_out ;
  wire \BLOCCO1/SP4_out ;
  wire \BLOCCO1/SP6_out ;
  wire \BLOCCO1/SP8_out ;
  wire \BLOCCO1/sp_int_17 ;
  wire [6:5]\BLOCCO1/vr_int ;
  wire [9:0]Q;
  wire [17:0]\Sum_reg[17] ;
  wire b0_p;
  wire b0_p_1;
  wire b0_p_3;
  wire booth_enc_0_n_2;
  wire booth_enc_0_n_3;
  wire booth_enc_0_n_4;
  wire booth_enc_0_n_5;
  wire clk_IBUF_BUFG;
  wire \gen2[0].MUX_i_n_0 ;
  wire \gen2[0].MUX_i_n_1 ;
  wire \gen2[0].MUX_i_n_10 ;
  wire \gen2[0].MUX_i_n_11 ;
  wire \gen2[0].MUX_i_n_2 ;
  wire \gen2[0].MUX_i_n_3 ;
  wire \gen2[0].MUX_i_n_4 ;
  wire \gen2[0].MUX_i_n_5 ;
  wire \gen2[0].MUX_i_n_6 ;
  wire \gen2[0].MUX_i_n_7 ;
  wire \gen2[0].MUX_i_n_8 ;
  wire \gen2[0].MUX_i_n_9 ;
  wire \gen2[1].MUX_i_n_1 ;
  wire \gen[0].booth_enc_i_n_2 ;
  wire \gen[0].booth_enc_i_n_3 ;
  wire \gen[0].booth_enc_i_n_4 ;
  wire \gen[0].booth_enc_i_n_5 ;
  wire \gen[1].booth_enc_i_n_2 ;
  wire \gen[1].booth_enc_i_n_3 ;
  wire \gen[1].booth_enc_i_n_4 ;
  wire \gen[1].booth_enc_i_n_5 ;
  wire \gen[2].booth_enc_i_n_1 ;
  wire \gen[2].booth_enc_i_n_2 ;
  wire \gen[2].booth_enc_i_n_3 ;
  wire \gen[2].booth_enc_i_n_4 ;
  wire \ma_reg[11] ;
  wire \ma_reg[1] ;
  wire \mda_reg[10] ;
  wire \mda_reg[3] ;
  wire \mda_reg[4] ;
  wire \mda_reg[5] ;
  wire \mda_reg[6] ;
  wire \mda_reg[7] ;
  wire \mda_reg[8] ;
  wire \mda_reg[9] ;
  wire [11:0]mux_out_12;
  wire [11:0]mux_out_24;
  wire [11:0]mux_out_36;
  wire [11:1]p_p;
  wire [11:1]p_p_0;
  wire [11:1]p_p_2;
  wire [11:1]p_p_4;
  wire pp_n_0;
  wire pp_n_1;
  wire rst_IBUF;
  wire [7:0]wl_IBUF;

  CARRY_SAVE ADDER_TREE
       (.D(\BLOCCO1/vr_int ),
        .Q({mux_out_12[11:4],mux_out_12[1:0]}),
        .\SP_reg[18] ({\BLOCCO1/sp_int_17 ,\gen2[1].MUX_i_n_1 ,\BLOCCO1/SP2_out ,\BLOCCO1/SP4_out ,\BLOCCO1/SP6_out ,\BLOCCO1/SP8_out ,\BLOCCO1/SP10_out ,\BLOCCO1/SP12_out ,\BLOCCO1/SP14_out ,\BLOCCO1/SP16_out ,\BLOCCO1/SP18_out ,\BLOCCO1/SP20_out ,\BLOCCO1/SP22_out ,\BLOCCO1/SP24_out }),
        .\Sum_reg[17] (\Sum_reg[17] ),
        .\VR_reg[18] (mux_out_24[11:2]),
        .\VR_reg[18]_0 (mux_out_36),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[18] ({\gen2[0].MUX_i_n_0 ,\gen2[0].MUX_i_n_1 ,\gen2[0].MUX_i_n_2 ,\gen2[0].MUX_i_n_3 ,\gen2[0].MUX_i_n_4 ,\gen2[0].MUX_i_n_5 ,\gen2[0].MUX_i_n_6 ,\gen2[0].MUX_i_n_7 ,\gen2[0].MUX_i_n_8 ,\gen2[0].MUX_i_n_9 ,\gen2[0].MUX_i_n_10 ,\gen2[0].MUX_i_n_11 }),
        .rst_IBUF(rst_IBUF));
  booth booth_enc_0
       (.D({p_p[11],booth_enc_0_n_2}),
        .Q({booth_enc_0_n_3,booth_enc_0_n_4,booth_enc_0_n_5}),
        .b0_p(b0_p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[0] (pp_n_0),
        .\p_reg[11] (pp_n_1),
        .rst_IBUF(rst_IBUF),
        .wl_IBUF(wl_IBUF[1:0]));
  MUX \gen2[0].MUX_i 
       (.D({p_p,booth_enc_0_n_2}),
        .Q({\gen2[0].MUX_i_n_0 ,\gen2[0].MUX_i_n_1 ,\gen2[0].MUX_i_n_2 ,\gen2[0].MUX_i_n_3 ,\gen2[0].MUX_i_n_4 ,\gen2[0].MUX_i_n_5 ,\gen2[0].MUX_i_n_6 ,\gen2[0].MUX_i_n_7 ,\gen2[0].MUX_i_n_8 ,\gen2[0].MUX_i_n_9 ,\gen2[0].MUX_i_n_10 ,\gen2[0].MUX_i_n_11 }),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  MUX_26 \gen2[1].MUX_i 
       (.D({p_p_0,\gen[0].booth_enc_i_n_2 }),
        .Q(mux_out_12),
        .\SP_reg[15] (mux_out_24),
        .\SP_reg[18] (mux_out_36),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[11]_0 ({\BLOCCO1/sp_int_17 ,\gen2[1].MUX_i_n_1 ,\BLOCCO1/SP2_out ,\BLOCCO1/SP4_out ,\BLOCCO1/SP6_out ,\BLOCCO1/SP8_out ,\BLOCCO1/SP10_out ,\BLOCCO1/SP12_out ,\BLOCCO1/SP14_out ,\BLOCCO1/SP16_out ,\BLOCCO1/SP18_out ,\BLOCCO1/SP20_out ,\BLOCCO1/SP22_out ,\BLOCCO1/SP24_out }),
        .rst_IBUF(rst_IBUF));
  MUX_27 \gen2[2].MUX_i 
       (.D(\BLOCCO1/vr_int ),
        .Q(mux_out_24),
        .\VR_reg[6] (mux_out_12[3:2]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[11]_0 ({p_p_2,\gen[1].booth_enc_i_n_2 }),
        .rst_IBUF(rst_IBUF));
  MUX_28 \gen2[3].MUX_i 
       (.D({p_p_4,\gen[2].booth_enc_i_n_1 }),
        .Q(mux_out_36),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  booth_29 \gen[0].booth_enc_i 
       (.D({p_p_0[11],\gen[0].booth_enc_i_n_2 }),
        .Q({\gen[0].booth_enc_i_n_3 ,\gen[0].booth_enc_i_n_4 ,\gen[0].booth_enc_i_n_5 }),
        .b0_p(b0_p_1),
        .b0_p_0(b0_p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[0] (pp_n_0),
        .\p_reg[11] (pp_n_1),
        .rst_IBUF(rst_IBUF),
        .wl_IBUF(wl_IBUF[3:2]));
  booth_30 \gen[1].booth_enc_i 
       (.Q({\gen[1].booth_enc_i_n_3 ,\gen[1].booth_enc_i_n_4 ,\gen[1].booth_enc_i_n_5 }),
        .b0_p(b0_p_3),
        .b0_p_0(b0_p_1),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\enc_reg[2]_0 ({p_p_2[11],\gen[1].booth_enc_i_n_2 }),
        .\p_reg[0] (pp_n_0),
        .\p_reg[11] (pp_n_1),
        .rst_IBUF(rst_IBUF),
        .wl_IBUF(wl_IBUF[5:4]));
  booth_31 \gen[2].booth_enc_i 
       (.D({p_p_4[11],\gen[2].booth_enc_i_n_1 }),
        .Q({\gen[2].booth_enc_i_n_2 ,\gen[2].booth_enc_i_n_3 ,\gen[2].booth_enc_i_n_4 }),
        .b0_p(b0_p_3),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\p_reg[0] (pp_n_0),
        .\p_reg[11] (pp_n_1),
        .rst_IBUF(rst_IBUF),
        .wl_IBUF(wl_IBUF[7:6]));
  Partial_products pp
       (.D(p_p[10:1]),
        .Q(Q),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\da_reg[1]_0 (pp_n_0),
        .\ma_reg[11]_0 (pp_n_1),
        .\ma_reg[11]_1 (\ma_reg[11] ),
        .\ma_reg[1]_0 (\ma_reg[1] ),
        .\mda_reg[10]_0 (p_p_0[10:1]),
        .\mda_reg[10]_1 (p_p_2[10:1]),
        .\mda_reg[10]_2 (p_p_4[10:1]),
        .\mda_reg[10]_3 (\mda_reg[10] ),
        .\mda_reg[3]_0 (\mda_reg[3] ),
        .\mda_reg[4]_0 (\mda_reg[4] ),
        .\mda_reg[5]_0 (\mda_reg[5] ),
        .\mda_reg[6]_0 (\mda_reg[6] ),
        .\mda_reg[7]_0 (\mda_reg[7] ),
        .\mda_reg[8]_0 (\mda_reg[8] ),
        .\mda_reg[9]_0 (\mda_reg[9] ),
        .\p_reg[1] ({booth_enc_0_n_3,booth_enc_0_n_4,booth_enc_0_n_5}),
        .\p_reg[1]_0 ({\gen[0].booth_enc_i_n_3 ,\gen[0].booth_enc_i_n_4 ,\gen[0].booth_enc_i_n_5 }),
        .\p_reg[1]_1 ({\gen[1].booth_enc_i_n_3 ,\gen[1].booth_enc_i_n_4 ,\gen[1].booth_enc_i_n_5 }),
        .\p_reg[1]_2 ({\gen[2].booth_enc_i_n_2 ,\gen[2].booth_enc_i_n_3 ,\gen[2].booth_enc_i_n_4 }),
        .rst_IBUF(rst_IBUF));
endmodule

module TOP_PIX
   (\pix_sat_reg[7] ,
    wc_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    wl_IBUF,
    w_IBUF,
    buf_p,
    \central_pix_reg[7] ,
    D,
    \VR_reg[8] ,
    Q,
    \SP_reg[7] ,
    \VR_reg[8]_0 );
  output [7:0]\pix_sat_reg[7] ;
  input [7:0]wc_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [7:0]wl_IBUF;
  input [7:0]w_IBUF;
  input [7:0]buf_p;
  input \central_pix_reg[7] ;
  input [7:0]D;
  input [7:0]\VR_reg[8] ;
  input [15:0]Q;
  input [7:0]\SP_reg[7] ;
  input [7:0]\VR_reg[8]_0 ;

  wire \BLOCCO1/SP10_out ;
  wire \BLOCCO1/SP12_out ;
  wire \BLOCCO1/SP14_out ;
  wire \BLOCCO1/SP16_out ;
  wire \BLOCCO1/SP18_out ;
  wire \BLOCCO1/SP20_out ;
  wire \BLOCCO1/SP22_out ;
  wire \BLOCCO1/SP24_out ;
  wire \BLOCCO1/SP26_out ;
  wire \BLOCCO1/SP28_out ;
  wire \BLOCCO1/SP2_out ;
  wire \BLOCCO1/SP30_out ;
  wire \BLOCCO1/SP32_out ;
  wire \BLOCCO1/SP4_out ;
  wire \BLOCCO1/SP6_out ;
  wire \BLOCCO1/SP8_out ;
  wire \BLOCCO1/sp_int_17 ;
  wire [7:0]D;
  wire [15:0]Q;
  wire [7:0]\SP_reg[7] ;
  wire TO_PROD_W_n_1;
  wire TO_SUM_WC_n_0;
  wire TO_SUM_WC_n_1;
  wire TO_SUM_WC_n_19;
  wire TO_SUM_WC_n_2;
  wire TO_SUM_WC_n_20;
  wire TO_SUM_WC_n_21;
  wire TO_SUM_WC_n_22;
  wire TO_SUM_WC_n_23;
  wire TO_SUM_WC_n_24;
  wire TO_SUM_WC_n_25;
  wire TO_SUM_WC_n_26;
  wire TO_SUM_WC_n_27;
  wire TO_SUM_WC_n_28;
  wire TO_SUM_WC_n_29;
  wire TO_SUM_WC_n_3;
  wire TO_SUM_WC_n_30;
  wire TO_SUM_WC_n_31;
  wire TO_SUM_WC_n_32;
  wire TO_SUM_WC_n_33;
  wire TO_SUM_WC_n_34;
  wire TO_SUM_WC_n_35;
  wire TO_SUM_WC_n_4;
  wire TO_SUM_WC_n_5;
  wire TO_SUM_WC_n_6;
  wire TO_SUM_WC_n_7;
  wire TO_SUM_WC_n_8;
  wire TO_SUM_WL_n_0;
  wire TO_SUM_WL_n_1;
  wire TO_SUM_WL_n_10;
  wire TO_SUM_WL_n_11;
  wire TO_SUM_WL_n_12;
  wire TO_SUM_WL_n_13;
  wire TO_SUM_WL_n_14;
  wire TO_SUM_WL_n_15;
  wire TO_SUM_WL_n_16;
  wire TO_SUM_WL_n_17;
  wire TO_SUM_WL_n_18;
  wire TO_SUM_WL_n_19;
  wire TO_SUM_WL_n_2;
  wire TO_SUM_WL_n_3;
  wire TO_SUM_WL_n_4;
  wire TO_SUM_WL_n_5;
  wire TO_SUM_WL_n_6;
  wire TO_SUM_WL_n_7;
  wire TO_SUM_WL_n_8;
  wire TO_SUM_WL_n_9;
  wire [7:0]\VR_reg[8] ;
  wire [7:0]\VR_reg[8]_0 ;
  wire [7:0]buf_p;
  wire \central_pix_reg[7] ;
  wire clk_IBUF_BUFG;
  wire [10:1]da_p;
  wire [7:0]p_0_in;
  wire [7:0]\pix_sat_reg[7] ;
  wire rst_IBUF;
  wire [17:0]to_last_sum_0;
  wire [17:0]to_last_sum_18;
  wire [17:0]to_last_sum_36;
  wire [7:0]w_IBUF;
  wire [7:0]wc_IBUF;
  wire [7:0]wl_IBUF;

  CARRY_SAVE_3_442 LAST_ADD
       (.D({\BLOCCO1/sp_int_17 ,TO_PROD_W_n_1,\BLOCCO1/SP2_out ,\BLOCCO1/SP4_out ,\BLOCCO1/SP6_out ,\BLOCCO1/SP8_out ,\BLOCCO1/SP10_out ,\BLOCCO1/SP12_out ,\BLOCCO1/SP14_out ,\BLOCCO1/SP16_out ,\BLOCCO1/SP18_out ,\BLOCCO1/SP20_out ,\BLOCCO1/SP22_out ,\BLOCCO1/SP24_out ,\BLOCCO1/SP26_out ,\BLOCCO1/SP28_out ,\BLOCCO1/SP30_out ,\BLOCCO1/SP32_out }),
        .Q(to_last_sum_36),
        .\Sum_reg[7] (p_0_in),
        .\VR_reg[18] (to_last_sum_18),
        .\VR_reg[18]_0 (to_last_sum_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  TOP_MULTI_443 TO_MULTI_WC
       (.Q(da_p),
        .\Sum_reg[17] (to_last_sum_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\ma_reg[11] (TO_SUM_WC_n_8),
        .\ma_reg[1] (TO_SUM_WC_n_27),
        .\mda_reg[10] (TO_SUM_WC_n_19),
        .\mda_reg[3] (TO_SUM_WC_n_26),
        .\mda_reg[4] (TO_SUM_WC_n_25),
        .\mda_reg[5] (TO_SUM_WC_n_24),
        .\mda_reg[6] (TO_SUM_WC_n_23),
        .\mda_reg[7] (TO_SUM_WC_n_22),
        .\mda_reg[8] (TO_SUM_WC_n_21),
        .\mda_reg[9] (TO_SUM_WC_n_20),
        .rst_IBUF(rst_IBUF),
        .wc_IBUF(wc_IBUF));
  TOP_MULTI_444 TO_PROD_W
       (.D({\BLOCCO1/sp_int_17 ,TO_PROD_W_n_1,\BLOCCO1/SP2_out ,\BLOCCO1/SP4_out ,\BLOCCO1/SP6_out ,\BLOCCO1/SP8_out ,\BLOCCO1/SP10_out ,\BLOCCO1/SP12_out ,\BLOCCO1/SP14_out ,\BLOCCO1/SP16_out ,\BLOCCO1/SP18_out ,\BLOCCO1/SP20_out ,\BLOCCO1/SP22_out ,\BLOCCO1/SP24_out ,\BLOCCO1/SP26_out ,\BLOCCO1/SP28_out ,\BLOCCO1/SP30_out ,\BLOCCO1/SP32_out }),
        .Q(to_last_sum_36),
        .\SP_reg[18] (to_last_sum_0),
        .\SP_reg[18]_0 (to_last_sum_18),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\da_reg[1] (TO_SUM_WC_n_7),
        .\da_reg[3] (TO_SUM_WC_n_5),
        .\da_reg[4] (TO_SUM_WC_n_4),
        .\da_reg[5] (TO_SUM_WC_n_3),
        .\da_reg[6] (TO_SUM_WC_n_2),
        .\da_reg[7] (TO_SUM_WC_n_1),
        .\da_reg[8] (TO_SUM_WC_n_0),
        .\exa_reg[1] (TO_SUM_WC_n_6),
        .\ma_reg[11] (TO_SUM_WC_n_28),
        .\ma_reg[1] (TO_SUM_WC_n_35),
        .\mda_reg[3] (TO_SUM_WC_n_34),
        .\mda_reg[4] (TO_SUM_WC_n_33),
        .\mda_reg[5] (TO_SUM_WC_n_32),
        .\mda_reg[6] (TO_SUM_WC_n_31),
        .\mda_reg[7] (TO_SUM_WC_n_30),
        .\mda_reg[8] (TO_SUM_WC_n_29),
        .rst_IBUF(rst_IBUF),
        .w_IBUF(w_IBUF));
  TOP_MULTI_445 TO_PROD_WL
       (.Q({TO_SUM_WL_n_1,TO_SUM_WL_n_2,TO_SUM_WL_n_3,TO_SUM_WL_n_4,TO_SUM_WL_n_5,TO_SUM_WL_n_6,TO_SUM_WL_n_7,TO_SUM_WL_n_8,TO_SUM_WL_n_9,TO_SUM_WL_n_10}),
        .\Sum_reg[17] (to_last_sum_18),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\ma_reg[11] (TO_SUM_WL_n_0),
        .\ma_reg[1] (TO_SUM_WL_n_19),
        .\mda_reg[10] (TO_SUM_WL_n_11),
        .\mda_reg[3] (TO_SUM_WL_n_18),
        .\mda_reg[4] (TO_SUM_WL_n_17),
        .\mda_reg[5] (TO_SUM_WL_n_16),
        .\mda_reg[6] (TO_SUM_WL_n_15),
        .\mda_reg[7] (TO_SUM_WL_n_14),
        .\mda_reg[8] (TO_SUM_WL_n_13),
        .\mda_reg[9] (TO_SUM_WL_n_12),
        .rst_IBUF(rst_IBUF),
        .wl_IBUF(wl_IBUF));
  SATURATION_446 TO_SAT
       (.D(p_0_in),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\pix_sat_reg[7]_0 (\pix_sat_reg[7] ),
        .rst_IBUF(rst_IBUF));
  CARRY_SAVE4_8_447 TO_SUM_WC
       (.D(D),
        .Q(da_p),
        .\Sum_reg[0] (TO_SUM_WC_n_26),
        .\Sum_reg[0]_0 (TO_SUM_WC_n_27),
        .\Sum_reg[2] (TO_SUM_WC_n_25),
        .\Sum_reg[3] (TO_SUM_WC_n_24),
        .\Sum_reg[4] (TO_SUM_WC_n_23),
        .\Sum_reg[6] (TO_SUM_WC_n_21),
        .\Sum_reg[6]_0 (TO_SUM_WC_n_22),
        .\Sum_reg[7] (TO_SUM_WC_n_20),
        .\Sum_reg[8] (TO_SUM_WC_n_19),
        .\Sum_reg[9] (TO_SUM_WC_n_8),
        .\VR_reg[8] (\VR_reg[8] ),
        .buf_p(buf_p),
        .\central_pix_reg[0] (TO_SUM_WC_n_7),
        .\central_pix_reg[0]_0 (TO_SUM_WC_n_34),
        .\central_pix_reg[0]_1 (TO_SUM_WC_n_35),
        .\central_pix_reg[1] (TO_SUM_WC_n_6),
        .\central_pix_reg[2] (TO_SUM_WC_n_5),
        .\central_pix_reg[2]_0 (TO_SUM_WC_n_33),
        .\central_pix_reg[3] (TO_SUM_WC_n_4),
        .\central_pix_reg[3]_0 (TO_SUM_WC_n_32),
        .\central_pix_reg[4] (TO_SUM_WC_n_3),
        .\central_pix_reg[4]_0 (TO_SUM_WC_n_31),
        .\central_pix_reg[5] (TO_SUM_WC_n_2),
        .\central_pix_reg[6] (TO_SUM_WC_n_1),
        .\central_pix_reg[6]_0 (TO_SUM_WC_n_29),
        .\central_pix_reg[6]_1 (TO_SUM_WC_n_30),
        .\central_pix_reg[7] (TO_SUM_WC_n_0),
        .\central_pix_reg[7]_0 (TO_SUM_WC_n_28),
        .\central_pix_reg[7]_1 (\central_pix_reg[7] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[7] (Q[15:8]),
        .rst_IBUF(rst_IBUF));
  CARRY_SAVE4_8_448 TO_SUM_WL
       (.Q({TO_SUM_WL_n_1,TO_SUM_WL_n_2,TO_SUM_WL_n_3,TO_SUM_WL_n_4,TO_SUM_WL_n_5,TO_SUM_WL_n_6,TO_SUM_WL_n_7,TO_SUM_WL_n_8,TO_SUM_WL_n_9,TO_SUM_WL_n_10}),
        .\SP_reg[7] (\SP_reg[7] ),
        .\Sum_reg[0] (TO_SUM_WL_n_18),
        .\Sum_reg[0]_0 (TO_SUM_WL_n_19),
        .\Sum_reg[2] (TO_SUM_WL_n_17),
        .\Sum_reg[3] (TO_SUM_WL_n_16),
        .\Sum_reg[4] (TO_SUM_WL_n_15),
        .\Sum_reg[6] (TO_SUM_WL_n_13),
        .\Sum_reg[6]_0 (TO_SUM_WL_n_14),
        .\Sum_reg[7] (TO_SUM_WL_n_12),
        .\Sum_reg[8] (TO_SUM_WL_n_11),
        .\Sum_reg[9] (TO_SUM_WL_n_0),
        .\VR_reg[8] (\VR_reg[8]_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[7] (Q[7:0]),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "TOP_PIX" *) 
module TOP_PIX_4
   (Q,
    wc_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    wl_IBUF,
    w_IBUF,
    \central_pix_reg[7]_FIFO_READY_GEN_c_1 ,
    \central_pix_reg[7] ,
    D,
    \VR_reg[8] ,
    \op4_out_reg[7] ,
    \SP_reg[7] ,
    \VR_reg[8]_0 );
  output [7:0]Q;
  input [7:0]wc_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [7:0]wl_IBUF;
  input [7:0]w_IBUF;
  input [7:0]\central_pix_reg[7]_FIFO_READY_GEN_c_1 ;
  input \central_pix_reg[7] ;
  input [7:0]D;
  input [7:0]\VR_reg[8] ;
  input [15:0]\op4_out_reg[7] ;
  input [7:0]\SP_reg[7] ;
  input [7:0]\VR_reg[8]_0 ;

  wire \BLOCCO1/SP10_out ;
  wire \BLOCCO1/SP12_out ;
  wire \BLOCCO1/SP14_out ;
  wire \BLOCCO1/SP16_out ;
  wire \BLOCCO1/SP18_out ;
  wire \BLOCCO1/SP20_out ;
  wire \BLOCCO1/SP22_out ;
  wire \BLOCCO1/SP24_out ;
  wire \BLOCCO1/SP26_out ;
  wire \BLOCCO1/SP28_out ;
  wire \BLOCCO1/SP2_out ;
  wire \BLOCCO1/SP30_out ;
  wire \BLOCCO1/SP32_out ;
  wire \BLOCCO1/SP4_out ;
  wire \BLOCCO1/SP6_out ;
  wire \BLOCCO1/SP8_out ;
  wire \BLOCCO1/sp_int_17 ;
  wire [7:0]D;
  wire [7:0]Q;
  wire [7:0]\SP_reg[7] ;
  wire TO_PROD_W_n_1;
  wire TO_SUM_WC_n_0;
  wire TO_SUM_WC_n_1;
  wire TO_SUM_WC_n_19;
  wire TO_SUM_WC_n_2;
  wire TO_SUM_WC_n_20;
  wire TO_SUM_WC_n_21;
  wire TO_SUM_WC_n_22;
  wire TO_SUM_WC_n_23;
  wire TO_SUM_WC_n_24;
  wire TO_SUM_WC_n_25;
  wire TO_SUM_WC_n_26;
  wire TO_SUM_WC_n_27;
  wire TO_SUM_WC_n_28;
  wire TO_SUM_WC_n_29;
  wire TO_SUM_WC_n_3;
  wire TO_SUM_WC_n_30;
  wire TO_SUM_WC_n_31;
  wire TO_SUM_WC_n_32;
  wire TO_SUM_WC_n_33;
  wire TO_SUM_WC_n_34;
  wire TO_SUM_WC_n_35;
  wire TO_SUM_WC_n_4;
  wire TO_SUM_WC_n_5;
  wire TO_SUM_WC_n_6;
  wire TO_SUM_WC_n_7;
  wire TO_SUM_WC_n_8;
  wire TO_SUM_WL_n_0;
  wire TO_SUM_WL_n_1;
  wire TO_SUM_WL_n_10;
  wire TO_SUM_WL_n_11;
  wire TO_SUM_WL_n_12;
  wire TO_SUM_WL_n_13;
  wire TO_SUM_WL_n_14;
  wire TO_SUM_WL_n_15;
  wire TO_SUM_WL_n_16;
  wire TO_SUM_WL_n_17;
  wire TO_SUM_WL_n_18;
  wire TO_SUM_WL_n_19;
  wire TO_SUM_WL_n_2;
  wire TO_SUM_WL_n_3;
  wire TO_SUM_WL_n_4;
  wire TO_SUM_WL_n_5;
  wire TO_SUM_WL_n_6;
  wire TO_SUM_WL_n_7;
  wire TO_SUM_WL_n_8;
  wire TO_SUM_WL_n_9;
  wire [7:0]\VR_reg[8] ;
  wire [7:0]\VR_reg[8]_0 ;
  wire \central_pix_reg[7] ;
  wire [7:0]\central_pix_reg[7]_FIFO_READY_GEN_c_1 ;
  wire clk_IBUF_BUFG;
  wire [10:1]da_p;
  wire [15:0]\op4_out_reg[7] ;
  wire [7:0]p_0_in;
  wire rst_IBUF;
  wire [17:0]to_last_sum_0;
  wire [17:0]to_last_sum_18;
  wire [17:0]to_last_sum_36;
  wire [7:0]w_IBUF;
  wire [7:0]wc_IBUF;
  wire [7:0]wl_IBUF;

  CARRY_SAVE_3_255 LAST_ADD
       (.D({\BLOCCO1/sp_int_17 ,TO_PROD_W_n_1,\BLOCCO1/SP2_out ,\BLOCCO1/SP4_out ,\BLOCCO1/SP6_out ,\BLOCCO1/SP8_out ,\BLOCCO1/SP10_out ,\BLOCCO1/SP12_out ,\BLOCCO1/SP14_out ,\BLOCCO1/SP16_out ,\BLOCCO1/SP18_out ,\BLOCCO1/SP20_out ,\BLOCCO1/SP22_out ,\BLOCCO1/SP24_out ,\BLOCCO1/SP26_out ,\BLOCCO1/SP28_out ,\BLOCCO1/SP30_out ,\BLOCCO1/SP32_out }),
        .Q(to_last_sum_36),
        .\Sum_reg[7] (p_0_in),
        .\VR_reg[18] (to_last_sum_18),
        .\VR_reg[18]_0 (to_last_sum_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  TOP_MULTI_256 TO_MULTI_WC
       (.Q(da_p),
        .\Sum_reg[17] (to_last_sum_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\ma_reg[11] (TO_SUM_WC_n_8),
        .\ma_reg[1] (TO_SUM_WC_n_27),
        .\mda_reg[10] (TO_SUM_WC_n_19),
        .\mda_reg[3] (TO_SUM_WC_n_26),
        .\mda_reg[4] (TO_SUM_WC_n_25),
        .\mda_reg[5] (TO_SUM_WC_n_24),
        .\mda_reg[6] (TO_SUM_WC_n_23),
        .\mda_reg[7] (TO_SUM_WC_n_22),
        .\mda_reg[8] (TO_SUM_WC_n_21),
        .\mda_reg[9] (TO_SUM_WC_n_20),
        .rst_IBUF(rst_IBUF),
        .wc_IBUF(wc_IBUF));
  TOP_MULTI_257 TO_PROD_W
       (.D({\BLOCCO1/sp_int_17 ,TO_PROD_W_n_1,\BLOCCO1/SP2_out ,\BLOCCO1/SP4_out ,\BLOCCO1/SP6_out ,\BLOCCO1/SP8_out ,\BLOCCO1/SP10_out ,\BLOCCO1/SP12_out ,\BLOCCO1/SP14_out ,\BLOCCO1/SP16_out ,\BLOCCO1/SP18_out ,\BLOCCO1/SP20_out ,\BLOCCO1/SP22_out ,\BLOCCO1/SP24_out ,\BLOCCO1/SP26_out ,\BLOCCO1/SP28_out ,\BLOCCO1/SP30_out ,\BLOCCO1/SP32_out }),
        .Q(to_last_sum_36),
        .\SP_reg[18] (to_last_sum_0),
        .\SP_reg[18]_0 (to_last_sum_18),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\da_reg[1] (TO_SUM_WC_n_7),
        .\da_reg[3] (TO_SUM_WC_n_5),
        .\da_reg[4] (TO_SUM_WC_n_4),
        .\da_reg[5] (TO_SUM_WC_n_3),
        .\da_reg[6] (TO_SUM_WC_n_2),
        .\da_reg[7] (TO_SUM_WC_n_1),
        .\da_reg[8] (TO_SUM_WC_n_0),
        .\exa_reg[1] (TO_SUM_WC_n_6),
        .\ma_reg[11] (TO_SUM_WC_n_28),
        .\ma_reg[1] (TO_SUM_WC_n_35),
        .\mda_reg[3] (TO_SUM_WC_n_34),
        .\mda_reg[4] (TO_SUM_WC_n_33),
        .\mda_reg[5] (TO_SUM_WC_n_32),
        .\mda_reg[6] (TO_SUM_WC_n_31),
        .\mda_reg[7] (TO_SUM_WC_n_30),
        .\mda_reg[8] (TO_SUM_WC_n_29),
        .rst_IBUF(rst_IBUF),
        .w_IBUF(w_IBUF));
  TOP_MULTI_258 TO_PROD_WL
       (.Q({TO_SUM_WL_n_1,TO_SUM_WL_n_2,TO_SUM_WL_n_3,TO_SUM_WL_n_4,TO_SUM_WL_n_5,TO_SUM_WL_n_6,TO_SUM_WL_n_7,TO_SUM_WL_n_8,TO_SUM_WL_n_9,TO_SUM_WL_n_10}),
        .\Sum_reg[17] (to_last_sum_18),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\ma_reg[11] (TO_SUM_WL_n_0),
        .\ma_reg[1] (TO_SUM_WL_n_19),
        .\mda_reg[10] (TO_SUM_WL_n_11),
        .\mda_reg[3] (TO_SUM_WL_n_18),
        .\mda_reg[4] (TO_SUM_WL_n_17),
        .\mda_reg[5] (TO_SUM_WL_n_16),
        .\mda_reg[6] (TO_SUM_WL_n_15),
        .\mda_reg[7] (TO_SUM_WL_n_14),
        .\mda_reg[8] (TO_SUM_WL_n_13),
        .\mda_reg[9] (TO_SUM_WL_n_12),
        .rst_IBUF(rst_IBUF),
        .wl_IBUF(wl_IBUF));
  SATURATION_259 TO_SAT
       (.D(p_0_in),
        .Q(Q),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  CARRY_SAVE4_8_260 TO_SUM_WC
       (.D(D),
        .Q(da_p),
        .\Sum_reg[0] (TO_SUM_WC_n_26),
        .\Sum_reg[0]_0 (TO_SUM_WC_n_27),
        .\Sum_reg[2] (TO_SUM_WC_n_25),
        .\Sum_reg[3] (TO_SUM_WC_n_24),
        .\Sum_reg[4] (TO_SUM_WC_n_23),
        .\Sum_reg[6] (TO_SUM_WC_n_21),
        .\Sum_reg[6]_0 (TO_SUM_WC_n_22),
        .\Sum_reg[7] (TO_SUM_WC_n_20),
        .\Sum_reg[8] (TO_SUM_WC_n_19),
        .\Sum_reg[9] (TO_SUM_WC_n_8),
        .\VR_reg[8] (\VR_reg[8] ),
        .\central_pix_reg[0] (TO_SUM_WC_n_7),
        .\central_pix_reg[0]_0 (TO_SUM_WC_n_34),
        .\central_pix_reg[0]_1 (TO_SUM_WC_n_35),
        .\central_pix_reg[1] (TO_SUM_WC_n_6),
        .\central_pix_reg[2] (TO_SUM_WC_n_5),
        .\central_pix_reg[2]_0 (TO_SUM_WC_n_33),
        .\central_pix_reg[3] (TO_SUM_WC_n_4),
        .\central_pix_reg[3]_0 (TO_SUM_WC_n_32),
        .\central_pix_reg[4] (TO_SUM_WC_n_3),
        .\central_pix_reg[4]_0 (TO_SUM_WC_n_31),
        .\central_pix_reg[5] (TO_SUM_WC_n_2),
        .\central_pix_reg[6] (TO_SUM_WC_n_1),
        .\central_pix_reg[6]_0 (TO_SUM_WC_n_29),
        .\central_pix_reg[6]_1 (TO_SUM_WC_n_30),
        .\central_pix_reg[7] (TO_SUM_WC_n_0),
        .\central_pix_reg[7]_0 (TO_SUM_WC_n_28),
        .\central_pix_reg[7]_1 (\central_pix_reg[7] ),
        .\central_pix_reg[7]_FIFO_READY_GEN_c_1 (\central_pix_reg[7]_FIFO_READY_GEN_c_1 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[7] (\op4_out_reg[7] [15:8]),
        .rst_IBUF(rst_IBUF));
  CARRY_SAVE4_8_261 TO_SUM_WL
       (.Q({TO_SUM_WL_n_1,TO_SUM_WL_n_2,TO_SUM_WL_n_3,TO_SUM_WL_n_4,TO_SUM_WL_n_5,TO_SUM_WL_n_6,TO_SUM_WL_n_7,TO_SUM_WL_n_8,TO_SUM_WL_n_9,TO_SUM_WL_n_10}),
        .\SP_reg[7] (\SP_reg[7] ),
        .\Sum_reg[0] (TO_SUM_WL_n_18),
        .\Sum_reg[0]_0 (TO_SUM_WL_n_19),
        .\Sum_reg[2] (TO_SUM_WL_n_17),
        .\Sum_reg[3] (TO_SUM_WL_n_16),
        .\Sum_reg[4] (TO_SUM_WL_n_15),
        .\Sum_reg[6] (TO_SUM_WL_n_13),
        .\Sum_reg[6]_0 (TO_SUM_WL_n_14),
        .\Sum_reg[7] (TO_SUM_WL_n_12),
        .\Sum_reg[8] (TO_SUM_WL_n_11),
        .\Sum_reg[9] (TO_SUM_WL_n_0),
        .\VR_reg[8] (\VR_reg[8]_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[7] (\op4_out_reg[7] [7:0]),
        .rst_IBUF(rst_IBUF));
endmodule

(* ORIG_REF_NAME = "TOP_PIX" *) 
module TOP_PIX_6
   (\pix_sat_reg[7] ,
    wc_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    wl_IBUF,
    w_IBUF,
    buf_p,
    \central_pix_reg[7] ,
    D,
    \VR_reg[8] ,
    Q,
    \SP_reg[7] ,
    \VR_reg[8]_0 );
  output [7:0]\pix_sat_reg[7] ;
  input [7:0]wc_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [7:0]wl_IBUF;
  input [7:0]w_IBUF;
  input [7:0]buf_p;
  input \central_pix_reg[7] ;
  input [7:0]D;
  input [7:0]\VR_reg[8] ;
  input [15:0]Q;
  input [7:0]\SP_reg[7] ;
  input [7:0]\VR_reg[8]_0 ;

  wire \BLOCCO1/SP10_out ;
  wire \BLOCCO1/SP12_out ;
  wire \BLOCCO1/SP14_out ;
  wire \BLOCCO1/SP16_out ;
  wire \BLOCCO1/SP18_out ;
  wire \BLOCCO1/SP20_out ;
  wire \BLOCCO1/SP22_out ;
  wire \BLOCCO1/SP24_out ;
  wire \BLOCCO1/SP26_out ;
  wire \BLOCCO1/SP28_out ;
  wire \BLOCCO1/SP2_out ;
  wire \BLOCCO1/SP30_out ;
  wire \BLOCCO1/SP32_out ;
  wire \BLOCCO1/SP4_out ;
  wire \BLOCCO1/SP6_out ;
  wire \BLOCCO1/SP8_out ;
  wire \BLOCCO1/sp_int_17 ;
  wire [7:0]D;
  wire [15:0]Q;
  wire [7:0]\SP_reg[7] ;
  wire TO_PROD_W_n_1;
  wire TO_SUM_WC_n_0;
  wire TO_SUM_WC_n_1;
  wire TO_SUM_WC_n_19;
  wire TO_SUM_WC_n_2;
  wire TO_SUM_WC_n_20;
  wire TO_SUM_WC_n_21;
  wire TO_SUM_WC_n_22;
  wire TO_SUM_WC_n_23;
  wire TO_SUM_WC_n_24;
  wire TO_SUM_WC_n_25;
  wire TO_SUM_WC_n_26;
  wire TO_SUM_WC_n_27;
  wire TO_SUM_WC_n_28;
  wire TO_SUM_WC_n_29;
  wire TO_SUM_WC_n_3;
  wire TO_SUM_WC_n_30;
  wire TO_SUM_WC_n_31;
  wire TO_SUM_WC_n_32;
  wire TO_SUM_WC_n_33;
  wire TO_SUM_WC_n_34;
  wire TO_SUM_WC_n_35;
  wire TO_SUM_WC_n_4;
  wire TO_SUM_WC_n_5;
  wire TO_SUM_WC_n_6;
  wire TO_SUM_WC_n_7;
  wire TO_SUM_WC_n_8;
  wire TO_SUM_WL_n_0;
  wire TO_SUM_WL_n_1;
  wire TO_SUM_WL_n_10;
  wire TO_SUM_WL_n_11;
  wire TO_SUM_WL_n_12;
  wire TO_SUM_WL_n_13;
  wire TO_SUM_WL_n_14;
  wire TO_SUM_WL_n_15;
  wire TO_SUM_WL_n_16;
  wire TO_SUM_WL_n_17;
  wire TO_SUM_WL_n_18;
  wire TO_SUM_WL_n_19;
  wire TO_SUM_WL_n_2;
  wire TO_SUM_WL_n_3;
  wire TO_SUM_WL_n_4;
  wire TO_SUM_WL_n_5;
  wire TO_SUM_WL_n_6;
  wire TO_SUM_WL_n_7;
  wire TO_SUM_WL_n_8;
  wire TO_SUM_WL_n_9;
  wire [7:0]\VR_reg[8] ;
  wire [7:0]\VR_reg[8]_0 ;
  wire [7:0]buf_p;
  wire \central_pix_reg[7] ;
  wire clk_IBUF_BUFG;
  wire [10:1]da_p;
  wire [7:0]p_0_in;
  wire [7:0]\pix_sat_reg[7] ;
  wire rst_IBUF;
  wire [17:0]to_last_sum_0;
  wire [17:0]to_last_sum_18;
  wire [17:0]to_last_sum_36;
  wire [7:0]w_IBUF;
  wire [7:0]wc_IBUF;
  wire [7:0]wl_IBUF;

  CARRY_SAVE_3 LAST_ADD
       (.D({\BLOCCO1/sp_int_17 ,TO_PROD_W_n_1,\BLOCCO1/SP2_out ,\BLOCCO1/SP4_out ,\BLOCCO1/SP6_out ,\BLOCCO1/SP8_out ,\BLOCCO1/SP10_out ,\BLOCCO1/SP12_out ,\BLOCCO1/SP14_out ,\BLOCCO1/SP16_out ,\BLOCCO1/SP18_out ,\BLOCCO1/SP20_out ,\BLOCCO1/SP22_out ,\BLOCCO1/SP24_out ,\BLOCCO1/SP26_out ,\BLOCCO1/SP28_out ,\BLOCCO1/SP30_out ,\BLOCCO1/SP32_out }),
        .Q(to_last_sum_36),
        .\Sum_reg[7] (p_0_in),
        .\VR_reg[18] (to_last_sum_18),
        .\VR_reg[18]_0 (to_last_sum_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .rst_IBUF(rst_IBUF));
  TOP_MULTI TO_MULTI_WC
       (.Q(da_p),
        .\Sum_reg[17] (to_last_sum_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\ma_reg[11] (TO_SUM_WC_n_8),
        .\ma_reg[1] (TO_SUM_WC_n_27),
        .\mda_reg[10] (TO_SUM_WC_n_19),
        .\mda_reg[3] (TO_SUM_WC_n_26),
        .\mda_reg[4] (TO_SUM_WC_n_25),
        .\mda_reg[5] (TO_SUM_WC_n_24),
        .\mda_reg[6] (TO_SUM_WC_n_23),
        .\mda_reg[7] (TO_SUM_WC_n_22),
        .\mda_reg[8] (TO_SUM_WC_n_21),
        .\mda_reg[9] (TO_SUM_WC_n_20),
        .rst_IBUF(rst_IBUF),
        .wc_IBUF(wc_IBUF));
  TOP_MULTI_7 TO_PROD_W
       (.D({\BLOCCO1/sp_int_17 ,TO_PROD_W_n_1,\BLOCCO1/SP2_out ,\BLOCCO1/SP4_out ,\BLOCCO1/SP6_out ,\BLOCCO1/SP8_out ,\BLOCCO1/SP10_out ,\BLOCCO1/SP12_out ,\BLOCCO1/SP14_out ,\BLOCCO1/SP16_out ,\BLOCCO1/SP18_out ,\BLOCCO1/SP20_out ,\BLOCCO1/SP22_out ,\BLOCCO1/SP24_out ,\BLOCCO1/SP26_out ,\BLOCCO1/SP28_out ,\BLOCCO1/SP30_out ,\BLOCCO1/SP32_out }),
        .Q(to_last_sum_36),
        .\SP_reg[18] (to_last_sum_0),
        .\SP_reg[18]_0 (to_last_sum_18),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\da_reg[1] (TO_SUM_WC_n_7),
        .\da_reg[3] (TO_SUM_WC_n_5),
        .\da_reg[4] (TO_SUM_WC_n_4),
        .\da_reg[5] (TO_SUM_WC_n_3),
        .\da_reg[6] (TO_SUM_WC_n_2),
        .\da_reg[7] (TO_SUM_WC_n_1),
        .\da_reg[8] (TO_SUM_WC_n_0),
        .\exa_reg[1] (TO_SUM_WC_n_6),
        .\ma_reg[11] (TO_SUM_WC_n_28),
        .\ma_reg[1] (TO_SUM_WC_n_35),
        .\mda_reg[3] (TO_SUM_WC_n_34),
        .\mda_reg[4] (TO_SUM_WC_n_33),
        .\mda_reg[5] (TO_SUM_WC_n_32),
        .\mda_reg[6] (TO_SUM_WC_n_31),
        .\mda_reg[7] (TO_SUM_WC_n_30),
        .\mda_reg[8] (TO_SUM_WC_n_29),
        .rst_IBUF(rst_IBUF),
        .w_IBUF(w_IBUF));
  TOP_MULTI_8 TO_PROD_WL
       (.Q({TO_SUM_WL_n_1,TO_SUM_WL_n_2,TO_SUM_WL_n_3,TO_SUM_WL_n_4,TO_SUM_WL_n_5,TO_SUM_WL_n_6,TO_SUM_WL_n_7,TO_SUM_WL_n_8,TO_SUM_WL_n_9,TO_SUM_WL_n_10}),
        .\Sum_reg[17] (to_last_sum_18),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\ma_reg[11] (TO_SUM_WL_n_0),
        .\ma_reg[1] (TO_SUM_WL_n_19),
        .\mda_reg[10] (TO_SUM_WL_n_11),
        .\mda_reg[3] (TO_SUM_WL_n_18),
        .\mda_reg[4] (TO_SUM_WL_n_17),
        .\mda_reg[5] (TO_SUM_WL_n_16),
        .\mda_reg[6] (TO_SUM_WL_n_15),
        .\mda_reg[7] (TO_SUM_WL_n_14),
        .\mda_reg[8] (TO_SUM_WL_n_13),
        .\mda_reg[9] (TO_SUM_WL_n_12),
        .rst_IBUF(rst_IBUF),
        .wl_IBUF(wl_IBUF));
  SATURATION TO_SAT
       (.D(p_0_in),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\pix_sat_reg[7]_0 (\pix_sat_reg[7] ),
        .rst_IBUF(rst_IBUF));
  CARRY_SAVE4_8 TO_SUM_WC
       (.D(D),
        .Q(da_p),
        .\Sum_reg[0] (TO_SUM_WC_n_26),
        .\Sum_reg[0]_0 (TO_SUM_WC_n_27),
        .\Sum_reg[2] (TO_SUM_WC_n_25),
        .\Sum_reg[3] (TO_SUM_WC_n_24),
        .\Sum_reg[4] (TO_SUM_WC_n_23),
        .\Sum_reg[6] (TO_SUM_WC_n_21),
        .\Sum_reg[6]_0 (TO_SUM_WC_n_22),
        .\Sum_reg[7] (TO_SUM_WC_n_20),
        .\Sum_reg[8] (TO_SUM_WC_n_19),
        .\Sum_reg[9] (TO_SUM_WC_n_8),
        .\VR_reg[8] (\VR_reg[8] ),
        .buf_p(buf_p),
        .\central_pix_reg[0] (TO_SUM_WC_n_7),
        .\central_pix_reg[0]_0 (TO_SUM_WC_n_34),
        .\central_pix_reg[0]_1 (TO_SUM_WC_n_35),
        .\central_pix_reg[1] (TO_SUM_WC_n_6),
        .\central_pix_reg[2] (TO_SUM_WC_n_5),
        .\central_pix_reg[2]_0 (TO_SUM_WC_n_33),
        .\central_pix_reg[3] (TO_SUM_WC_n_4),
        .\central_pix_reg[3]_0 (TO_SUM_WC_n_32),
        .\central_pix_reg[4] (TO_SUM_WC_n_3),
        .\central_pix_reg[4]_0 (TO_SUM_WC_n_31),
        .\central_pix_reg[5] (TO_SUM_WC_n_2),
        .\central_pix_reg[6] (TO_SUM_WC_n_1),
        .\central_pix_reg[6]_0 (TO_SUM_WC_n_29),
        .\central_pix_reg[6]_1 (TO_SUM_WC_n_30),
        .\central_pix_reg[7] (TO_SUM_WC_n_0),
        .\central_pix_reg[7]_0 (TO_SUM_WC_n_28),
        .\central_pix_reg[7]_1 (\central_pix_reg[7] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[7] (Q[15:8]),
        .rst_IBUF(rst_IBUF));
  CARRY_SAVE4_8_9 TO_SUM_WL
       (.Q({TO_SUM_WL_n_1,TO_SUM_WL_n_2,TO_SUM_WL_n_3,TO_SUM_WL_n_4,TO_SUM_WL_n_5,TO_SUM_WL_n_6,TO_SUM_WL_n_7,TO_SUM_WL_n_8,TO_SUM_WL_n_9,TO_SUM_WL_n_10}),
        .\SP_reg[7] (\SP_reg[7] ),
        .\Sum_reg[0] (TO_SUM_WL_n_18),
        .\Sum_reg[0]_0 (TO_SUM_WL_n_19),
        .\Sum_reg[2] (TO_SUM_WL_n_17),
        .\Sum_reg[3] (TO_SUM_WL_n_16),
        .\Sum_reg[4] (TO_SUM_WL_n_15),
        .\Sum_reg[6] (TO_SUM_WL_n_13),
        .\Sum_reg[6]_0 (TO_SUM_WL_n_14),
        .\Sum_reg[7] (TO_SUM_WL_n_12),
        .\Sum_reg[8] (TO_SUM_WL_n_11),
        .\Sum_reg[9] (TO_SUM_WL_n_0),
        .\VR_reg[8] (\VR_reg[8]_0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\op4_out_reg[7] (Q[7:0]),
        .rst_IBUF(rst_IBUF));
endmodule

module booth
   (b0_p,
    D,
    Q,
    wl_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \p_reg[0] ,
    \p_reg[11] );
  output b0_p;
  output [1:0]D;
  output [2:0]Q;
  input [1:0]wl_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \p_reg[0] ;
  input \p_reg[11] ;

  wire [1:0]D;
  wire [2:0]Q;
  wire b0_p;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [1:1]enc_int;
  wire \p_reg[0] ;
  wire \p_reg[11] ;
  wire rst_IBUF;
  wire [1:0]wl_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wl_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wl_IBUF[1]),
        .Q(b0_p));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(b1_p),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(b0_p),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__3 
       (.I0(\p_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__3 
       (.I0(Q[2]),
        .I1(\p_reg[11] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h2)) 
    p_0_out
       (.I0(b0_p),
        .I1(b1_p),
        .O(enc_int));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_102
   (b0_p,
    D,
    Q,
    wc_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    da,
    ma);
  output b0_p;
  output [1:0]D;
  output [2:0]Q;
  input [1:0]wc_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [0:0]da;
  input [0:0]ma;

  wire [1:0]D;
  wire [2:0]Q;
  wire b0_p;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [0:0]da;
  wire [1:1]enc_int;
  wire [0:0]ma;
  wire rst_IBUF;
  wire [1:0]wc_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wc_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wc_IBUF[1]),
        .Q(b0_p));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(b1_p),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(b0_p),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1 
       (.I0(da),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1 
       (.I0(Q[2]),
        .I1(ma),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h2)) 
    p_0_out
       (.I0(b0_p),
        .I1(b1_p),
        .O(enc_int));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_107
   (b0_p,
    D,
    Q,
    wc_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    da,
    ma,
    b0_p_0);
  output b0_p;
  output [1:0]D;
  output [2:0]Q;
  input [1:0]wc_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [0:0]da;
  input [0:0]ma;
  input b0_p_0;

  wire [1:0]D;
  wire [2:0]Q;
  wire b0_p;
  wire b0_p_0;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [0:0]da;
  wire [2:0]enc_int;
  wire [0:0]ma;
  wire rst_IBUF;
  wire [1:0]wc_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wc_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wc_IBUF[1]),
        .Q(b0_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1 
       (.I0(b1_p),
        .I1(b0_p_0),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__0 
       (.I0(da),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__0 
       (.I0(Q[2]),
        .I1(ma),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_108
   (b0_p,
    \enc_reg[2]_0 ,
    Q,
    wc_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    da,
    ma,
    b0_p_0);
  output b0_p;
  output [1:0]\enc_reg[2]_0 ;
  output [2:0]Q;
  input [1:0]wc_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [0:0]da;
  input [0:0]ma;
  input b0_p_0;

  wire [2:0]Q;
  wire b0_p;
  wire b0_p_0;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [0:0]da;
  wire [2:0]enc_int;
  wire [1:0]\enc_reg[2]_0 ;
  wire [0:0]ma;
  wire rst_IBUF;
  wire [1:0]wc_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wc_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wc_IBUF[1]),
        .Q(b0_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1 
       (.I0(b1_p),
        .I1(b0_p_0),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__1 
       (.I0(da),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\enc_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__1 
       (.I0(Q[2]),
        .I1(ma),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\enc_reg[2]_0 [1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_109
   (D,
    Q,
    wc_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    da,
    ma,
    b0_p);
  output [1:0]D;
  output [2:0]Q;
  input [1:0]wc_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [0:0]da;
  input [0:0]ma;
  input b0_p;

  wire [1:0]D;
  wire [2:0]Q;
  wire b0_p;
  wire b1_p;
  wire b2_p;
  wire clk_IBUF_BUFG;
  wire [0:0]da;
  wire [2:0]enc_int;
  wire [0:0]ma;
  wire rst_IBUF;
  wire [1:0]wc_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wc_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wc_IBUF[1]),
        .Q(b2_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1 
       (.I0(b1_p),
        .I1(b0_p),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1 
       (.I0(b2_p),
        .I1(b0_p),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1 
       (.I0(b2_p),
        .I1(b0_p),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__2 
       (.I0(da),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__2 
       (.I0(Q[2]),
        .I1(ma),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_283
   (b0_p,
    D,
    Q,
    wl_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \p_reg[0] ,
    \p_reg[11] );
  output b0_p;
  output [1:0]D;
  output [2:0]Q;
  input [1:0]wl_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \p_reg[0] ;
  input \p_reg[11] ;

  wire [1:0]D;
  wire [2:0]Q;
  wire b0_p;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [1:1]enc_int;
  wire \p_reg[0] ;
  wire \p_reg[11] ;
  wire rst_IBUF;
  wire [1:0]wl_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wl_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wl_IBUF[1]),
        .Q(b0_p));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(b1_p),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(b0_p),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__27 
       (.I0(\p_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__27 
       (.I0(Q[2]),
        .I1(\p_reg[11] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_out_inferred__1/i_ 
       (.I0(b0_p),
        .I1(b1_p),
        .O(enc_int));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_288
   (b0_p,
    D,
    Q,
    wl_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \p_reg[0] ,
    \p_reg[11] ,
    b0_p_0);
  output b0_p;
  output [1:0]D;
  output [2:0]Q;
  input [1:0]wl_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \p_reg[0] ;
  input \p_reg[11] ;
  input b0_p_0;

  wire [1:0]D;
  wire [2:0]Q;
  wire b0_p;
  wire b0_p_0;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [2:0]enc_int;
  wire \p_reg[0] ;
  wire \p_reg[11] ;
  wire rst_IBUF;
  wire [1:0]wl_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wl_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wl_IBUF[1]),
        .Q(b0_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1__1 
       (.I0(b1_p),
        .I1(b0_p_0),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1__1 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1__1 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__28 
       (.I0(\p_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__28 
       (.I0(Q[2]),
        .I1(\p_reg[11] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_289
   (b0_p,
    \enc_reg[2]_0 ,
    Q,
    wl_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \p_reg[0] ,
    \p_reg[11] ,
    b0_p_0);
  output b0_p;
  output [1:0]\enc_reg[2]_0 ;
  output [2:0]Q;
  input [1:0]wl_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \p_reg[0] ;
  input \p_reg[11] ;
  input b0_p_0;

  wire [2:0]Q;
  wire b0_p;
  wire b0_p_0;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [2:0]enc_int;
  wire [1:0]\enc_reg[2]_0 ;
  wire \p_reg[0] ;
  wire \p_reg[11] ;
  wire rst_IBUF;
  wire [1:0]wl_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wl_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wl_IBUF[1]),
        .Q(b0_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1__1 
       (.I0(b1_p),
        .I1(b0_p_0),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1__1 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1__1 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__29 
       (.I0(\p_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\enc_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__29 
       (.I0(Q[2]),
        .I1(\p_reg[11] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\enc_reg[2]_0 [1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_29
   (b0_p,
    D,
    Q,
    wl_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \p_reg[0] ,
    \p_reg[11] ,
    b0_p_0);
  output b0_p;
  output [1:0]D;
  output [2:0]Q;
  input [1:0]wl_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \p_reg[0] ;
  input \p_reg[11] ;
  input b0_p_0;

  wire [1:0]D;
  wire [2:0]Q;
  wire b0_p;
  wire b0_p_0;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [2:0]enc_int;
  wire \p_reg[0] ;
  wire \p_reg[11] ;
  wire rst_IBUF;
  wire [1:0]wl_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wl_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wl_IBUF[1]),
        .Q(b0_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1 
       (.I0(b1_p),
        .I1(b0_p_0),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__4 
       (.I0(\p_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__4 
       (.I0(Q[2]),
        .I1(\p_reg[11] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_290
   (D,
    Q,
    wl_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \p_reg[0] ,
    \p_reg[11] ,
    b0_p);
  output [1:0]D;
  output [2:0]Q;
  input [1:0]wl_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \p_reg[0] ;
  input \p_reg[11] ;
  input b0_p;

  wire [1:0]D;
  wire [2:0]Q;
  wire b0_p;
  wire b1_p;
  wire b2_p;
  wire clk_IBUF_BUFG;
  wire [2:0]enc_int;
  wire \p_reg[0] ;
  wire \p_reg[11] ;
  wire rst_IBUF;
  wire [1:0]wl_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wl_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wl_IBUF[1]),
        .Q(b2_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1__1 
       (.I0(b1_p),
        .I1(b0_p),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1__1 
       (.I0(b2_p),
        .I1(b0_p),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1__1 
       (.I0(b2_p),
        .I1(b0_p),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__30 
       (.I0(\p_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__30 
       (.I0(Q[2]),
        .I1(\p_reg[11] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_30
   (b0_p,
    \enc_reg[2]_0 ,
    Q,
    wl_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \p_reg[0] ,
    \p_reg[11] ,
    b0_p_0);
  output b0_p;
  output [1:0]\enc_reg[2]_0 ;
  output [2:0]Q;
  input [1:0]wl_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \p_reg[0] ;
  input \p_reg[11] ;
  input b0_p_0;

  wire [2:0]Q;
  wire b0_p;
  wire b0_p_0;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [2:0]enc_int;
  wire [1:0]\enc_reg[2]_0 ;
  wire \p_reg[0] ;
  wire \p_reg[11] ;
  wire rst_IBUF;
  wire [1:0]wl_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wl_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wl_IBUF[1]),
        .Q(b0_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1 
       (.I0(b1_p),
        .I1(b0_p_0),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__5 
       (.I0(\p_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\enc_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__5 
       (.I0(Q[2]),
        .I1(\p_reg[11] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\enc_reg[2]_0 [1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_31
   (D,
    Q,
    wl_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \p_reg[0] ,
    \p_reg[11] ,
    b0_p);
  output [1:0]D;
  output [2:0]Q;
  input [1:0]wl_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \p_reg[0] ;
  input \p_reg[11] ;
  input b0_p;

  wire [1:0]D;
  wire [2:0]Q;
  wire b0_p;
  wire b1_p;
  wire b2_p;
  wire clk_IBUF_BUFG;
  wire [2:0]enc_int;
  wire \p_reg[0] ;
  wire \p_reg[11] ;
  wire rst_IBUF;
  wire [1:0]wl_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wl_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wl_IBUF[1]),
        .Q(b2_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1 
       (.I0(b1_p),
        .I1(b0_p),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1 
       (.I0(b2_p),
        .I1(b0_p),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1 
       (.I0(b2_p),
        .I1(b0_p),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__6 
       (.I0(\p_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__6 
       (.I0(Q[2]),
        .I1(\p_reg[11] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_328
   (b0_p,
    D,
    Q,
    w_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \p_reg[0] ,
    \p_reg[11] );
  output b0_p;
  output [1:0]D;
  output [2:0]Q;
  input [1:0]w_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \p_reg[0] ;
  input \p_reg[11] ;

  wire [1:0]D;
  wire [2:0]Q;
  wire b0_p;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [1:1]enc_int;
  wire \p_reg[0] ;
  wire \p_reg[11] ;
  wire rst_IBUF;
  wire [1:0]w_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(w_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(w_IBUF[1]),
        .Q(b0_p));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(b1_p),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(b0_p),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__31 
       (.I0(\p_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__31 
       (.I0(Q[2]),
        .I1(\p_reg[11] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_out_inferred__1/i_ 
       (.I0(b0_p),
        .I1(b1_p),
        .O(enc_int));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_333
   (b0_p,
    \enc_reg[2]_0 ,
    Q,
    w_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \p_reg[0] ,
    \p_reg[11] ,
    b0_p_0);
  output b0_p;
  output [1:0]\enc_reg[2]_0 ;
  output [2:0]Q;
  input [1:0]w_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \p_reg[0] ;
  input \p_reg[11] ;
  input b0_p_0;

  wire [2:0]Q;
  wire b0_p;
  wire b0_p_0;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [2:0]enc_int;
  wire [1:0]\enc_reg[2]_0 ;
  wire \p_reg[0] ;
  wire \p_reg[11] ;
  wire rst_IBUF;
  wire [1:0]w_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(w_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(w_IBUF[1]),
        .Q(b0_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1__1 
       (.I0(b1_p),
        .I1(b0_p_0),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1__1 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1__1 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__32 
       (.I0(\p_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\enc_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__32 
       (.I0(Q[2]),
        .I1(\p_reg[11] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\enc_reg[2]_0 [1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_334
   (b0_p,
    \enc_reg[2]_0 ,
    Q,
    w_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \p_reg[0] ,
    \p_reg[11] ,
    b0_p_0);
  output b0_p;
  output [1:0]\enc_reg[2]_0 ;
  output [2:0]Q;
  input [1:0]w_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \p_reg[0] ;
  input \p_reg[11] ;
  input b0_p_0;

  wire [2:0]Q;
  wire b0_p;
  wire b0_p_0;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [2:0]enc_int;
  wire [1:0]\enc_reg[2]_0 ;
  wire \p_reg[0] ;
  wire \p_reg[11] ;
  wire rst_IBUF;
  wire [1:0]w_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(w_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(w_IBUF[1]),
        .Q(b0_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1__1 
       (.I0(b1_p),
        .I1(b0_p_0),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1__1 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1__1 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__33 
       (.I0(\p_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\enc_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__33 
       (.I0(Q[2]),
        .I1(\p_reg[11] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\enc_reg[2]_0 [1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_335
   (D,
    Q,
    w_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \p_reg[0] ,
    \p_reg[11] ,
    b0_p);
  output [1:0]D;
  output [2:0]Q;
  input [1:0]w_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \p_reg[0] ;
  input \p_reg[11] ;
  input b0_p;

  wire [1:0]D;
  wire [2:0]Q;
  wire b0_p;
  wire b1_p;
  wire b2_p;
  wire clk_IBUF_BUFG;
  wire [2:0]enc_int;
  wire \p_reg[0] ;
  wire \p_reg[11] ;
  wire rst_IBUF;
  wire [1:0]w_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(w_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(w_IBUF[1]),
        .Q(b2_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1__1 
       (.I0(b1_p),
        .I1(b0_p),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1__1 
       (.I0(b2_p),
        .I1(b0_p),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1__1 
       (.I0(b2_p),
        .I1(b0_p),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__34 
       (.I0(\p_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__34 
       (.I0(Q[2]),
        .I1(\p_reg[11] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_367
   (b0_p,
    D,
    Q,
    wc_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    da,
    ma);
  output b0_p;
  output [1:0]D;
  output [2:0]Q;
  input [1:0]wc_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [0:0]da;
  input [0:0]ma;

  wire [1:0]D;
  wire [2:0]Q;
  wire b0_p;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [0:0]da;
  wire [1:1]enc_int;
  wire [0:0]ma;
  wire rst_IBUF;
  wire [1:0]wc_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wc_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wc_IBUF[1]),
        .Q(b0_p));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(b1_p),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(b0_p),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__23 
       (.I0(da),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__23 
       (.I0(Q[2]),
        .I1(ma),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_out_inferred__1/i_ 
       (.I0(b0_p),
        .I1(b1_p),
        .O(enc_int));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_372
   (b0_p,
    D,
    Q,
    wc_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    da,
    ma,
    b0_p_0);
  output b0_p;
  output [1:0]D;
  output [2:0]Q;
  input [1:0]wc_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [0:0]da;
  input [0:0]ma;
  input b0_p_0;

  wire [1:0]D;
  wire [2:0]Q;
  wire b0_p;
  wire b0_p_0;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [0:0]da;
  wire [2:0]enc_int;
  wire [0:0]ma;
  wire rst_IBUF;
  wire [1:0]wc_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wc_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wc_IBUF[1]),
        .Q(b0_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1__1 
       (.I0(b1_p),
        .I1(b0_p_0),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1__1 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1__1 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__24 
       (.I0(da),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__24 
       (.I0(Q[2]),
        .I1(ma),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_373
   (b0_p,
    \enc_reg[2]_0 ,
    Q,
    wc_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    da,
    ma,
    b0_p_0);
  output b0_p;
  output [1:0]\enc_reg[2]_0 ;
  output [2:0]Q;
  input [1:0]wc_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [0:0]da;
  input [0:0]ma;
  input b0_p_0;

  wire [2:0]Q;
  wire b0_p;
  wire b0_p_0;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [0:0]da;
  wire [2:0]enc_int;
  wire [1:0]\enc_reg[2]_0 ;
  wire [0:0]ma;
  wire rst_IBUF;
  wire [1:0]wc_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wc_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wc_IBUF[1]),
        .Q(b0_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1__1 
       (.I0(b1_p),
        .I1(b0_p_0),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1__1 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1__1 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__25 
       (.I0(da),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\enc_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__25 
       (.I0(Q[2]),
        .I1(ma),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\enc_reg[2]_0 [1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_374
   (D,
    Q,
    wc_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    da,
    ma,
    b0_p);
  output [1:0]D;
  output [2:0]Q;
  input [1:0]wc_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [0:0]da;
  input [0:0]ma;
  input b0_p;

  wire [1:0]D;
  wire [2:0]Q;
  wire b0_p;
  wire b1_p;
  wire b2_p;
  wire clk_IBUF_BUFG;
  wire [0:0]da;
  wire [2:0]enc_int;
  wire [0:0]ma;
  wire rst_IBUF;
  wire [1:0]wc_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wc_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wc_IBUF[1]),
        .Q(b2_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1__1 
       (.I0(b1_p),
        .I1(b0_p),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1__1 
       (.I0(b2_p),
        .I1(b0_p),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1__1 
       (.I0(b2_p),
        .I1(b0_p),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__26 
       (.I0(da),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__26 
       (.I0(Q[2]),
        .I1(ma),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_470
   (b0_p,
    D,
    Q,
    wl_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \p_reg[0] ,
    \p_reg[11] );
  output b0_p;
  output [1:0]D;
  output [2:0]Q;
  input [1:0]wl_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \p_reg[0] ;
  input \p_reg[11] ;

  wire [1:0]D;
  wire [2:0]Q;
  wire b0_p;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [1:1]enc_int;
  wire \p_reg[0] ;
  wire \p_reg[11] ;
  wire rst_IBUF;
  wire [1:0]wl_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wl_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wl_IBUF[1]),
        .Q(b0_p));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(b1_p),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(b0_p),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__15 
       (.I0(\p_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__15 
       (.I0(Q[2]),
        .I1(\p_reg[11] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_out_inferred__0/i_ 
       (.I0(b0_p),
        .I1(b1_p),
        .O(enc_int));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_475
   (b0_p,
    D,
    Q,
    wl_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \p_reg[0] ,
    \p_reg[11] ,
    b0_p_0);
  output b0_p;
  output [1:0]D;
  output [2:0]Q;
  input [1:0]wl_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \p_reg[0] ;
  input \p_reg[11] ;
  input b0_p_0;

  wire [1:0]D;
  wire [2:0]Q;
  wire b0_p;
  wire b0_p_0;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [2:0]enc_int;
  wire \p_reg[0] ;
  wire \p_reg[11] ;
  wire rst_IBUF;
  wire [1:0]wl_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wl_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wl_IBUF[1]),
        .Q(b0_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1__0 
       (.I0(b1_p),
        .I1(b0_p_0),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1__0 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1__0 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__16 
       (.I0(\p_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__16 
       (.I0(Q[2]),
        .I1(\p_reg[11] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_476
   (b0_p,
    \enc_reg[2]_0 ,
    Q,
    wl_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \p_reg[0] ,
    \p_reg[11] ,
    b0_p_0);
  output b0_p;
  output [1:0]\enc_reg[2]_0 ;
  output [2:0]Q;
  input [1:0]wl_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \p_reg[0] ;
  input \p_reg[11] ;
  input b0_p_0;

  wire [2:0]Q;
  wire b0_p;
  wire b0_p_0;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [2:0]enc_int;
  wire [1:0]\enc_reg[2]_0 ;
  wire \p_reg[0] ;
  wire \p_reg[11] ;
  wire rst_IBUF;
  wire [1:0]wl_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wl_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wl_IBUF[1]),
        .Q(b0_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1__0 
       (.I0(b1_p),
        .I1(b0_p_0),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1__0 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1__0 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__17 
       (.I0(\p_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\enc_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__17 
       (.I0(Q[2]),
        .I1(\p_reg[11] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\enc_reg[2]_0 [1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_477
   (D,
    Q,
    wl_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \p_reg[0] ,
    \p_reg[11] ,
    b0_p);
  output [1:0]D;
  output [2:0]Q;
  input [1:0]wl_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \p_reg[0] ;
  input \p_reg[11] ;
  input b0_p;

  wire [1:0]D;
  wire [2:0]Q;
  wire b0_p;
  wire b1_p;
  wire b2_p;
  wire clk_IBUF_BUFG;
  wire [2:0]enc_int;
  wire \p_reg[0] ;
  wire \p_reg[11] ;
  wire rst_IBUF;
  wire [1:0]wl_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wl_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wl_IBUF[1]),
        .Q(b2_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1__0 
       (.I0(b1_p),
        .I1(b0_p),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1__0 
       (.I0(b2_p),
        .I1(b0_p),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1__0 
       (.I0(b2_p),
        .I1(b0_p),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__18 
       (.I0(\p_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__18 
       (.I0(Q[2]),
        .I1(\p_reg[11] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_515
   (b0_p,
    D,
    Q,
    w_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \p_reg[0] ,
    \p_reg[11] );
  output b0_p;
  output [1:0]D;
  output [2:0]Q;
  input [1:0]w_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \p_reg[0] ;
  input \p_reg[11] ;

  wire [1:0]D;
  wire [2:0]Q;
  wire b0_p;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [1:1]enc_int;
  wire \p_reg[0] ;
  wire \p_reg[11] ;
  wire rst_IBUF;
  wire [1:0]w_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(w_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(w_IBUF[1]),
        .Q(b0_p));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(b1_p),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(b0_p),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__19 
       (.I0(\p_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__19 
       (.I0(Q[2]),
        .I1(\p_reg[11] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_out_inferred__0/i_ 
       (.I0(b0_p),
        .I1(b1_p),
        .O(enc_int));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_520
   (b0_p,
    \enc_reg[2]_0 ,
    Q,
    w_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \p_reg[0] ,
    \p_reg[11] ,
    b0_p_0);
  output b0_p;
  output [1:0]\enc_reg[2]_0 ;
  output [2:0]Q;
  input [1:0]w_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \p_reg[0] ;
  input \p_reg[11] ;
  input b0_p_0;

  wire [2:0]Q;
  wire b0_p;
  wire b0_p_0;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [2:0]enc_int;
  wire [1:0]\enc_reg[2]_0 ;
  wire \p_reg[0] ;
  wire \p_reg[11] ;
  wire rst_IBUF;
  wire [1:0]w_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(w_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(w_IBUF[1]),
        .Q(b0_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1__0 
       (.I0(b1_p),
        .I1(b0_p_0),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1__0 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1__0 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__20 
       (.I0(\p_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\enc_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__20 
       (.I0(Q[2]),
        .I1(\p_reg[11] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\enc_reg[2]_0 [1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_521
   (b0_p,
    \enc_reg[2]_0 ,
    Q,
    w_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \p_reg[0] ,
    \p_reg[11] ,
    b0_p_0);
  output b0_p;
  output [1:0]\enc_reg[2]_0 ;
  output [2:0]Q;
  input [1:0]w_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \p_reg[0] ;
  input \p_reg[11] ;
  input b0_p_0;

  wire [2:0]Q;
  wire b0_p;
  wire b0_p_0;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [2:0]enc_int;
  wire [1:0]\enc_reg[2]_0 ;
  wire \p_reg[0] ;
  wire \p_reg[11] ;
  wire rst_IBUF;
  wire [1:0]w_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(w_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(w_IBUF[1]),
        .Q(b0_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1__0 
       (.I0(b1_p),
        .I1(b0_p_0),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1__0 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1__0 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__21 
       (.I0(\p_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\enc_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__21 
       (.I0(Q[2]),
        .I1(\p_reg[11] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\enc_reg[2]_0 [1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_522
   (D,
    Q,
    w_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \p_reg[0] ,
    \p_reg[11] ,
    b0_p);
  output [1:0]D;
  output [2:0]Q;
  input [1:0]w_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \p_reg[0] ;
  input \p_reg[11] ;
  input b0_p;

  wire [1:0]D;
  wire [2:0]Q;
  wire b0_p;
  wire b1_p;
  wire b2_p;
  wire clk_IBUF_BUFG;
  wire [2:0]enc_int;
  wire \p_reg[0] ;
  wire \p_reg[11] ;
  wire rst_IBUF;
  wire [1:0]w_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(w_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(w_IBUF[1]),
        .Q(b2_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1__0 
       (.I0(b1_p),
        .I1(b0_p),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1__0 
       (.I0(b2_p),
        .I1(b0_p),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1__0 
       (.I0(b2_p),
        .I1(b0_p),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__22 
       (.I0(\p_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__22 
       (.I0(Q[2]),
        .I1(\p_reg[11] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_554
   (b0_p,
    D,
    Q,
    wc_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    da,
    ma);
  output b0_p;
  output [1:0]D;
  output [2:0]Q;
  input [1:0]wc_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [0:0]da;
  input [0:0]ma;

  wire [1:0]D;
  wire [2:0]Q;
  wire b0_p;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [0:0]da;
  wire [1:1]enc_int;
  wire [0:0]ma;
  wire rst_IBUF;
  wire [1:0]wc_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wc_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wc_IBUF[1]),
        .Q(b0_p));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(b1_p),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(b0_p),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__11 
       (.I0(da),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__11 
       (.I0(Q[2]),
        .I1(ma),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_out_inferred__0/i_ 
       (.I0(b0_p),
        .I1(b1_p),
        .O(enc_int));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_559
   (b0_p,
    D,
    Q,
    wc_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    da,
    ma,
    b0_p_0);
  output b0_p;
  output [1:0]D;
  output [2:0]Q;
  input [1:0]wc_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [0:0]da;
  input [0:0]ma;
  input b0_p_0;

  wire [1:0]D;
  wire [2:0]Q;
  wire b0_p;
  wire b0_p_0;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [0:0]da;
  wire [2:0]enc_int;
  wire [0:0]ma;
  wire rst_IBUF;
  wire [1:0]wc_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wc_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wc_IBUF[1]),
        .Q(b0_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1__0 
       (.I0(b1_p),
        .I1(b0_p_0),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1__0 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1__0 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__12 
       (.I0(da),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__12 
       (.I0(Q[2]),
        .I1(ma),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_560
   (b0_p,
    \enc_reg[2]_0 ,
    Q,
    wc_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    da,
    ma,
    b0_p_0);
  output b0_p;
  output [1:0]\enc_reg[2]_0 ;
  output [2:0]Q;
  input [1:0]wc_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [0:0]da;
  input [0:0]ma;
  input b0_p_0;

  wire [2:0]Q;
  wire b0_p;
  wire b0_p_0;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [0:0]da;
  wire [2:0]enc_int;
  wire [1:0]\enc_reg[2]_0 ;
  wire [0:0]ma;
  wire rst_IBUF;
  wire [1:0]wc_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wc_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wc_IBUF[1]),
        .Q(b0_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1__0 
       (.I0(b1_p),
        .I1(b0_p_0),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1__0 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1__0 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__13 
       (.I0(da),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\enc_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__13 
       (.I0(Q[2]),
        .I1(ma),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\enc_reg[2]_0 [1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_561
   (D,
    Q,
    wc_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    da,
    ma,
    b0_p);
  output [1:0]D;
  output [2:0]Q;
  input [1:0]wc_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input [0:0]da;
  input [0:0]ma;
  input b0_p;

  wire [1:0]D;
  wire [2:0]Q;
  wire b0_p;
  wire b1_p;
  wire b2_p;
  wire clk_IBUF_BUFG;
  wire [0:0]da;
  wire [2:0]enc_int;
  wire [0:0]ma;
  wire rst_IBUF;
  wire [1:0]wc_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wc_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(wc_IBUF[1]),
        .Q(b2_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1__0 
       (.I0(b1_p),
        .I1(b0_p),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1__0 
       (.I0(b2_p),
        .I1(b0_p),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1__0 
       (.I0(b2_p),
        .I1(b0_p),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__14 
       (.I0(da),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__14 
       (.I0(Q[2]),
        .I1(ma),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_63
   (b0_p,
    D,
    Q,
    w_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \p_reg[0] ,
    \p_reg[11] );
  output b0_p;
  output [1:0]D;
  output [2:0]Q;
  input [1:0]w_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \p_reg[0] ;
  input \p_reg[11] ;

  wire [1:0]D;
  wire [2:0]Q;
  wire b0_p;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [1:1]enc_int;
  wire \p_reg[0] ;
  wire \p_reg[11] ;
  wire rst_IBUF;
  wire [1:0]w_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(w_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(w_IBUF[1]),
        .Q(b0_p));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(b1_p),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(b0_p),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__7 
       (.I0(\p_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__7 
       (.I0(Q[2]),
        .I1(\p_reg[11] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h2)) 
    p_0_out
       (.I0(b0_p),
        .I1(b1_p),
        .O(enc_int));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_68
   (b0_p,
    \enc_reg[2]_0 ,
    Q,
    w_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \p_reg[0] ,
    \p_reg[11] ,
    b0_p_0);
  output b0_p;
  output [1:0]\enc_reg[2]_0 ;
  output [2:0]Q;
  input [1:0]w_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \p_reg[0] ;
  input \p_reg[11] ;
  input b0_p_0;

  wire [2:0]Q;
  wire b0_p;
  wire b0_p_0;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [2:0]enc_int;
  wire [1:0]\enc_reg[2]_0 ;
  wire \p_reg[0] ;
  wire \p_reg[11] ;
  wire rst_IBUF;
  wire [1:0]w_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(w_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(w_IBUF[1]),
        .Q(b0_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1 
       (.I0(b1_p),
        .I1(b0_p_0),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__8 
       (.I0(\p_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\enc_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__8 
       (.I0(Q[2]),
        .I1(\p_reg[11] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\enc_reg[2]_0 [1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_69
   (b0_p,
    \enc_reg[2]_0 ,
    Q,
    w_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \p_reg[0] ,
    \p_reg[11] ,
    b0_p_0);
  output b0_p;
  output [1:0]\enc_reg[2]_0 ;
  output [2:0]Q;
  input [1:0]w_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \p_reg[0] ;
  input \p_reg[11] ;
  input b0_p_0;

  wire [2:0]Q;
  wire b0_p;
  wire b0_p_0;
  wire b1_p;
  wire clk_IBUF_BUFG;
  wire [2:0]enc_int;
  wire [1:0]\enc_reg[2]_0 ;
  wire \p_reg[0] ;
  wire \p_reg[11] ;
  wire rst_IBUF;
  wire [1:0]w_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(w_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(w_IBUF[1]),
        .Q(b0_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1 
       (.I0(b1_p),
        .I1(b0_p_0),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1 
       (.I0(b0_p),
        .I1(b0_p_0),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__9 
       (.I0(\p_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\enc_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__9 
       (.I0(Q[2]),
        .I1(\p_reg[11] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\enc_reg[2]_0 [1]));
endmodule

(* ORIG_REF_NAME = "booth" *) 
module booth_70
   (D,
    Q,
    w_IBUF,
    clk_IBUF_BUFG,
    rst_IBUF,
    \p_reg[0] ,
    \p_reg[11] ,
    b0_p);
  output [1:0]D;
  output [2:0]Q;
  input [1:0]w_IBUF;
  input clk_IBUF_BUFG;
  input rst_IBUF;
  input \p_reg[0] ;
  input \p_reg[11] ;
  input b0_p;

  wire [1:0]D;
  wire [2:0]Q;
  wire b0_p;
  wire b1_p;
  wire b2_p;
  wire clk_IBUF_BUFG;
  wire [2:0]enc_int;
  wire \p_reg[0] ;
  wire \p_reg[11] ;
  wire rst_IBUF;
  wire [1:0]w_IBUF;

  FDCE #(
    .INIT(1'b0)) 
    b1_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(w_IBUF[0]),
        .Q(b1_p));
  FDCE #(
    .INIT(1'b0)) 
    b2_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(w_IBUF[1]),
        .Q(b2_p));
  LUT2 #(
    .INIT(4'h6)) 
    \enc[0]_i_1 
       (.I0(b1_p),
        .I1(b0_p),
        .O(enc_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \enc[1]_i_1 
       (.I0(b2_p),
        .I1(b0_p),
        .I2(b1_p),
        .O(enc_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \enc[2]_i_1 
       (.I0(b2_p),
        .I1(b0_p),
        .I2(b1_p),
        .O(enc_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \enc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_IBUF),
        .D(enc_int[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p[0]_i_1__10 
       (.I0(\p_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \p[11]_i_1__10 
       (.I0(Q[2]),
        .I1(\p_reg[11] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
