$date
	Sun Jul 13 11:20:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_good_mux $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ sel $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1"
#20
1$
1#
0"
#30
1"
#40
