Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri Jun 16 10:03:15 2017
| Host         : DESKTOP-UJL55QF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             110 |           29 |
| Yes          | No                    | No                     |              56 |           29 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              72 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+--------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal             |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG | number_display/SIG_C0                  | number_display/p_0_in[6] |                1 |              1 |
|  clk_IBUF_BUFG | number_display/SIG_C0                  | number_display/p_0_in[7] |                1 |              1 |
|  clk_IBUF_BUFG | MainControl/Source_i_1_n_0             |                          |                1 |              1 |
|  clk_IBUF_BUFG | main_traffic/E[0]                      |                          |                1 |              2 |
|  clk_IBUF_BUFG | sub_traffic/E[0]                       |                          |                1 |              2 |
|  clk_IBUF_BUFG |                                        | main_traffic/SR[0]       |                2 |              4 |
|  clk_IBUF_BUFG |                                        | sub_traffic/SR[0]        |                3 |              4 |
|  clk_IBUF_BUFG | MainControl/o_control_state[3]_i_1_n_0 |                          |                1 |              4 |
|  clk_IBUF_BUFG | main_traffic/temp_state[4]_i_1__0_n_0  |                          |                1 |              5 |
|  clk_IBUF_BUFG | sub_traffic/temp_state[4]_i_1_n_0      |                          |                2 |              5 |
|  clk_IBUF_BUFG | MainControl/p_control_state[2]_i_1_n_0 |                          |                3 |              5 |
|  clk_IBUF_BUFG | number_display/SIG_C0                  | number_display/p_0_in[5] |                5 |              6 |
|  clk_IBUF_BUFG | number_display/SIG_C0                  |                          |                6 |              8 |
|  clk_IBUF_BUFG | main_traffic/p_led_state[4]_i_1_n_0    |                          |                7 |             12 |
|  clk_IBUF_BUFG | sub_traffic/p_led_state[4]_i_1__0_n_0  |                          |                6 |             12 |
|  clk_IBUF_BUFG |                                        | number_display/inc       |                8 |             32 |
|  clk_IBUF_BUFG | main_traffic/inc_reg[31]               | main_traffic/inc_reg[0]  |                9 |             32 |
|  clk_IBUF_BUFG | sub_traffic/inc_reg[31]                | sub_traffic/inc_reg[0]   |                9 |             32 |
|  clk_IBUF_BUFG |                                        |                          |               38 |             53 |
|  clk_IBUF_BUFG |                                        | MainControl/off_r        |               16 |             70 |
+----------------+----------------------------------------+--------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     2 |
| 4      |                     3 |
| 5      |                     3 |
| 6      |                     1 |
| 8      |                     1 |
| 12     |                     2 |
| 16+    |                     5 |
+--------+-----------------------+


