-module                       root
*variable_long_double         root.br
+clock                        root.clk_br_rx
*variable_unsigned_long       root.clk_br_rx.i_division_factor_den
*variable_unsigned_long       root.clk_br_rx.i_division_factor_num
*variable_long_double         root.clk_br_rx.i_frequency_hz
*variable_long_double         root.clk_br_rx.i_phase_deg
*variable_long_double         root.clk_br_rx.last_edge_time
*variable_unsigned_long_long  root.clk_br_rx.n_edges
*variable_unsigned_long_long  root.clk_br_rx.n_ticks
*variable_long_double         root.clk_br_rx.next_edge_time
*variable_char                root.clk_br_rx.next_edge_type
*variable_bool                root.clk_br_rx.state
+clock                        root.clk_br_tx
*variable_unsigned_long       root.clk_br_tx.i_division_factor_den
*variable_unsigned_long       root.clk_br_tx.i_division_factor_num
*variable_long_double         root.clk_br_tx.i_frequency_hz
*variable_long_double         root.clk_br_tx.i_phase_deg
*variable_long_double         root.clk_br_tx.last_edge_time
*variable_unsigned_long_long  root.clk_br_tx.n_edges
*variable_unsigned_long_long  root.clk_br_tx.n_ticks
*variable_long_double         root.clk_br_tx.next_edge_time
*variable_char                root.clk_br_tx.next_edge_type
*variable_bool                root.clk_br_tx.state
+clock                        root.clk_ch
*variable_unsigned_long       root.clk_ch.i_division_factor_den
*variable_unsigned_long       root.clk_ch.i_division_factor_num
*variable_long_double         root.clk_ch.i_frequency_hz
*variable_long_double         root.clk_ch.i_phase_deg
*variable_long_double         root.clk_ch.last_edge_time
*variable_unsigned_long_long  root.clk_ch.n_edges
*variable_unsigned_long_long  root.clk_ch.n_ticks
*variable_long_double         root.clk_ch.next_edge_time
*variable_char                root.clk_ch.next_edge_type
*variable_bool                root.clk_ch.state
+clock                        root.clk_cmd_handler
*variable_unsigned_long       root.clk_cmd_handler.i_division_factor_den
*variable_unsigned_long       root.clk_cmd_handler.i_division_factor_num
*variable_long_double         root.clk_cmd_handler.i_frequency_hz
*variable_long_double         root.clk_cmd_handler.i_phase_deg
*variable_long_double         root.clk_cmd_handler.last_edge_time
*variable_unsigned_long_long  root.clk_cmd_handler.n_edges
*variable_unsigned_long_long  root.clk_cmd_handler.n_ticks
*variable_long_double         root.clk_cmd_handler.next_edge_time
*variable_char                root.clk_cmd_handler.next_edge_type
*variable_bool                root.clk_cmd_handler.state
*variable_bool                root.enable_log
*variable_long_double         root.fs_br
*variable_long_double         root.fs_ch
*variable_unsigned_long       root.logger_buffer_size
*variable_unsigned_long       root.m_qam
*variable_unsigned_long       root.n_ovr
*variable_unsigned_long       root.n_symbols
*variable_double              root.p_qam
-module                       root.u_awgn_ch
*variable_double              root.u_awgn_ch.ebno_db
+port                         root.u_awgn_ch.i_clock
+port                         root.u_awgn_ch.i_m_qam
+port                         root.u_awgn_ch.i_n_ovr
+port                         root.u_awgn_ch.i_p_tx
+port                         root.u_awgn_ch.i_signal
*variable_unsigned_long       root.u_awgn_ch.m_qam
*variable_unsigned_long       root.u_awgn_ch.n_ovr
+port                         root.u_awgn_ch.o_signal
*variable_double              root.u_awgn_ch.p_noise
*variable_double              root.u_awgn_ch.p_tx
-register                     root.u_awgn_ch.r_out
*variable_cpx.double          root.u_awgn_ch.r_out.i
*variable_cpx.double          root.u_awgn_ch.r_out.o
*variable_unsigned_long       root.u_awgn_ch.seed
*variable_double              root.u_awgn_ch.snr_lin
-module                       root.u_ber_counter
*variable_unsigned_long       root.u_ber_counter.corr_signals_size
*variable_bool                root.u_ber_counter.enable
+port                         root.u_ber_counter.i_clock
+port                         root.u_ber_counter.i_m_qam
+port                         root.u_ber_counter.i_symb_hat
+port                         root.u_ber_counter.i_symb_ref
+port                         root.u_ber_counter.o_ber_value
+port                         root.u_ber_counter.o_n_bits
+port                         root.u_ber_counter.o_n_errors
*variable_unsigned_long       root.u_ber_counter.phase
-register                     root.u_ber_counter.r_ber_value
*variable_double              root.u_ber_counter.r_ber_value.i
*variable_double              root.u_ber_counter.r_ber_value.o
-register                     root.u_ber_counter.r_delay_comp
*variable_cpx.double          root.u_ber_counter.r_delay_comp.i
*variable_cpx.double          root.u_ber_counter.r_delay_comp.o
-register                     root.u_ber_counter.r_n_bits
*variable_unsigned_long       root.u_ber_counter.r_n_bits.i
*variable_unsigned_long       root.u_ber_counter.r_n_bits.o
-register                     root.u_ber_counter.r_n_errors
*variable_unsigned_long       root.u_ber_counter.r_n_errors.i
*variable_unsigned_long       root.u_ber_counter.r_n_errors.o
*variable_bool                root.u_ber_counter.valid_phase
-module                       root.u_downsampler
+port                         root.u_downsampler.i_clock
+port                         root.u_downsampler.i_n_ovr
+port                         root.u_downsampler.i_signal
*variable_unsigned_long       root.u_downsampler.n_ovr
+port                         root.u_downsampler.o_signal
*variable_unsigned_long       root.u_downsampler.phase
-register                     root.u_downsampler.r_counter
*variable_unsigned_long       root.u_downsampler.r_counter.i
*variable_unsigned_long       root.u_downsampler.r_counter.o
-register                     root.u_downsampler.r_out
*variable_cpx.double          root.u_downsampler.r_out.i
*variable_cpx.double          root.u_downsampler.r_out.o
-module                       root.u_slicer
*variable_cpx.double          root.u_slicer.decision
*variable_cpx.double          root.u_slicer.error
+port                         root.u_slicer.i_signal
*variable_double              root.u_slicer.k
*variable_unsigned_long       root.u_slicer.m_qam
+port                         root.u_slicer.o_error
+port                         root.u_slicer.o_signal
-module                       root.u_symbol_gen
*variable_unsigned_long       root.u_symbol_gen.k_qam
*variable_unsigned_long       root.u_symbol_gen.m_qam
+port                         root.u_symbol_gen.o_symb_ref
+port                         root.u_symbol_gen.o_symb_tx
*variable_double              root.u_symbol_gen.p_qam
*variable_double              root.u_symbol_gen.p_tx
-register                     root.u_symbol_gen.r_symb_ref
*variable_cpx.double          root.u_symbol_gen.r_symb_ref.i
*variable_cpx.double          root.u_symbol_gen.r_symb_ref.o
-register                     root.u_symbol_gen.r_symb_tx
*variable_cpx.double          root.u_symbol_gen.r_symb_tx.i
*variable_cpx.double          root.u_symbol_gen.r_symb_tx.o
*variable_int                 root.u_symbol_gen.seed
-module                       root.u_upsampler
+port                         root.u_upsampler.i_clock
+port                         root.u_upsampler.i_n_ovr
+port                         root.u_upsampler.i_signal
*variable_unsigned_long       root.u_upsampler.n_ovr
+port                         root.u_upsampler.o_signal
*variable_unsigned_long       root.u_upsampler.phase
-register                     root.u_upsampler.r_counter
*variable_unsigned_long       root.u_upsampler.r_counter.i
*variable_unsigned_long       root.u_upsampler.r_counter.o
-register                     root.u_upsampler.r_out
*variable_cpx.double          root.u_upsampler.r_out.i
*variable_cpx.double          root.u_upsampler.r_out.o
