{
  "creator": "Yosys 0.9+3911 (open-tool-forge build) (git sha1 127484e6, clang 11.0.3 )",
  "modules": {
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2032.1-2316.10"
      },
      "parameter_default_values": {
        "ASYNC_SR": "0",
        "CARRY_ENABLE": "0",
        "CIN_CONST": "0",
        "CIN_SET": "0",
        "DFF_ENABLE": "0",
        "LUT_INIT": "0000000000000000",
        "NEG_CLK": "0",
        "SET_NORESET": "0"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "$specify$255": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001010101",
            "T_FALL_TYP": "00000000000000000000000001011110",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001100101",
            "T_RISE_TYP": "00000000000000000000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2127.2-2127.43"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$256": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000101101001",
            "T_RISE_TYP": "00000000000000000000000110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2129.2-2129.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$257": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000101101101",
            "T_RISE_MIN": "00000000000000000000000100100101",
            "T_RISE_TYP": "00000000000000000000000101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2131.2-2131.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$258": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011000101",
            "T_FALL_TYP": "00000000000000000000000011011010",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000011010001",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2133.2-2133.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$259": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000101000001",
            "T_RISE_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2135.2-2135.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$260": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000101000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2137.2-2137.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$261": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000001101011",
            "T_FALL_TYP": "00000000000000000000000001110110",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000010111010",
            "T_RISE_TYP": "00000000000000000000000011001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2139.2-2139.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$262": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000100011010",
            "T_FALL_TYP": "00000000000000000000000100111000",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000100110000",
            "T_RISE_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2141.2-2141.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$263": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2143.2-2143.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$264": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2145.2-2145.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$265": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000011011100",
            "T_FALL_TYP": "00000000000000000000000011110011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000011010110",
            "T_RISE_TYP": "00000000000000000000000011101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2147.2-2147.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$266": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000000110110010",
            "T_FALL_TYP": "00000000000000000000000111100000",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000000110110010",
            "T_RISE_TYP": "00000000000000000000000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2149.2-2149.59"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$267": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000000111100010",
            "T_FALL_TYP": "00000000000000000000001000010101",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000000111100010",
            "T_RISE_TYP": "00000000000000000000001000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2151.2-2151.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$268": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2153.2-2153.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$269": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2155.2-2155.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$270": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2156.2-2156.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$271": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2157.2-2157.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$272": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2159.2-2159.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$273": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2161.2-2161.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$274": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2162.2-2162.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$275": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2163.2-2163.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$276": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2165.2-2165.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$277": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2167.2-2167.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$278": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2168.2-2168.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$279": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2169.2-2169.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$280": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2171.2-2171.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$281": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2173.2-2173.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$282": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2174.2-2174.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$283": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2175.2-2175.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$284": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2177.2-2177.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$285": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2179.2-2179.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$286": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2181.2-2181.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$287": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2183.2-2183.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$288": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2184.2-2184.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$289": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2185.2-2185.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2033.34-2033.37"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2033.24-2033.27"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2033.29-2033.32"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2036.9-2036.13"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2033.8-2033.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2033.12-2033.14"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2033.16-2033.18"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2033.20-2033.22"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2034.9-2034.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2035.9-2035.10"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2033.39-2033.41"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3063.1-3398.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "NEG_CLK_R": "0",
        "NEG_CLK_W": "0",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.135-3069.141"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.127-3069.133"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.54-3069.61"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.45-3069.52"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.36-3069.43"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.27-3069.34"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.18-3069.25"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.9-3069.16"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.119-3069.125"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.111-3069.117"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.103-3069.109"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.95-3069.101"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.87-3069.93"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.79-3069.85"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.71-3069.77"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.63-3069.69"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.100-3066.107"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.91-3066.98"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.9-3066.17"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.82-3066.89"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.73-3066.80"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.64-3066.71"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.55-3066.62"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.46-3066.53"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.37-3066.44"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.28-3066.35"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.19-3066.26"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3065.9-3065.13"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3065.15-3065.20"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.150-3064.157"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.141-3064.148"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.59-3064.67"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.49-3064.57"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.39-3064.47"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.29-3064.37"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.19-3064.27"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.9-3064.17"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.132-3064.139"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.123-3064.130"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.114-3064.121"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.105-3064.112"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.96-3064.103"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.87-3064.94"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.78-3064.85"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.69-3064.76"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3065.22-3065.24"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.100-3068.107"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.91-3068.98"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.9-3068.17"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.82-3068.89"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.73-3068.80"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.64-3068.71"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.55-3068.62"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.46-3068.53"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.37-3068.44"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.28-3068.35"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.19-3068.26"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3067.9-3067.13"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3067.15-3067.20"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.150-3070.157"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.141-3070.148"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.59-3070.67"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.49-3070.57"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.39-3070.47"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.29-3070.37"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.19-3070.27"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.9-3070.17"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.132-3070.139"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.123-3070.130"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.114-3070.121"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.105-3070.112"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.96-3070.103"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.87-3070.94"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.78-3070.85"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.69-3070.76"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3067.22-3067.24"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:212.1-244.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213$294": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213.15-213.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213$296": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213.29-213.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 5 ],
            "Y": [ 8 ]
          }
        },
        "$logic_or$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213$295": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213.30-213.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$logic_or$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213$297": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213.14-213.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 8 ],
            "Y": [ 2 ]
          }
        },
        "$specify$134": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001101001",
            "T_FALL_TYP": "00000000000000000000000001101001",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001111110",
            "T_RISE_TYP": "00000000000000000000000001111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:217.3-217.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$135": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011110101",
            "T_FALL_TYP": "00000000000000000000000011110101",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:219.3-219.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$136": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000010000101",
            "T_FALL_TYP": "00000000000000000000000010000101",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000011100111",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:221.3-221.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213$294_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213.15-213.23"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213$296_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213.29-213.45"
          }
        },
        "$logic_or$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213$295_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213.30-213.38"
          }
        },
        "$logic_or$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213$297_Y": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213.14-213.46"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:212.43-212.45"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:212.25-212.27"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:212.35-212.37"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:212.39-212.41"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:249.1-282.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$procdff$573": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:253.2-254.10"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 4 ],
            "Q": [ 2 ]
          }
        },
        "$specify$137": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:259.3-259.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$138": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:261.3-261.32"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 4 ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:253.2-254.10"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:251.8-251.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:251.11-251.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:250.13-250.14"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:285.1-325.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$procdff$572": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:289.2-291.11"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 6 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$552": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:290.7-290.8|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:290.3-291.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 5 ],
            "S": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$specify$139": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:296.3-296.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$140": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:298.3-298.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$141": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:300.3-300.39"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:289.2-291.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$procmux$552_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "$procmux$553_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:287.8-287.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:287.14-287.15"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:287.11-287.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:286.13-286.14"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:618.1-690.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645$323": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645.7-645.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645$322": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645.12-645.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$procdff$566": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:622.2-626.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 5 ],
            "CLK": [ 3 ],
            "D": [ 9 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$539": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:625.12-625.13|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:625.8-626.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 6 ],
            "S": [ 4 ],
            "Y": [ 9 ]
          }
        },
        "$specify$163": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:631.3-631.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$164": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:633.3-633.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$165": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:635.3-635.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$166": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:640.3-640.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 5 ],
            "SRC": [ 5 ]
          }
        },
        "$specify$167": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645.3-645.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 8 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:622.2-626.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645$323_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645.7-645.14"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645$322_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645.12-645.14"
          }
        },
        "$procmux$539_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "$procmux$540_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:620.8-620.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:620.17-620.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:620.11-620.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:619.13-619.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:620.14-620.15"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:749.1-821.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776$334": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776.7-776.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776$333": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776.12-776.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$procdff$564": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:753.2-757.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 5 ],
            "CLK": [ 3 ],
            "D": [ 9 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$532": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:756.12-756.13|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:756.8-757.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 6 ],
            "S": [ 4 ],
            "Y": [ 9 ]
          }
        },
        "$specify$173": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:762.3-762.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$174": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:764.3-764.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$175": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:766.3-766.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$176": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:771.3-771.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 5 ],
            "SRC": [ 5 ]
          }
        },
        "$specify$177": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776.3-776.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 8 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:753.2-757.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776$334_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776.7-776.14"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776$333_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776.12-776.14"
          }
        },
        "$procmux$532_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "$procmux$533_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:751.8-751.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:751.17-751.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:751.11-751.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:750.13-750.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:751.14-751.15"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:562.1-615.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577$316": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577.27-577.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:583$317": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:583.7-583.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584$319": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584.7-584.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577$315": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577.32-577.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584$318": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584.12-584.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 10 ]
          }
        },
        "$procdff$567": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:566.2-572.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 12 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$542": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:568.8-568.9|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:568.4-571.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ "0" ],
            "S": [ 5 ],
            "Y": [ 13 ]
          }
        },
        "$procmux$544": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:567.7-567.8|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:567.3-572.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 13 ],
            "S": [ 4 ],
            "Y": [ 12 ]
          }
        },
        "$specify$158": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577.3-577.47"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 8 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$159": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:579.3-579.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$160": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:581.3-581.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$161": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:583.3-583.48"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ 9 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$162": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584.3-584.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 11 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:566.2-572.6"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577$316_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577.27-577.34"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:583$317_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:583.7-583.14"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584$319_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584.7-584.14"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577$315_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577.32-577.34"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584$318_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584.12-584.14"
          }
        },
        "$procmux$542_Y": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "$procmux$543_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$544_Y": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "$procmux$545_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:564.8-564.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:564.17-564.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:564.11-564.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:563.13-563.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:564.14-564.15"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:693.1-746.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708$327": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708.27-708.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:714$328": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:714.7-714.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715$330": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715.7-715.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708$326": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708.32-708.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715$329": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715.12-715.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 10 ]
          }
        },
        "$procdff$565": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:697.2-703.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 12 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$535": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:699.8-699.9|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:699.4-702.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ "1" ],
            "S": [ 5 ],
            "Y": [ 13 ]
          }
        },
        "$procmux$537": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:698.7-698.8|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:698.3-703.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 13 ],
            "S": [ 4 ],
            "Y": [ 12 ]
          }
        },
        "$specify$168": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708.3-708.47"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 8 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$169": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:710.3-710.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$170": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:712.3-712.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$171": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:714.3-714.48"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ 9 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$172": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715.3-715.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 11 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:697.2-703.6"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708$327_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708.27-708.34"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:714$328_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:714.7-714.14"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715$330_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715.7-715.14"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708$326_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708.32-708.34"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715$329_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715.12-715.14"
          }
        },
        "$procmux$535_Y": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "$procmux$536_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$537_Y": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "$procmux$538_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:695.8-695.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:695.17-695.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:695.11-695.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:694.13-694.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:695.14-695.15"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:826.1-859.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$procdff$563": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:830.2-831.10"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 4 ],
            "Q": [ 2 ]
          }
        },
        "$specify$178": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:836.3-836.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$179": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:838.3-838.32"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 4 ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:830.2-831.10"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:828.8-828.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:828.11-828.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:827.13-827.14"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:862.1-902.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$procdff$562": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:866.2-868.11"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 6 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$530": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:867.7-867.8|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:867.3-868.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 5 ],
            "S": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$specify$180": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:873.3-873.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$181": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:875.3-875.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$182": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:877.3-877.39"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:866.2-868.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$procmux$530_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "$procmux$531_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:864.8-864.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:864.14-864.15"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:864.11-864.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:863.13-863.14"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1195.1-1267.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222$361": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222.7-1222.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222$360": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222.12-1222.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$procdff$556": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1199.2-1203.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 5 ],
            "CLK": [ 3 ],
            "D": [ 9 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$517": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1202.12-1202.13|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1202.8-1203.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 6 ],
            "S": [ 4 ],
            "Y": [ 9 ]
          }
        },
        "$specify$204": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1208.3-1208.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$205": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1210.3-1210.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$206": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000100001110000",
            "T_LIMIT_MIN": "00000000000000000000100001110000",
            "T_LIMIT_TYP": "00000000000000000000100001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1212.3-1212.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$207": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1217.3-1217.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 5 ],
            "SRC": [ 5 ]
          }
        },
        "$specify$208": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222.3-1222.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 8 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1199.2-1203.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222$361_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222.7-1222.14"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222$360_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222.12-1222.14"
          }
        },
        "$procmux$517_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "$procmux$518_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1197.8-1197.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1197.17-1197.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1197.11-1197.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1196.13-1196.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1197.14-1197.15"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1326.1-1399.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354$372": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354.7-1354.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354$371": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354.12-1354.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$procdff$554": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1330.2-1334.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 5 ],
            "CLK": [ 3 ],
            "D": [ 9 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$510": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1333.12-1333.13|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1333.8-1334.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 6 ],
            "S": [ 4 ],
            "Y": [ 9 ]
          }
        },
        "$specify$214": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1339.3-1339.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$215": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1341.3-1341.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$216": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1343.3-1343.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$217": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1348.9-1348.31"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 5 ],
            "SRC": [ 5 ]
          }
        },
        "$specify$218": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354.3-1354.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 8 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1330.2-1334.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354$372_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354.7-1354.14"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354$371_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354.12-1354.14"
          }
        },
        "$procmux$510_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "$procmux$511_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1328.8-1328.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1328.17-1328.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1328.11-1328.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1327.13-1327.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1328.14-1328.15"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1139.1-1192.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154$354": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154.27-1154.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1160$355": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1160.7-1160.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161$357": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161.7-1161.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154$353": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154.32-1154.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161$356": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161.12-1161.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 10 ]
          }
        },
        "$procdff$557": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1143.2-1149.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 12 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$520": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1145.8-1145.9|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1145.4-1148.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ "0" ],
            "S": [ 5 ],
            "Y": [ 13 ]
          }
        },
        "$procmux$522": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1144.7-1144.8|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1144.3-1149.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 13 ],
            "S": [ 4 ],
            "Y": [ 12 ]
          }
        },
        "$specify$199": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154.3-1154.47"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 8 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$200": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1156.3-1156.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$201": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1158.3-1158.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$202": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1160.3-1160.48"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ 9 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$203": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161.3-1161.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 11 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1143.2-1149.6"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154$354_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154.27-1154.34"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1160$355_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1160.7-1160.14"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161$357_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161.7-1161.14"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154$353_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154.32-1154.34"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161$356_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161.12-1161.14"
          }
        },
        "$procmux$520_Y": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "$procmux$521_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$522_Y": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "$procmux$523_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1141.8-1141.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1141.17-1141.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1141.11-1141.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1140.13-1140.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1141.14-1141.15"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1270.1-1323.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285$365": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285.27-1285.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1291$366": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1291.7-1291.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292$368": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292.7-1292.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285$364": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285.32-1285.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292$367": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292.12-1292.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 10 ]
          }
        },
        "$procdff$555": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1274.2-1280.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 12 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$513": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1276.8-1276.9|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1276.4-1279.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ "1" ],
            "S": [ 5 ],
            "Y": [ 13 ]
          }
        },
        "$procmux$515": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1275.7-1275.8|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1275.3-1280.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 13 ],
            "S": [ 4 ],
            "Y": [ 12 ]
          }
        },
        "$specify$209": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285.3-1285.47"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 8 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$210": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1287.3-1287.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$211": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1289.3-1289.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$212": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1291.3-1291.48"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ 9 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$213": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292.3-1292.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 11 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1274.2-1280.6"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285$365_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285.27-1285.34"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1291$366_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1291.7-1291.14"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292$368_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292.7-1292.14"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285$364_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285.32-1285.34"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292$367_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292.12-1292.14"
          }
        },
        "$procmux$513_Y": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "$procmux$514_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$515_Y": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "$procmux$516_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1272.8-1272.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1272.17-1272.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1272.11-1272.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1271.13-1271.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1272.14-1272.15"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:953.1-1019.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:978$344": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:978.7-978.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$560": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:957.2-961.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4 ],
            "CLK": [ 3 ],
            "D": [ 5 ],
            "Q": [ 2 ]
          }
        },
        "$specify$187": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:966.3-966.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$188": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:968.3-968.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$189": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:973.3-973.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 4 ]
          }
        },
        "$specify$190": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:978.3-978.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:957.2-961.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:978$344_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:978.7-978.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:955.8-955.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:955.14-955.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:954.13-954.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:955.11-955.12"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1070.1-1136.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1095$350": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1095.7-1095.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$558": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1074.2-1078.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4 ],
            "CLK": [ 3 ],
            "D": [ 5 ],
            "Q": [ 2 ]
          }
        },
        "$specify$195": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1083.3-1083.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$196": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1085.3-1085.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$197": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1090.3-1090.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 4 ]
          }
        },
        "$specify$198": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1095.3-1095.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1074.2-1078.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1095$350_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1095.7-1095.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1072.8-1072.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1072.14-1072.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1071.13-1071.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1072.11-1072.12"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:905.1-950.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:923$341": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:923.7-923.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$561": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:909.2-913.11"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 7 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$528": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:910.7-910.8|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:910.3-913.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ "0" ],
            "S": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$specify$183": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:918.3-918.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$184": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:920.3-920.29"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$185": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:922.3-922.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$186": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:923.3-923.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:909.2-913.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:923$341_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:923.7-923.9"
          }
        },
        "$procmux$528_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$procmux$529_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:907.8-907.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:907.14-907.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:906.13-906.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:907.11-907.12"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1022.1-1067.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1040$347": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1040.7-1040.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$559": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1026.2-1030.11"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 7 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$525": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1027.7-1027.8|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1027.3-1030.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ "1" ],
            "S": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$specify$191": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1035.3-1035.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$192": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1037.3-1037.29"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$193": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1039.3-1039.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$194": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1040.3-1040.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1026.2-1030.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1040$347_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1040.7-1040.9"
          }
        },
        "$procmux$525_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$procmux$526_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1024.8-1024.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1024.14-1024.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1023.13-1023.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1024.11-1024.12"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:376.1-442.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:401$306": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:401.7-401.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$570": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:380.2-384.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4 ],
            "CLK": [ 3 ],
            "D": [ 5 ],
            "Q": [ 2 ]
          }
        },
        "$specify$146": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:389.3-389.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$147": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:391.3-391.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$148": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:396.3-396.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 4 ]
          }
        },
        "$specify$149": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:401.3-401.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:380.2-384.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:401$306_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:401.7-401.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:378.8-378.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:378.14-378.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:377.13-377.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:378.11-378.12"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:493.1-559.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:518$312": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:518.7-518.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$568": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:497.2-501.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4 ],
            "CLK": [ 3 ],
            "D": [ 5 ],
            "Q": [ 2 ]
          }
        },
        "$specify$154": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:506.3-506.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$155": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:508.3-508.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$156": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:513.3-513.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 4 ]
          }
        },
        "$specify$157": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:518.3-518.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:497.2-501.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:518$312_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:518.7-518.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:495.8-495.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:495.14-495.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:494.13-494.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:495.11-495.12"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:328.1-373.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:346$303": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:346.7-346.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$571": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:332.2-336.11"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 7 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$550": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:333.7-333.8|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:333.3-336.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ "0" ],
            "S": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$specify$142": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:341.3-341.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$143": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:343.3-343.29"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$144": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:345.3-345.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$145": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:346.3-346.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:332.2-336.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:346$303_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:346.7-346.9"
          }
        },
        "$procmux$550_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$procmux$551_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:330.8-330.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:330.14-330.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:329.13-329.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:330.11-330.12"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:445.1-490.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:463$309": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:463.7-463.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$569": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:449.2-453.11"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 7 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$547": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:450.7-450.8|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:450.3-453.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ "1" ],
            "S": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$specify$150": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:458.3-458.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$151": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:460.3-460.29"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$152": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:462.3-462.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$153": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:463.3-463.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:449.2-453.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:463$309_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:463.7-463.9"
          }
        },
        "$procmux$547_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$procmux$548_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:447.8-447.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:447.14-447.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:446.13-446.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:447.11-447.12"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2752.1-2756.10"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2753.8-2753.16"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2754.9-2754.18"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:152.1-162.10"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:154.9-154.29"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:153.9-153.37"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:113.1-150.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:117.9-117.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:123.9-123.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:124.9-124.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:121.9-121.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:122.9-122.16"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:115.9-115.29"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:118.9-118.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:116.9-116.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:119.9-119.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:120.9-120.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:114.9-114.20"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2560.1-2577.10"
      },
      "parameter_default_values": {
        "CLKHF_DIV": "0b00",
        "TRIM_EN": "0b0"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2573.9-2573.14"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2572.8-2572.15"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2571.8-2571.15"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2561.8-2561.13"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2562.8-2562.13"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2563.8-2563.13"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2564.8-2564.13"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2565.8-2565.13"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2566.8-2566.13"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2567.8-2567.13"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2568.8-2568.13"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2569.8-2569.13"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2570.8-2570.13"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2629.1-2669.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0001",
        "I2C_SLAVE_INIT_ADDR": "0b1111100001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2660.9-2660.15"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2661.9-2661.16"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2659.9-2659.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2640.9-2640.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2639.9-2639.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2638.9-2638.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2637.9-2637.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2636.9-2636.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2635.9-2635.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2634.9-2634.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2633.9-2633.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2630.9-2630.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2648.9-2648.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2647.9-2647.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2646.9-2646.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2645.9-2645.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2644.9-2644.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2643.9-2643.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2642.9-2642.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2641.9-2641.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2658.9-2658.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2657.9-2657.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2656.9-2656.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2655.9-2655.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2654.9-2654.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2653.9-2653.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2652.9-2652.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2651.9-2651.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2631.9-2631.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2632.9-2632.15"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2649.9-2649.13"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2662.9-2662.13"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2663.9-2663.14"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2650.9-2650.13"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2664.9-2664.13"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2665.9-2665.14"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:7.1-111.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:10.9-10.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:16.9-16.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:17.9-17.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:14.9-14.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:15.9-15.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:11.9-11.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:9.9-9.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:12.9-12.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:13.9-13.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:8.9-8.20"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2758.1-2825.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0",
        "WEAK_PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2761.9-2761.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2767.9-2767.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2768.9-2768.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2765.9-2765.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2766.9-2766.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2762.9-2762.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2760.9-2760.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2763.9-2763.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2764.9-2764.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2759.9-2759.20"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2769.9-2769.15"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2770.9-2770.20"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2827.1-2889.10"
      },
      "parameter_default_values": {
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2830.9-2830.20"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2837.9-2837.13"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2836.9-2836.13"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2835.9-2835.14"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2834.9-2834.14"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2831.9-2831.17"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2829.9-2829.24"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2832.9-2832.18"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2833.9-2833.21"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2828.9-2828.19"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2726.1-2749.10"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2740.8-2740.17"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2739.8-2739.17"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2738.8-2738.17"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2737.8-2737.17"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2728.8-2728.15"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2727.8-2727.14"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2736.8-2736.16"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2735.8-2735.16"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2734.8-2734.16"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2733.8-2733.16"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2732.8-2732.16"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2731.8-2731.16"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2730.8-2730.16"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2729.8-2729.16"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2741.8-2741.15"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2742.8-2742.15"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2747.9-2747.15"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2743.8-2743.15"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2744.9-2744.16"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2745.9-2745.16"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2746.9-2746.16"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2605.1-2609.10"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2606.8-2606.10"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2607.9-2607.14"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2580.1-2585.10"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2583.9-2583.14"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2582.8-2582.15"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2581.8-2581.15"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "whitebox": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:167.1-209.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "0000000000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$specify$130": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000110000010",
            "T_FALL_TYP": "00000000000000000000000110000010",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000111000001",
            "T_RISE_TYP": "00000000000000000000000111000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:176.3-176.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$131": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000101111011",
            "T_FALL_TYP": "00000000000000000000000101111011",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000110010000",
            "T_RISE_TYP": "00000000000000000000000110010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:178.3-178.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$132": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000101011111",
            "T_FALL_TYP": "00000000000000000000000101011111",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000101111011",
            "T_RISE_TYP": "00000000000000000000000101111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:180.3-180.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$133": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000100100000",
            "T_FALL_TYP": "00000000000000000000000100100000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000100111100",
            "T_RISE_TYP": "00000000000000000000000100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:182.3-182.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$ternary$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:169$290": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:169.18-169.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 6 ],
            "Y": [ 7, 8, 9, 10, 11, 12, 13, 14 ]
          }
        },
        "$ternary$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:170$291": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:170.18-170.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8, 9, 10 ],
            "B": [ 11, 12, 13, 14 ],
            "S": [ 5 ],
            "Y": [ 15, 16, 17, 18 ]
          }
        },
        "$ternary$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:171$292": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:171.18-171.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15, 16 ],
            "B": [ 17, 18 ],
            "S": [ 4 ],
            "Y": [ 19, 20 ]
          }
        },
        "$ternary$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:172$293": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:172.13-172.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "B": [ 20 ],
            "S": [ 3 ],
            "Y": [ 2 ]
          }
        }
      },
      "netnames": {
        "$ternary$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:169$290_Y": {
          "hide_name": 1,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:169.18-169.53"
          }
        },
        "$ternary$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:170$291_Y": {
          "hide_name": 1,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:170.18-170.53"
          }
        },
        "$ternary$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:171$292_Y": {
          "hide_name": 1,
          "bits": [ 19, 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:171.18-171.53"
          }
        },
        "$ternary$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:172$293_Y": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:172.13-172.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:167.33-167.35"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:167.37-167.39"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:167.41-167.43"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:167.45-167.47"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:167.24-167.25"
          }
        },
        "s1": {
          "hide_name": 0,
          "bits": [ 19, 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:171.13-171.15"
          }
        },
        "s2": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:170.13-170.15"
          }
        },
        "s3": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:169.13-169.15"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2892.1-3060.10"
      },
      "parameter_default_values": {
        "A_REG": "0",
        "A_SIGNED": "0",
        "BOTADDSUB_CARRYSELECT": "00",
        "BOTADDSUB_LOWERINPUT": "00",
        "BOTADDSUB_UPPERINPUT": "0",
        "BOTOUTPUT_SELECT": "00",
        "BOT_8x8_MULT_REG": "0",
        "B_REG": "0",
        "B_SIGNED": "0",
        "C_REG": "0",
        "D_REG": "0",
        "MODE_8x8": "0",
        "NEG_TRIGGER": "0",
        "PIPELINE_16x16_MULT_REG1": "0",
        "PIPELINE_16x16_MULT_REG2": "0",
        "TOPADDSUB_CARRYSELECT": "00",
        "TOPADDSUB_LOWERINPUT": "00",
        "TOPADDSUB_UPPERINPUT": "0",
        "TOPOUTPUT_SELECT": "00",
        "TOP_8x8_MULT_REG": "0"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2894.18-2894.19"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2901.12-2901.19"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2903.13-2903.20"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2899.19-2899.28"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2899.8-2899.17"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2895.8-2895.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2894.21-2894.22"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2895.15-2895.20"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2894.15-2894.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2893.13-2893.15"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2895.22-2895.27"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2901.8-2901.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2893.8-2893.11"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2903.9-2903.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2894.24-2894.25"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2895.29-2895.34"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2896.17-2896.24"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2896.8-2896.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2902.16-2902.17"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2900.18-2900.26"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2900.8-2900.16"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2898.18-2898.26"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2898.8-2898.16"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2897.17-2897.24"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2897.8-2897.15"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2901.21-2901.30"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2903.22-2903.32"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2417.1-2449.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2426.10-2426.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2424.16-2424.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2423.10-2423.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2428.10-2428.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2425.10-2425.14"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2419.10-2419.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2421.10-2421.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2420.10-2420.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2422.10-2422.23"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2418.10-2418.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2427.10-2427.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2431.10-2431.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2430.10-2430.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2429.10-2429.13"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2452.1-2484.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "00",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2461.10-2461.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2459.16-2459.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2458.10-2458.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2463.10-2463.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2460.10-2460.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2453.10-2453.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2454.10-2454.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2456.10-2456.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2455.10-2455.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2457.10-2457.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2462.10-2462.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2466.10-2466.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2465.10-2465.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2464.10-2464.13"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2383.1-2414.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2392.10-2392.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2390.16-2390.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2389.10-2389.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2394.10-2394.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2391.10-2391.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2384.10-2384.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2385.10-2385.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2387.10-2387.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2386.10-2386.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2388.10-2388.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2393.10-2393.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2397.10-2397.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2396.10-2396.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2395.10-2395.13"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2321.1-2349.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2328.10-2328.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2326.16-2326.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2325.10-2325.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2330.10-2330.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2327.10-2327.14"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2323.10-2323.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2324.10-2324.22"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2322.10-2322.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2329.10-2329.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2333.10-2333.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2332.10-2332.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2331.10-2331.13"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2352.1-2380.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2359.10-2359.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2357.16-2357.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2356.10-2356.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2361.10-2361.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2358.10-2358.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2353.10-2353.20"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2354.10-2354.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2355.10-2355.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2360.10-2360.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2364.10-2364.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2363.10-2363.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2362.10-2362.13"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1403.1-1635.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1572$374": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1572.33-1572.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1574$375": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1574.34-1574.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1580$376": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1580.34-1580.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1584$377": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1584.34-1584.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$219": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1572.3-1572.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$220": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1574.3-1574.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$221": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1576.3-1576.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$222": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1578.3-1578.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$223": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1580.3-1580.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$224": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1582.3-1582.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$225": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1584.3-1584.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$226": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1586.3-1586.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$227": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1588.3-1588.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1572$374_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1572.33-1572.44"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1574$375_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1574.34-1574.45"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1580$376_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1580.34-1580.45"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1584$377_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1584.34-1584.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1409.16-1409.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1406.16-1406.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1405.16-1405.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1405.22-1405.27"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1404.16-1404.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1405.29-1405.31"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1408.16-1408.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1407.16-1407.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1407.22-1407.27"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1409.22-1409.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1407.29-1407.31"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1637.1-1766.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1703$378": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1703.33-1703.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1705$379": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1705.35-1705.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1711$380": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1711.34-1711.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1715$381": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1715.34-1715.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$228": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1703.3-1703.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$229": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1705.3-1705.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$230": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1707.3-1707.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$231": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1709.3-1709.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$232": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1711.3-1711.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$233": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1713.3-1713.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$234": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1715.3-1715.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$235": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1717.3-1717.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$236": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1719.3-1719.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1703$378_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1703.33-1703.44"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1705$379_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1705.35-1705.46"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1711$380_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1711.34-1711.45"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1715$381_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1715.34-1715.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1643.16-1643.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1640.16-1640.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1639.23-1639.28"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1639.16-1639.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1638.16-1638.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1639.30-1639.32"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1642.16-1642.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1641.16-1641.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1641.22-1641.27"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1643.22-1643.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1641.29-1641.31"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1899.1-2028.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1965$386": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1965.34-1965.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1967$387": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1967.35-1967.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1973$388": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1973.35-1973.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1977$389": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1977.35-1977.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$246": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1965.3-1965.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$247": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1967.3-1967.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$248": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1969.3-1969.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$249": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1971.3-1971.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$250": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1973.3-1973.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$251": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1975.3-1975.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$252": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1977.3-1977.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$253": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1979.3-1979.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$254": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1981.3-1981.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1965$386_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1965.34-1965.45"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1967$387_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1967.35-1967.46"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1973$388_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1973.35-1973.46"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1977$389_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1977.35-1977.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1905.16-1905.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1902.16-1902.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1901.23-1901.28"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1901.16-1901.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1900.16-1900.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1901.30-1901.32"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1904.16-1904.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1903.23-1903.28"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1903.16-1903.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1905.22-1905.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1903.30-1903.32"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1768.1-1897.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1834$382": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1834.34-1834.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1836$383": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1836.34-1836.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1842$384": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1842.35-1842.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1846$385": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1846.35-1846.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$237": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1834.3-1834.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$238": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1836.3-1836.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$239": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1838.3-1838.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$240": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1840.3-1840.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$241": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1842.3-1842.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$242": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1844.3-1844.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$243": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1846.3-1846.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$244": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1848.3-1848.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$245": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1850.3-1850.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1834$382_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1834.34-1834.45"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1836$383_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1836.34-1836.45"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1842$384_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1842.35-1842.46"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1846$385_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1846.35-1846.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1774.16-1774.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1771.16-1771.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1770.16-1770.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1770.22-1770.27"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1769.16-1769.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1770.29-1770.31"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1773.16-1773.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1772.23-1772.28"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1772.16-1772.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1774.22-1774.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1772.30-1772.32"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2588.1-2602.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2589.8-2589.14"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2594.9-2594.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2591.8-2591.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2595.9-2595.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2592.8-2592.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2596.9-2596.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2593.8-2593.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2590.8-2590.16"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2612.1-2626.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2618.9-2618.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2614.8-2614.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2619.9-2619.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2615.8-2615.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2620.9-2620.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2616.8-2616.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2613.8-2613.16"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2617.8-2617.13"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2672.1-2723.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0000"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2716.9-2716.15"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2715.9-2715.15"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2714.9-2714.15"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2713.9-2713.15"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2720.9-2720.16"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2719.9-2719.16"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2718.9-2718.16"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2717.9-2717.16"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2692.9-2692.11"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2709.9-2709.11"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2710.9-2710.12"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2704.9-2704.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2683.9-2683.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2682.9-2682.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2681.9-2681.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2680.9-2680.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2679.9-2679.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2678.9-2678.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2677.9-2677.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2676.9-2676.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2673.9-2673.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2691.9-2691.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2690.9-2690.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2689.9-2689.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2688.9-2688.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2687.9-2687.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2686.9-2686.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2685.9-2685.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2684.9-2684.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2703.9-2703.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2702.9-2702.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2701.9-2701.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2700.9-2700.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2699.9-2699.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2698.9-2698.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2697.9-2697.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2696.9-2696.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2674.9-2674.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2675.9-2675.15"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2694.9-2694.13"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2711.9-2711.13"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2712.9-2712.14"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2695.9-2695.14"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2693.9-2693.11"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2707.9-2707.11"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2708.9-2708.12"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2705.9-2705.15"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2706.9-2706.16"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2496.1-2557.10"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2497.15-2497.22"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2500.14-2500.24"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2500.26-2500.31"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2498.15-2498.21"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2501.20-2501.27"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2499.14-2499.22"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2500.49-2500.57"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2500.42-2500.47"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2500.33-2500.40"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2500.8-2500.12"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2489.1-2494.10"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2490.8-2490.12"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2492.8-2492.10"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2491.8-2491.10"
          }
        }
      }
    },
    "note2freq": {
      "attributes": {
        "top": "00000000000000000000000000000001"
      },
      "ports": {
        "midi_note": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8 ]
        },
        "rate": {
          "direction": "output",
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, "0" ]
        }
      },
      "cells": {
        "rate_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 24 ],
            "I1": [ 25 ],
            "I2": [ 26 ],
            "I3": [ 27 ],
            "O": [ 18 ]
          }
        },
        "rate_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 28 ],
            "I1": [ 29 ],
            "I2": [ 30 ],
            "I3": [ 31 ],
            "O": [ 14 ]
          }
        },
        "rate_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 32 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 16 ]
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 36 ],
            "I1": [ 37 ],
            "I2": [ 38 ],
            "I3": [ 39 ],
            "O": [ 35 ]
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 41 ],
            "I2": [ 42 ],
            "I3": [ 43 ],
            "O": [ 34 ]
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 44 ],
            "I1": [ 45 ],
            "I2": [ 46 ],
            "I3": [ 42 ],
            "O": [ 47 ]
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 48 ],
            "I1": [ 49 ],
            "I2": [ 23 ],
            "I3": [ 50 ],
            "O": [ 43 ]
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 51 ],
            "I2": [ 52 ],
            "I3": [ 53 ],
            "O": [ 42 ]
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 54 ],
            "I3": [ 55 ],
            "O": [ 48 ]
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 40 ],
            "I3": [ 56 ],
            "O": [ 50 ]
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2 ],
            "I1": [ 57 ],
            "I2": [ 58 ],
            "I3": [ 59 ],
            "O": [ 33 ]
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 40 ],
            "I2": [ 60 ],
            "I3": [ 61 ],
            "O": [ 59 ]
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 51 ],
            "I3": [ 63 ],
            "O": [ 61 ]
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 64 ],
            "I1": [ 65 ],
            "I2": [ 41 ],
            "I3": [ 53 ],
            "O": [ 66 ]
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 67 ],
            "I1": [ 68 ],
            "I2": [ 69 ],
            "I3": [ 70 ],
            "O": [ 32 ]
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 71 ],
            "I1": [ 72 ],
            "I2": [ 73 ],
            "I3": [ 74 ],
            "O": [ 69 ]
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 74 ],
            "I3": [ 75 ],
            "O": [ 76 ]
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 44 ],
            "I3": [ 54 ],
            "O": [ 77 ]
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 54 ],
            "I1": [ 78 ],
            "I2": [ 72 ],
            "I3": [ 60 ],
            "O": [ 79 ]
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 80 ],
            "I2": [ 72 ],
            "I3": [ 55 ],
            "O": [ 81 ]
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 82 ],
            "I3": [ 63 ],
            "O": [ 74 ]
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 51 ],
            "I1": [ 83 ],
            "I2": [ 52 ],
            "I3": [ 63 ],
            "O": [ 75 ]
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 84 ],
            "I1": [ 85 ],
            "I2": [ 36 ],
            "I3": [ 75 ],
            "O": [ 86 ]
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 83 ],
            "I3": [ 40 ],
            "O": [ 36 ]
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 63 ],
            "I3": [ 71 ],
            "O": [ 85 ]
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 45 ],
            "I2": [ 40 ],
            "I3": [ 87 ],
            "O": [ 39 ]
          }
        },
        "rate_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 89 ],
            "I2": [ 90 ],
            "I3": [ 91 ],
            "O": [ 15 ]
          }
        },
        "rate_SB_LUT4_O_11_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 92 ],
            "I3": [ 93 ],
            "O": [ 91 ]
          }
        },
        "rate_SB_LUT4_O_11_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 94 ],
            "I1": [ 95 ],
            "I2": [ 96 ],
            "I3": [ 97 ],
            "O": [ 89 ]
          }
        },
        "rate_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 45 ],
            "I1": [ 60 ],
            "I2": [ 63 ],
            "I3": [ 98 ],
            "O": [ 97 ]
          }
        },
        "rate_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 99 ],
            "I1": [ 100 ],
            "I2": [ 101 ],
            "I3": [ 102 ],
            "O": [ 96 ]
          }
        },
        "rate_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 65 ],
            "I1": [ 78 ],
            "I2": [ 72 ],
            "I3": [ 71 ],
            "O": [ 102 ]
          }
        },
        "rate_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 50 ],
            "I1": [ 103 ],
            "I2": [ 77 ],
            "I3": [ 104 ],
            "O": [ 95 ]
          }
        },
        "rate_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 105 ],
            "I1": [ 80 ],
            "I2": [ 64 ],
            "I3": [ 40 ],
            "O": [ 98 ]
          }
        },
        "rate_SB_LUT4_O_11_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 106 ],
            "I1": [ 107 ],
            "I2": [ 108 ],
            "I3": [ 109 ],
            "O": [ 88 ]
          }
        },
        "rate_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 110 ],
            "I2": [ 63 ],
            "I3": [ 111 ],
            "O": [ 107 ]
          }
        },
        "rate_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 112 ],
            "I2": [ 113 ],
            "I3": [ 114 ],
            "O": [ 108 ]
          }
        },
        "rate_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 56 ],
            "I2": [ 53 ],
            "I3": [ 55 ],
            "O": [ 113 ]
          }
        },
        "rate_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 118 ],
            "O": [ 12 ]
          }
        },
        "rate_SB_LUT4_O_12_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 80 ],
            "I1": [ 65 ],
            "I2": [ 119 ],
            "I3": [ 120 ],
            "O": [ 118 ]
          }
        },
        "rate_SB_LUT4_O_12_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 121 ],
            "I2": [ 68 ],
            "I3": [ 122 ],
            "O": [ 117 ]
          }
        },
        "rate_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 123 ],
            "I1": [ 62 ],
            "I2": [ 54 ],
            "I3": [ 124 ],
            "O": [ 68 ]
          }
        },
        "rate_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 125 ],
            "I3": [ 2 ],
            "O": [ 124 ]
          }
        },
        "rate_SB_LUT4_O_12_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 126 ],
            "I1": [ 127 ],
            "I2": [ 90 ],
            "I3": [ 128 ],
            "O": [ 115 ]
          }
        },
        "rate_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2 ],
            "I1": [ 3 ],
            "I2": [ 4 ],
            "I3": [ 5 ],
            "O": [ 80 ]
          }
        },
        "rate_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2 ],
            "I1": [ 3 ],
            "I2": [ 4 ],
            "I3": [ 5 ],
            "O": [ 55 ]
          }
        },
        "rate_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 129 ],
            "I1": [ 130 ],
            "I2": [ 131 ],
            "I3": [ 132 ],
            "O": [ 120 ]
          }
        },
        "rate_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 133 ],
            "I1": [ 53 ],
            "I2": [ 134 ],
            "I3": [ 56 ],
            "O": [ 119 ]
          }
        },
        "rate_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 7 ],
            "I2": [ 110 ],
            "I3": [ 56 ],
            "O": [ 133 ]
          }
        },
        "rate_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 63 ],
            "I3": [ 55 ],
            "O": [ 134 ]
          }
        },
        "rate_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 135 ],
            "I2": [ 136 ],
            "I3": [ 137 ],
            "O": [ 10 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 138 ],
            "I1": [ 139 ],
            "I2": [ 140 ],
            "I3": [ 141 ],
            "O": [ 137 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 142 ],
            "I1": [ 46 ],
            "I2": [ 143 ],
            "I3": [ 144 ],
            "O": [ 136 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110101111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3 ],
            "I1": [ 4 ],
            "I2": [ 5 ],
            "I3": [ 2 ],
            "O": [ 142 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 130 ],
            "I2": [ 146 ],
            "I3": [ 147 ],
            "O": [ 144 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 105 ],
            "I2": [ 54 ],
            "I3": [ 41 ],
            "O": [ 146 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 65 ],
            "I1": [ 123 ],
            "I2": [ 46 ],
            "I3": [ 110 ],
            "O": [ 145 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 148 ],
            "I1": [ 149 ],
            "I2": [ 150 ],
            "I3": [ 151 ],
            "O": [ 135 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 58 ],
            "I1": [ 152 ],
            "I2": [ 153 ],
            "I3": [ 81 ],
            "O": [ 149 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 123 ],
            "I1": [ 62 ],
            "I2": [ 53 ],
            "I3": [ 154 ],
            "O": [ 148 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 64 ],
            "I2": [ 110 ],
            "I3": [ 72 ],
            "O": [ 150 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 78 ],
            "I1": [ 105 ],
            "I2": [ 155 ],
            "I3": [ 79 ],
            "O": [ 140 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 65 ],
            "I1": [ 83 ],
            "I2": [ 49 ],
            "I3": [ 156 ],
            "O": [ 139 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 83 ],
            "I2": [ 46 ],
            "I3": [ 51 ],
            "O": [ 156 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 40 ],
            "I3": [ 110 ],
            "O": [ 49 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 80 ],
            "I1": [ 63 ],
            "I2": [ 157 ],
            "I3": [ 158 ],
            "O": [ 138 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 72 ],
            "I3": [ 80 ],
            "O": [ 159 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 64 ],
            "I3": [ 72 ],
            "O": [ 84 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 160 ],
            "I1": [ 3 ],
            "I2": [ 123 ],
            "I3": [ 65 ],
            "O": [ 157 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 51 ],
            "I1": [ 40 ],
            "I2": [ 72 ],
            "I3": [ 44 ],
            "O": [ 154 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 72 ],
            "I3": [ 45 ],
            "O": [ 155 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 101 ],
            "I1": [ 141 ],
            "I2": [ 161 ],
            "I3": [ 162 ],
            "O": [ 163 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 65 ],
            "I2": [ 64 ],
            "I3": [ 164 ],
            "O": [ 165 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 63 ],
            "I2": [ 46 ],
            "I3": [ 51 ],
            "O": [ 166 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 71 ],
            "I2": [ 110 ],
            "I3": [ 40 ],
            "O": [ 167 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 164 ],
            "I3": [ 168 ],
            "O": [ 169 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 51 ],
            "I2": [ 78 ],
            "I3": [ 65 ],
            "O": [ 168 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 41 ],
            "I1": [ 123 ],
            "I2": [ 54 ],
            "I3": [ 170 ],
            "O": [ 171 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 84 ],
            "I1": [ 159 ],
            "I2": [ 134 ],
            "I3": [ 158 ],
            "O": [ 38 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 172 ],
            "I2": [ 65 ],
            "I3": [ 2 ],
            "O": [ 164 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2 ],
            "I1": [ 172 ],
            "I2": [ 105 ],
            "I3": [ 173 ],
            "O": [ 174 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 65 ],
            "I1": [ 54 ],
            "I2": [ 4 ],
            "I3": [ 175 ],
            "O": [ 176 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3 ],
            "I1": [ 125 ],
            "I2": [ 78 ],
            "I3": [ 105 ],
            "O": [ 173 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 60 ],
            "I1": [ 40 ],
            "I2": [ 123 ],
            "I3": [ 72 ],
            "O": [ 177 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 178 ],
            "I1": [ 6 ],
            "I2": [ 87 ],
            "I3": [ 170 ],
            "O": [ 179 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2 ],
            "I2": [ 23 ],
            "I3": [ 180 ],
            "O": [ 122 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 160 ],
            "I1": [ 3 ],
            "I2": [ 123 ],
            "I3": [ 105 ],
            "O": [ 180 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 160 ],
            "I1": [ 3 ],
            "I2": [ 123 ],
            "I3": [ 72 ],
            "O": [ 181 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 160 ],
            "I3": [ 2 ],
            "O": [ 182 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6 ],
            "I2": [ 8 ],
            "I3": [ 7 ],
            "O": [ 53 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5 ],
            "I3": [ 4 ],
            "O": [ 160 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 65 ],
            "I1": [ 55 ],
            "I2": [ 53 ],
            "I3": [ 80 ],
            "O": [ 58 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4 ],
            "I3": [ 5 ],
            "O": [ 172 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 41 ],
            "I1": [ 123 ],
            "I2": [ 54 ],
            "I3": [ 141 ],
            "O": [ 183 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 60 ],
            "I1": [ 53 ],
            "I2": [ 184 ],
            "I3": [ 185 ],
            "O": [ 186 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 64 ],
            "I1": [ 44 ],
            "I2": [ 105 ],
            "I3": [ 187 ],
            "O": [ 143 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 105 ],
            "I1": [ 110 ],
            "I2": [ 44 ],
            "I3": [ 65 ],
            "O": [ 185 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 55 ],
            "I3": [ 65 ],
            "O": [ 184 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 44 ],
            "I3": [ 54 ],
            "O": [ 141 ]
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3 ],
            "I1": [ 5 ],
            "I2": [ 4 ],
            "I3": [ 2 ],
            "O": [ 44 ]
          }
        },
        "rate_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 54 ],
            "I3": [ 188 ],
            "O": [ 23 ]
          }
        },
        "rate_SB_LUT4_O_14_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3 ],
            "I1": [ 4 ],
            "I2": [ 5 ],
            "I3": [ 2 ],
            "O": [ 175 ]
          }
        },
        "rate_SB_LUT4_O_14_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6 ],
            "I2": [ 7 ],
            "I3": [ 8 ],
            "O": [ 54 ]
          }
        },
        "rate_SB_LUT4_O_14_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 8 ],
            "I2": [ 7 ],
            "I3": [ 6 ],
            "O": [ 65 ]
          }
        },
        "rate_SB_LUT4_O_14_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 188 ],
            "I2": [ 82 ],
            "I3": [ 65 ],
            "O": [ 158 ]
          }
        },
        "rate_SB_LUT4_O_14_I3_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3 ],
            "I1": [ 2 ],
            "I2": [ 4 ],
            "I3": [ 5 ],
            "O": [ 82 ]
          }
        },
        "rate_SB_LUT4_O_14_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3 ],
            "I2": [ 4 ],
            "I3": [ 5 ],
            "O": [ 188 ]
          }
        },
        "rate_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 179 ],
            "I1": [ 58 ],
            "I2": [ 122 ],
            "I3": [ 174 ],
            "O": [ 28 ]
          }
        },
        "rate_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 189 ],
            "I1": [ 190 ],
            "I2": [ 109 ],
            "I3": [ 191 ],
            "O": [ 31 ]
          }
        },
        "rate_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 62 ],
            "I2": [ 72 ],
            "I3": [ 110 ],
            "O": [ 109 ]
          }
        },
        "rate_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 192 ],
            "I1": [ 193 ],
            "I2": [ 81 ],
            "I3": [ 194 ],
            "O": [ 190 ]
          }
        },
        "rate_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 63 ],
            "I2": [ 123 ],
            "I3": [ 40 ],
            "O": [ 194 ]
          }
        },
        "rate_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 72 ],
            "I3": [ 60 ],
            "O": [ 192 ]
          }
        },
        "rate_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 64 ],
            "I1": [ 44 ],
            "I2": [ 63 ],
            "I3": [ 195 ],
            "O": [ 189 ]
          }
        },
        "rate_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 51 ],
            "I3": [ 65 ],
            "O": [ 195 ]
          }
        },
        "rate_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 181 ],
            "I1": [ 196 ],
            "I2": [ 94 ],
            "I3": [ 197 ],
            "O": [ 30 ]
          }
        },
        "rate_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 143 ],
            "I2": [ 186 ],
            "I3": [ 183 ],
            "O": [ 29 ]
          }
        },
        "rate_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 198 ],
            "I1": [ 199 ],
            "I2": [ 200 ],
            "I3": [ 201 ],
            "O": [ 13 ]
          }
        },
        "rate_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 166 ],
            "I1": [ 165 ],
            "I2": [ 167 ],
            "I3": [ 163 ],
            "O": [ 201 ]
          }
        },
        "rate_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 202 ],
            "I1": [ 151 ],
            "I2": [ 203 ],
            "I3": [ 204 ],
            "O": [ 198 ]
          }
        },
        "rate_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 67 ],
            "I2": [ 121 ],
            "I3": [ 174 ],
            "O": [ 200 ]
          }
        },
        "rate_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 188 ],
            "I2": [ 46 ],
            "I3": [ 205 ],
            "O": [ 121 ]
          }
        },
        "rate_SB_LUT4_O_2_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 206 ],
            "I1": [ 207 ],
            "I2": [ 208 ],
            "I3": [ 209 ],
            "O": [ 199 ]
          }
        },
        "rate_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 210 ],
            "I1": [ 211 ],
            "I2": [ 212 ],
            "I3": [ 213 ],
            "O": [ 11 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 205 ],
            "I1": [ 214 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 210 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 186 ],
            "I2": [ 217 ],
            "I3": [ 218 ],
            "O": [ 213 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 41 ],
            "I1": [ 45 ],
            "I2": [ 54 ],
            "I3": [ 219 ],
            "O": [ 218 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 220 ],
            "I2": [ 221 ],
            "I3": [ 111 ],
            "O": [ 217 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 222 ],
            "I2": [ 223 ],
            "I3": [ 224 ],
            "O": [ 212 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 150 ],
            "I3": [ 161 ],
            "O": [ 222 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 99 ],
            "I1": [ 225 ],
            "I2": [ 226 ],
            "I3": [ 227 ],
            "O": [ 211 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 123 ],
            "I2": [ 55 ],
            "I3": [ 72 ],
            "O": [ 227 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 44 ],
            "I3": [ 63 ],
            "O": [ 99 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 228 ],
            "I1": [ 229 ],
            "I2": [ 230 ],
            "I3": [ 147 ],
            "O": [ 226 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 82 ],
            "I2": [ 123 ],
            "I3": [ 105 ],
            "O": [ 230 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 44 ],
            "I1": [ 40 ],
            "I2": [ 53 ],
            "I3": [ 62 ],
            "O": [ 229 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 83 ],
            "I2": [ 52 ],
            "I3": [ 63 ],
            "O": [ 228 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 78 ],
            "I3": [ 40 ],
            "O": [ 225 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 105 ],
            "I3": [ 55 ],
            "O": [ 205 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2 ],
            "I1": [ 4 ],
            "I2": [ 3 ],
            "I3": [ 5 ],
            "O": [ 78 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4 ],
            "I3": [ 5 ],
            "O": [ 125 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 7 ],
            "I2": [ 8 ],
            "I3": [ 6 ],
            "O": [ 105 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 54 ],
            "I1": [ 55 ],
            "I2": [ 72 ],
            "I3": [ 60 ],
            "O": [ 214 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 231 ],
            "I1": [ 232 ],
            "I2": [ 112 ],
            "I3": [ 132 ],
            "O": [ 216 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 51 ],
            "I1": [ 78 ],
            "I2": [ 110 ],
            "I3": [ 65 ],
            "O": [ 215 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 40 ],
            "I3": [ 82 ],
            "O": [ 233 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 54 ],
            "I3": [ 71 ],
            "O": [ 231 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 45 ],
            "I2": [ 56 ],
            "I3": [ 105 ],
            "O": [ 147 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3 ],
            "I1": [ 5 ],
            "I2": [ 105 ],
            "I3": [ 2 ],
            "O": [ 232 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 55 ],
            "I2": [ 53 ],
            "I3": [ 234 ],
            "O": [ 112 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4 ],
            "I2": [ 5 ],
            "I3": [ 2 ],
            "O": [ 234 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 65 ],
            "I1": [ 71 ],
            "I2": [ 72 ],
            "I3": [ 51 ],
            "O": [ 132 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 123 ],
            "I2": [ 46 ],
            "I3": [ 55 ],
            "O": [ 131 ]
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3 ],
            "I2": [ 105 ],
            "I3": [ 125 ],
            "O": [ 129 ]
          }
        },
        "rate_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 206 ],
            "I1": [ 235 ],
            "I2": [ 236 ],
            "I3": [ 237 ],
            "O": [ 9 ]
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 47 ],
            "I1": [ 86 ],
            "I2": [ 238 ],
            "I3": [ 239 ],
            "O": [ 235 ]
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 169 ],
            "I1": [ 240 ],
            "I2": [ 241 ],
            "I3": [ 214 ],
            "O": [ 237 ]
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 64 ],
            "I1": [ 188 ],
            "I2": [ 46 ],
            "I3": [ 101 ],
            "O": [ 240 ]
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 82 ],
            "I2": [ 123 ],
            "I3": [ 40 ],
            "O": [ 162 ]
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 71 ],
            "I2": [ 56 ],
            "I3": [ 72 ],
            "O": [ 161 ]
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 71 ],
            "I2": [ 110 ],
            "I3": [ 53 ],
            "O": [ 101 ]
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 100 ],
            "I3": [ 193 ],
            "O": [ 67 ]
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 44 ],
            "I2": [ 62 ],
            "I3": [ 63 ],
            "O": [ 241 ]
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 242 ],
            "I1": [ 243 ],
            "I2": [ 130 ],
            "I3": [ 244 ],
            "O": [ 236 ]
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 155 ],
            "I2": [ 100 ],
            "I3": [ 245 ],
            "O": [ 243 ]
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 225 ],
            "I1": [ 23 ],
            "I2": [ 167 ],
            "I3": [ 246 ],
            "O": [ 242 ]
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 246 ],
            "I3": [ 247 ],
            "O": [ 248 ]
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 44 ],
            "I3": [ 40 ],
            "O": [ 247 ]
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 123 ],
            "I2": [ 41 ],
            "I3": [ 40 ],
            "O": [ 246 ]
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 41 ],
            "I3": [ 63 ],
            "O": [ 193 ]
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 123 ],
            "I3": [ 63 ],
            "O": [ 100 ]
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 80 ],
            "I2": [ 41 ],
            "I3": [ 54 ],
            "O": [ 245 ]
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 78 ],
            "I2": [ 83 ],
            "I3": [ 54 ],
            "O": [ 106 ]
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 51 ],
            "I2": [ 45 ],
            "I3": [ 54 ],
            "O": [ 130 ]
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 176 ],
            "I2": [ 177 ],
            "I3": [ 173 ],
            "O": [ 239 ]
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 41 ],
            "I1": [ 123 ],
            "I2": [ 105 ],
            "I3": [ 249 ],
            "O": [ 238 ]
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 65 ],
            "I2": [ 46 ],
            "I3": [ 55 ],
            "O": [ 249 ]
          }
        },
        "rate_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 250 ],
            "I2": [ 183 ],
            "I3": [ 92 ],
            "O": [ 22 ]
          }
        },
        "rate_SB_LUT4_O_5_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 64 ],
            "I2": [ 71 ],
            "I3": [ 54 ],
            "O": [ 92 ]
          }
        },
        "rate_SB_LUT4_O_5_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 251 ],
            "I3": [ 65 ],
            "O": [ 37 ]
          }
        },
        "rate_SB_LUT4_O_5_I3_SB_LUT4_O_1_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 251 ],
            "I3": [ 46 ],
            "O": [ 220 ]
          }
        },
        "rate_SB_LUT4_O_5_I3_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 78 ],
            "I2": [ 51 ],
            "I3": [ 72 ],
            "O": [ 111 ]
          }
        },
        "rate_SB_LUT4_O_5_I3_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2 ],
            "I1": [ 5 ],
            "I2": [ 4 ],
            "I3": [ 3 ],
            "O": [ 251 ]
          }
        },
        "rate_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2 ],
            "I1": [ 3 ],
            "I2": [ 5 ],
            "I3": [ 4 ],
            "O": [ 110 ]
          }
        },
        "rate_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2 ],
            "I1": [ 4 ],
            "I2": [ 5 ],
            "I3": [ 3 ],
            "O": [ 71 ]
          }
        },
        "rate_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4 ],
            "I1": [ 3 ],
            "I2": [ 2 ],
            "I3": [ 5 ],
            "O": [ 45 ]
          }
        },
        "rate_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4 ],
            "I1": [ 5 ],
            "I2": [ 2 ],
            "I3": [ 3 ],
            "O": [ 64 ]
          }
        },
        "rate_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 73 ],
            "I2": [ 252 ],
            "I3": [ 250 ],
            "O": [ 21 ]
          }
        },
        "rate_SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 181 ],
            "I2": [ 209 ],
            "I3": [ 253 ],
            "O": [ 252 ]
          }
        },
        "rate_SB_LUT4_O_6_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 254 ],
            "I3": [ 208 ],
            "O": [ 250 ]
          }
        },
        "rate_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 60 ],
            "I2": [ 123 ],
            "I3": [ 65 ],
            "O": [ 196 ]
          }
        },
        "rate_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 62 ],
            "I1": [ 182 ],
            "I2": [ 123 ],
            "I3": [ 53 ],
            "O": [ 94 ]
          }
        },
        "rate_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 82 ],
            "I2": [ 80 ],
            "I3": [ 72 ],
            "O": [ 197 ]
          }
        },
        "rate_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 214 ],
            "I3": [ 197 ],
            "O": [ 253 ]
          }
        },
        "rate_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 255 ],
            "I1": [ 256 ],
            "I2": [ 257 ],
            "I3": [ 116 ],
            "O": [ 20 ]
          }
        },
        "rate_SB_LUT4_O_7_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 65 ],
            "I1": [ 41 ],
            "I2": [ 258 ],
            "I3": [ 255 ],
            "O": [ 207 ]
          }
        },
        "rate_SB_LUT4_O_7_I0_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 123 ],
            "I1": [ 82 ],
            "I2": [ 53 ],
            "I3": [ 259 ],
            "O": [ 206 ]
          }
        },
        "rate_SB_LUT4_O_7_I0_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 244 ],
            "I3": [ 70 ],
            "O": [ 209 ]
          }
        },
        "rate_SB_LUT4_O_7_I0_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 106 ],
            "I3": [ 130 ],
            "O": [ 208 ]
          }
        },
        "rate_SB_LUT4_O_7_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 83 ],
            "I2": [ 41 ],
            "I3": [ 46 ],
            "O": [ 259 ]
          }
        },
        "rate_SB_LUT4_O_7_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 51 ],
            "I2": [ 52 ],
            "I3": [ 40 ],
            "O": [ 255 ]
          }
        },
        "rate_SB_LUT4_O_7_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 123 ],
            "I3": [ 46 ],
            "O": [ 258 ]
          }
        },
        "rate_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2 ],
            "I1": [ 5 ],
            "I2": [ 4 ],
            "I3": [ 3 ],
            "O": [ 62 ]
          }
        },
        "rate_SB_LUT4_O_7_I0_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6 ],
            "I2": [ 7 ],
            "I3": [ 8 ],
            "O": [ 46 ]
          }
        },
        "rate_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2 ],
            "I1": [ 3 ],
            "I2": [ 4 ],
            "I3": [ 5 ],
            "O": [ 51 ]
          }
        },
        "rate_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4 ],
            "I2": [ 3 ],
            "I3": [ 5 ],
            "O": [ 52 ]
          }
        },
        "rate_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6 ],
            "I2": [ 7 ],
            "I3": [ 8 ],
            "O": [ 63 ]
          }
        },
        "rate_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3 ],
            "I1": [ 4 ],
            "I2": [ 2 ],
            "I3": [ 5 ],
            "O": [ 83 ]
          }
        },
        "rate_SB_LUT4_O_7_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2 ],
            "I1": [ 3 ],
            "I2": [ 4 ],
            "I3": [ 5 ],
            "O": [ 60 ]
          }
        },
        "rate_SB_LUT4_O_7_I0_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 7 ],
            "I2": [ 6 ],
            "I3": [ 8 ],
            "O": [ 40 ]
          }
        },
        "rate_SB_LUT4_O_7_I0_SB_LUT4_O_I3_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 6 ],
            "I2": [ 7 ],
            "I3": [ 8 ],
            "O": [ 72 ]
          }
        },
        "rate_SB_LUT4_O_7_I0_SB_LUT4_O_I3_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2 ],
            "I1": [ 3 ],
            "I2": [ 4 ],
            "I3": [ 5 ],
            "O": [ 123 ]
          }
        },
        "rate_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 260 ],
            "I1": [ 256 ],
            "I2": [ 223 ],
            "I3": [ 261 ],
            "O": [ 19 ]
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 262 ],
            "I1": [ 93 ],
            "I2": [ 70 ],
            "I3": [ 263 ],
            "O": [ 261 ]
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 254 ],
            "I1": [ 248 ],
            "I2": [ 264 ],
            "I3": [ 265 ],
            "O": [ 260 ]
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 254 ],
            "I2": [ 264 ],
            "I3": [ 113 ],
            "O": [ 128 ]
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 65 ],
            "I1": [ 45 ],
            "I2": [ 187 ],
            "I3": [ 266 ],
            "O": [ 90 ]
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 220 ],
            "I1": [ 152 ],
            "I2": [ 247 ],
            "I3": [ 244 ],
            "O": [ 127 ]
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 45 ],
            "I1": [ 53 ],
            "I2": [ 66 ],
            "I3": [ 61 ],
            "O": [ 126 ]
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 44 ],
            "I1": [ 188 ],
            "I2": [ 65 ],
            "I3": [ 187 ],
            "O": [ 202 ]
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 231 ],
            "I1": [ 184 ],
            "I2": [ 147 ],
            "I3": [ 233 ],
            "O": [ 203 ]
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 51 ],
            "I1": [ 53 ],
            "I2": [ 74 ],
            "I3": [ 267 ],
            "O": [ 204 ]
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 78 ],
            "I1": [ 63 ],
            "I2": [ 123 ],
            "I3": [ 54 ],
            "O": [ 267 ]
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 64 ],
            "I2": [ 110 ],
            "I3": [ 53 ],
            "O": [ 151 ]
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 83 ],
            "I3": [ 53 ],
            "O": [ 187 ]
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 65 ],
            "I1": [ 51 ],
            "I2": [ 41 ],
            "I3": [ 40 ],
            "O": [ 266 ]
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 82 ],
            "I3": [ 54 ],
            "O": [ 254 ]
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 56 ],
            "I1": [ 123 ],
            "I2": [ 60 ],
            "I3": [ 54 ],
            "O": [ 265 ]
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ 40 ],
            "I2": [ 63 ],
            "I3": [ 188 ],
            "O": [ 264 ]
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 78 ],
            "I1": [ 72 ],
            "I2": [ 83 ],
            "I3": [ 40 ],
            "O": [ 263 ]
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3 ],
            "I2": [ 54 ],
            "I3": [ 160 ],
            "O": [ 262 ]
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 45 ],
            "I2": [ 55 ],
            "I3": [ 54 ],
            "O": [ 93 ]
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 51 ],
            "I2": [ 45 ],
            "I3": [ 72 ],
            "O": [ 70 ]
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 83 ],
            "I2": [ 78 ],
            "I3": [ 72 ],
            "O": [ 244 ]
          }
        },
        "rate_SB_LUT4_O_8_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 54 ],
            "I1": [ 123 ],
            "I2": [ 73 ],
            "I3": [ 268 ],
            "O": [ 257 ]
          }
        },
        "rate_SB_LUT4_O_8_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 103 ],
            "I3": [ 222 ],
            "O": [ 256 ]
          }
        },
        "rate_SB_LUT4_O_8_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 253 ],
            "I2": [ 219 ],
            "I3": [ 114 ],
            "O": [ 116 ]
          }
        },
        "rate_SB_LUT4_O_8_I1_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 82 ],
            "I2": [ 80 ],
            "I3": [ 40 ],
            "O": [ 219 ]
          }
        },
        "rate_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3 ],
            "I1": [ 5 ],
            "I2": [ 4 ],
            "I3": [ 54 ],
            "O": [ 268 ]
          }
        },
        "rate_SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 73 ],
            "I1": [ 269 ],
            "I2": [ 270 ],
            "I3": [ 104 ],
            "O": [ 224 ]
          }
        },
        "rate_SB_LUT4_O_8_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 153 ],
            "I3": [ 170 ],
            "O": [ 223 ]
          }
        },
        "rate_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 71 ],
            "I2": [ 56 ],
            "I3": [ 40 ],
            "O": [ 153 ]
          }
        },
        "rate_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 54 ],
            "I1": [ 110 ],
            "I2": [ 72 ],
            "I3": [ 62 ],
            "O": [ 152 ]
          }
        },
        "rate_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 54 ],
            "I3": [ 56 ],
            "O": [ 73 ]
          }
        },
        "rate_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3 ],
            "I1": [ 4 ],
            "I2": [ 5 ],
            "I3": [ 2 ],
            "O": [ 56 ]
          }
        },
        "rate_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 105 ],
            "I3": [ 60 ],
            "O": [ 104 ]
          }
        },
        "rate_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 41 ],
            "I3": [ 53 ],
            "O": [ 270 ]
          }
        },
        "rate_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 51 ],
            "I2": [ 52 ],
            "I3": [ 46 ],
            "O": [ 269 ]
          }
        },
        "rate_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 271 ],
            "I1": [ 272 ],
            "I2": [ 273 ],
            "I3": [ 191 ],
            "O": [ 17 ]
          }
        },
        "rate_SB_LUT4_O_9_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 41 ],
            "I2": [ 57 ],
            "I3": [ 87 ],
            "O": [ 273 ]
          }
        },
        "rate_SB_LUT4_O_9_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 274 ],
            "I2": [ 79 ],
            "I3": [ 275 ],
            "O": [ 272 ]
          }
        },
        "rate_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 71 ],
            "I2": [ 72 ],
            "I3": [ 55 ],
            "O": [ 275 ]
          }
        },
        "rate_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 155 ],
            "I1": [ 157 ],
            "I2": [ 154 ],
            "I3": [ 162 ],
            "O": [ 274 ]
          }
        },
        "rate_SB_LUT4_O_9_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 169 ],
            "I1": [ 38 ],
            "I2": [ 76 ],
            "I3": [ 171 ],
            "O": [ 271 ]
          }
        },
        "rate_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 3 ],
            "I2": [ 4 ],
            "I3": [ 2 ],
            "O": [ 41 ]
          }
        },
        "rate_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3 ],
            "I2": [ 54 ],
            "I3": [ 125 ],
            "O": [ 57 ]
          }
        },
        "rate_SB_LUT4_O_9_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 71 ],
            "I2": [ 83 ],
            "I3": [ 7 ],
            "O": [ 178 ]
          }
        },
        "rate_SB_LUT4_O_9_I0_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 63 ],
            "I3": [ 56 ],
            "O": [ 87 ]
          }
        },
        "rate_SB_LUT4_O_9_I0_SB_LUT4_O_I3_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 64 ],
            "I2": [ 110 ],
            "I3": [ 40 ],
            "O": [ 170 ]
          }
        },
        "rate_SB_LUT4_O_9_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 72 ],
            "I3": [ 44 ],
            "O": [ 103 ]
          }
        },
        "rate_SB_LUT4_O_9_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 40 ],
            "I3": [ 83 ],
            "O": [ 191 ]
          }
        },
        "rate_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 276 ],
            "I1": [ 221 ],
            "I2": [ 114 ],
            "I3": [ 277 ],
            "O": [ 24 ]
          }
        },
        "rate_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 77 ],
            "I1": [ 76 ],
            "I2": [ 79 ],
            "I3": [ 81 ],
            "O": [ 27 ]
          }
        },
        "rate_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 103 ],
            "I2": [ 73 ],
            "I3": [ 191 ],
            "O": [ 26 ]
          }
        },
        "rate_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 248 ],
            "I2": [ 67 ],
            "I3": [ 241 ],
            "O": [ 25 ]
          }
        },
        "rate_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 64 ],
            "I1": [ 45 ],
            "I2": [ 41 ],
            "I3": [ 54 ],
            "O": [ 277 ]
          }
        },
        "rate_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2 ],
            "I2": [ 3 ],
            "I3": [ 72 ],
            "O": [ 276 ]
          }
        },
        "rate_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 60 ],
            "I1": [ 40 ],
            "I2": [ 72 ],
            "I3": [ 55 ],
            "O": [ 114 ]
          }
        },
        "rate_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 64 ],
            "I2": [ 71 ],
            "I3": [ 63 ],
            "O": [ 221 ]
          }
        }
      },
      "netnames": {
        "\\387.A": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "\\387.B": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "1", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "1", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "1", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0", "1", "0", "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "1", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "1", "1", "1", "0", "0", "1", "1", "0", "0", "1", "0", "0", "0", "0", "0", "1", "1", "0", "1", "0", "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "1", "1", "0", "1", "1", "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "1", "0", "1", "0", "1", "1", "0", "0", "1", "1", "0", "0", "0", "0", "0", "1", "0", "1", "0", "0", "1", "1", "0", "1", "1", "0", "0", "0", "0", "0", "1", "0", "0", "1", "1", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "1", "1", "1", "0", "0", "1", "1", "0", "0", "1", "0", "0", "0", "0", "1", "1", "1", "0", "1", "0", "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "0", "0", "1", "1", "1", "0", "1", "1", "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "1", "0", "1", "0", "1", "1", "0", "0", "1", "1", "0", "0", "0", "0", "1", "1", "0", "1", "0", "0", "1", "1", "0", "1", "1", "0", "0", "0", "0", "1", "1", "0", "0", "1", "1", "0", "0", "1", "1", "1", "0", "0", "0", "0", "1", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "0", "0", "0", "0", "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "1", "1", "1", "0", "0", "1", "1", "0", "0", "1", "0", "0", "0", "0", "1", "1", "1", "0", "1", "0", "0", "0", "1", "0", "1", "0", "0", "0", "1", "0", "0", "1", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "0", "0", "1", "1", "1", "0", "1", "1", "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "1", "0", "1", "0", "1", "1", "0", "0", "1", "1", "0", "0", "0", "1", "1", "1", "0", "1", "0", "0", "1", "1", "0", "1", "1", "0", "0", "0", "0", "1", "1", "0", "0", "1", "1", "0", "0", "1", "1", "1", "0", "0", "0", "0", "1", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "0", "0", "0", "0", "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0", "1", "0", "0", "1", "0", "1", "0", "0", "1", "0", "0", "0", "1", "0", "0", "1", "0", "0", "1", "0", "0", "1", "1", "1", "0", "0", "1", "1", "0", "0", "1", "0", "0", "1", "0", "1", "1", "1", "0", "1", "0", "0", "0", "1", "0", "1", "0", "0", "1", "1", "0", "0", "1", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "0", "0", "1", "1", "1", "0", "1", "1", "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "1", "1", "0", "0", "1", "0", "0", "1", "0", "1", "0", "1", "1", "0", "0", "1", "1", "0", "0", "1", "1", "1", "1", "0", "1", "0", "0", "1", "1", "0", "1", "1", "0", "0", "1", "0", "1", "1", "0", "0", "1", "1", "0", "0", "1", "1", "1", "0", "0", "0", "0", "1", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "0", "0", "0", "0", "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0", "1", "0", "0", "1", "0", "1", "0", "0", "1", "0", "0", "0", "1", "0", "0", "1", "0", "0", "1", "0", "0", "1", "1", "1", "0", "0", "1", "1", "0", "0", "1", "0", "1", "1", "0", "1", "1", "1", "0", "1", "0", "0", "0", "1", "0", "1", "0", "1", "1", "1", "0", "0", "1", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "0", "0", "1", "1", "1", "0", "1", "1", "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "1", "1", "0", "0", "1", "0", "0", "1", "0", "1", "0", "1", "1", "0", "0", "1", "1", "0", "1", "1", "1", "1", "1", "0", "1", "0", "0", "1", "1", "0", "1", "1", "0", "1", "1", "0", "1", "1", "0", "0", "1", "1", "0", "0", "1", "1", "1", "0", "0", "0", "0", "1", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "0", "1", "0", "0", "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0", "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "\\387.B_AND_S": {
          "hide_name": 0,
          "bits": [ 278, 278, "0", 278, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 279, 279, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 280, "0", 280, 280, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 281, 281, 281, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 282, 282, 282, 282, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 283, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 284, "0", "0", "0", 284, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 285, "0", "0", 285, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 286, 286, "0", "0", 286, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 287, "0", 287, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 288, "0", 288, "0", 288, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 289, 289, "0", 289, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 290, 290, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 291, "0", "0", 291, 291, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 292, 292, "0", 292, 292, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 293, 293, 293, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 294, 294, 294, 294, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 295, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 296, "0", "0", "0", 296, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 297, "0", "0", 297, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 298, 298, "0", "0", 298, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 299, "0", 299, "0", "0", "0", "0", "0", "0", "0", "0", "0", 300, 300, "0", 300, "0", 300, "0", "0", "0", "0", "0", "0", "0", "0", "0", 301, "0", 301, 301, "0", 301, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 302, 302, "0", "0", "0", "0", "0", "0", "0", "0", "0", 303, 303, "0", "0", 303, 303, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 304, 304, "0", 304, 304, "0", "0", "0", "0", "0", "0", "0", "0", "0", 305, "0", "0", 305, 305, 305, "0", "0", "0", "0", "0", "0", "0", "0", "0", 306, "0", 306, 306, 306, 306, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 307, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 308, "0", "0", "0", 308, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 309, "0", "0", 309, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 310, 310, "0", "0", 310, "0", "0", "0", "0", "0", "0", "0", "0", 311, "0", "0", "0", 311, "0", 311, "0", "0", "0", "0", "0", "0", "0", "0", "0", 312, 312, "0", 312, "0", 312, "0", "0", "0", "0", "0", "0", "0", "0", 313, 313, "0", 313, 313, "0", 313, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 314, 314, "0", "0", "0", "0", "0", "0", "0", "0", "0", 315, 315, "0", "0", 315, 315, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 316, 316, "0", 316, 316, "0", "0", "0", "0", "0", "0", "0", "0", 317, 317, "0", "0", 317, 317, 317, "0", "0", "0", "0", "0", "0", "0", "0", "0", 318, "0", 318, 318, 318, 318, "0", "0", "0", "0", "0", "0", "0", "0", 319, "0", "0", "0", "0", "0", "0", 319, "0", "0", "0", "0", "0", "0", "0", 320, "0", "0", 320, "0", "0", "0", 320, "0", "0", "0", "0", "0", "0", "0", 321, "0", "0", "0", 321, "0", "0", 321, "0", "0", "0", "0", "0", "0", "0", 322, "0", "0", 322, 322, "0", "0", 322, "0", "0", "0", "0", "0", "0", "0", "0", 323, "0", "0", "0", 323, "0", 323, "0", "0", "0", "0", "0", "0", "0", "0", "0", 324, 324, "0", 324, "0", 324, "0", "0", "0", "0", "0", "0", "0", "0", 325, 325, "0", 325, 325, "0", 325, "0", "0", "0", "0", "0", "0", "0", 326, "0", "0", "0", "0", "0", 326, 326, "0", "0", "0", "0", "0", "0", "0", 327, "0", 327, 327, "0", "0", 327, 327, "0", "0", "0", "0", "0", "0", "0", 328, "0", "0", 328, 328, "0", 328, 328, "0", "0", "0", "0", "0", "0", "0", "0", 329, 329, "0", "0", 329, 329, 329, "0", "0", "0", "0", "0", "0", "0", "0", "0", 330, "0", 330, 330, 330, 330, "0", "0", "0", "0", "0", "0", "0", "0", 331, "0", "0", "0", "0", "0", "0", 331, "0", "0", "0", "0", "0", "0", "0", 332, "0", "0", 332, "0", "0", "0", 332, "0", "0", "0", "0", "0", "0", "0", 333, "0", "0", "0", 333, "0", "0", 333, "0", "0", "0", "0", "0", "0", 334, 334, "0", "0", 334, 334, "0", "0", 334, "0", "0", "0", "0", "0", "0", 335, "0", 335, "0", "0", "0", 335, "0", 335, "0", "0", "0", "0", "0", "0", 336, "0", "0", 336, 336, "0", 336, "0", 336, "0", "0", "0", "0", "0", "0", 337, "0", 337, 337, "0", 337, 337, "0", 337, "0", "0", "0", "0", "0", "0", 338, 338, "0", "0", "0", "0", "0", 338, 338, "0", "0", "0", "0", "0", "0", "0", 339, "0", 339, 339, "0", "0", 339, 339, "0", "0", "0", "0", "0", "0", "0", 340, "0", "0", 340, 340, "0", 340, 340, "0", "0", "0", "0", "0", "0", "0", "0", 341, 341, "0", "0", 341, 341, 341, "0", "0", "0", "0", "0", "0", "0", "0", "0", 342, "0", 342, 342, 342, 342, "0", "0", "0", "0", "0", "0", 343, "0", 343, "0", "0", "0", "0", "0", "0", 343, "0", "0", "0", "0", "0", "0", "0", 344, "0", "0", 344, "0", "0", "0", 344, "0", "0", "0", "0", "0", "0", "0", 345, "0", "0", "0", 345, "0", "0", 345, "0", "0", "0", "0", "0", 346, 346, 346, "0", "0", 346, 346, "0", "0", 346, "0", "0", "0", "0", "0", 347, 347, "0", 347, "0", "0", "0", 347, "0", 347, "0", "0", "0", "0", "0", "0", 348, "0", "0", 348, 348, "0", 348, "0", 348, "0", "0", "0", "0", "0", 349, 349, "0", 349, 349, "0", 349, 349, "0", 349, "0", "0", "0", "0", "0", 350, 350, 350, "0", "0", "0", "0", "0", 350, 350, "0", "0", "0", "0", "0", 351, "0", 351, "0", 351, 351, "0", "0", 351, 351, "0", "0", "0", "0", "0", 352, "0", 352, "0", "0", 352, 352, "0", 352, 352, "0", "0", "0", "0", "0", 353, "0", "0", 353, 353, "0", "0", 353, 353, 353, "0", "0", "0", "0", "0", "0", "0", "0", "0", 354, "0", 354, 354, 354, 354, "0", "0", "0", "0", "0", "0", 355, "0", 355, "0", "0", "0", "0", "0", "0", 355, "0", "0", "0", "0", "0", "0", "0", 356, "0", "0", 356, "0", "0", "0", 356, "0", "0", "0", "0", 357, "0", "0", 357, "0", "0", "0", 357, "0", "0", 357, "0", "0", "0", "0", "0", 358, 358, 358, "0", "0", 358, 358, "0", "0", 358, "0", "0", "0", "0", 359, 359, 359, "0", 359, "0", "0", "0", 359, "0", 359, "0", "0", "0", "0", "0", "0", 360, "0", "0", 360, 360, "0", 360, "0", 360, "0", "0", "0", "0", 361, 361, 361, "0", 361, 361, "0", 361, 361, "0", 361, "0", "0", "0", "0", "0", 362, 362, 362, "0", "0", "0", "0", "0", 362, 362, "0", "0", "0", "0", "0", 363, "0", 363, "0", 363, 363, "0", "0", 363, 363, "0", "0", "0", "0", 364, 364, "0", 364, "0", "0", 364, 364, "0", 364, 364, "0", "0", "0", "0", 365, 365, "0", "0", 365, 365, "0", "0", 365, 365, 365, "0", "0", "0", "0", 366, "0", "0", "0", "0", 366, "0", 366, 366, 366, 366, "0", "0", "0", "0", 367, "0", 367, "0", 367, "0", "0", "0", "0", "0", "0", 367, "0", "0", "0", "0", "0", "0", "0", 368, "0", "0", 368, "0", "0", "0", 368, "0", "0", "0", "0", 369, "0", "0", 369, "0", "0", "0", 369, "0", "0", 369, "0", "0", "0", "0", "0", 370, 370, 370, "0", "0", 370, 370, "0", "0", 370, "0", "0", "0", "0", 371, 371, 371, "0", 371, "0", "0", "0", 371, "0", 371, "0", "0", "0", 372, "0", "0", 372, "0", "0", 372, 372, "0", 372, "0", 372, "0", "0", "0", "0", 373, 373, 373, "0", 373, 373, "0", 373, 373, "0", 373, "0", "0", "0", "0", "0", 374, 374, 374, "0", "0", "0", "0", "0", 374, 374, "0", "0", "0", "0", "0", 375, "0", 375, "0", 375, 375, "0", "0", 375, 375, "0", "0", "0", 376, 376, 376, "0", 376, "0", "0", 376, 376, "0", 376, 376, "0", "0", "0", "0", 377, 377, "0", "0", 377, 377, "0", "0", 377, 377, 377, "0", "0", "0", "0", 378, "0", "0", "0", "0", 378, "0", 378, 378, 378, 378, "0", "0", "0", "0", 379, "0", 379, "0", 379, "0", "0", "0", "0", "0", "0", 379, "0", "0", "0", "0", "0", "0", "0", 380, "0", "0", 380, "0", "0", "0", 380, "0", "0", 381, "0", 381, "0", "0", 381, "0", "0", "0", 381, "0", "0", 381, "0", "0", 382, "0", "0", 382, 382, 382, "0", "0", 382, 382, "0", "0", 382, "0", "0", 383, "0", 383, 383, 383, "0", 383, "0", "0", "0", 383, "0", 383, "0", "0", 384, 384, "0", "0", 384, "0", "0", 384, 384, "0", 384, "0", 384, "0", "0", "0", "0", 385, 385, 385, "0", 385, 385, "0", 385, 385, "0", 385, "0", "0", "0", "0", "0", 386, 386, 386, "0", "0", "0", "0", "0", 386, 386, "0", "0", 387, "0", "0", 387, "0", 387, "0", 387, 387, "0", "0", 387, 387, "0", "0", 388, 388, 388, 388, "0", 388, "0", "0", 388, 388, "0", 388, 388, "0", "0", 389, "0", 389, 389, "0", "0", 389, 389, "0", "0", 389, 389, 389, "0", "0", "0", "0", 390, "0", "0", "0", "0", 390, "0", 390, 390, 390, 390, "0", "0", "0", "0", 391, "0", 391, "0", 391, "0", "0", "0", "0", "0", "0", 391, "0", "0", "0", "0", "0", "0", "0", 392, "0", "0", 392, "0", "0", "0", 392, "0", "0", 393, "0", 393, "0", "0", 393, "0", "0", "0", 393, "0", "0", 393, "0", "0", 394, "0", "0", 394, 394, 394, "0", "0", 394, 394, "0", "0", 394, "0", 395, 395, "0", 395, 395, 395, "0", 395, "0", "0", "0", 395, "0", 395, "0", 396, 396, 396, "0", "0", 396, "0", "0", 396, 396, "0", 396, "0", 396, "0", "0", "0", "0", 397, 397, 397, "0", 397, 397, "0", 397, 397, "0", 397, "0", "0", "0", "0", "0", 398, 398, 398, "0", "0", "0", "0", "0", 398, 398, "0", "0", 399, "0", "0", 399, "0", 399, "0", 399, 399, "0", "0", 399, 399, "0", 400, 400, 400, 400, 400, "0", 400, "0", "0", 400, 400, "0", 400, 400, "0", 401, 401, "0", 401, 401, "0", "0", 401, 401, "0", "0", 401, 401, 401, "0", "0", "0", "0", 402, "0", "0", "0", "0", 402, "0", 402, 402, 402, 402, "0", 403, "0", "0", 403, "0", 403, "0", 403, "0", "0", "0", "0", "0", "0", 403, 404, "0", "0", "0", "0", "0", "0", 404, "0", "0", 404, "0", "0", "0", 404 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "0 1 3 17 18 30 32 33 46 47 48 60 61 62 63 79 90 94 106 109 120 121 124 137 139 150 152 154 166 167 169 183 184 195 198 199 210 211 213 214 227 228 229 241 242 243 244 260 271 275 287 290 301 302 305 318 320 330 331 333 335 345 347 348 350 364 365 375 376 379 380 391 392 394 395 405 408 409 410 420 422 423 424 425 441 452 456 468 471 482 483 486 495 499 501 511 512 514 516 525 526 528 529 531 545 546 556 557 560 561 572 573 575 576 585 586 589 590 591 601 603 604 605 606 615 622 630 633 637 645 649 652 660 663 664 667 676 680 682 692 693 695 697 706 707 709 710 712 720 726 727 735 737 738 741 742 750 753 754 756 757 766 767 770 771 772 782 784 785 786 787 796 803 811 814 818 826 830 833 840 841 844 845 848 855 857 861 863 870 873 874 876 878 885 887 888 890 891 893 900 901 907 908 916 918 919 922 923 931 934 935 937 938 947 948 951 952 953 963 965 966 967 968 975 977 984 992 995 999 1007 1011 1014 1020 1021 1022 1025 1026 1029 1035 1036 1038 1042 1044 1051 1054 1055 1057 1059 1065 1066 1068 1069 1071 1072 1074 1080 1081 1082 1088 1089 1095 1097 1099 1100 1103 1104 1110 1112 1115 1116 1118 1119 1125 1128 1129 1132 1133 1134 1144 1146 1147 1148 1149 1156 1158 1165 1173 1176 1180 1185 1188 1192 1195 1201 1202 1203 1206 1207 1210 1215 1216 1217 1219 1223 1225 1232 1235 1236 1238 1240 1245 1246 1247 1249 1250 1252 1253 1255 1261 1262 1263 1269 1270 1276 1278 1280 1281 1284 1285 1290 1291 1293 1296 1297 1299 1300 1305 1306 1309 1310 1313 1314 1315 1320 1325 1327 1328 1329 1330 1335 1337 1339 1346 1354 1357 1361 1366 1369 1373 1376 1382 1383 1384 1387 1388 1391 1396 1397 1398 1400 1404 1406 1410 1413 1416 1417 1419 1421 1426 1427 1428 1430 1431 1433 1434 1436 1442 1443 1444 1450 1451 1457 1459 1461 1462 1465 1466 1470 1471 1472 1474 1477 1478 1480 1481 1486 1487 1490 1491 1494 1495 1496 1501 1506 1508 1509 1510 1511 1516 1518 1520 1527 1535 1538 1542 1545 1547 1550 1554 1557 1560 1563 1564 1565 1568 1569 1572 1575 1577 1578 1579 1581 1585 1587 1590 1591 1594 1597 1598 1600 1602 1607 1608 1609 1611 1612 1614 1615 1617 1623 1624 1625 1631 1632 1635 1638 1640 1642 1643 1646 1647 1650 1651 1652 1653 1655 1658 1659 1661 1662 1665 1667 1668 1671 1672 1675 1676 1677 1682 1687 1689 1690 1691 1692 1697 1699 1701 1708 1716 1719 1723 1726 1728 1731 1735 1738 1741 1744 1745 1746 1749 1750 1753 1755 1756 1758 1759 1760 1762 1766 1768 1770 1771 1772 1775 1778 1779 1781 1783 1788 1789 1790 1792 1793 1795 1796 1798 1804 1805 1806 1812 1813 1816 1819 1821 1823 1824 1827 1828 1830 1831 1832 1833 1834 1836 1839 1840 1842 1843 1845 1846 1848 1849 1852 1853 1856 1857 1858 1863 1868 1870 1871 1872 1873 1875 1878 1880 1882 1889 1890 1897 1900 1904"
          }
        },
        "\\387.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 278, "0", 280, "0", 282, "0", 284, "0", 286, "0", 288, "0", "0", 291, 292, "0", "0", "0", "0", "0", "0", "0", 300, 301, "0", 303, "0", 305, 306, "0", "0", "0", "0", 311, "0", 313, "0", "0", "0", 317, "0", 319, 320, 321, 322, "0", "0", "0", 326, 327, 328, "0", "0", "0", "0", "0", 334, 335, 336, 337, 338, "0", "0", "0", "0", 343, "0", "0", 346, 347, "0", 349, 350, 351, 352, 353, "0", "0", "0", 357, "0", 359, "0", 361, "0", "0", 364, 365, 366, 367, "0", "0", "0", "0", 372, "0", "0", "0", 376, "0", "0", "0", "0", 381, 382, 383, 384, "0", "0", 387, 388, 389, "0", "0", "0", "0", "0", 395, 396, "0", "0", "0", 400, 401, "0", 403, 404 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 2 4 6 8 10 13 14 22 23 25 27 28 33 35 39 41 42 43 44 48 49 50 56 57 58 59 60 65 68 69 71 72 73 74 75 79 81 83 86 87 88 89 94 98 103 104 105 106 109 110 111 117 118 122 123 125 126"
          }
        },
        "\\387.B_OR[10].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, "0", "0", "0", "0", "0", "0", "0", 374, 375, 376, 377, 378, "0", "0", "0", "0", 383, 384, 385, "0", "0", "0", 389, 390, "0", "0", 393, 394, "0", "0", 397, "0", "0", 400, "0", 402, "0", 404 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "77 78 79 80 81 82 83 84 85 86 87 88 96 97 98 99 100 105 106 107 111 112 115 116 119 122 124 126"
          }
        },
        "\\387.B_OR[11].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, "0", "0", "0", "0", "0", "0", "0", 386, 387, 388, 389, 390, "0", "0", "0", "0", 395, 396, 397, "0", "0", "0", 401, 402, "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "89 90 91 92 93 94 95 96 97 98 99 100 108 109 110 111 112 117 118 119 123 124"
          }
        },
        "\\387.B_OR[12].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, "0", "0", "0", "0", "0", "0", "0", 398, 399, 400, 401, 402, "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "101 102 103 104 105 106 107 108 109 110 111 112 120 121 122 123 124"
          }
        },
        "\\387.B_OR[13].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "113 114 115 116 117 118 119 120 121 122 123 124"
          }
        },
        "\\387.B_OR[14].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 403, 404 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "125 126"
          }
        },
        "\\387.B_OR[1].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 278, "0", "0", 281, 282, "0", "0", 285, 286, "0", "0", 289, "0", "0", 292, "0", 294, "0", 296, "0", 298, "0", 300, "0", "0", 303, 304, "0", "0", "0", "0", "0", "0", "0", 312, 313, "0", 315, "0", 317, 318, "0", "0", "0", "0", 323, "0", 325, "0", "0", "0", 329, "0", 331, 332, 333, 334, "0", "0", "0", 338, 339, 340, "0", "0", "0", "0", "0", 346, 347, 348, 349, 350, "0", "0", "0", "0", 355, "0", "0", 358, 359, "0", 361, 362, 363, 364, 365, "0", "0", "0", 369, "0", 371, "0", 373, "0", "0", 376, 377, 378, 379, "0", "0", "0", "0", 384, "0", "0", "0", 388, "0", "0", "0", "0", 393, 394, 395, 396, "0", "0", 399, 400, 401, "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 3 4 7 8 11 14 16 18 20 22 25 26 34 35 37 39 40 45 47 51 53 54 55 56 60 61 62 68 69 70 71 72 77 80 81 83 84 85 86 87 91 93 95 98 99 100 101 106 110 115 116 117 118 121 122 123"
          }
        },
        "\\387.B_OR[2].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 279, 280, 281, 282, "0", "0", "0", "0", 287, 288, 289, "0", "0", "0", 293, 294, "0", "0", 297, 298, "0", "0", 301, "0", "0", 304, "0", 306, "0", 308, "0", 310, "0", 312, "0", "0", 315, 316, "0", "0", "0", "0", "0", "0", "0", 324, 325, "0", 327, "0", 329, 330, "0", "0", "0", "0", 335, "0", 337, "0", "0", "0", 341, "0", 343, 344, 345, 346, "0", "0", "0", 350, 351, 352, "0", "0", "0", "0", "0", 358, 359, 360, 361, 362, "0", "0", "0", "0", 367, "0", "0", 370, 371, "0", 373, 374, 375, 376, 377, "0", "0", "0", 381, "0", 383, "0", 385, "0", "0", 388, 389, 390, 391, "0", "0", "0", "0", 396, "0", "0", "0", 400, "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "1 2 3 4 9 10 11 15 16 19 20 23 26 28 30 32 34 37 38 46 47 49 51 52 57 59 63 65 66 67 68 72 73 74 80 81 82 83 84 89 92 93 95 96 97 98 99 103 105 107 110 111 112 113 118 122"
          }
        },
        "\\387.B_OR[3].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 278, 279, 280, 281, 282, "0", "0", "0", "0", "0", "0", "0", 290, 291, 292, 293, 294, "0", "0", "0", "0", 299, 300, 301, "0", "0", "0", 305, 306, "0", "0", 309, 310, "0", "0", 313, "0", "0", 316, "0", 318, "0", 320, "0", 322, "0", 324, "0", "0", 327, 328, "0", "0", "0", "0", "0", "0", "0", 336, 337, "0", 339, "0", 341, 342, "0", "0", "0", "0", 347, "0", 349, "0", "0", "0", 353, "0", 355, 356, 357, 358, "0", "0", "0", 362, 363, 364, "0", "0", "0", "0", "0", 370, 371, 372, 373, 374, "0", "0", "0", "0", 379, "0", "0", 382, 383, "0", 385, 386, 387, 388, 389, "0", "0", "0", 393, "0", 395, "0", 397, "0", "0", 400, 401, 402, 403, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3 4 12 13 14 15 16 21 22 23 27 28 31 32 35 38 40 42 44 46 49 50 58 59 61 63 64 69 71 75 77 78 79 80 84 85 86 92 93 94 95 96 101 104 105 107 108 109 110 111 115 117 119 122 123 124 125"
          }
        },
        "\\387.B_OR[4].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, "0", "0", "0", "0", "0", "0", "0", 302, 303, 304, 305, 306, "0", "0", "0", "0", 311, 312, 313, "0", "0", "0", 317, 318, "0", "0", 321, 322, "0", "0", 325, "0", "0", 328, "0", 330, "0", 332, "0", 334, "0", 336, "0", "0", 339, 340, "0", "0", "0", "0", "0", "0", "0", 348, 349, "0", 351, "0", 353, 354, "0", "0", "0", "0", 359, "0", 361, "0", "0", "0", 365, "0", 367, 368, 369, 370, "0", "0", "0", 374, 375, 376, "0", "0", "0", "0", "0", 382, 383, 384, 385, 386, "0", "0", "0", "0", 391, "0", "0", 394, 395, "0", 397, 398, 399, 400, 401, "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "5 6 7 8 9 10 11 12 13 14 15 16 24 25 26 27 28 33 34 35 39 40 43 44 47 50 52 54 56 58 61 62 70 71 73 75 76 81 83 87 89 90 91 92 96 97 98 104 105 106 107 108 113 116 117 119 120 121 122 123"
          }
        },
        "\\387.B_OR[5].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, "0", "0", "0", "0", "0", "0", "0", 314, 315, 316, 317, 318, "0", "0", "0", "0", 323, 324, 325, "0", "0", "0", 329, 330, "0", "0", 333, 334, "0", "0", 337, "0", "0", 340, "0", 342, "0", 344, "0", 346, "0", 348, "0", "0", 351, 352, "0", "0", "0", "0", "0", "0", "0", 360, 361, "0", 363, "0", 365, 366, "0", "0", "0", "0", 371, "0", 373, "0", "0", "0", 377, "0", 379, 380, 381, 382, "0", "0", "0", 386, 387, 388, "0", "0", "0", "0", "0", 394, 395, 396, 397, 398, "0", "0", "0", "0", 403, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "17 18 19 20 21 22 23 24 25 26 27 28 36 37 38 39 40 45 46 47 51 52 55 56 59 62 64 66 68 70 73 74 82 83 85 87 88 93 95 99 101 102 103 104 108 109 110 116 117 118 119 120 125"
          }
        },
        "\\387.B_OR[6].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, "0", "0", "0", "0", "0", "0", "0", 326, 327, 328, 329, 330, "0", "0", "0", "0", 335, 336, 337, "0", "0", "0", 341, 342, "0", "0", 345, 346, "0", "0", 349, "0", "0", 352, "0", 354, "0", 356, "0", 358, "0", 360, "0", "0", 363, 364, "0", "0", "0", "0", "0", "0", "0", 372, 373, "0", 375, "0", 377, 378, "0", "0", "0", "0", 383, "0", 385, "0", "0", "0", 389, "0", 391, 392, 393, 394, "0", "0", "0", 398, 399, 400, "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "29 30 31 32 33 34 35 36 37 38 39 40 48 49 50 51 52 57 58 59 63 64 67 68 71 74 76 78 80 82 85 86 94 95 97 99 100 105 107 111 113 114 115 116 120 121 122"
          }
        },
        "\\387.B_OR[7].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, "0", "0", "0", "0", "0", "0", "0", 338, 339, 340, 341, 342, "0", "0", "0", "0", 347, 348, 349, "0", "0", "0", 353, 354, "0", "0", 357, 358, "0", "0", 361, "0", "0", 364, "0", 366, "0", 368, "0", 370, "0", 372, "0", "0", 375, 376, "0", "0", "0", "0", "0", "0", "0", 384, 385, "0", 387, "0", 389, 390, "0", "0", "0", "0", 395, "0", 397, "0", "0", "0", 401, "0", 403, 404 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "41 42 43 44 45 46 47 48 49 50 51 52 60 61 62 63 64 69 70 71 75 76 79 80 83 86 88 90 92 94 97 98 106 107 109 111 112 117 119 123 125 126"
          }
        },
        "\\387.B_OR[8].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, "0", "0", "0", "0", "0", "0", "0", 350, 351, 352, 353, 354, "0", "0", "0", "0", 359, 360, 361, "0", "0", "0", 365, 366, "0", "0", 369, 370, "0", "0", 373, "0", "0", 376, "0", 378, "0", 380, "0", 382, "0", 384, "0", "0", 387, 388, "0", "0", "0", "0", "0", "0", "0", 396, 397, "0", 399, "0", 401, 402, "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "53 54 55 56 57 58 59 60 61 62 63 64 72 73 74 75 76 81 82 83 87 88 91 92 95 98 100 102 104 106 109 110 118 119 121 123 124"
          }
        },
        "\\387.B_OR[9].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, "0", "0", "0", "0", "0", "0", "0", 362, 363, 364, 365, 366, "0", "0", "0", "0", 371, 372, 373, "0", "0", "0", 377, 378, "0", "0", 381, 382, "0", "0", 385, "0", "0", 388, "0", 390, "0", 392, "0", 394, "0", 396, "0", "0", 399, 400, "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "65 66 67 68 69 70 71 72 73 74 75 76 84 85 86 87 88 93 94 95 99 100 103 104 107 110 112 114 116 118 121 122"
          }
        },
        "\\387.S": {
          "hide_name": 0,
          "bits": [ 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126"
          }
        },
        "\\387.Y": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "midi_note": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8 ],
          "attributes": {
          }
        },
        "rate": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, "0" ],
          "attributes": {
          }
        },
        "rate_SB_LUT4_O_10_I0": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 40, 41, 42, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 48, 49, 23, 50 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 50, 103, 77, 104 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 2, 57, 58, 59 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 45, 53, 66, 61 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 74, 75 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 77, 76, 79, 81 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 84, 85, 36, 75 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_10_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_11_I0": {
          "hide_name": 0,
          "bits": [ 88, 89, 90, 91 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 94, 95, 96, 97 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 99, 100, 101, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 45, 60, 63, 98 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 106, 107, 108, 109 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 254, 264, 113 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_12_I0": {
          "hide_name": 0,
          "bits": [ 115, 116, 117, 118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 121, 68, 122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 123, 62, 54, 124 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_12_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 40, 80, 72, 55 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_12_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 80, 65, 119, 120 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 133, 53, 134, 56 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_13_I1": {
          "hide_name": 0,
          "bits": [ 25, 135, 136, 137 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 142, 46, 143, 144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 145, 130, 146, 147 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 148, 149, 150, 151 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 150, 161 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 138, 139, 140, 141 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 65, 83, 49, 156 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 84, 159, 134, 158 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 155, 157, 154, 162 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 41, 123, 54, 141 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 166, 165, 167, 163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 72, 65, 64, 164 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 164, 168 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 169, 38, 76, 171 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2, 172, 105, 173 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 176, 177, 173 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 179, 58, 122, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2, 23, 180 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 160, 3, 123, 72 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 62, 182, 123, 53 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 143, 186, 183 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 60, 53, 184, 185 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 44, 54 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_14_I2": {
          "hide_name": 0,
          "bits": [ 65, 54, 4, 175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 54, 188 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_14_I3_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 82, 63 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 28, 29, 30, 31 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 189, 190, 109, 191 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 192, 193, 81, 194 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 64, 44, 63, 195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 198, 199, 200, 201 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 67, 121, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_3_I0": {
          "hide_name": 0,
          "bits": [ 210, 211, 212, 213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 186, 217, 218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 103, 222 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0": {
          "hide_name": 0,
          "bits": [ 99, 225, 226, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 228, 229, 230, 147 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 225, 23, 167, 246 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 82, 188, 46, 205 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3, 125, 78, 105 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 214, 197 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 205, 214, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 231, 184, 147, 233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 231, 232, 112, 132 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 112, 113, 114 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 63, 55, 53, 234 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 129, 130, 131, 132 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_4_I1": {
          "hide_name": 0,
          "bits": [ 206, 235, 236, 237 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 169, 240, 241, 214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 101, 141, 161, 162 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 248, 67, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 242, 243, 130, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 246, 247 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 100, 193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 155, 100, 245 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 106, 130 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 47, 86, 238, 239 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 41, 123, 105, 249 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 37, 92, 93 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_5_I3_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 251, 46 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_5_I3_SB_LUT4_O_1_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 220, 221, 111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_5_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 110, 64, 71, 63 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_5_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 64, 45, 41, 54 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ 73, 252, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_6_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 181, 196, 94, 197 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_6_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 181, 209, 253 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_7_I0": {
          "hide_name": 0,
          "bits": [ 65, 41, 258, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_7_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 206, 207, 208, 209 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_7_I0_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 123, 82, 53, 259 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 62, 44, 40 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_7_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 52, 63, 46, 51 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_7_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 51, 83, 52, 63 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_7_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 60, 40, 123, 72 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_8_I0": {
          "hide_name": 0,
          "bits": [ 260, 256, 223, 261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 254, 208 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 126, 127, 90, 128 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 64, 44, 105, 187 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 202, 151, 203, 204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 51, 53, 74, 267 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 65, 45, 187, 266 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 254, 248, 264, 265 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 262, 93, 70, 263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_8_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 244, 70 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_8_I1": {
          "hide_name": 0,
          "bits": [ 255, 256, 257, 116 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_8_I1_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 253, 219, 114 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_8_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 54, 123, 73, 268 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ 222, 223, 224 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 58, 152, 153, 81 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 54, 56 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_8_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 73, 269, 270, 104 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_9_I0": {
          "hide_name": 0,
          "bits": [ 271, 272, 273, 191 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 274, 79, 275 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_9_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 41, 63 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_9_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 72, 41, 57, 87 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_9_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 178, 6, 87, 170 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 103, 73, 191 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 24, 25, 26, 27 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rate_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 276, 221, 114, 277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        }
      }
    }
  }
}
