// Seed: 2968991838
module module_0 (
    output tri id_0,
    input uwire id_1,
    input wand id_2,
    input wire id_3,
    input wor id_4,
    output supply0 id_5,
    output supply1 id_6,
    input wand id_7,
    input uwire id_8,
    input wor id_9,
    input wor id_10,
    input uwire id_11,
    input uwire id_12,
    input uwire id_13,
    input supply0 id_14,
    input tri id_15,
    output tri id_16
);
  assign id_0 = -1;
  assign module_1.id_0 = 0;
  logic id_18 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input supply0 id_2,
    output wire id_3,
    output uwire id_4
);
  assign id_4 = 1'b0;
  wand  id_6 = id_0 - -1;
  logic id_7 = ~id_6;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_2,
      id_2,
      id_3,
      id_4,
      id_1,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_1,
      id_1,
      id_3
  );
endmodule
