[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADS4149IRGZT production of TEXAS INSTRUMENTS from the text:ADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\n12-/14-Bit,160/250MSPS, Ultralow-Power ADC\nCheckforSamples: ADS4126 ,ADS4129 ,ADS4146 ,ADS4149\n1FEATURES DESCRIPTION\n23•Maximum SampleRate:250MSPS TheADS412x/4x areafamilyof12-bit/14-bit\nanalog-to-digital converters (ADCs)withsampling •Ultralow Powerwith1.8VSingleSupply:\nratesupto250MSPS. Thesedevicesuseinnovative–201mWTotalPowerat160MSPSdesign techniques toachieve highdynamic–265mWTotalPowerat250MSPSperformance, whileconsuming extremely lowpower\n•HighDynamic Performance: at1.8Vsupply.Thedevicesarewell-suited for\nmulti-carrier, widebandwidth communications–SNR:70.6dBFS at170MHzapplications.–SFDR:84dBcat170MHz\nTheADS412x/4x havefinegainoptionsthatcanbe•Dynamic PowerScalingwithSampleRateusedtoimprove SFDRperformance atlower•OutputInterface:full-scale inputranges, especially athighinput\n–DoubleDataRate(DDR)LVDSwith frequencies. Theyincludeadcoffsetcorrection loop\nthatcanbeusedtocanceltheADCoffset.Atlower Programmable SwingandStrength\nsampling rates,theADCautomatically operates at–Standard Swing:350mVscaleddownpowerwithnolossinperformance.–LowSwing:200mV\nTheADS412x/4x areavailable inacompactQFN-48–DefaultStrength: 100ΩTerminationpackage andarespecified overtheindustrial\n–2xStrength: 50ΩTermination temperature range(–40°Cto+85°C)\n–1.8VParallelCMOSInterface Also\nSupported\n•Programmable Gainupto6dBforSNR/SFDR\nTrade-Off\n•DCOffsetCorrection\n•Supports LowInputClockAmplitude DownTo\n200mV PP\n•Package: QFN-48(7mm×7mm)\nADS412x/ADS414x FamilyComparison\nSAMPLING RATE WITHANALOG INPUTBUFFERS\nFAMILY 65MSPS 125MSPS 160MSPS 250MSPS 200MSPS 250MSPS\nADS412xADS4122 ADS4125 ADS4126 ADS4129 — ADS41B2912-bitfamily\nADS414xADS4142 ADS4145 ADS4146 ADS4149 — ADS41B4914-bitfamily\n9-bit — — — — — ADS58B19\n11-bit — — — — ADS58B18 —\n1\nPleasebeawarethatanimportant noticeconcerning availability, standard warranty, anduseincriticalapplications ofTexas\nInstruments semiconductor productsanddisclaimers theretoappearsattheendofthisdatasheet.\n2PowerPAD isatrademark ofTexasInstruments Incorporated.\n3Allothertrademarks arethepropertyoftheirrespective owners.\nPRODUCTION DATAinformation iscurrentasofpublication date. Copyright ©2009–2011,TexasInstruments IncorporatedProducts conform tospecifications perthetermsoftheTexas\nInstruments standard warranty. Production processing doesnot\nnecessarily includetestingofallparameters.\nADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nThisintegrated circuitcanbedamaged byESD.TexasInstruments recommends thatallintegrated circuitsbehandledwith\nappropriate precautions. Failuretoobserveproperhandlingandinstallation procedures cancausedamage.\nESDdamagecanrangefromsubtleperformance degradation tocomplete devicefailure.Precision integrated circuitsmaybemore\nsusceptible todamagebecauseverysmallparametric changescouldcausethedevicenottomeetitspublished specifications.\nORDERING INFORMATION(1)\nSPECIFIED\nPACKAGE- PACKAGE TEMPERATURE LEAD/BALL PACKAGE ORDERING TRANSPORT MEDIA,\nPRODUCT LEAD DESIGNATOR RANGE ECOPLAN(2)FINISH MARKING NUMBER QUANTITY\nADS4126IRGZR Tapeandreel,2500GREEN(RoHS,noADS4126 QFN-48 RGZ –40°Cto+85°C Cu/NiPdAu AZ4126Sb/Br)ADS4126IRGZT Tapeandreel,250\nADS4129IRGZR Tapeandreel,2500GREEN(RoHS,noADS4129 QFN-48 RGZ –40°Cto+85°C Cu/NiPdAu AZ4129Sb/Br)ADS4129IRGZT Tapeandreel,250\nADS4146IRGZR Tapeandreel,2500GREEN(RoHS,noADS4146 QFN-48 RGZ –40°Cto+85°C Cu/NiPdAu AZ4146Sb/Br)ADS4146IRGZT Tapeandreel,250\nADS4149IRGZR Tapeandreel,2500GREEN(RoHS,noADS4149 QFN-48 RGZ –40°Cto+85°C Cu/NiPdAu AZ4149Sb/Br)ADS4149IRGZT Tapeandreel,250\n(1)Forthemostcurrentpackageandorderinginformation, seethePackage OptionAddendum attheendofthisdocument, orvisitthe\ndeviceproductfolderatwww.ti.com .\n(2)EcoPlanistheplannedeco-friendly classification. Green(RoHS,noSb/Br):TIdefinesGreentomeanPb-Free(RoHScompatible) and\nfreeofBromine- (Br)andAntimony- (Sb)basedflameretardants. RefertotheQualityandLead-Free (Pb-Free) Datawebsiteformore\ninformation.\nTheADS412x/4x familyispin-compatible withthepreviousgeneration ADS6149 family;thisarchitecture enables\neasymigration. However, therearesomeimportant differences betweenthegenerations, summarized inTable1.\nTable1.MIGRATING FROMTHEADS6149 FAMILY\nADS6149 FAMILY ADS4149 FAMILY\nPINS\nPin21isNC(notconnected) Pin21isNC(notconnected)\nPin23isMODE Pin23isRESERVED intheADS4149 family.Itisreserved asadigitalcontrolpinforan(asyet)undefined functioninthe\nnext-generation ADCseries.\nSUPPLY\nAVDDis3.3V AVDDis1.8V\nDRVDDis1.8V Nochange\nINPUTCOMMON-MODE VOLTAGE\nVCMis1.5V VCMis0.95V\nSERIALINTERFACE\nProtocol: 8-bitregisteraddressand8-bitregisterdata Nochangeinprotocol\nNewserialregistermap\nEXTERNAL REFERENCE MODE\nSupported Notsupported\nADS61B49 FAMILY ADS41B29/B49/ADS58B18 FAMILY\nPINS\nPin21isNC(notconnected) Pin21is3.3VAVDD_BUF (supplyfortheanaloginputbuffers)\nPin23isadigitalcontrolpinfortheRESERVED function.Pin23isMODEPin23functions asSNRBoostenable(B18only).\nSUPPLY\nAVDDis3.3V AVDDis1.8V,AVDD_BUF is3.3V\nDRVDDis1.8V Nochange\nINPUTCOMMON-MODE VOLTAGE\nVCMis1.5V VCMis1.7V\nSERIALINTERFACE\nNochangeinprotocolProtocol: 8-bitregisteraddressand8-bitregisterdataNewserialregistermap\nEXTERNAL REFERENCE MODE\nSupported Notsupported\n2SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nABSOLUTE MAXIMUM RATINGS(1)\nOveroperating free-airtemperature range,unlessotherwise noted.\nVALUE UNIT\nSupplyvoltagerange,AVDD –0.3to2.1 V\nSupplyvoltagerange,DRVDD –0.3to2.1 V\nVoltagebetweenAGNDandDRGND –0.3to0.3 V\nVoltagebetweenAVDDtoDRVDD(whenAVDDleadsDRVDD) 0to2.1 V\nVoltagebetweenDRVDDtoAVDD(whenDRVDDleadsAVDD) 0to2.1 V\nINP,INM –0.3tominimum (1.9,AVDD+0.3) V\nVoltageappliedtoinputpins CLKP,CLKM(2),DFS,OE –0.3toAVDD+0.3 V\nRESET,SCLK,SDATA,SEN –0.3to3.9 V\nOperating free-airtemperature range,TA –40to+85 °C\nOperating junctiontemperature range,TJ +125 °C\nStoragetemperature range,Tstg –65to+150 °C\nESD,humanbodymodel(HBM) 2 kV\n(1)Stresses abovetheseratingsmaycausepermanent damage. Exposure toabsolutemaximum conditions forextended periodsmay\ndegradedevicereliability. Thesearestressratingsonly,andfunctional operation ofthedeviceattheseoranyotherconditions beyond\nthosespecified isnotimplied.\n(2)WhenAVDDisturnedoff,itisrecommended toswitchofftheinputclock(orensurethevoltageonCLKP,CLKMislessthan|0.3V|.\nThispreventstheESDprotection diodesattheclockinputpinsfromturningon.\nTHERMAL INFORMATION\nADS4126,\nADS4129,\nADS4146,\nTHERMAL METRIC(1)UNITS ADS4149\nRGZ\n48PINS\nqJA Junction-to-ambient thermalresistance 29\nqJCtop Junction-to-case (top)thermalresistance\nqJB Junction-to-board thermalresistance 10\n°C/W\nyJT Junction-to-top characterization parameter 0.3\nyJB Junction-to-board characterization parameter 9\nqJCbot Junction-to-case (bottom)thermalresistance 1.13\n(1)Formoreinformation abouttraditional andnewthermalmetrics,seetheICPackage ThermalMetricsapplication report,SPRA953 .\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 3\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nRECOMMENDED OPERATING CONDITIONS\nOveroperating free-airtemperature range,unlessotherwise noted.\nADS412x, ADS414x\nMIN TYP MAX UNIT\nSUPPLIES\nAVDD Analogsupplyvoltage 1.7 1.8 1.9 V\nDRVDD Digitalsupplyvoltage 1.7 1.8 1.9 V\nANALOG INPUTS\nDifferential inputvoltagerange(1)2 VPP\nInputcommon-mode voltage VCM±0.05 V\nMaximum analoginputfrequency with2VPPinputamplitude(2)400 MHz\nMaximum analoginputfrequency with1VPPinputamplitude(2)800 MHz\nCLOCKINPUT\nInputclocksamplerate\nADS4129/ADS4149\nLow-speed modeenabled(3)20 80 MSPS\nLow-speed modedisabled(3)>80 250 MSPS\nADS4126/ADS4146\nLow-speed modeenabled(3)20 80 MSPS\nLow-speed modedisabled(3)>80 160 MSPS\nInputclockamplitude differential (VCLKP–VCLKM)\nSinewave,ac-coupled 0.2 1.5 VPP\nLVPECL, ac-coupled 1.6 VPP\nLVDS,ac-coupled 0.7 VPP\nLVCMOS, single-ended, ac-coupled 1.8 V\nInputclockdutycycle\nLow-speed modeenabled 40 50 60 %\nLow-speed modedisabled 35 50 65 %\nDIGITAL OUTPUTS\nCLOAD Maximum externalloadcapacitance fromeachoutputpintoDRGND 5 pF\nDifferential loadresistance betweentheLVDSoutputpairs(LVDSRLOAD 100 Ωmode)\nTA Operating free-airtemperature –40 +85 °C\nHIGHPERFORMANCE MODES(4)(5)(6)\nSettheMODE1registerbitstogetbestperformance acrosssample\nMode1clockandinputsignalfrequencies.\nRegisteraddress=03h,registerdata=03h\nSettheMODE2registerbittogetbestperformance athighinput\nMode2signalfrequencies.\nRegisteraddress=4Ah,registerdata=01h\n(1)With0dBgain.SeetheFineGainsectionintheApplication Information forrelationbetweeninputvoltagerangeandgain.\n(2)SeetheTheoryofOperation sectionintheApplication Information .\n(3)SeetheSerialInterface sectionfordetailsonlow-speed mode.\n(4)Itisrecommended tousethesemodestogetbestperformance. Thesemodescanbesetusingtheserialinterfaceonly.\n(5)SeetheSerialInterfacesectionfordetailsonregisterprogramming.\n(6)Notethatthesemodescannotbesetwhentheserialinterfaceisnotused(whentheRESETpinistiedhigh);seetheDevice\nConfiguration section.\n4SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nELECTRICAL CHARACTERISTICS: ADS4126/ADS4129\nTypicalvaluesareat+25°C,AVDD=1.8V,DRVDD=1.8V,50%clockdutycycle,–1dBFSdifferential analoginput,1dBgain,\nandDDRLVDSinterface, unlessotherwise noted.Minimum andmaximum valuesareacrossthefulltemperature range:\nTMIN=–40°CtoTMAX=+85°C,AVDD=1.8V,andDRVDD=1.8V.Notethatafterreset,thedeviceisin0dBgainmode.\nADS4126 (160MSPS) ADS4129 (250MSPS)\nPARAMETER TESTCONDITIONS MIN TYP MAX MIN TYP MAX UNIT\nResolution 12 12 Bits\nfIN=10MHz 70.2 69.8 dBFS\nfIN=70MHz 70 69.7 dBFS\nSNR(signal-to-noise ratio),LVDS fIN=100MHz 69.7 69.6 dBFS\nfIN=170MHz 66.5 69 65.8 69 dBFS\nfIN=300MHz 68 68 dBFS\nfIN=10MHz 70.1 69.7 dBFS\nfIN=70MHz 70 69.4 dBFS\nSINAD(signal-to-noise anddistortion ratio),fIN=100MHz 69.5 69.3 dBFSLVDS\nfIN=170MHz 65.5 68.7 65.5 68.7 dBFS\nfIN=300MHz 67.3 66.8 dBFS\nfIN=10MHz 88 87 dBc\nfIN=70MHz 87 82 dBc\nSpurious-free dynamicrange SFDR fIN=100MHz 86.3 81 dBc\nfIN=170MHz 72.5 82 70 80 dBc\nfIN=300MHz 77.5 75 dBc\nfIN=10MHz 87 85 dBc\nfIN=70MHz 85 80 dBc\nTotalharmonic distortion THD fIN=100MHz 84 79 dBc\nfIN=170MHz 70 81 69 79 dBc\nfIN=300MHz 74.5 71.5 dBc\nfIN=10MHz 92 90 dBc\nfIN=70MHz 90 85 dBc\nSecond-harmonic distortion HD2 fIN=100MHz 88 84 dBc\nfIN=170MHz 72.5 88 70 84 dBc\nfIN=300MHz 78 74 dBc\nfIN=10MHz 88 87 dBc\nfIN=70MHz 87 82 dBc\nThird-harmonic distortion HD3 fIN=100MHz 86 81 dBc\nfIN=170MHz 72.5 82 70 80 dBc\nfIN=300MHz 77 75 dBc\nfIN=10MHz 92 90 dBc\nfIN=70MHz 91 88 dBc\nWorstspurfIN=100MHz 90 90 dBc(otherthansecondandthirdharmonics)\nfIN=170MHz 76 90 75 88 dBc\nfIN=300MHz 88 88 dBc\nf1=46MHz,f2=50MHz,–88 –88 dBFSeachtoneat–7dBFS Two-tone intermodulationIMDdistortion f1=185MHz, f2=190MHz,–86 –86 dBFSeachtoneat–7dBFS\nRecovery towithin1%(offinalClockInputoverloadrecovery value)for6dBoverloadwith 1 1cyclessine-wave input\nFor100mV PPsignalonAVDDACpower-supply rejectionratio PSRR >30 >30 dBsupply,upto10MHz\nEffectivenumberofbits ENOB fIN=170MHz 11.2 11.2 LSBs\nDifferential nonlinearity DNL fIN=170MHz –0.85 ±0.2 2.5 –0.95 ±0.2 2.5 LSBs\nIntegrated nonlinearity INL fIN=170MHz ±0.25 3.5 ±0.5 5 LSBs\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 5\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nELECTRICAL CHARACTERISTICS: ADS4146/ADS4149\nTypicalvaluesareat+25°C,AVDD=1.8V,DRVDD=1.8V,50%clockdutycycle,–1dBFSdifferential analoginput,1dBgain,\nandDDRLVDSinterface, unlessotherwise noted.Minimum andmaximum valuesareacrossthefulltemperature range:\nTMIN=–40°CtoTMAX=+85°C,AVDD=1.8V,andDRVDD=1.8V.Notethatafterreset,thedeviceisin0dBgainmode.\nADS4146 (160MSPS) ADS4149 (250MSPS)\nPARAMETER TESTCONDITIONS MIN TYP MAX MIN TYP MAX UNIT\nResolution 14 14 Bits\nfIN=10MHz 72.2 71.9 dBFS\nfIN=70MHz 72 71.4 dBFS\nSNR(signal-to-noise ratio),LVDS fIN=100MHz 71.5 71.4 dBFS\nfIN=170MHz 68.5 70.8 67.5 70.6 dBFS\nfIN=300MHz 69 69 dBFS\nfIN=10MHz 72 71.6 dBFS\nfIN=70MHz 71.8 71 dBFS\nSINAD(signal-to-noise anddistortion ratio),fIN=100MHz 71.4 70.9 dBFSLVDS\nfIN=170MHz 67.5 70.4 66 69.4 dBFS\nfIN=300MHz 68.2 67.4 dBFS\nfIN=10MHz 88 87 dBc\nfIN=70MHz 87 82 dBc\nSpurious-free dynamicrange SFDR fIN=100MHz 86 81 dBc\nfIN=170MHz 74.5 82 72 84 dBc\nfIN=300MHz 77 75 dBc\nfIN=10MHz 86.5 85 dBc\nfIN=70MHz 85 80 dBc\nTotalharmonic distortion THD fIN=100MHz 84 79 dBc\nfIN=170MHz 72 81 71 80.5 dBc\nfIN=300MHz 74.5 71.5 dBc\nfIN=10MHz 91 89 dBc\nfIN=70MHz 90 85 dBc\nSecond-harmonic distortion HD2 fIN=100MHz 88 84 dBc\nfIN=170MHz 74.5 88 72 84 dBc\nfIN=300MHz 79 75 dBc\nfIN=10MHz 88 87 dBc\nfIN=70MHz 87 82 dBc\nThird-harmonic distortion HD3 fIN=100MHz 86 81 dBc\nfIN=170MHz 74.5 82 72 82 dBc\nfIN=300MHz 77 75 dBc\nfIN=10MHz 91 90 dBc\nfIN=70MHz 90 88 dBc\nWorstspurfIN=100MHz 90 90 dBc(otherthansecondandthirdharmonics)\nfIN=170MHz 78 90 77 88 dBc\nfIN=300MHz 88 88 dBc\nf1=46MHz,f2=50MHz,–88 –88 dBFSeachtoneat–7dBFS Two-tone intermodulationIMDdistortion f1=185MHz, f2=190MHz,–86 –86 dBFSeachtoneat–7dBFS\nRecovery towithin1%(offinalClockInputoverloadrecovery value)for6dBoverloadwith 1 1cyclessine-wave input\nFor100mV PPsignalonAVDDACpower-supply rejectionratio PSRR >30 >30 dBsupply,upto10MHz\nEffectivenumberofbits ENOB fIN=170MHz 11.5 11.3 LSBs\nDifferential nonlinearity DNL fIN=170MHz –0.95 ±0.5 –0.95 ±0.5 LSBs\nIntegrated nonlinearity INL fIN=170MHz ±2 ±4.5 ±2 ±5LSBs\n6SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nELECTRICAL CHARACTERISTICS: GENERAL\nTypicalvaluesareat+25°C,AVDD=1.8V,DRVDD=1.8V,50%clockdutycycle,and0dBgain,unlessotherwise noted.\nMinimum andmaximum valuesareacrossthefulltemperature range:TMIN=–40°CtoTMAX=+85°C,AVDD=1.8V,and\nDRVDD=1.8V.\nADS4126/ADS4146 (160MSPS) ADS4129/ADS4149 (250MSPS)\nPARAMETER MIN TYP MAX MIN TYP MAX UNIT\nANALOG INPUTS\nDifferential inputvoltagerange 2 2 VPP\nDifferential inputresistance (atdc);seeFigure114 >1 >1 MΩ\nDifferential inputcapacitance; seeFigure115 4 4 pF\nAnaloginputbandwidth 550 550 MHz\nAnaloginputcommon-mode current(perinputpin) 0.6 0.6 µA/MSPS\nCommon-mode outputvoltage VCM 0.95 0.95 V\nVCMoutputcurrentcapability 4 4 mA\nDCACCURACY\nOffseterror –15 2.5 15 –15 2.5 15 mV\nTemperature coefficient ofoffseterror 0.003 0.003 mV/°C\nGainerrorasaresultofinternalreferenceEGREF –2 2 –2 2 %FSinaccuracy alone\nGainerrorofchannelalone EGCHAN –0.2 –0.2 –1 %FS\nTemperature coefficient ofEGCHAN 0.001 0.001 Δ%/°C\nPOWERSUPPLY\nIAVDD72 83 99 113 mAAnalogsupplycurrent\nIDRVDD(1)\nOutputbuffersupplycurrent39.5 51 47 mALVDSinterfacewith100Ωexternaltermination\nLowLVDSswing(200mV)\nIDRVDD\nOutputbuffersupplycurrent51 63 59 72 mALVDSinterfacewith100Ωexternaltermination\nStandard LVDSswing(350mV)\nIDRVDDoutputbuffersupplycurrent(1)(2)\nCMOSinterface(2)\n26 35 mA8pFexternalloadcapacitance\nfIN=2.5MHz\nAnalogpower 130 179 mW\nLVDSinterface, lowLVDSswing 71.1 84.6 mW\nDigitalpower\nCMOSinterface(2)\n47 63 mW8pFexternalloadcapacitance\nfIN=2.5MHz\nGlobalpower-down 10 25 10 25 mW\nStandby 185 185 mW\n(1)Themaximum DRVDDcurrentwithCMOSinterfacedependsontheactualloadcapacitance onthedigitaloutputlines.Notethatthe\nmaximum recommended loadcapacitance oneachdigitaloutputlineis10pF.\n(2)InCMOSmode,theDRVDDcurrentscaleswiththesampling frequency, theloadcapacitance onoutputpins,inputfrequency, andthe\nsupplyvoltage(seetheCMOSInterface PowerDissipation sectionintheApplication Information ).\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 7\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nDIGITAL CHARACTERISTICS\nTypicalvaluesareat+25°C,AVDD=1.8V,DRVDD=1.8V,and50%clockdutycycle,unlessotherwise noted.Minimum and\nmaximum valuesareacrossthefulltemperature range:TMIN=–40°CtoTMAX=+85°C,AVDD=1.8V,andDRVDD=1.8V.\nADS4126, ADS4129, ADS4146, ADS4149\nPARAMETER TESTCONDITIONS MIN TYP MAX UNIT\nDIGITAL INPUTS(RESET, SCLK,SDATA,SEN,OE)\nHigh-level inputvoltage RESET,SCLK,SDATA,and 1.3 V\nSENsupport1.8Vand3.3V\nLow-level inputvoltage 0.4 V CMOSlogiclevels\nHigh-level inputvoltage 1.3 VOEonlysupports1.8VCMOS\nlogiclevels Low-level inputvoltage 0.4 V\nHigh-level inputcurrent:SDATA,SCLK(1)VHIGH=1.8V 10 µA\nHigh-level inputcurrent:SEN VHIGH=1.8V 0 µA\nLow-level inputcurrent:SDATA,SCLK VLOW=0V 0 µA\nLow-level inputcurrent:SEN VLOW=0V 10 µA\nDIGITAL OUTPUTS (CMOSINTERFACE: D0TOD13,OVR_SDOUT)\nHigh-level outputvoltage DRVDD–0.1DRVDD V\nLow-level outputvoltage 0 0.1 V\nDIGITAL OUTPUTS (LVDSINTERFACE: DA0P/MTODA13P/M, DB0P/MTODB13P/M, CLKOUTP/M)\nHigh-level outputvoltage(2)VODH Standard swingLVDS 270 +350 430 mV\nLow-level outputvoltage(2)VODL Standard swingLVDS –430 –350 –270 mV\nHigh-level outputvoltage(2)VODH LowswingLVDS +200 mV\nLow-level outputvoltage(2)VODL LowswingLVDS –200 mV\nOutputcommon-mode voltage VOCM 0.85 1.05 1.25 V\n(1)SDATAandSCLKhaveaninternal180kΩpull-down resistor.\n(2)Withanexternal100Ωtermination.\n8SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n36\n35\n34\n33\n32\n31\n30\n29\n28\n27\n26\n25DRGND\nDRVDD\nNC\nNC\nNC\nNC\nRESET\nSCLK\nSDATA\nSEN\nAVDD\nAGNDD10_D11_P\nVCMD10_D11_M\nAGNDD8_D9_P\nINPD8_D9_M\nINMD6_D7_P\nAGNDD6_D7_M\nAVDDD4_D5_P\nAGNDD4_D5_M\nAVDDD2_D3_P\nNCD2_D3_M\nAVDDD0_D1_P\nRESERVEDD0_D1_M\nAVDD1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12DRGND\nDRVDD\nOVR_SDOUT\nCLKOUTM\nCLKOUTP\nDFS\nOE\nAVDD\nAGND\nCLKP\nCLKM\nAGND48 47 46 45 44 43 42 41 40 39 38\n13 14 15 16 17 18 19 20 21 22 2337\n24ADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nPINCONFIGURATION (LVDSMODE)\nRGZPACKAGE(1)\nQFN-48\n(TOPVIEW)\n(1)ThePowerPAD isconnected toDRGND.\nFigure1.ADS412x LVDSPinout\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 9\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n36\n35\n34\n33\n32\n31\n30\n29\n28\n27\n26\n25DRGND\nDRVDD\nD0_D1_P\nD0_D1_M\nNC\nNC\nRESET\nSCLK\nSDATA\nSEN\nAVDD\nAGNDD12_D13_P\nVCMD12_D13_M\nAGNDD10_D11_P\nINPD10_D11_M\nINMD8_D9_P\nAGNDD8_D9_M\nAVDDD6_D7_P\nAGNDD6_D7_M\nAVDDD4_D5_P\nNCD4_D5_M\nAVDDD2_D3_P\nRESERVEDD2_D3_M\nAVDD1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12DRGND\nDRVDD\nOVR_SDOUT\nCLKOUTM\nCLKOUTP\nDFS\nOE\nAVDD\nAGND\nCLKP\nCLKM\nAGND48 47 46 45 44 43 42 41 40 39 38\n13 14 15 16 17 18 19 20 21 22 2337\n24ADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nRGZPACKAGE(2)\nQFN-48\n(TOPVIEW)\n(2)ThePowerPAD ™isconnected toDRGND.\nFigure2.ADS414x LVDSPinout\nADS412x, ADS414x PinAssignments (LVDSMode)\n#OF\nPINNAME PINNUMBER PINS FUNCTION DESCRIPTION\nAVDD 8,18,20,22,24,26 6 I 1.8Vanalogpowersupply\nAGND 9,12,14,17,19,25 6 I Analogground\nCLKP 10 1 I Differential clockinput,positive\nCLKM 11 1 I Differential clockinput,negative\nINP 15 1 I Differential analoginput,positive\nINM 16 1 I Differential analoginput,negative\nOutputsthecommon-mode voltage(0.95V)thatcanbeusedexternally tobiastheVCM 13 1 Oanaloginputpins.\nSerialinterfaceRESETinput.\nWhenusingtheserialinterfacemode,theinternalregistersmustinitializethrough\nhardware RESETbyapplyingahighpulseonthispinorbyusingthesoftwarereset\nRESET 30 1 I option;refertotheSerialInterface section.\nWhenRESETistiedhigh,theinternalregistersareresettothedefaultvalues.Inthis\ncondition, SENcanbeusedasananalogcontrolpin.\nRESEThasaninternal180kΩpull-down resistor.\nThispinfunctions asaserialinterfaceclockinputwhenRESETislow.WhenRESETis\nSCLK 29 1 I high,SCLKhasnofunctionandshouldbetiedtoground.Thispinhasaninternal\n180kΩpull-down resistor.\nThispinfunctions asaserialinterfacedatainputwhenRESETislow.WhenRESETis\nSDATA 28 1 I high,SDATAfunctions asaSTANDBY controlpin(seeTable9).Thispinhasan\ninternal180kΩpull-down resistor.\nThispinfunctions asaserialinterfaceenableinputwhenRESETislow.WhenRESET\nSEN 27 1 I ishigh,SENhasnofunctionandshouldbetiedtoAVDD.Thispinhasaninternal\n180kΩpull-upresistortoAVDD.\n10SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nADS412x, ADS414x PinAssignments (LVDSMode)(continued)\n#OF\nPINNAME PINNUMBER PINS FUNCTION DESCRIPTION\nOutputbufferenableinput,activehigh;thispinhasaninternal180kΩpull-upresistortoOE 7 1 IDRVDD.\nDataformatselectinput.ThispinsetstheDATAFORMAT (twoscomplement oroffsetDFS 6 1 Ibinary)andtheLVDS/CMOS outputinterfacetype.SeeTable7fordetailedinformation.\nRESERVED 23 1 I Digitalcontrolpin,reserved forfutureuse\nCLKOUTP 5 1 O Differential outputclock,true\nCLKOUTM 4 1 O Differential outputclock,complement\nRefertoFigure1andD0_D1_P 1 O Differential outputdataD0andD1multiplexed, trueFigure2\nRefertoFigure1andD0_D1_M 1 O Differential outputdataD0andD1multiplexed, complementFigure2\nRefertoFigure1andD2_D3_P 1 O Differential outputdataD2andD3multiplexed, trueFigure2\nRefertoFigure1andD2_D3_M 1 O Differential outputdataD2andD3multiplexed, complementFigure2\nRefertoFigure1andD4_D5_P 1 O Differential outputdataD4andD5multiplexed, trueFigure2\nRefertoFigure1andD4_D5_M 1 O Differential outputdataD4andD5multiplexed, complementFigure2\nRefertoFigure1andD6_D7_P 1 O Differential outputdataD6andD7multiplexed, trueFigure2\nRefertoFigure1andD6_D7_M 1 O Differential outputdataD6andD7multiplexed, complementFigure2\nRefertoFigure1andD8_D9_P 1 O Differential outputdataD8andD9multiplexed, trueFigure2\nRefertoFigure1andD8_D9_M 1 O Differential outputdataD8andD9multiplexed, complementFigure2\nRefertoFigure1andD10_D11_P 1 O Differential outputdataD10andD11multiplexed, trueFigure2\nRefertoFigure1andD10_D11_M 1 O Differential outputdataD10andD11multiplexed, complementFigure2\nRefertoFigure1andD12_D13_P 1 O Differential outputdataD12andD13multiplexed, trueFigure2\nRefertoFigure1andD12_D13_M 1 O Differential outputdataD12andD13multiplexed, complementFigure2\nThispinfunctions asanout-of-range indicatorafterreset,whenregisterbitOVR_SDOUT 3 1 OREADOUT =0,andfunctions asaserialregisterreadoutpinwhenREADOUT =1.\nDRVDD 2,35 2 I 1.8Vdigitalandoutputbuffersupply\nDRGND 1,36,PAD 2 I Digitalandoutputbufferground\nRefertoFigure1andNC — — DonotconnectFigure2\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 11\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n36\n35\n34\n33\n32\n31\n30\n29\n28\n27\n26\n25DRGND\nDRVDD\nNC\nNC\nNC\nNC\nRESET\nSCLK\nSDATA\nSEN\nAVDD\nAGNDD11\nVCMD10\nAGNDD9\nINPD8\nINMD7\nAGNDD6\nAVDDD5\nAGNDD4\nAVDDD3\nNCD2\nAVDDD1\nRESERVEDD0\nAVDD1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12DRGND\nDRVDD\nOVR_SDOUT\nUNUSED\nCLKOUT\nDFS\nOE\nAVDD\nAGND\nCLKP\nCLKM\nAGND48 47 46 45 44 43 42 41 40 39 38\n13 14 15 16 17 18 19 20 21 22 2337\n24ADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nPINCONFIGURATION (CMOSMODE)\nRGZPACKAGE(3)\nQFN-48\n(TOPVIEW)\n(3)ThePowerPAD isconnected toDRGND.\nFigure3.ADS412x CMOSPinout\n12SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n36\n35\n34\n33\n32\n31\n30\n29\n28\n27\n26\n25DRGND\nDRVDD\nD1\nD0\nNC\nNC\nRESET\nSCLK\nSDATA\nSEN\nAVDD\nAGNDD13\nVCMD12\nAGNDD11\nINPD10\nINMD9\nAGNDD8\nAVDDD7\nAGNDD6\nAVDDD5\nNCD4\nAVDDD3\nRESERVEDD2\nAVDD1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12DRGND\nDRVDD\nOVR_SDOUT\nUNUSED\nCLKOUT\nDFS\nOE\nAVDD\nAGND\nCLKP\nCLKM\nAGND48 47 46 45 44 43 42 41 40 39 38\n13 14 15 16 17 18 19 20 21 22 2337\n24ADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nRGZPACKAGE(4)\nQFN-48\n(TOPVIEW)\n(4)ThePowerPAD isconnected toDRGND.\nFigure4.ADS414x CMOSPinout\nADS412x, ADS414x PinAssignments (CMOSMode)\n#OF\nPINNAME PINNUMBER PINS FUNCTION DESCRIPTION\nAVDD 8,18,20,22,24,26 6 I 1.8Vanalogpowersupply\nAGND 9,12,14,17,19,25 6 I Analogground\nCLKP 10 1 I Differential clockinput,positive\nCLKM 11 1 I Differential clockinput,negative\nINP 15 1 I Differential analoginput,positive\nINM 16 1 I Differential analoginput,negative\nOutputsthecommon-mode voltage(0.95V)thatcanbeusedexternally tobiastheVCM 13 1 Oanaloginputpins.\nSerialinterfaceRESETinput.\nWhenusingtheserialinterfacemode,theinternalregistersmustinitializethrough\nhardware RESETbyapplyingahighpulseonthispinorbyusingthesoftwarereset\nRESET 30 1 I option;refertotheSerialInterface section.\nWhenRESETistiedhigh,theinternalregistersareresettothedefaultvalues.Inthis\ncondition, SENcanbeusedasananalogcontrolpin.\nRESEThasaninternal180kΩpull-down resistor.\nThispinfunctions asaserialinterfaceclockinputwhenRESETislow.WhenRESETis\nSCLK 29 1 I high,SCLKhasnofunctionandshouldbetiedtoground.Thispinhasaninternal\n180kΩpull-down resistor.\nThispinfunctions asaserialinterfacedatainputwhenRESETislow.WhenRESETis\nSDATA 28 1 I high,SDATAfunctions asaSTANDBY controlpin(seeTable9).Thispinhasan\ninternal180kΩpull-down resistor.\nThispinfunctions asaserialinterfaceenableinputwhenRESETislow.WhenRESET\nSEN 27 1 I ishigh,SENhasnofunctionandshouldbetiedtoAVDD.Thispinhasaninternal\n180kΩpull-upresistortoAVDD.\nOutputbufferenableinput,activehigh;thispinhasaninternal180kΩpull-upresistortoOE 7 1 IDRVDD.\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 13\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nADS412x, ADS414x PinAssignments (CMOSMode)(continued)\n#OF\nPINNAME PINNUMBER PINS FUNCTION DESCRIPTION\nDataformatselectinput.ThispinsetstheDATAFORMAT (twoscomplement oroffsetDFS 6 1 Ibinary)andtheLVDS/CMOS outputinterfacetype.SeeTable7fordetailedinformation.\nRESERVED 23 1 I Digitalcontrolpin,reserved forfutureuse\nCLKOUT 5 1 O CMOSoutputclock\nRefertoFigure3andD0 1 O 12-bit/14-bit CMOSoutputdataFigure4\nRefertoFigure3andD1 1 O 12-bit/14-bit CMOSoutputdataFigure4\nRefertoFigure3andD2 1 O 12-bit/14-bit CMOSoutputdataFigure4\nRefertoFigure3andD3 1 O 12-bit/14-bit CMOSoutputdataFigure4\nRefertoFigure3andD4 1 O 12-bit/14-bit CMOSoutputdataFigure4\nRefertoFigure3andD5 1 O 12-bit/14-bit CMOSoutputdataFigure4\nRefertoFigure3andD6 1 O 12-bit/14-bit CMOSoutputdataFigure4\nRefertoFigure3andD7 1 O 12-bit/14-bit CMOSoutputdataFigure4\nRefertoFigure3andD8 1 O 12-bit/14-bit CMOSoutputdataFigure4\nRefertoFigure3and 12-bit/14-bit CMOSoutputdataD9 1 OFigure4\nRefertoFigure3andD10 1 O 12-bit/14-bit CMOSoutputdataFigure4\nRefertoFigure3andD11 1 O 12-bit/14-bit CMOSoutputdataFigure4\nRefertoFigure3andD12 1 O 12-bit/14-bit CMOSoutputdataFigure4\nRefertoFigure3andD13 1 O 12-bit/14-bit CMOSoutputdataFigure4\nThispinfunctions asanout-of-range indicatorafterreset,whenregisterbitOVR_SDOUT 3 1 OREADOUT =0,andfunctions asaserialregisterreadoutpinwhenREADOUT =1.\nDRVDD 2,35 2 I 1.8Vdigitalandoutputbuffersupply\nDRGND 1,36,PAD 2 I Digitalandoutputbufferground\nUNUSED 4 1 — UnusedpininCMOSmode\nRefertoFigure3andNC — — DonotconnectFigure4\n14SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n12-Bit\nADC\nOVR_SDOUTD10_D11_MD10_D11_PD8_D9_MD8_D9_PD6_D7_MD6_D7_PD4_D5_MD4_D5_PD2_D3_MD2_D3_PD0_D1_MD0_D1_PCLKOUTMCLKOUTP\nCLKMCLKP\nCLOCKGEN\nINM\nVCMINPSampling\nCircuitCommon\nDigital□FunctionsDDR\nSerializerLow-Latency□Mode\n(Default□After□Reset)\nReferenceControl\nInterface\nOE\nSDATADFS SENSCLKRESETADS4129AVDD AGND DRVDD DRGNDDDR□LVDS\nInterfaceADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nFUNCTIONAL BLOCKDIAGRAM\nFigure5.ADS412x BlockDiagram\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 15\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n14-Bit\nADC\nOVR_SDOUTD12_D13_MD12_D13_PD10_D11_MD10_D11_PD8_D9_MD8_D9_PD6_D7_MD6_D7_PD4_D5_MD4_D5_PD2_D3_MD2_D3_PD0_D1_MD0_D1_PCLKOUTMCLKOUTP\nCLKMCLKP\nCLOCKGEN\nINM\nVCMINPSampling\nCircuitCommon\nDigital□FunctionsDDR\nSerializerLow-Latency□Mode\n(Default□After□Reset)\nReferenceControl\nInterface\nOE\nSDATADFS SENSCLKRESETADS4149AVDD AGND DRVDD DRGNDDDR□LVDS\nInterfaceADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nFigure6.ADS414x BlockDiagram\n16SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nDn_Dn□+□1_P\nDn_Dn□+□1_M\nGNDLogic□0\nVODLLogic□1\nVODH\nVOCMADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nTIMINGCHARACTERISTICS\n(1)Withexternal100Ωtermination.\nFigure7.LVDSOutputVoltageLevels\nTIMINGREQUIREMENTS: LVDSandCMOSModes(1)\nTypicalvaluesareat+25°C,AVDD=1.8V,DRVDD=1.8V,sampling frequency =250MSPS,sinewaveinputclock,\nCLOAD=5pF(2),andRLOAD=100Ω(3),unlessotherwise noted.Minimum andmaximum valuesareacrossthefulltemperature\nrange:TMIN=–40°CtoTMAX=+85°C,AVDD=1.8V,andDRVDD=1.7Vto1.9V.\nPARAMETER CONDITIONS MIN TYP MAX UNIT\ntA Aperturedelay 0.6 0.8 1.2 ns\nVariation ofaperture Between twodevicesatthesametemperature and±100 psdelay DRVDDsupply\ntJ Aperturejitter 100 fSrms\nTimetovaliddataaftercomingoutofSTANDBY5 25 µsmode\nWakeuptime\nTimetovaliddataaftercomingoutofPDNGLOBAL100 500 µsmode\nClockLow-latency mode(defaultafterreset) 10cycles\nLow-latency modedisabled(gainenabled,offset ClockADClatency(4)16correction disabled) cycles\nLow-latency modedisabled(gainandoffset Clock17correction enabled) cycles\nDDRLVDSMODE(5)(6)\ntSU Datasetuptime(3)Datavalid(7)tozero-crossing ofCLKOUTP 0.75 1.1 ns\nZero-crossing ofCLKOUTP todatabecomingtH Dataholdtime(3)0.35 0.6 nsinvalid(7)\nInputclockrisingedgecross-over tooutputclockClockpropagationtPDI risingedgecross-over 3 4.2 5.4 nsdelay1MSPS≤sampling frequency ≤250MSPS\nBetween twodevicesatthesametemperature andVariation oftPDI ±0.6 nsDRVDDsupply\n(1)Timingparameters areensuredbydesignandcharacterization butarenotproduction tested.\n(2)CLOADistheeffectiveexternalsingle-ended loadcapacitance betweeneachoutputpinandground.\n(3)RLOADisthedifferential loadresistance betweentheLVDSoutputpair.\n(4)Athigherfrequencies, tPDIisgreaterthanoneclockperiodandoveralllatency=ADClatency+1.\n(5)Measurements aredonewithatransmission lineof100Ωcharacteristic impedance betweenthedeviceandtheload.Setupandhold\ntimespecifications takeintoaccounttheeffectofjitterontheoutputdataandclock.\n(6)TheLVDStimingsareunchanged forlowlatencydisabledandenabled.\n(7)Datavalidreferstoalogichighof1.26Vandalogiclowof0.54V.\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 17\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nTIMINGREQUIREMENTS: LVDSandCMOSModes(1)(continued)\nTypicalvaluesareat+25°C,AVDD=1.8V,DRVDD=1.8V,sampling frequency =250MSPS,sinewaveinputclock,\nCLOAD=5pF(2),andRLOAD=100Ω(3),unlessotherwise noted.Minimum andmaximum valuesareacrossthefulltemperature\nrange:TMIN=–40°CtoTMAX=+85°C,AVDD=1.8V,andDRVDD=1.7Vto1.9V.\nPARAMETER CONDITIONS MIN TYP MAX UNIT\nDDRLVDSMODE(continued)\nDutycycleofdifferential clock,(CLKOUTP –LVDSbitclockdutyCLKOUTM) 42 48 54 %cycle1MSPS≤sampling frequency ≤250MSPS\nRisetimemeasured from–100mVto+100mVDatarisetime,tRISE,tFALL Falltimemeasured from+100mVto–100mV 0.14 nsDatafalltime1MSPS≤sampling frequency ≤250MSPS\nOutputclockrise Risetimemeasured from–100mVto+100mVtCLKRISE,time, Falltimemeasured from+100mVto–100mV 0.14 nstCLKFALLOutputclockfalltime 1MSPS≤sampling frequency ≤250MSPS\nOutputenable(OE)totOE TimetovaliddataafterOEbecomes active 50 100 nsdatadelay\nPARALLEL CMOSMODE(8)(9)\nInputclocktodata Inputclockrisingedgecross-over tostartofdatatSTART 1.1 nsdelay valid(10)\ntDV Datavalidtime Timeintervalofvaliddata(10)2.5 3.2 ns\nInputclockrisingedgecross-over tooutputclockClockpropagationtPDI risingedgecross-over 4 5.5 7 nsdelay1MSPS≤sampling frequency ≤200MSPS\nOutputclockduty Dutycycleofoutputclock,CLKOUT47 %cycle 1MSPS≤sampling frequency ≤200MSPS\nRisetimemeasured from20%to80%ofDRVDDDatarisetime,tRISE,tFALL Falltimemeasured from80%to20%ofDRVDD 0.35 nsDatafalltime1≤sampling frequency ≤250MSPS\nOutputclockrise Risetimemeasured from20%to80%ofDRVDDtCLKRISE,time, Falltimemeasured from80%to20%ofDRVDD 0.35 nstCLKFALLOutputclockfalltime 1≤sampling frequency ≤200MSPS\nOutputenable(OE)totOE TimetovaliddataafterOEbecomes active 20 40 nsdatadelay\n(8)ForfS>200MSPS, itisrecommended touseanexternalclockfordatacaptureinsteadofthedeviceoutputclocksignal(CLKOUT).\n(9)Lowlatencymodeenabled.\n(10)Datavalidreferstoalogichighof1.26Vandalogiclowof0.54V.\n18SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nTable2.LVDSTimingAcrossSampling Frequencies\nSAMPLING SETUPTIME(ns) HOLDTIME(ns)\nFREQUENCY\n(MSPS) MIN TYP MAX MIN TYP MAX\n230 0.85 1.25 0.35 0.6\n200 1.05 1.55 0.35 0.6\n185 1.1 1.7 0.35 0.6\n160 1.6 2.1 0.35 0.6\n125 2.3 3 0.35 0.6\n80 4.5 5.2 0.35 0.6\nTable3.CMOSTimingAcrossSampling Frequencies (LowLatencyEnabled)\nTIMINGSPECIFIED WITHRESPECT TOOUTPUT CLOCK\nSAMPLINGtSETUP(ns) tHOLD(ns) tPDI(ns)FREQUENCY\n(MSPS) MIN TYP MAX MIN TYP MAX MIN TYP MAX\n200 1.6 2.2 1.8 2.5 4 5.5 7\n185 1.8 2.4 1.9 2.7 4 5.5 7\n160 2.3 2.9 2.2 3 4 5.5 7\n125 3.1 3.7 3.2 4 4 5.5 7\n80 5.4 6 5.4 6 4 5.5 7\nTable4.CMOSTimingAcrossSampling Frequencies (LowLatencyDisabled)\nTIMINGSPECIFIED WITHRESPECT TOOUTPUT CLOCK\nSAMPLINGtSETUP(ns) tHOLD(ns) tPDI(ns)FREQUENCY\n(MSPS) MIN TYP MAX MIN TYP MAX MIN TYP MAX\n200 1 1.6 2 2.8 4 5.5 7\n185 1.3 2 2.2 3 4 5.5 7\n160 1.8 2.5 2.5 3.3 4 5.5 7\n125 2.5 3.2 3.5 4.3 4 5.5 7\n80 4.8 5.5 5.7 6.5 4 5.5 7\nTable5.CMOSTimingAcrossSampling Frequencies (LowLatencyEnabled)\nTIMINGSPECIFIED WITHRESPECT TOINPUTCLOCK\ntSTART(ns) tDV(ns)SAMPLING FREQUENCY\n(MSPS) MIN TYP MAX MIN TYP MAX\n250 1.1 2.5 3.2\n230 0.7 2.9 3.5\n200 –0.3 3.5 4.2\n185 –1 3.9 4.5\n170 –1.5 4.3 5\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 19\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nO E O E O E O E O E E O E O E O E O E O\nN□+□1 N□+□2Input□Clock\nCLKOUTM\nCLKOUTP\nOutput□Data(2)\n(DXP ,□DXM)DDR□LVDS\nN 1/c45 N N□+□1CLKOUT\nOutput□DataParallel□CMOSInput□SignalSample□NN□+□1N□+□2N□+□3 N□+□4\nN□+□10N□+□11N□+□12\ntA\ntSU\ntSUtH\ntHtPDI\ntPDICLKP\nCLKM\nN 10/c45 N 9/c45 N 8/c45 N 7/c45\nN 10/c45 N 9/c45 N 8/c45 N 7/c45N 6/c45\n10□Clock□Cycles(1)N10□Clock□Cycles(1)ADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nTable6.CMOSTimingAcrossSampling Frequencies (LowLatencyDisabled)\nTIMINGSPECIFIED WITHRESPECT TOINPUTCLOCK\ntSTART(ns) tDV(ns)SAMPLING FREQUENCY\n(MSPS) MIN TYP MAX MIN TYP MAX\n250 1.6 2.5 3.2\n230 1.1 2.9 3.5\n200 0.3 3.5 4.2\n185 0 3.9 4.5\n170 –1.3 4.3 5\n(1)ADClatencyinlow-latency mode.Athighersampling frequencies, tDPIisgreaterthanoneclockcyclewhichthenmakestheoverall\nlatency=ADClatency+1.\n(2)E=Evenbits(D0,D2,D4,etc).O=Oddbits(D1,D3,D5,etc).\nFigure8.LatencyDiagram\n20SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nCLKOUTP\nCLKOUTM\nOutput\nData□PairDn(1)Dn□+□1(1)Dn_Dn□+□1_P\nDn_Dn□+□1_MCL MK\nCL PK\nOutput\nClockInput\nClock\ntSU tH tSU tHtPDI\nCLKOUT\nOutput\nDataDn(1)DnCL MK\nCL PK\nOutput\nClockInput\nClock\nOutput\nDataDn(1)DntSTARTCL MK\nCL PKInput\nClock\ntDVtSU tHtPDIADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\n(1)Dn=bitsD0,D2,D4,etc.Dn+1=BitsD1,D3,D5,etc.\nFigure9.LVDSModeTiming\nDn=bitsD0,D1,D2,etc.\nFigure10.CMOSModeTiming\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 21\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nAVDD\n(5/8)□AVDD\n(3/8)□AVDD3R\n2R\n3R(3/8)□AVDD(5/8)□AVDD\nAVDD GND\nTo□Parallel□PinADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nDEVICECONFIGURATION\nTheADS412x/4x haveseveralmodesthatcanbeconfigured usingaserialprogramming interface, asdescribed\ninTable7,Table8,andTable9.Inaddition,thedeviceshavetwodedicated parallelpinsforquicklyconfiguring\ncommonly usedfunctions. TheparallelpinsareDFS(analog4-levelcontrolpin)andOE(digitalcontrolpin).The\nanalogcontrolpinscanbeeasilyconfigured usingasimpleresistordivider(with10%tolerance resistors).\nTable7.DFS:AnalogControlPin\nDESCRIPTION\nVOLTAGE APPLIED ONDFS (DataFormat/Output Interface)\n0,+100mV/–0mV Twoscomplement/DDR LVDS\n(3/8)AVDD±100mV Twoscomplement/parallel CMOS\n(5/8)AVDD±100mV Offsetbinary/parallel CMOS\nAVDD,+0mV/–100mV Offsetbinary/DDR LVDS\nTable8.OE:DigitalControlPin\nVOLTAGE APPLIED ONOE DESCRIPTION\n0 Outputdatabuffersdisabled\nAVDD Outputdatabuffersenabled\nWhentheserialinterfaceisnotused,theSDATApincanalsobeusedasadigitalcontrolpintoplacethedevice\ninstandbymode.Toenablethis,theRESETpinmustbetiedhigh.Inthismode,SENandSCLKdonothave\nanyalternative functions. KeepSENtiedhighandSCLKtiedlowontheboard.\nTable9.SDATA:DigitalControlPin\nVOLTAGE APPLIED ONSDATA DESCRIPTION\n0 Normaloperation\nLogichigh Deviceentersstandby\nFigure11.Simplified Diagram toConfigure DFSPin\n22SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\ntSCLK tDSUtDH\ntSLOADS tSLOADHSDATA A7 A6 A5 A4 A1 A0 A2 A3 D7 D6 D5 D4 D1 D0 D2 D3\nSCLK\nSEN\nRESETRegister□Address Register□DataADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nSERIALINTERFACE\nTheanalog-to-digital converter (ADC)hasasetofinternalregisters thatcanbeaccessed bytheserialinterface\nformedbytheSEN(serialinterface enable),SCLK(serialinterface clock),andSDATA(serialinterface data)\npins.SerialshiftofbitsintothedeviceisenabledwhenSENislow.SerialdataSDATAarelatchedatevery\nfallingedgeofSCLKwhenSENisactive(low).Theserialdataareloadedintotheregisteratevery16thSCLK\nfallingedgewhenSENislow.Incasethewordlengthexceedsamultipleof16bits,theexcessbitsareignored.\nDatacanbeloadedinmultiples of16-bitwordswithinasingleactiveSENpulse.Thefirsteightbitsformthe\nregisteraddressandtheremaining eightbitsaretheregisterdata.Theinterface canworkwithSCLKfrequency\nfrom20MHzdowntoverylowspeeds(afewHertz)andalsowithnon-50% SCLKdutycycle.\nRegister Initialization\nAfterpower-up, theinternalregisters mustbeinitialized tothedefaultvalues.Thisinitialization canbe\naccomplished inoneoftwoways:\n1.Eitherthroughhardware resetbyapplyingahighpulseonRESETpin(ofwidthgreaterthan10ns),asshown\ninFigure12;or\n2.Byapplyingasoftwarereset.Whenusingtheserialinterface, settheRESETbit(D7inregister00h)high.\nThissettinginitializes theinternalregisters tothedefaultvaluesandthenself-resets theRESETbitlow.In\nthiscase,theRESETpiniskeptlow.\nFigure12.SerialInterface Timing\nSERIALINTERFACE TIMINGCHARACTERISTICS\nTypicalvaluesat+25°C,minimum andmaximum valuesacrossthefulltemperature range:TMIN=–40°CtoTMAX=+85°C,\nAVDD=1.8V,andDRVDD=1.8V,unlessotherwise noted.\nPARAMETER MIN TYP MAX UNIT\nfSCLK SCLKfrequency (equalto1/tSCLK) >dc 20 MHz\ntSLOADS SENtoSCLKsetuptime 25 ns\ntSLOADH SCLKtoSENholdtime 25 ns\ntDSU SDATAsetuptime 25 ns\ntDH SDATAholdtime 25 ns\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 23\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 SDATA\nSCLK\nSEN\na)□Enable□Serial□Readout□(READOUT□=□1)\nA7 A6 A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 SDATA\nSCLK\nSENOVR_SDOUT(1)\nb)□Read□Contents□of□Register□0x43.□This□Register□Has□Been□Initialized□with□0x40 (device□is□put□in□global□power-down□mode).OVR_SDOUT(2)1 0 0 0 0 0 0 0Register□Address□A[7:0]□=□0x00 Register□Data□D[7:0]□=□0x01\nRegister□Address□A[7:0]□=□0x43 Register□Data□D[7:0]□=□XX□(don’t□care)ADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nSerialRegister Readout\nTheserialregisterreadoutfunctionallowsthecontents oftheinternalregisters tobereadbackonthe\nOVR_SDOUT pin.Thisreadback maybeusefulasadiagnostic checktoverifytheserialinterface\ncommunication betweentheexternalcontroller andtheADC.\nAfterpower-up anddevicereset,theOVR_SDOUT pinfunctions asanover-range indicatorpinbydefault.When\nthereadoutmodeisenabled,OVR_SDOUT outputsthecontentsoftheselectedregisterserially:\n1.SettheREADOUT registerbitto\'1\'.Thissettingputsthedeviceinserialreadoutmodeanddisablesany\nfurtherwritestotheinternalregisters excepttheregisterataddress0.NotethattheREADOUT bititselfis\nalsolocatedinregister0.ThedevicecanexitreadoutmodebywritingREADOUT =0.Onlythecontentsof\ntheregisterataddress0cannotbereadintheregisterreadoutmode.\n2.Initiateaserialinterface cyclespecifying theaddressoftheregister(A7toA0)whosecontenthastobe\nread.\n3.Thedeviceseriallyoutputsthecontents(D7toD0)oftheselectedregisterontheOVR_SDOUT pin.\n4.Theexternalcontroller canlatchthecontentsatthefallingedgeofSCLK.\n5.Toexittheserialreadoutmode,theresetregisterbitREADOUT =0enableswritesintoallregisters ofthe\ndevice.Atthispoint,theOVR_SDOUT pinbecomes anover-range indicatorpin.\n(1)TheOVR_SDOUT pinfunctions asOVR(READOUT =0).\n(2)TheOVR_SDOUT pinfunctions asaserialreadout(READOUT =1).\nFigure13.SerialReadout TimingDiagram\n24SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nPower□Supply\nAVDD,□DRVDD\nRESET\nSENt1\nt2 t3ADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nRESETTIMINGCHARACTERISTICS\nNOTE:AhighpulseontheRESETpinisrequiredintheserialinterfacemodeincaseofinitialization throughhardware reset.Forparallel\ninterfaceoperation, RESETmustbepermanently tiedhigh.\nFigure14.ResetTimingDiagram\nRESETTIMINGREQUIREMENTS\nTypicalvaluesat+25°Candminimum andmaximum valuesacrossthefulltemperature range:TMIN=–40°CtoTMAX=+85°C,\nunlessotherwise noted.\nPARAMETER TESTCONDITIONS MIN TYP MAX UNIT\nDelayfrompower-up ofAVDDandDRVDDtoRESETt1Power-on delay 1 mspulseactive\n10 ns PulsewidthofactiveRESETsignalthatresetsthet2Resetpulsewidthserialregisters 1(1)µs\nt3 DelayfromRESETdisabletoSENactive 100 ns\n(1)Theresetpulseisneededonlywhenusingtheserialinterfaceconfiguration. Ifthepulsewidthisgreaterthan1µs,thedevicecould\nentertheparallelconfiguration modebrieflyandthenreturnbacktoserialinterfacemode.\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 25\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nSERIALREGISTER MAP\nTable10summarizes thefunctions supported bytheserialinterface.\nTable10.SerialInterface Register Map(1)\nREGISTER DEFAULT VALUE\nADDRESS AFTERRESET REGISTER DATA\nA[7:0](Hex) D[7:0](Hex) D7 D6 D5 D4 D3 D2 D1 D0\n00 00 0 0 0 0 0 0 RESET READOUT\n01 00 LVDSSWING 0 0\n03 00 0 0 0 0 0 0 HIGHPERFMODE1\nDISABLE25 00 GAIN TESTPATTERNSGAIN\nLVDSLVDSDATA26 00 0 0 0 0 0 0 CLKOUTSTRENGTHSTRENGTH\nEN\n3D 00 DATAFORMAT OFFSET 0 0 0 0 0\nCORR\n3F 00 CUSTOM PATTERN HIGHD[13:6]\n40 00 CUSTOM PATTERN D[5:0] 0 0\nEN ENCMOSCLKOUT41 00 LVDSCMOS CLKOUT CLKOUT RISEPOSN CLKOUTSTRENGTHRISE FALL\nDISLOW42 00 CLKOUT FALLPOSN 0 0 STBY 0 0LATENCY\nPDN43 00 0 0 PDNOBUF 0 0 ENLVDSSWINGGLOBAL\nHIGHPERF4A 00 0 0 0 0 0 0 0MODE2\nBF 00 OFFSET PEDESTAL 0 0\nFREEZE\nCF 00 OFFSET 0 OFFSET CORRTIMECONSTANT 0 0\nCORR\nDF 00 0 0 LOWSPEED 0 0 0 0\n(1)Multiplefunctions inaregistercanbeprogrammed inasinglewriteoperation.\nDESCRIPTION OFSERIALREGISTERS\nForbestperformance, twospecialmoderegisterbitsmustbeenabled: HIPERFMODE1andHIPERFMODE\n2.\nRegister Address 00h(Default=00h)\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 RESET READOUT\nBits[7:2] Alwayswrite\'0\'\nBit1RESET:Software resetapplied\nThisbitresetsallinternalregisterstothedefaultvaluesandself-clears to0(default=1).\nBit0READOUT: Serialreadout\nThisbitsetstheserialreadoutoftheregisters.\n0=Serialreadoutofregistersdisabled; theOVR_SDOUT pinfunctions asanover-voltage\nindicator.\n1=Serialreadoutenabled;theOVR_SDOUT pinfunctions asaserialdatareadout.\n26SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nRegister Address 01h(Default=00h)\n7 6 5 4 3 2 1 0\nLVDSSWING 0 0\nBits[7:2] LVDSSWING:LVDSswingprogrammability(1)\n000000=DefaultLVDSswing;±350mVwithexternal100Ωtermination\n011011=LVDSswingincreases to±410mV\n110010=LVDSswingincreases to±465mV\n010100=LVDSswingincreases to±570mV\n111110=LVDSswingdecreases to±200mV\n001111=LVDSswingdecreases to±125mV\nBits[1:0] Alwayswrite\'0\'\n(1)TheENLVDSSWINGregisterbitsmustbesettoenableLVDSswingcontrol.\nRegister Address 03h(Default=00h)\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 HIPERFMODE1\nBits[7:2] Alwayswrite\'0\'\nBits[1:0] HIPERFMODE1:Highperformance mode1\n00=Defaultperformance afterreset\n01=Donotuse\n10=Donotuse\n11=Forbestperformance acrosssampling clockandinputsignalfrequencies, settheHIGHPERF\nMODE1bits\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 27\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nRegister Address 25h(Default=00h)\n7 6 5 4 3 2 1 0\nGAIN DISABLE GAIN TESTPATTERNS\nBits[7:4] GAIN:Gainprogrammability\nThesebitssetthegainprogrammability in0.5dBsteps.\n0000=0dBgain(defaultafterreset) 0111=3.5dBgain\n0001=0.5dBgain 1000=4.0dBgain\n0010=1.0dBgain 1001=4.5dBgain\n0011=1.5dBgain 1010=5.0dBgain\n0100=2.0dBgain 1011=5.5dBgain\n0101=2.5dBgain 1100=6dBgain\n0110=3.0dBgain\nBit3DISABLE GAIN:Gainsetting\nThisbitsetsthegain.\n0=Gainenabled;gainissetbytheGAINbitsonlyiflow-latency modeisdisabled\n1=Gaindisabled\nBits[2:0] TESTPATTERNS: Datacapture\nThesebitsverifydatacapture.\n000=Normaloperation\n001=Outputsall0s\n010=Outputsall1s\n011=Outputstogglepattern\nIntheADS4146/49, outputdataD[13:0]isanalternating sequence of01010101010101 and\n10101010101010 .\nIntheADS4126/29, outputdataD[11:0]isanalternating sequence of010101010101 and\n101010101010 .\n100=Outputsdigitalramp\nInADS4149/46, outputdataincrements byoneLSB(14-bit)everyclockcyclefromcode0to\ncode16383\nInADS4129/26, outputdataincrements byoneLSB(12-bit)every4thclockcyclefromcode0to\ncode4095\n101=Outputcustompattern(useregisters3Fhand40hforsettingthecustompattern)\n110=Unused\n111=Unused\n28SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nRegister Address 26h(Default=00h)\n7 6 5 4 3 2 1 0\nLVDSCLKOUT LVDSDATA0 0 0 0 0 0STRENGTH STRENGTH\nBits[7:2] Alwayswrite\'0\'\nBit1LVDSCLKOUT STRENGTH: LVDSoutputclockbufferstrength\nThisbitdetermines theexternaltermination tobeusedwiththeLVDSoutputclockbuffer.\n0=100Ωexternaltermination (defaultstrength)\n1=50Ωexternaltermination (2xstrength)\nBit0LVDSDATASTRENGTH: LVDSdatabufferstrength\nThisbitdetermines theexternaltermination tobeusedwithalloftheLVDSdatabuffers.\n0=100Ωexternaltermination (defaultstrength)\n1=50Ωexternaltermination (2xstrength)\nRegister Address 3Dh(Default=00h)\n7 6 5 4 3 2 1 0\nENOFFSETDATAFORMAT 0 0 0 0 0CORR\nBits[7:6] DATAFORMAT: Dataformatselection\nThesebitsselectsthedataformat.\n00=TheDFSpincontrolsdataformatselection\n10=Twoscomplement\n11=Offsetbinary\nBit5ENABLE OFFSET CORR:Offsetcorrection setting\nThisbitsetstheoffsetcorrection.\n0=Offsetcorrection disabled\n1=Offsetcorrection enabled\nBits[4:0] Alwayswrite\'0\'\nRegister Address 3Fh(Default=00h)\n7 6 5 4 3 2 1 0\nCUSTOM CUSTOM CUSTOM CUSTOM CUSTOM CUSTOM CUSTOM CUSTOM\nPATTERN D13PATTERN D12PATTERN D11PATTERN D10PATTERN D9PATTERN D8PATTERN D7PATTERN D6\nBits[7:0] CUSTOM PATTERN(1)\nThesebitssetthecustompattern.\n(1)FortheADS414x, outputdatabits13to0areCUSTOM PATTERN D[13:0].FortheADS412x, outputdatabits11to0areCUSTOM\nPATTERN D[13:2].\nRegister Address 40h(Default=00h)\n7 6 5 4 3 2 1 0\nCUSTOM CUSTOM CUSTOM CUSTOM CUSTOM CUSTOM0 0PATTERN D5PATTERN D4PATTERN D3PATTERN D2PATTERN D1PATTERN D0\nBits[7:2] CUSTOM PATTERN(1)\nThesebitssetthecustompattern.\nBits[1:0] Alwayswrite\'0\'\n(1)FortheADS414x, outputdatabits13to0areCUSTOM PATTERN D[13:0].FortheADS412x, outputdatabits11to0areCUSTOM\nPATTERN D[13:2].\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 29\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nRegister Address 41h(Default=00h)\n7 6 5 4 3 2 1 0\nENCLKOUT ENCLKOUTLVDSCMOS CMOSCLKOUT STRENGTH CLKOUT RISEPOSNRISE FALL\nBits[7:6] LVDSCMOS:Interface selection\nThesebitsselecttheinterface.\n00=TheDFSpincontrolstheselection ofeitherLVDSorCMOSinterface\n10=TheDFSpincontrolstheselection ofeitherLVDSorCMOSinterface\n01=DDRLVDSinterface\n11=ParallelCMOSinterface\nBits[5:4] CMOSCLKOUT STRENGTH\nControlsstrengthofCMOSoutputclockonly.\n00=Maximum strength(recommended andusedforspecified timings)\n01=Mediumstrength\n10=Lowstrength\n11=Verylowstrength\nBit3ENABLE CLKOUT RISE\n0=Disablescontrolofoutputclockrisingedge\n1=Enablescontrolofoutputclockrisingedge\nBits[2:1] CLKOUT RISEPOSN:CLKOUT risecontrol\nControlspositionofoutputclockrisingedge\nLVDSinterface:\n00=Defaultposition(timingsarespecified inthiscondition)\n01=Setupreducesby500ps,holdincreases by500ps\n10=Datatransition isalignedwithrisingedge\n11=Setupreducesby200ps,holdincreases by200ps\nCMOSinterface:\n00=Defaultposition(timingsarespecified inthiscondition)\n01=Setupreducesby100ps,holdincreases by100ps\n10=Setupreducesby200ps,holdincreases by200ps\n11=Setupreducesby1.5ns,holdincreases by1.5ns\nBit0ENABLE CLKOUT FALL\n0=Disablescontrolofoutputclockfalledge\n1=Enablescontrolofoutputclockfalledge\n30SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nRegister Address 42h(Default=00h)\n7 6 5 4 3 2 1 0\nDISLOWCLKOUT FALLCTRL 0 0 STBY 0 0LATENCY\nBits[7:6] CLKOUT FALLCTRL\nControlspositionofoutputclockfallingedge\nLVDSinterface:\n00=Defaultposition(timingsarespecified inthiscondition)\n01=Setupreducesby400ps,holdincreases by400ps\n10=Datatransition isalignedwithrisingedge\n11=Setupreducesby200ps,holdincreases by200ps\nCMOSinterface:\n00=Defaultposition(timingsarespecified inthiscondition)\n01=Fallingedgeisadvanced by100ps\n10=Fallingedgeisadvanced by200ps\n11=Fallingedgeisadvanced by1.5ns\nBits[5:4] Alwayswrite\'0\'\nBit3DISLOWLATENCY: Disablelowlatency\nThisbitdisableslow-latency mode,\n0=Lowlatencymodeisenabled.Digitalfunctions suchasgain,testpatternsandoffsetcorrection\naredisabled\n1=Low-latency modeisdisabled. Thissettingenablesthedigitalfunctions. SeetheDigital\nFunctions andLowLatencyModesection.\nBit2STBY:Standby mode\nThisbitsetsthestandbymode.\n0=Normaloperation\n1=OnlytheADCandoutputbuffersarepowereddown;internalreference isactive;wake-uptime\nfromstandbyisfast\nBits[1:0] Alwayswrite\'0\'\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 31\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nRegister Address 43h(Default=00h)\n7 6 5 4 3 2 1 0\n0 PDNGLOBAL 0 PDNOBUF 0 0 ENLVDSSWING\nBit0Alwayswrite\'0\'\nBit6PDNGLOBAL: Power-down\nThisbitsetsthestateofoperation.\n0=Normaloperation\n1=Totalpowerdown;theADC,internalreferences, andoutputbuffersarepowereddown;slow\nwake-uptime.\nBit5Alwayswrite\'0\'\nBit4PDNOBUF:Power-down outputbuffer\nThisbitsettheoutputdataandclockpins.\n0=Outputdataandclockpinsenabled\n1=Outputdataandclockpinspowereddownandputinhigh-impedance state\nBits[3:2] Alwayswrite\'0\'\nBits[1:0] ENLVDSSWING:LVDSswingcontrol\n00=LVDSswingcontrolusingLVDSSWINGregisterbitsisdisabled\n01=Donotuse\n10=Donotuse\n11=LVDSswingcontrolusingLVDSSWINGregisterbitsisenabled\nRegister Address 4Ah(Default=00h)\n7 6 5 4 3 2 1 0\nHIPERF0 0 0 0 0 0 0MODE2\nBits[7:1] Alwayswrite\'0\'\nBit[0] HIPERFMODE2:Highperformance mode2\nThisbitisrecommended forhighinputsignalfrequencies greaterthan230MHz.\n0=Defaultperformance afterreset\n1=Forbestperformance withhigh-frequency inputsignals,settheHIGHPERFMODE2bit\n32SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nRegister Address BFh(Default=00h)\n7 6 5 4 3 2 1 0\nOFFSET PEDESTAL 0 0\nBits[7:2] OFFSET PEDESTAL\nThesebitssettheoffsetpedestal.\nWhentheoffsetcorrection isenabled,thefinalconverged valueaftertheoffsetiscorrected isthe\nADCmid-code value.Apedestalcanbeaddedtothefinalconverged valuebyprogramming these\nbits.\nADS414x VALUE PEDESTAL\n011111 31LSB\n011110 30LSB\n011101 29LSB\n— —\n000000 0LSB\n— —\n111111 –1LSB\n111110 –2LSB\n— —\n100000 –32LSB\nBits[1:0] Alwayswrite\'0\'\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 33\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nRegister Address CFh(Default=00h)\n7 6 5 4 3 2 1 0\nFREEZE BYPASS\nOFFSET OFFSET OFFSET CORRTIMECONSTANT 0 0\nCORR CORR\nBit7FREEZE OFFSET CORR\nThisbitsetsthefreezeoffsetcorrection.\n0=Estimation ofoffsetcorrection isnotfrozen(bitENOFFSET CORRmustbeset)\n1=Estimation ofoffsetcorrection isfrozen(bitENOFFSET CORRmustbeset).Whenfrozen,the\nlastestimated valueisusedforoffsetcorrection everyclockcycle.SeeOFFSET CORRECTION ,\nOffsetCorrection .\nBit6Alwayswrite\'0\'\nBits[5:2] OFFSET CORRTIMECONSTANT\nThesebitssettheoffsetcorrection timeconstantforthecorrection looptimeconstantinnumberof\nclockcycles.\nVALUE TIMECONSTANT (Number ofClockCycles)\n0000 1M\n0001 2M\n0010 4M\n0011 8M\n0100 16M\n0101 32M\n0110 64M\n0111 128M\n1000 256M\n1001 512M\n1010 1G\n1011 2G\nBits[1:0] Alwayswrite\'0\'\nRegister Address DFh(Default=00h)\n7 6 5 4 3 2 1 0\n0 0 LOWSPEED 0 0 0 0\nBits[7:1] Alwayswrite\'0\'\nBit0LOWSPEED:Low-speed mode\n00,01,10=Low-speed modedisabled(defaultstateafterreset);thissettingisrecommended for\nsampling ratesgreaterthan80MSPS.\n11=Low-speed modeenabled;thissettingisrecommended forsampling rateslessthanorequal\nto80MSPS.\n34SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n0\n20\n40\n60\n80\n100\n120/c45\n/c45\n/c45\n/c45\n/c45\n/c45Amplitude□(dB)\n0 10 20 30 40 50 80\nFrequency□(MHz)SFDR□=□94dBc\nSNR□=□70dBFS\nSINAD□=□70dBFS\nTHD□=□93dBc\n70 60\n0\n20\n40\n60\n80\n100\n120/c45\n/c45\n/c45\n/c45\n/c45\n/c45Amplitude□(dB)\n0 10 20 30 40 50 80\nFrequency□(MHz)SFDR□=□82.5dBc\nSNR□=□69.2dBFS\nSINAD□=□68.9dBFS\nTHD□=□80.7dBc\n70 60\n0\n20\n40\n60\n80\n100\n120/c45\n/c45\n/c45\n/c45\n/c45\n/c45Amplitude□(dB)\n0 10 20 30 40 50 80\nFrequency□(MHz)SFDR□=□78.3dBc\nSNR□=□67.6dBFS\nSINAD□=□67dBFS\nTHD□=□75.3dBc\n70 60\n0\n10\n20\n30\n40\n50\n60\n70\n80\n90\n100\n110\n120\n130\n140/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45/c45\nAmplitude□(dB)\n0 10 20 30 40 80\nFrequency□(MHz)50 70 60\nEach□Tone□at 7dBFS□Amplitude\nf =□185MHz\nf =□190MHz\nTwo-Tone□IMD□=□89dBFS\nSFDR□=□93dBFS/c45\nIN1\nIN2\n95\n90\n85\n80\n75\n70\n65\n60SFDR□(dBc)\n0 50 100 150 200 500\nInput□Frequency□(MHz)300 400 250 350 450/c451dBFS ,□1dB□Gain Input\n/c452dBFS ,□0dB□Gain Input\n71.0\n70.5\n70.0\n69.5\n69.0\n68.5\n68.0\n67.5\n67.0\n66.5\n66.0\n65.5\n65.0SNR□(dBFS)\n0 50 100 150 200 500\nInput□Frequency□(MHz)300 400 250 350 450/c451dBFS ,□1dB□Gain Input/c452dBFS ,□0dB□Gain InputADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nTYPICAL CHARACTERISTICS: ADS4126\nAt+25°C,AVDD=1.8V,DRVDD=1.8V,maximum ratedsampling frequency, sinewaveinputclock,1.5VPPdifferential clock\namplitude, 50%clockdutycycle,–1dBFSdifferential analoginput,1dBgain,low-latency mode,DDRLVDSoutputinterface,\nand32k-point FFT,unlessotherwise noted.Notethatafterreset,thedeviceisin0dBgainmode.\nFFTFOR10MHzINPUTSIGNAL FFTFOR170MHzINPUTSIGNAL\nFigure15. Figure16.\nFFTFOR300MHzINPUTSIGNAL FFTFORTWO-TONE INPUTSIGNAL\nFigure17. Figure18.\nSFDRvsINPUTFREQUENCY SNRvsINPUTFREQUENCY\nFigure19. Figure20.\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 35\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n90\n88\n86\n84\n82\n80\n78\n76\n74\n72\n70\n68SFDR□(dBc)\n0 50 100 150 200 350\nInput□Frequency□(MHz)300 250\n71.5\n71.0\n70.5\n70.0\n69.5\n69.0\n68.5\n68.0\n67.5\n67.0SNR□(dBFS)\n0 50 100 150 200 350\nInput□Frequency□(MHz)300 250\n88\n84\n80\n76\n72\n68\n64SFDR□(dBc)\n0 0.5 1.0 6.0\nGain□(dB)1.5 2.0 3.0 2.5 3.5 5.5 4.0 4.5 5.0150MHz 170MHz\n220MHz300MHz\n400MHz\n500MHz\n71\n70\n69\n68\n67\n66\n65\n64\n63\n62SINAD□(dBFS)\n0 0.5 1.0 6.0\nGain□(dB)1.5 2.0 3.0 2.5 3.5 5.5 4.0 4.5 5.0150MHz170MHz\n220MHz\n300MHz 400MHz\n500MHz\n105\n95\n85\n75\n65\n55\n45\n35\nInput□Amplitude□(dBFS)/c4550 0SFDR□(dBc,□dBFS)\n/c4540 /c4530 /c4520 /c451074\n73\n72\n71\n70\n69\n68\n67SNR□(dBFS)SFDR□(dBFS)\nSFDR□(dBc)SNR□(dBFS)\nInput□Frequency□=□40.1MHz\n105\n95\n85\n75\n65\n55\n45\n35\nInput□Amplitude□(dBFS)/c4550 0SFDR□(dBc,□dBFS)\n/c4540 /c4530 /c4520 /c451074\n73\n72\n71\n70\n69\n68\n67SNR□(dBFS)SFDR□(dBFS)\nSFDR□(dBc)SNR□(dBFS)\nInput□Frequency□=□170.1MHzADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nTYPICAL CHARACTERISTICS: ADS4126 (continued)\nAt+25°C,AVDD=1.8V,DRVDD=1.8V,maximum ratedsampling frequency, sinewaveinputclock,1.5VPPdifferential clock\namplitude, 50%clockdutycycle,–1dBFSdifferential analoginput,1dBgain,low-latency mode,DDRLVDSoutputinterface,\nand32k-point FFT,unlessotherwise noted.Notethatafterreset,thedeviceisin0dBgainmode.\nSFDRvsINPUTFREQUENCY (CMOS) SNRvsINPUTFREQUENCY (CMOS)\nFigure21. Figure22.\nSFDRACROSS GAINANDINPUTFREQUENCY SINADACROSS GAINANDINPUTFREQUENCY\nFigure23. Figure24.\nPERFORMANCE ACROSS INPUTAMPLITUDE (Single PERFORMANCE ACROSS INPUTAMPLITUDE (Single\nTone) Tone)\nFigure25. Figure26.\n36SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n90\n88\n86\n84\n82\n80\n78SFDR□(dBc)\n0.80 0.85 1.10\nInput□Common-Mode□Voltage□(V)0.90 0.95 1.05 1.0071.0\n70.5\n70.0\n69.5\n69.0\n68.5\n68.0SNR□(dBFS)\nInput□Frequency□=□40MHzSFDRSNR\n88\n87\n86\n85\n84\n83\n82\n81\n80SFDR□(dBc)\n/c4540 /c4515 10 85\nT emperature□( C) /c17635 60f =□40MHzINAVDD□=□1.7VAVDD□=□1.85V AVDD□=□1.9V AVDD□=□1.8V\nAVDD□=□1.75V\n72.0\n71.5\n71.0\n70.5\n70.0\n69.5\n69.0SNR□(dBFS)\n/c4540 /c4515 10 85\nT emperature□( C) /c17635 60f =□40MHzIN\nAVDD□=□1.7V,□1.85V\nAVDD□=□1.75V,□1.8V,□1.9V\n87\n86\n85\n84\n83\n82\n81SFDR□(dBc)\n1.70 1.75 1.80 1.85 1.90\nDRVDD□Supply□(V)SFDR\nSNR73.0\n72.5\n72.0\n71.5\n71.0\n70.5\n70.0SNR□(dBFS)\nf =□40MHzIN\n90\n86\n82\n78\n74\n70\n66\n62\n58\n54\nDifferential□Clock□Amplitude□(V )PP0.1 2.3SFDR□(dBc)\n0.5 0.3 0.7 0.9 1.178\n76\n74\n72\n70\n68\n66\n64\n62\n60SNR□(dBFS)\n1.3SFDR□(dBc)\nSNR□(dBFS)\nInput□Frequency□=□170MHz\n1.5 1.7 1.9 2.1\n87\n86\n85\n84\n83\n82\n81SFDR□(dBc)\n1.70 1.75 1.80 1.85 1.90\nDRVDD□Supply□(V)SFDR73.0\n72.5\n72.0\n71.5\n71.0\n70.5\n70.0SNR□(dBFS)\nSNRADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nTYPICAL CHARACTERISTICS: ADS4126 (continued)\nAt+25°C,AVDD=1.8V,DRVDD=1.8V,maximum ratedsampling frequency, sinewaveinputclock,1.5VPPdifferential clock\namplitude, 50%clockdutycycle,–1dBFSdifferential analoginput,1dBgain,low-latency mode,DDRLVDSoutputinterface,\nand32k-point FFT,unlessotherwise noted.Notethatafterreset,thedeviceisin0dBgainmode.\nPERFORMANCE vsINPUTCOMMON-MODE VOLTAGE SFDRACROSS TEMPERATURE vsAVDDSUPPLY\nFigure27. Figure28.\nSNRACROSS TEMPERATURE vsAVDDSUPPLY PERFORMANCE ACROSS DRVDDSUPPLY VOLTAGE\nFigure29. Figure30.\nPERFORMANCE ACROSS DRVDDSUPPLY VOLTAGE\n(CMOS) PERFORMANCE ACROSS INPUTCLOCKAMPLITUDE\nFigure31. Figure32.\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 37\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n86\n85\n84\n83\n82\n81\n80THD□(dBc)\n25 30 75\nInput□Clock□Duty□Cycle□(%)35 40 50 4572.0\n71.5\n71.0\n70.5\n70.0\n69.5\n69.0SNR□(dBFS)\nInput□Frequency□=□10MHz\n60 70 55 65THDSNR\n0.3\n0.2\n0.1\n0\n0.1\n0.2\n0.3/c45\n/c45\n/c45INL□(LSB)\n0 500 1000 4000\nOutput□Code□(LSB)1500 2000 3000 2500 3500\n0.20\n0.15\n0.10\n0.05\n0\n0.05\n0.10\n0.15\n0.20/c45\n/c45\n/c45\n/c45DNL□(LSB)\n0 500 1000 4000\nOutput□Code□(LSB)1500 2000 3000 2500 3500\nADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nTYPICAL CHARACTERISTICS: ADS4126 (continued)\nAt+25°C,AVDD=1.8V,DRVDD=1.8V,maximum ratedsampling frequency, sinewaveinputclock,1.5VPPdifferential clock\namplitude, 50%clockdutycycle,–1dBFSdifferential analoginput,1dBgain,low-latency mode,DDRLVDSoutputinterface,\nand32k-point FFT,unlessotherwise noted.Notethatafterreset,thedeviceisin0dBgainmode.\nPERFORMANCE ACROSS INPUTCLOCKDUTYCYCLE INTEGRAL NONLINEARITY\nFigure33. Figure34.\nDIFFERENTIAL NONLINEARITY\nFigure35.\n38SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n0\n20\n40\n60\n80\n100\n120/c45\n/c45\n/c45\n/c45\n/c45\n/c45Amplitude□(dB)\n0 25 50 100\nFrequency□(MHz)75 125\nSFDR□=□87.7dBc\nSNR□=□70.3dBFS\nSINAD□=□70.2dBFS\nTHD□=□83.5dBc\n0\n20\n40\n60\n80\n100\n120/c45\n/c45\n/c45\n/c45\n/c45\n/c45Amplitude□(dB)\n0 25 50 125\nFrequency□(MHz)SFDR□=□87.2dBc\nSNR□=□69.6dBFS\nSINAD□=□69.4dBFS\nTHD□=□83.9dBc\n75 100\n0\n20\n40\n60\n80\n100\n120/c45\n/c45\n/c45\n/c45\n/c45\n/c45Amplitude□(dB)\n0 25 50 125\nFrequency□(MHz)SFDR□=□79.3dBc\nSNR□=□68dBFS\nSINAD□=□67.5dBFS\nTHD□=□76.3dBc\n75 100\n0\n10\n20\n30\n40\n50\n60\n70\n80\n90\n100\n110\n120\n130\n140/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45/c45\nAmplitude□(dB)\n0 25 50 75 100 125\nFrequency□(GHz)Each□Tone□at\n7dBFS□Amplitude\nf =□185MHz\nf =□190MHz\nTwo-Tone□IMD□=□90dBFS\nSFDR□=□94dBFS/c45\nIN1\nIN2\n95\n90\n85\n80\n75\n70\n65\n60SFDR□(dBc)\n0 50 100 150 200 500\nInput□Frequency□(MHz)300 400 250 350 450/c451dBFS ,□1dB□Gain Input\n/c452dBFS ,□0dB□Gain Input\n71.0\n70.5\n70.0\n69.5\n69.0\n68.5\n68.0\n67.5\n67.0\n66.5\n66.0\n65.5SNR□(dBFS)\n0 50 100 150 200 500\nInput□Frequency□(MHz)300 400 250 350 450/c451dBFS ,□1dB□Gain Input/c452dBFS ,□0dB□Gain InputADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nTYPICAL CHARACTERISTICS: ADS4129\nAt+25°C,AVDD=1.8V,DRVDD=1.8V,maximum ratedsampling frequency, sinewaveinputclock,1.5VPPdifferential clock\namplitude, 50%clockdutycycle,–1dBFSdifferential analoginput,1dBgain,low-latency mode,DDRLVDSoutputinterface,\nand32k-point FFT,unlessotherwise noted.Notethatafterreset,thedeviceisin0dBgainmode.\nFFTFOR10MHzINPUTSIGNAL FFTFOR170MHzINPUTSIGNAL\nFigure36. Figure37.\nFFTFOR300MHzINPUTSIGNAL FFTFORTWO-TONE INPUTSIGNAL\nFigure38. Figure39.\nSFDRvsINPUTFREQUENCY SNRvsINPUTFREQUENCY\nFigure40. Figure41.\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 39\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n90\n86\n82\n78\n74\n70SFDR□(dBc)\n0 50 100 150 200 350\nInput□Frequency□(MHz)300 250\n71.0\n70.5\n70.0\n69.5\n69.0\n68.5\n68.0\n67.5\n67.0SNR□(dBFS)\n0 50 100 150 200 350\nInput□Frequency□(MHz)300 250\n90\n86\n82\n78\n74\n70\n66SFDR□(dBc)\n0 0.5 1.0 6.0\nGain□(dB)1.5 2.0 3.0 2.5 3.5 5.5 4.0 4.5 5.0150MHz 170MHz\n220MHz\n300MHz\n400MHz\n500MHz\n71\n70\n69\n68\n67\n66\n65\n64\n63SINAD□(dBFS)\n0 0.5 1.0 6.0\nGain□(dB)1.5 2.0 3.0 2.5 3.5 5.5 4.0 4.5 5.0150MHz\n170MHz 220MHz\n300MHz\n400MHz\n500MHz\n105\n95\n85\n75\n65\n55\n45\n35\nInput□Amplitude□(dBFS)/c4550 0SFDR□(dBc,□dBFS)\n/c4540 /c4530 /c4520 /c451072.0\n71.5\n71.0\n70.5\n70.0\n69.5\n69.0\n68.5SNR□(dBFS)SFDR□(dBFS)\nSFDR□(dBc)SNR□(dBFS)\nInput□Frequency□=□40.1MHz\n105\n95\n85\n75\n65\n55\n45\n35\nInput□Amplitude□(dBFS)/c4550 0SFDR□(dBc,□dBFS)\n/c4540 /c4530 /c4520 /c451074\n73\n72\n71\n70\n69\n68\n67SNR□(dBFS)SFDR□(dBFS)\nSFDR□(dBc)\nSNR□(dBFS)\nInput□Frequency□=□170.1MHzADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nTYPICAL CHARACTERISTICS: ADS4129 (continued)\nAt+25°C,AVDD=1.8V,DRVDD=1.8V,maximum ratedsampling frequency, sinewaveinputclock,1.5VPPdifferential clock\namplitude, 50%clockdutycycle,–1dBFSdifferential analoginput,1dBgain,low-latency mode,DDRLVDSoutputinterface,\nand32k-point FFT,unlessotherwise noted.Notethatafterreset,thedeviceisin0dBgainmode.\nSFDRvsINPUTFREQUENCY (CMOS) SNRvsINPUTFREQUENCY (CMOS)\nFigure42. Figure43.\nSFDRACROSS GAINANDINPUTFREQUENCY SINADACROSS GAINANDINPUTFREQUENCY\nFigure44. Figure45.\nPERFORMANCE ACROSS INPUTAMPLITUDE (Single PERFORMANCE ACROSS INPUTAMPLITUDE (Single\nTone) Tone)\nFigure46. Figure47.\n40SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n94\n92\n90\n88\n86\n84\n82\n80\n78SFDR□(dBc)\n0.80 0.85 1.10\nInput□Common-Mode□Voltage□(V)0.90 0.95 1.05 1.0072.0\n71.5\n71.0\n70.5\n70.0\n69.5\n69.0\n68.5\n68.0SNR□(dBFS)Input□Frequency□=□40MHz\nSFDRSNR\n87\n86\n85\n84\n83\n82\n81\n80SFDR□(dBc)\n/c4540 /c4515 10 85\nT emperature□( C) /c17635 60f =□40MHzINAVDD□=□1.7VAVDD□=□1.85VAVDD□=□1.9VAVDD□=□1.8V\nAVDD□=□1.75V\n72.0\n71.5\n71.0\n70.5\n70.0\n69.5\n69.0\n68.5\n68.0SNR□(dBFS)\n/c4540 /c4515 10 85\nT emperature□( C) /c17635 60f =□40MHzIN\nAVDD□=□1.7V\nAVDD□=□1.75V\nAVDD□=□1.8V\nAVDD□=□1.85V\nAVDD□=□1.9V\n88\n87\n86\n85\n84\n83\n82SFDR□(dBc)\n1.70 1.75 1.80 1.85 1.90\nDRVDD□Supply□(V)SFDR\nSNR72.0\n71.5\n71.0\n70.5\n70.0\n69.5\n69.0SNR□(dBFS)\nf =□40MHzIN\n90\n88\n86\n84\n82\n80\n78\n76\n74\n72\n70\nDifferential□Clock□Amplitude□(V )PP0.15 2.60SFDR□(dBc)\n0.75 0.37 1.00 1.25 1.6074\n73\n72\n71\n70\n69\n68\n67\n66\n65\n64SNR□(dBFS)\n2.40 2.20 1.90SFDR□(dBc)\nSNR□(dBFS)\nInput□Frequency□=□170MHz\n88\n87\n86\n85\n84\n83\n82SFDR□(dBc)\n1.70 1.75 1.80 1.85 1.90\nDRVDD□Supply□(V)SFDR72.0\n71.5\n71.0\n70.5\n70.0\n69.5\n69.0SNR□(dBFS)\nSNRADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nTYPICAL CHARACTERISTICS: ADS4129 (continued)\nAt+25°C,AVDD=1.8V,DRVDD=1.8V,maximum ratedsampling frequency, sinewaveinputclock,1.5VPPdifferential clock\namplitude, 50%clockdutycycle,–1dBFSdifferential analoginput,1dBgain,low-latency mode,DDRLVDSoutputinterface,\nand32k-point FFT,unlessotherwise noted.Notethatafterreset,thedeviceisin0dBgainmode.\nPERFORMANCE vsINPUTCOMMON-MODE VOLTAGE SFDRACROSS TEMPERATURE vsAVDDSUPPLY\nFigure48. Figure49.\nSNRACROSS TEMPERATURE vsAVDDSUPPLY PERFORMANCE ACROSS DRVDDSUPPLY VOLTAGE\nFigure50. Figure51.\nPERFORMANCE ACROSS DRVDDSUPPLY VOLTAGE\n(CMOS) PERFORMANCE ACROSS INPUTCLOCKAMPLITUDE\nFigure52. Figure53.\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 41\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n86\n85\n84\n83\n82\n81\n80\n79\n78THD□(dBc)\n25 30 75\nInput□Clock□Duty□Cycle□(%)35 40 50 4573.0\n72.5\n72.0\n71.5\n71.0\n70.5\n70.0\n69.5\n69.0SNR□(dBFS)\nInput□Frequency□=□10MHz\n60 70 55 65THD\nSNR\n0.3\n0.2\n0.1\n0\n0.1\n0.2\n0.3/c45\n/c45\n/c45INL□(LSB)\n0 500 1000 4000\nOutput□Code□(LSB)1500 2000 3000 2500 3500\n0.3\n0.2\n0.1\n0\n0.1\n0.2\n0.3/c45\n/c45\n/c45DNL□(LSB)\n0 500 1000 4000\nOutput□Code□(LSB)1500 2000 3000 2500 3500\nADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nTYPICAL CHARACTERISTICS: ADS4129 (continued)\nAt+25°C,AVDD=1.8V,DRVDD=1.8V,maximum ratedsampling frequency, sinewaveinputclock,1.5VPPdifferential clock\namplitude, 50%clockdutycycle,–1dBFSdifferential analoginput,1dBgain,low-latency mode,DDRLVDSoutputinterface,\nand32k-point FFT,unlessotherwise noted.Notethatafterreset,thedeviceisin0dBgainmode.\nPERFORMANCE ACROSS INPUTCLOCKDUTYCYCLE INTEGRAL NONLINEARITY\nFigure54. Figure55.\nDIFFERENTIAL NONLINEARITY\nFigure56.\n42SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n0\n10\n20\n30\n40\n50\n60\n70\n80\n90\n100\n110\n120/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45/c45\nAmplitude□(dB)\n0 10 20 30 40 50 80\nFrequency□(MHz)SFDR□=□94dBc\nSNR□=□72.25dBFS\nSINAD□=□72.20dBFS\nTHD□=□91.29dBc\n70 60\n0\n10\n20\n30\n40\n50\n60\n70\n80\n90\n100\n110\n120/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45/c45\nAmplitude□(dB)\n0 10 20 30 40 50 80\nFrequency□(MHz)SFDR□=□82.5dBc\nSNR□=□70.8dBFS\nSINAD□=□70.4dBFS\nTHD□=□80.6dBc\n70 60\n0\n10\n20\n30\n40\n50\n60\n70\n80\n90\n100\n110\n120/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45/c45\nAmplitude□(dB)\n0 10 20 30 40 50 80\nFrequency□(MHz)SFDR□=□78.1dBc\nSNR□=□68.4dBFS\nSINAD□=□67.8dBFS\nTHD□=□75.2dBc\n70 60\n0\n10\n20\n30\n40\n50\n60\n70\n80\n90\n100\n110\n120\n130\n140/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45/c45\nAmplitude□(dB)\n0 25 50 75 100 125\nFrequency□(MHz)\nEach□Tone□at\n7dBFS□Amplitude\nf =□185MHz\nf =□190MHz\nTwo-Tone□IMD□=□89.5dBFS\nSFDR□=□95dBFS/c45\nIN1\nIN2\n95\n90\n85\n80\n75\n70\n65\n60SFDR□(dBc)\n0 50 100 150 200 500\nInput□Frequency□(MHz)300 400 250 350 450/c452dBFS□Input,□0dB□Gain\n/c451dBFS ,□1dB□Gain Input\n74\n73\n72\n71\n70\n69\n68\n67\n66\n65SNR□(dBFS)\n0 100 200 600\nInput□Frequency□(MHz)300 400 500/c451dBFS ,□1dB□Gain Input/c452dBFS ,□0dB□Gain InputADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nTYPICAL CHARACTERISTICS: ADS4146\nAt+25°C,AVDD=1.8V,DRVDD=1.8V,maximum ratedsampling frequency, sinewaveinputclock,1.5VPPdifferential clock\namplitude, 50%clockdutycycle,–1dBFSdifferential analoginput,1dBgain,low-latency mode,DDRLVDSoutputinterface,\nand32k-point FFT,unlessotherwise noted.Notethatafterreset,thedeviceisin0dBgainmode.\nFFTFOR10MHzINPUTSIGNAL FFTFOR170MHzINPUTSIGNAL\nFigure57. Figure58.\nFFTFOR300MHzINPUTSIGNAL FFTFORTWO-TONE INPUTSIGNAL\nFigure59. Figure60.\nSFDRvsINPUTFREQUENCY SNRvsINPUTFREQUENCY\nFigure61. Figure62.\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 43\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n90\n88\n86\n84\n82\n80\n78\n76\n74\n72\n70\n68SFDR□(dBc)\n0 50 100 150 200 350\nInput□Frequency□(MHz)300 250\n74\n73\n72\n71\n70\n69\n68SNR□(dBFS)\n0 50 100 150 200 350\nInput□Frequency□(MHz)300 250\n88\n84\n80\n76\n72\n68\n64SFDR□(dBc)\n0 0.5 1.0 6.0\nGain□(dB)1.5 2.0 3.0 2.5 3.5 5.5 4.0 4.5 5.0150MHz 170MHz\n220MHz\n300MHz\n400MHz\n500MHz\n73\n71\n69\n67\n65\n63\n61SINAD□(dBFS)\n0 0.5 1.0 6.0\nGain□(dB)1.5 2.0 3.0 2.5 3.5 5.5 4.0 4.5 5.0150MHz170MHz\n220MHz\n300MHz\n400MHz\n500MHz\n100\n90\n80\n70\n60\n50\n40\n30\n20\nInput□Amplitude□(dBFS)/c4560 0SFDR□(dBc,□dBFS)\n/c4540 /c4550 /c4530 /c4520 /c451076\n75\n74\n73\n72\n71\n70\n69\n68SNR□(dBFS)SFDR□(dBFS)\nSFDR□(dBc)SNR□(dBFS)\nInput□Frequency□=□40.1MHz\n105\n95\n85\n75\n65\n55\n45\n35\n25\nInput□Amplitude□(dBFS)/c4560 0SFDR□(dBc,□dBFS)\n/c4540 /c4550 /c4530 /c4520 /c451076\n75\n74\n73\n72\n71\n70\n69\n68SNR□(dBFS)SFDR□(dBFS)\nSFDR□(dBc)\nSNR□(dBFS)\nInput□Frequency□=□170.1MHzADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nTYPICAL CHARACTERISTICS: ADS4146 (continued)\nAt+25°C,AVDD=1.8V,DRVDD=1.8V,maximum ratedsampling frequency, sinewaveinputclock,1.5VPPdifferential clock\namplitude, 50%clockdutycycle,–1dBFSdifferential analoginput,1dBgain,low-latency mode,DDRLVDSoutputinterface,\nand32k-point FFT,unlessotherwise noted.Notethatafterreset,thedeviceisin0dBgainmode.\nSFDRvsINPUTFREQUENCY (CMOS) SNRvsINPUTFREQUENCY (CMOS)\nFigure63. Figure64.\nSFDRACROSS GAINANDINPUTFREQUENCY SINADACROSS GAINANDINPUTFREQUENCY\nFigure65. Figure66.\nPERFORMANCE ACROSS INPUTAMPLITUDE (Single PERFORMANCE ACROSS INPUTAMPLITUDE (Single\nTone) Tone)\nFigure67. Figure68.\n44SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n90\n88\n86\n84\n82\n80\n78\n76\n74SFDR□(dBc)\n0.80 0.85 1.10\nInput□Common-Mode□Voltage□(V)0.90 0.95 1.05 1.0075.5\n75.0\n74.5\n74.0\n73.5\n73.0\n72.5\n72.0\n71.5SNR□(dBFS)SFDR\nSNRInput□Frequency□=□40MHz\n88\n87\n86\n85\n84\n83\n82\n81\n80SFDR□(dBc)\n/c4540 /c4515 10 85\nT emperature□( C) /c17635 60f =□40MHzINAVDD□=□1.7VAVDD□=□1.85V\nAVDD□=□1.9VAVDD□=□1.8V\nAVDD□=□1.75V\n75.0\n74.5\n74.0\n73.5\n73.0\n72.5\n72.0\n71.5\n71.0SNR□(dBFS)\n/c4540 /c4515 10 85\nT emperature□( C) /c17635 60f =□40MHzINAVDD□=□1.7VAVDD□=□1.9VAVDD□=□1.75V,□1.85VAVDD□=□1.8V\n88\n87\n86\n85\n84\n83\n82SFDR□(dBc)\n1.70 1.75 1.80 1.85 1.90\nDRVDD□Supply□(V)SFDR\nSNR75.5\n75.0\n74.5\n74.0\n73.5\n73.0\n72.5SNR□(dBFS)\nf =□40MHzIN\n89\n88\n87\n86\n85\n84\n83SFDR□(dBc)\n1.70 1.75 1.80 1.85 1.90\nDRVDD□Supply□(V)SFDR75.0\n74.5\n74.0\n73.5\n73.0\n72.5\n72.0SNR□(dBFS)\nSNR\n90\n86\n82\n78\n74\n70\n66\n62\n58\n54\nDifferential□Clock□Amplitude□(V )PP0.1SFDR□(dBc)78\n76\n74\n72\n70\n68\n66\n64\n62\n60SNR□(dBFS)\n2.3SFDR□(dBc)\nSNR□(dBFS)\nInput□Frequency□=□170MHz\n0.3 0.5 0.7 0.9 1.1 1.3 1.5 1.7 1.9 2.1ADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nTYPICAL CHARACTERISTICS: ADS4146 (continued)\nAt+25°C,AVDD=1.8V,DRVDD=1.8V,maximum ratedsampling frequency, sinewaveinputclock,1.5VPPdifferential clock\namplitude, 50%clockdutycycle,–1dBFSdifferential analoginput,1dBgain,low-latency mode,DDRLVDSoutputinterface,\nand32k-point FFT,unlessotherwise noted.Notethatafterreset,thedeviceisin0dBgainmode.\nPERFORMANCE vsINPUTCOMMON-MODE VOLTAGE SFDRACROSS TEMPERATURE vsAVDDSUPPLY\nFigure69. Figure70.\nSNRACROSS TEMPERATURE vsAVDDSUPPLY PERFORMANCE ACROSS DRVDDSUPPLY VOLTAGE\nFigure71. Figure72.\nPERFORMANCE ACROSS DRVDDSUPPLY VOLTAGE\n(CMOS) PERFORMANCE ACROSS INPUTCLOCKAMPLITUDE\nFigure73. Figure74.\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 45\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n88\n87\n86\n85\n84\n83\n82\n81\n80THD□(dBc)\n25 30 75\nInput□Clock□Duty□Cycle□(%)35 40 50 4575.0\n74.5\n74.0\n73.5\n73.0\n72.5\n72.0\n71.5\n71.0SNR□(dBFS)\nInput□Frequency□=□10MHz\n60 70 55 65THDSNR\n1.0\n0.8\n0.6\n0.4\n0.2\n0\n0.2\n0.4\n0.6\n0.8\n1.0/c45\n/c45\n/c45\n/c45\n/c45INL□(LSB)\n0 2k 4k 16k\nOutput□Code□(LSB)6k 8k 12k 10k 14k\n0.5\n0.4\n0.3\n0.2\n0.1\n0\n0.1\n0.2\n0.3\n0.4\n0.5/c45\n/c45\n/c45\n/c45\n/c45DNL□(LSB)\n0 2k 4k 16k\nOutput□Code□(LSB)6k 8k 12k 10k 14k\n36\n32\n28\n24\n20\n16\n12\n8\n4\n0Code□Occurrence□(%)\n8222\nOutput□Code□(LSB)8224 8226 8228 8230 8232 8234 8223 8225 8227 8229 8231 8233 8235\n8236RMS□=□1.137LSB\n0.34.812.2\n1.027.531.1\n23.1ADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nTYPICAL CHARACTERISTICS: ADS4146 (continued)\nAt+25°C,AVDD=1.8V,DRVDD=1.8V,maximum ratedsampling frequency, sinewaveinputclock,1.5VPPdifferential clock\namplitude, 50%clockdutycycle,–1dBFSdifferential analoginput,1dBgain,low-latency mode,DDRLVDSoutputinterface,\nand32k-point FFT,unlessotherwise noted.Notethatafterreset,thedeviceisin0dBgainmode.\nPERFORMANCE ACROSS INPUTCLOCKDUTYCYCLE INTEGRAL NONLINEARITY\nFigure75. Figure76.\nDIFFERENTIAL NONLINEARITY OUTPUT HISTOGRAM WITHINPUTSSHORTED\nFigure77. Figure78.\n46SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n0\n20\n40\n60\n80\n100\n120/c45\n/c45\n/c45\n/c45\n/c45\n/c45Amplitude□(dB)\n0 25 50 125\nFrequency□(MHz)SFDR□=□88.3dBc\nSNR□=□72.4dBFS\nSINAD□=□72.2dBFS\nTHD□=□84dBc\n75 100\n0\n20\n40\n60\n80\n100\n120/c45\n/c45\n/c45\n/c45\n/c45\n/c45Amplitude□(dB)\n0 25 50 125\nFrequency□(MHz)75 100SFDR□=□87.2dBc\nSNR□=□71.3dBFS\nSINAD□=□71.2dBFS\nTHD□=□84.7dBc\n0\n10\n20\n30\n40\n50\n60\n70\n80\n90\n100\n110\n120/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45/c45\nAmplitude□(dB)\n0 25 50 125\nFrequency□(MHz)75 100\nSFDR□=□78.9dBc\nSNR□=□68.8dBFS\nSINAD□=□68.3dBFS\nTHD□=□76.6dBc\n0\n10\n20\n30\n40\n50\n60\n70\n80\n90\n100\n110\n120\n130\n140/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45/c45\nAmplitude□(dB)\n0 25 50 75 100 125\nFrequency□(MHz)\nEach□Tone□at\n7dBFS□Amplitude\nf =□185MHz\nf =□190MHz\nTwo-Tone□IMD□=□89.5dBFS\nSFDR□=□95dBFS/c45\nIN1\nIN2\n90\n86\n82\n78\n74\n70\n66SFDR□(dBc)\n0 50 100 150 200 500\nInput□Frequency□(MHz)300 400 250 350 450/c451dBFS□Input,□1dB□Gain\n/c452dBFS□Input,□0dB□Gain\n74\n73\n72\n71\n70\n69\n68\n67\n66SNR□(dBFS)\n0 50 100 150 200 500\nInput□Frequency□(MHz)300 400 250 350 450/c451dBFS□Input,□1dB□Gain/c452dBFS□Input,□0dB□GainADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nTYPICAL CHARACTERISTICS: ADS4149\nAt+25°C,AVDD=1.8V,DRVDD=1.8V,maximum ratedsampling frequency, sinewaveinputclock,1.5VPPdifferential clock\namplitude, 50%clockdutycycle,–1dBFSdifferential analoginput,1dBgain,low-latency mode,DDRLVDSoutputinterface,\nand32k-point FFT,unlessotherwise noted.Notethatafterreset,thedeviceisin0dBgainmode.\nFFTFOR10MHzINPUTSIGNAL FFTFOR170MHzINPUTSIGNAL\nFigure79. Figure80.\nFFTFOR300MHzINPUTSIGNAL FFTFORTWO-TONE INPUTSIGNAL\nFigure81. Figure82.\nSFDRvsINPUTFREQUENCY SNRvsINPUTFREQUENCY\nFigure83. Figure84.\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 47\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n90\n86\n82\n78\n74\n70SFDR□(dBc)\n0 50 100 150 200 350\nInput□Frequency□(MHz)300 250\n74\n73\n72\n71\n70\n69\n68\n67SNR□(dBFS)\n0 50 100 150 200 350\nInput□Frequency□(MHz)300 250\n90\n86\n82\n78\n74\n70\n66SFDR□(dBc)\n0 0.5 1.0 6.0\nGain□(dB)1.5 2.0 3.0 2.5 3.5 5.5 4.0 4.5 5.0150MHz\n220MHz\n300MHz\n400MHz\n500MHz170MHz\n73\n72\n71\n70\n69\n68\n67\n66\n65\n64\n63SINAD□(dBFS)\n0 0.5 1.0 6.0\nGain□(dB)1.5 2.0 3.0 2.5 3.5 5.5 4.0 4.5 5.0150MHz\n170MHz\n220MHz\n300MHz\n400MHz\n500MHz\n100\n90\n80\n70\n60\n50\n40\n30\n20\nInput□Amplitude□(dBFS)/c4560 0SFDR□(dBc,□dBFS)\n/c4540 /c4550 /c4530 /c4520 /c451076\n75\n74\n73\n72\n71\n70\n69\n68SNR□(dBFS)SFDR□(dBFS)\nSFDR□(dBc)SNR□(dBFS)\nInput□Frequency□=□40.1MHz\n100\n90\n80\n70\n60\n50\n40\n30\n20\nInput□Amplitude□(dBFS)/c4560 0SFDR□(dBc,□dBFS)\n/c4540 /c4550 /c4530 /c4520 /c451076\n75\n74\n73\n72\n71\n70\n69\n68SNR□(dBFS)SFDR□(dBFS)\nSFDR□(dBc)SNR□(dBFS)\nInput□Frequency□=□170.1MHzADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nTYPICAL CHARACTERISTICS: ADS4149 (continued)\nAt+25°C,AVDD=1.8V,DRVDD=1.8V,maximum ratedsampling frequency, sinewaveinputclock,1.5VPPdifferential clock\namplitude, 50%clockdutycycle,–1dBFSdifferential analoginput,1dBgain,low-latency mode,DDRLVDSoutputinterface,\nand32k-point FFT,unlessotherwise noted.Notethatafterreset,thedeviceisin0dBgainmode.\nSFDRvsINPUTFREQUENCY (CMOS) SNRvsINPUTFREQUENCY (CMOS)\nFigure85. Figure86.\nSFDRACROSS GAINANDINPUTFREQUENCY SINADACROSS GAINANDINPUTFREQUENCY\nFigure87. Figure88.\nPERFORMANCE ACROSS INPUTAMPLITUDE (Single PERFORMANCE ACROSS INPUTAMPLITUDE (Single\nTone) Tone)\nFigure89. Figure90.\n48SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n92\n90\n88\n86\n84\n82\n80\n78\n76SFDR□(dBc)\n0.80 0.85 1.10\nInput□Common-Mode□Voltage□(V)0.90 0.95 1.05 1.0075.0\n74.5\n74.0\n73.5\n73.0\n72.5\n72.0\n71.5\n71.0SNR□(dBFS)SFDR\nSNRInput□Frequency□=□40MHz\n88\n87\n86\n85\n84\n83\n82\n81\n80SFDR□(dBc)\n/c4540 /c4515 10 85\nT emperature□( C) /c17635 60f =□40MHzINAVDD□=□1.7VAVDD□=□1.85VAVDD□=□1.9VAVDD□=□1.8V\nAVDD□=□1.75V\n74.0\n73.5\n73.0\n72.5\n72.0\n71.5\n71.0SNR□(dBFS)\n/c4540 /c4515 10 85\nT emperature□( C) /c17635 60f =□40MHzINAVDD□=□1.7VAVDD□=□1.85V\nAVDD□=□1.8V,□1.9V\nAVDD□=□1.75V\n89\n88\n87\n86\n85\n84\n83SFDR□(dBc)\n1.70 1.75 1.80 1.85 1.90\nDRVDD□Supply□(V)SFDR\nSNR75.0\n74.5\n74.0\n73.5\n73.0\n72.5\n72.0SNR□(dBFS)\nf =□40MHzIN\n90\n88\n86\n84\n82\n80\n78\n76\n74\n72\n70\nDifferential□Clock□Amplitude□(V )PP0.15 2.60SFDR□(dBc)\n0.75 0.37 1.00 1.25 1.6074\n73\n72\n71\n70\n69\n68\n67\n66\n65\n64SNR□(dBFS)SFDR□(dBc)\nSNR□(dBFS)\n2.40 2.20 1.90Input□Frequency□=□170MHz\n89\n88\n87\n86\n85\n84\n83SFDR□(dBc)\n1.70 1.75 1.80 1.85 1.90\nDRVDD□Supply□(V)SFDR75.0\n74.5\n74.0\n73.5\n73.0\n72.5\n72.0SNR□(dBFS)\nSNRADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nTYPICAL CHARACTERISTICS: ADS4149 (continued)\nAt+25°C,AVDD=1.8V,DRVDD=1.8V,maximum ratedsampling frequency, sinewaveinputclock,1.5VPPdifferential clock\namplitude, 50%clockdutycycle,–1dBFSdifferential analoginput,1dBgain,low-latency mode,DDRLVDSoutputinterface,\nand32k-point FFT,unlessotherwise noted.Notethatafterreset,thedeviceisin0dBgainmode.\nPERFORMANCE vsINPUTCOMMON-MODE VOLTAGE SFDRACROSS TEMPERATURE vsAVDDSUPPLY\nFigure91. Figure92.\nSNRACROSS TEMPERATURE vsAVDDSUPPLY PERFORMANCE ACROSS DRVDDSUPPLY VOLTAGE\nFigure93. Figure94.\nPERFORMANCE ACROSS DRVDDSUPPLY VOLTAGE\n(CMOS) PERFORMANCE ACROSS INPUTCLOCKAMPLITUDE\nFigure95. Figure96.\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 49\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n88\n87\n86\n85\n84\n83\n82\n81\n80THD□(dBc)\n25 30 75\nInput□Clock□Duty□Cycle□(%)35 40 50 4574.0\n73.5\n73.0\n72.5\n72.0\n71.5\n71.0\n70.5\n70.0SNR□(dBFS)\nInput□Frequency□=□10MHz\n60 70 55 65THDSNR\n1.5\n1.0\n0.5\n0\n0.5\n1.0\n1.5/c45\n/c45\n/c45INL□(LSB)\n0 2k 4k 16k\nOutput□Code□(LSB)6k 8k 12k 10k 14k\n0.5\n0.4\n0.3\n0.2\n0.1\n0\n0.1\n0.2\n0.3\n0.4\n0.5/c45\n/c45\n/c45\n/c45\n/c45DNL□(LSB)\n0 2k 4k 16k\nOutput□Code□(LSB)6k 8k 12k 10k 14k\n44\n40\n36\n32\n28\n24\n20\n16\n12\n8\n4\n0Code□Occurrence□(%)\n8224\nOutput□Code□(LSB)RMS□=□0.999LSB\n8226 8228 8230 8232 8234 8236 8238 8225 8227 8229 8231 8233 8235 8237 82390.21.435.739.7\n12.6\n3.8\n0.76.0ADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nTYPICAL CHARACTERISTICS: ADS4149 (continued)\nAt+25°C,AVDD=1.8V,DRVDD=1.8V,maximum ratedsampling frequency, sinewaveinputclock,1.5VPPdifferential clock\namplitude, 50%clockdutycycle,–1dBFSdifferential analoginput,1dBgain,low-latency mode,DDRLVDSoutputinterface,\nand32k-point FFT,unlessotherwise noted.Notethatafterreset,thedeviceisin0dBgainmode.\nPERFORMANCE ACROSS INPUTCLOCKDUTYCYCLE INTEGRAL NONLINEARITY\nFigure97. Figure98.\nDIFFERENTIAL NONLINEARITY OUTPUT HISTOGRAM WITHINPUTSSHORTED\nFigure99. Figure100.\n50SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n/c4520\n25\n30\n35\n40\n45\n50\n55\n60/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\nFrequency□of□Input□Common-Mode□Signal□(MHz)0 300CMRR□(dB)\n100 50 150 200 250Input□Frequency□=□70MHz\n50mV Signal□Superimposed\non□Input□Common-Mode□Voltage\n(0.95V)PP\n0\n20\n40\n60\n80\n100\n120\n140/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45Amplitude□(dB)\n0 25 50 125\nFrequency□(MHz)75 100\nf =□70MHz\nf =□10MHz,□100mV\nSFDR□=□81dBc\nAmplitude□(f )□= 1dBFSIN\nCM PP\nIN\nCM\nIN CM\nIN CM/c45\n/c45\n/c45\n/c45 /c45Amplitude□(f )□= 74dBFS\nAmplitude□(f +□f )□= 87dBFS\nAmplitude□(f f )□= 86dBFSf =□70MHzIN\nf +□f =□80MHzIN CMf f =□60MHzIN CM/c45\nf =□10MHzCM\n/c4520\n25\n30\n35\n40\n45\n50\n55/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\nFrequency□of□Signal□on□AVDD□(MHz)0 100PSRR□(dB)\n20 10 30 40 50 60 70 80 90PSRR□(dB)□on□AVDD□SupplyInput□Frequency□=□10MHz\n50mV Signal□Applied□on□AVDDPP\n0\n20\n40\n60\n80\n100\n120\n140/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45Amplitude□(dB)\n0 5 10 50\nFrequency□(MHz)15 20 30 40 25 35 45\nf =□10MHz\nf =□1MHz\nAmplitude□(f )□= 1dBFSIN\nPSRR\nIN\nPSRR\nIN PSRR\nIN PSRR/c45\n/c45\n/c45\n/c45 /c45Amplitude□(f )□= 81dBFS\nAmplitude□(f +□f )□= 67.7dBFS\nAmplitude□(f f )□= 68.8dBFSfIN\nf +□fIN PSRRf fIN PSRR/c45\nfPSRR\n200\n180\n160\n140\n120\n100\n80\n60\n40\n20\n0\nSampling□Frequency□(MSPS)0 250Power□(mW)\n100 50 150 200 225 25 75 125 175AVDD□Power□(mW)\nDRVDD□Power\n200mV LVDS\nDRVDD\nLVDSPower\n350mV\n70\n60\n50\n40\n30\n20\n10\n0\nSampling□Frequency□(MSPS)0 250DRVDD□Current□(mA)\n25 50 75 100 125 150 175 225 200CMOS,□6pF□Load□CapacitorLVDS,□350mV□Swing\nCMOS,□8pF□Load□CapacitorLVDS,□200mV□SwingADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nTYPICAL CHARACTERISTICS: COMMON\nAt+25°C,AVDD=1.8V,DRVDD=1.8V,maximum ratedsampling frequency, sinewaveinputclock,1.5VPPdifferential clock\namplitude, 50%clockdutycycle,–1dBFSdifferential analoginput,1dBgain,low-latency mode,DDRLVDSoutputinterface,\nand32k-point FFT,unlessotherwise noted.Notethatafterreset,thedeviceisin0dBgainmode.\nCMRRACROSS FREQUENCY CMRRSPECTRUM\nFigure101. Figure102.\nPSRRACROSS FREQUENCY ZOOMED VIEWOFSPECTRUM WITHPSRRSIGNAL\nFigure103. Figure104.\nPOWERACROSS SAMPLING FREQUENCY DRVDDCURRENT ACROSS SAMPLING FREQUENCY\nFigure105. Figure106.\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 51\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n50 10 100 150 200\nf/c45In ueput F eq r ncy M /c45HzINf Sampling□Frequency/c45 /c45MSPS\nS\nSFDR /c45dBFS250 300 350 450 400 50080160\n100120140180200250\n80 75 70 65 60 85 90220240\n656266\n66\n6670\n70\n70\n7074\n74\n74\n7478\n78\n78\n7882\n82\n8282\n82848484\n84\n84\n848686\n86\n868888\n88\n88\n888486\n82\n8488ADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nTYPICAL CHARACTERISTICS: CONTOUR\nAt+25°C,AVDD=1.8V,DRVDD=1.8V,maximum ratedsampling frequency, sinewaveinputclock,1.5VPPdifferential clock\namplitude, 50%clockdutycycle,–1dBFSdifferential analoginput,1dBgain,low-latency mode,DDRLVDSoutputinterface,\nand32k-point FFT,unlessotherwise noted.Notethatafterreset,thedeviceisin0dBgainmode.\nSFDRACROSS INPUTANDSAMPLING FREQUENCIES (1dBGain)\nAppliestoADS412x andADS414x\nFigure107.\n52SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n50 10 100 150 200\nf/c45In ueput F eq r ncy M /c45HzINf Sampling□Frequency/c45 /c45MSPS\nS\nSFDR /c45dBFS250 300 350 450 400 50080160\n100120140180200250\n80 75 70 65 60 85 90220240\n656472\n72\n72\n72\n7276\n7668\n76\n7680\n80\n80\n8082\n82\n82\n8284\n84\n84\n84\n84\n848484\n86\n86\n86868686\n8888\n8886\n888282ADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nTYPICAL CHARACTERISTICS: CONTOUR (continued)\nAt+25°C,AVDD=1.8V,DRVDD=1.8V,maximum ratedsampling frequency, sinewaveinputclock,1.5VPPdifferential clock\namplitude, 50%clockdutycycle,–1dBFSdifferential analoginput,1dBgain,low-latency mode,DDRLVDSoutputinterface,\nand32k-point FFT,unlessotherwise noted.Notethatafterreset,thedeviceisin0dBgainmode.\nSFDRACROSS INPUTANDSAMPLING FREQUENCIES (6dBGain)\nAppliestoADS412x andADS414x\nFigure108.\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 53\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n50 10 100 150 200\nf/c45In ueput F eq r ncy M /c45HzINf Sampling□Frequency/c45 /c45MSPS\nS\nSNR /c45dBFS250 300 350 450 400 50080160\n100120140180200250\n67 66 65 64 63 62 71220240\n6565 6466\n66\n6667\n67\n67\n6768\n68\n6868.5\n68.5\n68.5\n68.569\n69\n6969.5\n69.5\n69.570\n70\n68 69 70ADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nTYPICAL CHARACTERISTICS: CONTOUR (continued)\nAt+25°C,AVDD=1.8V,DRVDD=1.8V,maximum ratedsampling frequency, sinewaveinputclock,1.5VPPdifferential clock\namplitude, 50%clockdutycycle,–1dBFSdifferential analoginput,1dBgain,low-latency mode,DDRLVDSoutputinterface,\nand32k-point FFT,unlessotherwise noted.Notethatafterreset,thedeviceisin0dBgainmode.\nADS412x SNRACROSS INPUTANDSAMPLING FREQUENCIES\n(1dBGain)\nFigure109.\n54SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n50 10 100 150 200\nf/c45In ueput F eq r ncy M /c45HzINf Sampling□Frequency/c45 /c45MSPS\nS\nSNR /c45dBFS250 300 350 450 400 50080160\n100120140180200250\n67 66 65 64 63 62 68220240\n656363.56464.5\n64.5\n64.565\n65\n65\n6565.5\n65.5\n65.5\n65.566\n66\n66\n66\n6666.5\n66.5\n6767ADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nTYPICAL CHARACTERISTICS: CONTOUR (continued)\nAt+25°C,AVDD=1.8V,DRVDD=1.8V,maximum ratedsampling frequency, sinewaveinputclock,1.5VPPdifferential clock\namplitude, 50%clockdutycycle,–1dBFSdifferential analoginput,1dBgain,low-latency mode,DDRLVDSoutputinterface,\nand32k-point FFT,unlessotherwise noted.Notethatafterreset,thedeviceisin0dBgainmode.\nADS412x SNRACROSS INPUTANDSAMPLING FREQUENCIES\n(6dBGain)\nFigure110.\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 55\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n50 10 100 150 200\nf/c45In ueput F eq r ncy M /c45HzINf Sampling□Frequency/c45 /c45MSPS\nS\nSNR /c45dBFS250 300 350 450 400 50080160\n100120140180200250\n67 66 65 64 63 68 73220240\n65646566\n6667\n67\n6768\n68\n68\n6869\n69\n6970\n70\n70\n7070.5\n70.5\n70.571\n71\n7171.5\n71.5\n71.5\n72.572\n72\n69 70 71 72ADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nTYPICAL CHARACTERISTICS: CONTOUR (continued)\nAt+25°C,AVDD=1.8V,DRVDD=1.8V,maximum ratedsampling frequency, sinewaveinputclock,1.5VPPdifferential clock\namplitude, 50%clockdutycycle,–1dBFSdifferential analoginput,1dBgain,low-latency mode,DDRLVDSoutputinterface,\nand32k-point FFT,unlessotherwise noted.Notethatafterreset,thedeviceisin0dBgainmode.\nADS414x: SNRACROSS INPUTANDSAMPLING FREQUENCIES\n(1dBGain)\nFigure111.\n56SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n50 10 100 150 200\nf/c45In ueput F eq r ncy M /c45HzINf Sampling□Frequency/c45 /c45MSPS\nS\nSNR /c45dBFS250 300 350 450 400 50080160\n100120140180200250\n67 66 65 64 63 62 68220240\n6563.5 6464.565\n65\n65\n6565.5\n65.5\n65.5\n65.566\n66\n66\n6666.5\n66.5\n66.5\n66.567\n67\n6767.5\n67.567ADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nTYPICAL CHARACTERISTICS: CONTOUR (continued)\nAt+25°C,AVDD=1.8V,DRVDD=1.8V,maximum ratedsampling frequency, sinewaveinputclock,1.5VPPdifferential clock\namplitude, 50%clockdutycycle,–1dBFSdifferential analoginput,1dBgain,low-latency mode,DDRLVDSoutputinterface,\nand32k-point FFT,unlessotherwise noted.Notethatafterreset,thedeviceisin0dBgainmode.\nADS414x: SNRACROSS INPUTANDSAMPLING FREQUENCIES\n(6dBGain)\nFigure112.\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 57\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nINP\nINM10/c87\n100/c87\n3pF\n3pF\n100/c87C\n1pFBONDC\n2pFSAMPRCR□FilterSamp i l ng\nSwitch\nR\n15ON\n/c87\nR\n15ON\n/c87R\n15ON\n/c87L\n2nHPKG\nL\n2nHPKGR\n200/c87ESRC\n1pFPAR2\nC\n0.5pFPAR1\nC\n2pFSAMPSamp i l ng\nCapacitor\nSamp i l ng\nSwitchSampling\nCapacitorC\n1pFPAR2C\n1pFBOND\nR\n200/c87ESRADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nAPPLICATION INFORMATION\nTHEORY OFOPERATION\nTheADS412x/4x isafamilyofhigh-performance andlow-power 12-bitand14-bitADCswithmaximum sampling\nratesupto250MSPS. Theconversion processisinitiatedbyarisingedgeoftheexternalinputclockandthe\nanaloginputsignalissampled. Thesampled signalissequentially converted byaseriesofsmallresolution\nstages,withtheoutputscombined inadigitalcorrection logicblock.Ateveryclockedgethesamplepropagates\nthroughthepipeline,resultinginadatalatencyof10clockcycles.Theoutputisavailable as14-bitdataor12-bit\ndata,inDDRLVDSmodeorCMOSmode,andcodedineitherstraightoffsetbinaryorbinarytwoscomplement\nformat.\nANALOG INPUT\nTheanaloginputconsists ofaswitched-capacitor-based, differential, sample-and-hold architecture. This\ndifferential topologyresultsinverygoodacperformance evenforhighinputfrequencies athighsampling rates.\nTheINPandINMpinsmustbeexternally biasedaroundacommon-mode voltageof0.95V,available onthe\nVCMpin.Forafull-scale differential input,eachinputINPandINMpinmustswingsymmetrically between(VCM\n+0.5V)and(VCM–0.5V),resultingina2VPPdifferential inputswing.Theinputsampling circuithasahigh3dB\nbandwidth thatextendsupto550MHz(measured fromtheinputpinstothesampledvoltage).Figure113shows\nanequivalent circuitfortheanaloginput.\nFigure113.AnalogInputEquivalent Circuit\nDriveCircuitRequirements\nForoptimum performance, theanaloginputsmustbedrivendifferentially. Thistechnique improves the\ncommon-mode noiseimmunity andeven-order harmonic rejection. A5Ωto15Ωresistorinserieswitheachinput\npinisrecommended todampoutringingcausedbypackage parasitics. Itisalsonecessary topresentlow\nimpedance (lessthan50Ω)forthecommon-mode switching currents. Thisimpedance canbeachieved byusing\ntworesistorsfromeachinputterminated tothecommon-mode voltage(VCM).\nNotethatthedeviceincludesaninternalR-Cfilterfromeachinputtoground.Thepurposeofthisfilteristo\nabsorbtheglitchescausedbytheopeningandclosingofthesampling capacitors. Thecutofffrequency ofthe\nR-Cfilterinvolvesatrade-off. Alowercutofffrequency (largerC)absorbsglitchesbetter,butalsoreducesthe\ninputbandwidth andthemaximum inputfrequency thatcanbesupported. Ontheotherhand,withnointernal\nR-Cfilter,highinputfrequency canbesupported butnowthesampling glitchesmustbesuppliedbytheexternal\ndrivingcircuit.Theinductance ofthepackagebondwireslimitstheabilityoftheexternaldrivingcircuittosupport\nthesampling glitches.\n58SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n100\n10\n1.00\n0.10\n0.01.00\n.00\nInput□Frequency□(GHz)0 1.0Differential□Input□Resistance□(k )/c87\n0.3 0.2 0.1 0.4 0.5 0.6 0.7 0.8 0.9\n5.0\n4.5\n4.0\n3.5\n3.0\n2.5\n2.0\n1.5\n1.0\nInput□Frequency□(GHz)0 1.0Differential□Input□Capacitance□(pF)\n0.3 0.2 0.1 0.4 0.5 0.6 0.7 0.8 0.9ADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nIntheADS412x/4x, theR-Ccomponent valueshavebeenoptimized whilesupporting highinputbandwidth\n(550MHz). However, inapplications whereveryhighinputfrequency supportisnotrequired, filteringofthe\nglitchescanbeimproved furtherwithanexternalR-C-Rfilter;seeFigure116andFigure117).\nInaddition,thedrivecircuitmayhavetobedesigned toprovidealowinsertionlossoverthedesiredfrequency\nrangeandmatched impedance tothesource.Whiledesigning thedrivecircuit,theADCimpedance mustbe\nconsidered. Figure114andFigure115showtheimpedance (ZIN=RIN||CIN)lookingintotheADCinputpins.\nFigure114.ADCAnalogInputResistance (RIN)AcrossFrequency\nFigure115.ADCAnalogInputCapacitance (CIN)AcrossFrequency\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 59\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n10/c87 /c87to□15\n10/c87 /c87to□150.1 F/c1090.1 F/c109T2\n1:1T1\n1:125/c87\n25/c8750/c87\n3.3pF\n50/c87INP\nINM\nVCMCIN RIN\nADS41xx3.6nH\n3.6nH\n5 to□10/c87 /c87\n5 to□10/c87 /c870.1 F/c1090.1 F/c109T2\n1:1T1\n1:125/c87\n25/c87INP\nINM\nVCMCIN RIN\nADS41xxADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nDrivingCircuit\nTwoexample drivingcircuitconfigurations areshowninFigure116andFigure117—oneoptimized forlow\nbandwidth andtheotheroneforhighbandwidth tosupporthigherinputfrequencies. InFigure116,anexternal\nR-C-Rfilterwith3.3pFisusedtohelpabsorbsampling glitches.TheR-C-Rfilterlimitsthebandwidth ofthedrive\ncircuit,makingitsuitableforlowinputfrequencies (upto250MHz). Transformers suchasADT1-1WT orWBC1-1\ncanbeusedupto250MHz.\nForhigherinputfrequencies, theR-C-Rfiltercanbedropped. Together withthelowerseriesresistors (5Ωto\n10Ω),thisdrivecircuitprovideshigherbandwidth tosupportfrequencies upto500MHz(asshowninFigure117).\nAtransmission linetransformer suchasADTL2-18 canbeused.\nNotethatboththedrivecircuitshavebeenterminated by50ΩneartheADCside.Thetermination is\naccomplished bya25Ωresistorfromeachinputtothe0.95Vcommon-mode (VCM)fromthedevice.This\ntermination allowstheanaloginputstobebiasedaroundtherequiredcommon-mode voltage.\nFigure116.DriveCircuitwithLowBandwidth (forLowInputFrequencies)\nFigure117.DriveCircuitwithHighBandwidth (forHighInputFrequencies)\n60SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n10/c87\n10/c870.1 F/c109100/c87\n100/c87INP\nINM\nVCMADS41xxDifferential\nInput□SignalBandpass□or\nLow-Pass\nFilterADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nThemismatch inthetransformer parasiticcapacitance (between thewindings) resultsindegraded even-order\nharmonic performance. Connecting twoidenticalRFtransformers back-to-back helpsminimize thismismatch and\ngoodperformance isobtained forhigh-frequency inputsignals.Anadditional termination resistorpairmaybe\nrequired between thetwotransformers, asshowninFigure116andFigure117.Thecenterpointofthis\ntermination isconnected togroundtoimprovethebalancebetweentheP(positive) andM(negative) sides.The\nvaluesoftheterminations between thetransformers andonthesecondary sidemustbechosentoobtainan\neffective50Ω(fora50Ωsourceimpedance).\nFigure116andFigure117use1:1transformers witha50Ωsource.Asexplained intheDriveCircuit\nRequirements section,thisarchitecture helpstopresentalowsourceimpedance toabsorbsampling glitches.\nWitha1:4transformer, thesourceimpedance is200Ω.Thehighersourceimpedance isunabletoabsorbthe\nsampling glitcheseffectively andcanleadtodegradation inperformance (compared tousing1:1transformers).\nInalmostallcases,eitherabandpass orlow-pass filterisneededtogetthedesireddynamicperformance, as\nshowninFigure118.Suchafilterpresents lowsourceimpedance atthehighfrequencies corresponding tothe\nsampling glitchandhelpsavoidtheperformance losswiththehighsourceimpedance.\nFigure118.DriveCircuitwith1:4Transformer\nInputCommon-Mode\nToensurealow-noise, common-mode reference, theVCMpinisfilteredwitha0.1µFlow-inductance capacitor\nconnected toground.TheVCMpinisdesigned todirectlydrivetheADCinputs.EachADCinputpinsinksa\ncommon-mode currentofapproximately 0.6µAperMSPSofclockfrequency.\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 61\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nCLKP\nVCM\n5k/c875k/c87\n2pF20/c87L\n1nHPKG\nC\n1pFBOND\nR\n100/c87ESR\nCLKMC ockl Buf□e f r\nCEQ\n20/c87L\n1nHPKG\nC\n1pFBOND\nR\n100/c87ESRCEQ\n0.1/c109F0.1/c109F\nCLKP\nVCM\nCLKMCMOS\nClock□Input\n0.1/c109F0.1/c109F\nCLKP\nCLKMDifferential□Sine-Wave,\nPECL,□or□LVDS\nClock□InputADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nCLOCKINPUT\nTheADS412x/4x clockinputscanbedrivendifferentially (sine,LVPECL, orLVDS)orsingle-ended (LVCMOS),\nwithlittleornodifference inperformance betweenthem.Thecommon-mode voltageoftheclockinputsissetto\nVCMusinginternal5kΩresistors. Thissettingallowstheuseoftransformer-coupled drivecircuitsforsine-wave\nclockorac-coupling forLVPECL andLVDSclocksources.Figure119showsanequivalent circuitfortheinput\nclock.\nNOTE:CEQis1pFto3pFandistheequivalent inputcapacitance oftheclockbuffer.\nFigure119.InputClockEquivalent Circuit\nAsingle-ended CMOSclockcanbeac-coupled totheCLKPinput,withCLKMconnected togroundwitha0.1mF\ncapacitor, asshowninFigure120.Forbestperformance, theclockinputsmustbedrivendifferentially, reducing\nsusceptibility tocommon-mode noise.Forhighinputfrequency sampling, itisrecommended touseaclock\nsourcewithverylowjitter.Band-pass filteringoftheclocksourcecanhelpreducetheeffectsofjitter.Thereisno\nchangeinperformance withanon-50% dutycycleclockinput.Figure121showsadifferential circuit.\nFigure120.Single-Ended ClockDrivingCircuit Figure121.Differential ClockDrivingCircuit\n62SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n14-Bit\nADC 14bDigital□Functions\n(Gain,□Offset□Correction,□T est□Patterns)Output\nInterface\nDDR□LVDS\nor□CMOS14b\nDIS□LOW□LATENCY□PinADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nDIGITAL FUNCTIONS ANDLOWLATENCY MODE\nThedevicehasseveralusefuldigitalfunctions suchastestpatterns, gain,andoffsetcorrection. Allofthese\nfunctions requireextraclockcyclesforoperation andincrease theoveralllatencyandpowerofthedevice.\nAlternately, thedevicehasalow-latency modeinwhichtherawADCoutputisroutedtotheoutputdatapinswith\nalatencyof10clockcycles.Inthismode,thedigitalfunctions arebypassed. Figure122showsmoredetailsof\ntheprocessing aftertheADC.\nThedeviceisinlow-latency modeafterreset.Inordertouseanyofthedigitalfunctions, firstthelow-latency\nmodemustbedisabledbysettingtheDISLOWLATENCY registerbitto\'1\'.Afterthis,therespective registerbits\nmustbeprogrammed asdescribed inthefollowing sectionsandintheSerialRegisterMapsection.\nFigure122.DigitalProcessing BlockDiagram\nGAINFORSFDR/SNR TRADE-OFF\nTheADS412x/4x includegainsettingsthatcanbeusedtogetimproved SFDRperformance. Thegainis\nprogrammable from0dBto6dB(in0.5dBsteps)usingtheGAINregisterbits.Foreachgainsetting,theanalog\ninputfull-scale rangescalesproportionally, asshowninTable11.\nTheSFDRimprovement isachieved attheexpense ofSNR;foreachgainsetting,theSNRdegrades\napproximately between0.5dBand1dB.TheSNRdegradation isreducedathighinputfrequencies. Asaresult,\nthegainisveryusefulathighinputfrequencies because theSFDRimprovement issignificant withmarginal\ndegradation inSNR.Therefore, thegaincanbeusedtotrade-offbetweenSFDRandSNR.\nAfterareset,thedeviceisinlow-latency modeandgainfunctionisdisabled. Tousegain:\n•First,disablethelow-latency mode(DISLOWLATENCY =1).\n•Thissettingenablesthegainandputsthedeviceina0dBgainmode.\n•Forothergainsettings,programtheGAINbits.\nTable11.Full-Scale RangeAcrossGains\nGAIN(dB) TYPE FULL-SCALE (VPP)\n0 Defaultafterreset 2\n1 Programmable gain 1.78\n2 Programmable gain 1.59\n3 Programmable gain 1.42\n4 Programmable gain 1.26\n5 Programmable gain 1.12\n6 Programmable gain 1.00\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 63\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n/c455 5 15 25 35 45 55 65 75 85 95 105\nTime□(ms)8200\n8190\n8180\n8170\n8160\n8150\n8140\n8130\n8120\n8110\n8100\n8090\n8080\n8070\n8060\n8050Output□Code□(LSB)OFFSET□CORRECTION\nTime□Response\n8181\nOffset□of\n10□LSBs8192\nFinal□converged□value\nOffset□correction\nconverges□to□output\ncode□of□8192 Offset□correction\nbeginsADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nOFFSET CORRECTION\nTheADS412x/4x hasaninternaloffsetcorretion algorithm thatestimates andcorrectsdcoffsetupto±10mV.\nThecorrection canbeenabledusingtheENOFFSET CORRserialregisterbit.Onceenabled, thealgorithm\nestimates thechanneloffsetandappliesthecorrection everyclockcycle.Thetimeconstant ofthecorrection\nloopisafunctionofthesampling clockfrequency. Thetimeconstantcanbecontrolled usingtheOFFSET CORR\nTIMECONSTANT registerbits,asdescribed inTable12.\nTable12.TimeConstant ofOffsetCorrection Loop\nTIMECONSTANT, TCCLK\nOFFSET CORRTIMECONSTANT (Number ofClockCycles) TIMECONSTANT, TCCLK×1/fS(sec)(1)\n0000 1M 4ms\n0001 2M 8ms\n0010 4M 16.7ms\n0011 8M 33.5ms\n0100 16M 67ms\n0101 32M 134ms\n0110 64M 268ms\n0111 128M 537ms\n1000 256M 1.1s\n1001 512M 2.15s\n1010 1G 4.3s\n1011 2G 8.6s\n1100 Reserved —\n1101 Reserved —\n1110 Reserved —\n1111 Reserved —\n(1)Sampling frequency, fS=250MSPS.\nAftertheoffsetisestimated, thecorrection canbefrozenbysettingFREEZE OFFSET CORR=1.Oncefrozen,\nthelastestimated valueisusedfortheoffsetcorrection ofeveryclockcycle.Notethatoffsetcorrection is\ndisabledbyadefaultafterreset.\nAfterareset,thedeviceisinlow-latency modeandoffsetcorrection isdisabled. Touseoffsetcorrection:\n•First,disablethelow-latency mode(DISLOWLATENCY =1).\n•ThensetENOFFSET CORRto\'1\'andprogramtherequiredtimeconstant.\nFigure123showsthetimeresponse oftheoffsetcorrection algorithm afteritisenabled.\nFigure123.TimeResponse ofOffsetCorrection\n64SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nPOWERDOWN\nTheADS412x/4x hasthreepower-down modes:power-down global,standby,andoutputbufferdisable.\nPower-Down Global\nInthismode,theentirechip(including theADC,internalreference, andtheoutputbuffers)arepowered down,\nresulting inreducedtotalpowerdissipation ofabout10mW.Theoutputbuffersareinahigh-impedance state.\nThewake-up timefromtheglobalpower-down todatabecoming validinnormalmodeistypically100µs.To\nentertheglobalpower-down mode,setthePDNGLOBAL registerbit.\nStandby\nInthismode,onlytheADCispowered downandtheinternalreferences areactive,resultinginafastwake-up\ntimeof5µs.Thetotalpowerdissipation instandbymodeisapproximately 185mW.Toenterthestandbymode,\nsettheSTBYregisterbit.\nOutputBufferDisable\nTheoutputbufferscanbedisabled andputinahigh-impedance state;wakeuptimefromthismodeisfast,\napproximately 100ns.Thiscanbecontrolled usingthePDNOBUFregisterbitorusingtheOEpin.\nInputClockStop\nInaddition, theconverter entersalow-power modewhentheinputclockfrequency fallsbelow1MSPS.The\npowerdissipation isapproximately 80mW.\nPOWER-SUPPLY SEQUENCE\nDuringpower-up, theAVDDandDRVDDsupplies cancomeupinanysequence. Thetwosupplies are\nseparated inthedevice.Externally, theycanbedrivenfromseparate suppliesorfromasinglesupply.\nDIGITAL OUTPUT INFORMATION\nTheADS412x/4x provideeither14-bitdataor12-bitdata,respectively, andanoutputclocksynchronized withthe\ndata.\nOutputInterface\nTwooutputinterface optionsareavailable: doubledatarate(DDR)LVDSandparallelCMOS.Theycanbe\nselectedusingtheLVDSCMOSserialinterfaceregisterbitorusingtheDFSpin.\nDDRLVDSOutputs\nInthismode,thedatabitsandclockareoutputusinglowvoltagedifferential signal(LVDS)levels.Twodatabits\naremultiplexed andoutputoneachLVDSdifferential pair,asshowninFigure124andFigure125.\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 65\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nD10_D11_MD10_D11_PD8_D9_MD8_D9_PD6_D7_MD6_D7_PD4_D5_MD4_D5_PD2_D3_MD2_D3_PD0_D1_MD0_D1_PCLKOUTM\nData□Bits□D10,□D11Data□Bits□D8,□D9Data□Bits□D6,□D7Data□Bits□D4,□D5Data□Bits□D2,□D3Data□Bits□D0,□D1Output□ClockCLKOUTPPins\nADS4129LVDS□Buffers\n12-Bit\nADC□Data\nD10_D11_MD10_D11_PD8_D9_MD8_D9_PD6_D7_MD6_D7_PD4_D5_MD4_D5_PD2_D3_MD2_D3_PD0_D1_MD0_D1_PCLKOUTM\nData□Bits□D10,□D11Data□Bits□D8,□D9Data□Bits□D6,□D7Data□Bits□D4,□D5Data□Bits□D2,□D3Data□Bits□D0,□D1Output□ClockCLKOUTPPins\nADS4149LVDS□Buffers\n14-Bit\nADC□Data\nD12_D13_MD12_D13_P\nData□Bits□D12,□D13ADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nFigure124.ADS412x LVDSDataOutputs\nFigure125.ADS414x LVDSDataOutputs\n66SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nCLKOUTP\nCLKOUTM\nD0_D1_P ,\nD0_D1_MD0 D1\nD2 D3\nD4 D5\nD6 D7\nD8 D9\nD10 D11D0 D1\nD2 D3\nD4 D5\nD6 D7\nD8 D9\nD10 D11D2_D3_P ,\nD2_D3_M\nD4_D5_P ,\nD4_D5_M\nD6_D7_P ,\nD6_D7_M\nD8_D9_P ,\nD8_D9_M\nD10_D11_P ,\nD10_D11_M\nD12 D13 D12 D13D12_D13_P ,\nD12_D13_M\nSample□N Sample□N□+□1ADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nEvendatabits(D0,D2,D4,etc.)areoutputatthefallingedgeofCLKOUTP andtheodddatabits(D1,D3,D5,\netc.)areoutputattherisingedgeofCLKOUTP. BoththerisingandfallingedgesofCLKOUTP mustbeusedto\ncaptureall14databits,asshowninFigure126.\nFigure126.DDRLVDSInterface\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 67\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nVDIFF\nVDIFF1.1VHigh\nLowLow\nHighOUTP\nOUTM\nROUTExternal\n100 Load/c87ADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nLVDSOutputDataandClockBuffers\nTheequivalent circuitofeachLVDSoutputbufferisshowninFigure127.Afterreset,thebufferpresents an\noutputimpedance of100Ωtomatchwiththeexternal100Ωtermination.\nTheVDIFFvoltageisnominally 350mV,resultinginanoutputswingof±350mVwith100Ωexternaltermination.\nTheVDIFFvoltageisprogrammable usingtheLVDSSWINGregisterbitsfrom±125mVto±570mV.\nAdditionally, amodeexiststodoublethestrengthoftheLVDSbuffertosupport50Ωdifferential termination. This\nmodecanbeusedwhentheoutputLVDSsignalisroutedtotwoseparate receiverchips,eachusinga100Ω\ntermination. ThemodecanbeenabledusingtheLVDSDATASTRENGTH andLVDSCLKOUT STRENGTH\nregisterbitsfordataandoutputclockbuffers,respectively.\nThebufferoutputimpedance behaves inthesamewayasasource-side seriestermination. Byabsorbing\nreflections fromthereceiverend,ithelpstoimprovesignalintegrity.\nNOTE:Usethedefaultbufferstrengthtomatch100Ωexternaltermination (ROUT=100Ω).Tomatchwitha50Ωexternaltermination, setthe\nLVDSSTRENGTH bit(ROUT=50Ω).\nFigure127.LVDSBufferEquivalent Circuit\nParallelCMOSInterface\nInCMOSmode,eachdatabitisoutputonaseparate pinastheCMOSvoltagelevel,foreveryclockcycle.The\nrisingedgeoftheoutputclockCLKOUT canbeusedtolatchdatainthereceiver.Figure128depictstheCMOS\noutputinterface.\nSwitching noise(causedbyCMOSoutputdatatransitions) cancoupleintotheanaloginputsanddegradeSNR.\nThecoupling andSNRdegradation increases astheoutputbufferdriveismadestronger. Tominimize this\ndegradation, theCMOSoutputbuffersaredesigned withcontrolled drivestrength. Thedefaultdrivestrength\nensuresawidedatastablewindow(evenat250MSPS) isprovided sothedataoutputshaveminimalload\ncapacitance. Itisrecommended touseshorttraces(onetotwoinchesor2,54cmto5,08cm)terminated withless\nthan5pFloadcapacitance, asshowninFigure129.\nForsampling frequencies greaterthan200MSPS, itisrecommended touseanexternalclocktocapturedata.\nThedelayfrominputclocktooutputdataandthedatavalidtimesarespecified forhighersampling frequencies.\nThesetimingscanbeusedtodelaytheinputclockappropriately anduseittocapturedata.\n68SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nD3D2D1D0CLKOUTOVRPins\nADS4149CMOS□Output□Buffers\n14-Bit\nADC□Data\nD11\nD12\nD13/c188 /c188ADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nFigure128.CMOSOutputInterface\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 69\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nCMOS□Output□Buffers\n14-Bit□ADC□Data\nADS4149CLKOUT\nD0\nD1\nD2\nD12\nD13CLKIN\nD0_In\nD1_In\nD2_In\nD12_In\nD13_InUse□External□Clock□Buffer\n(>□200MSPS)\nUse□short□traces□between\nADC□output□and□receiver□pins□(1□to□2□inches).Flip-FlopsReceiver□(FPGA,□ASIC,□etc.) Input□ClockADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nFigure129.UsingtheCMOSDataOutputs\nCMOSInterface PowerDissipation\nWithCMOSoutputs,theDRVDDcurrentscaleswiththesampling frequency andtheloadcapacitance onevery\noutputpin.Themaximum DRVDDcurrentoccurswheneachoutputbittogglesbetween\'0\'and\'1\'everyclock\ncycle.Inactualapplications, thiscondition isunlikelytooccur.TheactualDRVDDcurrentwouldbedetermined\nbytheaveragenumberofoutputbitsswitching, whichisafunctionofthesampling frequency andthenatureof\ntheanaloginputsignal.\nDigitalCurrentasaResultofCMOSOutputSwitching =CL×DRVDD×(N×fAVG)\nwhere:\nCL=loadcapacitance,\nN×FAVG=averagenumberofoutputbitsswitching. (1)\nFigure106showsthecurrentacrosssampling frequencies at2MHzanaloginputfrequency.\nInputOver-Voltage Indication (OVRPin)\nThedevicehasanOVRpinthatprovides information aboutanaloginputoverload. Atanyclockcycle,ifthe\nsampled inputvoltageexceeds thepositiveornegative full-scale range,theOVRpingoeshigh.TheOVR\nremainshighaslongastheoverload condition persists. TheOVRpinisaCMOSoutputbuffer(runningoff\nDRVDDsupply),independent ofthetypeofoutputdatainterface(DDRLVDSorCMOS).\n70SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nForapositiveoverload, theD[13:0]outputdatabitsare3FFFhinoffsetbinaryoutputformatand1FFFhintwos\ncomplement outputformat.Foranegativeinputoverload, theoutputcodeis0000hinoffsetbinaryoutputformat\nand2000hintwoscomplement outputformat.\nOutputDataFormat\nTwooutputdataformatsaresupported: twoscomplement andoffsetbinary.Theycanbeselected usingthe\nDATAFORMAT serialinterfaceregisterbitorcontrolling theDFSpininparallelconfiguration mode.Intheevent\nofaninputvoltageoverdrive, thedigitaloutputsgototheappropriate full-scale level.\nBOARDDESIGNCONSIDERATIONS\nGrounding\nAsinglegroundplaneissufficient togivegoodperformance, provided theanalog,digital,andclocksectionsof\ntheboardarecleanlypartitioned. SeetheADS414x, ADS412x EVMUserGuide(SLWU067) fordetailsonlayout\nandgrounding.\nSupplyDecoupling\nBecause theADS412x/4x alreadyincludeinternaldecoupling, minimalexternaldecoupling canbeusedwithout\nlossinperformance. Notethatdecoupling capacitors canhelpfilterexternalpower-supply noise,sotheoptimum\nnumberofcapacitors depends ontheactualapplication. Thedecoupling capacitors shouldbeplacedveryclose\ntotheconverter supplypins.\nExposed Pad\nInadditiontoproviding apathforheatdissipation, thePowerPAD isalsoelectrically internally connected tothe\ndigitalground.Therefore, itisnecessary tosoldertheexposed padtothegroundplaneforbestthermaland\nelectrical performance. Fordetailedinformation, seeapplication notesQFNLayoutGuidelines (SLOA122) and\nQFN/SON PCBAttachment (SLUA271) ,bothavailable fordownload attheTIwebsite(www.ti.com ).\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 71\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\n10 S\nNPSNR = 10LogP\n10 S\nN DPSINAD = 10LogP + PADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nDEFINITION OFSPECIFICATIONS\nAnalogBandwidth –Theanaloginputfrequency atwhichthepowerofthefundamental isreducedby3dBwith\nrespecttothelow-frequency value.\nAperture Delay–Thedelayintimebetweentherisingedgeoftheinputsampling clockandtheactualtimeat\nwhichthesampling occurs.Thisdelayisdifferentacrosschannels. Themaximum variation isspecified as\naperturedelayvariation(channel-to-channel).\nAperture Uncertainty (Jitter)–Thesample-to-sample variationinaperturedelay.\nClockPulseWidth/Duty Cycle–Thedutycycleofaclocksignalistheratioofthetimetheclocksignalremains\natalogichigh(clockpulsewidth)totheperiodoftheclocksignal.Dutycycleistypicallyexpressed asa\npercentage. Aperfectdifferential sine-wave clockresultsina50%dutycycle.\nMaximum Conversion Rate–Themaximum sampling rateatwhichspecified operation isgiven.Allparametric\ntestingisperformed atthissampling rateunlessotherwise noted.\nMinimum Conversion Rate–Theminimum sampling rateatwhichtheADCfunctions.\nDifferential Nonlinearity (DNL)–AnidealADCexhibitscodetransitions atanaloginputvaluesspacedexactly\n1LSBapart.TheDNListhedeviation ofanysinglestepfromthisidealvalue,measured inunitsofLSBs.\nIntegralNonlinearity (INL)–TheINListhedeviation oftheADCtransferfunctionfromabestfitlinedetermined\nbyaleastsquarescurvefitofthattransferfunction,measured inunitsofLSBs.\nGainError–Gainerroristhedeviation oftheADCactualinputfull-scale rangefromitsidealvalue.Thegain\nerrorisgivenasapercentage oftheidealinputfull-scale range.Gainerrorhastwocomponents: errorasa\nresultofreference inaccuracy anderrorasaresultofthechannel. Botherrorsarespecified independently as\nEGREFandEGCHAN.\nToafirst-order approximation, thetotalgainerrorisETOTAL~EGREF+EGCHAN.\nForexample, ifETOTAL=±0.5%,thefull-scale inputvariesfrom(1–0.5/100)xFSidealto(1+0.5/100)xFSideal.\nOffsetError–Theoffseterroristhedifference, giveninnumberofLSBs,betweentheADCactualaverageidle\nchanneloutputcodeandtheidealaverageidlechanneloutputcode.Thisquantityisoftenmappedintomillivolts.\nTemperature Drift–Thetemperature driftcoefficient (withrespecttogainerrorandoffseterror)specifies the\nchangeperdegreeCelsiusoftheparameter fromTMINtoTMAX.Itiscalculated bydividingthemaximum deviation\noftheparameter acrosstheTMINtoTMAXrangebythedifference TMAX–TMIN.\nSignal-to-Noise Ratio–SNRistheratioofthepowerofthefundamental (PS)tothenoisefloorpower(PN),\nexcluding thepoweratdcandthefirstnineharmonics.\n(2)\nSNRiseithergiveninunitsofdBc(dBtocarrier)whentheabsolutepowerofthefundamental isusedasthe\nreference, ordBFS(dBtofull-scale) whenthepowerofthefundamental isextrapolated totheconverter\nfull-scale range.\nSignal-to-Noise andDistortion (SINAD)–SINADistheratioofthepowerofthefundamental (PS)tothepower\nofalltheotherspectralcomponents including noise(PN)anddistortion (PD),butexcluding dc.\n(3)\nSINADiseithergiveninunitsofdBc(dBtocarrier)whentheabsolutepowerofthefundamental isusedasthe\nreference, ordBFS(dBtofull-scale) whenthepowerofthefundamental isextrapolated totheconverter\nfull-scale range.\n72SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nSINAD 1.76ENOB =6.02/c45\n10 S\nNPTHD = 10LogP\n(Expressed□in□dBc)/c68VSUP/c68VOUT 10PSRR□□=□20Log\n(Expressed□in□dBc)/c68VCM/c68VOUT 10CMRR□□=□20LogADS4126,ADS4129\nADS4146,ADS4149\nwww.ti.com SBAS483G –NOVEMBER 2009–REVISED JANUARY 2011\nEffective Number ofBits(ENOB)–ENOBisameasure oftheconverter performance ascompared tothe\ntheoretical limitbasedonquantization noise.\n(4)\nTotalHarmonic Distortion (THD)–THDistheratioofthepowerofthefundamental (PS)tothepowerofthe\nfirstnineharmonics (PD).\n(5)\nTHDistypicallygiveninunitsofdBc(dBtocarrier).\nSpurious-Free Dynamic Range(SFDR)–Theratioofthepowerofthefundamental tothehighestother\nspectralcomponent (eitherspurorharmonic). SFDRistypicallygiveninunitsofdBc(dBtocarrier).\nTwo-Tone Intermodulation Distortion –IMD3istheratioofthepowerofthefundamental (atfrequencies f1\nandf2)tothepoweroftheworstspectralcomponent ateitherfrequency 2f1–f2or2f2–f1.IMD3iseithergiven\ninunitsofdBc(dBtocarrier)whentheabsolutepowerofthefundamental isusedasthereference, ordBFS(dB\ntofull-scale) whenthepowerofthefundamental isextrapolated totheconverter full-scale range.\nDCPower-Supply Rejection Ratio(DCPSRR)–DCPSSRistheratioofthechangeinoffseterrortoachange\ninanalogsupplyvoltage.ThedcPSRRistypicallygiveninunitsofmV/V.\nACPower-Supply Rejection Ratio(ACPSRR)–ACPSRRisthemeasure ofrejection ofvariations inthe\nsupplyvoltagebytheADC.IfΔVSUPisthechangeinsupplyvoltageandΔVOUTistheresultant changeofthe\nADCoutputcode(referredtotheinput),then:\n(6)\nVoltageOverload Recovery –Thenumberofclockcyclestakentorecovertolessthan1%errorafteran\noverload ontheanaloginputs.Thisistestedbyseparately applyingasinewavesignalwith6dBpositiveand\nnegativeoverload. Thedeviation ofthefirstfewsamplesaftertheoverload(fromtheexpected values)isnoted.\nCommon-Mode Rejection Ratio(CMRR)–CMRRisthemeasure ofrejectionofvariationintheanaloginput\ncommon-mode bytheADC.IfΔVCM_INisthechangeinthecommon-mode voltageoftheinputpinsandΔVOUTis\ntheresultingchangeoftheADCoutputcode(referredtotheinput),then:\n(7)\nCrosstalk (onlyformulti-channel ADCs)–Thisisameasure oftheinternalcoupling ofasignalfroman\nadjacent channelintothechannelofinterest. Itisspecified separately forcoupling fromtheimmediate\nneighboring channel(near-channel) andforcouplingfromchannelacrossthepackage(far-channel). Itisusually\nmeasured byapplying afull-scale signalintheadjacent channel. Crosstalk istheratioofthepowerofthe\ncouplingsignal(asmeasured attheoutputofthechannelofinterest)tothepowerofthesignalappliedatthe\nadjacentchannelinput.Itistypicallyexpressed indBc.\nCopyright ©2009–2011,TexasInstruments Incorporated SubmitDocumentation Feedback 73\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nADS4126,ADS4129\nADS4146,ADS4149\nSBAS483G –NOVEMBER 2009–REVISED JANUARY 2011 www.ti.com\nREVISION HISTORY\nNOTE:Pagenumbers forpreviousrevisions maydifferfrompagenumbers inthecurrentversion.\nChanges fromRevision F(October 2010)toRevision G Page\n•Updateddocument tocurrentstandards .............................................................................................................................. 1\n•Added125MSPS and65MSPS columnstoADS412x/ADS414x FamilyComparison table................................................ 1\n•Changed ClockInput,Low-speed modeenabledminimum specification forbothADS4129/49 andADS4126/46\nrowsinElectrical Characteristics table................................................................................................................................. 4\n•Changed DFregisteraddressandregisterdatainTable10............................................................................................. 26\n•Changed DFhregisterinDescription ofSerialRegisters section...................................................................................... 34\n•Changed titlesofFigure21andFigure22......................................................................................................................... 36\n•Changed titlesofFigure42andFigure43......................................................................................................................... 40\n•Changed titlesofFigure63andFigure64......................................................................................................................... 44\n•Changed titlesofFigure85andFigure86......................................................................................................................... 48\n•UpdatedFigure105andFigure106................................................................................................................................... 51\n•UpdatedTable11............................................................................................................................................................... 63\nChanges fromRevision E(September 2010)toRevision F Page\n•Changed statusofADS4129 throughout document ............................................................................................................. 1\n•Changed ADS4129 SNR,SINAD,SFDR,THD,andHD3fIN=170MHztypicalspecifications inElectrical\nCharacteristics table............................................................................................................................................................. 5\n•AddedADS4129 SNR,SINAD,SFDR,THD,HD2,HD3,andWorstspurfIN=170MHzminimum specifications in\nElectrical Characteristics table.............................................................................................................................................. 5\n•AddedADS4129 DNLminimum andmaximum specifications inElectrical Characteristics table........................................ 5\n•AddedADS4129 INLmaximum specification inElectrical Characteristics table.................................................................. 5\n•Changed ADS4129 INLtypicalspecification inElectrical Characteristics table................................................................... 5\n74SubmitDocumentation Feedback Copyright ©2009–2011,TexasInstruments Incorporated\nProductFolderLink(s):ADS4126 ADS4129 ADS4146 ADS4149\nPACKAGE OPTION ADDENDUM\nwww.ti.com 23-Apr-2022\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nADS4126IRGZR ACTIVE VQFN RGZ 482500RoHS & Green NIPDAUAG Level-3-260C-168 HR -40 to 85 AZ4126\nADS4126IRGZT ACTIVE VQFN RGZ 48250RoHS & Green NIPDAUAG Level-3-260C-168 HR -40 to 85 AZ4126\nADS4129IRGZR ACTIVE VQFN RGZ 482500RoHS & Green NIPDAUAG Level-3-260C-168 HR -40 to 85 AZ4129\nADS4129IRGZT ACTIVE VQFN RGZ 48250RoHS & Green NIPDAUAG Level-3-260C-168 HR -40 to 85 AZ4129\nADS4146IRGZR ACTIVE VQFN RGZ 482500RoHS & Green NIPDAUAG Level-3-260C-168 HR -40 to 85 AZ4146\nADS4146IRGZT ACTIVE VQFN RGZ 48250RoHS & Green NIPDAUAG Level-3-260C-168 HR -40 to 85 AZ4146\nADS4149IRGZR ACTIVE VQFN RGZ 482500RoHS & Green NIPDAUAG Level-3-260C-168 HR -40 to 85 AZ4149\nADS4149IRGZT ACTIVE VQFN RGZ 48250RoHS & Green NIPDAUAG Level-3-260C-168 HR -40 to 85 AZ4149\nADS58B18IRGZR ACTIVE VQFN RGZ 482500RoHS & Green NIPDAUAG Level-3-260C-168 HR -40 to 85 AZ58B18\nADS58B18IRGZT ACTIVE VQFN RGZ 48250RoHS & Green NIPDAUAG Level-3-260C-168 HR -40 to 85 AZ58B18\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 23-Apr-2022\nAddendum-Page 2 \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nADS4126IRGZR VQFN RGZ 482500 330.0 16.4 7.37.31.512.016.0 Q2\nADS4129IRGZR VQFN RGZ 482500 330.0 16.4 7.37.31.512.016.0 Q2\nADS4146IRGZR VQFN RGZ 482500 330.0 16.4 7.37.31.512.016.0 Q2\nADS4149IRGZR VQFN RGZ 482500 330.0 16.4 7.37.31.512.016.0 Q2\nADS58B18IRGZR VQFN RGZ 482500 330.0 16.4 7.37.31.512.016.0 Q2PACKAGE MATERIALS INFORMATION\nwww.ti.com 1-Sep-2021\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nADS4126IRGZR VQFN RGZ 482500 350.0 350.0 43.0\nADS4129IRGZR VQFN RGZ 482500 350.0 350.0 43.0\nADS4146IRGZR VQFN RGZ 482500 350.0 350.0 43.0\nADS4149IRGZR VQFN RGZ 482500 350.0 350.0 43.0\nADS58B18IRGZR VQFN RGZ 482500 350.0 350.0 43.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 1-Sep-2021\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RGZ 48\nPLASTIC QUADFLAT PACK- NO LEAD 7 x 7, 0.5 mm pitch\n4224671/A\nwww.ti.comPACKAGE OUTLINE\nC\nSEE TERMINAL\nDETAIL\n48X 0.30\n0.185.6 0.1\n48X 0.50.31.00.8\n(0.2) TYP0.050.00\n44X 0.5\n2X\n5.52X 5.5B7.16.9 A\n7.16.9\n0.300.180.50.3VQFN - 1 mm max height RGZ0048D\nPLASTIC QUAD FLATPACK - NO LEAD\n4219046/B   11/2019PIN 1 INDEX AREA\n0.08 CSEATING PLANE\n112\n25\n3613 24\n48 37\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05EXPOSEDTHERMAL PAD\n49 SYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  1.900\nDETAIL\nOPTIONAL TERMINAL\nTYPICAL\nwww.ti.comEXAMPLE BOARD LAYOUT\n10X\n(1.33)\n10X (1.33) 6X (1.22)\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND48X (0.24)48X (0.6)\n(0.2) TYP\nVIA44X (0.5)\n(6.8)\n(6.8)6X\n(1.22)(5.6)\n(R0.05)\nTYPVQFN - 1 mm max height RGZ0048D\nPLASTIC QUAD FLATPACK - NO LEAD\n4219046/B   11/2019SYMM\n1\n12\n13 24253637 48\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:12X49\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n48X (0.6)\n48X (0.24)\n44X (0.5)\n(6.8)(6.8)16X ( 1.13)\n(1.33)\nTYP(0.665 TYP)\n(R0.05) TYP(1.33) TYP\n(0.665)\nTYPVQFN - 1 mm max height RGZ0048D\nPLASTIC QUAD FLATPACK - NO LEAD\n4219046/B   11/2019\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SYMMMETALTYP\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 49\n66% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:15XSYMM1\n12\n13 24253637 48\n49\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: ADS4149IRGZT

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Analog Supply Voltage (AVDD): 1.7V to 1.9V (typical 1.8V)
  - Digital Supply Voltage (DRVDD): 1.7V to 1.9V (typical 1.8V)

- **Current Ratings:**
  - Analog Supply Current: 113 mA (typical at 250 MSPS)
  - Digital Supply Current: 72 mA (typical at 250 MSPS)

- **Power Consumption:**
  - Total Power Consumption: 265 mW at 250 MSPS

- **Operating Temperature Range:**
  - -40°C to +85°C

- **Package Type:**
  - QFN-48 (7mm x 7mm)

- **Special Features:**
  - 14-bit resolution with a maximum sample rate of 250 MSPS.
  - Supports both DDR LVDS and parallel CMOS output interfaces.
  - Programmable gain up to 6 dB for SNR/SFDR trade-off.
  - DC offset correction feature.
  - Dynamic power scaling with sample rate.
  - Low input clock amplitude support down to 200 mV PP.
  - Moisture Sensitive Level: MSL3 (JEDEC J-STD-020E).

**Description:**
The ADS4149 is a high-performance, ultralow-power 14-bit analog-to-digital converter (ADC) designed for applications requiring high-speed data acquisition. It features a maximum sampling rate of 250 MSPS and is optimized for low power consumption, making it suitable for battery-operated devices and applications where power efficiency is critical. The device utilizes a differential input architecture, which enhances noise immunity and allows for high-frequency operation.

**Typical Applications:**
The ADS4149 is commonly used in:
- Multi-carrier, widebandwidth communications systems.
- Medical imaging systems.
- High-speed data acquisition systems.
- Software-defined radios (SDRs).
- Instrumentation and measurement applications.
- Any application requiring high-speed, high-resolution data conversion.

This ADC is particularly beneficial in scenarios where both speed and power efficiency are paramount, such as in portable or remote sensing devices.