# GPro Lexington RISC-V CPU

The GPro Lexington CPU is the first generation of RISC-V processors designed by [Gerber Prototyping](https://g-proto.com)

## Features

- RV32I instruction set
- Machine-mode only
- Harvard architecture
- Single cycle execution
- Machine timer with interrupt support
- 2 General purpose timer with interrupt support
- 32 GPIO
- 2 external interrupt pins
- UART interface with interrupt support

The microarchitecture design is documented in [docs/Lexington.md](./docs/Lexington.md).


<br><br>

## Progress

### Documentation

- [x] ROM
- [x] RAM
- [x] Register File
- [x] PC
- [x] Fetch Unit
- [x] Decode Unit
- [x] ALU
- [x] Load/Store Unit (LSU)
- [x] CSR
- [x] Data Bus (DBus)
- [x] Trap Unit

### Implementation

- [x] ROM
- [x] RAM
- [x] Register File
- [ ] PC
- [x] Fetch Unit
- [x] Decode Unit
- [ ] ALU
- [ ] Load/Store Unit (LSU)
- [ ] CSR
- [ ] Data Bus (DBus)
- [ ] Trap Unit

### Testing

- [ ] ROM
- [ ] RAM
- [x] Register File
- [ ] PC
- [x] Fetch Unit
- [ ] Decode Unit
- [ ] ALU
- [ ] Load/Store Unit (LSU)
- [ ] CSR
- [ ] Data Bus (DBus)
- [ ] Trap Unit
