
stm32-maze-solver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ca00  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  0800cb90  0800cb90  0000db90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cc14  0800cc14  0000e098  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800cc14  0800cc14  0000dc14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cc1c  0800cc1c  0000e098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cc1c  0800cc1c  0000dc1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cc20  0800cc20  0000dc20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000098  20000000  0800cc24  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e098  2**0
                  CONTENTS
 10 .bss          00000d5c  20000098  20000098  0000e098  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000df4  20000df4  0000e098  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ef2e  00000000  00000000  0000e0c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000497e  00000000  00000000  0002cff6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a10  00000000  00000000  00031978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001439  00000000  00000000  00033388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000273af  00000000  00000000  000347c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002250d  00000000  00000000  0005bb70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e1fe5  00000000  00000000  0007e07d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00160062  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007348  00000000  00000000  001600a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  001673f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000098 	.word	0x20000098
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cb78 	.word	0x0800cb78

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000009c 	.word	0x2000009c
 80001cc:	0800cb78 	.word	0x0800cb78

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <antirebote>:
/**
 * @brief Función genérica de antirebote para cualquier pin GPIO
 * @ingroup ANTIREBOTE
 */
bool antirebote(GPIO_TypeDef *puerto, uint16_t pin)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	460b      	mov	r3, r1
 80005b6:	807b      	strh	r3, [r7, #2]
        ultimas_lecturas[16]; // Para hasta 16 pines distintos uso un array, god
    static uint8_t inicializado[16] = {
        0}; // se inicializan en cero solo la 1era vez que llamas la funcion

    // Calcular el índice del pin a partir de la máscara (posición del bit)
    uint8_t index = 0;
 80005b8:	2300      	movs	r3, #0
 80005ba:	73fb      	strb	r3, [r7, #15]
    uint16_t mask = pin;
 80005bc:	887b      	ldrh	r3, [r7, #2]
 80005be:	81bb      	strh	r3, [r7, #12]
    while (mask > 1)
 80005c0:	e005      	b.n	80005ce <antirebote+0x22>
    {
        mask >>= 1; // Desplazar a la derecha el bit
 80005c2:	89bb      	ldrh	r3, [r7, #12]
 80005c4:	085b      	lsrs	r3, r3, #1
 80005c6:	81bb      	strh	r3, [r7, #12]
        index++;    // Contar cuántos desplazamientos hicimos
 80005c8:	7bfb      	ldrb	r3, [r7, #15]
 80005ca:	3301      	adds	r3, #1
 80005cc:	73fb      	strb	r3, [r7, #15]
    while (mask > 1)
 80005ce:	89bb      	ldrh	r3, [r7, #12]
 80005d0:	2b01      	cmp	r3, #1
 80005d2:	d8f6      	bhi.n	80005c2 <antirebote+0x16>
    }

    GPIO_PinState lectura1, lectura2;
    bool pulsado = false;
 80005d4:	2300      	movs	r3, #0
 80005d6:	72fb      	strb	r3, [r7, #11]

    // Leer el estado actual del pin
    lectura1 =
        HAL_GPIO_ReadPin(puerto, pin); //  xq puerto es el puntero al pueertooo
 80005d8:	887b      	ldrh	r3, [r7, #2]
 80005da:	4619      	mov	r1, r3
 80005dc:	6878      	ldr	r0, [r7, #4]
 80005de:	f003 fa31 	bl	8003a44 <HAL_GPIO_ReadPin>
 80005e2:	4603      	mov	r3, r0
 80005e4:	72bb      	strb	r3, [r7, #10]

    // Si no se había inicializado antes, guardar lectura inicial y salir
    if (!inicializado[index])
 80005e6:	7bfb      	ldrb	r3, [r7, #15]
 80005e8:	4a17      	ldr	r2, [pc, #92]	@ (8000648 <antirebote+0x9c>)
 80005ea:	5cd3      	ldrb	r3, [r2, r3]
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d109      	bne.n	8000604 <antirebote+0x58>
    { // se ejecuta solo la primera vez que se llama a
      // la función para ese pin.
        ultimas_lecturas[index] = lectura1;
 80005f0:	7bfb      	ldrb	r3, [r7, #15]
 80005f2:	4916      	ldr	r1, [pc, #88]	@ (800064c <antirebote+0xa0>)
 80005f4:	7aba      	ldrb	r2, [r7, #10]
 80005f6:	54ca      	strb	r2, [r1, r3]
        inicializado[index] = 1;
 80005f8:	7bfb      	ldrb	r3, [r7, #15]
 80005fa:	4a13      	ldr	r2, [pc, #76]	@ (8000648 <antirebote+0x9c>)
 80005fc:	2101      	movs	r1, #1
 80005fe:	54d1      	strb	r1, [r2, r3]
        return false;
 8000600:	2300      	movs	r3, #0
 8000602:	e01d      	b.n	8000640 <antirebote+0x94>
    }

    // Si detectamos un cambio respecto a la última lectura válida
    if (lectura1 != ultimas_lecturas[index])
 8000604:	7bfb      	ldrb	r3, [r7, #15]
 8000606:	4a11      	ldr	r2, [pc, #68]	@ (800064c <antirebote+0xa0>)
 8000608:	5cd3      	ldrb	r3, [r2, r3]
 800060a:	7aba      	ldrb	r2, [r7, #10]
 800060c:	429a      	cmp	r2, r3
 800060e:	d016      	beq.n	800063e <antirebote+0x92>
    {
        HAL_Delay(TREBOTES); // Esperar para filtrar rebotes
 8000610:	2032      	movs	r0, #50	@ 0x32
 8000612:	f001 ff0f 	bl	8002434 <HAL_Delay>

        // Leer el pin otra vez para confirmar que la lectura es estable
        lectura2 = HAL_GPIO_ReadPin(puerto, pin);
 8000616:	887b      	ldrh	r3, [r7, #2]
 8000618:	4619      	mov	r1, r3
 800061a:	6878      	ldr	r0, [r7, #4]
 800061c:	f003 fa12 	bl	8003a44 <HAL_GPIO_ReadPin>
 8000620:	4603      	mov	r3, r0
 8000622:	727b      	strb	r3, [r7, #9]

        // Si la segunda lectura coincide con la primera, es válida
        if (lectura1 == lectura2)
 8000624:	7aba      	ldrb	r2, [r7, #10]
 8000626:	7a7b      	ldrb	r3, [r7, #9]
 8000628:	429a      	cmp	r2, r3
 800062a:	d108      	bne.n	800063e <antirebote+0x92>
        {
            ultimas_lecturas[index] = lectura2; // Guardar lectura válida
 800062c:	7bfb      	ldrb	r3, [r7, #15]
 800062e:	4907      	ldr	r1, [pc, #28]	@ (800064c <antirebote+0xa0>)
 8000630:	7a7a      	ldrb	r2, [r7, #9]
 8000632:	54ca      	strb	r2, [r1, r3]

            // Detectar si el botón fue presionado (activo en bajo)
            if (lectura2 == GPIO_PIN_RESET)
 8000634:	7a7b      	ldrb	r3, [r7, #9]
 8000636:	2b00      	cmp	r3, #0
 8000638:	d101      	bne.n	800063e <antirebote+0x92>
            {
                pulsado = true;
 800063a:	2301      	movs	r3, #1
 800063c:	72fb      	strb	r3, [r7, #11]
            }
        }
    }

    return pulsado;
 800063e:	7afb      	ldrb	r3, [r7, #11]
 8000640:	4618      	mov	r0, r3
 8000642:	3710      	adds	r7, #16
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	200000b4 	.word	0x200000b4
 800064c:	200000c4 	.word	0x200000c4

08000650 <HAL_ADC_ConvHalfCpltCallback>:
/** @defgroup ControlLinea_DMA_Callbacks Callbacks DMA del ADC
 * @brief Funciones callback para procesamiento en tiempo real de sensores
 * @{
 */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
    promediar_sensores(&dma_buffer[0]);
 8000658:	4803      	ldr	r0, [pc, #12]	@ (8000668 <HAL_ADC_ConvHalfCpltCallback+0x18>)
 800065a:	f000 f815 	bl	8000688 <promediar_sensores>
}
 800065e:	bf00      	nop
 8000660:	3708      	adds	r7, #8
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	20000334 	.word	0x20000334

0800066c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
    promediar_sensores(&dma_buffer[BUFFER_MINIMO]);
 8000674:	4803      	ldr	r0, [pc, #12]	@ (8000684 <HAL_ADC_ConvCpltCallback+0x18>)
 8000676:	f000 f807 	bl	8000688 <promediar_sensores>
}
 800067a:	bf00      	nop
 800067c:	3708      	adds	r7, #8
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	200003fc 	.word	0x200003fc

08000688 <promediar_sensores>:
 * - Actualiza variables globales sensor_der_avg y sensor_izq_avg
 *
 * @note Se ejecuta constantemente en DMA para actualización en tiempo real
 */
void promediar_sensores(uint16_t *buffer)
{
 8000688:	b480      	push	{r7}
 800068a:	b087      	sub	sp, #28
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
    uint32_t izq_sum = 0, der_sum = 0;
 8000690:	2300      	movs	r3, #0
 8000692:	617b      	str	r3, [r7, #20]
 8000694:	2300      	movs	r3, #0
 8000696:	613b      	str	r3, [r7, #16]

    // Canal 8 (derecho), Canal 9 (izquierdo)
    for (int i = 0; i < MUESTRAS; ++i)
 8000698:	2300      	movs	r3, #0
 800069a:	60fb      	str	r3, [r7, #12]
 800069c:	e012      	b.n	80006c4 <promediar_sensores+0x3c>
    {
        der_sum += buffer[0]; // Canal 8 (PB0)
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	881b      	ldrh	r3, [r3, #0]
 80006a2:	461a      	mov	r2, r3
 80006a4:	693b      	ldr	r3, [r7, #16]
 80006a6:	4413      	add	r3, r2
 80006a8:	613b      	str	r3, [r7, #16]
        izq_sum += buffer[1]; // Canal 9 (PB1)
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	3302      	adds	r3, #2
 80006ae:	881b      	ldrh	r3, [r3, #0]
 80006b0:	461a      	mov	r2, r3
 80006b2:	697b      	ldr	r3, [r7, #20]
 80006b4:	4413      	add	r3, r2
 80006b6:	617b      	str	r3, [r7, #20]
        buffer += 2;          // Avanza 2 posiciones
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	3304      	adds	r3, #4
 80006bc:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < MUESTRAS; ++i)
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	3301      	adds	r3, #1
 80006c2:	60fb      	str	r3, [r7, #12]
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	2b13      	cmp	r3, #19
 80006c8:	dde9      	ble.n	800069e <promediar_sensores+0x16>
    }

    sensor_der_avg = der_sum / MUESTRAS;
 80006ca:	693b      	ldr	r3, [r7, #16]
 80006cc:	4a0a      	ldr	r2, [pc, #40]	@ (80006f8 <promediar_sensores+0x70>)
 80006ce:	fba2 2303 	umull	r2, r3, r2, r3
 80006d2:	091b      	lsrs	r3, r3, #4
 80006d4:	b29a      	uxth	r2, r3
 80006d6:	4b09      	ldr	r3, [pc, #36]	@ (80006fc <promediar_sensores+0x74>)
 80006d8:	801a      	strh	r2, [r3, #0]
    sensor_izq_avg = izq_sum / MUESTRAS;
 80006da:	697b      	ldr	r3, [r7, #20]
 80006dc:	4a06      	ldr	r2, [pc, #24]	@ (80006f8 <promediar_sensores+0x70>)
 80006de:	fba2 2303 	umull	r2, r3, r2, r3
 80006e2:	091b      	lsrs	r3, r3, #4
 80006e4:	b29a      	uxth	r2, r3
 80006e6:	4b06      	ldr	r3, [pc, #24]	@ (8000700 <promediar_sensores+0x78>)
 80006e8:	801a      	strh	r2, [r3, #0]
}
 80006ea:	bf00      	nop
 80006ec:	371c      	adds	r7, #28
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	cccccccd 	.word	0xcccccccd
 80006fc:	200000d6 	.word	0x200000d6
 8000700:	200000d4 	.word	0x200000d4

08000704 <auto_calibracion>:
 *
 * @warning Requiere intervención manual para posicionar el robot
 * @note Los umbrales se calculan dinámicamente según las condiciones del entorno
 */
void auto_calibracion(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
    HAL_Delay(1000);
 8000708:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800070c:	f001 fe92 	bl	8002434 <HAL_Delay>

    // Medición 1: CERCA DE PARED DERECHA
    HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET); // Naranja
 8000710:	2201      	movs	r2, #1
 8000712:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000716:	4835      	ldr	r0, [pc, #212]	@ (80007ec <auto_calibracion+0xe8>)
 8000718:	f003 f9ac 	bl	8003a74 <HAL_GPIO_WritePin>
    HAL_Delay(3000);                                         // Tiempo para posicionar cerca de pared derecha
 800071c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000720:	f001 fe88 	bl	8002434 <HAL_Delay>

    der_cerca = sensor_der_avg;
 8000724:	4b32      	ldr	r3, [pc, #200]	@ (80007f0 <auto_calibracion+0xec>)
 8000726:	881a      	ldrh	r2, [r3, #0]
 8000728:	4b32      	ldr	r3, [pc, #200]	@ (80007f4 <auto_calibracion+0xf0>)
 800072a:	801a      	strh	r2, [r3, #0]

    // Medición 2: CERCA DE PARED IZQUIERDA
    HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 800072c:	2200      	movs	r2, #0
 800072e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000732:	482e      	ldr	r0, [pc, #184]	@ (80007ec <auto_calibracion+0xe8>)
 8000734:	f003 f99e 	bl	8003a74 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_SET); // Rojo
 8000738:	2201      	movs	r2, #1
 800073a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800073e:	482b      	ldr	r0, [pc, #172]	@ (80007ec <auto_calibracion+0xe8>)
 8000740:	f003 f998 	bl	8003a74 <HAL_GPIO_WritePin>
    HAL_Delay(3000);                                         // Tiempo para posicionar cerca de pared izquierda
 8000744:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000748:	f001 fe74 	bl	8002434 <HAL_Delay>

    izq_cerca = sensor_izq_avg;
 800074c:	4b2a      	ldr	r3, [pc, #168]	@ (80007f8 <auto_calibracion+0xf4>)
 800074e:	881a      	ldrh	r2, [r3, #0]
 8000750:	4b2a      	ldr	r3, [pc, #168]	@ (80007fc <auto_calibracion+0xf8>)
 8000752:	801a      	strh	r2, [r3, #0]

    // Medición 3: CENTRADO EN PASILLO
    HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_RESET);
 8000754:	2200      	movs	r2, #0
 8000756:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800075a:	4824      	ldr	r0, [pc, #144]	@ (80007ec <auto_calibracion+0xe8>)
 800075c:	f003 f98a 	bl	8003a74 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, GPIO_PIN_SET); // Azul
 8000760:	2201      	movs	r2, #1
 8000762:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000766:	4821      	ldr	r0, [pc, #132]	@ (80007ec <auto_calibracion+0xe8>)
 8000768:	f003 f984 	bl	8003a74 <HAL_GPIO_WritePin>
    HAL_Delay(3000);                                         // Tiempo para centrar
 800076c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000770:	f001 fe60 	bl	8002434 <HAL_Delay>

    izq_lejos = sensor_izq_avg;
 8000774:	4b20      	ldr	r3, [pc, #128]	@ (80007f8 <auto_calibracion+0xf4>)
 8000776:	881a      	ldrh	r2, [r3, #0]
 8000778:	4b21      	ldr	r3, [pc, #132]	@ (8000800 <auto_calibracion+0xfc>)
 800077a:	801a      	strh	r2, [r3, #0]
    der_lejos = sensor_der_avg;
 800077c:	4b1c      	ldr	r3, [pc, #112]	@ (80007f0 <auto_calibracion+0xec>)
 800077e:	881a      	ldrh	r2, [r3, #0]
 8000780:	4b20      	ldr	r3, [pc, #128]	@ (8000804 <auto_calibracion+0x100>)
 8000782:	801a      	strh	r2, [r3, #0]

    // Calcular valores medios
    izq_centrado = (izq_cerca + izq_lejos) / 2;
 8000784:	4b1d      	ldr	r3, [pc, #116]	@ (80007fc <auto_calibracion+0xf8>)
 8000786:	881b      	ldrh	r3, [r3, #0]
 8000788:	461a      	mov	r2, r3
 800078a:	4b1d      	ldr	r3, [pc, #116]	@ (8000800 <auto_calibracion+0xfc>)
 800078c:	881b      	ldrh	r3, [r3, #0]
 800078e:	4413      	add	r3, r2
 8000790:	0fda      	lsrs	r2, r3, #31
 8000792:	4413      	add	r3, r2
 8000794:	105b      	asrs	r3, r3, #1
 8000796:	b29a      	uxth	r2, r3
 8000798:	4b1b      	ldr	r3, [pc, #108]	@ (8000808 <auto_calibracion+0x104>)
 800079a:	801a      	strh	r2, [r3, #0]
    der_centrado = (der_cerca + der_lejos) / 2;
 800079c:	4b15      	ldr	r3, [pc, #84]	@ (80007f4 <auto_calibracion+0xf0>)
 800079e:	881b      	ldrh	r3, [r3, #0]
 80007a0:	461a      	mov	r2, r3
 80007a2:	4b18      	ldr	r3, [pc, #96]	@ (8000804 <auto_calibracion+0x100>)
 80007a4:	881b      	ldrh	r3, [r3, #0]
 80007a6:	4413      	add	r3, r2
 80007a8:	0fda      	lsrs	r2, r3, #31
 80007aa:	4413      	add	r3, r2
 80007ac:	105b      	asrs	r3, r3, #1
 80007ae:	b29a      	uxth	r2, r3
 80007b0:	4b16      	ldr	r3, [pc, #88]	@ (800080c <auto_calibracion+0x108>)
 80007b2:	801a      	strh	r2, [r3, #0]

    // Calibración completa
    HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, GPIO_PIN_RESET);
 80007b4:	2200      	movs	r2, #0
 80007b6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80007ba:	480c      	ldr	r0, [pc, #48]	@ (80007ec <auto_calibracion+0xe8>)
 80007bc:	f003 f95a 	bl	8003a74 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET); // Verde
 80007c0:	2201      	movs	r2, #1
 80007c2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007c6:	4809      	ldr	r0, [pc, #36]	@ (80007ec <auto_calibracion+0xe8>)
 80007c8:	f003 f954 	bl	8003a74 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 80007cc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007d0:	f001 fe30 	bl	8002434 <HAL_Delay>
    HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80007d4:	2200      	movs	r2, #0
 80007d6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007da:	4804      	ldr	r0, [pc, #16]	@ (80007ec <auto_calibracion+0xe8>)
 80007dc:	f003 f94a 	bl	8003a74 <HAL_GPIO_WritePin>

    calibrado = true;
 80007e0:	4b0b      	ldr	r3, [pc, #44]	@ (8000810 <auto_calibracion+0x10c>)
 80007e2:	2201      	movs	r2, #1
 80007e4:	701a      	strb	r2, [r3, #0]
}
 80007e6:	bf00      	nop
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	40020c00 	.word	0x40020c00
 80007f0:	200000d6 	.word	0x200000d6
 80007f4:	20000006 	.word	0x20000006
 80007f8:	200000d4 	.word	0x200000d4
 80007fc:	20000000 	.word	0x20000000
 8000800:	20000002 	.word	0x20000002
 8000804:	20000008 	.word	0x20000008
 8000808:	20000004 	.word	0x20000004
 800080c:	2000000a 	.word	0x2000000a
 8000810:	200000d8 	.word	0x200000d8

08000814 <controlar_linea_recta>:
 * @note Utiliza umbrales dinámicos calculados en calibración
 * @note Margen de seguridad de 200 unidades sobre valores de calibración
 * @warning No opera sin calibración previa (calibrado = false)
 */
void controlar_linea_recta(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
    if (!calibrado)
 800081a:	4b1a      	ldr	r3, [pc, #104]	@ (8000884 <controlar_linea_recta+0x70>)
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	f083 0301 	eor.w	r3, r3, #1
 8000822:	b2db      	uxtb	r3, r3
 8000824:	2b00      	cmp	r3, #0
 8000826:	d128      	bne.n	800087a <controlar_linea_recta+0x66>
        return;

    // Determinar posición relativa
    bool muy_cerca_izq = (sensor_izq_avg < izq_cerca + 100);
 8000828:	4b17      	ldr	r3, [pc, #92]	@ (8000888 <controlar_linea_recta+0x74>)
 800082a:	881b      	ldrh	r3, [r3, #0]
 800082c:	3363      	adds	r3, #99	@ 0x63
 800082e:	4a17      	ldr	r2, [pc, #92]	@ (800088c <controlar_linea_recta+0x78>)
 8000830:	8812      	ldrh	r2, [r2, #0]
 8000832:	4293      	cmp	r3, r2
 8000834:	bfac      	ite	ge
 8000836:	2301      	movge	r3, #1
 8000838:	2300      	movlt	r3, #0
 800083a:	71fb      	strb	r3, [r7, #7]
    bool muy_cerca_der = (sensor_der_avg < der_cerca + 100);
 800083c:	4b14      	ldr	r3, [pc, #80]	@ (8000890 <controlar_linea_recta+0x7c>)
 800083e:	881b      	ldrh	r3, [r3, #0]
 8000840:	3363      	adds	r3, #99	@ 0x63
 8000842:	4a14      	ldr	r2, [pc, #80]	@ (8000894 <controlar_linea_recta+0x80>)
 8000844:	8812      	ldrh	r2, [r2, #0]
 8000846:	4293      	cmp	r3, r2
 8000848:	bfac      	ite	ge
 800084a:	2301      	movge	r3, #1
 800084c:	2300      	movlt	r3, #0
 800084e:	71bb      	strb	r3, [r7, #6]

    if (muy_cerca_izq)
 8000850:	79fb      	ldrb	r3, [r7, #7]
 8000852:	2b00      	cmp	r3, #0
 8000854:	d002      	beq.n	800085c <controlar_linea_recta+0x48>
    {
        correccion_derecha(); // Alejarse de pared izquierda
 8000856:	f000 f9c7 	bl	8000be8 <correccion_derecha>
 800085a:	e00f      	b.n	800087c <controlar_linea_recta+0x68>
    }
    else if (muy_cerca_der)
 800085c:	79bb      	ldrb	r3, [r7, #6]
 800085e:	2b00      	cmp	r3, #0
 8000860:	d002      	beq.n	8000868 <controlar_linea_recta+0x54>
    {
        correccion_izquierda(); // Alejarse de pared derecha
 8000862:	f000 f993 	bl	8000b8c <correccion_izquierda>
 8000866:	e009      	b.n	800087c <controlar_linea_recta+0x68>
    }
    else if (muy_cerca_izq)
 8000868:	79fb      	ldrb	r3, [r7, #7]
 800086a:	2b00      	cmp	r3, #0
 800086c:	d002      	beq.n	8000874 <controlar_linea_recta+0x60>
    {
        correccion_derecha(); // Alejarse de pared izquierda
 800086e:	f000 f9bb 	bl	8000be8 <correccion_derecha>
 8000872:	e003      	b.n	800087c <controlar_linea_recta+0x68>
    }
    else
    {
        avanza(); // Ir recto si está centrado
 8000874:	f000 f8bc 	bl	80009f0 <avanza>
 8000878:	e000      	b.n	800087c <controlar_linea_recta+0x68>
        return;
 800087a:	bf00      	nop
    }
}
 800087c:	3708      	adds	r7, #8
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	200000d8 	.word	0x200000d8
 8000888:	20000000 	.word	0x20000000
 800088c:	200000d4 	.word	0x200000d4
 8000890:	20000006 	.word	0x20000006
 8000894:	200000d6 	.word	0x200000d6

08000898 <activar_modo_sprint>:
 * @brief Activa el modo sprint de alta velocidad
 * @details Cambia las velocidades de avance a valores de sprint (90% vs 70%)
 * @note Se llama cuando se presiona el botón "I AM SPEED"
 */
void activar_modo_sprint(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
    velocidad_actual_izq = VELOCIDAD_SPRINT_IZQ;
 800089c:	4b06      	ldr	r3, [pc, #24]	@ (80008b8 <activar_modo_sprint+0x20>)
 800089e:	f44f 7261 	mov.w	r2, #900	@ 0x384
 80008a2:	801a      	strh	r2, [r3, #0]
    velocidad_actual_der = VELOCIDAD_SPRINT_DER;
 80008a4:	4b05      	ldr	r3, [pc, #20]	@ (80008bc <activar_modo_sprint+0x24>)
 80008a6:	f44f 7261 	mov.w	r2, #900	@ 0x384
 80008aa:	801a      	strh	r2, [r3, #0]
}
 80008ac:	bf00      	nop
 80008ae:	46bd      	mov	sp, r7
 80008b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b4:	4770      	bx	lr
 80008b6:	bf00      	nop
 80008b8:	2000000c 	.word	0x2000000c
 80008bc:	2000000e 	.word	0x2000000e

080008c0 <control_motor_init>:

/**
 * @brief Inicializa el control de motores
 */
void control_motor_init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
    // Iniciar PWM en ambos canales
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); // Motor izquierdo (PC8)
 80008c4:	2108      	movs	r1, #8
 80008c6:	4805      	ldr	r0, [pc, #20]	@ (80008dc <control_motor_init+0x1c>)
 80008c8:	f006 f948 	bl	8006b5c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4); // Motor derecho (PC9)
 80008cc:	210c      	movs	r1, #12
 80008ce:	4803      	ldr	r0, [pc, #12]	@ (80008dc <control_motor_init+0x1c>)
 80008d0:	f006 f944 	bl	8006b5c <HAL_TIM_PWM_Start>

    // comienza yendo para adelante
    avanza();
 80008d4:	f000 f88c 	bl	80009f0 <avanza>
}
 80008d8:	bf00      	nop
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	200002a0 	.word	0x200002a0

080008e0 <set_motor_izq>:
 * @brief Configura motor izquierdo
 * @param estado: MOTOR_AVANCE, MOTOR_RETROCESO o MOTOR_FRENADO
 * @param pwm: Valor PWM (0-1000)
 */
void set_motor_izq(motor_estado_t estado, uint16_t pwm)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b082      	sub	sp, #8
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	4603      	mov	r3, r0
 80008e8:	460a      	mov	r2, r1
 80008ea:	71fb      	strb	r3, [r7, #7]
 80008ec:	4613      	mov	r3, r2
 80008ee:	80bb      	strh	r3, [r7, #4]
    switch (estado)
 80008f0:	79fb      	ldrb	r3, [r7, #7]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d002      	beq.n	80008fc <set_motor_izq+0x1c>
 80008f6:	2b01      	cmp	r3, #1
 80008f8:	d00d      	beq.n	8000916 <set_motor_izq+0x36>
 80008fa:	e019      	b.n	8000930 <set_motor_izq+0x50>
    {
    case MOTOR_AVANCE:
        HAL_GPIO_WritePin(MI0_GPIO_Port, MI0_Pin, GPIO_PIN_SET);   // MI0 = 1
 80008fc:	2201      	movs	r2, #1
 80008fe:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000902:	4817      	ldr	r0, [pc, #92]	@ (8000960 <set_motor_izq+0x80>)
 8000904:	f003 f8b6 	bl	8003a74 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MI1_GPIO_Port, MI1_Pin, GPIO_PIN_RESET); // MI1 = 0
 8000908:	2200      	movs	r2, #0
 800090a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800090e:	4814      	ldr	r0, [pc, #80]	@ (8000960 <set_motor_izq+0x80>)
 8000910:	f003 f8b0 	bl	8003a74 <HAL_GPIO_WritePin>
        break;
 8000914:	e01b      	b.n	800094e <set_motor_izq+0x6e>

    case MOTOR_RETROCESO:
        HAL_GPIO_WritePin(MI0_GPIO_Port, MI0_Pin, GPIO_PIN_RESET); // MI0 = 0
 8000916:	2200      	movs	r2, #0
 8000918:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800091c:	4810      	ldr	r0, [pc, #64]	@ (8000960 <set_motor_izq+0x80>)
 800091e:	f003 f8a9 	bl	8003a74 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MI1_GPIO_Port, MI1_Pin, GPIO_PIN_SET);   // MI1 = 1
 8000922:	2201      	movs	r2, #1
 8000924:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000928:	480d      	ldr	r0, [pc, #52]	@ (8000960 <set_motor_izq+0x80>)
 800092a:	f003 f8a3 	bl	8003a74 <HAL_GPIO_WritePin>
        break;
 800092e:	e00e      	b.n	800094e <set_motor_izq+0x6e>

    case MOTOR_FRENADO:
    default:
        HAL_GPIO_WritePin(MI0_GPIO_Port, MI0_Pin, GPIO_PIN_RESET); // MI0 = 0
 8000930:	2200      	movs	r2, #0
 8000932:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000936:	480a      	ldr	r0, [pc, #40]	@ (8000960 <set_motor_izq+0x80>)
 8000938:	f003 f89c 	bl	8003a74 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MI1_GPIO_Port, MI1_Pin, GPIO_PIN_RESET); // MI1 = 0
 800093c:	2200      	movs	r2, #0
 800093e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000942:	4807      	ldr	r0, [pc, #28]	@ (8000960 <set_motor_izq+0x80>)
 8000944:	f003 f896 	bl	8003a74 <HAL_GPIO_WritePin>
        pwm = 0;                                                   // Forzar PWM a 0 en frenado
 8000948:	2300      	movs	r3, #0
 800094a:	80bb      	strh	r3, [r7, #4]
        break;
 800094c:	bf00      	nop
    }

    // Establecer PWM, aca le definimos la velocidad
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, pwm);
 800094e:	4b05      	ldr	r3, [pc, #20]	@ (8000964 <set_motor_izq+0x84>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	88ba      	ldrh	r2, [r7, #4]
 8000954:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8000956:	bf00      	nop
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	40020400 	.word	0x40020400
 8000964:	200002a0 	.word	0x200002a0

08000968 <set_motor_der>:
 * @brief Configura motor derecho
 * @param estado: MOTOR_AVANCE, MOTOR_RETROCESO o MOTOR_FRENADO
 * @param pwm: Valor PWM (0-1000)
 */
void set_motor_der(motor_estado_t estado, uint16_t pwm)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0
 800096e:	4603      	mov	r3, r0
 8000970:	460a      	mov	r2, r1
 8000972:	71fb      	strb	r3, [r7, #7]
 8000974:	4613      	mov	r3, r2
 8000976:	80bb      	strh	r3, [r7, #4]
    switch (estado)
 8000978:	79fb      	ldrb	r3, [r7, #7]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d002      	beq.n	8000984 <set_motor_der+0x1c>
 800097e:	2b01      	cmp	r3, #1
 8000980:	d00d      	beq.n	800099e <set_motor_der+0x36>
 8000982:	e019      	b.n	80009b8 <set_motor_der+0x50>
    {
    case MOTOR_AVANCE:
        HAL_GPIO_WritePin(MD0_GPIO_Port, MD0_Pin, GPIO_PIN_SET);   // MD0 = 1
 8000984:	2201      	movs	r2, #1
 8000986:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800098a:	4817      	ldr	r0, [pc, #92]	@ (80009e8 <set_motor_der+0x80>)
 800098c:	f003 f872 	bl	8003a74 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MD1_GPIO_Port, MD1_Pin, GPIO_PIN_RESET); // MD1 = 0
 8000990:	2200      	movs	r2, #0
 8000992:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000996:	4814      	ldr	r0, [pc, #80]	@ (80009e8 <set_motor_der+0x80>)
 8000998:	f003 f86c 	bl	8003a74 <HAL_GPIO_WritePin>
        break;
 800099c:	e01b      	b.n	80009d6 <set_motor_der+0x6e>

    case MOTOR_RETROCESO:
        HAL_GPIO_WritePin(MD0_GPIO_Port, MD0_Pin, GPIO_PIN_RESET); // MD0 = 0
 800099e:	2200      	movs	r2, #0
 80009a0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009a4:	4810      	ldr	r0, [pc, #64]	@ (80009e8 <set_motor_der+0x80>)
 80009a6:	f003 f865 	bl	8003a74 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MD1_GPIO_Port, MD1_Pin, GPIO_PIN_SET);   // MD1 = 1
 80009aa:	2201      	movs	r2, #1
 80009ac:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009b0:	480d      	ldr	r0, [pc, #52]	@ (80009e8 <set_motor_der+0x80>)
 80009b2:	f003 f85f 	bl	8003a74 <HAL_GPIO_WritePin>
        break;
 80009b6:	e00e      	b.n	80009d6 <set_motor_der+0x6e>

    case MOTOR_FRENADO:
    default:
        HAL_GPIO_WritePin(MD0_GPIO_Port, MD0_Pin, GPIO_PIN_RESET); // MD0 = 0
 80009b8:	2200      	movs	r2, #0
 80009ba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009be:	480a      	ldr	r0, [pc, #40]	@ (80009e8 <set_motor_der+0x80>)
 80009c0:	f003 f858 	bl	8003a74 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MD1_GPIO_Port, MD1_Pin, GPIO_PIN_RESET); // MD1 = 0
 80009c4:	2200      	movs	r2, #0
 80009c6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009ca:	4807      	ldr	r0, [pc, #28]	@ (80009e8 <set_motor_der+0x80>)
 80009cc:	f003 f852 	bl	8003a74 <HAL_GPIO_WritePin>
        pwm = 0;                                                   // Forzar PWM a 0 en frenado
 80009d0:	2300      	movs	r3, #0
 80009d2:	80bb      	strh	r3, [r7, #4]
        break;
 80009d4:	bf00      	nop
    }

    // Establecer VELOCIDAD
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, pwm);
 80009d6:	4b05      	ldr	r3, [pc, #20]	@ (80009ec <set_motor_der+0x84>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	88ba      	ldrh	r2, [r7, #4]
 80009dc:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80009de:	bf00      	nop
 80009e0:	3708      	adds	r7, #8
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	40020400 	.word	0x40020400
 80009ec:	200002a0 	.word	0x200002a0

080009f0 <avanza>:

/**
 * @brief Avanza con ambos motores
 */
void avanza(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
    set_motor_izq(MOTOR_AVANCE, velocidad_actual_izq);
 80009f4:	4b06      	ldr	r3, [pc, #24]	@ (8000a10 <avanza+0x20>)
 80009f6:	881b      	ldrh	r3, [r3, #0]
 80009f8:	4619      	mov	r1, r3
 80009fa:	2000      	movs	r0, #0
 80009fc:	f7ff ff70 	bl	80008e0 <set_motor_izq>
    set_motor_der(MOTOR_AVANCE, velocidad_actual_der);
 8000a00:	4b04      	ldr	r3, [pc, #16]	@ (8000a14 <avanza+0x24>)
 8000a02:	881b      	ldrh	r3, [r3, #0]
 8000a04:	4619      	mov	r1, r3
 8000a06:	2000      	movs	r0, #0
 8000a08:	f7ff ffae 	bl	8000968 <set_motor_der>
}
 8000a0c:	bf00      	nop
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	2000000c 	.word	0x2000000c
 8000a14:	2000000e 	.word	0x2000000e

08000a18 <gira90izq>:
/**
 * @brief Gira 90 grados a la izquierda y luego continúa avanzando
 * Motor izq retrocede, motor der avanza
 */
brujula gira90izq(brujula sentido)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	4603      	mov	r3, r0
 8000a20:	71fb      	strb	r3, [r7, #7]
    set_motor_izq(MOTOR_RETROCESO, velocidad_giro_actual_izq);
 8000a22:	4b18      	ldr	r3, [pc, #96]	@ (8000a84 <gira90izq+0x6c>)
 8000a24:	881b      	ldrh	r3, [r3, #0]
 8000a26:	4619      	mov	r1, r3
 8000a28:	2001      	movs	r0, #1
 8000a2a:	f7ff ff59 	bl	80008e0 <set_motor_izq>
    set_motor_der(MOTOR_AVANCE, velocidad_giro_actual_der);
 8000a2e:	4b16      	ldr	r3, [pc, #88]	@ (8000a88 <gira90izq+0x70>)
 8000a30:	881b      	ldrh	r3, [r3, #0]
 8000a32:	4619      	mov	r1, r3
 8000a34:	2000      	movs	r0, #0
 8000a36:	f7ff ff97 	bl	8000968 <set_motor_der>

    HAL_Delay(TIEMPO_GIRO_90_IZQ);
 8000a3a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a3e:	f001 fcf9 	bl	8002434 <HAL_Delay>
    switch (sentido)
 8000a42:	79fb      	ldrb	r3, [r7, #7]
 8000a44:	2b03      	cmp	r3, #3
 8000a46:	d817      	bhi.n	8000a78 <gira90izq+0x60>
 8000a48:	a201      	add	r2, pc, #4	@ (adr r2, 8000a50 <gira90izq+0x38>)
 8000a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a4e:	bf00      	nop
 8000a50:	08000a61 	.word	0x08000a61
 8000a54:	08000a67 	.word	0x08000a67
 8000a58:	08000a6d 	.word	0x08000a6d
 8000a5c:	08000a73 	.word	0x08000a73
    {
    case norte:
        sentido = oeste;
 8000a60:	2303      	movs	r3, #3
 8000a62:	71fb      	strb	r3, [r7, #7]
        break;
 8000a64:	e008      	b.n	8000a78 <gira90izq+0x60>

    case este:
        sentido = norte;
 8000a66:	2300      	movs	r3, #0
 8000a68:	71fb      	strb	r3, [r7, #7]
        break;
 8000a6a:	e005      	b.n	8000a78 <gira90izq+0x60>

    case sur:
        sentido = este;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	71fb      	strb	r3, [r7, #7]
        break;
 8000a70:	e002      	b.n	8000a78 <gira90izq+0x60>

    case oeste:
        sentido = sur;
 8000a72:	2302      	movs	r3, #2
 8000a74:	71fb      	strb	r3, [r7, #7]
        break;
 8000a76:	bf00      	nop
    // Después del giro, continuar avanzando
    //avanza();

    // termina de girar y verifica que no halla un muro adelante

    return sentido;
 8000a78:	79fb      	ldrb	r3, [r7, #7]
}
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	3708      	adds	r7, #8
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	20000010 	.word	0x20000010
 8000a88:	20000012 	.word	0x20000012

08000a8c <gira90der>:
/**
 * @brief Gira 90 grados a la derecha y luego continúa avanzando
 * Motor der retrocede, motor izq avanza
 */
brujula gira90der(brujula sentido)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	4603      	mov	r3, r0
 8000a94:	71fb      	strb	r3, [r7, #7]
    set_motor_izq(MOTOR_AVANCE, velocidad_giro_actual_izq);
 8000a96:	4b18      	ldr	r3, [pc, #96]	@ (8000af8 <gira90der+0x6c>)
 8000a98:	881b      	ldrh	r3, [r3, #0]
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	2000      	movs	r0, #0
 8000a9e:	f7ff ff1f 	bl	80008e0 <set_motor_izq>
    set_motor_der(MOTOR_RETROCESO, velocidad_giro_actual_der);
 8000aa2:	4b16      	ldr	r3, [pc, #88]	@ (8000afc <gira90der+0x70>)
 8000aa4:	881b      	ldrh	r3, [r3, #0]
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	2001      	movs	r0, #1
 8000aaa:	f7ff ff5d 	bl	8000968 <set_motor_der>

    HAL_Delay(TIEMPO_GIRO_90_DER);
 8000aae:	f240 2026 	movw	r0, #550	@ 0x226
 8000ab2:	f001 fcbf 	bl	8002434 <HAL_Delay>
    switch (sentido)
 8000ab6:	79fb      	ldrb	r3, [r7, #7]
 8000ab8:	2b03      	cmp	r3, #3
 8000aba:	d817      	bhi.n	8000aec <gira90der+0x60>
 8000abc:	a201      	add	r2, pc, #4	@ (adr r2, 8000ac4 <gira90der+0x38>)
 8000abe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ac2:	bf00      	nop
 8000ac4:	08000ad5 	.word	0x08000ad5
 8000ac8:	08000adb 	.word	0x08000adb
 8000acc:	08000ae1 	.word	0x08000ae1
 8000ad0:	08000ae7 	.word	0x08000ae7
    {
    case norte:
        sentido = este;
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	71fb      	strb	r3, [r7, #7]
        break;
 8000ad8:	e008      	b.n	8000aec <gira90der+0x60>

    case este:
        sentido = sur;
 8000ada:	2302      	movs	r3, #2
 8000adc:	71fb      	strb	r3, [r7, #7]
        break;
 8000ade:	e005      	b.n	8000aec <gira90der+0x60>

    case sur:
        sentido = oeste;
 8000ae0:	2303      	movs	r3, #3
 8000ae2:	71fb      	strb	r3, [r7, #7]
        break;
 8000ae4:	e002      	b.n	8000aec <gira90der+0x60>

    case oeste:
        sentido = norte;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	71fb      	strb	r3, [r7, #7]
        break;
 8000aea:	bf00      	nop
    }

    // Después del giro, continuar avanzando
    //avanza();
    
    return sentido;
 8000aec:	79fb      	ldrb	r3, [r7, #7]
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	3708      	adds	r7, #8
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	20000010 	.word	0x20000010
 8000afc:	20000012 	.word	0x20000012

08000b00 <gira180>:
/**
 * @brief Gira 180 grados y luego continúa avanzando
 * Motor der retrocede, motor izq avanza
 */
brujula gira180(brujula sentido)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	4603      	mov	r3, r0
 8000b08:	71fb      	strb	r3, [r7, #7]
    set_motor_izq(MOTOR_AVANCE, velocidad_giro_actual_izq);
 8000b0a:	4b18      	ldr	r3, [pc, #96]	@ (8000b6c <gira180+0x6c>)
 8000b0c:	881b      	ldrh	r3, [r3, #0]
 8000b0e:	4619      	mov	r1, r3
 8000b10:	2000      	movs	r0, #0
 8000b12:	f7ff fee5 	bl	80008e0 <set_motor_izq>
    set_motor_der(MOTOR_RETROCESO, velocidad_giro_actual_der);
 8000b16:	4b16      	ldr	r3, [pc, #88]	@ (8000b70 <gira180+0x70>)
 8000b18:	881b      	ldrh	r3, [r3, #0]
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	2001      	movs	r0, #1
 8000b1e:	f7ff ff23 	bl	8000968 <set_motor_der>

    HAL_Delay(TIEMPO_GIRO_180);
 8000b22:	f240 404c 	movw	r0, #1100	@ 0x44c
 8000b26:	f001 fc85 	bl	8002434 <HAL_Delay>
    switch (sentido)
 8000b2a:	79fb      	ldrb	r3, [r7, #7]
 8000b2c:	2b03      	cmp	r3, #3
 8000b2e:	d817      	bhi.n	8000b60 <gira180+0x60>
 8000b30:	a201      	add	r2, pc, #4	@ (adr r2, 8000b38 <gira180+0x38>)
 8000b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b36:	bf00      	nop
 8000b38:	08000b49 	.word	0x08000b49
 8000b3c:	08000b4f 	.word	0x08000b4f
 8000b40:	08000b55 	.word	0x08000b55
 8000b44:	08000b5b 	.word	0x08000b5b
    {
    case norte:
        sentido = sur;
 8000b48:	2302      	movs	r3, #2
 8000b4a:	71fb      	strb	r3, [r7, #7]
        break;
 8000b4c:	e008      	b.n	8000b60 <gira180+0x60>

    case este:
        sentido = oeste;
 8000b4e:	2303      	movs	r3, #3
 8000b50:	71fb      	strb	r3, [r7, #7]
        break;
 8000b52:	e005      	b.n	8000b60 <gira180+0x60>

    case sur:
        sentido = norte;
 8000b54:	2300      	movs	r3, #0
 8000b56:	71fb      	strb	r3, [r7, #7]
        break;
 8000b58:	e002      	b.n	8000b60 <gira180+0x60>

    case oeste:
        sentido = este;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	71fb      	strb	r3, [r7, #7]
        break;
 8000b5e:	bf00      	nop
    }

    // Después del giro, continuar avanzando
    //avanza();
    return sentido;
 8000b60:	79fb      	ldrb	r3, [r7, #7]
}
 8000b62:	4618      	mov	r0, r3
 8000b64:	3708      	adds	r7, #8
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	20000010 	.word	0x20000010
 8000b70:	20000012 	.word	0x20000012

08000b74 <termino>:

/**
 * @brief Detiene ambos motores (cuando ganemos)
 */
void termino(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
    set_motor_izq(MOTOR_FRENADO, 0);
 8000b78:	2100      	movs	r1, #0
 8000b7a:	2002      	movs	r0, #2
 8000b7c:	f7ff feb0 	bl	80008e0 <set_motor_izq>
    set_motor_der(MOTOR_FRENADO, 0);
 8000b80:	2100      	movs	r1, #0
 8000b82:	2002      	movs	r0, #2
 8000b84:	f7ff fef0 	bl	8000968 <set_motor_der>
}
 8000b88:	bf00      	nop
 8000b8a:	bd80      	pop	{r7, pc}

08000b8c <correccion_izquierda>:
 * @details Reduce velocidad del motor izquierdo temporalmente para corregir
 *          la trayectoria cuando el robot se desvía hacia la derecha
 * @note Se interrumpe automáticamente si se detecta línea
 */
void correccion_izquierda(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 100); // Motor izq más lento
 8000b92:	4b12      	ldr	r3, [pc, #72]	@ (8000bdc <correccion_izquierda+0x50>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	2264      	movs	r2, #100	@ 0x64
 8000b98:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 700); // Motor der normal
 8000b9a:	4b10      	ldr	r3, [pc, #64]	@ (8000bdc <correccion_izquierda+0x50>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 8000ba2:	641a      	str	r2, [r3, #64]	@ 0x40
     for (int i = 0; i < 7; i++)                       // 10 ciclos de 10 ms = 100 ms de corrección
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	607b      	str	r3, [r7, #4]
 8000ba8:	e00f      	b.n	8000bca <correccion_izquierda+0x3e>
    {
        if (flag_linea_detectada || flag_muro_detectado)
 8000baa:	4b0d      	ldr	r3, [pc, #52]	@ (8000be0 <correccion_izquierda+0x54>)
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	b2db      	uxtb	r3, r3
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d10e      	bne.n	8000bd2 <correccion_izquierda+0x46>
 8000bb4:	4b0b      	ldr	r3, [pc, #44]	@ (8000be4 <correccion_izquierda+0x58>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	b2db      	uxtb	r3, r3
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d109      	bne.n	8000bd2 <correccion_izquierda+0x46>
            return; // Salir si hay algo urgente

        HAL_Delay(10);
 8000bbe:	200a      	movs	r0, #10
 8000bc0:	f001 fc38 	bl	8002434 <HAL_Delay>
     for (int i = 0; i < 7; i++)                       // 10 ciclos de 10 ms = 100 ms de corrección
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	3301      	adds	r3, #1
 8000bc8:	607b      	str	r3, [r7, #4]
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	2b06      	cmp	r3, #6
 8000bce:	ddec      	ble.n	8000baa <correccion_izquierda+0x1e>
 8000bd0:	e000      	b.n	8000bd4 <correccion_izquierda+0x48>
            return; // Salir si hay algo urgente
 8000bd2:	bf00      	nop
    } 
}
 8000bd4:	3708      	adds	r7, #8
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	200002a0 	.word	0x200002a0
 8000be0:	200004c4 	.word	0x200004c4
 8000be4:	200004c5 	.word	0x200004c5

08000be8 <correccion_derecha>:
 * @details Reduce velocidad del motor derecho temporalmente para corregir
 *          la trayectoria cuando el robot se desvía hacia la izquierda
 * @note Se interrumpe automáticamente si se detecta línea o muro
 */
void correccion_derecha(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 700); // Motor izq normal
 8000bee:	4b12      	ldr	r3, [pc, #72]	@ (8000c38 <correccion_derecha+0x50>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 8000bf6:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 100); // Motor der más lento
 8000bf8:	4b0f      	ldr	r3, [pc, #60]	@ (8000c38 <correccion_derecha+0x50>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	2264      	movs	r2, #100	@ 0x64
 8000bfe:	641a      	str	r2, [r3, #64]	@ 0x40
     for (int i = 0; i < 7; i++)                       // 10 ciclos de 10 ms = 100 ms de corrección
 8000c00:	2300      	movs	r3, #0
 8000c02:	607b      	str	r3, [r7, #4]
 8000c04:	e00f      	b.n	8000c26 <correccion_derecha+0x3e>
    {
        if (flag_linea_detectada || flag_muro_detectado)
 8000c06:	4b0d      	ldr	r3, [pc, #52]	@ (8000c3c <correccion_derecha+0x54>)
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	b2db      	uxtb	r3, r3
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d10e      	bne.n	8000c2e <correccion_derecha+0x46>
 8000c10:	4b0b      	ldr	r3, [pc, #44]	@ (8000c40 <correccion_derecha+0x58>)
 8000c12:	781b      	ldrb	r3, [r3, #0]
 8000c14:	b2db      	uxtb	r3, r3
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d109      	bne.n	8000c2e <correccion_derecha+0x46>
            return; // Salir si hay algo urgente

        HAL_Delay(10);
 8000c1a:	200a      	movs	r0, #10
 8000c1c:	f001 fc0a 	bl	8002434 <HAL_Delay>
     for (int i = 0; i < 7; i++)                       // 10 ciclos de 10 ms = 100 ms de corrección
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	3301      	adds	r3, #1
 8000c24:	607b      	str	r3, [r7, #4]
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	2b06      	cmp	r3, #6
 8000c2a:	ddec      	ble.n	8000c06 <correccion_derecha+0x1e>
 8000c2c:	e000      	b.n	8000c30 <correccion_derecha+0x48>
            return; // Salir si hay algo urgente
 8000c2e:	bf00      	nop
    } 
}
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	200002a0 	.word	0x200002a0
 8000c3c:	200004c4 	.word	0x200004c4
 8000c40:	200004c5 	.word	0x200004c5

08000c44 <laberinto_init>:
 * - Peso inicial calculado como distancia Manhattan a la meta
 * - Sin muros inicialmente (laberinto abierto)
 * - Meta en (1,1) con peso 0
 */
void laberinto_init(void)
{
 8000c44:	b490      	push	{r4, r7}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
    // Inicializar cada casilla
    for (uint8_t fila = 1; fila <= TAMAÑO_LABERINTO; fila++)
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	71fb      	strb	r3, [r7, #7]
 8000c4e:	e075      	b.n	8000d3c <laberinto_init+0xf8>
    {
        for (uint8_t columna = 1; columna <= TAMAÑO_LABERINTO; columna++)
 8000c50:	2301      	movs	r3, #1
 8000c52:	71bb      	strb	r3, [r7, #6]
 8000c54:	e06c      	b.n	8000d30 <laberinto_init+0xec>
        {

            // Configurar identificación
            laberinto[fila - 1][columna - 1].posicion.fila = fila;
 8000c56:	79fb      	ldrb	r3, [r7, #7]
 8000c58:	1e59      	subs	r1, r3, #1
 8000c5a:	79bb      	ldrb	r3, [r7, #6]
 8000c5c:	3b01      	subs	r3, #1
 8000c5e:	483d      	ldr	r0, [pc, #244]	@ (8000d54 <laberinto_init+0x110>)
 8000c60:	461a      	mov	r2, r3
 8000c62:	00d2      	lsls	r2, r2, #3
 8000c64:	1ad2      	subs	r2, r2, r3
 8000c66:	460b      	mov	r3, r1
 8000c68:	00db      	lsls	r3, r3, #3
 8000c6a:	1a5b      	subs	r3, r3, r1
 8000c6c:	009b      	lsls	r3, r3, #2
 8000c6e:	4413      	add	r3, r2
 8000c70:	4403      	add	r3, r0
 8000c72:	79fa      	ldrb	r2, [r7, #7]
 8000c74:	701a      	strb	r2, [r3, #0]
            laberinto[fila - 1][columna - 1].posicion.columna = columna;
 8000c76:	79fb      	ldrb	r3, [r7, #7]
 8000c78:	1e59      	subs	r1, r3, #1
 8000c7a:	79bb      	ldrb	r3, [r7, #6]
 8000c7c:	3b01      	subs	r3, #1
 8000c7e:	4835      	ldr	r0, [pc, #212]	@ (8000d54 <laberinto_init+0x110>)
 8000c80:	461a      	mov	r2, r3
 8000c82:	00d2      	lsls	r2, r2, #3
 8000c84:	1ad2      	subs	r2, r2, r3
 8000c86:	460b      	mov	r3, r1
 8000c88:	00db      	lsls	r3, r3, #3
 8000c8a:	1a5b      	subs	r3, r3, r1
 8000c8c:	009b      	lsls	r3, r3, #2
 8000c8e:	4413      	add	r3, r2
 8000c90:	4403      	add	r3, r0
 8000c92:	3301      	adds	r3, #1
 8000c94:	79ba      	ldrb	r2, [r7, #6]
 8000c96:	701a      	strb	r2, [r3, #0]

            // Calcular peso inicial (distancia jaja sape a la meta)
            uint8_t distancia_fila = (fila > POSICION_META_FILA) ? (fila - POSICION_META_FILA) : (POSICION_META_FILA - fila);
 8000c98:	79fb      	ldrb	r3, [r7, #7]
 8000c9a:	2b01      	cmp	r3, #1
 8000c9c:	d903      	bls.n	8000ca6 <laberinto_init+0x62>
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	3b01      	subs	r3, #1
 8000ca2:	b2db      	uxtb	r3, r3
 8000ca4:	e003      	b.n	8000cae <laberinto_init+0x6a>
 8000ca6:	79fb      	ldrb	r3, [r7, #7]
 8000ca8:	f1c3 0301 	rsb	r3, r3, #1
 8000cac:	b2db      	uxtb	r3, r3
 8000cae:	713b      	strb	r3, [r7, #4]
            uint8_t distancia_columna = (columna > POSICION_META_COLUMNA) ? (columna - POSICION_META_COLUMNA) : (POSICION_META_COLUMNA - columna);
 8000cb0:	79bb      	ldrb	r3, [r7, #6]
 8000cb2:	2b01      	cmp	r3, #1
 8000cb4:	d903      	bls.n	8000cbe <laberinto_init+0x7a>
 8000cb6:	79bb      	ldrb	r3, [r7, #6]
 8000cb8:	3b01      	subs	r3, #1
 8000cba:	b2db      	uxtb	r3, r3
 8000cbc:	e003      	b.n	8000cc6 <laberinto_init+0x82>
 8000cbe:	79bb      	ldrb	r3, [r7, #6]
 8000cc0:	f1c3 0301 	rsb	r3, r3, #1
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	70fb      	strb	r3, [r7, #3]

            laberinto[fila - 1][columna - 1].peso = distancia_fila + distancia_columna;
 8000cc8:	79fb      	ldrb	r3, [r7, #7]
 8000cca:	1e59      	subs	r1, r3, #1
 8000ccc:	79bb      	ldrb	r3, [r7, #6]
 8000cce:	3b01      	subs	r3, #1
 8000cd0:	7938      	ldrb	r0, [r7, #4]
 8000cd2:	78fa      	ldrb	r2, [r7, #3]
 8000cd4:	4402      	add	r2, r0
 8000cd6:	b2d4      	uxtb	r4, r2
 8000cd8:	481e      	ldr	r0, [pc, #120]	@ (8000d54 <laberinto_init+0x110>)
 8000cda:	461a      	mov	r2, r3
 8000cdc:	00d2      	lsls	r2, r2, #3
 8000cde:	1ad2      	subs	r2, r2, r3
 8000ce0:	460b      	mov	r3, r1
 8000ce2:	00db      	lsls	r3, r3, #3
 8000ce4:	1a5b      	subs	r3, r3, r1
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	4413      	add	r3, r2
 8000cea:	4403      	add	r3, r0
 8000cec:	3302      	adds	r3, #2
 8000cee:	4622      	mov	r2, r4
 8000cf0:	701a      	strb	r2, [r3, #0]

            // Inicializar sin muros
            for (uint8_t dir = 0; dir < 4; dir++)
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	717b      	strb	r3, [r7, #5]
 8000cf6:	e015      	b.n	8000d24 <laberinto_init+0xe0>
            {
                laberinto[fila - 1][columna - 1].muros[dir] = false;
 8000cf8:	79fb      	ldrb	r3, [r7, #7]
 8000cfa:	1e59      	subs	r1, r3, #1
 8000cfc:	79bb      	ldrb	r3, [r7, #6]
 8000cfe:	3b01      	subs	r3, #1
 8000d00:	7978      	ldrb	r0, [r7, #5]
 8000d02:	4c14      	ldr	r4, [pc, #80]	@ (8000d54 <laberinto_init+0x110>)
 8000d04:	461a      	mov	r2, r3
 8000d06:	00d2      	lsls	r2, r2, #3
 8000d08:	1ad2      	subs	r2, r2, r3
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	00db      	lsls	r3, r3, #3
 8000d0e:	1a5b      	subs	r3, r3, r1
 8000d10:	009b      	lsls	r3, r3, #2
 8000d12:	4413      	add	r3, r2
 8000d14:	4423      	add	r3, r4
 8000d16:	4403      	add	r3, r0
 8000d18:	3303      	adds	r3, #3
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	701a      	strb	r2, [r3, #0]
            for (uint8_t dir = 0; dir < 4; dir++)
 8000d1e:	797b      	ldrb	r3, [r7, #5]
 8000d20:	3301      	adds	r3, #1
 8000d22:	717b      	strb	r3, [r7, #5]
 8000d24:	797b      	ldrb	r3, [r7, #5]
 8000d26:	2b03      	cmp	r3, #3
 8000d28:	d9e6      	bls.n	8000cf8 <laberinto_init+0xb4>
        for (uint8_t columna = 1; columna <= TAMAÑO_LABERINTO; columna++)
 8000d2a:	79bb      	ldrb	r3, [r7, #6]
 8000d2c:	3301      	adds	r3, #1
 8000d2e:	71bb      	strb	r3, [r7, #6]
 8000d30:	79bb      	ldrb	r3, [r7, #6]
 8000d32:	2b04      	cmp	r3, #4
 8000d34:	d98f      	bls.n	8000c56 <laberinto_init+0x12>
    for (uint8_t fila = 1; fila <= TAMAÑO_LABERINTO; fila++)
 8000d36:	79fb      	ldrb	r3, [r7, #7]
 8000d38:	3301      	adds	r3, #1
 8000d3a:	71fb      	strb	r3, [r7, #7]
 8000d3c:	79fb      	ldrb	r3, [r7, #7]
 8000d3e:	2b04      	cmp	r3, #4
 8000d40:	d986      	bls.n	8000c50 <laberinto_init+0xc>
            }
        }
    }

    // La meta tiene peso 0
    laberinto[POSICION_META_FILA - 1][POSICION_META_COLUMNA - 1].peso = 0;
 8000d42:	4b04      	ldr	r3, [pc, #16]	@ (8000d54 <laberinto_init+0x110>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	709a      	strb	r2, [r3, #2]
}
 8000d48:	bf00      	nop
 8000d4a:	3708      	adds	r7, #8
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bc90      	pop	{r4, r7}
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop
 8000d54:	200000dc 	.word	0x200000dc

08000d58 <laberinto_get_peso>:
 * @param fila Fila de la casilla 
 * @param columna Columna de la casilla 
 * @return Peso de la casilla, PESO_MAXIMO si posición inválida
 */
uint8_t laberinto_get_peso(uint8_t fila, uint8_t columna)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	4603      	mov	r3, r0
 8000d60:	460a      	mov	r2, r1
 8000d62:	71fb      	strb	r3, [r7, #7]
 8000d64:	4613      	mov	r3, r2
 8000d66:	71bb      	strb	r3, [r7, #6]
    if (!laberinto_posicion_valida(fila, columna))
 8000d68:	79ba      	ldrb	r2, [r7, #6]
 8000d6a:	79fb      	ldrb	r3, [r7, #7]
 8000d6c:	4611      	mov	r1, r2
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f000 f996 	bl	80010a0 <laberinto_posicion_valida>
 8000d74:	4603      	mov	r3, r0
 8000d76:	f083 0301 	eor.w	r3, r3, #1
 8000d7a:	b2db      	uxtb	r3, r3
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d001      	beq.n	8000d84 <laberinto_get_peso+0x2c>
    {
        return PESO_MAXIMO;
 8000d80:	23ff      	movs	r3, #255	@ 0xff
 8000d82:	e00f      	b.n	8000da4 <laberinto_get_peso+0x4c>
    }

    return laberinto[fila - 1][columna - 1].peso;
 8000d84:	79fb      	ldrb	r3, [r7, #7]
 8000d86:	1e59      	subs	r1, r3, #1
 8000d88:	79bb      	ldrb	r3, [r7, #6]
 8000d8a:	3b01      	subs	r3, #1
 8000d8c:	4807      	ldr	r0, [pc, #28]	@ (8000dac <laberinto_get_peso+0x54>)
 8000d8e:	461a      	mov	r2, r3
 8000d90:	00d2      	lsls	r2, r2, #3
 8000d92:	1ad2      	subs	r2, r2, r3
 8000d94:	460b      	mov	r3, r1
 8000d96:	00db      	lsls	r3, r3, #3
 8000d98:	1a5b      	subs	r3, r3, r1
 8000d9a:	009b      	lsls	r3, r3, #2
 8000d9c:	4413      	add	r3, r2
 8000d9e:	4403      	add	r3, r0
 8000da0:	3302      	adds	r3, #2
 8000da2:	781b      	ldrb	r3, [r3, #0]
}
 8000da4:	4618      	mov	r0, r3
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	200000dc 	.word	0x200000dc

08000db0 <laberinto_set_muro>:
 * 1. Marca el muro en la casilla actual
 * 2. Marca el muro opuesto en la casilla adyacente
 * 3. Recalcula todos los pesos con Flood Fill
 */
void laberinto_set_muro(uint8_t fila, uint8_t columna, brujula direccion)
{
 8000db0:	b590      	push	{r4, r7, lr}
 8000db2:	b085      	sub	sp, #20
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4603      	mov	r3, r0
 8000db8:	71fb      	strb	r3, [r7, #7]
 8000dba:	460b      	mov	r3, r1
 8000dbc:	71bb      	strb	r3, [r7, #6]
 8000dbe:	4613      	mov	r3, r2
 8000dc0:	717b      	strb	r3, [r7, #5]
    if (!laberinto_posicion_valida(fila, columna))
 8000dc2:	79ba      	ldrb	r2, [r7, #6]
 8000dc4:	79fb      	ldrb	r3, [r7, #7]
 8000dc6:	4611      	mov	r1, r2
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f000 f969 	bl	80010a0 <laberinto_posicion_valida>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	f083 0301 	eor.w	r3, r3, #1
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d146      	bne.n	8000e68 <laberinto_set_muro+0xb8>
    {
        return;
    }

    // Marcar muro en casilla actual
    laberinto[fila - 1][columna - 1].muros[direccion] = true;
 8000dda:	79fb      	ldrb	r3, [r7, #7]
 8000ddc:	1e59      	subs	r1, r3, #1
 8000dde:	79bb      	ldrb	r3, [r7, #6]
 8000de0:	3b01      	subs	r3, #1
 8000de2:	7978      	ldrb	r0, [r7, #5]
 8000de4:	4c22      	ldr	r4, [pc, #136]	@ (8000e70 <laberinto_set_muro+0xc0>)
 8000de6:	461a      	mov	r2, r3
 8000de8:	00d2      	lsls	r2, r2, #3
 8000dea:	1ad2      	subs	r2, r2, r3
 8000dec:	460b      	mov	r3, r1
 8000dee:	00db      	lsls	r3, r3, #3
 8000df0:	1a5b      	subs	r3, r3, r1
 8000df2:	009b      	lsls	r3, r3, #2
 8000df4:	4413      	add	r3, r2
 8000df6:	4423      	add	r3, r4
 8000df8:	4403      	add	r3, r0
 8000dfa:	3303      	adds	r3, #3
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	701a      	strb	r2, [r3, #0]

    // Marcar muro en casilla adyacente (si existe)
    posicion_t pos_adyacente = laberinto_get_posicion_adyacente(
        (posicion_t){fila, columna}, direccion);
 8000e00:	79fb      	ldrb	r3, [r7, #7]
 8000e02:	723b      	strb	r3, [r7, #8]
 8000e04:	79bb      	ldrb	r3, [r7, #6]
 8000e06:	727b      	strb	r3, [r7, #9]
    posicion_t pos_adyacente = laberinto_get_posicion_adyacente(
 8000e08:	797b      	ldrb	r3, [r7, #5]
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	68b8      	ldr	r0, [r7, #8]
 8000e0e:	f000 f90d 	bl	800102c <laberinto_get_posicion_adyacente>
 8000e12:	4603      	mov	r3, r0
 8000e14:	81bb      	strh	r3, [r7, #12]

    if (laberinto_posicion_valida(pos_adyacente.fila, pos_adyacente.columna))
 8000e16:	7b3b      	ldrb	r3, [r7, #12]
 8000e18:	7b7a      	ldrb	r2, [r7, #13]
 8000e1a:	4611      	mov	r1, r2
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f000 f93f 	bl	80010a0 <laberinto_posicion_valida>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d01c      	beq.n	8000e62 <laberinto_set_muro+0xb2>
    {
        // Dirección opuesta
        brujula direccion_opuesta = (direccion + 2) % 4;
 8000e28:	797b      	ldrb	r3, [r7, #5]
 8000e2a:	3302      	adds	r3, #2
 8000e2c:	425a      	negs	r2, r3
 8000e2e:	f003 0303 	and.w	r3, r3, #3
 8000e32:	f002 0203 	and.w	r2, r2, #3
 8000e36:	bf58      	it	pl
 8000e38:	4253      	negpl	r3, r2
 8000e3a:	73fb      	strb	r3, [r7, #15]
        laberinto[pos_adyacente.fila - 1][pos_adyacente.columna - 1].muros[direccion_opuesta] = true;
 8000e3c:	7b3b      	ldrb	r3, [r7, #12]
 8000e3e:	1e59      	subs	r1, r3, #1
 8000e40:	7b7b      	ldrb	r3, [r7, #13]
 8000e42:	3b01      	subs	r3, #1
 8000e44:	7bf8      	ldrb	r0, [r7, #15]
 8000e46:	4c0a      	ldr	r4, [pc, #40]	@ (8000e70 <laberinto_set_muro+0xc0>)
 8000e48:	461a      	mov	r2, r3
 8000e4a:	00d2      	lsls	r2, r2, #3
 8000e4c:	1ad2      	subs	r2, r2, r3
 8000e4e:	460b      	mov	r3, r1
 8000e50:	00db      	lsls	r3, r3, #3
 8000e52:	1a5b      	subs	r3, r3, r1
 8000e54:	009b      	lsls	r3, r3, #2
 8000e56:	4413      	add	r3, r2
 8000e58:	4423      	add	r3, r4
 8000e5a:	4403      	add	r3, r0
 8000e5c:	3303      	adds	r3, #3
 8000e5e:	2201      	movs	r2, #1
 8000e60:	701a      	strb	r2, [r3, #0]
    }

    // Recalcular pesos después de agregar muro
    laberinto_recalcular_pesos();
 8000e62:	f000 f807 	bl	8000e74 <laberinto_recalcular_pesos>
 8000e66:	e000      	b.n	8000e6a <laberinto_set_muro+0xba>
        return;
 8000e68:	bf00      	nop
}
 8000e6a:	3714      	adds	r7, #20
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd90      	pop	{r4, r7, pc}
 8000e70:	200000dc 	.word	0x200000dc

08000e74 <laberinto_recalcular_pesos>:
 * 4. Itera hasta convergencia o máximo de iteraciones
 *
 * @note Protección contra bucles infinitos con MAX_ITERACIONES = 20
 */
void laberinto_recalcular_pesos(void)
{
 8000e74:	b590      	push	{r4, r7, lr}
 8000e76:	b085      	sub	sp, #20
 8000e78:	af00      	add	r7, sp, #0
    bool cambio_detectado = true;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	73fb      	strb	r3, [r7, #15]
    uint8_t iteraciones = 0;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	73bb      	strb	r3, [r7, #14]
    const uint8_t MAX_ITERACIONES = 20; // Evitar bucles infinitos Protección contra boludos
 8000e82:	2314      	movs	r3, #20
 8000e84:	727b      	strb	r3, [r7, #9]

    // Algoritmo Flood Fill iterativo
    while (cambio_detectado && iteraciones < MAX_ITERACIONES)
 8000e86:	e092      	b.n	8000fae <laberinto_recalcular_pesos+0x13a>
    {
        cambio_detectado = false;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	73fb      	strb	r3, [r7, #15]
        iteraciones++;
 8000e8c:	7bbb      	ldrb	r3, [r7, #14]
 8000e8e:	3301      	adds	r3, #1
 8000e90:	73bb      	strb	r3, [r7, #14]

        for (uint8_t fila = 1; fila <= TAMAÑO_LABERINTO; fila++) // se propaga desde (1,1) hacia afuera
 8000e92:	2301      	movs	r3, #1
 8000e94:	737b      	strb	r3, [r7, #13]
 8000e96:	e086      	b.n	8000fa6 <laberinto_recalcular_pesos+0x132>
        {
            for (uint8_t columna = 1; columna <= TAMAÑO_LABERINTO; columna++)
 8000e98:	2301      	movs	r3, #1
 8000e9a:	733b      	strb	r3, [r7, #12]
 8000e9c:	e07c      	b.n	8000f98 <laberinto_recalcular_pesos+0x124>
            {

                // No recalcular la meta
                if (fila == POSICION_META_FILA && columna == POSICION_META_COLUMNA)
 8000e9e:	7b7b      	ldrb	r3, [r7, #13]
 8000ea0:	2b01      	cmp	r3, #1
 8000ea2:	d102      	bne.n	8000eaa <laberinto_recalcular_pesos+0x36>
 8000ea4:	7b3b      	ldrb	r3, [r7, #12]
 8000ea6:	2b01      	cmp	r3, #1
 8000ea8:	d072      	beq.n	8000f90 <laberinto_recalcular_pesos+0x11c>
                {
                    continue;
                }

                uint8_t peso_minimo = PESO_MAXIMO;
 8000eaa:	23ff      	movs	r3, #255	@ 0xff
 8000eac:	72fb      	strb	r3, [r7, #11]

                // Verificar todas las direcciones adyacentes
                for (brujula dir = norte; dir <= oeste; dir++)
 8000eae:	2300      	movs	r3, #0
 8000eb0:	72bb      	strb	r3, [r7, #10]
 8000eb2:	e03a      	b.n	8000f2a <laberinto_recalcular_pesos+0xb6>
                {

                    // Saltar si hay muro en esta dirección
                    if (laberinto[fila - 1][columna - 1].muros[dir])
 8000eb4:	7b7b      	ldrb	r3, [r7, #13]
 8000eb6:	1e59      	subs	r1, r3, #1
 8000eb8:	7b3b      	ldrb	r3, [r7, #12]
 8000eba:	3b01      	subs	r3, #1
 8000ebc:	7ab8      	ldrb	r0, [r7, #10]
 8000ebe:	4c42      	ldr	r4, [pc, #264]	@ (8000fc8 <laberinto_recalcular_pesos+0x154>)
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	00d2      	lsls	r2, r2, #3
 8000ec4:	1ad2      	subs	r2, r2, r3
 8000ec6:	460b      	mov	r3, r1
 8000ec8:	00db      	lsls	r3, r3, #3
 8000eca:	1a5b      	subs	r3, r3, r1
 8000ecc:	009b      	lsls	r3, r3, #2
 8000ece:	4413      	add	r3, r2
 8000ed0:	4423      	add	r3, r4
 8000ed2:	4403      	add	r3, r0
 8000ed4:	3303      	adds	r3, #3
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d122      	bne.n	8000f22 <laberinto_recalcular_pesos+0xae>
                    {
                        continue;
                    }

                    posicion_t pos_adyacente = laberinto_get_posicion_adyacente(
                        (posicion_t){fila, columna}, dir);
 8000edc:	7b7b      	ldrb	r3, [r7, #13]
 8000ede:	703b      	strb	r3, [r7, #0]
 8000ee0:	7b3b      	ldrb	r3, [r7, #12]
 8000ee2:	707b      	strb	r3, [r7, #1]
                    posicion_t pos_adyacente = laberinto_get_posicion_adyacente(
 8000ee4:	7abb      	ldrb	r3, [r7, #10]
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	6838      	ldr	r0, [r7, #0]
 8000eea:	f000 f89f 	bl	800102c <laberinto_get_posicion_adyacente>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	80bb      	strh	r3, [r7, #4]

                    if (laberinto_posicion_valida(pos_adyacente.fila, pos_adyacente.columna))
 8000ef2:	793b      	ldrb	r3, [r7, #4]
 8000ef4:	797a      	ldrb	r2, [r7, #5]
 8000ef6:	4611      	mov	r1, r2
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f000 f8d1 	bl	80010a0 <laberinto_posicion_valida>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d00f      	beq.n	8000f24 <laberinto_recalcular_pesos+0xb0>
                    {
                        uint8_t peso_adyacente = laberinto_get_peso(
 8000f04:	793b      	ldrb	r3, [r7, #4]
 8000f06:	797a      	ldrb	r2, [r7, #5]
 8000f08:	4611      	mov	r1, r2
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f7ff ff24 	bl	8000d58 <laberinto_get_peso>
 8000f10:	4603      	mov	r3, r0
 8000f12:	71fb      	strb	r3, [r7, #7]
                            pos_adyacente.fila, pos_adyacente.columna);

                        if (peso_adyacente < peso_minimo)
 8000f14:	79fa      	ldrb	r2, [r7, #7]
 8000f16:	7afb      	ldrb	r3, [r7, #11]
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	d203      	bcs.n	8000f24 <laberinto_recalcular_pesos+0xb0>
                        {
                            peso_minimo = peso_adyacente;
 8000f1c:	79fb      	ldrb	r3, [r7, #7]
 8000f1e:	72fb      	strb	r3, [r7, #11]
 8000f20:	e000      	b.n	8000f24 <laberinto_recalcular_pesos+0xb0>
                        continue;
 8000f22:	bf00      	nop
                for (brujula dir = norte; dir <= oeste; dir++)
 8000f24:	7abb      	ldrb	r3, [r7, #10]
 8000f26:	3301      	adds	r3, #1
 8000f28:	72bb      	strb	r3, [r7, #10]
 8000f2a:	7abb      	ldrb	r3, [r7, #10]
 8000f2c:	2b03      	cmp	r3, #3
 8000f2e:	d9c1      	bls.n	8000eb4 <laberinto_recalcular_pesos+0x40>
                        }
                    }
                }

                // Nuevo peso = menor peso adyacente + 1
                uint8_t nuevo_peso = (peso_minimo == PESO_MAXIMO) ? PESO_MAXIMO : peso_minimo + 1;
 8000f30:	7afb      	ldrb	r3, [r7, #11]
 8000f32:	2bff      	cmp	r3, #255	@ 0xff
 8000f34:	d003      	beq.n	8000f3e <laberinto_recalcular_pesos+0xca>
 8000f36:	7afb      	ldrb	r3, [r7, #11]
 8000f38:	3301      	adds	r3, #1
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	e000      	b.n	8000f40 <laberinto_recalcular_pesos+0xcc>
 8000f3e:	23ff      	movs	r3, #255	@ 0xff
 8000f40:	723b      	strb	r3, [r7, #8]

                // Actualizar si hay cambio
                if (nuevo_peso != laberinto[fila - 1][columna - 1].peso)
 8000f42:	7b7b      	ldrb	r3, [r7, #13]
 8000f44:	1e59      	subs	r1, r3, #1
 8000f46:	7b3b      	ldrb	r3, [r7, #12]
 8000f48:	3b01      	subs	r3, #1
 8000f4a:	481f      	ldr	r0, [pc, #124]	@ (8000fc8 <laberinto_recalcular_pesos+0x154>)
 8000f4c:	461a      	mov	r2, r3
 8000f4e:	00d2      	lsls	r2, r2, #3
 8000f50:	1ad2      	subs	r2, r2, r3
 8000f52:	460b      	mov	r3, r1
 8000f54:	00db      	lsls	r3, r3, #3
 8000f56:	1a5b      	subs	r3, r3, r1
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	4413      	add	r3, r2
 8000f5c:	4403      	add	r3, r0
 8000f5e:	3302      	adds	r3, #2
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	7a3a      	ldrb	r2, [r7, #8]
 8000f64:	429a      	cmp	r2, r3
 8000f66:	d014      	beq.n	8000f92 <laberinto_recalcular_pesos+0x11e>
                {
                    laberinto[fila - 1][columna - 1].peso = nuevo_peso;
 8000f68:	7b7b      	ldrb	r3, [r7, #13]
 8000f6a:	1e59      	subs	r1, r3, #1
 8000f6c:	7b3b      	ldrb	r3, [r7, #12]
 8000f6e:	3b01      	subs	r3, #1
 8000f70:	4815      	ldr	r0, [pc, #84]	@ (8000fc8 <laberinto_recalcular_pesos+0x154>)
 8000f72:	461a      	mov	r2, r3
 8000f74:	00d2      	lsls	r2, r2, #3
 8000f76:	1ad2      	subs	r2, r2, r3
 8000f78:	460b      	mov	r3, r1
 8000f7a:	00db      	lsls	r3, r3, #3
 8000f7c:	1a5b      	subs	r3, r3, r1
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	4413      	add	r3, r2
 8000f82:	4403      	add	r3, r0
 8000f84:	3302      	adds	r3, #2
 8000f86:	7a3a      	ldrb	r2, [r7, #8]
 8000f88:	701a      	strb	r2, [r3, #0]
                    cambio_detectado = true;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	73fb      	strb	r3, [r7, #15]
 8000f8e:	e000      	b.n	8000f92 <laberinto_recalcular_pesos+0x11e>
                    continue;
 8000f90:	bf00      	nop
            for (uint8_t columna = 1; columna <= TAMAÑO_LABERINTO; columna++)
 8000f92:	7b3b      	ldrb	r3, [r7, #12]
 8000f94:	3301      	adds	r3, #1
 8000f96:	733b      	strb	r3, [r7, #12]
 8000f98:	7b3b      	ldrb	r3, [r7, #12]
 8000f9a:	2b04      	cmp	r3, #4
 8000f9c:	f67f af7f 	bls.w	8000e9e <laberinto_recalcular_pesos+0x2a>
        for (uint8_t fila = 1; fila <= TAMAÑO_LABERINTO; fila++) // se propaga desde (1,1) hacia afuera
 8000fa0:	7b7b      	ldrb	r3, [r7, #13]
 8000fa2:	3301      	adds	r3, #1
 8000fa4:	737b      	strb	r3, [r7, #13]
 8000fa6:	7b7b      	ldrb	r3, [r7, #13]
 8000fa8:	2b04      	cmp	r3, #4
 8000faa:	f67f af75 	bls.w	8000e98 <laberinto_recalcular_pesos+0x24>
    while (cambio_detectado && iteraciones < MAX_ITERACIONES)
 8000fae:	7bfb      	ldrb	r3, [r7, #15]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d004      	beq.n	8000fbe <laberinto_recalcular_pesos+0x14a>
 8000fb4:	7bba      	ldrb	r2, [r7, #14]
 8000fb6:	7a7b      	ldrb	r3, [r7, #9]
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	f4ff af65 	bcc.w	8000e88 <laberinto_recalcular_pesos+0x14>
                }
            }
        }
    }
}
 8000fbe:	bf00      	nop
 8000fc0:	3714      	adds	r7, #20
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd90      	pop	{r4, r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	200000dc 	.word	0x200000dc

08000fcc <laberinto_hay_muro>:
 * @param columna Columna de la casilla a verificar
 * @param direccion Dirección a verificar (norte, este, sur, oeste)
 * @return true si hay muro o posición inválida, false si está libre
 */
bool laberinto_hay_muro(uint8_t fila, uint8_t columna, brujula direccion)
{
 8000fcc:	b590      	push	{r4, r7, lr}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	71fb      	strb	r3, [r7, #7]
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	71bb      	strb	r3, [r7, #6]
 8000fda:	4613      	mov	r3, r2
 8000fdc:	717b      	strb	r3, [r7, #5]
    if (!laberinto_posicion_valida(fila, columna))
 8000fde:	79ba      	ldrb	r2, [r7, #6]
 8000fe0:	79fb      	ldrb	r3, [r7, #7]
 8000fe2:	4611      	mov	r1, r2
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f000 f85b 	bl	80010a0 <laberinto_posicion_valida>
 8000fea:	4603      	mov	r3, r0
 8000fec:	f083 0301 	eor.w	r3, r3, #1
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <laberinto_hay_muro+0x2e>
    {
        return true; // Considerar bordes como muros
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	e011      	b.n	800101e <laberinto_hay_muro+0x52>
    }

    return laberinto[fila - 1][columna - 1].muros[direccion];
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	1e59      	subs	r1, r3, #1
 8000ffe:	79bb      	ldrb	r3, [r7, #6]
 8001000:	3b01      	subs	r3, #1
 8001002:	7978      	ldrb	r0, [r7, #5]
 8001004:	4c08      	ldr	r4, [pc, #32]	@ (8001028 <laberinto_hay_muro+0x5c>)
 8001006:	461a      	mov	r2, r3
 8001008:	00d2      	lsls	r2, r2, #3
 800100a:	1ad2      	subs	r2, r2, r3
 800100c:	460b      	mov	r3, r1
 800100e:	00db      	lsls	r3, r3, #3
 8001010:	1a5b      	subs	r3, r3, r1
 8001012:	009b      	lsls	r3, r3, #2
 8001014:	4413      	add	r3, r2
 8001016:	4423      	add	r3, r4
 8001018:	4403      	add	r3, r0
 800101a:	3303      	adds	r3, #3
 800101c:	781b      	ldrb	r3, [r3, #0]
}
 800101e:	4618      	mov	r0, r3
 8001020:	370c      	adds	r7, #12
 8001022:	46bd      	mov	sp, r7
 8001024:	bd90      	pop	{r4, r7, pc}
 8001026:	bf00      	nop
 8001028:	200000dc 	.word	0x200000dc

0800102c <laberinto_get_posicion_adyacente>:
 * @param pos_actual Posición de referencia
 * @param direccion Dirección de movimiento (norte, este, sur, oeste)
 * @return Nueva posición calculada (puede ser inválida si está fuera del laberinto)
 */
posicion_t laberinto_get_posicion_adyacente(posicion_t pos_actual, brujula direccion)
{
 800102c:	b480      	push	{r7}
 800102e:	b085      	sub	sp, #20
 8001030:	af00      	add	r7, sp, #0
 8001032:	80b8      	strh	r0, [r7, #4]
 8001034:	460b      	mov	r3, r1
 8001036:	70fb      	strb	r3, [r7, #3]
    posicion_t nueva_pos = pos_actual;
 8001038:	88bb      	ldrh	r3, [r7, #4]
 800103a:	813b      	strh	r3, [r7, #8]

    switch (direccion)
 800103c:	78fb      	ldrb	r3, [r7, #3]
 800103e:	2b03      	cmp	r3, #3
 8001040:	d81e      	bhi.n	8001080 <laberinto_get_posicion_adyacente+0x54>
 8001042:	a201      	add	r2, pc, #4	@ (adr r2, 8001048 <laberinto_get_posicion_adyacente+0x1c>)
 8001044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001048:	08001059 	.word	0x08001059
 800104c:	08001063 	.word	0x08001063
 8001050:	0800106d 	.word	0x0800106d
 8001054:	08001077 	.word	0x08001077
    {
    case norte:
        nueva_pos.fila = pos_actual.fila - 1;
 8001058:	793b      	ldrb	r3, [r7, #4]
 800105a:	3b01      	subs	r3, #1
 800105c:	b2db      	uxtb	r3, r3
 800105e:	723b      	strb	r3, [r7, #8]
        break;
 8001060:	e00e      	b.n	8001080 <laberinto_get_posicion_adyacente+0x54>
    case este:
        nueva_pos.columna = pos_actual.columna + 1;
 8001062:	797b      	ldrb	r3, [r7, #5]
 8001064:	3301      	adds	r3, #1
 8001066:	b2db      	uxtb	r3, r3
 8001068:	727b      	strb	r3, [r7, #9]
        break;
 800106a:	e009      	b.n	8001080 <laberinto_get_posicion_adyacente+0x54>
    case sur:
        nueva_pos.fila = pos_actual.fila + 1;
 800106c:	793b      	ldrb	r3, [r7, #4]
 800106e:	3301      	adds	r3, #1
 8001070:	b2db      	uxtb	r3, r3
 8001072:	723b      	strb	r3, [r7, #8]
        break;
 8001074:	e004      	b.n	8001080 <laberinto_get_posicion_adyacente+0x54>
    case oeste:
        nueva_pos.columna = pos_actual.columna - 1;
 8001076:	797b      	ldrb	r3, [r7, #5]
 8001078:	3b01      	subs	r3, #1
 800107a:	b2db      	uxtb	r3, r3
 800107c:	727b      	strb	r3, [r7, #9]
        break;
 800107e:	bf00      	nop
    }

    return nueva_pos;
 8001080:	893b      	ldrh	r3, [r7, #8]
 8001082:	81bb      	strh	r3, [r7, #12]
 8001084:	2300      	movs	r3, #0
 8001086:	7b3a      	ldrb	r2, [r7, #12]
 8001088:	f362 0307 	bfi	r3, r2, #0, #8
 800108c:	7b7a      	ldrb	r2, [r7, #13]
 800108e:	f362 230f 	bfi	r3, r2, #8, #8
}
 8001092:	4618      	mov	r0, r3
 8001094:	3714      	adds	r7, #20
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop

080010a0 <laberinto_posicion_valida>:
 * @param fila Fila a validar
 * @param columna Columna a validar
 * @return true si la posición es válida (1 ≤ fila,columna ≤ 4), false en caso contrario
 */
bool laberinto_posicion_valida(uint8_t fila, uint8_t columna)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	4603      	mov	r3, r0
 80010a8:	460a      	mov	r2, r1
 80010aa:	71fb      	strb	r3, [r7, #7]
 80010ac:	4613      	mov	r3, r2
 80010ae:	71bb      	strb	r3, [r7, #6]
    return (fila >= 1 && fila <= TAMAÑO_LABERINTO &&
            columna >= 1 && columna <= TAMAÑO_LABERINTO);
 80010b0:	79fb      	ldrb	r3, [r7, #7]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d00a      	beq.n	80010cc <laberinto_posicion_valida+0x2c>
    return (fila >= 1 && fila <= TAMAÑO_LABERINTO &&
 80010b6:	79fb      	ldrb	r3, [r7, #7]
 80010b8:	2b04      	cmp	r3, #4
 80010ba:	d807      	bhi.n	80010cc <laberinto_posicion_valida+0x2c>
 80010bc:	79bb      	ldrb	r3, [r7, #6]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d004      	beq.n	80010cc <laberinto_posicion_valida+0x2c>
            columna >= 1 && columna <= TAMAÑO_LABERINTO);
 80010c2:	79bb      	ldrb	r3, [r7, #6]
 80010c4:	2b04      	cmp	r3, #4
 80010c6:	d801      	bhi.n	80010cc <laberinto_posicion_valida+0x2c>
 80010c8:	2301      	movs	r3, #1
 80010ca:	e000      	b.n	80010ce <laberinto_posicion_valida+0x2e>
 80010cc:	2300      	movs	r3, #0
 80010ce:	f003 0301 	and.w	r3, r3, #1
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	4618      	mov	r0, r3
 80010d6:	370c      	adds	r7, #12
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr

080010e0 <main>:
 * @details Inicializa todos los periféricos, calibra sensores e inicia
 *          el bucle principal de navegación del laberinto
 * @retval Código de retorno (nunca debería retornar en funcionamiento normal)
 */
int main(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010e4:	f001 f934 	bl	8002350 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010e8:	f000 f864 	bl	80011b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010ec:	f000 fa5c 	bl	80015a8 <MX_GPIO_Init>
  MX_DMA_Init();
 80010f0:	f000 fa3a 	bl	8001568 <MX_DMA_Init>
  MX_I2C1_Init();
 80010f4:	f000 f928 	bl	8001348 <MX_I2C1_Init>
  MX_SPI1_Init();
 80010f8:	f000 f954 	bl	80013a4 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80010fc:	f00a fd82 	bl	800bc04 <MX_USB_HOST_Init>
  MX_ADC1_Init();
 8001100:	f000 f8c2 	bl	8001288 <MX_ADC1_Init>
  MX_TIM3_Init();
 8001104:	f000 f984 	bl	8001410 <MX_TIM3_Init>
  MX_UART5_Init();
 8001108:	f000 fa04 	bl	8001514 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
  // Inicializar ADC con DMA primero
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)dma_buffer, BUFFER_TOTAL);
 800110c:	22c8      	movs	r2, #200	@ 0xc8
 800110e:	4923      	ldr	r1, [pc, #140]	@ (800119c <main+0xbc>)
 8001110:	4823      	ldr	r0, [pc, #140]	@ (80011a0 <main+0xc0>)
 8001112:	f001 f9f7 	bl	8002504 <HAL_ADC_Start_DMA>

  // Auto-calibración (sin motores activos)
  auto_calibracion();
 8001116:	f7ff faf5 	bl	8000704 <auto_calibracion>

  // Inicializar módulos
  control_motor_init();
 800111a:	f7ff fbd1 	bl	80008c0 <control_motor_init>
  laberinto_init();
 800111e:	f7ff fd91 	bl	8000c44 <laberinto_init>
  Inicializar_UART();
 8001122:	f001 f8c1 	bl	80022a8 <Inicializar_UART>
   * - Verificación de estado terminado
   */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8001126:	f00a fd93 	bl	800bc50 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    if (!terminado)
 800112a:	4b1e      	ldr	r3, [pc, #120]	@ (80011a4 <main+0xc4>)
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	f083 0301 	eor.w	r3, r3, #1
 8001132:	b2db      	uxtb	r3, r3
 8001134:	2b00      	cmp	r3, #0
 8001136:	d02b      	beq.n	8001190 <main+0xb0>
    {
      controlar_linea_recta();
 8001138:	f7ff fb6c 	bl	8000814 <controlar_linea_recta>
      // PROCESAR FLAGS CON PRIORIDAD: LÍNEA > MURO
      if (flag_linea_detectada)
 800113c:	4b1a      	ldr	r3, [pc, #104]	@ (80011a8 <main+0xc8>)
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	b2db      	uxtb	r3, r3
 8001142:	2b00      	cmp	r3, #0
 8001144:	d00a      	beq.n	800115c <main+0x7c>
      {
        HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET); // Naranja
 8001146:	2201      	movs	r2, #1
 8001148:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800114c:	4817      	ldr	r0, [pc, #92]	@ (80011ac <main+0xcc>)
 800114e:	f002 fc91 	bl	8003a74 <HAL_GPIO_WritePin>
        flag_linea_detectada = false;                            // Clear flag PRIMERO
 8001152:	4b15      	ldr	r3, [pc, #84]	@ (80011a8 <main+0xc8>)
 8001154:	2200      	movs	r2, #0
 8001156:	701a      	strb	r2, [r3, #0]
        chequeolinea();
 8001158:	f000 fbba 	bl	80018d0 <chequeolinea>
      }
      if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(WallSensor_GPIO_Port, WallSensor_Pin))
 800115c:	2140      	movs	r1, #64	@ 0x40
 800115e:	4814      	ldr	r0, [pc, #80]	@ (80011b0 <main+0xd0>)
 8001160:	f002 fc70 	bl	8003a44 <HAL_GPIO_ReadPin>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d114      	bne.n	8001194 <main+0xb4>
      {
        HAL_Delay(20);
 800116a:	2014      	movs	r0, #20
 800116c:	f001 f962 	bl	8002434 <HAL_Delay>
        if (HAL_GPIO_ReadPin(WallSensor_GPIO_Port, WallSensor_Pin) == GPIO_PIN_RESET)
 8001170:	2140      	movs	r1, #64	@ 0x40
 8001172:	480f      	ldr	r0, [pc, #60]	@ (80011b0 <main+0xd0>)
 8001174:	f002 fc66 	bl	8003a44 <HAL_GPIO_ReadPin>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d10a      	bne.n	8001194 <main+0xb4>
        {
          HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, GPIO_PIN_SET); // Prende LED al detectar muro
 800117e:	2201      	movs	r2, #1
 8001180:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001184:	4809      	ldr	r0, [pc, #36]	@ (80011ac <main+0xcc>)
 8001186:	f002 fc75 	bl	8003a74 <HAL_GPIO_WritePin>
          chequeomuro();
 800118a:	f000 fc0d 	bl	80019a8 <chequeomuro>
 800118e:	e001      	b.n	8001194 <main+0xb4>
        }
      }
    }
    else
    {
      termino(); // Robot detenido en meta
 8001190:	f7ff fcf0 	bl	8000b74 <termino>
    }
    reset_posicion_pushbutton(); // ⚡ I AM SPEED button */
 8001194:	f000 fc46 	bl	8001a24 <reset_posicion_pushbutton>
    MX_USB_HOST_Process();
 8001198:	e7c5      	b.n	8001126 <main+0x46>
 800119a:	bf00      	nop
 800119c:	20000334 	.word	0x20000334
 80011a0:	2000014c 	.word	0x2000014c
 80011a4:	20000331 	.word	0x20000331
 80011a8:	200004c4 	.word	0x200004c4
 80011ac:	40020c00 	.word	0x40020c00
 80011b0:	40020800 	.word	0x40020800

080011b4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b094      	sub	sp, #80	@ 0x50
 80011b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ba:	f107 0320 	add.w	r3, r7, #32
 80011be:	2230      	movs	r2, #48	@ 0x30
 80011c0:	2100      	movs	r1, #0
 80011c2:	4618      	mov	r0, r3
 80011c4:	f00b f908 	bl	800c3d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c8:	f107 030c 	add.w	r3, r7, #12
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011d8:	2300      	movs	r3, #0
 80011da:	60bb      	str	r3, [r7, #8]
 80011dc:	4b28      	ldr	r3, [pc, #160]	@ (8001280 <SystemClock_Config+0xcc>)
 80011de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e0:	4a27      	ldr	r2, [pc, #156]	@ (8001280 <SystemClock_Config+0xcc>)
 80011e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80011e8:	4b25      	ldr	r3, [pc, #148]	@ (8001280 <SystemClock_Config+0xcc>)
 80011ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011f0:	60bb      	str	r3, [r7, #8]
 80011f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011f4:	2300      	movs	r3, #0
 80011f6:	607b      	str	r3, [r7, #4]
 80011f8:	4b22      	ldr	r3, [pc, #136]	@ (8001284 <SystemClock_Config+0xd0>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a21      	ldr	r2, [pc, #132]	@ (8001284 <SystemClock_Config+0xd0>)
 80011fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001202:	6013      	str	r3, [r2, #0]
 8001204:	4b1f      	ldr	r3, [pc, #124]	@ (8001284 <SystemClock_Config+0xd0>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800120c:	607b      	str	r3, [r7, #4]
 800120e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001210:	2301      	movs	r3, #1
 8001212:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001214:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001218:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800121a:	2302      	movs	r3, #2
 800121c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800121e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001222:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001224:	2308      	movs	r3, #8
 8001226:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001228:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800122c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800122e:	2302      	movs	r3, #2
 8001230:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001232:	2307      	movs	r3, #7
 8001234:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001236:	f107 0320 	add.w	r3, r7, #32
 800123a:	4618      	mov	r0, r3
 800123c:	f004 fec4 	bl	8005fc8 <HAL_RCC_OscConfig>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001246:	f000 fc71 	bl	8001b2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800124a:	230f      	movs	r3, #15
 800124c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800124e:	2302      	movs	r3, #2
 8001250:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001252:	2300      	movs	r3, #0
 8001254:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001256:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800125a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800125c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001260:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001262:	f107 030c 	add.w	r3, r7, #12
 8001266:	2105      	movs	r1, #5
 8001268:	4618      	mov	r0, r3
 800126a:	f005 f925 	bl	80064b8 <HAL_RCC_ClockConfig>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001274:	f000 fc5a 	bl	8001b2c <Error_Handler>
  }
}
 8001278:	bf00      	nop
 800127a:	3750      	adds	r7, #80	@ 0x50
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	40023800 	.word	0x40023800
 8001284:	40007000 	.word	0x40007000

08001288 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800128e:	463b      	mov	r3, r7
 8001290:	2200      	movs	r2, #0
 8001292:	601a      	str	r2, [r3, #0]
 8001294:	605a      	str	r2, [r3, #4]
 8001296:	609a      	str	r2, [r3, #8]
 8001298:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
   */
  hadc1.Instance = ADC1;
 800129a:	4b28      	ldr	r3, [pc, #160]	@ (800133c <MX_ADC1_Init+0xb4>)
 800129c:	4a28      	ldr	r2, [pc, #160]	@ (8001340 <MX_ADC1_Init+0xb8>)
 800129e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80012a0:	4b26      	ldr	r3, [pc, #152]	@ (800133c <MX_ADC1_Init+0xb4>)
 80012a2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80012a6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012a8:	4b24      	ldr	r3, [pc, #144]	@ (800133c <MX_ADC1_Init+0xb4>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80012ae:	4b23      	ldr	r3, [pc, #140]	@ (800133c <MX_ADC1_Init+0xb4>)
 80012b0:	2201      	movs	r2, #1
 80012b2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80012b4:	4b21      	ldr	r3, [pc, #132]	@ (800133c <MX_ADC1_Init+0xb4>)
 80012b6:	2201      	movs	r2, #1
 80012b8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012ba:	4b20      	ldr	r3, [pc, #128]	@ (800133c <MX_ADC1_Init+0xb4>)
 80012bc:	2200      	movs	r2, #0
 80012be:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012c2:	4b1e      	ldr	r3, [pc, #120]	@ (800133c <MX_ADC1_Init+0xb4>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012c8:	4b1c      	ldr	r3, [pc, #112]	@ (800133c <MX_ADC1_Init+0xb4>)
 80012ca:	4a1e      	ldr	r2, [pc, #120]	@ (8001344 <MX_ADC1_Init+0xbc>)
 80012cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012ce:	4b1b      	ldr	r3, [pc, #108]	@ (800133c <MX_ADC1_Init+0xb4>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80012d4:	4b19      	ldr	r3, [pc, #100]	@ (800133c <MX_ADC1_Init+0xb4>)
 80012d6:	2202      	movs	r2, #2
 80012d8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80012da:	4b18      	ldr	r3, [pc, #96]	@ (800133c <MX_ADC1_Init+0xb4>)
 80012dc:	2201      	movs	r2, #1
 80012de:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80012e2:	4b16      	ldr	r3, [pc, #88]	@ (800133c <MX_ADC1_Init+0xb4>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012e8:	4814      	ldr	r0, [pc, #80]	@ (800133c <MX_ADC1_Init+0xb4>)
 80012ea:	f001 f8c7 	bl	800247c <HAL_ADC_Init>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80012f4:	f000 fc1a 	bl	8001b2c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
   */
  sConfig.Channel = ADC_CHANNEL_8;
 80012f8:	2308      	movs	r3, #8
 80012fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80012fc:	2301      	movs	r3, #1
 80012fe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_112CYCLES;
 8001300:	2305      	movs	r3, #5
 8001302:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001304:	463b      	mov	r3, r7
 8001306:	4619      	mov	r1, r3
 8001308:	480c      	ldr	r0, [pc, #48]	@ (800133c <MX_ADC1_Init+0xb4>)
 800130a:	f001 fa19 	bl	8002740 <HAL_ADC_ConfigChannel>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001314:	f000 fc0a 	bl	8001b2c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
   */
  sConfig.Channel = ADC_CHANNEL_9;
 8001318:	2309      	movs	r3, #9
 800131a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800131c:	2302      	movs	r3, #2
 800131e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001320:	463b      	mov	r3, r7
 8001322:	4619      	mov	r1, r3
 8001324:	4805      	ldr	r0, [pc, #20]	@ (800133c <MX_ADC1_Init+0xb4>)
 8001326:	f001 fa0b 	bl	8002740 <HAL_ADC_ConfigChannel>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001330:	f000 fbfc 	bl	8001b2c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 8001334:	bf00      	nop
 8001336:	3710      	adds	r7, #16
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	2000014c 	.word	0x2000014c
 8001340:	40012000 	.word	0x40012000
 8001344:	0f000001 	.word	0x0f000001

08001348 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800134c:	4b12      	ldr	r3, [pc, #72]	@ (8001398 <MX_I2C1_Init+0x50>)
 800134e:	4a13      	ldr	r2, [pc, #76]	@ (800139c <MX_I2C1_Init+0x54>)
 8001350:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001352:	4b11      	ldr	r3, [pc, #68]	@ (8001398 <MX_I2C1_Init+0x50>)
 8001354:	4a12      	ldr	r2, [pc, #72]	@ (80013a0 <MX_I2C1_Init+0x58>)
 8001356:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001358:	4b0f      	ldr	r3, [pc, #60]	@ (8001398 <MX_I2C1_Init+0x50>)
 800135a:	2200      	movs	r2, #0
 800135c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800135e:	4b0e      	ldr	r3, [pc, #56]	@ (8001398 <MX_I2C1_Init+0x50>)
 8001360:	2200      	movs	r2, #0
 8001362:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001364:	4b0c      	ldr	r3, [pc, #48]	@ (8001398 <MX_I2C1_Init+0x50>)
 8001366:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800136a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800136c:	4b0a      	ldr	r3, [pc, #40]	@ (8001398 <MX_I2C1_Init+0x50>)
 800136e:	2200      	movs	r2, #0
 8001370:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001372:	4b09      	ldr	r3, [pc, #36]	@ (8001398 <MX_I2C1_Init+0x50>)
 8001374:	2200      	movs	r2, #0
 8001376:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001378:	4b07      	ldr	r3, [pc, #28]	@ (8001398 <MX_I2C1_Init+0x50>)
 800137a:	2200      	movs	r2, #0
 800137c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800137e:	4b06      	ldr	r3, [pc, #24]	@ (8001398 <MX_I2C1_Init+0x50>)
 8001380:	2200      	movs	r2, #0
 8001382:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001384:	4804      	ldr	r0, [pc, #16]	@ (8001398 <MX_I2C1_Init+0x50>)
 8001386:	f004 fcdb 	bl	8005d40 <HAL_I2C_Init>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001390:	f000 fbcc 	bl	8001b2c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */
}
 8001394:	bf00      	nop
 8001396:	bd80      	pop	{r7, pc}
 8001398:	200001f4 	.word	0x200001f4
 800139c:	40005400 	.word	0x40005400
 80013a0:	000186a0 	.word	0x000186a0

080013a4 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80013a8:	4b17      	ldr	r3, [pc, #92]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013aa:	4a18      	ldr	r2, [pc, #96]	@ (800140c <MX_SPI1_Init+0x68>)
 80013ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013ae:	4b16      	ldr	r3, [pc, #88]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013b0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80013b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80013b6:	4b14      	ldr	r3, [pc, #80]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80013bc:	4b12      	ldr	r3, [pc, #72]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013be:	2200      	movs	r2, #0
 80013c0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013c2:	4b11      	ldr	r3, [pc, #68]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80013ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013d4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80013d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013d8:	2200      	movs	r2, #0
 80013da:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013de:	2200      	movs	r2, #0
 80013e0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013e2:	4b09      	ldr	r3, [pc, #36]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013e8:	4b07      	ldr	r3, [pc, #28]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80013ee:	4b06      	ldr	r3, [pc, #24]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013f0:	220a      	movs	r2, #10
 80013f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013f4:	4804      	ldr	r0, [pc, #16]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013f6:	f005 fa7f 	bl	80068f8 <HAL_SPI_Init>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001400:	f000 fb94 	bl	8001b2c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */
}
 8001404:	bf00      	nop
 8001406:	bd80      	pop	{r7, pc}
 8001408:	20000248 	.word	0x20000248
 800140c:	40013000 	.word	0x40013000

08001410 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b08e      	sub	sp, #56	@ 0x38
 8001414:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001416:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800141a:	2200      	movs	r2, #0
 800141c:	601a      	str	r2, [r3, #0]
 800141e:	605a      	str	r2, [r3, #4]
 8001420:	609a      	str	r2, [r3, #8]
 8001422:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001424:	f107 0320 	add.w	r3, r7, #32
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]
 800142c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800142e:	1d3b      	adds	r3, r7, #4
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]
 8001434:	605a      	str	r2, [r3, #4]
 8001436:	609a      	str	r2, [r3, #8]
 8001438:	60da      	str	r2, [r3, #12]
 800143a:	611a      	str	r2, [r3, #16]
 800143c:	615a      	str	r2, [r3, #20]
 800143e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001440:	4b32      	ldr	r3, [pc, #200]	@ (800150c <MX_TIM3_Init+0xfc>)
 8001442:	4a33      	ldr	r2, [pc, #204]	@ (8001510 <MX_TIM3_Init+0x100>)
 8001444:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 8001446:	4b31      	ldr	r3, [pc, #196]	@ (800150c <MX_TIM3_Init+0xfc>)
 8001448:	2253      	movs	r2, #83	@ 0x53
 800144a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800144c:	4b2f      	ldr	r3, [pc, #188]	@ (800150c <MX_TIM3_Init+0xfc>)
 800144e:	2200      	movs	r2, #0
 8001450:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001452:	4b2e      	ldr	r3, [pc, #184]	@ (800150c <MX_TIM3_Init+0xfc>)
 8001454:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001458:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800145a:	4b2c      	ldr	r3, [pc, #176]	@ (800150c <MX_TIM3_Init+0xfc>)
 800145c:	2200      	movs	r2, #0
 800145e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001460:	4b2a      	ldr	r3, [pc, #168]	@ (800150c <MX_TIM3_Init+0xfc>)
 8001462:	2200      	movs	r2, #0
 8001464:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001466:	4829      	ldr	r0, [pc, #164]	@ (800150c <MX_TIM3_Init+0xfc>)
 8001468:	f005 facf 	bl	8006a0a <HAL_TIM_Base_Init>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001472:	f000 fb5b 	bl	8001b2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001476:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800147a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800147c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001480:	4619      	mov	r1, r3
 8001482:	4822      	ldr	r0, [pc, #136]	@ (800150c <MX_TIM3_Init+0xfc>)
 8001484:	f005 fcf4 	bl	8006e70 <HAL_TIM_ConfigClockSource>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800148e:	f000 fb4d 	bl	8001b2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001492:	481e      	ldr	r0, [pc, #120]	@ (800150c <MX_TIM3_Init+0xfc>)
 8001494:	f005 fb08 	bl	8006aa8 <HAL_TIM_PWM_Init>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800149e:	f000 fb45 	bl	8001b2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014a2:	2300      	movs	r3, #0
 80014a4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014a6:	2300      	movs	r3, #0
 80014a8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014aa:	f107 0320 	add.w	r3, r7, #32
 80014ae:	4619      	mov	r1, r3
 80014b0:	4816      	ldr	r0, [pc, #88]	@ (800150c <MX_TIM3_Init+0xfc>)
 80014b2:	f006 f8bb 	bl	800762c <HAL_TIMEx_MasterConfigSynchronization>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80014bc:	f000 fb36 	bl	8001b2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014c0:	2360      	movs	r3, #96	@ 0x60
 80014c2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80014c4:	2300      	movs	r3, #0
 80014c6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014c8:	2300      	movs	r3, #0
 80014ca:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014cc:	2300      	movs	r3, #0
 80014ce:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80014d0:	1d3b      	adds	r3, r7, #4
 80014d2:	2208      	movs	r2, #8
 80014d4:	4619      	mov	r1, r3
 80014d6:	480d      	ldr	r0, [pc, #52]	@ (800150c <MX_TIM3_Init+0xfc>)
 80014d8:	f005 fc08 	bl	8006cec <HAL_TIM_PWM_ConfigChannel>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80014e2:	f000 fb23 	bl	8001b2c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80014e6:	1d3b      	adds	r3, r7, #4
 80014e8:	220c      	movs	r2, #12
 80014ea:	4619      	mov	r1, r3
 80014ec:	4807      	ldr	r0, [pc, #28]	@ (800150c <MX_TIM3_Init+0xfc>)
 80014ee:	f005 fbfd 	bl	8006cec <HAL_TIM_PWM_ConfigChannel>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80014f8:	f000 fb18 	bl	8001b2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80014fc:	4803      	ldr	r0, [pc, #12]	@ (800150c <MX_TIM3_Init+0xfc>)
 80014fe:	f000 fd6d 	bl	8001fdc <HAL_TIM_MspPostInit>
}
 8001502:	bf00      	nop
 8001504:	3738      	adds	r7, #56	@ 0x38
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	200002a0 	.word	0x200002a0
 8001510:	40000400 	.word	0x40000400

08001514 <MX_UART5_Init>:
 * @brief UART5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART5_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001518:	4b11      	ldr	r3, [pc, #68]	@ (8001560 <MX_UART5_Init+0x4c>)
 800151a:	4a12      	ldr	r2, [pc, #72]	@ (8001564 <MX_UART5_Init+0x50>)
 800151c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 800151e:	4b10      	ldr	r3, [pc, #64]	@ (8001560 <MX_UART5_Init+0x4c>)
 8001520:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001524:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001526:	4b0e      	ldr	r3, [pc, #56]	@ (8001560 <MX_UART5_Init+0x4c>)
 8001528:	2200      	movs	r2, #0
 800152a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800152c:	4b0c      	ldr	r3, [pc, #48]	@ (8001560 <MX_UART5_Init+0x4c>)
 800152e:	2200      	movs	r2, #0
 8001530:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001532:	4b0b      	ldr	r3, [pc, #44]	@ (8001560 <MX_UART5_Init+0x4c>)
 8001534:	2200      	movs	r2, #0
 8001536:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001538:	4b09      	ldr	r3, [pc, #36]	@ (8001560 <MX_UART5_Init+0x4c>)
 800153a:	220c      	movs	r2, #12
 800153c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800153e:	4b08      	ldr	r3, [pc, #32]	@ (8001560 <MX_UART5_Init+0x4c>)
 8001540:	2200      	movs	r2, #0
 8001542:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001544:	4b06      	ldr	r3, [pc, #24]	@ (8001560 <MX_UART5_Init+0x4c>)
 8001546:	2200      	movs	r2, #0
 8001548:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800154a:	4805      	ldr	r0, [pc, #20]	@ (8001560 <MX_UART5_Init+0x4c>)
 800154c:	f006 f8ea 	bl	8007724 <HAL_UART_Init>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8001556:	f000 fae9 	bl	8001b2c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */
}
 800155a:	bf00      	nop
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	200002e8 	.word	0x200002e8
 8001564:	40005000 	.word	0x40005000

08001568 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800156e:	2300      	movs	r3, #0
 8001570:	607b      	str	r3, [r7, #4]
 8001572:	4b0c      	ldr	r3, [pc, #48]	@ (80015a4 <MX_DMA_Init+0x3c>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001576:	4a0b      	ldr	r2, [pc, #44]	@ (80015a4 <MX_DMA_Init+0x3c>)
 8001578:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800157c:	6313      	str	r3, [r2, #48]	@ 0x30
 800157e:	4b09      	ldr	r3, [pc, #36]	@ (80015a4 <MX_DMA_Init+0x3c>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001582:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001586:	607b      	str	r3, [r7, #4]
 8001588:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800158a:	2200      	movs	r2, #0
 800158c:	2100      	movs	r1, #0
 800158e:	2038      	movs	r0, #56	@ 0x38
 8001590:	f001 fc75 	bl	8002e7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001594:	2038      	movs	r0, #56	@ 0x38
 8001596:	f001 fc8e 	bl	8002eb6 <HAL_NVIC_EnableIRQ>
}
 800159a:	bf00      	nop
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	40023800 	.word	0x40023800

080015a8 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b08c      	sub	sp, #48	@ 0x30
 80015ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ae:	f107 031c 	add.w	r3, r7, #28
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	605a      	str	r2, [r3, #4]
 80015b8:	609a      	str	r2, [r3, #8]
 80015ba:	60da      	str	r2, [r3, #12]
 80015bc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015be:	2300      	movs	r3, #0
 80015c0:	61bb      	str	r3, [r7, #24]
 80015c2:	4ba1      	ldr	r3, [pc, #644]	@ (8001848 <MX_GPIO_Init+0x2a0>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c6:	4aa0      	ldr	r2, [pc, #640]	@ (8001848 <MX_GPIO_Init+0x2a0>)
 80015c8:	f043 0310 	orr.w	r3, r3, #16
 80015cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ce:	4b9e      	ldr	r3, [pc, #632]	@ (8001848 <MX_GPIO_Init+0x2a0>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d2:	f003 0310 	and.w	r3, r3, #16
 80015d6:	61bb      	str	r3, [r7, #24]
 80015d8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015da:	2300      	movs	r3, #0
 80015dc:	617b      	str	r3, [r7, #20]
 80015de:	4b9a      	ldr	r3, [pc, #616]	@ (8001848 <MX_GPIO_Init+0x2a0>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e2:	4a99      	ldr	r2, [pc, #612]	@ (8001848 <MX_GPIO_Init+0x2a0>)
 80015e4:	f043 0304 	orr.w	r3, r3, #4
 80015e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ea:	4b97      	ldr	r3, [pc, #604]	@ (8001848 <MX_GPIO_Init+0x2a0>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ee:	f003 0304 	and.w	r3, r3, #4
 80015f2:	617b      	str	r3, [r7, #20]
 80015f4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015f6:	2300      	movs	r3, #0
 80015f8:	613b      	str	r3, [r7, #16]
 80015fa:	4b93      	ldr	r3, [pc, #588]	@ (8001848 <MX_GPIO_Init+0x2a0>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fe:	4a92      	ldr	r2, [pc, #584]	@ (8001848 <MX_GPIO_Init+0x2a0>)
 8001600:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001604:	6313      	str	r3, [r2, #48]	@ 0x30
 8001606:	4b90      	ldr	r3, [pc, #576]	@ (8001848 <MX_GPIO_Init+0x2a0>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800160e:	613b      	str	r3, [r7, #16]
 8001610:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001612:	2300      	movs	r3, #0
 8001614:	60fb      	str	r3, [r7, #12]
 8001616:	4b8c      	ldr	r3, [pc, #560]	@ (8001848 <MX_GPIO_Init+0x2a0>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161a:	4a8b      	ldr	r2, [pc, #556]	@ (8001848 <MX_GPIO_Init+0x2a0>)
 800161c:	f043 0301 	orr.w	r3, r3, #1
 8001620:	6313      	str	r3, [r2, #48]	@ 0x30
 8001622:	4b89      	ldr	r3, [pc, #548]	@ (8001848 <MX_GPIO_Init+0x2a0>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001626:	f003 0301 	and.w	r3, r3, #1
 800162a:	60fb      	str	r3, [r7, #12]
 800162c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800162e:	2300      	movs	r3, #0
 8001630:	60bb      	str	r3, [r7, #8]
 8001632:	4b85      	ldr	r3, [pc, #532]	@ (8001848 <MX_GPIO_Init+0x2a0>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001636:	4a84      	ldr	r2, [pc, #528]	@ (8001848 <MX_GPIO_Init+0x2a0>)
 8001638:	f043 0302 	orr.w	r3, r3, #2
 800163c:	6313      	str	r3, [r2, #48]	@ 0x30
 800163e:	4b82      	ldr	r3, [pc, #520]	@ (8001848 <MX_GPIO_Init+0x2a0>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001642:	f003 0302 	and.w	r3, r3, #2
 8001646:	60bb      	str	r3, [r7, #8]
 8001648:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800164a:	2300      	movs	r3, #0
 800164c:	607b      	str	r3, [r7, #4]
 800164e:	4b7e      	ldr	r3, [pc, #504]	@ (8001848 <MX_GPIO_Init+0x2a0>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001652:	4a7d      	ldr	r2, [pc, #500]	@ (8001848 <MX_GPIO_Init+0x2a0>)
 8001654:	f043 0308 	orr.w	r3, r3, #8
 8001658:	6313      	str	r3, [r2, #48]	@ 0x30
 800165a:	4b7b      	ldr	r3, [pc, #492]	@ (8001848 <MX_GPIO_Init+0x2a0>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165e:	f003 0308 	and.w	r3, r3, #8
 8001662:	607b      	str	r3, [r7, #4]
 8001664:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001666:	2200      	movs	r2, #0
 8001668:	2108      	movs	r1, #8
 800166a:	4878      	ldr	r0, [pc, #480]	@ (800184c <MX_GPIO_Init+0x2a4>)
 800166c:	f002 fa02 	bl	8003a74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001670:	2201      	movs	r2, #1
 8001672:	2101      	movs	r1, #1
 8001674:	4876      	ldr	r0, [pc, #472]	@ (8001850 <MX_GPIO_Init+0x2a8>)
 8001676:	f002 f9fd 	bl	8003a74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MI0_Pin | MI1_Pin | MD0_Pin | MD1_Pin, GPIO_PIN_RESET);
 800167a:	2200      	movs	r2, #0
 800167c:	f44f 41f0 	mov.w	r1, #30720	@ 0x7800
 8001680:	4874      	ldr	r0, [pc, #464]	@ (8001854 <MX_GPIO_Init+0x2ac>)
 8001682:	f002 f9f7 	bl	8003a74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin | Audio_RST_Pin, GPIO_PIN_RESET);
 8001686:	2200      	movs	r2, #0
 8001688:	f24f 0110 	movw	r1, #61456	@ 0xf010
 800168c:	4872      	ldr	r0, [pc, #456]	@ (8001858 <MX_GPIO_Init+0x2b0>)
 800168e:	f002 f9f1 	bl	8003a74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001692:	2308      	movs	r3, #8
 8001694:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001696:	2301      	movs	r3, #1
 8001698:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169a:	2300      	movs	r3, #0
 800169c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169e:	2300      	movs	r3, #0
 80016a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80016a2:	f107 031c 	add.w	r3, r7, #28
 80016a6:	4619      	mov	r1, r3
 80016a8:	4868      	ldr	r0, [pc, #416]	@ (800184c <MX_GPIO_Init+0x2a4>)
 80016aa:	f002 f82f 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80016ae:	2301      	movs	r3, #1
 80016b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b2:	2301      	movs	r3, #1
 80016b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b6:	2300      	movs	r3, #0
 80016b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ba:	2300      	movs	r3, #0
 80016bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80016be:	f107 031c 	add.w	r3, r7, #28
 80016c2:	4619      	mov	r1, r3
 80016c4:	4862      	ldr	r0, [pc, #392]	@ (8001850 <MX_GPIO_Init+0x2a8>)
 80016c6:	f002 f821 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80016ca:	2308      	movs	r3, #8
 80016cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ce:	2302      	movs	r3, #2
 80016d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d2:	2300      	movs	r3, #0
 80016d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d6:	2300      	movs	r3, #0
 80016d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80016da:	2305      	movs	r3, #5
 80016dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80016de:	f107 031c 	add.w	r3, r7, #28
 80016e2:	4619      	mov	r1, r3
 80016e4:	485a      	ldr	r0, [pc, #360]	@ (8001850 <MX_GPIO_Init+0x2a8>)
 80016e6:	f002 f811 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : i_am_speed_Pin */
  GPIO_InitStruct.Pin = i_am_speed_Pin;
 80016ea:	2301      	movs	r3, #1
 80016ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016ee:	2300      	movs	r3, #0
 80016f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f2:	2300      	movs	r3, #0
 80016f4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(i_am_speed_GPIO_Port, &GPIO_InitStruct);
 80016f6:	f107 031c 	add.w	r3, r7, #28
 80016fa:	4619      	mov	r1, r3
 80016fc:	4857      	ldr	r0, [pc, #348]	@ (800185c <MX_GPIO_Init+0x2b4>)
 80016fe:	f002 f805 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001702:	2310      	movs	r3, #16
 8001704:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001706:	2302      	movs	r3, #2
 8001708:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170a:	2300      	movs	r3, #0
 800170c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800170e:	2300      	movs	r3, #0
 8001710:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001712:	2306      	movs	r3, #6
 8001714:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001716:	f107 031c 	add.w	r3, r7, #28
 800171a:	4619      	mov	r1, r3
 800171c:	484f      	ldr	r0, [pc, #316]	@ (800185c <MX_GPIO_Init+0x2b4>)
 800171e:	f001 fff5 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001722:	2304      	movs	r3, #4
 8001724:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001726:	2300      	movs	r3, #0
 8001728:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172a:	2300      	movs	r3, #0
 800172c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800172e:	f107 031c 	add.w	r3, r7, #28
 8001732:	4619      	mov	r1, r3
 8001734:	4847      	ldr	r0, [pc, #284]	@ (8001854 <MX_GPIO_Init+0x2ac>)
 8001736:	f001 ffe9 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800173a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800173e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001740:	2302      	movs	r3, #2
 8001742:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001744:	2300      	movs	r3, #0
 8001746:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001748:	2300      	movs	r3, #0
 800174a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800174c:	2305      	movs	r3, #5
 800174e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001750:	f107 031c 	add.w	r3, r7, #28
 8001754:	4619      	mov	r1, r3
 8001756:	483f      	ldr	r0, [pc, #252]	@ (8001854 <MX_GPIO_Init+0x2ac>)
 8001758:	f001 ffd8 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pins : MI0_Pin MI1_Pin MD0_Pin MD1_Pin */
  GPIO_InitStruct.Pin = MI0_Pin | MI1_Pin | MD0_Pin | MD1_Pin;
 800175c:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8001760:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001762:	2301      	movs	r3, #1
 8001764:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001766:	2300      	movs	r3, #0
 8001768:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800176a:	2300      	movs	r3, #0
 800176c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800176e:	f107 031c 	add.w	r3, r7, #28
 8001772:	4619      	mov	r1, r3
 8001774:	4837      	ldr	r0, [pc, #220]	@ (8001854 <MX_GPIO_Init+0x2ac>)
 8001776:	f001 ffc9 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin | Audio_RST_Pin;
 800177a:	f24f 0310 	movw	r3, #61456	@ 0xf010
 800177e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001780:	2301      	movs	r3, #1
 8001782:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001784:	2300      	movs	r3, #0
 8001786:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001788:	2300      	movs	r3, #0
 800178a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800178c:	f107 031c 	add.w	r3, r7, #28
 8001790:	4619      	mov	r1, r3
 8001792:	4831      	ldr	r0, [pc, #196]	@ (8001858 <MX_GPIO_Init+0x2b0>)
 8001794:	f001 ffba 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : WallSensor_Pin */
  GPIO_InitStruct.Pin = WallSensor_Pin;
 8001798:	2340      	movs	r3, #64	@ 0x40
 800179a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800179c:	2300      	movs	r3, #0
 800179e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a0:	2300      	movs	r3, #0
 80017a2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(WallSensor_GPIO_Port, &GPIO_InitStruct);
 80017a4:	f107 031c 	add.w	r3, r7, #28
 80017a8:	4619      	mov	r1, r3
 80017aa:	4829      	ldr	r0, [pc, #164]	@ (8001850 <MX_GPIO_Init+0x2a8>)
 80017ac:	f001 ffae 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : LineSensor_Pin */
  GPIO_InitStruct.Pin = LineSensor_Pin;
 80017b0:	2380      	movs	r3, #128	@ 0x80
 80017b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80017b4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80017b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ba:	2300      	movs	r3, #0
 80017bc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(LineSensor_GPIO_Port, &GPIO_InitStruct);
 80017be:	f107 031c 	add.w	r3, r7, #28
 80017c2:	4619      	mov	r1, r3
 80017c4:	4822      	ldr	r0, [pc, #136]	@ (8001850 <MX_GPIO_Init+0x2a8>)
 80017c6:	f001 ffa1 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_SCK_Pin */
  GPIO_InitStruct.Pin = I2S3_SCK_Pin;
 80017ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017d0:	2302      	movs	r3, #2
 80017d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d4:	2300      	movs	r3, #0
 80017d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d8:	2300      	movs	r3, #0
 80017da:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80017dc:	2306      	movs	r3, #6
 80017de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_SCK_GPIO_Port, &GPIO_InitStruct);
 80017e0:	f107 031c 	add.w	r3, r7, #28
 80017e4:	4619      	mov	r1, r3
 80017e6:	481a      	ldr	r0, [pc, #104]	@ (8001850 <MX_GPIO_Init+0x2a8>)
 80017e8:	f001 ff90 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80017ec:	2320      	movs	r3, #32
 80017ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017f0:	2300      	movs	r3, #0
 80017f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f4:	2300      	movs	r3, #0
 80017f6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80017f8:	f107 031c 	add.w	r3, r7, #28
 80017fc:	4619      	mov	r1, r3
 80017fe:	4816      	ldr	r0, [pc, #88]	@ (8001858 <MX_GPIO_Init+0x2b0>)
 8001800:	f001 ff84 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001804:	2302      	movs	r3, #2
 8001806:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001808:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800180c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180e:	2300      	movs	r3, #0
 8001810:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001812:	f107 031c 	add.w	r3, r7, #28
 8001816:	4619      	mov	r1, r3
 8001818:	480c      	ldr	r0, [pc, #48]	@ (800184c <MX_GPIO_Init+0x2a4>)
 800181a:	f001 ff77 	bl	800370c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800181e:	2200      	movs	r2, #0
 8001820:	2100      	movs	r1, #0
 8001822:	2017      	movs	r0, #23
 8001824:	f001 fb2b 	bl	8002e7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001828:	2017      	movs	r0, #23
 800182a:	f001 fb44 	bl	8002eb6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0); // Prioridad alta para ambos sensores
 800182e:	2200      	movs	r2, #0
 8001830:	2101      	movs	r1, #1
 8001832:	2017      	movs	r0, #23
 8001834:	f001 fb23 	bl	8002e7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001838:	2017      	movs	r0, #23
 800183a:	f001 fb3c 	bl	8002eb6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END MX_GPIO_Init_2 */
}
 800183e:	bf00      	nop
 8001840:	3730      	adds	r7, #48	@ 0x30
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	40023800 	.word	0x40023800
 800184c:	40021000 	.word	0x40021000
 8001850:	40020800 	.word	0x40020800
 8001854:	40020400 	.word	0x40020400
 8001858:	40020c00 	.word	0x40020c00
 800185c:	40020000 	.word	0x40020000

08001860 <actualizar_posicion>:
 * @param sentido Orientación actual del robot
 *
 * @note Las coordenadas van de 1 a 4 para un laberinto 4x4
 */
void actualizar_posicion(uint8_t *fila, uint8_t *columna, brujula sentido)
{
 8001860:	b480      	push	{r7}
 8001862:	b085      	sub	sp, #20
 8001864:	af00      	add	r7, sp, #0
 8001866:	60f8      	str	r0, [r7, #12]
 8001868:	60b9      	str	r1, [r7, #8]
 800186a:	4613      	mov	r3, r2
 800186c:	71fb      	strb	r3, [r7, #7]
  switch (sentido)
 800186e:	79fb      	ldrb	r3, [r7, #7]
 8001870:	2b03      	cmp	r3, #3
 8001872:	d827      	bhi.n	80018c4 <actualizar_posicion+0x64>
 8001874:	a201      	add	r2, pc, #4	@ (adr r2, 800187c <actualizar_posicion+0x1c>)
 8001876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800187a:	bf00      	nop
 800187c:	0800188d 	.word	0x0800188d
 8001880:	0800189b 	.word	0x0800189b
 8001884:	080018a9 	.word	0x080018a9
 8001888:	080018b7 	.word	0x080018b7
  {
  case norte:
    (*fila)--;
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	3b01      	subs	r3, #1
 8001892:	b2da      	uxtb	r2, r3
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	701a      	strb	r2, [r3, #0]
    break;
 8001898:	e014      	b.n	80018c4 <actualizar_posicion+0x64>
  case este:
    (*columna)++;
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	3301      	adds	r3, #1
 80018a0:	b2da      	uxtb	r2, r3
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	701a      	strb	r2, [r3, #0]
    break;
 80018a6:	e00d      	b.n	80018c4 <actualizar_posicion+0x64>
  case sur:
    (*fila)++;
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	3301      	adds	r3, #1
 80018ae:	b2da      	uxtb	r2, r3
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	701a      	strb	r2, [r3, #0]
    break;
 80018b4:	e006      	b.n	80018c4 <actualizar_posicion+0x64>
  case oeste:
    (*columna)--;
 80018b6:	68bb      	ldr	r3, [r7, #8]
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	3b01      	subs	r3, #1
 80018bc:	b2da      	uxtb	r2, r3
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	701a      	strb	r2, [r3, #0]
    break;
 80018c2:	bf00      	nop
  }
}
 80018c4:	bf00      	nop
 80018c6:	3714      	adds	r7, #20
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr

080018d0 <chequeolinea>:
 * 7. Reactiva interrupciones
 *
 * @note Usa TIEMPO_AVANCE_LINEA que varía según el modo (exploración/sprint)
 */
void chequeolinea(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
  HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 80018d6:	2017      	movs	r0, #23
 80018d8:	f001 fafb 	bl	8002ed2 <HAL_NVIC_DisableIRQ>
  HAL_Delay(TIEMPO_AVANCE_LINEA); // por si es sprint o no
 80018dc:	4b29      	ldr	r3, [pc, #164]	@ (8001984 <chequeolinea+0xb4>)
 80018de:	881b      	ldrh	r3, [r3, #0]
 80018e0:	4618      	mov	r0, r3
 80018e2:	f000 fda7 	bl	8002434 <HAL_Delay>

  // Actualizar posición
  actualizar_posicion(&fila_actual, &columna_actual, sentido_actual);
 80018e6:	4b28      	ldr	r3, [pc, #160]	@ (8001988 <chequeolinea+0xb8>)
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	461a      	mov	r2, r3
 80018ec:	4927      	ldr	r1, [pc, #156]	@ (800198c <chequeolinea+0xbc>)
 80018ee:	4828      	ldr	r0, [pc, #160]	@ (8001990 <chequeolinea+0xc0>)
 80018f0:	f7ff ffb6 	bl	8001860 <actualizar_posicion>

  sprintf(mensaje, "%d,%d", fila_actual, columna_actual);
 80018f4:	4b26      	ldr	r3, [pc, #152]	@ (8001990 <chequeolinea+0xc0>)
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	461a      	mov	r2, r3
 80018fa:	4b24      	ldr	r3, [pc, #144]	@ (800198c <chequeolinea+0xbc>)
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	4925      	ldr	r1, [pc, #148]	@ (8001994 <chequeolinea+0xc4>)
 8001900:	4825      	ldr	r0, [pc, #148]	@ (8001998 <chequeolinea+0xc8>)
 8001902:	f00a fd47 	bl	800c394 <siprintf>
  Transmision();
 8001906:	f000 fcaf 	bl	8002268 <Transmision>

  // terminó?
  if (fila_actual == 1 && columna_actual == 1)
 800190a:	4b21      	ldr	r3, [pc, #132]	@ (8001990 <chequeolinea+0xc0>)
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	2b01      	cmp	r3, #1
 8001910:	d114      	bne.n	800193c <chequeolinea+0x6c>
 8001912:	4b1e      	ldr	r3, [pc, #120]	@ (800198c <chequeolinea+0xbc>)
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	2b01      	cmp	r3, #1
 8001918:	d110      	bne.n	800193c <chequeolinea+0x6c>
  {
    termino();
 800191a:	f7ff f92b 	bl	8000b74 <termino>
    terminado = true;
 800191e:	4b1f      	ldr	r3, [pc, #124]	@ (800199c <chequeolinea+0xcc>)
 8001920:	2201      	movs	r2, #1
 8001922:	701a      	strb	r2, [r3, #0]
    strcpy(mensaje, "Finalizado");
 8001924:	4a1c      	ldr	r2, [pc, #112]	@ (8001998 <chequeolinea+0xc8>)
 8001926:	4b1e      	ldr	r3, [pc, #120]	@ (80019a0 <chequeolinea+0xd0>)
 8001928:	cb03      	ldmia	r3!, {r0, r1}
 800192a:	6010      	str	r0, [r2, #0]
 800192c:	6051      	str	r1, [r2, #4]
 800192e:	8819      	ldrh	r1, [r3, #0]
 8001930:	789b      	ldrb	r3, [r3, #2]
 8001932:	8111      	strh	r1, [r2, #8]
 8001934:	7293      	strb	r3, [r2, #10]
    Transmision();
 8001936:	f000 fc97 	bl	8002268 <Transmision>
    return;
 800193a:	e01f      	b.n	800197c <chequeolinea+0xac>
  }

  // Calcular y ejecutar
  brujula sentido_deseado = calcular_mejor_direccion(fila_actual, columna_actual); // funcion definida en navegacion.h
 800193c:	4b14      	ldr	r3, [pc, #80]	@ (8001990 <chequeolinea+0xc0>)
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	4a12      	ldr	r2, [pc, #72]	@ (800198c <chequeolinea+0xbc>)
 8001942:	7812      	ldrb	r2, [r2, #0]
 8001944:	4611      	mov	r1, r2
 8001946:	4618      	mov	r0, r3
 8001948:	f000 f8f6 	bl	8001b38 <calcular_mejor_direccion>
 800194c:	4603      	mov	r3, r0
 800194e:	71fb      	strb	r3, [r7, #7]
  sentido_actual = ejecutar_movimiento(sentido_actual, sentido_deseado);           // funcion definida en navegacion.h
 8001950:	4b0d      	ldr	r3, [pc, #52]	@ (8001988 <chequeolinea+0xb8>)
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	79fa      	ldrb	r2, [r7, #7]
 8001956:	4611      	mov	r1, r2
 8001958:	4618      	mov	r0, r3
 800195a:	f000 f9af 	bl	8001cbc <ejecutar_movimiento>
 800195e:	4603      	mov	r3, r0
 8001960:	461a      	mov	r2, r3
 8001962:	4b09      	ldr	r3, [pc, #36]	@ (8001988 <chequeolinea+0xb8>)
 8001964:	701a      	strb	r2, [r3, #0]
  avanza();
 8001966:	f7ff f843 	bl	80009f0 <avanza>

  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800196a:	2017      	movs	r0, #23
 800196c:	f001 faa3 	bl	8002eb6 <HAL_NVIC_EnableIRQ>
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8001970:	2200      	movs	r2, #0
 8001972:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001976:	480b      	ldr	r0, [pc, #44]	@ (80019a4 <chequeolinea+0xd4>)
 8001978:	f002 f87c 	bl	8003a74 <HAL_GPIO_WritePin>
}
 800197c:	3708      	adds	r7, #8
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	20000016 	.word	0x20000016
 8001988:	20000330 	.word	0x20000330
 800198c:	20000015 	.word	0x20000015
 8001990:	20000014 	.word	0x20000014
 8001994:	0800cb90 	.word	0x0800cb90
 8001998:	200004cc 	.word	0x200004cc
 800199c:	20000331 	.word	0x20000331
 80019a0:	0800cb98 	.word	0x0800cb98
 80019a4:	40020c00 	.word	0x40020c00

080019a8 <chequeomuro>:
 * 6. Reactiva interrupciones
 *
 * @note El algoritmo Flood Fill se ejecuta completamente tras cada muro detectado
 */
void chequeomuro(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
  HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 80019ae:	2017      	movs	r0, #23
 80019b0:	f001 fa8f 	bl	8002ed2 <HAL_NVIC_DisableIRQ>

  // 1. Registrar el muro detectado
  laberinto_set_muro(fila_actual, columna_actual, sentido_actual);
 80019b4:	4b17      	ldr	r3, [pc, #92]	@ (8001a14 <chequeomuro+0x6c>)
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	4a17      	ldr	r2, [pc, #92]	@ (8001a18 <chequeomuro+0x70>)
 80019ba:	7811      	ldrb	r1, [r2, #0]
 80019bc:	4a17      	ldr	r2, [pc, #92]	@ (8001a1c <chequeomuro+0x74>)
 80019be:	7812      	ldrb	r2, [r2, #0]
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7ff f9f5 	bl	8000db0 <laberinto_set_muro>

  // 2. Recalcular todos los pesos con el nuevo muro
  laberinto_recalcular_pesos();
 80019c6:	f7ff fa55 	bl	8000e74 <laberinto_recalcular_pesos>

  // 3. Calcular nueva mejor dirección
  brujula sentido_deseado = calcular_mejor_direccion(fila_actual, columna_actual);
 80019ca:	4b12      	ldr	r3, [pc, #72]	@ (8001a14 <chequeomuro+0x6c>)
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	4a12      	ldr	r2, [pc, #72]	@ (8001a18 <chequeomuro+0x70>)
 80019d0:	7812      	ldrb	r2, [r2, #0]
 80019d2:	4611      	mov	r1, r2
 80019d4:	4618      	mov	r0, r3
 80019d6:	f000 f8af 	bl	8001b38 <calcular_mejor_direccion>
 80019da:	4603      	mov	r3, r0
 80019dc:	71fb      	strb	r3, [r7, #7]

  // 4. Ejecutar movimiento LO QUE HIZO EL COLO YA ACTUALIZA EL SENTIDO ACTUAL SOLO
  sentido_actual = ejecutar_movimiento(sentido_actual, sentido_deseado);
 80019de:	4b0f      	ldr	r3, [pc, #60]	@ (8001a1c <chequeomuro+0x74>)
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	79fa      	ldrb	r2, [r7, #7]
 80019e4:	4611      	mov	r1, r2
 80019e6:	4618      	mov	r0, r3
 80019e8:	f000 f968 	bl	8001cbc <ejecutar_movimiento>
 80019ec:	4603      	mov	r3, r0
 80019ee:	461a      	mov	r2, r3
 80019f0:	4b0a      	ldr	r3, [pc, #40]	@ (8001a1c <chequeomuro+0x74>)
 80019f2:	701a      	strb	r2, [r3, #0]
  avanza();
 80019f4:	f7fe fffc 	bl	80009f0 <avanza>

  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80019f8:	2017      	movs	r0, #23
 80019fa:	f001 fa5c 	bl	8002eb6 <HAL_NVIC_EnableIRQ>
  HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, GPIO_PIN_RESET);
 80019fe:	2200      	movs	r2, #0
 8001a00:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a04:	4806      	ldr	r0, [pc, #24]	@ (8001a20 <chequeomuro+0x78>)
 8001a06:	f002 f835 	bl	8003a74 <HAL_GPIO_WritePin>
}
 8001a0a:	bf00      	nop
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	20000014 	.word	0x20000014
 8001a18:	20000015 	.word	0x20000015
 8001a1c:	20000330 	.word	0x20000330
 8001a20:	40020c00 	.word	0x40020c00

08001a24 <reset_posicion_pushbutton>:
 * 5. Inicia el movimiento inmediatamente
 *
 * @note El robot mantiene el conocimiento del laberinto de la primera ejecución
 */
void reset_posicion_pushbutton(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  if (antirebote(i_am_speed_GPIO_Port, i_am_speed_Pin))
 8001a28:	2101      	movs	r1, #1
 8001a2a:	4817      	ldr	r0, [pc, #92]	@ (8001a88 <reset_posicion_pushbutton+0x64>)
 8001a2c:	f7fe fdbe 	bl	80005ac <antirebote>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d025      	beq.n	8001a82 <reset_posicion_pushbutton+0x5e>
  {
    HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8001a36:	2017      	movs	r0, #23
 8001a38:	f001 fa4b 	bl	8002ed2 <HAL_NVIC_DisableIRQ>

    // Resetear posición
    fila_actual = 4;
 8001a3c:	4b13      	ldr	r3, [pc, #76]	@ (8001a8c <reset_posicion_pushbutton+0x68>)
 8001a3e:	2204      	movs	r2, #4
 8001a40:	701a      	strb	r2, [r3, #0]
    columna_actual = 4;
 8001a42:	4b13      	ldr	r3, [pc, #76]	@ (8001a90 <reset_posicion_pushbutton+0x6c>)
 8001a44:	2204      	movs	r2, #4
 8001a46:	701a      	strb	r2, [r3, #0]
    sentido_actual = norte;
 8001a48:	4b12      	ldr	r3, [pc, #72]	@ (8001a94 <reset_posicion_pushbutton+0x70>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	701a      	strb	r2, [r3, #0]
    terminado = false;
 8001a4e:	4b12      	ldr	r3, [pc, #72]	@ (8001a98 <reset_posicion_pushbutton+0x74>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	701a      	strb	r2, [r3, #0]

    // ⚡ I AM SPEED!
    activar_modo_sprint();     // Esta función está en control_motor.c
 8001a54:	f7fe ff20 	bl	8000898 <activar_modo_sprint>
    TIEMPO_AVANCE_LINEA = 400; // Reducir tiempo de avance a 400 ms
 8001a58:	4b10      	ldr	r3, [pc, #64]	@ (8001a9c <reset_posicion_pushbutton+0x78>)
 8001a5a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001a5e:	801a      	strh	r2, [r3, #0]

    flag_linea_detectada = false;
 8001a60:	4b0f      	ldr	r3, [pc, #60]	@ (8001aa0 <reset_posicion_pushbutton+0x7c>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	701a      	strb	r2, [r3, #0]
    flag_muro_detectado = false;
 8001a66:	4b0f      	ldr	r3, [pc, #60]	@ (8001aa4 <reset_posicion_pushbutton+0x80>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	701a      	strb	r2, [r3, #0]

    // Resetear estados de sensores
    ultimo_estado_linea = true;
 8001a6c:	4b0e      	ldr	r3, [pc, #56]	@ (8001aa8 <reset_posicion_pushbutton+0x84>)
 8001a6e:	2201      	movs	r2, #1
 8001a70:	701a      	strb	r2, [r3, #0]
    ultimo_estado_muro = true;
 8001a72:	4b0e      	ldr	r3, [pc, #56]	@ (8001aac <reset_posicion_pushbutton+0x88>)
 8001a74:	2201      	movs	r2, #1
 8001a76:	701a      	strb	r2, [r3, #0]

    avanza();
 8001a78:	f7fe ffba 	bl	80009f0 <avanza>
    // Reactivar interrupciones
    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001a7c:	2017      	movs	r0, #23
 8001a7e:	f001 fa1a 	bl	8002eb6 <HAL_NVIC_EnableIRQ>
  }
}
 8001a82:	bf00      	nop
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	40020000 	.word	0x40020000
 8001a8c:	20000014 	.word	0x20000014
 8001a90:	20000015 	.word	0x20000015
 8001a94:	20000330 	.word	0x20000330
 8001a98:	20000331 	.word	0x20000331
 8001a9c:	20000016 	.word	0x20000016
 8001aa0:	200004c4 	.word	0x200004c4
 8001aa4:	200004c5 	.word	0x200004c5
 8001aa8:	20000018 	.word	0x20000018
 8001aac:	20000019 	.word	0x20000019

08001ab0 <HAL_GPIO_EXTI_Callback>:
 * @param GPIO_Pin Pin que generó la interrupción
 *
 * @note Esta función implementa antirebote con delay no bloqueante
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == LineSensor_Pin)
 8001aba:	88fb      	ldrh	r3, [r7, #6]
 8001abc:	2b80      	cmp	r3, #128	@ 0x80
 8001abe:	d128      	bne.n	8001b12 <HAL_GPIO_EXTI_Callback+0x62>
  {
    static GPIO_PinState ultima_lectura_valida_linea = GPIO_PIN_SET;
    GPIO_PinState lectura1, lectura2;

    lectura1 = HAL_GPIO_ReadPin(LineSensor_GPIO_Port, LineSensor_Pin);
 8001ac0:	2180      	movs	r1, #128	@ 0x80
 8001ac2:	4816      	ldr	r0, [pc, #88]	@ (8001b1c <HAL_GPIO_EXTI_Callback+0x6c>)
 8001ac4:	f001 ffbe 	bl	8003a44 <HAL_GPIO_ReadPin>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	73fb      	strb	r3, [r7, #15]
    if (lectura1 != ultima_lectura_valida_linea)
 8001acc:	4b14      	ldr	r3, [pc, #80]	@ (8001b20 <HAL_GPIO_EXTI_Callback+0x70>)
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	7bfa      	ldrb	r2, [r7, #15]
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	d01d      	beq.n	8001b12 <HAL_GPIO_EXTI_Callback+0x62>
    {
      // Micro-delay en lugar de HAL_Delay (no bloquea tanto)
      for (volatile int i = 0; i < 1000000; i++)
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	60bb      	str	r3, [r7, #8]
 8001ada:	e002      	b.n	8001ae2 <HAL_GPIO_EXTI_Callback+0x32>
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	3301      	adds	r3, #1
 8001ae0:	60bb      	str	r3, [r7, #8]
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	4a0f      	ldr	r2, [pc, #60]	@ (8001b24 <HAL_GPIO_EXTI_Callback+0x74>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	ddf8      	ble.n	8001adc <HAL_GPIO_EXTI_Callback+0x2c>
        ; // ~20ms aprox

      lectura2 = HAL_GPIO_ReadPin(LineSensor_GPIO_Port, LineSensor_Pin);
 8001aea:	2180      	movs	r1, #128	@ 0x80
 8001aec:	480b      	ldr	r0, [pc, #44]	@ (8001b1c <HAL_GPIO_EXTI_Callback+0x6c>)
 8001aee:	f001 ffa9 	bl	8003a44 <HAL_GPIO_ReadPin>
 8001af2:	4603      	mov	r3, r0
 8001af4:	73bb      	strb	r3, [r7, #14]
      if (lectura2 == lectura1)
 8001af6:	7bba      	ldrb	r2, [r7, #14]
 8001af8:	7bfb      	ldrb	r3, [r7, #15]
 8001afa:	429a      	cmp	r2, r3
 8001afc:	d109      	bne.n	8001b12 <HAL_GPIO_EXTI_Callback+0x62>
      {
        ultima_lectura_valida_linea = lectura2;
 8001afe:	4a08      	ldr	r2, [pc, #32]	@ (8001b20 <HAL_GPIO_EXTI_Callback+0x70>)
 8001b00:	7bbb      	ldrb	r3, [r7, #14]
 8001b02:	7013      	strb	r3, [r2, #0]
        if (ultima_lectura_valida_linea == GPIO_PIN_RESET)
 8001b04:	4b06      	ldr	r3, [pc, #24]	@ (8001b20 <HAL_GPIO_EXTI_Callback+0x70>)
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d102      	bne.n	8001b12 <HAL_GPIO_EXTI_Callback+0x62>
        {
          flag_linea_detectada = true;
 8001b0c:	4b06      	ldr	r3, [pc, #24]	@ (8001b28 <HAL_GPIO_EXTI_Callback+0x78>)
 8001b0e:	2201      	movs	r2, #1
 8001b10:	701a      	strb	r2, [r3, #0]
        }
      }
    }
  }
}
 8001b12:	bf00      	nop
 8001b14:	3710      	adds	r7, #16
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40020800 	.word	0x40020800
 8001b20:	2000001a 	.word	0x2000001a
 8001b24:	000f423f 	.word	0x000f423f
 8001b28:	200004c4 	.word	0x200004c4

08001b2c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b30:	b672      	cpsid	i
}
 8001b32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b34:	bf00      	nop
 8001b36:	e7fd      	b.n	8001b34 <Error_Handler+0x8>

08001b38 <calcular_mejor_direccion>:
 * 6. Incluye verificación de seguridad final
 *
 * @note El orden de evaluación favorece movimientos hacia la meta (1,1)
 */
brujula calcular_mejor_direccion(uint8_t fila_actual, uint8_t columna_actual) // nos devuelve direccion en TIPO BRUJULA gracias colo
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b08c      	sub	sp, #48	@ 0x30
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	4603      	mov	r3, r0
 8001b40:	460a      	mov	r2, r1
 8001b42:	71fb      	strb	r3, [r7, #7]
 8001b44:	4613      	mov	r3, r2
 8001b46:	71bb      	strb	r3, [r7, #6]
    uint8_t peso_minimo = PESO_MAXIMO;
 8001b48:	23ff      	movs	r3, #255	@ 0xff
 8001b4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    brujula mejor_direccion = norte; // Dirección por defecto
 8001b4e:	2300      	movs	r3, #0
 8001b50:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    bool direccion_valida_encontrada = false;
 8001b54:	2300      	movs	r3, #0
 8001b56:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

    // Para dar preferencia a oeste y norte que llevan hacia la meta (1,1)
    // Primero oeste, luego norte, luego sur, luego este
    static const brujula orden_eval[] = {oeste, norte, sur, este};

    for (int i = 0; i < 4; i++)
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001b5e:	e04f      	b.n	8001c00 <calcular_mejor_direccion+0xc8>
    {
        brujula direccion = orden_eval[i];
 8001b60:	4a55      	ldr	r2, [pc, #340]	@ (8001cb8 <calcular_mejor_direccion+0x180>)
 8001b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b64:	4413      	add	r3, r2
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

        // 1. ¿Hay muro en esta dirección?
        if (laberinto_hay_muro(fila_actual, columna_actual, direccion))
 8001b6c:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8001b70:	79b9      	ldrb	r1, [r7, #6]
 8001b72:	79fb      	ldrb	r3, [r7, #7]
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7ff fa29 	bl	8000fcc <laberinto_hay_muro>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d139      	bne.n	8001bf4 <calcular_mejor_direccion+0xbc>
            continue; // Saltar si hay muro
        }

        // 2. Obtener posición adyacente
        posicion_t pos_adyacente = laberinto_get_posicion_adyacente(
            (posicion_t){fila_actual, columna_actual}, direccion);
 8001b80:	79fb      	ldrb	r3, [r7, #7]
 8001b82:	763b      	strb	r3, [r7, #24]
 8001b84:	79bb      	ldrb	r3, [r7, #6]
 8001b86:	767b      	strb	r3, [r7, #25]
        posicion_t pos_adyacente = laberinto_get_posicion_adyacente(
 8001b88:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	69b8      	ldr	r0, [r7, #24]
 8001b90:	f7ff fa4c 	bl	800102c <laberinto_get_posicion_adyacente>
 8001b94:	4603      	mov	r3, r0
 8001b96:	83bb      	strh	r3, [r7, #28]

        // 3. ¿Es válida? (no salirse del laberinto)
        if (!laberinto_posicion_valida(pos_adyacente.fila, pos_adyacente.columna))
 8001b98:	7f3b      	ldrb	r3, [r7, #28]
 8001b9a:	7f7a      	ldrb	r2, [r7, #29]
 8001b9c:	4611      	mov	r1, r2
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f7ff fa7e 	bl	80010a0 <laberinto_posicion_valida>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	f083 0301 	eor.w	r3, r3, #1
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d123      	bne.n	8001bf8 <calcular_mejor_direccion+0xc0>
        {
            continue; // Saltar si está fuera del laberinto
        }

        // 4. Obtener peso de la casilla adyacente
        uint8_t peso_adyacente = laberinto_get_peso(pos_adyacente.fila, pos_adyacente.columna);
 8001bb0:	7f3b      	ldrb	r3, [r7, #28]
 8001bb2:	7f7a      	ldrb	r2, [r7, #29]
 8001bb4:	4611      	mov	r1, r2
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7ff f8ce 	bl	8000d58 <laberinto_get_peso>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

        // 5. ¿Es el mejor peso hasta ahora? O primera dirección válida encontrada
        if (!direccion_valida_encontrada || peso_adyacente < peso_minimo)
 8001bc2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001bc6:	f083 0301 	eor.w	r3, r3, #1
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d105      	bne.n	8001bdc <calcular_mejor_direccion+0xa4>
 8001bd0:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8001bd4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d20e      	bcs.n	8001bfa <calcular_mejor_direccion+0xc2>
        {
            peso_minimo = peso_adyacente;
 8001bdc:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001be0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            mejor_direccion = direccion;
 8001be4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001be8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
            direccion_valida_encontrada = true;
 8001bec:	2301      	movs	r3, #1
 8001bee:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8001bf2:	e002      	b.n	8001bfa <calcular_mejor_direccion+0xc2>
            continue; // Saltar si hay muro
 8001bf4:	bf00      	nop
 8001bf6:	e000      	b.n	8001bfa <calcular_mejor_direccion+0xc2>
            continue; // Saltar si está fuera del laberinto
 8001bf8:	bf00      	nop
    for (int i = 0; i < 4; i++)
 8001bfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c02:	2b03      	cmp	r3, #3
 8001c04:	ddac      	ble.n	8001b60 <calcular_mejor_direccion+0x28>
        }
    }

    // Verificación final de seguridad: asegurarnos que la dirección elegida es válida
    if (direccion_valida_encontrada)
 8001c06:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d04d      	beq.n	8001caa <calcular_mejor_direccion+0x172>
    {
        posicion_t pos_siguiente = laberinto_get_posicion_adyacente(
            (posicion_t){fila_actual, columna_actual}, mejor_direccion);
 8001c0e:	79fb      	ldrb	r3, [r7, #7]
 8001c10:	743b      	strb	r3, [r7, #16]
 8001c12:	79bb      	ldrb	r3, [r7, #6]
 8001c14:	747b      	strb	r3, [r7, #17]
        posicion_t pos_siguiente = laberinto_get_posicion_adyacente(
 8001c16:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	6938      	ldr	r0, [r7, #16]
 8001c1e:	f7ff fa05 	bl	800102c <laberinto_get_posicion_adyacente>
 8001c22:	4603      	mov	r3, r0
 8001c24:	82bb      	strh	r3, [r7, #20]

        // Doble verificación para asegurarnos que no nos salimos del laberinto
        if (!laberinto_posicion_valida(pos_siguiente.fila, pos_siguiente.columna))
 8001c26:	7d3b      	ldrb	r3, [r7, #20]
 8001c28:	7d7a      	ldrb	r2, [r7, #21]
 8001c2a:	4611      	mov	r1, r2
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7ff fa37 	bl	80010a0 <laberinto_posicion_valida>
 8001c32:	4603      	mov	r3, r0
 8001c34:	f083 0301 	eor.w	r3, r3, #1
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d035      	beq.n	8001caa <calcular_mejor_direccion+0x172>
        {
            // Algo salió mal, buscar cualquier dirección válida
            for (int i = 0; i < 4; i++)
 8001c3e:	2300      	movs	r3, #0
 8001c40:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c42:	e02f      	b.n	8001ca4 <calcular_mejor_direccion+0x16c>
            {
                brujula dir_alternativa = orden_eval[i];
 8001c44:	4a1c      	ldr	r2, [pc, #112]	@ (8001cb8 <calcular_mejor_direccion+0x180>)
 8001c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c48:	4413      	add	r3, r2
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                pos_siguiente = laberinto_get_posicion_adyacente(
                    (posicion_t){fila_actual, columna_actual}, dir_alternativa);
 8001c50:	79fb      	ldrb	r3, [r7, #7]
 8001c52:	733b      	strb	r3, [r7, #12]
 8001c54:	79bb      	ldrb	r3, [r7, #6]
 8001c56:	737b      	strb	r3, [r7, #13]
                pos_siguiente = laberinto_get_posicion_adyacente(
 8001c58:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	68f8      	ldr	r0, [r7, #12]
 8001c60:	f7ff f9e4 	bl	800102c <laberinto_get_posicion_adyacente>
 8001c64:	4603      	mov	r3, r0
 8001c66:	82bb      	strh	r3, [r7, #20]

                if (laberinto_posicion_valida(pos_siguiente.fila, pos_siguiente.columna) &&
 8001c68:	7d3b      	ldrb	r3, [r7, #20]
 8001c6a:	7d7a      	ldrb	r2, [r7, #21]
 8001c6c:	4611      	mov	r1, r2
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f7ff fa16 	bl	80010a0 <laberinto_posicion_valida>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d011      	beq.n	8001c9e <calcular_mejor_direccion+0x166>
                    !laberinto_hay_muro(fila_actual, columna_actual, dir_alternativa))
 8001c7a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001c7e:	79b9      	ldrb	r1, [r7, #6]
 8001c80:	79fb      	ldrb	r3, [r7, #7]
 8001c82:	4618      	mov	r0, r3
 8001c84:	f7ff f9a2 	bl	8000fcc <laberinto_hay_muro>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	f083 0301 	eor.w	r3, r3, #1
 8001c8e:	b2db      	uxtb	r3, r3
                if (laberinto_posicion_valida(pos_siguiente.fila, pos_siguiente.columna) &&
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d004      	beq.n	8001c9e <calcular_mejor_direccion+0x166>
                {
                    mejor_direccion = dir_alternativa;
 8001c94:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c98:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001c9c:	e005      	b.n	8001caa <calcular_mejor_direccion+0x172>
            for (int i = 0; i < 4; i++)
 8001c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ca0:	3301      	adds	r3, #1
 8001ca2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ca6:	2b03      	cmp	r3, #3
 8001ca8:	ddcc      	ble.n	8001c44 <calcular_mejor_direccion+0x10c>
                }
            }
        }
    }

    return mejor_direccion;
 8001caa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3730      	adds	r7, #48	@ 0x30
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	0800cbbc 	.word	0x0800cbbc

08001cbc <ejecutar_movimiento>:
 *
 * @note Utiliza aritmética modular para calcular la diferencia angular
 * @note Los valores de brújula son: norte=0, este=1, sur=2, oeste=3
 */
brujula ejecutar_movimiento(brujula sentido_actual, brujula sentido_deseado)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	460a      	mov	r2, r1
 8001cc6:	71fb      	strb	r3, [r7, #7]
 8001cc8:	4613      	mov	r3, r2
 8001cca:	71bb      	strb	r3, [r7, #6]
    // ¿Ya está orientado correctamente?
    if (sentido_actual == sentido_deseado)
 8001ccc:	79fa      	ldrb	r2, [r7, #7]
 8001cce:	79bb      	ldrb	r3, [r7, #6]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d101      	bne.n	8001cd8 <ejecutar_movimiento+0x1c>
    {
        // avanza(); // Solo avanzar
        return sentido_actual;
 8001cd4:	79fb      	ldrb	r3, [r7, #7]
 8001cd6:	e02b      	b.n	8001d30 <ejecutar_movimiento+0x74>
    }

    // Calcular diferencia usando aritmética xq es un tipo brujula
    // norte=0, este=1, sur=2, oeste=3
    int diferencia = (sentido_deseado - sentido_actual + 4) % 4;
 8001cd8:	79ba      	ldrb	r2, [r7, #6]
 8001cda:	79fb      	ldrb	r3, [r7, #7]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	3304      	adds	r3, #4
 8001ce0:	425a      	negs	r2, r3
 8001ce2:	f003 0303 	and.w	r3, r3, #3
 8001ce6:	f002 0203 	and.w	r2, r2, #3
 8001cea:	bf58      	it	pl
 8001cec:	4253      	negpl	r3, r2
 8001cee:	60fb      	str	r3, [r7, #12]

    switch (diferencia)
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	2b03      	cmp	r3, #3
 8001cf4:	d015      	beq.n	8001d22 <ejecutar_movimiento+0x66>
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	2b03      	cmp	r3, #3
 8001cfa:	dc18      	bgt.n	8001d2e <ejecutar_movimiento+0x72>
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	2b01      	cmp	r3, #1
 8001d00:	d003      	beq.n	8001d0a <ejecutar_movimiento+0x4e>
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	2b02      	cmp	r3, #2
 8001d06:	d006      	beq.n	8001d16 <ejecutar_movimiento+0x5a>
 8001d08:	e011      	b.n	8001d2e <ejecutar_movimiento+0x72>
    {
    case 1: // Girar 90° a la derecha
        return gira90der(sentido_actual);
 8001d0a:	79fb      	ldrb	r3, [r7, #7]
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f7fe febd 	bl	8000a8c <gira90der>
 8001d12:	4603      	mov	r3, r0
 8001d14:	e00c      	b.n	8001d30 <ejecutar_movimiento+0x74>

    case 2: // Girar 180° (media vuelta)
        return gira180(sentido_actual);
 8001d16:	79fb      	ldrb	r3, [r7, #7]
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7fe fef1 	bl	8000b00 <gira180>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	e006      	b.n	8001d30 <ejecutar_movimiento+0x74>

    case 3: // Girar 90° a la izquierda
        return gira90izq(sentido_actual);
 8001d22:	79fb      	ldrb	r3, [r7, #7]
 8001d24:	4618      	mov	r0, r3
 8001d26:	f7fe fe77 	bl	8000a18 <gira90izq>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	e000      	b.n	8001d30 <ejecutar_movimiento+0x74>

    default: // No debería pasar (caso 0) pero pola dice que siempre se pone default
        // avanza();
        return sentido_actual;
 8001d2e:	79fb      	ldrb	r3, [r7, #7]
    }
 8001d30:	4618      	mov	r0, r3
 8001d32:	3710      	adds	r7, #16
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d3e:	2300      	movs	r3, #0
 8001d40:	607b      	str	r3, [r7, #4]
 8001d42:	4b10      	ldr	r3, [pc, #64]	@ (8001d84 <HAL_MspInit+0x4c>)
 8001d44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d46:	4a0f      	ldr	r2, [pc, #60]	@ (8001d84 <HAL_MspInit+0x4c>)
 8001d48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001d84 <HAL_MspInit+0x4c>)
 8001d50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d56:	607b      	str	r3, [r7, #4]
 8001d58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	603b      	str	r3, [r7, #0]
 8001d5e:	4b09      	ldr	r3, [pc, #36]	@ (8001d84 <HAL_MspInit+0x4c>)
 8001d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d62:	4a08      	ldr	r2, [pc, #32]	@ (8001d84 <HAL_MspInit+0x4c>)
 8001d64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d68:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d6a:	4b06      	ldr	r3, [pc, #24]	@ (8001d84 <HAL_MspInit+0x4c>)
 8001d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d72:	603b      	str	r3, [r7, #0]
 8001d74:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001d76:	2007      	movs	r0, #7
 8001d78:	f001 f876 	bl	8002e68 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d7c:	bf00      	nop
 8001d7e:	3708      	adds	r7, #8
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	40023800 	.word	0x40023800

08001d88 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b08a      	sub	sp, #40	@ 0x28
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d90:	f107 0314 	add.w	r3, r7, #20
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]
 8001d98:	605a      	str	r2, [r3, #4]
 8001d9a:	609a      	str	r2, [r3, #8]
 8001d9c:	60da      	str	r2, [r3, #12]
 8001d9e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a2f      	ldr	r2, [pc, #188]	@ (8001e64 <HAL_ADC_MspInit+0xdc>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d157      	bne.n	8001e5a <HAL_ADC_MspInit+0xd2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001daa:	2300      	movs	r3, #0
 8001dac:	613b      	str	r3, [r7, #16]
 8001dae:	4b2e      	ldr	r3, [pc, #184]	@ (8001e68 <HAL_ADC_MspInit+0xe0>)
 8001db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001db2:	4a2d      	ldr	r2, [pc, #180]	@ (8001e68 <HAL_ADC_MspInit+0xe0>)
 8001db4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001db8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dba:	4b2b      	ldr	r3, [pc, #172]	@ (8001e68 <HAL_ADC_MspInit+0xe0>)
 8001dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dc2:	613b      	str	r3, [r7, #16]
 8001dc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	60fb      	str	r3, [r7, #12]
 8001dca:	4b27      	ldr	r3, [pc, #156]	@ (8001e68 <HAL_ADC_MspInit+0xe0>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dce:	4a26      	ldr	r2, [pc, #152]	@ (8001e68 <HAL_ADC_MspInit+0xe0>)
 8001dd0:	f043 0302 	orr.w	r3, r3, #2
 8001dd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dd6:	4b24      	ldr	r3, [pc, #144]	@ (8001e68 <HAL_ADC_MspInit+0xe0>)
 8001dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dda:	f003 0302 	and.w	r3, r3, #2
 8001dde:	60fb      	str	r3, [r7, #12]
 8001de0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = RightSensor_Pin|LeftSensor_Pin;
 8001de2:	2303      	movs	r3, #3
 8001de4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001de6:	2303      	movs	r3, #3
 8001de8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dea:	2300      	movs	r3, #0
 8001dec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dee:	f107 0314 	add.w	r3, r7, #20
 8001df2:	4619      	mov	r1, r3
 8001df4:	481d      	ldr	r0, [pc, #116]	@ (8001e6c <HAL_ADC_MspInit+0xe4>)
 8001df6:	f001 fc89 	bl	800370c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001dfa:	4b1d      	ldr	r3, [pc, #116]	@ (8001e70 <HAL_ADC_MspInit+0xe8>)
 8001dfc:	4a1d      	ldr	r2, [pc, #116]	@ (8001e74 <HAL_ADC_MspInit+0xec>)
 8001dfe:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001e00:	4b1b      	ldr	r3, [pc, #108]	@ (8001e70 <HAL_ADC_MspInit+0xe8>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e06:	4b1a      	ldr	r3, [pc, #104]	@ (8001e70 <HAL_ADC_MspInit+0xe8>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e0c:	4b18      	ldr	r3, [pc, #96]	@ (8001e70 <HAL_ADC_MspInit+0xe8>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001e12:	4b17      	ldr	r3, [pc, #92]	@ (8001e70 <HAL_ADC_MspInit+0xe8>)
 8001e14:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e18:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e1a:	4b15      	ldr	r3, [pc, #84]	@ (8001e70 <HAL_ADC_MspInit+0xe8>)
 8001e1c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001e20:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001e22:	4b13      	ldr	r3, [pc, #76]	@ (8001e70 <HAL_ADC_MspInit+0xe8>)
 8001e24:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e28:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001e2a:	4b11      	ldr	r3, [pc, #68]	@ (8001e70 <HAL_ADC_MspInit+0xe8>)
 8001e2c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e30:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001e32:	4b0f      	ldr	r3, [pc, #60]	@ (8001e70 <HAL_ADC_MspInit+0xe8>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e38:	4b0d      	ldr	r3, [pc, #52]	@ (8001e70 <HAL_ADC_MspInit+0xe8>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001e3e:	480c      	ldr	r0, [pc, #48]	@ (8001e70 <HAL_ADC_MspInit+0xe8>)
 8001e40:	f001 f862 	bl	8002f08 <HAL_DMA_Init>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d001      	beq.n	8001e4e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001e4a:	f7ff fe6f 	bl	8001b2c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	4a07      	ldr	r2, [pc, #28]	@ (8001e70 <HAL_ADC_MspInit+0xe8>)
 8001e52:	639a      	str	r2, [r3, #56]	@ 0x38
 8001e54:	4a06      	ldr	r2, [pc, #24]	@ (8001e70 <HAL_ADC_MspInit+0xe8>)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001e5a:	bf00      	nop
 8001e5c:	3728      	adds	r7, #40	@ 0x28
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	40012000 	.word	0x40012000
 8001e68:	40023800 	.word	0x40023800
 8001e6c:	40020400 	.word	0x40020400
 8001e70:	20000194 	.word	0x20000194
 8001e74:	40026410 	.word	0x40026410

08001e78 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b08a      	sub	sp, #40	@ 0x28
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e80:	f107 0314 	add.w	r3, r7, #20
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	605a      	str	r2, [r3, #4]
 8001e8a:	609a      	str	r2, [r3, #8]
 8001e8c:	60da      	str	r2, [r3, #12]
 8001e8e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a19      	ldr	r2, [pc, #100]	@ (8001efc <HAL_I2C_MspInit+0x84>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d12c      	bne.n	8001ef4 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	613b      	str	r3, [r7, #16]
 8001e9e:	4b18      	ldr	r3, [pc, #96]	@ (8001f00 <HAL_I2C_MspInit+0x88>)
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ea2:	4a17      	ldr	r2, [pc, #92]	@ (8001f00 <HAL_I2C_MspInit+0x88>)
 8001ea4:	f043 0302 	orr.w	r3, r3, #2
 8001ea8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eaa:	4b15      	ldr	r3, [pc, #84]	@ (8001f00 <HAL_I2C_MspInit+0x88>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eae:	f003 0302 	and.w	r3, r3, #2
 8001eb2:	613b      	str	r3, [r7, #16]
 8001eb4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001eb6:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001eba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ebc:	2312      	movs	r3, #18
 8001ebe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ec8:	2304      	movs	r3, #4
 8001eca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ecc:	f107 0314 	add.w	r3, r7, #20
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	480c      	ldr	r0, [pc, #48]	@ (8001f04 <HAL_I2C_MspInit+0x8c>)
 8001ed4:	f001 fc1a 	bl	800370c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ed8:	2300      	movs	r3, #0
 8001eda:	60fb      	str	r3, [r7, #12]
 8001edc:	4b08      	ldr	r3, [pc, #32]	@ (8001f00 <HAL_I2C_MspInit+0x88>)
 8001ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee0:	4a07      	ldr	r2, [pc, #28]	@ (8001f00 <HAL_I2C_MspInit+0x88>)
 8001ee2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ee6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ee8:	4b05      	ldr	r3, [pc, #20]	@ (8001f00 <HAL_I2C_MspInit+0x88>)
 8001eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ef0:	60fb      	str	r3, [r7, #12]
 8001ef2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001ef4:	bf00      	nop
 8001ef6:	3728      	adds	r7, #40	@ 0x28
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	40005400 	.word	0x40005400
 8001f00:	40023800 	.word	0x40023800
 8001f04:	40020400 	.word	0x40020400

08001f08 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b08a      	sub	sp, #40	@ 0x28
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f10:	f107 0314 	add.w	r3, r7, #20
 8001f14:	2200      	movs	r2, #0
 8001f16:	601a      	str	r2, [r3, #0]
 8001f18:	605a      	str	r2, [r3, #4]
 8001f1a:	609a      	str	r2, [r3, #8]
 8001f1c:	60da      	str	r2, [r3, #12]
 8001f1e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a19      	ldr	r2, [pc, #100]	@ (8001f8c <HAL_SPI_MspInit+0x84>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d12b      	bne.n	8001f82 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	613b      	str	r3, [r7, #16]
 8001f2e:	4b18      	ldr	r3, [pc, #96]	@ (8001f90 <HAL_SPI_MspInit+0x88>)
 8001f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f32:	4a17      	ldr	r2, [pc, #92]	@ (8001f90 <HAL_SPI_MspInit+0x88>)
 8001f34:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f38:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f3a:	4b15      	ldr	r3, [pc, #84]	@ (8001f90 <HAL_SPI_MspInit+0x88>)
 8001f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f3e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f42:	613b      	str	r3, [r7, #16]
 8001f44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f46:	2300      	movs	r3, #0
 8001f48:	60fb      	str	r3, [r7, #12]
 8001f4a:	4b11      	ldr	r3, [pc, #68]	@ (8001f90 <HAL_SPI_MspInit+0x88>)
 8001f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4e:	4a10      	ldr	r2, [pc, #64]	@ (8001f90 <HAL_SPI_MspInit+0x88>)
 8001f50:	f043 0301 	orr.w	r3, r3, #1
 8001f54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f56:	4b0e      	ldr	r3, [pc, #56]	@ (8001f90 <HAL_SPI_MspInit+0x88>)
 8001f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5a:	f003 0301 	and.w	r3, r3, #1
 8001f5e:	60fb      	str	r3, [r7, #12]
 8001f60:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001f62:	23e0      	movs	r3, #224	@ 0xe0
 8001f64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f66:	2302      	movs	r3, #2
 8001f68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001f72:	2305      	movs	r3, #5
 8001f74:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f76:	f107 0314 	add.w	r3, r7, #20
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	4805      	ldr	r0, [pc, #20]	@ (8001f94 <HAL_SPI_MspInit+0x8c>)
 8001f7e:	f001 fbc5 	bl	800370c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001f82:	bf00      	nop
 8001f84:	3728      	adds	r7, #40	@ 0x28
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	40013000 	.word	0x40013000
 8001f90:	40023800 	.word	0x40023800
 8001f94:	40020000 	.word	0x40020000

08001f98 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b085      	sub	sp, #20
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a0b      	ldr	r2, [pc, #44]	@ (8001fd4 <HAL_TIM_Base_MspInit+0x3c>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d10d      	bne.n	8001fc6 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001faa:	2300      	movs	r3, #0
 8001fac:	60fb      	str	r3, [r7, #12]
 8001fae:	4b0a      	ldr	r3, [pc, #40]	@ (8001fd8 <HAL_TIM_Base_MspInit+0x40>)
 8001fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb2:	4a09      	ldr	r2, [pc, #36]	@ (8001fd8 <HAL_TIM_Base_MspInit+0x40>)
 8001fb4:	f043 0302 	orr.w	r3, r3, #2
 8001fb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fba:	4b07      	ldr	r3, [pc, #28]	@ (8001fd8 <HAL_TIM_Base_MspInit+0x40>)
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fbe:	f003 0302 	and.w	r3, r3, #2
 8001fc2:	60fb      	str	r3, [r7, #12]
 8001fc4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001fc6:	bf00      	nop
 8001fc8:	3714      	adds	r7, #20
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr
 8001fd2:	bf00      	nop
 8001fd4:	40000400 	.word	0x40000400
 8001fd8:	40023800 	.word	0x40023800

08001fdc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b088      	sub	sp, #32
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fe4:	f107 030c 	add.w	r3, r7, #12
 8001fe8:	2200      	movs	r2, #0
 8001fea:	601a      	str	r2, [r3, #0]
 8001fec:	605a      	str	r2, [r3, #4]
 8001fee:	609a      	str	r2, [r3, #8]
 8001ff0:	60da      	str	r2, [r3, #12]
 8001ff2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a12      	ldr	r2, [pc, #72]	@ (8002044 <HAL_TIM_MspPostInit+0x68>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d11e      	bne.n	800203c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ffe:	2300      	movs	r3, #0
 8002000:	60bb      	str	r3, [r7, #8]
 8002002:	4b11      	ldr	r3, [pc, #68]	@ (8002048 <HAL_TIM_MspPostInit+0x6c>)
 8002004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002006:	4a10      	ldr	r2, [pc, #64]	@ (8002048 <HAL_TIM_MspPostInit+0x6c>)
 8002008:	f043 0304 	orr.w	r3, r3, #4
 800200c:	6313      	str	r3, [r2, #48]	@ 0x30
 800200e:	4b0e      	ldr	r3, [pc, #56]	@ (8002048 <HAL_TIM_MspPostInit+0x6c>)
 8002010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002012:	f003 0304 	and.w	r3, r3, #4
 8002016:	60bb      	str	r3, [r7, #8]
 8002018:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC8     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = Vel_I_Pin|Vel_D_Pin;
 800201a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800201e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002020:	2302      	movs	r3, #2
 8002022:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002024:	2300      	movs	r3, #0
 8002026:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002028:	2300      	movs	r3, #0
 800202a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800202c:	2302      	movs	r3, #2
 800202e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002030:	f107 030c 	add.w	r3, r7, #12
 8002034:	4619      	mov	r1, r3
 8002036:	4805      	ldr	r0, [pc, #20]	@ (800204c <HAL_TIM_MspPostInit+0x70>)
 8002038:	f001 fb68 	bl	800370c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800203c:	bf00      	nop
 800203e:	3720      	adds	r7, #32
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	40000400 	.word	0x40000400
 8002048:	40023800 	.word	0x40023800
 800204c:	40020800 	.word	0x40020800

08002050 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b08a      	sub	sp, #40	@ 0x28
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002058:	f107 0314 	add.w	r3, r7, #20
 800205c:	2200      	movs	r2, #0
 800205e:	601a      	str	r2, [r3, #0]
 8002060:	605a      	str	r2, [r3, #4]
 8002062:	609a      	str	r2, [r3, #8]
 8002064:	60da      	str	r2, [r3, #12]
 8002066:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a2c      	ldr	r2, [pc, #176]	@ (8002120 <HAL_UART_MspInit+0xd0>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d152      	bne.n	8002118 <HAL_UART_MspInit+0xc8>
  {
    /* USER CODE BEGIN UART5_MspInit 0 */

    /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8002072:	2300      	movs	r3, #0
 8002074:	613b      	str	r3, [r7, #16]
 8002076:	4b2b      	ldr	r3, [pc, #172]	@ (8002124 <HAL_UART_MspInit+0xd4>)
 8002078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207a:	4a2a      	ldr	r2, [pc, #168]	@ (8002124 <HAL_UART_MspInit+0xd4>)
 800207c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002080:	6413      	str	r3, [r2, #64]	@ 0x40
 8002082:	4b28      	ldr	r3, [pc, #160]	@ (8002124 <HAL_UART_MspInit+0xd4>)
 8002084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002086:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800208a:	613b      	str	r3, [r7, #16]
 800208c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800208e:	2300      	movs	r3, #0
 8002090:	60fb      	str	r3, [r7, #12]
 8002092:	4b24      	ldr	r3, [pc, #144]	@ (8002124 <HAL_UART_MspInit+0xd4>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002096:	4a23      	ldr	r2, [pc, #140]	@ (8002124 <HAL_UART_MspInit+0xd4>)
 8002098:	f043 0304 	orr.w	r3, r3, #4
 800209c:	6313      	str	r3, [r2, #48]	@ 0x30
 800209e:	4b21      	ldr	r3, [pc, #132]	@ (8002124 <HAL_UART_MspInit+0xd4>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a2:	f003 0304 	and.w	r3, r3, #4
 80020a6:	60fb      	str	r3, [r7, #12]
 80020a8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020aa:	2300      	movs	r3, #0
 80020ac:	60bb      	str	r3, [r7, #8]
 80020ae:	4b1d      	ldr	r3, [pc, #116]	@ (8002124 <HAL_UART_MspInit+0xd4>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b2:	4a1c      	ldr	r2, [pc, #112]	@ (8002124 <HAL_UART_MspInit+0xd4>)
 80020b4:	f043 0308 	orr.w	r3, r3, #8
 80020b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ba:	4b1a      	ldr	r3, [pc, #104]	@ (8002124 <HAL_UART_MspInit+0xd4>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020be:	f003 0308 	and.w	r3, r3, #8
 80020c2:	60bb      	str	r3, [r7, #8]
 80020c4:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80020c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020cc:	2302      	movs	r3, #2
 80020ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d0:	2300      	movs	r3, #0
 80020d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020d4:	2303      	movs	r3, #3
 80020d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80020d8:	2308      	movs	r3, #8
 80020da:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020dc:	f107 0314 	add.w	r3, r7, #20
 80020e0:	4619      	mov	r1, r3
 80020e2:	4811      	ldr	r0, [pc, #68]	@ (8002128 <HAL_UART_MspInit+0xd8>)
 80020e4:	f001 fb12 	bl	800370c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80020e8:	2304      	movs	r3, #4
 80020ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ec:	2302      	movs	r3, #2
 80020ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f0:	2300      	movs	r3, #0
 80020f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020f4:	2303      	movs	r3, #3
 80020f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80020f8:	2308      	movs	r3, #8
 80020fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020fc:	f107 0314 	add.w	r3, r7, #20
 8002100:	4619      	mov	r1, r3
 8002102:	480a      	ldr	r0, [pc, #40]	@ (800212c <HAL_UART_MspInit+0xdc>)
 8002104:	f001 fb02 	bl	800370c <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8002108:	2200      	movs	r2, #0
 800210a:	2100      	movs	r1, #0
 800210c:	2035      	movs	r0, #53	@ 0x35
 800210e:	f000 feb6 	bl	8002e7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8002112:	2035      	movs	r0, #53	@ 0x35
 8002114:	f000 fecf 	bl	8002eb6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART5_MspInit 1 */

  }

}
 8002118:	bf00      	nop
 800211a:	3728      	adds	r7, #40	@ 0x28
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	40005000 	.word	0x40005000
 8002124:	40023800 	.word	0x40023800
 8002128:	40020800 	.word	0x40020800
 800212c:	40020c00 	.word	0x40020c00

08002130 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002134:	bf00      	nop
 8002136:	e7fd      	b.n	8002134 <NMI_Handler+0x4>

08002138 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800213c:	bf00      	nop
 800213e:	e7fd      	b.n	800213c <HardFault_Handler+0x4>

08002140 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002144:	bf00      	nop
 8002146:	e7fd      	b.n	8002144 <MemManage_Handler+0x4>

08002148 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800214c:	bf00      	nop
 800214e:	e7fd      	b.n	800214c <BusFault_Handler+0x4>

08002150 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002154:	bf00      	nop
 8002156:	e7fd      	b.n	8002154 <UsageFault_Handler+0x4>

08002158 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800215c:	bf00      	nop
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr

08002166 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002166:	b480      	push	{r7}
 8002168:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800216a:	bf00      	nop
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002178:	bf00      	nop
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr

08002182 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002182:	b580      	push	{r7, lr}
 8002184:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002186:	f000 f935 	bl	80023f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800218a:	bf00      	nop
 800218c:	bd80      	pop	{r7, pc}

0800218e <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800218e:	b580      	push	{r7, lr}
 8002190:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LineSensor_Pin);
 8002192:	2080      	movs	r0, #128	@ 0x80
 8002194:	f001 fc88 	bl	8003aa8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002198:	bf00      	nop
 800219a:	bd80      	pop	{r7, pc}

0800219c <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 80021a0:	4802      	ldr	r0, [pc, #8]	@ (80021ac <UART5_IRQHandler+0x10>)
 80021a2:	f005 fbbf 	bl	8007924 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80021a6:	bf00      	nop
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	200002e8 	.word	0x200002e8

080021b0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80021b4:	4802      	ldr	r0, [pc, #8]	@ (80021c0 <DMA2_Stream0_IRQHandler+0x10>)
 80021b6:	f001 f83f 	bl	8003238 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80021ba:	bf00      	nop
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	20000194 	.word	0x20000194

080021c4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80021c8:	4802      	ldr	r0, [pc, #8]	@ (80021d4 <OTG_FS_IRQHandler+0x10>)
 80021ca:	f001 ff65 	bl	8004098 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80021ce:	bf00      	nop
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	200008cc 	.word	0x200008cc

080021d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b086      	sub	sp, #24
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021e0:	4a14      	ldr	r2, [pc, #80]	@ (8002234 <_sbrk+0x5c>)
 80021e2:	4b15      	ldr	r3, [pc, #84]	@ (8002238 <_sbrk+0x60>)
 80021e4:	1ad3      	subs	r3, r2, r3
 80021e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021ec:	4b13      	ldr	r3, [pc, #76]	@ (800223c <_sbrk+0x64>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d102      	bne.n	80021fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021f4:	4b11      	ldr	r3, [pc, #68]	@ (800223c <_sbrk+0x64>)
 80021f6:	4a12      	ldr	r2, [pc, #72]	@ (8002240 <_sbrk+0x68>)
 80021f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021fa:	4b10      	ldr	r3, [pc, #64]	@ (800223c <_sbrk+0x64>)
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4413      	add	r3, r2
 8002202:	693a      	ldr	r2, [r7, #16]
 8002204:	429a      	cmp	r2, r3
 8002206:	d207      	bcs.n	8002218 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002208:	f00a f8fe 	bl	800c408 <__errno>
 800220c:	4603      	mov	r3, r0
 800220e:	220c      	movs	r2, #12
 8002210:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002212:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002216:	e009      	b.n	800222c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002218:	4b08      	ldr	r3, [pc, #32]	@ (800223c <_sbrk+0x64>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800221e:	4b07      	ldr	r3, [pc, #28]	@ (800223c <_sbrk+0x64>)
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4413      	add	r3, r2
 8002226:	4a05      	ldr	r2, [pc, #20]	@ (800223c <_sbrk+0x64>)
 8002228:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800222a:	68fb      	ldr	r3, [r7, #12]
}
 800222c:	4618      	mov	r0, r3
 800222e:	3718      	adds	r7, #24
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}
 8002234:	20020000 	.word	0x20020000
 8002238:	00000400 	.word	0x00000400
 800223c:	200004c8 	.word	0x200004c8
 8002240:	20000df8 	.word	0x20000df8

08002244 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002248:	4b06      	ldr	r3, [pc, #24]	@ (8002264 <SystemInit+0x20>)
 800224a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800224e:	4a05      	ldr	r2, [pc, #20]	@ (8002264 <SystemInit+0x20>)
 8002250:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002254:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002258:	bf00      	nop
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	e000ed00 	.word	0xe000ed00

08002268 <Transmision>:
 *
 * @note Requiere que la variable global 'mensaje' esté configurada previamente
 * @warning Transmisión bloqueante - puede causar delay de hasta 50ms
 */
void Transmision(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
    strcat(mensaje, "\r\n");
 800226c:	480b      	ldr	r0, [pc, #44]	@ (800229c <Transmision+0x34>)
 800226e:	f7fd ffaf 	bl	80001d0 <strlen>
 8002272:	4603      	mov	r3, r0
 8002274:	461a      	mov	r2, r3
 8002276:	4b09      	ldr	r3, [pc, #36]	@ (800229c <Transmision+0x34>)
 8002278:	4413      	add	r3, r2
 800227a:	4a09      	ldr	r2, [pc, #36]	@ (80022a0 <Transmision+0x38>)
 800227c:	8811      	ldrh	r1, [r2, #0]
 800227e:	7892      	ldrb	r2, [r2, #2]
 8002280:	8019      	strh	r1, [r3, #0]
 8002282:	709a      	strb	r2, [r3, #2]
    HAL_UART_Transmit(&huart5, (uint8_t *)mensaje, strlen(mensaje), delay);
 8002284:	4805      	ldr	r0, [pc, #20]	@ (800229c <Transmision+0x34>)
 8002286:	f7fd ffa3 	bl	80001d0 <strlen>
 800228a:	4603      	mov	r3, r0
 800228c:	b29a      	uxth	r2, r3
 800228e:	2332      	movs	r3, #50	@ 0x32
 8002290:	4902      	ldr	r1, [pc, #8]	@ (800229c <Transmision+0x34>)
 8002292:	4804      	ldr	r0, [pc, #16]	@ (80022a4 <Transmision+0x3c>)
 8002294:	f005 fa96 	bl	80077c4 <HAL_UART_Transmit>
}
 8002298:	bf00      	nop
 800229a:	bd80      	pop	{r7, pc}
 800229c:	200004cc 	.word	0x200004cc
 80022a0:	0800cba4 	.word	0x0800cba4
 80022a4:	200002e8 	.word	0x200002e8

080022a8 <Inicializar_UART>:
 *
 * @note Se ejecuta una sola vez al inicio del programa
 * @note Habilita recepción continua por interrupciones
 */
void Inicializar_UART(void)
{
 80022a8:	b598      	push	{r3, r4, r7, lr}
 80022aa:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart5, buffer, sizeof(buffer));
 80022ac:	2210      	movs	r2, #16
 80022ae:	490f      	ldr	r1, [pc, #60]	@ (80022ec <Inicializar_UART+0x44>)
 80022b0:	480f      	ldr	r0, [pc, #60]	@ (80022f0 <Inicializar_UART+0x48>)
 80022b2:	f005 fb12 	bl	80078da <HAL_UART_Receive_IT>
    mensaje[0] = '\r';
 80022b6:	4b0f      	ldr	r3, [pc, #60]	@ (80022f4 <Inicializar_UART+0x4c>)
 80022b8:	220d      	movs	r2, #13
 80022ba:	701a      	strb	r2, [r3, #0]
    mensaje[1] = '\n';
 80022bc:	4b0d      	ldr	r3, [pc, #52]	@ (80022f4 <Inicializar_UART+0x4c>)
 80022be:	220a      	movs	r2, #10
 80022c0:	705a      	strb	r2, [r3, #1]
    mensaje[2] = '\0';
 80022c2:	4b0c      	ldr	r3, [pc, #48]	@ (80022f4 <Inicializar_UART+0x4c>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	709a      	strb	r2, [r3, #2]
    Transmision();
 80022c8:	f7ff ffce 	bl	8002268 <Transmision>
    strcpy(mensaje, "UART conectada");
 80022cc:	4a09      	ldr	r2, [pc, #36]	@ (80022f4 <Inicializar_UART+0x4c>)
 80022ce:	4b0a      	ldr	r3, [pc, #40]	@ (80022f8 <Inicializar_UART+0x50>)
 80022d0:	4614      	mov	r4, r2
 80022d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80022d4:	c407      	stmia	r4!, {r0, r1, r2}
 80022d6:	8023      	strh	r3, [r4, #0]
 80022d8:	3402      	adds	r4, #2
 80022da:	0c1b      	lsrs	r3, r3, #16
 80022dc:	7023      	strb	r3, [r4, #0]
    Transmision();
 80022de:	f7ff ffc3 	bl	8002268 <Transmision>
    mensaje[0] = '\0';
 80022e2:	4b04      	ldr	r3, [pc, #16]	@ (80022f4 <Inicializar_UART+0x4c>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	701a      	strb	r2, [r3, #0]
}
 80022e8:	bf00      	nop
 80022ea:	bd98      	pop	{r3, r4, r7, pc}
 80022ec:	200004dc 	.word	0x200004dc
 80022f0:	200002e8 	.word	0x200002e8
 80022f4:	200004cc 	.word	0x200004cc
 80022f8:	0800cba8 	.word	0x0800cba8

080022fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80022fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002334 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002300:	f7ff ffa0 	bl	8002244 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002304:	480c      	ldr	r0, [pc, #48]	@ (8002338 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002306:	490d      	ldr	r1, [pc, #52]	@ (800233c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002308:	4a0d      	ldr	r2, [pc, #52]	@ (8002340 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800230a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800230c:	e002      	b.n	8002314 <LoopCopyDataInit>

0800230e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800230e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002310:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002312:	3304      	adds	r3, #4

08002314 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002314:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002316:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002318:	d3f9      	bcc.n	800230e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800231a:	4a0a      	ldr	r2, [pc, #40]	@ (8002344 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800231c:	4c0a      	ldr	r4, [pc, #40]	@ (8002348 <LoopFillZerobss+0x22>)
  movs r3, #0
 800231e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002320:	e001      	b.n	8002326 <LoopFillZerobss>

08002322 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002322:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002324:	3204      	adds	r2, #4

08002326 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002326:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002328:	d3fb      	bcc.n	8002322 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800232a:	f00a f873 	bl	800c414 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800232e:	f7fe fed7 	bl	80010e0 <main>
  bx  lr    
 8002332:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002334:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002338:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800233c:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 8002340:	0800cc24 	.word	0x0800cc24
  ldr r2, =_sbss
 8002344:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8002348:	20000df4 	.word	0x20000df4

0800234c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800234c:	e7fe      	b.n	800234c <ADC_IRQHandler>
	...

08002350 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002354:	4b0e      	ldr	r3, [pc, #56]	@ (8002390 <HAL_Init+0x40>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a0d      	ldr	r2, [pc, #52]	@ (8002390 <HAL_Init+0x40>)
 800235a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800235e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002360:	4b0b      	ldr	r3, [pc, #44]	@ (8002390 <HAL_Init+0x40>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a0a      	ldr	r2, [pc, #40]	@ (8002390 <HAL_Init+0x40>)
 8002366:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800236a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800236c:	4b08      	ldr	r3, [pc, #32]	@ (8002390 <HAL_Init+0x40>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a07      	ldr	r2, [pc, #28]	@ (8002390 <HAL_Init+0x40>)
 8002372:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002376:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002378:	2003      	movs	r0, #3
 800237a:	f000 fd75 	bl	8002e68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800237e:	2000      	movs	r0, #0
 8002380:	f000 f808 	bl	8002394 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002384:	f7ff fcd8 	bl	8001d38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002388:	2300      	movs	r3, #0
}
 800238a:	4618      	mov	r0, r3
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	40023c00 	.word	0x40023c00

08002394 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800239c:	4b12      	ldr	r3, [pc, #72]	@ (80023e8 <HAL_InitTick+0x54>)
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	4b12      	ldr	r3, [pc, #72]	@ (80023ec <HAL_InitTick+0x58>)
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	4619      	mov	r1, r3
 80023a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80023ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80023b2:	4618      	mov	r0, r3
 80023b4:	f000 fd9b 	bl	8002eee <HAL_SYSTICK_Config>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d001      	beq.n	80023c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e00e      	b.n	80023e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2b0f      	cmp	r3, #15
 80023c6:	d80a      	bhi.n	80023de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023c8:	2200      	movs	r2, #0
 80023ca:	6879      	ldr	r1, [r7, #4]
 80023cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80023d0:	f000 fd55 	bl	8002e7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023d4:	4a06      	ldr	r2, [pc, #24]	@ (80023f0 <HAL_InitTick+0x5c>)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023da:	2300      	movs	r3, #0
 80023dc:	e000      	b.n	80023e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3708      	adds	r7, #8
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	2000001c 	.word	0x2000001c
 80023ec:	20000024 	.word	0x20000024
 80023f0:	20000020 	.word	0x20000020

080023f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023f8:	4b06      	ldr	r3, [pc, #24]	@ (8002414 <HAL_IncTick+0x20>)
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	461a      	mov	r2, r3
 80023fe:	4b06      	ldr	r3, [pc, #24]	@ (8002418 <HAL_IncTick+0x24>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4413      	add	r3, r2
 8002404:	4a04      	ldr	r2, [pc, #16]	@ (8002418 <HAL_IncTick+0x24>)
 8002406:	6013      	str	r3, [r2, #0]
}
 8002408:	bf00      	nop
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr
 8002412:	bf00      	nop
 8002414:	20000024 	.word	0x20000024
 8002418:	200004ec 	.word	0x200004ec

0800241c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  return uwTick;
 8002420:	4b03      	ldr	r3, [pc, #12]	@ (8002430 <HAL_GetTick+0x14>)
 8002422:	681b      	ldr	r3, [r3, #0]
}
 8002424:	4618      	mov	r0, r3
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	200004ec 	.word	0x200004ec

08002434 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800243c:	f7ff ffee 	bl	800241c <HAL_GetTick>
 8002440:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800244c:	d005      	beq.n	800245a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800244e:	4b0a      	ldr	r3, [pc, #40]	@ (8002478 <HAL_Delay+0x44>)
 8002450:	781b      	ldrb	r3, [r3, #0]
 8002452:	461a      	mov	r2, r3
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	4413      	add	r3, r2
 8002458:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800245a:	bf00      	nop
 800245c:	f7ff ffde 	bl	800241c <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	68fa      	ldr	r2, [r7, #12]
 8002468:	429a      	cmp	r2, r3
 800246a:	d8f7      	bhi.n	800245c <HAL_Delay+0x28>
  {
  }
}
 800246c:	bf00      	nop
 800246e:	bf00      	nop
 8002470:	3710      	adds	r7, #16
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	20000024 	.word	0x20000024

0800247c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b084      	sub	sp, #16
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002484:	2300      	movs	r3, #0
 8002486:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d101      	bne.n	8002492 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e033      	b.n	80024fa <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002496:	2b00      	cmp	r3, #0
 8002498:	d109      	bne.n	80024ae <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	f7ff fc74 	bl	8001d88 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2200      	movs	r2, #0
 80024a4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2200      	movs	r2, #0
 80024aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b2:	f003 0310 	and.w	r3, r3, #16
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d118      	bne.n	80024ec <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024be:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80024c2:	f023 0302 	bic.w	r3, r3, #2
 80024c6:	f043 0202 	orr.w	r2, r3, #2
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f000 fa58 	bl	8002984 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2200      	movs	r2, #0
 80024d8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024de:	f023 0303 	bic.w	r3, r3, #3
 80024e2:	f043 0201 	orr.w	r2, r3, #1
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	641a      	str	r2, [r3, #64]	@ 0x40
 80024ea:	e001      	b.n	80024f0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80024ec:	2301      	movs	r3, #1
 80024ee:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2200      	movs	r2, #0
 80024f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80024f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3710      	adds	r7, #16
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
	...

08002504 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b088      	sub	sp, #32
 8002508:	af00      	add	r7, sp, #0
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	60b9      	str	r1, [r7, #8]
 800250e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002510:	2300      	movs	r3, #0
 8002512:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002514:	2300      	movs	r3, #0
 8002516:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800251e:	2b01      	cmp	r3, #1
 8002520:	d101      	bne.n	8002526 <HAL_ADC_Start_DMA+0x22>
 8002522:	2302      	movs	r3, #2
 8002524:	e0eb      	b.n	80026fe <HAL_ADC_Start_DMA+0x1fa>
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	2201      	movs	r2, #1
 800252a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	f003 0301 	and.w	r3, r3, #1
 8002538:	2b01      	cmp	r3, #1
 800253a:	d018      	beq.n	800256e <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	689a      	ldr	r2, [r3, #8]
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f042 0201 	orr.w	r2, r2, #1
 800254a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800254c:	4b6e      	ldr	r3, [pc, #440]	@ (8002708 <HAL_ADC_Start_DMA+0x204>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a6e      	ldr	r2, [pc, #440]	@ (800270c <HAL_ADC_Start_DMA+0x208>)
 8002552:	fba2 2303 	umull	r2, r3, r2, r3
 8002556:	0c9a      	lsrs	r2, r3, #18
 8002558:	4613      	mov	r3, r2
 800255a:	005b      	lsls	r3, r3, #1
 800255c:	4413      	add	r3, r2
 800255e:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002560:	e002      	b.n	8002568 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	3b01      	subs	r3, #1
 8002566:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d1f9      	bne.n	8002562 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002578:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800257c:	d107      	bne.n	800258e <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	689a      	ldr	r2, [r3, #8]
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800258c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	f003 0301 	and.w	r3, r3, #1
 8002598:	2b01      	cmp	r3, #1
 800259a:	f040 80a3 	bne.w	80026e4 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a2:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80025a6:	f023 0301 	bic.w	r3, r3, #1
 80025aa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d007      	beq.n	80025d0 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80025c8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025dc:	d106      	bne.n	80025ec <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025e2:	f023 0206 	bic.w	r2, r3, #6
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	645a      	str	r2, [r3, #68]	@ 0x44
 80025ea:	e002      	b.n	80025f2 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	2200      	movs	r2, #0
 80025f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	2200      	movs	r2, #0
 80025f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025fa:	4b45      	ldr	r3, [pc, #276]	@ (8002710 <HAL_ADC_Start_DMA+0x20c>)
 80025fc:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002602:	4a44      	ldr	r2, [pc, #272]	@ (8002714 <HAL_ADC_Start_DMA+0x210>)
 8002604:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800260a:	4a43      	ldr	r2, [pc, #268]	@ (8002718 <HAL_ADC_Start_DMA+0x214>)
 800260c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002612:	4a42      	ldr	r2, [pc, #264]	@ (800271c <HAL_ADC_Start_DMA+0x218>)
 8002614:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800261e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	685a      	ldr	r2, [r3, #4]
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800262e:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	689a      	ldr	r2, [r3, #8]
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800263e:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	334c      	adds	r3, #76	@ 0x4c
 800264a:	4619      	mov	r1, r3
 800264c:	68ba      	ldr	r2, [r7, #8]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	f000 fd08 	bl	8003064 <HAL_DMA_Start_IT>
 8002654:	4603      	mov	r3, r0
 8002656:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002658:	69bb      	ldr	r3, [r7, #24]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f003 031f 	and.w	r3, r3, #31
 8002660:	2b00      	cmp	r3, #0
 8002662:	d12a      	bne.n	80026ba <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a2d      	ldr	r2, [pc, #180]	@ (8002720 <HAL_ADC_Start_DMA+0x21c>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d015      	beq.n	800269a <HAL_ADC_Start_DMA+0x196>
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a2c      	ldr	r2, [pc, #176]	@ (8002724 <HAL_ADC_Start_DMA+0x220>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d105      	bne.n	8002684 <HAL_ADC_Start_DMA+0x180>
 8002678:	4b25      	ldr	r3, [pc, #148]	@ (8002710 <HAL_ADC_Start_DMA+0x20c>)
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f003 031f 	and.w	r3, r3, #31
 8002680:	2b00      	cmp	r3, #0
 8002682:	d00a      	beq.n	800269a <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a27      	ldr	r2, [pc, #156]	@ (8002728 <HAL_ADC_Start_DMA+0x224>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d136      	bne.n	80026fc <HAL_ADC_Start_DMA+0x1f8>
 800268e:	4b20      	ldr	r3, [pc, #128]	@ (8002710 <HAL_ADC_Start_DMA+0x20c>)
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	f003 0310 	and.w	r3, r3, #16
 8002696:	2b00      	cmp	r3, #0
 8002698:	d130      	bne.n	80026fc <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d129      	bne.n	80026fc <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	689a      	ldr	r2, [r3, #8]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80026b6:	609a      	str	r2, [r3, #8]
 80026b8:	e020      	b.n	80026fc <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a18      	ldr	r2, [pc, #96]	@ (8002720 <HAL_ADC_Start_DMA+0x21c>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d11b      	bne.n	80026fc <HAL_ADC_Start_DMA+0x1f8>
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d114      	bne.n	80026fc <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	689a      	ldr	r2, [r3, #8]
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80026e0:	609a      	str	r2, [r3, #8]
 80026e2:	e00b      	b.n	80026fc <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e8:	f043 0210 	orr.w	r2, r3, #16
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026f4:	f043 0201 	orr.w	r2, r3, #1
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 80026fc:	7ffb      	ldrb	r3, [r7, #31]
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3720      	adds	r7, #32
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	2000001c 	.word	0x2000001c
 800270c:	431bde83 	.word	0x431bde83
 8002710:	40012300 	.word	0x40012300
 8002714:	08002b7d 	.word	0x08002b7d
 8002718:	08002c37 	.word	0x08002c37
 800271c:	08002c53 	.word	0x08002c53
 8002720:	40012000 	.word	0x40012000
 8002724:	40012100 	.word	0x40012100
 8002728:	40012200 	.word	0x40012200

0800272c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002734:	bf00      	nop
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr

08002740 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002740:	b480      	push	{r7}
 8002742:	b085      	sub	sp, #20
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800274a:	2300      	movs	r3, #0
 800274c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002754:	2b01      	cmp	r3, #1
 8002756:	d101      	bne.n	800275c <HAL_ADC_ConfigChannel+0x1c>
 8002758:	2302      	movs	r3, #2
 800275a:	e105      	b.n	8002968 <HAL_ADC_ConfigChannel+0x228>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2201      	movs	r2, #1
 8002760:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2b09      	cmp	r3, #9
 800276a:	d925      	bls.n	80027b8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	68d9      	ldr	r1, [r3, #12]
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	b29b      	uxth	r3, r3
 8002778:	461a      	mov	r2, r3
 800277a:	4613      	mov	r3, r2
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	4413      	add	r3, r2
 8002780:	3b1e      	subs	r3, #30
 8002782:	2207      	movs	r2, #7
 8002784:	fa02 f303 	lsl.w	r3, r2, r3
 8002788:	43da      	mvns	r2, r3
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	400a      	ands	r2, r1
 8002790:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	68d9      	ldr	r1, [r3, #12]
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	689a      	ldr	r2, [r3, #8]
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	b29b      	uxth	r3, r3
 80027a2:	4618      	mov	r0, r3
 80027a4:	4603      	mov	r3, r0
 80027a6:	005b      	lsls	r3, r3, #1
 80027a8:	4403      	add	r3, r0
 80027aa:	3b1e      	subs	r3, #30
 80027ac:	409a      	lsls	r2, r3
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	430a      	orrs	r2, r1
 80027b4:	60da      	str	r2, [r3, #12]
 80027b6:	e022      	b.n	80027fe <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	6919      	ldr	r1, [r3, #16]
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	461a      	mov	r2, r3
 80027c6:	4613      	mov	r3, r2
 80027c8:	005b      	lsls	r3, r3, #1
 80027ca:	4413      	add	r3, r2
 80027cc:	2207      	movs	r2, #7
 80027ce:	fa02 f303 	lsl.w	r3, r2, r3
 80027d2:	43da      	mvns	r2, r3
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	400a      	ands	r2, r1
 80027da:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	6919      	ldr	r1, [r3, #16]
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	689a      	ldr	r2, [r3, #8]
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	b29b      	uxth	r3, r3
 80027ec:	4618      	mov	r0, r3
 80027ee:	4603      	mov	r3, r0
 80027f0:	005b      	lsls	r3, r3, #1
 80027f2:	4403      	add	r3, r0
 80027f4:	409a      	lsls	r2, r3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	430a      	orrs	r2, r1
 80027fc:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	2b06      	cmp	r3, #6
 8002804:	d824      	bhi.n	8002850 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685a      	ldr	r2, [r3, #4]
 8002810:	4613      	mov	r3, r2
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	4413      	add	r3, r2
 8002816:	3b05      	subs	r3, #5
 8002818:	221f      	movs	r2, #31
 800281a:	fa02 f303 	lsl.w	r3, r2, r3
 800281e:	43da      	mvns	r2, r3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	400a      	ands	r2, r1
 8002826:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	b29b      	uxth	r3, r3
 8002834:	4618      	mov	r0, r3
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	685a      	ldr	r2, [r3, #4]
 800283a:	4613      	mov	r3, r2
 800283c:	009b      	lsls	r3, r3, #2
 800283e:	4413      	add	r3, r2
 8002840:	3b05      	subs	r3, #5
 8002842:	fa00 f203 	lsl.w	r2, r0, r3
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	430a      	orrs	r2, r1
 800284c:	635a      	str	r2, [r3, #52]	@ 0x34
 800284e:	e04c      	b.n	80028ea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	2b0c      	cmp	r3, #12
 8002856:	d824      	bhi.n	80028a2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	685a      	ldr	r2, [r3, #4]
 8002862:	4613      	mov	r3, r2
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	4413      	add	r3, r2
 8002868:	3b23      	subs	r3, #35	@ 0x23
 800286a:	221f      	movs	r2, #31
 800286c:	fa02 f303 	lsl.w	r3, r2, r3
 8002870:	43da      	mvns	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	400a      	ands	r2, r1
 8002878:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	b29b      	uxth	r3, r3
 8002886:	4618      	mov	r0, r3
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	685a      	ldr	r2, [r3, #4]
 800288c:	4613      	mov	r3, r2
 800288e:	009b      	lsls	r3, r3, #2
 8002890:	4413      	add	r3, r2
 8002892:	3b23      	subs	r3, #35	@ 0x23
 8002894:	fa00 f203 	lsl.w	r2, r0, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	430a      	orrs	r2, r1
 800289e:	631a      	str	r2, [r3, #48]	@ 0x30
 80028a0:	e023      	b.n	80028ea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	685a      	ldr	r2, [r3, #4]
 80028ac:	4613      	mov	r3, r2
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	4413      	add	r3, r2
 80028b2:	3b41      	subs	r3, #65	@ 0x41
 80028b4:	221f      	movs	r2, #31
 80028b6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ba:	43da      	mvns	r2, r3
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	400a      	ands	r2, r1
 80028c2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	4618      	mov	r0, r3
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	685a      	ldr	r2, [r3, #4]
 80028d6:	4613      	mov	r3, r2
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	4413      	add	r3, r2
 80028dc:	3b41      	subs	r3, #65	@ 0x41
 80028de:	fa00 f203 	lsl.w	r2, r0, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	430a      	orrs	r2, r1
 80028e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028ea:	4b22      	ldr	r3, [pc, #136]	@ (8002974 <HAL_ADC_ConfigChannel+0x234>)
 80028ec:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a21      	ldr	r2, [pc, #132]	@ (8002978 <HAL_ADC_ConfigChannel+0x238>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d109      	bne.n	800290c <HAL_ADC_ConfigChannel+0x1cc>
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2b12      	cmp	r3, #18
 80028fe:	d105      	bne.n	800290c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a19      	ldr	r2, [pc, #100]	@ (8002978 <HAL_ADC_ConfigChannel+0x238>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d123      	bne.n	800295e <HAL_ADC_ConfigChannel+0x21e>
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	2b10      	cmp	r3, #16
 800291c:	d003      	beq.n	8002926 <HAL_ADC_ConfigChannel+0x1e6>
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2b11      	cmp	r3, #17
 8002924:	d11b      	bne.n	800295e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	2b10      	cmp	r3, #16
 8002938:	d111      	bne.n	800295e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800293a:	4b10      	ldr	r3, [pc, #64]	@ (800297c <HAL_ADC_ConfigChannel+0x23c>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a10      	ldr	r2, [pc, #64]	@ (8002980 <HAL_ADC_ConfigChannel+0x240>)
 8002940:	fba2 2303 	umull	r2, r3, r2, r3
 8002944:	0c9a      	lsrs	r2, r3, #18
 8002946:	4613      	mov	r3, r2
 8002948:	009b      	lsls	r3, r3, #2
 800294a:	4413      	add	r3, r2
 800294c:	005b      	lsls	r3, r3, #1
 800294e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002950:	e002      	b.n	8002958 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	3b01      	subs	r3, #1
 8002956:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d1f9      	bne.n	8002952 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2200      	movs	r2, #0
 8002962:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002966:	2300      	movs	r3, #0
}
 8002968:	4618      	mov	r0, r3
 800296a:	3714      	adds	r7, #20
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr
 8002974:	40012300 	.word	0x40012300
 8002978:	40012000 	.word	0x40012000
 800297c:	2000001c 	.word	0x2000001c
 8002980:	431bde83 	.word	0x431bde83

08002984 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002984:	b480      	push	{r7}
 8002986:	b085      	sub	sp, #20
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800298c:	4b79      	ldr	r3, [pc, #484]	@ (8002b74 <ADC_Init+0x1f0>)
 800298e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	685a      	ldr	r2, [r3, #4]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	431a      	orrs	r2, r3
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	685a      	ldr	r2, [r3, #4]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80029b8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	6859      	ldr	r1, [r3, #4]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	691b      	ldr	r3, [r3, #16]
 80029c4:	021a      	lsls	r2, r3, #8
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	430a      	orrs	r2, r1
 80029cc:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	685a      	ldr	r2, [r3, #4]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80029dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	6859      	ldr	r1, [r3, #4]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	689a      	ldr	r2, [r3, #8]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	430a      	orrs	r2, r1
 80029ee:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	689a      	ldr	r2, [r3, #8]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80029fe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	6899      	ldr	r1, [r3, #8]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	68da      	ldr	r2, [r3, #12]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	430a      	orrs	r2, r1
 8002a10:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a16:	4a58      	ldr	r2, [pc, #352]	@ (8002b78 <ADC_Init+0x1f4>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d022      	beq.n	8002a62 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	689a      	ldr	r2, [r3, #8]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002a2a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	6899      	ldr	r1, [r3, #8]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	430a      	orrs	r2, r1
 8002a3c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	689a      	ldr	r2, [r3, #8]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002a4c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	6899      	ldr	r1, [r3, #8]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	609a      	str	r2, [r3, #8]
 8002a60:	e00f      	b.n	8002a82 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	689a      	ldr	r2, [r3, #8]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002a70:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	689a      	ldr	r2, [r3, #8]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002a80:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	689a      	ldr	r2, [r3, #8]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f022 0202 	bic.w	r2, r2, #2
 8002a90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	6899      	ldr	r1, [r3, #8]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	7e1b      	ldrb	r3, [r3, #24]
 8002a9c:	005a      	lsls	r2, r3, #1
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	430a      	orrs	r2, r1
 8002aa4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d01b      	beq.n	8002ae8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	685a      	ldr	r2, [r3, #4]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002abe:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	685a      	ldr	r2, [r3, #4]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002ace:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	6859      	ldr	r1, [r3, #4]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ada:	3b01      	subs	r3, #1
 8002adc:	035a      	lsls	r2, r3, #13
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	430a      	orrs	r2, r1
 8002ae4:	605a      	str	r2, [r3, #4]
 8002ae6:	e007      	b.n	8002af8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	685a      	ldr	r2, [r3, #4]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002af6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002b06:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	69db      	ldr	r3, [r3, #28]
 8002b12:	3b01      	subs	r3, #1
 8002b14:	051a      	lsls	r2, r3, #20
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	430a      	orrs	r2, r1
 8002b1c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	689a      	ldr	r2, [r3, #8]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002b2c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	6899      	ldr	r1, [r3, #8]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002b3a:	025a      	lsls	r2, r3, #9
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	430a      	orrs	r2, r1
 8002b42:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	689a      	ldr	r2, [r3, #8]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b52:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	6899      	ldr	r1, [r3, #8]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	695b      	ldr	r3, [r3, #20]
 8002b5e:	029a      	lsls	r2, r3, #10
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	430a      	orrs	r2, r1
 8002b66:	609a      	str	r2, [r3, #8]
}
 8002b68:	bf00      	nop
 8002b6a:	3714      	adds	r7, #20
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr
 8002b74:	40012300 	.word	0x40012300
 8002b78:	0f000001 	.word	0x0f000001

08002b7c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b084      	sub	sp, #16
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b88:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b8e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d13c      	bne.n	8002c10 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d12b      	bne.n	8002c08 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d127      	bne.n	8002c08 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bbe:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d006      	beq.n	8002bd4 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d119      	bne.n	8002c08 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	685a      	ldr	r2, [r3, #4]
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f022 0220 	bic.w	r2, r2, #32
 8002be2:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d105      	bne.n	8002c08 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c00:	f043 0201 	orr.w	r2, r3, #1
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002c08:	68f8      	ldr	r0, [r7, #12]
 8002c0a:	f7fd fd2f 	bl	800066c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002c0e:	e00e      	b.n	8002c2e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c14:	f003 0310 	and.w	r3, r3, #16
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d003      	beq.n	8002c24 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002c1c:	68f8      	ldr	r0, [r7, #12]
 8002c1e:	f7ff fd85 	bl	800272c <HAL_ADC_ErrorCallback>
}
 8002c22:	e004      	b.n	8002c2e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c2a:	6878      	ldr	r0, [r7, #4]
 8002c2c:	4798      	blx	r3
}
 8002c2e:	bf00      	nop
 8002c30:	3710      	adds	r7, #16
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}

08002c36 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002c36:	b580      	push	{r7, lr}
 8002c38:	b084      	sub	sp, #16
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c42:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002c44:	68f8      	ldr	r0, [r7, #12]
 8002c46:	f7fd fd03 	bl	8000650 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002c4a:	bf00      	nop
 8002c4c:	3710      	adds	r7, #16
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}

08002c52 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002c52:	b580      	push	{r7, lr}
 8002c54:	b084      	sub	sp, #16
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c5e:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2240      	movs	r2, #64	@ 0x40
 8002c64:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c6a:	f043 0204 	orr.w	r2, r3, #4
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002c72:	68f8      	ldr	r0, [r7, #12]
 8002c74:	f7ff fd5a 	bl	800272c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002c78:	bf00      	nop
 8002c7a:	3710      	adds	r7, #16
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b085      	sub	sp, #20
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	f003 0307 	and.w	r3, r3, #7
 8002c8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c90:	4b0c      	ldr	r3, [pc, #48]	@ (8002cc4 <__NVIC_SetPriorityGrouping+0x44>)
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c96:	68ba      	ldr	r2, [r7, #8]
 8002c98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ca8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002cac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cb2:	4a04      	ldr	r2, [pc, #16]	@ (8002cc4 <__NVIC_SetPriorityGrouping+0x44>)
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	60d3      	str	r3, [r2, #12]
}
 8002cb8:	bf00      	nop
 8002cba:	3714      	adds	r7, #20
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr
 8002cc4:	e000ed00 	.word	0xe000ed00

08002cc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ccc:	4b04      	ldr	r3, [pc, #16]	@ (8002ce0 <__NVIC_GetPriorityGrouping+0x18>)
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	0a1b      	lsrs	r3, r3, #8
 8002cd2:	f003 0307 	and.w	r3, r3, #7
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr
 8002ce0:	e000ed00 	.word	0xe000ed00

08002ce4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	4603      	mov	r3, r0
 8002cec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	db0b      	blt.n	8002d0e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cf6:	79fb      	ldrb	r3, [r7, #7]
 8002cf8:	f003 021f 	and.w	r2, r3, #31
 8002cfc:	4907      	ldr	r1, [pc, #28]	@ (8002d1c <__NVIC_EnableIRQ+0x38>)
 8002cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d02:	095b      	lsrs	r3, r3, #5
 8002d04:	2001      	movs	r0, #1
 8002d06:	fa00 f202 	lsl.w	r2, r0, r2
 8002d0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d0e:	bf00      	nop
 8002d10:	370c      	adds	r7, #12
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop
 8002d1c:	e000e100 	.word	0xe000e100

08002d20 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b083      	sub	sp, #12
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	4603      	mov	r3, r0
 8002d28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	db12      	blt.n	8002d58 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d32:	79fb      	ldrb	r3, [r7, #7]
 8002d34:	f003 021f 	and.w	r2, r3, #31
 8002d38:	490a      	ldr	r1, [pc, #40]	@ (8002d64 <__NVIC_DisableIRQ+0x44>)
 8002d3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d3e:	095b      	lsrs	r3, r3, #5
 8002d40:	2001      	movs	r0, #1
 8002d42:	fa00 f202 	lsl.w	r2, r0, r2
 8002d46:	3320      	adds	r3, #32
 8002d48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002d4c:	f3bf 8f4f 	dsb	sy
}
 8002d50:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002d52:	f3bf 8f6f 	isb	sy
}
 8002d56:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002d58:	bf00      	nop
 8002d5a:	370c      	adds	r7, #12
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr
 8002d64:	e000e100 	.word	0xe000e100

08002d68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	4603      	mov	r3, r0
 8002d70:	6039      	str	r1, [r7, #0]
 8002d72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	db0a      	blt.n	8002d92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	b2da      	uxtb	r2, r3
 8002d80:	490c      	ldr	r1, [pc, #48]	@ (8002db4 <__NVIC_SetPriority+0x4c>)
 8002d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d86:	0112      	lsls	r2, r2, #4
 8002d88:	b2d2      	uxtb	r2, r2
 8002d8a:	440b      	add	r3, r1
 8002d8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d90:	e00a      	b.n	8002da8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	b2da      	uxtb	r2, r3
 8002d96:	4908      	ldr	r1, [pc, #32]	@ (8002db8 <__NVIC_SetPriority+0x50>)
 8002d98:	79fb      	ldrb	r3, [r7, #7]
 8002d9a:	f003 030f 	and.w	r3, r3, #15
 8002d9e:	3b04      	subs	r3, #4
 8002da0:	0112      	lsls	r2, r2, #4
 8002da2:	b2d2      	uxtb	r2, r2
 8002da4:	440b      	add	r3, r1
 8002da6:	761a      	strb	r2, [r3, #24]
}
 8002da8:	bf00      	nop
 8002daa:	370c      	adds	r7, #12
 8002dac:	46bd      	mov	sp, r7
 8002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db2:	4770      	bx	lr
 8002db4:	e000e100 	.word	0xe000e100
 8002db8:	e000ed00 	.word	0xe000ed00

08002dbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b089      	sub	sp, #36	@ 0x24
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	60f8      	str	r0, [r7, #12]
 8002dc4:	60b9      	str	r1, [r7, #8]
 8002dc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	f003 0307 	and.w	r3, r3, #7
 8002dce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002dd0:	69fb      	ldr	r3, [r7, #28]
 8002dd2:	f1c3 0307 	rsb	r3, r3, #7
 8002dd6:	2b04      	cmp	r3, #4
 8002dd8:	bf28      	it	cs
 8002dda:	2304      	movcs	r3, #4
 8002ddc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	3304      	adds	r3, #4
 8002de2:	2b06      	cmp	r3, #6
 8002de4:	d902      	bls.n	8002dec <NVIC_EncodePriority+0x30>
 8002de6:	69fb      	ldr	r3, [r7, #28]
 8002de8:	3b03      	subs	r3, #3
 8002dea:	e000      	b.n	8002dee <NVIC_EncodePriority+0x32>
 8002dec:	2300      	movs	r3, #0
 8002dee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002df0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002df4:	69bb      	ldr	r3, [r7, #24]
 8002df6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfa:	43da      	mvns	r2, r3
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	401a      	ands	r2, r3
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e04:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e0e:	43d9      	mvns	r1, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e14:	4313      	orrs	r3, r2
         );
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3724      	adds	r7, #36	@ 0x24
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr
	...

08002e24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b082      	sub	sp, #8
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	3b01      	subs	r3, #1
 8002e30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e34:	d301      	bcc.n	8002e3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e36:	2301      	movs	r3, #1
 8002e38:	e00f      	b.n	8002e5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e3a:	4a0a      	ldr	r2, [pc, #40]	@ (8002e64 <SysTick_Config+0x40>)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e42:	210f      	movs	r1, #15
 8002e44:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002e48:	f7ff ff8e 	bl	8002d68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e4c:	4b05      	ldr	r3, [pc, #20]	@ (8002e64 <SysTick_Config+0x40>)
 8002e4e:	2200      	movs	r2, #0
 8002e50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e52:	4b04      	ldr	r3, [pc, #16]	@ (8002e64 <SysTick_Config+0x40>)
 8002e54:	2207      	movs	r2, #7
 8002e56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e58:	2300      	movs	r3, #0
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	3708      	adds	r7, #8
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	e000e010 	.word	0xe000e010

08002e68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b082      	sub	sp, #8
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	f7ff ff05 	bl	8002c80 <__NVIC_SetPriorityGrouping>
}
 8002e76:	bf00      	nop
 8002e78:	3708      	adds	r7, #8
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}

08002e7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e7e:	b580      	push	{r7, lr}
 8002e80:	b086      	sub	sp, #24
 8002e82:	af00      	add	r7, sp, #0
 8002e84:	4603      	mov	r3, r0
 8002e86:	60b9      	str	r1, [r7, #8]
 8002e88:	607a      	str	r2, [r7, #4]
 8002e8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e90:	f7ff ff1a 	bl	8002cc8 <__NVIC_GetPriorityGrouping>
 8002e94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	68b9      	ldr	r1, [r7, #8]
 8002e9a:	6978      	ldr	r0, [r7, #20]
 8002e9c:	f7ff ff8e 	bl	8002dbc <NVIC_EncodePriority>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ea6:	4611      	mov	r1, r2
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f7ff ff5d 	bl	8002d68 <__NVIC_SetPriority>
}
 8002eae:	bf00      	nop
 8002eb0:	3718      	adds	r7, #24
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}

08002eb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002eb6:	b580      	push	{r7, lr}
 8002eb8:	b082      	sub	sp, #8
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ec0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f7ff ff0d 	bl	8002ce4 <__NVIC_EnableIRQ>
}
 8002eca:	bf00      	nop
 8002ecc:	3708      	adds	r7, #8
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}

08002ed2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002ed2:	b580      	push	{r7, lr}
 8002ed4:	b082      	sub	sp, #8
 8002ed6:	af00      	add	r7, sp, #0
 8002ed8:	4603      	mov	r3, r0
 8002eda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002edc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7ff ff1d 	bl	8002d20 <__NVIC_DisableIRQ>
}
 8002ee6:	bf00      	nop
 8002ee8:	3708      	adds	r7, #8
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}

08002eee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002eee:	b580      	push	{r7, lr}
 8002ef0:	b082      	sub	sp, #8
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	f7ff ff94 	bl	8002e24 <SysTick_Config>
 8002efc:	4603      	mov	r3, r0
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3708      	adds	r7, #8
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}
	...

08002f08 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b086      	sub	sp, #24
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002f10:	2300      	movs	r3, #0
 8002f12:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002f14:	f7ff fa82 	bl	800241c <HAL_GetTick>
 8002f18:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d101      	bne.n	8002f24 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e099      	b.n	8003058 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2202      	movs	r2, #2
 8002f28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f022 0201 	bic.w	r2, r2, #1
 8002f42:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f44:	e00f      	b.n	8002f66 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f46:	f7ff fa69 	bl	800241c <HAL_GetTick>
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	693b      	ldr	r3, [r7, #16]
 8002f4e:	1ad3      	subs	r3, r2, r3
 8002f50:	2b05      	cmp	r3, #5
 8002f52:	d908      	bls.n	8002f66 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2220      	movs	r2, #32
 8002f58:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2203      	movs	r2, #3
 8002f5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002f62:	2303      	movs	r3, #3
 8002f64:	e078      	b.n	8003058 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0301 	and.w	r3, r3, #1
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d1e8      	bne.n	8002f46 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002f7c:	697a      	ldr	r2, [r7, #20]
 8002f7e:	4b38      	ldr	r3, [pc, #224]	@ (8003060 <HAL_DMA_Init+0x158>)
 8002f80:	4013      	ands	r3, r2
 8002f82:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	685a      	ldr	r2, [r3, #4]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f92:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	691b      	ldr	r3, [r3, #16]
 8002f98:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	699b      	ldr	r3, [r3, #24]
 8002fa4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002faa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6a1b      	ldr	r3, [r3, #32]
 8002fb0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002fb2:	697a      	ldr	r2, [r7, #20]
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fbc:	2b04      	cmp	r3, #4
 8002fbe:	d107      	bne.n	8002fd0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	697a      	ldr	r2, [r7, #20]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	697a      	ldr	r2, [r7, #20]
 8002fd6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	695b      	ldr	r3, [r3, #20]
 8002fde:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	f023 0307 	bic.w	r3, r3, #7
 8002fe6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fec:	697a      	ldr	r2, [r7, #20]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff6:	2b04      	cmp	r3, #4
 8002ff8:	d117      	bne.n	800302a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ffe:	697a      	ldr	r2, [r7, #20]
 8003000:	4313      	orrs	r3, r2
 8003002:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003008:	2b00      	cmp	r3, #0
 800300a:	d00e      	beq.n	800302a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800300c:	6878      	ldr	r0, [r7, #4]
 800300e:	f000 fb01 	bl	8003614 <DMA_CheckFifoParam>
 8003012:	4603      	mov	r3, r0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d008      	beq.n	800302a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2240      	movs	r2, #64	@ 0x40
 800301c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2201      	movs	r2, #1
 8003022:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003026:	2301      	movs	r3, #1
 8003028:	e016      	b.n	8003058 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	697a      	ldr	r2, [r7, #20]
 8003030:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003032:	6878      	ldr	r0, [r7, #4]
 8003034:	f000 fab8 	bl	80035a8 <DMA_CalcBaseAndBitshift>
 8003038:	4603      	mov	r3, r0
 800303a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003040:	223f      	movs	r2, #63	@ 0x3f
 8003042:	409a      	lsls	r2, r3
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2200      	movs	r2, #0
 800304c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2201      	movs	r2, #1
 8003052:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003056:	2300      	movs	r3, #0
}
 8003058:	4618      	mov	r0, r3
 800305a:	3718      	adds	r7, #24
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}
 8003060:	f010803f 	.word	0xf010803f

08003064 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b086      	sub	sp, #24
 8003068:	af00      	add	r7, sp, #0
 800306a:	60f8      	str	r0, [r7, #12]
 800306c:	60b9      	str	r1, [r7, #8]
 800306e:	607a      	str	r2, [r7, #4]
 8003070:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003072:	2300      	movs	r3, #0
 8003074:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800307a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003082:	2b01      	cmp	r3, #1
 8003084:	d101      	bne.n	800308a <HAL_DMA_Start_IT+0x26>
 8003086:	2302      	movs	r3, #2
 8003088:	e040      	b.n	800310c <HAL_DMA_Start_IT+0xa8>
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2201      	movs	r2, #1
 800308e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003098:	b2db      	uxtb	r3, r3
 800309a:	2b01      	cmp	r3, #1
 800309c:	d12f      	bne.n	80030fe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2202      	movs	r2, #2
 80030a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2200      	movs	r2, #0
 80030aa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	68b9      	ldr	r1, [r7, #8]
 80030b2:	68f8      	ldr	r0, [r7, #12]
 80030b4:	f000 fa4a 	bl	800354c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030bc:	223f      	movs	r2, #63	@ 0x3f
 80030be:	409a      	lsls	r2, r3
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f042 0216 	orr.w	r2, r2, #22
 80030d2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d007      	beq.n	80030ec <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f042 0208 	orr.w	r2, r2, #8
 80030ea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f042 0201 	orr.w	r2, r2, #1
 80030fa:	601a      	str	r2, [r3, #0]
 80030fc:	e005      	b.n	800310a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2200      	movs	r2, #0
 8003102:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003106:	2302      	movs	r3, #2
 8003108:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800310a:	7dfb      	ldrb	r3, [r7, #23]
}
 800310c:	4618      	mov	r0, r3
 800310e:	3718      	adds	r7, #24
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}

08003114 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b084      	sub	sp, #16
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003120:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003122:	f7ff f97b 	bl	800241c <HAL_GetTick>
 8003126:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800312e:	b2db      	uxtb	r3, r3
 8003130:	2b02      	cmp	r3, #2
 8003132:	d008      	beq.n	8003146 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2280      	movs	r2, #128	@ 0x80
 8003138:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2200      	movs	r2, #0
 800313e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e052      	b.n	80031ec <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f022 0216 	bic.w	r2, r2, #22
 8003154:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	695a      	ldr	r2, [r3, #20]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003164:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316a:	2b00      	cmp	r3, #0
 800316c:	d103      	bne.n	8003176 <HAL_DMA_Abort+0x62>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003172:	2b00      	cmp	r3, #0
 8003174:	d007      	beq.n	8003186 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f022 0208 	bic.w	r2, r2, #8
 8003184:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f022 0201 	bic.w	r2, r2, #1
 8003194:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003196:	e013      	b.n	80031c0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003198:	f7ff f940 	bl	800241c <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	2b05      	cmp	r3, #5
 80031a4:	d90c      	bls.n	80031c0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2220      	movs	r2, #32
 80031aa:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2203      	movs	r2, #3
 80031b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2200      	movs	r2, #0
 80031b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80031bc:	2303      	movs	r3, #3
 80031be:	e015      	b.n	80031ec <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 0301 	and.w	r3, r3, #1
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d1e4      	bne.n	8003198 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031d2:	223f      	movs	r2, #63	@ 0x3f
 80031d4:	409a      	lsls	r2, r3
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2201      	movs	r2, #1
 80031de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2200      	movs	r2, #0
 80031e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80031ea:	2300      	movs	r3, #0
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3710      	adds	r7, #16
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b083      	sub	sp, #12
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003202:	b2db      	uxtb	r3, r3
 8003204:	2b02      	cmp	r3, #2
 8003206:	d004      	beq.n	8003212 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2280      	movs	r2, #128	@ 0x80
 800320c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e00c      	b.n	800322c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2205      	movs	r2, #5
 8003216:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f022 0201 	bic.w	r2, r2, #1
 8003228:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800322a:	2300      	movs	r3, #0
}
 800322c:	4618      	mov	r0, r3
 800322e:	370c      	adds	r7, #12
 8003230:	46bd      	mov	sp, r7
 8003232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003236:	4770      	bx	lr

08003238 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b086      	sub	sp, #24
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003240:	2300      	movs	r3, #0
 8003242:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003244:	4b8e      	ldr	r3, [pc, #568]	@ (8003480 <HAL_DMA_IRQHandler+0x248>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a8e      	ldr	r2, [pc, #568]	@ (8003484 <HAL_DMA_IRQHandler+0x24c>)
 800324a:	fba2 2303 	umull	r2, r3, r2, r3
 800324e:	0a9b      	lsrs	r3, r3, #10
 8003250:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003256:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003262:	2208      	movs	r2, #8
 8003264:	409a      	lsls	r2, r3
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	4013      	ands	r3, r2
 800326a:	2b00      	cmp	r3, #0
 800326c:	d01a      	beq.n	80032a4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0304 	and.w	r3, r3, #4
 8003278:	2b00      	cmp	r3, #0
 800327a:	d013      	beq.n	80032a4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f022 0204 	bic.w	r2, r2, #4
 800328a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003290:	2208      	movs	r2, #8
 8003292:	409a      	lsls	r2, r3
 8003294:	693b      	ldr	r3, [r7, #16]
 8003296:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800329c:	f043 0201 	orr.w	r2, r3, #1
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032a8:	2201      	movs	r2, #1
 80032aa:	409a      	lsls	r2, r3
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	4013      	ands	r3, r2
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d012      	beq.n	80032da <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	695b      	ldr	r3, [r3, #20]
 80032ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d00b      	beq.n	80032da <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032c6:	2201      	movs	r2, #1
 80032c8:	409a      	lsls	r2, r3
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032d2:	f043 0202 	orr.w	r2, r3, #2
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032de:	2204      	movs	r2, #4
 80032e0:	409a      	lsls	r2, r3
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	4013      	ands	r3, r2
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d012      	beq.n	8003310 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f003 0302 	and.w	r3, r3, #2
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d00b      	beq.n	8003310 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032fc:	2204      	movs	r2, #4
 80032fe:	409a      	lsls	r2, r3
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003308:	f043 0204 	orr.w	r2, r3, #4
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003314:	2210      	movs	r2, #16
 8003316:	409a      	lsls	r2, r3
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	4013      	ands	r3, r2
 800331c:	2b00      	cmp	r3, #0
 800331e:	d043      	beq.n	80033a8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0308 	and.w	r3, r3, #8
 800332a:	2b00      	cmp	r3, #0
 800332c:	d03c      	beq.n	80033a8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003332:	2210      	movs	r2, #16
 8003334:	409a      	lsls	r2, r3
 8003336:	693b      	ldr	r3, [r7, #16]
 8003338:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003344:	2b00      	cmp	r3, #0
 8003346:	d018      	beq.n	800337a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d108      	bne.n	8003368 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800335a:	2b00      	cmp	r3, #0
 800335c:	d024      	beq.n	80033a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	4798      	blx	r3
 8003366:	e01f      	b.n	80033a8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800336c:	2b00      	cmp	r3, #0
 800336e:	d01b      	beq.n	80033a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003374:	6878      	ldr	r0, [r7, #4]
 8003376:	4798      	blx	r3
 8003378:	e016      	b.n	80033a8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003384:	2b00      	cmp	r3, #0
 8003386:	d107      	bne.n	8003398 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f022 0208 	bic.w	r2, r2, #8
 8003396:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800339c:	2b00      	cmp	r3, #0
 800339e:	d003      	beq.n	80033a8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033ac:	2220      	movs	r2, #32
 80033ae:	409a      	lsls	r2, r3
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	4013      	ands	r3, r2
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	f000 808f 	beq.w	80034d8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f003 0310 	and.w	r3, r3, #16
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	f000 8087 	beq.w	80034d8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033ce:	2220      	movs	r2, #32
 80033d0:	409a      	lsls	r2, r3
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	2b05      	cmp	r3, #5
 80033e0:	d136      	bne.n	8003450 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f022 0216 	bic.w	r2, r2, #22
 80033f0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	695a      	ldr	r2, [r3, #20]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003400:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003406:	2b00      	cmp	r3, #0
 8003408:	d103      	bne.n	8003412 <HAL_DMA_IRQHandler+0x1da>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800340e:	2b00      	cmp	r3, #0
 8003410:	d007      	beq.n	8003422 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f022 0208 	bic.w	r2, r2, #8
 8003420:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003426:	223f      	movs	r2, #63	@ 0x3f
 8003428:	409a      	lsls	r2, r3
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2201      	movs	r2, #1
 8003432:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003442:	2b00      	cmp	r3, #0
 8003444:	d07e      	beq.n	8003544 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	4798      	blx	r3
        }
        return;
 800344e:	e079      	b.n	8003544 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d01d      	beq.n	800349a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003468:	2b00      	cmp	r3, #0
 800346a:	d10d      	bne.n	8003488 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003470:	2b00      	cmp	r3, #0
 8003472:	d031      	beq.n	80034d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	4798      	blx	r3
 800347c:	e02c      	b.n	80034d8 <HAL_DMA_IRQHandler+0x2a0>
 800347e:	bf00      	nop
 8003480:	2000001c 	.word	0x2000001c
 8003484:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800348c:	2b00      	cmp	r3, #0
 800348e:	d023      	beq.n	80034d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003494:	6878      	ldr	r0, [r7, #4]
 8003496:	4798      	blx	r3
 8003498:	e01e      	b.n	80034d8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d10f      	bne.n	80034c8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f022 0210 	bic.w	r2, r2, #16
 80034b6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2201      	movs	r2, #1
 80034bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d003      	beq.n	80034d8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034d4:	6878      	ldr	r0, [r7, #4]
 80034d6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d032      	beq.n	8003546 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034e4:	f003 0301 	and.w	r3, r3, #1
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d022      	beq.n	8003532 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2205      	movs	r2, #5
 80034f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f022 0201 	bic.w	r2, r2, #1
 8003502:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	3301      	adds	r3, #1
 8003508:	60bb      	str	r3, [r7, #8]
 800350a:	697a      	ldr	r2, [r7, #20]
 800350c:	429a      	cmp	r2, r3
 800350e:	d307      	bcc.n	8003520 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 0301 	and.w	r3, r3, #1
 800351a:	2b00      	cmp	r3, #0
 800351c:	d1f2      	bne.n	8003504 <HAL_DMA_IRQHandler+0x2cc>
 800351e:	e000      	b.n	8003522 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003520:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2201      	movs	r2, #1
 8003526:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2200      	movs	r2, #0
 800352e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003536:	2b00      	cmp	r3, #0
 8003538:	d005      	beq.n	8003546 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	4798      	blx	r3
 8003542:	e000      	b.n	8003546 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003544:	bf00      	nop
    }
  }
}
 8003546:	3718      	adds	r7, #24
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}

0800354c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800354c:	b480      	push	{r7}
 800354e:	b085      	sub	sp, #20
 8003550:	af00      	add	r7, sp, #0
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	60b9      	str	r1, [r7, #8]
 8003556:	607a      	str	r2, [r7, #4]
 8003558:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003568:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	683a      	ldr	r2, [r7, #0]
 8003570:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	2b40      	cmp	r3, #64	@ 0x40
 8003578:	d108      	bne.n	800358c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	68ba      	ldr	r2, [r7, #8]
 8003588:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800358a:	e007      	b.n	800359c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	68ba      	ldr	r2, [r7, #8]
 8003592:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	60da      	str	r2, [r3, #12]
}
 800359c:	bf00      	nop
 800359e:	3714      	adds	r7, #20
 80035a0:	46bd      	mov	sp, r7
 80035a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a6:	4770      	bx	lr

080035a8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b085      	sub	sp, #20
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	3b10      	subs	r3, #16
 80035b8:	4a14      	ldr	r2, [pc, #80]	@ (800360c <DMA_CalcBaseAndBitshift+0x64>)
 80035ba:	fba2 2303 	umull	r2, r3, r2, r3
 80035be:	091b      	lsrs	r3, r3, #4
 80035c0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80035c2:	4a13      	ldr	r2, [pc, #76]	@ (8003610 <DMA_CalcBaseAndBitshift+0x68>)
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	4413      	add	r3, r2
 80035c8:	781b      	ldrb	r3, [r3, #0]
 80035ca:	461a      	mov	r2, r3
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	2b03      	cmp	r3, #3
 80035d4:	d909      	bls.n	80035ea <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80035de:	f023 0303 	bic.w	r3, r3, #3
 80035e2:	1d1a      	adds	r2, r3, #4
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	659a      	str	r2, [r3, #88]	@ 0x58
 80035e8:	e007      	b.n	80035fa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80035f2:	f023 0303 	bic.w	r3, r3, #3
 80035f6:	687a      	ldr	r2, [r7, #4]
 80035f8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80035fe:	4618      	mov	r0, r3
 8003600:	3714      	adds	r7, #20
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr
 800360a:	bf00      	nop
 800360c:	aaaaaaab 	.word	0xaaaaaaab
 8003610:	0800cbd8 	.word	0x0800cbd8

08003614 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003614:	b480      	push	{r7}
 8003616:	b085      	sub	sp, #20
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800361c:	2300      	movs	r3, #0
 800361e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003624:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	699b      	ldr	r3, [r3, #24]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d11f      	bne.n	800366e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	2b03      	cmp	r3, #3
 8003632:	d856      	bhi.n	80036e2 <DMA_CheckFifoParam+0xce>
 8003634:	a201      	add	r2, pc, #4	@ (adr r2, 800363c <DMA_CheckFifoParam+0x28>)
 8003636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800363a:	bf00      	nop
 800363c:	0800364d 	.word	0x0800364d
 8003640:	0800365f 	.word	0x0800365f
 8003644:	0800364d 	.word	0x0800364d
 8003648:	080036e3 	.word	0x080036e3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003650:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003654:	2b00      	cmp	r3, #0
 8003656:	d046      	beq.n	80036e6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800365c:	e043      	b.n	80036e6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003662:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003666:	d140      	bne.n	80036ea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003668:	2301      	movs	r3, #1
 800366a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800366c:	e03d      	b.n	80036ea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	699b      	ldr	r3, [r3, #24]
 8003672:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003676:	d121      	bne.n	80036bc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	2b03      	cmp	r3, #3
 800367c:	d837      	bhi.n	80036ee <DMA_CheckFifoParam+0xda>
 800367e:	a201      	add	r2, pc, #4	@ (adr r2, 8003684 <DMA_CheckFifoParam+0x70>)
 8003680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003684:	08003695 	.word	0x08003695
 8003688:	0800369b 	.word	0x0800369b
 800368c:	08003695 	.word	0x08003695
 8003690:	080036ad 	.word	0x080036ad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	73fb      	strb	r3, [r7, #15]
      break;
 8003698:	e030      	b.n	80036fc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800369e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d025      	beq.n	80036f2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036aa:	e022      	b.n	80036f2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036b0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80036b4:	d11f      	bne.n	80036f6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80036ba:	e01c      	b.n	80036f6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	2b02      	cmp	r3, #2
 80036c0:	d903      	bls.n	80036ca <DMA_CheckFifoParam+0xb6>
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	2b03      	cmp	r3, #3
 80036c6:	d003      	beq.n	80036d0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80036c8:	e018      	b.n	80036fc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	73fb      	strb	r3, [r7, #15]
      break;
 80036ce:	e015      	b.n	80036fc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d00e      	beq.n	80036fa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	73fb      	strb	r3, [r7, #15]
      break;
 80036e0:	e00b      	b.n	80036fa <DMA_CheckFifoParam+0xe6>
      break;
 80036e2:	bf00      	nop
 80036e4:	e00a      	b.n	80036fc <DMA_CheckFifoParam+0xe8>
      break;
 80036e6:	bf00      	nop
 80036e8:	e008      	b.n	80036fc <DMA_CheckFifoParam+0xe8>
      break;
 80036ea:	bf00      	nop
 80036ec:	e006      	b.n	80036fc <DMA_CheckFifoParam+0xe8>
      break;
 80036ee:	bf00      	nop
 80036f0:	e004      	b.n	80036fc <DMA_CheckFifoParam+0xe8>
      break;
 80036f2:	bf00      	nop
 80036f4:	e002      	b.n	80036fc <DMA_CheckFifoParam+0xe8>
      break;   
 80036f6:	bf00      	nop
 80036f8:	e000      	b.n	80036fc <DMA_CheckFifoParam+0xe8>
      break;
 80036fa:	bf00      	nop
    }
  } 
  
  return status; 
 80036fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80036fe:	4618      	mov	r0, r3
 8003700:	3714      	adds	r7, #20
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr
 800370a:	bf00      	nop

0800370c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800370c:	b480      	push	{r7}
 800370e:	b089      	sub	sp, #36	@ 0x24
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003716:	2300      	movs	r3, #0
 8003718:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800371a:	2300      	movs	r3, #0
 800371c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800371e:	2300      	movs	r3, #0
 8003720:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003722:	2300      	movs	r3, #0
 8003724:	61fb      	str	r3, [r7, #28]
 8003726:	e16b      	b.n	8003a00 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003728:	2201      	movs	r2, #1
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	fa02 f303 	lsl.w	r3, r2, r3
 8003730:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	697a      	ldr	r2, [r7, #20]
 8003738:	4013      	ands	r3, r2
 800373a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800373c:	693a      	ldr	r2, [r7, #16]
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	429a      	cmp	r2, r3
 8003742:	f040 815a 	bne.w	80039fa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	f003 0303 	and.w	r3, r3, #3
 800374e:	2b01      	cmp	r3, #1
 8003750:	d005      	beq.n	800375e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800375a:	2b02      	cmp	r3, #2
 800375c:	d130      	bne.n	80037c0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003764:	69fb      	ldr	r3, [r7, #28]
 8003766:	005b      	lsls	r3, r3, #1
 8003768:	2203      	movs	r2, #3
 800376a:	fa02 f303 	lsl.w	r3, r2, r3
 800376e:	43db      	mvns	r3, r3
 8003770:	69ba      	ldr	r2, [r7, #24]
 8003772:	4013      	ands	r3, r2
 8003774:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	68da      	ldr	r2, [r3, #12]
 800377a:	69fb      	ldr	r3, [r7, #28]
 800377c:	005b      	lsls	r3, r3, #1
 800377e:	fa02 f303 	lsl.w	r3, r2, r3
 8003782:	69ba      	ldr	r2, [r7, #24]
 8003784:	4313      	orrs	r3, r2
 8003786:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	69ba      	ldr	r2, [r7, #24]
 800378c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003794:	2201      	movs	r2, #1
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	fa02 f303 	lsl.w	r3, r2, r3
 800379c:	43db      	mvns	r3, r3
 800379e:	69ba      	ldr	r2, [r7, #24]
 80037a0:	4013      	ands	r3, r2
 80037a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	091b      	lsrs	r3, r3, #4
 80037aa:	f003 0201 	and.w	r2, r3, #1
 80037ae:	69fb      	ldr	r3, [r7, #28]
 80037b0:	fa02 f303 	lsl.w	r3, r2, r3
 80037b4:	69ba      	ldr	r2, [r7, #24]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	69ba      	ldr	r2, [r7, #24]
 80037be:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f003 0303 	and.w	r3, r3, #3
 80037c8:	2b03      	cmp	r3, #3
 80037ca:	d017      	beq.n	80037fc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	68db      	ldr	r3, [r3, #12]
 80037d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80037d2:	69fb      	ldr	r3, [r7, #28]
 80037d4:	005b      	lsls	r3, r3, #1
 80037d6:	2203      	movs	r2, #3
 80037d8:	fa02 f303 	lsl.w	r3, r2, r3
 80037dc:	43db      	mvns	r3, r3
 80037de:	69ba      	ldr	r2, [r7, #24]
 80037e0:	4013      	ands	r3, r2
 80037e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	689a      	ldr	r2, [r3, #8]
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	005b      	lsls	r3, r3, #1
 80037ec:	fa02 f303 	lsl.w	r3, r2, r3
 80037f0:	69ba      	ldr	r2, [r7, #24]
 80037f2:	4313      	orrs	r3, r2
 80037f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	69ba      	ldr	r2, [r7, #24]
 80037fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	f003 0303 	and.w	r3, r3, #3
 8003804:	2b02      	cmp	r3, #2
 8003806:	d123      	bne.n	8003850 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	08da      	lsrs	r2, r3, #3
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	3208      	adds	r2, #8
 8003810:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003814:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003816:	69fb      	ldr	r3, [r7, #28]
 8003818:	f003 0307 	and.w	r3, r3, #7
 800381c:	009b      	lsls	r3, r3, #2
 800381e:	220f      	movs	r2, #15
 8003820:	fa02 f303 	lsl.w	r3, r2, r3
 8003824:	43db      	mvns	r3, r3
 8003826:	69ba      	ldr	r2, [r7, #24]
 8003828:	4013      	ands	r3, r2
 800382a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	691a      	ldr	r2, [r3, #16]
 8003830:	69fb      	ldr	r3, [r7, #28]
 8003832:	f003 0307 	and.w	r3, r3, #7
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	fa02 f303 	lsl.w	r3, r2, r3
 800383c:	69ba      	ldr	r2, [r7, #24]
 800383e:	4313      	orrs	r3, r2
 8003840:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003842:	69fb      	ldr	r3, [r7, #28]
 8003844:	08da      	lsrs	r2, r3, #3
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	3208      	adds	r2, #8
 800384a:	69b9      	ldr	r1, [r7, #24]
 800384c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	005b      	lsls	r3, r3, #1
 800385a:	2203      	movs	r2, #3
 800385c:	fa02 f303 	lsl.w	r3, r2, r3
 8003860:	43db      	mvns	r3, r3
 8003862:	69ba      	ldr	r2, [r7, #24]
 8003864:	4013      	ands	r3, r2
 8003866:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f003 0203 	and.w	r2, r3, #3
 8003870:	69fb      	ldr	r3, [r7, #28]
 8003872:	005b      	lsls	r3, r3, #1
 8003874:	fa02 f303 	lsl.w	r3, r2, r3
 8003878:	69ba      	ldr	r2, [r7, #24]
 800387a:	4313      	orrs	r3, r2
 800387c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	69ba      	ldr	r2, [r7, #24]
 8003882:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800388c:	2b00      	cmp	r3, #0
 800388e:	f000 80b4 	beq.w	80039fa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003892:	2300      	movs	r3, #0
 8003894:	60fb      	str	r3, [r7, #12]
 8003896:	4b60      	ldr	r3, [pc, #384]	@ (8003a18 <HAL_GPIO_Init+0x30c>)
 8003898:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800389a:	4a5f      	ldr	r2, [pc, #380]	@ (8003a18 <HAL_GPIO_Init+0x30c>)
 800389c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80038a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80038a2:	4b5d      	ldr	r3, [pc, #372]	@ (8003a18 <HAL_GPIO_Init+0x30c>)
 80038a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80038aa:	60fb      	str	r3, [r7, #12]
 80038ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80038ae:	4a5b      	ldr	r2, [pc, #364]	@ (8003a1c <HAL_GPIO_Init+0x310>)
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	089b      	lsrs	r3, r3, #2
 80038b4:	3302      	adds	r3, #2
 80038b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	f003 0303 	and.w	r3, r3, #3
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	220f      	movs	r2, #15
 80038c6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ca:	43db      	mvns	r3, r3
 80038cc:	69ba      	ldr	r2, [r7, #24]
 80038ce:	4013      	ands	r3, r2
 80038d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	4a52      	ldr	r2, [pc, #328]	@ (8003a20 <HAL_GPIO_Init+0x314>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d02b      	beq.n	8003932 <HAL_GPIO_Init+0x226>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	4a51      	ldr	r2, [pc, #324]	@ (8003a24 <HAL_GPIO_Init+0x318>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d025      	beq.n	800392e <HAL_GPIO_Init+0x222>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4a50      	ldr	r2, [pc, #320]	@ (8003a28 <HAL_GPIO_Init+0x31c>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d01f      	beq.n	800392a <HAL_GPIO_Init+0x21e>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4a4f      	ldr	r2, [pc, #316]	@ (8003a2c <HAL_GPIO_Init+0x320>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d019      	beq.n	8003926 <HAL_GPIO_Init+0x21a>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a4e      	ldr	r2, [pc, #312]	@ (8003a30 <HAL_GPIO_Init+0x324>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d013      	beq.n	8003922 <HAL_GPIO_Init+0x216>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4a4d      	ldr	r2, [pc, #308]	@ (8003a34 <HAL_GPIO_Init+0x328>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d00d      	beq.n	800391e <HAL_GPIO_Init+0x212>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4a4c      	ldr	r2, [pc, #304]	@ (8003a38 <HAL_GPIO_Init+0x32c>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d007      	beq.n	800391a <HAL_GPIO_Init+0x20e>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	4a4b      	ldr	r2, [pc, #300]	@ (8003a3c <HAL_GPIO_Init+0x330>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d101      	bne.n	8003916 <HAL_GPIO_Init+0x20a>
 8003912:	2307      	movs	r3, #7
 8003914:	e00e      	b.n	8003934 <HAL_GPIO_Init+0x228>
 8003916:	2308      	movs	r3, #8
 8003918:	e00c      	b.n	8003934 <HAL_GPIO_Init+0x228>
 800391a:	2306      	movs	r3, #6
 800391c:	e00a      	b.n	8003934 <HAL_GPIO_Init+0x228>
 800391e:	2305      	movs	r3, #5
 8003920:	e008      	b.n	8003934 <HAL_GPIO_Init+0x228>
 8003922:	2304      	movs	r3, #4
 8003924:	e006      	b.n	8003934 <HAL_GPIO_Init+0x228>
 8003926:	2303      	movs	r3, #3
 8003928:	e004      	b.n	8003934 <HAL_GPIO_Init+0x228>
 800392a:	2302      	movs	r3, #2
 800392c:	e002      	b.n	8003934 <HAL_GPIO_Init+0x228>
 800392e:	2301      	movs	r3, #1
 8003930:	e000      	b.n	8003934 <HAL_GPIO_Init+0x228>
 8003932:	2300      	movs	r3, #0
 8003934:	69fa      	ldr	r2, [r7, #28]
 8003936:	f002 0203 	and.w	r2, r2, #3
 800393a:	0092      	lsls	r2, r2, #2
 800393c:	4093      	lsls	r3, r2
 800393e:	69ba      	ldr	r2, [r7, #24]
 8003940:	4313      	orrs	r3, r2
 8003942:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003944:	4935      	ldr	r1, [pc, #212]	@ (8003a1c <HAL_GPIO_Init+0x310>)
 8003946:	69fb      	ldr	r3, [r7, #28]
 8003948:	089b      	lsrs	r3, r3, #2
 800394a:	3302      	adds	r3, #2
 800394c:	69ba      	ldr	r2, [r7, #24]
 800394e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003952:	4b3b      	ldr	r3, [pc, #236]	@ (8003a40 <HAL_GPIO_Init+0x334>)
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	43db      	mvns	r3, r3
 800395c:	69ba      	ldr	r2, [r7, #24]
 800395e:	4013      	ands	r3, r2
 8003960:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d003      	beq.n	8003976 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800396e:	69ba      	ldr	r2, [r7, #24]
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	4313      	orrs	r3, r2
 8003974:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003976:	4a32      	ldr	r2, [pc, #200]	@ (8003a40 <HAL_GPIO_Init+0x334>)
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800397c:	4b30      	ldr	r3, [pc, #192]	@ (8003a40 <HAL_GPIO_Init+0x334>)
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	43db      	mvns	r3, r3
 8003986:	69ba      	ldr	r2, [r7, #24]
 8003988:	4013      	ands	r3, r2
 800398a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003994:	2b00      	cmp	r3, #0
 8003996:	d003      	beq.n	80039a0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003998:	69ba      	ldr	r2, [r7, #24]
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	4313      	orrs	r3, r2
 800399e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80039a0:	4a27      	ldr	r2, [pc, #156]	@ (8003a40 <HAL_GPIO_Init+0x334>)
 80039a2:	69bb      	ldr	r3, [r7, #24]
 80039a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80039a6:	4b26      	ldr	r3, [pc, #152]	@ (8003a40 <HAL_GPIO_Init+0x334>)
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	43db      	mvns	r3, r3
 80039b0:	69ba      	ldr	r2, [r7, #24]
 80039b2:	4013      	ands	r3, r2
 80039b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d003      	beq.n	80039ca <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80039c2:	69ba      	ldr	r2, [r7, #24]
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	4313      	orrs	r3, r2
 80039c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80039ca:	4a1d      	ldr	r2, [pc, #116]	@ (8003a40 <HAL_GPIO_Init+0x334>)
 80039cc:	69bb      	ldr	r3, [r7, #24]
 80039ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80039d0:	4b1b      	ldr	r3, [pc, #108]	@ (8003a40 <HAL_GPIO_Init+0x334>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	43db      	mvns	r3, r3
 80039da:	69ba      	ldr	r2, [r7, #24]
 80039dc:	4013      	ands	r3, r2
 80039de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d003      	beq.n	80039f4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80039ec:	69ba      	ldr	r2, [r7, #24]
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	4313      	orrs	r3, r2
 80039f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80039f4:	4a12      	ldr	r2, [pc, #72]	@ (8003a40 <HAL_GPIO_Init+0x334>)
 80039f6:	69bb      	ldr	r3, [r7, #24]
 80039f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	3301      	adds	r3, #1
 80039fe:	61fb      	str	r3, [r7, #28]
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	2b0f      	cmp	r3, #15
 8003a04:	f67f ae90 	bls.w	8003728 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a08:	bf00      	nop
 8003a0a:	bf00      	nop
 8003a0c:	3724      	adds	r7, #36	@ 0x24
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
 8003a16:	bf00      	nop
 8003a18:	40023800 	.word	0x40023800
 8003a1c:	40013800 	.word	0x40013800
 8003a20:	40020000 	.word	0x40020000
 8003a24:	40020400 	.word	0x40020400
 8003a28:	40020800 	.word	0x40020800
 8003a2c:	40020c00 	.word	0x40020c00
 8003a30:	40021000 	.word	0x40021000
 8003a34:	40021400 	.word	0x40021400
 8003a38:	40021800 	.word	0x40021800
 8003a3c:	40021c00 	.word	0x40021c00
 8003a40:	40013c00 	.word	0x40013c00

08003a44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b085      	sub	sp, #20
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	460b      	mov	r3, r1
 8003a4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	691a      	ldr	r2, [r3, #16]
 8003a54:	887b      	ldrh	r3, [r7, #2]
 8003a56:	4013      	ands	r3, r2
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d002      	beq.n	8003a62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	73fb      	strb	r3, [r7, #15]
 8003a60:	e001      	b.n	8003a66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003a62:	2300      	movs	r3, #0
 8003a64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003a66:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3714      	adds	r7, #20
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr

08003a74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b083      	sub	sp, #12
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
 8003a7c:	460b      	mov	r3, r1
 8003a7e:	807b      	strh	r3, [r7, #2]
 8003a80:	4613      	mov	r3, r2
 8003a82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a84:	787b      	ldrb	r3, [r7, #1]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d003      	beq.n	8003a92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a8a:	887a      	ldrh	r2, [r7, #2]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003a90:	e003      	b.n	8003a9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003a92:	887b      	ldrh	r3, [r7, #2]
 8003a94:	041a      	lsls	r2, r3, #16
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	619a      	str	r2, [r3, #24]
}
 8003a9a:	bf00      	nop
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr
	...

08003aa8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b082      	sub	sp, #8
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	4603      	mov	r3, r0
 8003ab0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003ab2:	4b08      	ldr	r3, [pc, #32]	@ (8003ad4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ab4:	695a      	ldr	r2, [r3, #20]
 8003ab6:	88fb      	ldrh	r3, [r7, #6]
 8003ab8:	4013      	ands	r3, r2
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d006      	beq.n	8003acc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003abe:	4a05      	ldr	r2, [pc, #20]	@ (8003ad4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ac0:	88fb      	ldrh	r3, [r7, #6]
 8003ac2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003ac4:	88fb      	ldrh	r3, [r7, #6]
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f7fd fff2 	bl	8001ab0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003acc:	bf00      	nop
 8003ace:	3708      	adds	r7, #8
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	40013c00 	.word	0x40013c00

08003ad8 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b086      	sub	sp, #24
 8003adc:	af02      	add	r7, sp, #8
 8003ade:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d101      	bne.n	8003aea <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e059      	b.n	8003b9e <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8003af6:	b2db      	uxtb	r3, r3
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d106      	bne.n	8003b0a <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	f008 f8db 	bl	800bcc0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2203      	movs	r2, #3
 8003b0e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b18:	d102      	bne.n	8003b20 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4618      	mov	r0, r3
 8003b26:	f004 fee8 	bl	80088fa <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6818      	ldr	r0, [r3, #0]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	7c1a      	ldrb	r2, [r3, #16]
 8003b32:	f88d 2000 	strb.w	r2, [sp]
 8003b36:	3304      	adds	r3, #4
 8003b38:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b3a:	f004 fe69 	bl	8008810 <USB_CoreInit>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d005      	beq.n	8003b50 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2202      	movs	r2, #2
 8003b48:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e026      	b.n	8003b9e <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	2101      	movs	r1, #1
 8003b56:	4618      	mov	r0, r3
 8003b58:	f004 fee0 	bl	800891c <USB_SetCurrentMode>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d005      	beq.n	8003b6e <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2202      	movs	r2, #2
 8003b66:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e017      	b.n	8003b9e <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6818      	ldr	r0, [r3, #0]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	7c1a      	ldrb	r2, [r3, #16]
 8003b76:	f88d 2000 	strb.w	r2, [sp]
 8003b7a:	3304      	adds	r3, #4
 8003b7c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b7e:	f005 f889 	bl	8008c94 <USB_HostInit>
 8003b82:	4603      	mov	r3, r0
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d005      	beq.n	8003b94 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2202      	movs	r2, #2
 8003b8c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e004      	b.n	8003b9e <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2201      	movs	r2, #1
 8003b98:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8003b9c:	2300      	movs	r3, #0
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3710      	adds	r7, #16
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}

08003ba6 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8003ba6:	b590      	push	{r4, r7, lr}
 8003ba8:	b08b      	sub	sp, #44	@ 0x2c
 8003baa:	af04      	add	r7, sp, #16
 8003bac:	6078      	str	r0, [r7, #4]
 8003bae:	4608      	mov	r0, r1
 8003bb0:	4611      	mov	r1, r2
 8003bb2:	461a      	mov	r2, r3
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	70fb      	strb	r3, [r7, #3]
 8003bb8:	460b      	mov	r3, r1
 8003bba:	70bb      	strb	r3, [r7, #2]
 8003bbc:	4613      	mov	r3, r2
 8003bbe:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8003bc0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003bc2:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003bca:	2b01      	cmp	r3, #1
 8003bcc:	d101      	bne.n	8003bd2 <HAL_HCD_HC_Init+0x2c>
 8003bce:	2302      	movs	r3, #2
 8003bd0:	e09d      	b.n	8003d0e <HAL_HCD_HC_Init+0x168>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8003bda:	78fa      	ldrb	r2, [r7, #3]
 8003bdc:	6879      	ldr	r1, [r7, #4]
 8003bde:	4613      	mov	r3, r2
 8003be0:	011b      	lsls	r3, r3, #4
 8003be2:	1a9b      	subs	r3, r3, r2
 8003be4:	009b      	lsls	r3, r3, #2
 8003be6:	440b      	add	r3, r1
 8003be8:	3319      	adds	r3, #25
 8003bea:	2200      	movs	r2, #0
 8003bec:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8003bee:	78fa      	ldrb	r2, [r7, #3]
 8003bf0:	6879      	ldr	r1, [r7, #4]
 8003bf2:	4613      	mov	r3, r2
 8003bf4:	011b      	lsls	r3, r3, #4
 8003bf6:	1a9b      	subs	r3, r3, r2
 8003bf8:	009b      	lsls	r3, r3, #2
 8003bfa:	440b      	add	r3, r1
 8003bfc:	3314      	adds	r3, #20
 8003bfe:	787a      	ldrb	r2, [r7, #1]
 8003c00:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003c02:	78fa      	ldrb	r2, [r7, #3]
 8003c04:	6879      	ldr	r1, [r7, #4]
 8003c06:	4613      	mov	r3, r2
 8003c08:	011b      	lsls	r3, r3, #4
 8003c0a:	1a9b      	subs	r3, r3, r2
 8003c0c:	009b      	lsls	r3, r3, #2
 8003c0e:	440b      	add	r3, r1
 8003c10:	3315      	adds	r3, #21
 8003c12:	78fa      	ldrb	r2, [r7, #3]
 8003c14:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003c16:	78fa      	ldrb	r2, [r7, #3]
 8003c18:	6879      	ldr	r1, [r7, #4]
 8003c1a:	4613      	mov	r3, r2
 8003c1c:	011b      	lsls	r3, r3, #4
 8003c1e:	1a9b      	subs	r3, r3, r2
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	440b      	add	r3, r1
 8003c24:	3326      	adds	r3, #38	@ 0x26
 8003c26:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8003c2a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8003c2c:	78fa      	ldrb	r2, [r7, #3]
 8003c2e:	78bb      	ldrb	r3, [r7, #2]
 8003c30:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c34:	b2d8      	uxtb	r0, r3
 8003c36:	6879      	ldr	r1, [r7, #4]
 8003c38:	4613      	mov	r3, r2
 8003c3a:	011b      	lsls	r3, r3, #4
 8003c3c:	1a9b      	subs	r3, r3, r2
 8003c3e:	009b      	lsls	r3, r3, #2
 8003c40:	440b      	add	r3, r1
 8003c42:	3316      	adds	r3, #22
 8003c44:	4602      	mov	r2, r0
 8003c46:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8003c48:	78fb      	ldrb	r3, [r7, #3]
 8003c4a:	4619      	mov	r1, r3
 8003c4c:	6878      	ldr	r0, [r7, #4]
 8003c4e:	f000 fbc7 	bl	80043e0 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8003c52:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	da0a      	bge.n	8003c70 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003c5a:	78fa      	ldrb	r2, [r7, #3]
 8003c5c:	6879      	ldr	r1, [r7, #4]
 8003c5e:	4613      	mov	r3, r2
 8003c60:	011b      	lsls	r3, r3, #4
 8003c62:	1a9b      	subs	r3, r3, r2
 8003c64:	009b      	lsls	r3, r3, #2
 8003c66:	440b      	add	r3, r1
 8003c68:	3317      	adds	r3, #23
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	701a      	strb	r2, [r3, #0]
 8003c6e:	e009      	b.n	8003c84 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8003c70:	78fa      	ldrb	r2, [r7, #3]
 8003c72:	6879      	ldr	r1, [r7, #4]
 8003c74:	4613      	mov	r3, r2
 8003c76:	011b      	lsls	r3, r3, #4
 8003c78:	1a9b      	subs	r3, r3, r2
 8003c7a:	009b      	lsls	r3, r3, #2
 8003c7c:	440b      	add	r3, r1
 8003c7e:	3317      	adds	r3, #23
 8003c80:	2200      	movs	r2, #0
 8003c82:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f005 f967 	bl	8008f5c <USB_GetHostSpeed>
 8003c8e:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8003c90:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d10b      	bne.n	8003cb0 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8003c98:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d107      	bne.n	8003cb0 <HAL_HCD_HC_Init+0x10a>
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d104      	bne.n	8003cb0 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	2bbc      	cmp	r3, #188	@ 0xbc
 8003caa:	d901      	bls.n	8003cb0 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8003cac:	23bc      	movs	r3, #188	@ 0xbc
 8003cae:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8003cb0:	78fa      	ldrb	r2, [r7, #3]
 8003cb2:	6879      	ldr	r1, [r7, #4]
 8003cb4:	4613      	mov	r3, r2
 8003cb6:	011b      	lsls	r3, r3, #4
 8003cb8:	1a9b      	subs	r3, r3, r2
 8003cba:	009b      	lsls	r3, r3, #2
 8003cbc:	440b      	add	r3, r1
 8003cbe:	3318      	adds	r3, #24
 8003cc0:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8003cc4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8003cc6:	78fa      	ldrb	r2, [r7, #3]
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	b298      	uxth	r0, r3
 8003ccc:	6879      	ldr	r1, [r7, #4]
 8003cce:	4613      	mov	r3, r2
 8003cd0:	011b      	lsls	r3, r3, #4
 8003cd2:	1a9b      	subs	r3, r3, r2
 8003cd4:	009b      	lsls	r3, r3, #2
 8003cd6:	440b      	add	r3, r1
 8003cd8:	3328      	adds	r3, #40	@ 0x28
 8003cda:	4602      	mov	r2, r0
 8003cdc:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6818      	ldr	r0, [r3, #0]
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	b29b      	uxth	r3, r3
 8003ce6:	787c      	ldrb	r4, [r7, #1]
 8003ce8:	78ba      	ldrb	r2, [r7, #2]
 8003cea:	78f9      	ldrb	r1, [r7, #3]
 8003cec:	9302      	str	r3, [sp, #8]
 8003cee:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003cf2:	9301      	str	r3, [sp, #4]
 8003cf4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003cf8:	9300      	str	r3, [sp, #0]
 8003cfa:	4623      	mov	r3, r4
 8003cfc:	f005 f956 	bl	8008fac <USB_HC_Init>
 8003d00:	4603      	mov	r3, r0
 8003d02:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2200      	movs	r2, #0
 8003d08:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8003d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	371c      	adds	r7, #28
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd90      	pop	{r4, r7, pc}

08003d16 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003d16:	b580      	push	{r7, lr}
 8003d18:	b084      	sub	sp, #16
 8003d1a:	af00      	add	r7, sp, #0
 8003d1c:	6078      	str	r0, [r7, #4]
 8003d1e:	460b      	mov	r3, r1
 8003d20:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8003d22:	2300      	movs	r3, #0
 8003d24:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d101      	bne.n	8003d34 <HAL_HCD_HC_Halt+0x1e>
 8003d30:	2302      	movs	r3, #2
 8003d32:	e00f      	b.n	8003d54 <HAL_HCD_HC_Halt+0x3e>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2201      	movs	r2, #1
 8003d38:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	78fa      	ldrb	r2, [r7, #3]
 8003d42:	4611      	mov	r1, r2
 8003d44:	4618      	mov	r0, r3
 8003d46:	f005 fce8 	bl	800971a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8003d52:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	3710      	adds	r7, #16
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b082      	sub	sp, #8
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	4608      	mov	r0, r1
 8003d66:	4611      	mov	r1, r2
 8003d68:	461a      	mov	r2, r3
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	70fb      	strb	r3, [r7, #3]
 8003d6e:	460b      	mov	r3, r1
 8003d70:	70bb      	strb	r3, [r7, #2]
 8003d72:	4613      	mov	r3, r2
 8003d74:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8003d76:	78fa      	ldrb	r2, [r7, #3]
 8003d78:	6879      	ldr	r1, [r7, #4]
 8003d7a:	4613      	mov	r3, r2
 8003d7c:	011b      	lsls	r3, r3, #4
 8003d7e:	1a9b      	subs	r3, r3, r2
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	440b      	add	r3, r1
 8003d84:	3317      	adds	r3, #23
 8003d86:	78ba      	ldrb	r2, [r7, #2]
 8003d88:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003d8a:	78fa      	ldrb	r2, [r7, #3]
 8003d8c:	6879      	ldr	r1, [r7, #4]
 8003d8e:	4613      	mov	r3, r2
 8003d90:	011b      	lsls	r3, r3, #4
 8003d92:	1a9b      	subs	r3, r3, r2
 8003d94:	009b      	lsls	r3, r3, #2
 8003d96:	440b      	add	r3, r1
 8003d98:	3326      	adds	r3, #38	@ 0x26
 8003d9a:	787a      	ldrb	r2, [r7, #1]
 8003d9c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8003d9e:	7c3b      	ldrb	r3, [r7, #16]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d114      	bne.n	8003dce <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003da4:	78fa      	ldrb	r2, [r7, #3]
 8003da6:	6879      	ldr	r1, [r7, #4]
 8003da8:	4613      	mov	r3, r2
 8003daa:	011b      	lsls	r3, r3, #4
 8003dac:	1a9b      	subs	r3, r3, r2
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	440b      	add	r3, r1
 8003db2:	332a      	adds	r3, #42	@ 0x2a
 8003db4:	2203      	movs	r2, #3
 8003db6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8003db8:	78fa      	ldrb	r2, [r7, #3]
 8003dba:	6879      	ldr	r1, [r7, #4]
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	011b      	lsls	r3, r3, #4
 8003dc0:	1a9b      	subs	r3, r3, r2
 8003dc2:	009b      	lsls	r3, r3, #2
 8003dc4:	440b      	add	r3, r1
 8003dc6:	3319      	adds	r3, #25
 8003dc8:	7f3a      	ldrb	r2, [r7, #28]
 8003dca:	701a      	strb	r2, [r3, #0]
 8003dcc:	e009      	b.n	8003de2 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003dce:	78fa      	ldrb	r2, [r7, #3]
 8003dd0:	6879      	ldr	r1, [r7, #4]
 8003dd2:	4613      	mov	r3, r2
 8003dd4:	011b      	lsls	r3, r3, #4
 8003dd6:	1a9b      	subs	r3, r3, r2
 8003dd8:	009b      	lsls	r3, r3, #2
 8003dda:	440b      	add	r3, r1
 8003ddc:	332a      	adds	r3, #42	@ 0x2a
 8003dde:	2202      	movs	r2, #2
 8003de0:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8003de2:	787b      	ldrb	r3, [r7, #1]
 8003de4:	2b03      	cmp	r3, #3
 8003de6:	f200 8102 	bhi.w	8003fee <HAL_HCD_HC_SubmitRequest+0x292>
 8003dea:	a201      	add	r2, pc, #4	@ (adr r2, 8003df0 <HAL_HCD_HC_SubmitRequest+0x94>)
 8003dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003df0:	08003e01 	.word	0x08003e01
 8003df4:	08003fd9 	.word	0x08003fd9
 8003df8:	08003ec5 	.word	0x08003ec5
 8003dfc:	08003f4f 	.word	0x08003f4f
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8003e00:	7c3b      	ldrb	r3, [r7, #16]
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	f040 80f5 	bne.w	8003ff2 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8003e08:	78bb      	ldrb	r3, [r7, #2]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d12d      	bne.n	8003e6a <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8003e0e:	8b3b      	ldrh	r3, [r7, #24]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d109      	bne.n	8003e28 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8003e14:	78fa      	ldrb	r2, [r7, #3]
 8003e16:	6879      	ldr	r1, [r7, #4]
 8003e18:	4613      	mov	r3, r2
 8003e1a:	011b      	lsls	r3, r3, #4
 8003e1c:	1a9b      	subs	r3, r3, r2
 8003e1e:	009b      	lsls	r3, r3, #2
 8003e20:	440b      	add	r3, r1
 8003e22:	333d      	adds	r3, #61	@ 0x3d
 8003e24:	2201      	movs	r2, #1
 8003e26:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8003e28:	78fa      	ldrb	r2, [r7, #3]
 8003e2a:	6879      	ldr	r1, [r7, #4]
 8003e2c:	4613      	mov	r3, r2
 8003e2e:	011b      	lsls	r3, r3, #4
 8003e30:	1a9b      	subs	r3, r3, r2
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	440b      	add	r3, r1
 8003e36:	333d      	adds	r3, #61	@ 0x3d
 8003e38:	781b      	ldrb	r3, [r3, #0]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d10a      	bne.n	8003e54 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003e3e:	78fa      	ldrb	r2, [r7, #3]
 8003e40:	6879      	ldr	r1, [r7, #4]
 8003e42:	4613      	mov	r3, r2
 8003e44:	011b      	lsls	r3, r3, #4
 8003e46:	1a9b      	subs	r3, r3, r2
 8003e48:	009b      	lsls	r3, r3, #2
 8003e4a:	440b      	add	r3, r1
 8003e4c:	332a      	adds	r3, #42	@ 0x2a
 8003e4e:	2200      	movs	r2, #0
 8003e50:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8003e52:	e0ce      	b.n	8003ff2 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003e54:	78fa      	ldrb	r2, [r7, #3]
 8003e56:	6879      	ldr	r1, [r7, #4]
 8003e58:	4613      	mov	r3, r2
 8003e5a:	011b      	lsls	r3, r3, #4
 8003e5c:	1a9b      	subs	r3, r3, r2
 8003e5e:	009b      	lsls	r3, r3, #2
 8003e60:	440b      	add	r3, r1
 8003e62:	332a      	adds	r3, #42	@ 0x2a
 8003e64:	2202      	movs	r2, #2
 8003e66:	701a      	strb	r2, [r3, #0]
      break;
 8003e68:	e0c3      	b.n	8003ff2 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8003e6a:	78fa      	ldrb	r2, [r7, #3]
 8003e6c:	6879      	ldr	r1, [r7, #4]
 8003e6e:	4613      	mov	r3, r2
 8003e70:	011b      	lsls	r3, r3, #4
 8003e72:	1a9b      	subs	r3, r3, r2
 8003e74:	009b      	lsls	r3, r3, #2
 8003e76:	440b      	add	r3, r1
 8003e78:	331a      	adds	r3, #26
 8003e7a:	781b      	ldrb	r3, [r3, #0]
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	f040 80b8 	bne.w	8003ff2 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8003e82:	78fa      	ldrb	r2, [r7, #3]
 8003e84:	6879      	ldr	r1, [r7, #4]
 8003e86:	4613      	mov	r3, r2
 8003e88:	011b      	lsls	r3, r3, #4
 8003e8a:	1a9b      	subs	r3, r3, r2
 8003e8c:	009b      	lsls	r3, r3, #2
 8003e8e:	440b      	add	r3, r1
 8003e90:	333c      	adds	r3, #60	@ 0x3c
 8003e92:	781b      	ldrb	r3, [r3, #0]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d10a      	bne.n	8003eae <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003e98:	78fa      	ldrb	r2, [r7, #3]
 8003e9a:	6879      	ldr	r1, [r7, #4]
 8003e9c:	4613      	mov	r3, r2
 8003e9e:	011b      	lsls	r3, r3, #4
 8003ea0:	1a9b      	subs	r3, r3, r2
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	440b      	add	r3, r1
 8003ea6:	332a      	adds	r3, #42	@ 0x2a
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	701a      	strb	r2, [r3, #0]
      break;
 8003eac:	e0a1      	b.n	8003ff2 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003eae:	78fa      	ldrb	r2, [r7, #3]
 8003eb0:	6879      	ldr	r1, [r7, #4]
 8003eb2:	4613      	mov	r3, r2
 8003eb4:	011b      	lsls	r3, r3, #4
 8003eb6:	1a9b      	subs	r3, r3, r2
 8003eb8:	009b      	lsls	r3, r3, #2
 8003eba:	440b      	add	r3, r1
 8003ebc:	332a      	adds	r3, #42	@ 0x2a
 8003ebe:	2202      	movs	r2, #2
 8003ec0:	701a      	strb	r2, [r3, #0]
      break;
 8003ec2:	e096      	b.n	8003ff2 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8003ec4:	78bb      	ldrb	r3, [r7, #2]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d120      	bne.n	8003f0c <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003eca:	78fa      	ldrb	r2, [r7, #3]
 8003ecc:	6879      	ldr	r1, [r7, #4]
 8003ece:	4613      	mov	r3, r2
 8003ed0:	011b      	lsls	r3, r3, #4
 8003ed2:	1a9b      	subs	r3, r3, r2
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	440b      	add	r3, r1
 8003ed8:	333d      	adds	r3, #61	@ 0x3d
 8003eda:	781b      	ldrb	r3, [r3, #0]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d10a      	bne.n	8003ef6 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003ee0:	78fa      	ldrb	r2, [r7, #3]
 8003ee2:	6879      	ldr	r1, [r7, #4]
 8003ee4:	4613      	mov	r3, r2
 8003ee6:	011b      	lsls	r3, r3, #4
 8003ee8:	1a9b      	subs	r3, r3, r2
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	440b      	add	r3, r1
 8003eee:	332a      	adds	r3, #42	@ 0x2a
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003ef4:	e07e      	b.n	8003ff4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003ef6:	78fa      	ldrb	r2, [r7, #3]
 8003ef8:	6879      	ldr	r1, [r7, #4]
 8003efa:	4613      	mov	r3, r2
 8003efc:	011b      	lsls	r3, r3, #4
 8003efe:	1a9b      	subs	r3, r3, r2
 8003f00:	009b      	lsls	r3, r3, #2
 8003f02:	440b      	add	r3, r1
 8003f04:	332a      	adds	r3, #42	@ 0x2a
 8003f06:	2202      	movs	r2, #2
 8003f08:	701a      	strb	r2, [r3, #0]
      break;
 8003f0a:	e073      	b.n	8003ff4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003f0c:	78fa      	ldrb	r2, [r7, #3]
 8003f0e:	6879      	ldr	r1, [r7, #4]
 8003f10:	4613      	mov	r3, r2
 8003f12:	011b      	lsls	r3, r3, #4
 8003f14:	1a9b      	subs	r3, r3, r2
 8003f16:	009b      	lsls	r3, r3, #2
 8003f18:	440b      	add	r3, r1
 8003f1a:	333c      	adds	r3, #60	@ 0x3c
 8003f1c:	781b      	ldrb	r3, [r3, #0]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d10a      	bne.n	8003f38 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003f22:	78fa      	ldrb	r2, [r7, #3]
 8003f24:	6879      	ldr	r1, [r7, #4]
 8003f26:	4613      	mov	r3, r2
 8003f28:	011b      	lsls	r3, r3, #4
 8003f2a:	1a9b      	subs	r3, r3, r2
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	440b      	add	r3, r1
 8003f30:	332a      	adds	r3, #42	@ 0x2a
 8003f32:	2200      	movs	r2, #0
 8003f34:	701a      	strb	r2, [r3, #0]
      break;
 8003f36:	e05d      	b.n	8003ff4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003f38:	78fa      	ldrb	r2, [r7, #3]
 8003f3a:	6879      	ldr	r1, [r7, #4]
 8003f3c:	4613      	mov	r3, r2
 8003f3e:	011b      	lsls	r3, r3, #4
 8003f40:	1a9b      	subs	r3, r3, r2
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	440b      	add	r3, r1
 8003f46:	332a      	adds	r3, #42	@ 0x2a
 8003f48:	2202      	movs	r2, #2
 8003f4a:	701a      	strb	r2, [r3, #0]
      break;
 8003f4c:	e052      	b.n	8003ff4 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8003f4e:	78bb      	ldrb	r3, [r7, #2]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d120      	bne.n	8003f96 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003f54:	78fa      	ldrb	r2, [r7, #3]
 8003f56:	6879      	ldr	r1, [r7, #4]
 8003f58:	4613      	mov	r3, r2
 8003f5a:	011b      	lsls	r3, r3, #4
 8003f5c:	1a9b      	subs	r3, r3, r2
 8003f5e:	009b      	lsls	r3, r3, #2
 8003f60:	440b      	add	r3, r1
 8003f62:	333d      	adds	r3, #61	@ 0x3d
 8003f64:	781b      	ldrb	r3, [r3, #0]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d10a      	bne.n	8003f80 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003f6a:	78fa      	ldrb	r2, [r7, #3]
 8003f6c:	6879      	ldr	r1, [r7, #4]
 8003f6e:	4613      	mov	r3, r2
 8003f70:	011b      	lsls	r3, r3, #4
 8003f72:	1a9b      	subs	r3, r3, r2
 8003f74:	009b      	lsls	r3, r3, #2
 8003f76:	440b      	add	r3, r1
 8003f78:	332a      	adds	r3, #42	@ 0x2a
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003f7e:	e039      	b.n	8003ff4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003f80:	78fa      	ldrb	r2, [r7, #3]
 8003f82:	6879      	ldr	r1, [r7, #4]
 8003f84:	4613      	mov	r3, r2
 8003f86:	011b      	lsls	r3, r3, #4
 8003f88:	1a9b      	subs	r3, r3, r2
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	440b      	add	r3, r1
 8003f8e:	332a      	adds	r3, #42	@ 0x2a
 8003f90:	2202      	movs	r2, #2
 8003f92:	701a      	strb	r2, [r3, #0]
      break;
 8003f94:	e02e      	b.n	8003ff4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003f96:	78fa      	ldrb	r2, [r7, #3]
 8003f98:	6879      	ldr	r1, [r7, #4]
 8003f9a:	4613      	mov	r3, r2
 8003f9c:	011b      	lsls	r3, r3, #4
 8003f9e:	1a9b      	subs	r3, r3, r2
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	440b      	add	r3, r1
 8003fa4:	333c      	adds	r3, #60	@ 0x3c
 8003fa6:	781b      	ldrb	r3, [r3, #0]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d10a      	bne.n	8003fc2 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003fac:	78fa      	ldrb	r2, [r7, #3]
 8003fae:	6879      	ldr	r1, [r7, #4]
 8003fb0:	4613      	mov	r3, r2
 8003fb2:	011b      	lsls	r3, r3, #4
 8003fb4:	1a9b      	subs	r3, r3, r2
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	440b      	add	r3, r1
 8003fba:	332a      	adds	r3, #42	@ 0x2a
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	701a      	strb	r2, [r3, #0]
      break;
 8003fc0:	e018      	b.n	8003ff4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003fc2:	78fa      	ldrb	r2, [r7, #3]
 8003fc4:	6879      	ldr	r1, [r7, #4]
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	011b      	lsls	r3, r3, #4
 8003fca:	1a9b      	subs	r3, r3, r2
 8003fcc:	009b      	lsls	r3, r3, #2
 8003fce:	440b      	add	r3, r1
 8003fd0:	332a      	adds	r3, #42	@ 0x2a
 8003fd2:	2202      	movs	r2, #2
 8003fd4:	701a      	strb	r2, [r3, #0]
      break;
 8003fd6:	e00d      	b.n	8003ff4 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003fd8:	78fa      	ldrb	r2, [r7, #3]
 8003fda:	6879      	ldr	r1, [r7, #4]
 8003fdc:	4613      	mov	r3, r2
 8003fde:	011b      	lsls	r3, r3, #4
 8003fe0:	1a9b      	subs	r3, r3, r2
 8003fe2:	009b      	lsls	r3, r3, #2
 8003fe4:	440b      	add	r3, r1
 8003fe6:	332a      	adds	r3, #42	@ 0x2a
 8003fe8:	2200      	movs	r2, #0
 8003fea:	701a      	strb	r2, [r3, #0]
      break;
 8003fec:	e002      	b.n	8003ff4 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8003fee:	bf00      	nop
 8003ff0:	e000      	b.n	8003ff4 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8003ff2:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003ff4:	78fa      	ldrb	r2, [r7, #3]
 8003ff6:	6879      	ldr	r1, [r7, #4]
 8003ff8:	4613      	mov	r3, r2
 8003ffa:	011b      	lsls	r3, r3, #4
 8003ffc:	1a9b      	subs	r3, r3, r2
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	440b      	add	r3, r1
 8004002:	332c      	adds	r3, #44	@ 0x2c
 8004004:	697a      	ldr	r2, [r7, #20]
 8004006:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8004008:	78fa      	ldrb	r2, [r7, #3]
 800400a:	8b39      	ldrh	r1, [r7, #24]
 800400c:	6878      	ldr	r0, [r7, #4]
 800400e:	4613      	mov	r3, r2
 8004010:	011b      	lsls	r3, r3, #4
 8004012:	1a9b      	subs	r3, r3, r2
 8004014:	009b      	lsls	r3, r3, #2
 8004016:	4403      	add	r3, r0
 8004018:	3334      	adds	r3, #52	@ 0x34
 800401a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800401c:	78fa      	ldrb	r2, [r7, #3]
 800401e:	6879      	ldr	r1, [r7, #4]
 8004020:	4613      	mov	r3, r2
 8004022:	011b      	lsls	r3, r3, #4
 8004024:	1a9b      	subs	r3, r3, r2
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	440b      	add	r3, r1
 800402a:	334c      	adds	r3, #76	@ 0x4c
 800402c:	2200      	movs	r2, #0
 800402e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8004030:	78fa      	ldrb	r2, [r7, #3]
 8004032:	6879      	ldr	r1, [r7, #4]
 8004034:	4613      	mov	r3, r2
 8004036:	011b      	lsls	r3, r3, #4
 8004038:	1a9b      	subs	r3, r3, r2
 800403a:	009b      	lsls	r3, r3, #2
 800403c:	440b      	add	r3, r1
 800403e:	3338      	adds	r3, #56	@ 0x38
 8004040:	2200      	movs	r2, #0
 8004042:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004044:	78fa      	ldrb	r2, [r7, #3]
 8004046:	6879      	ldr	r1, [r7, #4]
 8004048:	4613      	mov	r3, r2
 800404a:	011b      	lsls	r3, r3, #4
 800404c:	1a9b      	subs	r3, r3, r2
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	440b      	add	r3, r1
 8004052:	3315      	adds	r3, #21
 8004054:	78fa      	ldrb	r2, [r7, #3]
 8004056:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8004058:	78fa      	ldrb	r2, [r7, #3]
 800405a:	6879      	ldr	r1, [r7, #4]
 800405c:	4613      	mov	r3, r2
 800405e:	011b      	lsls	r3, r3, #4
 8004060:	1a9b      	subs	r3, r3, r2
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	440b      	add	r3, r1
 8004066:	334d      	adds	r3, #77	@ 0x4d
 8004068:	2200      	movs	r2, #0
 800406a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6818      	ldr	r0, [r3, #0]
 8004070:	78fa      	ldrb	r2, [r7, #3]
 8004072:	4613      	mov	r3, r2
 8004074:	011b      	lsls	r3, r3, #4
 8004076:	1a9b      	subs	r3, r3, r2
 8004078:	009b      	lsls	r3, r3, #2
 800407a:	3310      	adds	r3, #16
 800407c:	687a      	ldr	r2, [r7, #4]
 800407e:	4413      	add	r3, r2
 8004080:	1d19      	adds	r1, r3, #4
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	799b      	ldrb	r3, [r3, #6]
 8004086:	461a      	mov	r2, r3
 8004088:	f005 f8bc 	bl	8009204 <USB_HC_StartXfer>
 800408c:	4603      	mov	r3, r0
}
 800408e:	4618      	mov	r0, r3
 8004090:	3708      	adds	r7, #8
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}
 8004096:	bf00      	nop

08004098 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b086      	sub	sp, #24
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4618      	mov	r0, r3
 80040b0:	f004 fdaa 	bl	8008c08 <USB_GetMode>
 80040b4:	4603      	mov	r3, r0
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	f040 80fb 	bne.w	80042b2 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4618      	mov	r0, r3
 80040c2:	f004 fd6d 	bl	8008ba0 <USB_ReadInterrupts>
 80040c6:	4603      	mov	r3, r0
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	f000 80f1 	beq.w	80042b0 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4618      	mov	r0, r3
 80040d4:	f004 fd64 	bl	8008ba0 <USB_ReadInterrupts>
 80040d8:	4603      	mov	r3, r0
 80040da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80040e2:	d104      	bne.n	80040ee <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80040ec:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4618      	mov	r0, r3
 80040f4:	f004 fd54 	bl	8008ba0 <USB_ReadInterrupts>
 80040f8:	4603      	mov	r3, r0
 80040fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80040fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004102:	d104      	bne.n	800410e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800410c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4618      	mov	r0, r3
 8004114:	f004 fd44 	bl	8008ba0 <USB_ReadInterrupts>
 8004118:	4603      	mov	r3, r0
 800411a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800411e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004122:	d104      	bne.n	800412e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800412c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4618      	mov	r0, r3
 8004134:	f004 fd34 	bl	8008ba0 <USB_ReadInterrupts>
 8004138:	4603      	mov	r3, r0
 800413a:	f003 0302 	and.w	r3, r3, #2
 800413e:	2b02      	cmp	r3, #2
 8004140:	d103      	bne.n	800414a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	2202      	movs	r2, #2
 8004148:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4618      	mov	r0, r3
 8004150:	f004 fd26 	bl	8008ba0 <USB_ReadInterrupts>
 8004154:	4603      	mov	r3, r0
 8004156:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800415a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800415e:	d120      	bne.n	80041a2 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8004168:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0301 	and.w	r3, r3, #1
 8004176:	2b00      	cmp	r3, #0
 8004178:	d113      	bne.n	80041a2 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800417a:	2110      	movs	r1, #16
 800417c:	6938      	ldr	r0, [r7, #16]
 800417e:	f004 fc19 	bl	80089b4 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8004182:	6938      	ldr	r0, [r7, #16]
 8004184:	f004 fc48 	bl	8008a18 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	7a5b      	ldrb	r3, [r3, #9]
 800418c:	2b02      	cmp	r3, #2
 800418e:	d105      	bne.n	800419c <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	2101      	movs	r1, #1
 8004196:	4618      	mov	r0, r3
 8004198:	f004 fe40 	bl	8008e1c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	f007 fe0d 	bl	800bdbc <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4618      	mov	r0, r3
 80041a8:	f004 fcfa 	bl	8008ba0 <USB_ReadInterrupts>
 80041ac:	4603      	mov	r3, r0
 80041ae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041b2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80041b6:	d102      	bne.n	80041be <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	f001 fd4d 	bl	8005c58 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4618      	mov	r0, r3
 80041c4:	f004 fcec 	bl	8008ba0 <USB_ReadInterrupts>
 80041c8:	4603      	mov	r3, r0
 80041ca:	f003 0308 	and.w	r3, r3, #8
 80041ce:	2b08      	cmp	r3, #8
 80041d0:	d106      	bne.n	80041e0 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f007 fdd6 	bl	800bd84 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	2208      	movs	r2, #8
 80041de:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4618      	mov	r0, r3
 80041e6:	f004 fcdb 	bl	8008ba0 <USB_ReadInterrupts>
 80041ea:	4603      	mov	r3, r0
 80041ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041f0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80041f4:	d139      	bne.n	800426a <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4618      	mov	r0, r3
 80041fc:	f005 fa7c 	bl	80096f8 <USB_HC_ReadInterrupt>
 8004200:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004202:	2300      	movs	r3, #0
 8004204:	617b      	str	r3, [r7, #20]
 8004206:	e025      	b.n	8004254 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	f003 030f 	and.w	r3, r3, #15
 800420e:	68ba      	ldr	r2, [r7, #8]
 8004210:	fa22 f303 	lsr.w	r3, r2, r3
 8004214:	f003 0301 	and.w	r3, r3, #1
 8004218:	2b00      	cmp	r3, #0
 800421a:	d018      	beq.n	800424e <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	015a      	lsls	r2, r3, #5
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	4413      	add	r3, r2
 8004224:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800422e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004232:	d106      	bne.n	8004242 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8004234:	697b      	ldr	r3, [r7, #20]
 8004236:	b2db      	uxtb	r3, r3
 8004238:	4619      	mov	r1, r3
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f000 f905 	bl	800444a <HCD_HC_IN_IRQHandler>
 8004240:	e005      	b.n	800424e <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	b2db      	uxtb	r3, r3
 8004246:	4619      	mov	r1, r3
 8004248:	6878      	ldr	r0, [r7, #4]
 800424a:	f000 ff67 	bl	800511c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	3301      	adds	r3, #1
 8004252:	617b      	str	r3, [r7, #20]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	795b      	ldrb	r3, [r3, #5]
 8004258:	461a      	mov	r2, r3
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	4293      	cmp	r3, r2
 800425e:	d3d3      	bcc.n	8004208 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004268:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4618      	mov	r0, r3
 8004270:	f004 fc96 	bl	8008ba0 <USB_ReadInterrupts>
 8004274:	4603      	mov	r3, r0
 8004276:	f003 0310 	and.w	r3, r3, #16
 800427a:	2b10      	cmp	r3, #16
 800427c:	d101      	bne.n	8004282 <HAL_HCD_IRQHandler+0x1ea>
 800427e:	2301      	movs	r3, #1
 8004280:	e000      	b.n	8004284 <HAL_HCD_IRQHandler+0x1ec>
 8004282:	2300      	movs	r3, #0
 8004284:	2b00      	cmp	r3, #0
 8004286:	d014      	beq.n	80042b2 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	699a      	ldr	r2, [r3, #24]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f022 0210 	bic.w	r2, r2, #16
 8004296:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8004298:	6878      	ldr	r0, [r7, #4]
 800429a:	f001 fbfe 	bl	8005a9a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	699a      	ldr	r2, [r3, #24]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f042 0210 	orr.w	r2, r2, #16
 80042ac:	619a      	str	r2, [r3, #24]
 80042ae:	e000      	b.n	80042b2 <HAL_HCD_IRQHandler+0x21a>
      return;
 80042b0:	bf00      	nop
    }
  }
}
 80042b2:	3718      	adds	r7, #24
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}

080042b8 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b082      	sub	sp, #8
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d101      	bne.n	80042ce <HAL_HCD_Start+0x16>
 80042ca:	2302      	movs	r3, #2
 80042cc:	e013      	b.n	80042f6 <HAL_HCD_Start+0x3e>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2201      	movs	r2, #1
 80042d2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	2101      	movs	r1, #1
 80042dc:	4618      	mov	r0, r3
 80042de:	f004 fe04 	bl	8008eea <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4618      	mov	r0, r3
 80042e8:	f004 faf6 	bl	80088d8 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2200      	movs	r2, #0
 80042f0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80042f4:	2300      	movs	r3, #0
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3708      	adds	r7, #8
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}

080042fe <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80042fe:	b580      	push	{r7, lr}
 8004300:	b082      	sub	sp, #8
 8004302:	af00      	add	r7, sp, #0
 8004304:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800430c:	2b01      	cmp	r3, #1
 800430e:	d101      	bne.n	8004314 <HAL_HCD_Stop+0x16>
 8004310:	2302      	movs	r3, #2
 8004312:	e00d      	b.n	8004330 <HAL_HCD_Stop+0x32>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4618      	mov	r0, r3
 8004322:	f005 fb57 	bl	80099d4 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2200      	movs	r2, #0
 800432a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800432e:	2300      	movs	r3, #0
}
 8004330:	4618      	mov	r0, r3
 8004332:	3708      	adds	r7, #8
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}

08004338 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b082      	sub	sp, #8
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4618      	mov	r0, r3
 8004346:	f004 fda6 	bl	8008e96 <USB_ResetPort>
 800434a:	4603      	mov	r3, r0
}
 800434c:	4618      	mov	r0, r3
 800434e:	3708      	adds	r7, #8
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}

08004354 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8004354:	b480      	push	{r7}
 8004356:	b083      	sub	sp, #12
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
 800435c:	460b      	mov	r3, r1
 800435e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8004360:	78fa      	ldrb	r2, [r7, #3]
 8004362:	6879      	ldr	r1, [r7, #4]
 8004364:	4613      	mov	r3, r2
 8004366:	011b      	lsls	r3, r3, #4
 8004368:	1a9b      	subs	r3, r3, r2
 800436a:	009b      	lsls	r3, r3, #2
 800436c:	440b      	add	r3, r1
 800436e:	334c      	adds	r3, #76	@ 0x4c
 8004370:	781b      	ldrb	r3, [r3, #0]
}
 8004372:	4618      	mov	r0, r3
 8004374:	370c      	adds	r7, #12
 8004376:	46bd      	mov	sp, r7
 8004378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437c:	4770      	bx	lr

0800437e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800437e:	b480      	push	{r7}
 8004380:	b083      	sub	sp, #12
 8004382:	af00      	add	r7, sp, #0
 8004384:	6078      	str	r0, [r7, #4]
 8004386:	460b      	mov	r3, r1
 8004388:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800438a:	78fa      	ldrb	r2, [r7, #3]
 800438c:	6879      	ldr	r1, [r7, #4]
 800438e:	4613      	mov	r3, r2
 8004390:	011b      	lsls	r3, r3, #4
 8004392:	1a9b      	subs	r3, r3, r2
 8004394:	009b      	lsls	r3, r3, #2
 8004396:	440b      	add	r3, r1
 8004398:	3338      	adds	r3, #56	@ 0x38
 800439a:	681b      	ldr	r3, [r3, #0]
}
 800439c:	4618      	mov	r0, r3
 800439e:	370c      	adds	r7, #12
 80043a0:	46bd      	mov	sp, r7
 80043a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a6:	4770      	bx	lr

080043a8 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b082      	sub	sp, #8
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4618      	mov	r0, r3
 80043b6:	f004 fde8 	bl	8008f8a <USB_GetCurrentFrame>
 80043ba:	4603      	mov	r3, r0
}
 80043bc:	4618      	mov	r0, r3
 80043be:	3708      	adds	r7, #8
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}

080043c4 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b082      	sub	sp, #8
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4618      	mov	r0, r3
 80043d2:	f004 fdc3 	bl	8008f5c <USB_GetHostSpeed>
 80043d6:	4603      	mov	r3, r0
}
 80043d8:	4618      	mov	r0, r3
 80043da:	3708      	adds	r7, #8
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}

080043e0 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b083      	sub	sp, #12
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	460b      	mov	r3, r1
 80043ea:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80043ec:	78fa      	ldrb	r2, [r7, #3]
 80043ee:	6879      	ldr	r1, [r7, #4]
 80043f0:	4613      	mov	r3, r2
 80043f2:	011b      	lsls	r3, r3, #4
 80043f4:	1a9b      	subs	r3, r3, r2
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	440b      	add	r3, r1
 80043fa:	331a      	adds	r3, #26
 80043fc:	2200      	movs	r2, #0
 80043fe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8004400:	78fa      	ldrb	r2, [r7, #3]
 8004402:	6879      	ldr	r1, [r7, #4]
 8004404:	4613      	mov	r3, r2
 8004406:	011b      	lsls	r3, r3, #4
 8004408:	1a9b      	subs	r3, r3, r2
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	440b      	add	r3, r1
 800440e:	331b      	adds	r3, #27
 8004410:	2200      	movs	r2, #0
 8004412:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8004414:	78fa      	ldrb	r2, [r7, #3]
 8004416:	6879      	ldr	r1, [r7, #4]
 8004418:	4613      	mov	r3, r2
 800441a:	011b      	lsls	r3, r3, #4
 800441c:	1a9b      	subs	r3, r3, r2
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	440b      	add	r3, r1
 8004422:	3325      	adds	r3, #37	@ 0x25
 8004424:	2200      	movs	r2, #0
 8004426:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8004428:	78fa      	ldrb	r2, [r7, #3]
 800442a:	6879      	ldr	r1, [r7, #4]
 800442c:	4613      	mov	r3, r2
 800442e:	011b      	lsls	r3, r3, #4
 8004430:	1a9b      	subs	r3, r3, r2
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	440b      	add	r3, r1
 8004436:	3324      	adds	r3, #36	@ 0x24
 8004438:	2200      	movs	r2, #0
 800443a:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 800443c:	2300      	movs	r3, #0
}
 800443e:	4618      	mov	r0, r3
 8004440:	370c      	adds	r7, #12
 8004442:	46bd      	mov	sp, r7
 8004444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004448:	4770      	bx	lr

0800444a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800444a:	b580      	push	{r7, lr}
 800444c:	b086      	sub	sp, #24
 800444e:	af00      	add	r7, sp, #0
 8004450:	6078      	str	r0, [r7, #4]
 8004452:	460b      	mov	r3, r1
 8004454:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	78fa      	ldrb	r2, [r7, #3]
 8004466:	4611      	mov	r1, r2
 8004468:	4618      	mov	r0, r3
 800446a:	f004 fbac 	bl	8008bc6 <USB_ReadChInterrupts>
 800446e:	4603      	mov	r3, r0
 8004470:	f003 0304 	and.w	r3, r3, #4
 8004474:	2b04      	cmp	r3, #4
 8004476:	d11a      	bne.n	80044ae <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004478:	78fb      	ldrb	r3, [r7, #3]
 800447a:	015a      	lsls	r2, r3, #5
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	4413      	add	r3, r2
 8004480:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004484:	461a      	mov	r2, r3
 8004486:	2304      	movs	r3, #4
 8004488:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800448a:	78fa      	ldrb	r2, [r7, #3]
 800448c:	6879      	ldr	r1, [r7, #4]
 800448e:	4613      	mov	r3, r2
 8004490:	011b      	lsls	r3, r3, #4
 8004492:	1a9b      	subs	r3, r3, r2
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	440b      	add	r3, r1
 8004498:	334d      	adds	r3, #77	@ 0x4d
 800449a:	2207      	movs	r2, #7
 800449c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	78fa      	ldrb	r2, [r7, #3]
 80044a4:	4611      	mov	r1, r2
 80044a6:	4618      	mov	r0, r3
 80044a8:	f005 f937 	bl	800971a <USB_HC_Halt>
 80044ac:	e09e      	b.n	80045ec <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	78fa      	ldrb	r2, [r7, #3]
 80044b4:	4611      	mov	r1, r2
 80044b6:	4618      	mov	r0, r3
 80044b8:	f004 fb85 	bl	8008bc6 <USB_ReadChInterrupts>
 80044bc:	4603      	mov	r3, r0
 80044be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044c6:	d11b      	bne.n	8004500 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80044c8:	78fb      	ldrb	r3, [r7, #3]
 80044ca:	015a      	lsls	r2, r3, #5
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	4413      	add	r3, r2
 80044d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044d4:	461a      	mov	r2, r3
 80044d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80044da:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80044dc:	78fa      	ldrb	r2, [r7, #3]
 80044de:	6879      	ldr	r1, [r7, #4]
 80044e0:	4613      	mov	r3, r2
 80044e2:	011b      	lsls	r3, r3, #4
 80044e4:	1a9b      	subs	r3, r3, r2
 80044e6:	009b      	lsls	r3, r3, #2
 80044e8:	440b      	add	r3, r1
 80044ea:	334d      	adds	r3, #77	@ 0x4d
 80044ec:	2208      	movs	r2, #8
 80044ee:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	78fa      	ldrb	r2, [r7, #3]
 80044f6:	4611      	mov	r1, r2
 80044f8:	4618      	mov	r0, r3
 80044fa:	f005 f90e 	bl	800971a <USB_HC_Halt>
 80044fe:	e075      	b.n	80045ec <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	78fa      	ldrb	r2, [r7, #3]
 8004506:	4611      	mov	r1, r2
 8004508:	4618      	mov	r0, r3
 800450a:	f004 fb5c 	bl	8008bc6 <USB_ReadChInterrupts>
 800450e:	4603      	mov	r3, r0
 8004510:	f003 0308 	and.w	r3, r3, #8
 8004514:	2b08      	cmp	r3, #8
 8004516:	d11a      	bne.n	800454e <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004518:	78fb      	ldrb	r3, [r7, #3]
 800451a:	015a      	lsls	r2, r3, #5
 800451c:	693b      	ldr	r3, [r7, #16]
 800451e:	4413      	add	r3, r2
 8004520:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004524:	461a      	mov	r2, r3
 8004526:	2308      	movs	r3, #8
 8004528:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800452a:	78fa      	ldrb	r2, [r7, #3]
 800452c:	6879      	ldr	r1, [r7, #4]
 800452e:	4613      	mov	r3, r2
 8004530:	011b      	lsls	r3, r3, #4
 8004532:	1a9b      	subs	r3, r3, r2
 8004534:	009b      	lsls	r3, r3, #2
 8004536:	440b      	add	r3, r1
 8004538:	334d      	adds	r3, #77	@ 0x4d
 800453a:	2206      	movs	r2, #6
 800453c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	78fa      	ldrb	r2, [r7, #3]
 8004544:	4611      	mov	r1, r2
 8004546:	4618      	mov	r0, r3
 8004548:	f005 f8e7 	bl	800971a <USB_HC_Halt>
 800454c:	e04e      	b.n	80045ec <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	78fa      	ldrb	r2, [r7, #3]
 8004554:	4611      	mov	r1, r2
 8004556:	4618      	mov	r0, r3
 8004558:	f004 fb35 	bl	8008bc6 <USB_ReadChInterrupts>
 800455c:	4603      	mov	r3, r0
 800455e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004562:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004566:	d11b      	bne.n	80045a0 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004568:	78fb      	ldrb	r3, [r7, #3]
 800456a:	015a      	lsls	r2, r3, #5
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	4413      	add	r3, r2
 8004570:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004574:	461a      	mov	r2, r3
 8004576:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800457a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800457c:	78fa      	ldrb	r2, [r7, #3]
 800457e:	6879      	ldr	r1, [r7, #4]
 8004580:	4613      	mov	r3, r2
 8004582:	011b      	lsls	r3, r3, #4
 8004584:	1a9b      	subs	r3, r3, r2
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	440b      	add	r3, r1
 800458a:	334d      	adds	r3, #77	@ 0x4d
 800458c:	2209      	movs	r2, #9
 800458e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	78fa      	ldrb	r2, [r7, #3]
 8004596:	4611      	mov	r1, r2
 8004598:	4618      	mov	r0, r3
 800459a:	f005 f8be 	bl	800971a <USB_HC_Halt>
 800459e:	e025      	b.n	80045ec <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	78fa      	ldrb	r2, [r7, #3]
 80045a6:	4611      	mov	r1, r2
 80045a8:	4618      	mov	r0, r3
 80045aa:	f004 fb0c 	bl	8008bc6 <USB_ReadChInterrupts>
 80045ae:	4603      	mov	r3, r0
 80045b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045b4:	2b80      	cmp	r3, #128	@ 0x80
 80045b6:	d119      	bne.n	80045ec <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80045b8:	78fb      	ldrb	r3, [r7, #3]
 80045ba:	015a      	lsls	r2, r3, #5
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	4413      	add	r3, r2
 80045c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045c4:	461a      	mov	r2, r3
 80045c6:	2380      	movs	r3, #128	@ 0x80
 80045c8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80045ca:	78fa      	ldrb	r2, [r7, #3]
 80045cc:	6879      	ldr	r1, [r7, #4]
 80045ce:	4613      	mov	r3, r2
 80045d0:	011b      	lsls	r3, r3, #4
 80045d2:	1a9b      	subs	r3, r3, r2
 80045d4:	009b      	lsls	r3, r3, #2
 80045d6:	440b      	add	r3, r1
 80045d8:	334d      	adds	r3, #77	@ 0x4d
 80045da:	2207      	movs	r2, #7
 80045dc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	78fa      	ldrb	r2, [r7, #3]
 80045e4:	4611      	mov	r1, r2
 80045e6:	4618      	mov	r0, r3
 80045e8:	f005 f897 	bl	800971a <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	78fa      	ldrb	r2, [r7, #3]
 80045f2:	4611      	mov	r1, r2
 80045f4:	4618      	mov	r0, r3
 80045f6:	f004 fae6 	bl	8008bc6 <USB_ReadChInterrupts>
 80045fa:	4603      	mov	r3, r0
 80045fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004600:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004604:	d112      	bne.n	800462c <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	78fa      	ldrb	r2, [r7, #3]
 800460c:	4611      	mov	r1, r2
 800460e:	4618      	mov	r0, r3
 8004610:	f005 f883 	bl	800971a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004614:	78fb      	ldrb	r3, [r7, #3]
 8004616:	015a      	lsls	r2, r3, #5
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	4413      	add	r3, r2
 800461c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004620:	461a      	mov	r2, r3
 8004622:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004626:	6093      	str	r3, [r2, #8]
 8004628:	f000 bd75 	b.w	8005116 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	78fa      	ldrb	r2, [r7, #3]
 8004632:	4611      	mov	r1, r2
 8004634:	4618      	mov	r0, r3
 8004636:	f004 fac6 	bl	8008bc6 <USB_ReadChInterrupts>
 800463a:	4603      	mov	r3, r0
 800463c:	f003 0301 	and.w	r3, r3, #1
 8004640:	2b01      	cmp	r3, #1
 8004642:	f040 8128 	bne.w	8004896 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004646:	78fb      	ldrb	r3, [r7, #3]
 8004648:	015a      	lsls	r2, r3, #5
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	4413      	add	r3, r2
 800464e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004652:	461a      	mov	r2, r3
 8004654:	2320      	movs	r3, #32
 8004656:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004658:	78fa      	ldrb	r2, [r7, #3]
 800465a:	6879      	ldr	r1, [r7, #4]
 800465c:	4613      	mov	r3, r2
 800465e:	011b      	lsls	r3, r3, #4
 8004660:	1a9b      	subs	r3, r3, r2
 8004662:	009b      	lsls	r3, r3, #2
 8004664:	440b      	add	r3, r1
 8004666:	331b      	adds	r3, #27
 8004668:	781b      	ldrb	r3, [r3, #0]
 800466a:	2b01      	cmp	r3, #1
 800466c:	d119      	bne.n	80046a2 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800466e:	78fa      	ldrb	r2, [r7, #3]
 8004670:	6879      	ldr	r1, [r7, #4]
 8004672:	4613      	mov	r3, r2
 8004674:	011b      	lsls	r3, r3, #4
 8004676:	1a9b      	subs	r3, r3, r2
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	440b      	add	r3, r1
 800467c:	331b      	adds	r3, #27
 800467e:	2200      	movs	r2, #0
 8004680:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004682:	78fb      	ldrb	r3, [r7, #3]
 8004684:	015a      	lsls	r2, r3, #5
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	4413      	add	r3, r2
 800468a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	78fa      	ldrb	r2, [r7, #3]
 8004692:	0151      	lsls	r1, r2, #5
 8004694:	693a      	ldr	r2, [r7, #16]
 8004696:	440a      	add	r2, r1
 8004698:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800469c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046a0:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	799b      	ldrb	r3, [r3, #6]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d01b      	beq.n	80046e2 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80046aa:	78fa      	ldrb	r2, [r7, #3]
 80046ac:	6879      	ldr	r1, [r7, #4]
 80046ae:	4613      	mov	r3, r2
 80046b0:	011b      	lsls	r3, r3, #4
 80046b2:	1a9b      	subs	r3, r3, r2
 80046b4:	009b      	lsls	r3, r3, #2
 80046b6:	440b      	add	r3, r1
 80046b8:	3330      	adds	r3, #48	@ 0x30
 80046ba:	6819      	ldr	r1, [r3, #0]
 80046bc:	78fb      	ldrb	r3, [r7, #3]
 80046be:	015a      	lsls	r2, r3, #5
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	4413      	add	r3, r2
 80046c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046c8:	691b      	ldr	r3, [r3, #16]
 80046ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046ce:	78fa      	ldrb	r2, [r7, #3]
 80046d0:	1ac9      	subs	r1, r1, r3
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	4613      	mov	r3, r2
 80046d6:	011b      	lsls	r3, r3, #4
 80046d8:	1a9b      	subs	r3, r3, r2
 80046da:	009b      	lsls	r3, r3, #2
 80046dc:	4403      	add	r3, r0
 80046de:	3338      	adds	r3, #56	@ 0x38
 80046e0:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80046e2:	78fa      	ldrb	r2, [r7, #3]
 80046e4:	6879      	ldr	r1, [r7, #4]
 80046e6:	4613      	mov	r3, r2
 80046e8:	011b      	lsls	r3, r3, #4
 80046ea:	1a9b      	subs	r3, r3, r2
 80046ec:	009b      	lsls	r3, r3, #2
 80046ee:	440b      	add	r3, r1
 80046f0:	334d      	adds	r3, #77	@ 0x4d
 80046f2:	2201      	movs	r2, #1
 80046f4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80046f6:	78fa      	ldrb	r2, [r7, #3]
 80046f8:	6879      	ldr	r1, [r7, #4]
 80046fa:	4613      	mov	r3, r2
 80046fc:	011b      	lsls	r3, r3, #4
 80046fe:	1a9b      	subs	r3, r3, r2
 8004700:	009b      	lsls	r3, r3, #2
 8004702:	440b      	add	r3, r1
 8004704:	3344      	adds	r3, #68	@ 0x44
 8004706:	2200      	movs	r2, #0
 8004708:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800470a:	78fb      	ldrb	r3, [r7, #3]
 800470c:	015a      	lsls	r2, r3, #5
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	4413      	add	r3, r2
 8004712:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004716:	461a      	mov	r2, r3
 8004718:	2301      	movs	r3, #1
 800471a:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800471c:	78fa      	ldrb	r2, [r7, #3]
 800471e:	6879      	ldr	r1, [r7, #4]
 8004720:	4613      	mov	r3, r2
 8004722:	011b      	lsls	r3, r3, #4
 8004724:	1a9b      	subs	r3, r3, r2
 8004726:	009b      	lsls	r3, r3, #2
 8004728:	440b      	add	r3, r1
 800472a:	3326      	adds	r3, #38	@ 0x26
 800472c:	781b      	ldrb	r3, [r3, #0]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d00a      	beq.n	8004748 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004732:	78fa      	ldrb	r2, [r7, #3]
 8004734:	6879      	ldr	r1, [r7, #4]
 8004736:	4613      	mov	r3, r2
 8004738:	011b      	lsls	r3, r3, #4
 800473a:	1a9b      	subs	r3, r3, r2
 800473c:	009b      	lsls	r3, r3, #2
 800473e:	440b      	add	r3, r1
 8004740:	3326      	adds	r3, #38	@ 0x26
 8004742:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004744:	2b02      	cmp	r3, #2
 8004746:	d110      	bne.n	800476a <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	78fa      	ldrb	r2, [r7, #3]
 800474e:	4611      	mov	r1, r2
 8004750:	4618      	mov	r0, r3
 8004752:	f004 ffe2 	bl	800971a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004756:	78fb      	ldrb	r3, [r7, #3]
 8004758:	015a      	lsls	r2, r3, #5
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	4413      	add	r3, r2
 800475e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004762:	461a      	mov	r2, r3
 8004764:	2310      	movs	r3, #16
 8004766:	6093      	str	r3, [r2, #8]
 8004768:	e03d      	b.n	80047e6 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800476a:	78fa      	ldrb	r2, [r7, #3]
 800476c:	6879      	ldr	r1, [r7, #4]
 800476e:	4613      	mov	r3, r2
 8004770:	011b      	lsls	r3, r3, #4
 8004772:	1a9b      	subs	r3, r3, r2
 8004774:	009b      	lsls	r3, r3, #2
 8004776:	440b      	add	r3, r1
 8004778:	3326      	adds	r3, #38	@ 0x26
 800477a:	781b      	ldrb	r3, [r3, #0]
 800477c:	2b03      	cmp	r3, #3
 800477e:	d00a      	beq.n	8004796 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8004780:	78fa      	ldrb	r2, [r7, #3]
 8004782:	6879      	ldr	r1, [r7, #4]
 8004784:	4613      	mov	r3, r2
 8004786:	011b      	lsls	r3, r3, #4
 8004788:	1a9b      	subs	r3, r3, r2
 800478a:	009b      	lsls	r3, r3, #2
 800478c:	440b      	add	r3, r1
 800478e:	3326      	adds	r3, #38	@ 0x26
 8004790:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8004792:	2b01      	cmp	r3, #1
 8004794:	d127      	bne.n	80047e6 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004796:	78fb      	ldrb	r3, [r7, #3]
 8004798:	015a      	lsls	r2, r3, #5
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	4413      	add	r3, r2
 800479e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	78fa      	ldrb	r2, [r7, #3]
 80047a6:	0151      	lsls	r1, r2, #5
 80047a8:	693a      	ldr	r2, [r7, #16]
 80047aa:	440a      	add	r2, r1
 80047ac:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80047b0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80047b4:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80047b6:	78fa      	ldrb	r2, [r7, #3]
 80047b8:	6879      	ldr	r1, [r7, #4]
 80047ba:	4613      	mov	r3, r2
 80047bc:	011b      	lsls	r3, r3, #4
 80047be:	1a9b      	subs	r3, r3, r2
 80047c0:	009b      	lsls	r3, r3, #2
 80047c2:	440b      	add	r3, r1
 80047c4:	334c      	adds	r3, #76	@ 0x4c
 80047c6:	2201      	movs	r2, #1
 80047c8:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80047ca:	78fa      	ldrb	r2, [r7, #3]
 80047cc:	6879      	ldr	r1, [r7, #4]
 80047ce:	4613      	mov	r3, r2
 80047d0:	011b      	lsls	r3, r3, #4
 80047d2:	1a9b      	subs	r3, r3, r2
 80047d4:	009b      	lsls	r3, r3, #2
 80047d6:	440b      	add	r3, r1
 80047d8:	334c      	adds	r3, #76	@ 0x4c
 80047da:	781a      	ldrb	r2, [r3, #0]
 80047dc:	78fb      	ldrb	r3, [r7, #3]
 80047de:	4619      	mov	r1, r3
 80047e0:	6878      	ldr	r0, [r7, #4]
 80047e2:	f007 faf9 	bl	800bdd8 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	799b      	ldrb	r3, [r3, #6]
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	d13b      	bne.n	8004866 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80047ee:	78fa      	ldrb	r2, [r7, #3]
 80047f0:	6879      	ldr	r1, [r7, #4]
 80047f2:	4613      	mov	r3, r2
 80047f4:	011b      	lsls	r3, r3, #4
 80047f6:	1a9b      	subs	r3, r3, r2
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	440b      	add	r3, r1
 80047fc:	3338      	adds	r3, #56	@ 0x38
 80047fe:	6819      	ldr	r1, [r3, #0]
 8004800:	78fa      	ldrb	r2, [r7, #3]
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	4613      	mov	r3, r2
 8004806:	011b      	lsls	r3, r3, #4
 8004808:	1a9b      	subs	r3, r3, r2
 800480a:	009b      	lsls	r3, r3, #2
 800480c:	4403      	add	r3, r0
 800480e:	3328      	adds	r3, #40	@ 0x28
 8004810:	881b      	ldrh	r3, [r3, #0]
 8004812:	440b      	add	r3, r1
 8004814:	1e59      	subs	r1, r3, #1
 8004816:	78fa      	ldrb	r2, [r7, #3]
 8004818:	6878      	ldr	r0, [r7, #4]
 800481a:	4613      	mov	r3, r2
 800481c:	011b      	lsls	r3, r3, #4
 800481e:	1a9b      	subs	r3, r3, r2
 8004820:	009b      	lsls	r3, r3, #2
 8004822:	4403      	add	r3, r0
 8004824:	3328      	adds	r3, #40	@ 0x28
 8004826:	881b      	ldrh	r3, [r3, #0]
 8004828:	fbb1 f3f3 	udiv	r3, r1, r3
 800482c:	f003 0301 	and.w	r3, r3, #1
 8004830:	2b00      	cmp	r3, #0
 8004832:	f000 8470 	beq.w	8005116 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8004836:	78fa      	ldrb	r2, [r7, #3]
 8004838:	6879      	ldr	r1, [r7, #4]
 800483a:	4613      	mov	r3, r2
 800483c:	011b      	lsls	r3, r3, #4
 800483e:	1a9b      	subs	r3, r3, r2
 8004840:	009b      	lsls	r3, r3, #2
 8004842:	440b      	add	r3, r1
 8004844:	333c      	adds	r3, #60	@ 0x3c
 8004846:	781b      	ldrb	r3, [r3, #0]
 8004848:	78fa      	ldrb	r2, [r7, #3]
 800484a:	f083 0301 	eor.w	r3, r3, #1
 800484e:	b2d8      	uxtb	r0, r3
 8004850:	6879      	ldr	r1, [r7, #4]
 8004852:	4613      	mov	r3, r2
 8004854:	011b      	lsls	r3, r3, #4
 8004856:	1a9b      	subs	r3, r3, r2
 8004858:	009b      	lsls	r3, r3, #2
 800485a:	440b      	add	r3, r1
 800485c:	333c      	adds	r3, #60	@ 0x3c
 800485e:	4602      	mov	r2, r0
 8004860:	701a      	strb	r2, [r3, #0]
 8004862:	f000 bc58 	b.w	8005116 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8004866:	78fa      	ldrb	r2, [r7, #3]
 8004868:	6879      	ldr	r1, [r7, #4]
 800486a:	4613      	mov	r3, r2
 800486c:	011b      	lsls	r3, r3, #4
 800486e:	1a9b      	subs	r3, r3, r2
 8004870:	009b      	lsls	r3, r3, #2
 8004872:	440b      	add	r3, r1
 8004874:	333c      	adds	r3, #60	@ 0x3c
 8004876:	781b      	ldrb	r3, [r3, #0]
 8004878:	78fa      	ldrb	r2, [r7, #3]
 800487a:	f083 0301 	eor.w	r3, r3, #1
 800487e:	b2d8      	uxtb	r0, r3
 8004880:	6879      	ldr	r1, [r7, #4]
 8004882:	4613      	mov	r3, r2
 8004884:	011b      	lsls	r3, r3, #4
 8004886:	1a9b      	subs	r3, r3, r2
 8004888:	009b      	lsls	r3, r3, #2
 800488a:	440b      	add	r3, r1
 800488c:	333c      	adds	r3, #60	@ 0x3c
 800488e:	4602      	mov	r2, r0
 8004890:	701a      	strb	r2, [r3, #0]
 8004892:	f000 bc40 	b.w	8005116 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	78fa      	ldrb	r2, [r7, #3]
 800489c:	4611      	mov	r1, r2
 800489e:	4618      	mov	r0, r3
 80048a0:	f004 f991 	bl	8008bc6 <USB_ReadChInterrupts>
 80048a4:	4603      	mov	r3, r0
 80048a6:	f003 0320 	and.w	r3, r3, #32
 80048aa:	2b20      	cmp	r3, #32
 80048ac:	d131      	bne.n	8004912 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80048ae:	78fb      	ldrb	r3, [r7, #3]
 80048b0:	015a      	lsls	r2, r3, #5
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	4413      	add	r3, r2
 80048b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048ba:	461a      	mov	r2, r3
 80048bc:	2320      	movs	r3, #32
 80048be:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80048c0:	78fa      	ldrb	r2, [r7, #3]
 80048c2:	6879      	ldr	r1, [r7, #4]
 80048c4:	4613      	mov	r3, r2
 80048c6:	011b      	lsls	r3, r3, #4
 80048c8:	1a9b      	subs	r3, r3, r2
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	440b      	add	r3, r1
 80048ce:	331a      	adds	r3, #26
 80048d0:	781b      	ldrb	r3, [r3, #0]
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	f040 841f 	bne.w	8005116 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80048d8:	78fa      	ldrb	r2, [r7, #3]
 80048da:	6879      	ldr	r1, [r7, #4]
 80048dc:	4613      	mov	r3, r2
 80048de:	011b      	lsls	r3, r3, #4
 80048e0:	1a9b      	subs	r3, r3, r2
 80048e2:	009b      	lsls	r3, r3, #2
 80048e4:	440b      	add	r3, r1
 80048e6:	331b      	adds	r3, #27
 80048e8:	2201      	movs	r2, #1
 80048ea:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80048ec:	78fa      	ldrb	r2, [r7, #3]
 80048ee:	6879      	ldr	r1, [r7, #4]
 80048f0:	4613      	mov	r3, r2
 80048f2:	011b      	lsls	r3, r3, #4
 80048f4:	1a9b      	subs	r3, r3, r2
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	440b      	add	r3, r1
 80048fa:	334d      	adds	r3, #77	@ 0x4d
 80048fc:	2203      	movs	r2, #3
 80048fe:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	78fa      	ldrb	r2, [r7, #3]
 8004906:	4611      	mov	r1, r2
 8004908:	4618      	mov	r0, r3
 800490a:	f004 ff06 	bl	800971a <USB_HC_Halt>
 800490e:	f000 bc02 	b.w	8005116 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	78fa      	ldrb	r2, [r7, #3]
 8004918:	4611      	mov	r1, r2
 800491a:	4618      	mov	r0, r3
 800491c:	f004 f953 	bl	8008bc6 <USB_ReadChInterrupts>
 8004920:	4603      	mov	r3, r0
 8004922:	f003 0302 	and.w	r3, r3, #2
 8004926:	2b02      	cmp	r3, #2
 8004928:	f040 8305 	bne.w	8004f36 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800492c:	78fb      	ldrb	r3, [r7, #3]
 800492e:	015a      	lsls	r2, r3, #5
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	4413      	add	r3, r2
 8004934:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004938:	461a      	mov	r2, r3
 800493a:	2302      	movs	r3, #2
 800493c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800493e:	78fa      	ldrb	r2, [r7, #3]
 8004940:	6879      	ldr	r1, [r7, #4]
 8004942:	4613      	mov	r3, r2
 8004944:	011b      	lsls	r3, r3, #4
 8004946:	1a9b      	subs	r3, r3, r2
 8004948:	009b      	lsls	r3, r3, #2
 800494a:	440b      	add	r3, r1
 800494c:	334d      	adds	r3, #77	@ 0x4d
 800494e:	781b      	ldrb	r3, [r3, #0]
 8004950:	2b01      	cmp	r3, #1
 8004952:	d114      	bne.n	800497e <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004954:	78fa      	ldrb	r2, [r7, #3]
 8004956:	6879      	ldr	r1, [r7, #4]
 8004958:	4613      	mov	r3, r2
 800495a:	011b      	lsls	r3, r3, #4
 800495c:	1a9b      	subs	r3, r3, r2
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	440b      	add	r3, r1
 8004962:	334d      	adds	r3, #77	@ 0x4d
 8004964:	2202      	movs	r2, #2
 8004966:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004968:	78fa      	ldrb	r2, [r7, #3]
 800496a:	6879      	ldr	r1, [r7, #4]
 800496c:	4613      	mov	r3, r2
 800496e:	011b      	lsls	r3, r3, #4
 8004970:	1a9b      	subs	r3, r3, r2
 8004972:	009b      	lsls	r3, r3, #2
 8004974:	440b      	add	r3, r1
 8004976:	334c      	adds	r3, #76	@ 0x4c
 8004978:	2201      	movs	r2, #1
 800497a:	701a      	strb	r2, [r3, #0]
 800497c:	e2cc      	b.n	8004f18 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800497e:	78fa      	ldrb	r2, [r7, #3]
 8004980:	6879      	ldr	r1, [r7, #4]
 8004982:	4613      	mov	r3, r2
 8004984:	011b      	lsls	r3, r3, #4
 8004986:	1a9b      	subs	r3, r3, r2
 8004988:	009b      	lsls	r3, r3, #2
 800498a:	440b      	add	r3, r1
 800498c:	334d      	adds	r3, #77	@ 0x4d
 800498e:	781b      	ldrb	r3, [r3, #0]
 8004990:	2b06      	cmp	r3, #6
 8004992:	d114      	bne.n	80049be <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004994:	78fa      	ldrb	r2, [r7, #3]
 8004996:	6879      	ldr	r1, [r7, #4]
 8004998:	4613      	mov	r3, r2
 800499a:	011b      	lsls	r3, r3, #4
 800499c:	1a9b      	subs	r3, r3, r2
 800499e:	009b      	lsls	r3, r3, #2
 80049a0:	440b      	add	r3, r1
 80049a2:	334d      	adds	r3, #77	@ 0x4d
 80049a4:	2202      	movs	r2, #2
 80049a6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80049a8:	78fa      	ldrb	r2, [r7, #3]
 80049aa:	6879      	ldr	r1, [r7, #4]
 80049ac:	4613      	mov	r3, r2
 80049ae:	011b      	lsls	r3, r3, #4
 80049b0:	1a9b      	subs	r3, r3, r2
 80049b2:	009b      	lsls	r3, r3, #2
 80049b4:	440b      	add	r3, r1
 80049b6:	334c      	adds	r3, #76	@ 0x4c
 80049b8:	2205      	movs	r2, #5
 80049ba:	701a      	strb	r2, [r3, #0]
 80049bc:	e2ac      	b.n	8004f18 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80049be:	78fa      	ldrb	r2, [r7, #3]
 80049c0:	6879      	ldr	r1, [r7, #4]
 80049c2:	4613      	mov	r3, r2
 80049c4:	011b      	lsls	r3, r3, #4
 80049c6:	1a9b      	subs	r3, r3, r2
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	440b      	add	r3, r1
 80049cc:	334d      	adds	r3, #77	@ 0x4d
 80049ce:	781b      	ldrb	r3, [r3, #0]
 80049d0:	2b07      	cmp	r3, #7
 80049d2:	d00b      	beq.n	80049ec <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80049d4:	78fa      	ldrb	r2, [r7, #3]
 80049d6:	6879      	ldr	r1, [r7, #4]
 80049d8:	4613      	mov	r3, r2
 80049da:	011b      	lsls	r3, r3, #4
 80049dc:	1a9b      	subs	r3, r3, r2
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	440b      	add	r3, r1
 80049e2:	334d      	adds	r3, #77	@ 0x4d
 80049e4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80049e6:	2b09      	cmp	r3, #9
 80049e8:	f040 80a6 	bne.w	8004b38 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80049ec:	78fa      	ldrb	r2, [r7, #3]
 80049ee:	6879      	ldr	r1, [r7, #4]
 80049f0:	4613      	mov	r3, r2
 80049f2:	011b      	lsls	r3, r3, #4
 80049f4:	1a9b      	subs	r3, r3, r2
 80049f6:	009b      	lsls	r3, r3, #2
 80049f8:	440b      	add	r3, r1
 80049fa:	334d      	adds	r3, #77	@ 0x4d
 80049fc:	2202      	movs	r2, #2
 80049fe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004a00:	78fa      	ldrb	r2, [r7, #3]
 8004a02:	6879      	ldr	r1, [r7, #4]
 8004a04:	4613      	mov	r3, r2
 8004a06:	011b      	lsls	r3, r3, #4
 8004a08:	1a9b      	subs	r3, r3, r2
 8004a0a:	009b      	lsls	r3, r3, #2
 8004a0c:	440b      	add	r3, r1
 8004a0e:	3344      	adds	r3, #68	@ 0x44
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	1c59      	adds	r1, r3, #1
 8004a14:	6878      	ldr	r0, [r7, #4]
 8004a16:	4613      	mov	r3, r2
 8004a18:	011b      	lsls	r3, r3, #4
 8004a1a:	1a9b      	subs	r3, r3, r2
 8004a1c:	009b      	lsls	r3, r3, #2
 8004a1e:	4403      	add	r3, r0
 8004a20:	3344      	adds	r3, #68	@ 0x44
 8004a22:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004a24:	78fa      	ldrb	r2, [r7, #3]
 8004a26:	6879      	ldr	r1, [r7, #4]
 8004a28:	4613      	mov	r3, r2
 8004a2a:	011b      	lsls	r3, r3, #4
 8004a2c:	1a9b      	subs	r3, r3, r2
 8004a2e:	009b      	lsls	r3, r3, #2
 8004a30:	440b      	add	r3, r1
 8004a32:	3344      	adds	r3, #68	@ 0x44
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	2b02      	cmp	r3, #2
 8004a38:	d943      	bls.n	8004ac2 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004a3a:	78fa      	ldrb	r2, [r7, #3]
 8004a3c:	6879      	ldr	r1, [r7, #4]
 8004a3e:	4613      	mov	r3, r2
 8004a40:	011b      	lsls	r3, r3, #4
 8004a42:	1a9b      	subs	r3, r3, r2
 8004a44:	009b      	lsls	r3, r3, #2
 8004a46:	440b      	add	r3, r1
 8004a48:	3344      	adds	r3, #68	@ 0x44
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8004a4e:	78fa      	ldrb	r2, [r7, #3]
 8004a50:	6879      	ldr	r1, [r7, #4]
 8004a52:	4613      	mov	r3, r2
 8004a54:	011b      	lsls	r3, r3, #4
 8004a56:	1a9b      	subs	r3, r3, r2
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	440b      	add	r3, r1
 8004a5c:	331a      	adds	r3, #26
 8004a5e:	781b      	ldrb	r3, [r3, #0]
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d123      	bne.n	8004aac <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8004a64:	78fa      	ldrb	r2, [r7, #3]
 8004a66:	6879      	ldr	r1, [r7, #4]
 8004a68:	4613      	mov	r3, r2
 8004a6a:	011b      	lsls	r3, r3, #4
 8004a6c:	1a9b      	subs	r3, r3, r2
 8004a6e:	009b      	lsls	r3, r3, #2
 8004a70:	440b      	add	r3, r1
 8004a72:	331b      	adds	r3, #27
 8004a74:	2200      	movs	r2, #0
 8004a76:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8004a78:	78fa      	ldrb	r2, [r7, #3]
 8004a7a:	6879      	ldr	r1, [r7, #4]
 8004a7c:	4613      	mov	r3, r2
 8004a7e:	011b      	lsls	r3, r3, #4
 8004a80:	1a9b      	subs	r3, r3, r2
 8004a82:	009b      	lsls	r3, r3, #2
 8004a84:	440b      	add	r3, r1
 8004a86:	331c      	adds	r3, #28
 8004a88:	2200      	movs	r2, #0
 8004a8a:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004a8c:	78fb      	ldrb	r3, [r7, #3]
 8004a8e:	015a      	lsls	r2, r3, #5
 8004a90:	693b      	ldr	r3, [r7, #16]
 8004a92:	4413      	add	r3, r2
 8004a94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	78fa      	ldrb	r2, [r7, #3]
 8004a9c:	0151      	lsls	r1, r2, #5
 8004a9e:	693a      	ldr	r2, [r7, #16]
 8004aa0:	440a      	add	r2, r1
 8004aa2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004aa6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004aaa:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004aac:	78fa      	ldrb	r2, [r7, #3]
 8004aae:	6879      	ldr	r1, [r7, #4]
 8004ab0:	4613      	mov	r3, r2
 8004ab2:	011b      	lsls	r3, r3, #4
 8004ab4:	1a9b      	subs	r3, r3, r2
 8004ab6:	009b      	lsls	r3, r3, #2
 8004ab8:	440b      	add	r3, r1
 8004aba:	334c      	adds	r3, #76	@ 0x4c
 8004abc:	2204      	movs	r2, #4
 8004abe:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004ac0:	e229      	b.n	8004f16 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004ac2:	78fa      	ldrb	r2, [r7, #3]
 8004ac4:	6879      	ldr	r1, [r7, #4]
 8004ac6:	4613      	mov	r3, r2
 8004ac8:	011b      	lsls	r3, r3, #4
 8004aca:	1a9b      	subs	r3, r3, r2
 8004acc:	009b      	lsls	r3, r3, #2
 8004ace:	440b      	add	r3, r1
 8004ad0:	334c      	adds	r3, #76	@ 0x4c
 8004ad2:	2202      	movs	r2, #2
 8004ad4:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004ad6:	78fa      	ldrb	r2, [r7, #3]
 8004ad8:	6879      	ldr	r1, [r7, #4]
 8004ada:	4613      	mov	r3, r2
 8004adc:	011b      	lsls	r3, r3, #4
 8004ade:	1a9b      	subs	r3, r3, r2
 8004ae0:	009b      	lsls	r3, r3, #2
 8004ae2:	440b      	add	r3, r1
 8004ae4:	3326      	adds	r3, #38	@ 0x26
 8004ae6:	781b      	ldrb	r3, [r3, #0]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d00b      	beq.n	8004b04 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004aec:	78fa      	ldrb	r2, [r7, #3]
 8004aee:	6879      	ldr	r1, [r7, #4]
 8004af0:	4613      	mov	r3, r2
 8004af2:	011b      	lsls	r3, r3, #4
 8004af4:	1a9b      	subs	r3, r3, r2
 8004af6:	009b      	lsls	r3, r3, #2
 8004af8:	440b      	add	r3, r1
 8004afa:	3326      	adds	r3, #38	@ 0x26
 8004afc:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004afe:	2b02      	cmp	r3, #2
 8004b00:	f040 8209 	bne.w	8004f16 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004b04:	78fb      	ldrb	r3, [r7, #3]
 8004b06:	015a      	lsls	r2, r3, #5
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	4413      	add	r3, r2
 8004b0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004b1a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004b22:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004b24:	78fb      	ldrb	r3, [r7, #3]
 8004b26:	015a      	lsls	r2, r3, #5
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	4413      	add	r3, r2
 8004b2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b30:	461a      	mov	r2, r3
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004b36:	e1ee      	b.n	8004f16 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004b38:	78fa      	ldrb	r2, [r7, #3]
 8004b3a:	6879      	ldr	r1, [r7, #4]
 8004b3c:	4613      	mov	r3, r2
 8004b3e:	011b      	lsls	r3, r3, #4
 8004b40:	1a9b      	subs	r3, r3, r2
 8004b42:	009b      	lsls	r3, r3, #2
 8004b44:	440b      	add	r3, r1
 8004b46:	334d      	adds	r3, #77	@ 0x4d
 8004b48:	781b      	ldrb	r3, [r3, #0]
 8004b4a:	2b05      	cmp	r3, #5
 8004b4c:	f040 80c8 	bne.w	8004ce0 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004b50:	78fa      	ldrb	r2, [r7, #3]
 8004b52:	6879      	ldr	r1, [r7, #4]
 8004b54:	4613      	mov	r3, r2
 8004b56:	011b      	lsls	r3, r3, #4
 8004b58:	1a9b      	subs	r3, r3, r2
 8004b5a:	009b      	lsls	r3, r3, #2
 8004b5c:	440b      	add	r3, r1
 8004b5e:	334d      	adds	r3, #77	@ 0x4d
 8004b60:	2202      	movs	r2, #2
 8004b62:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004b64:	78fa      	ldrb	r2, [r7, #3]
 8004b66:	6879      	ldr	r1, [r7, #4]
 8004b68:	4613      	mov	r3, r2
 8004b6a:	011b      	lsls	r3, r3, #4
 8004b6c:	1a9b      	subs	r3, r3, r2
 8004b6e:	009b      	lsls	r3, r3, #2
 8004b70:	440b      	add	r3, r1
 8004b72:	331b      	adds	r3, #27
 8004b74:	781b      	ldrb	r3, [r3, #0]
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	f040 81ce 	bne.w	8004f18 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004b7c:	78fa      	ldrb	r2, [r7, #3]
 8004b7e:	6879      	ldr	r1, [r7, #4]
 8004b80:	4613      	mov	r3, r2
 8004b82:	011b      	lsls	r3, r3, #4
 8004b84:	1a9b      	subs	r3, r3, r2
 8004b86:	009b      	lsls	r3, r3, #2
 8004b88:	440b      	add	r3, r1
 8004b8a:	3326      	adds	r3, #38	@ 0x26
 8004b8c:	781b      	ldrb	r3, [r3, #0]
 8004b8e:	2b03      	cmp	r3, #3
 8004b90:	d16b      	bne.n	8004c6a <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8004b92:	78fa      	ldrb	r2, [r7, #3]
 8004b94:	6879      	ldr	r1, [r7, #4]
 8004b96:	4613      	mov	r3, r2
 8004b98:	011b      	lsls	r3, r3, #4
 8004b9a:	1a9b      	subs	r3, r3, r2
 8004b9c:	009b      	lsls	r3, r3, #2
 8004b9e:	440b      	add	r3, r1
 8004ba0:	3348      	adds	r3, #72	@ 0x48
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	1c59      	adds	r1, r3, #1
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	4613      	mov	r3, r2
 8004baa:	011b      	lsls	r3, r3, #4
 8004bac:	1a9b      	subs	r3, r3, r2
 8004bae:	009b      	lsls	r3, r3, #2
 8004bb0:	4403      	add	r3, r0
 8004bb2:	3348      	adds	r3, #72	@ 0x48
 8004bb4:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8004bb6:	78fa      	ldrb	r2, [r7, #3]
 8004bb8:	6879      	ldr	r1, [r7, #4]
 8004bba:	4613      	mov	r3, r2
 8004bbc:	011b      	lsls	r3, r3, #4
 8004bbe:	1a9b      	subs	r3, r3, r2
 8004bc0:	009b      	lsls	r3, r3, #2
 8004bc2:	440b      	add	r3, r1
 8004bc4:	3348      	adds	r3, #72	@ 0x48
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	2b02      	cmp	r3, #2
 8004bca:	d943      	bls.n	8004c54 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8004bcc:	78fa      	ldrb	r2, [r7, #3]
 8004bce:	6879      	ldr	r1, [r7, #4]
 8004bd0:	4613      	mov	r3, r2
 8004bd2:	011b      	lsls	r3, r3, #4
 8004bd4:	1a9b      	subs	r3, r3, r2
 8004bd6:	009b      	lsls	r3, r3, #2
 8004bd8:	440b      	add	r3, r1
 8004bda:	3348      	adds	r3, #72	@ 0x48
 8004bdc:	2200      	movs	r2, #0
 8004bde:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8004be0:	78fa      	ldrb	r2, [r7, #3]
 8004be2:	6879      	ldr	r1, [r7, #4]
 8004be4:	4613      	mov	r3, r2
 8004be6:	011b      	lsls	r3, r3, #4
 8004be8:	1a9b      	subs	r3, r3, r2
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	440b      	add	r3, r1
 8004bee:	331b      	adds	r3, #27
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8004bf4:	78fa      	ldrb	r2, [r7, #3]
 8004bf6:	6879      	ldr	r1, [r7, #4]
 8004bf8:	4613      	mov	r3, r2
 8004bfa:	011b      	lsls	r3, r3, #4
 8004bfc:	1a9b      	subs	r3, r3, r2
 8004bfe:	009b      	lsls	r3, r3, #2
 8004c00:	440b      	add	r3, r1
 8004c02:	3344      	adds	r3, #68	@ 0x44
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	2b02      	cmp	r3, #2
 8004c08:	d809      	bhi.n	8004c1e <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8004c0a:	78fa      	ldrb	r2, [r7, #3]
 8004c0c:	6879      	ldr	r1, [r7, #4]
 8004c0e:	4613      	mov	r3, r2
 8004c10:	011b      	lsls	r3, r3, #4
 8004c12:	1a9b      	subs	r3, r3, r2
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	440b      	add	r3, r1
 8004c18:	331c      	adds	r3, #28
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004c1e:	78fb      	ldrb	r3, [r7, #3]
 8004c20:	015a      	lsls	r2, r3, #5
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	4413      	add	r3, r2
 8004c26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	78fa      	ldrb	r2, [r7, #3]
 8004c2e:	0151      	lsls	r1, r2, #5
 8004c30:	693a      	ldr	r2, [r7, #16]
 8004c32:	440a      	add	r2, r1
 8004c34:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004c38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c3c:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8004c3e:	78fa      	ldrb	r2, [r7, #3]
 8004c40:	6879      	ldr	r1, [r7, #4]
 8004c42:	4613      	mov	r3, r2
 8004c44:	011b      	lsls	r3, r3, #4
 8004c46:	1a9b      	subs	r3, r3, r2
 8004c48:	009b      	lsls	r3, r3, #2
 8004c4a:	440b      	add	r3, r1
 8004c4c:	334c      	adds	r3, #76	@ 0x4c
 8004c4e:	2204      	movs	r2, #4
 8004c50:	701a      	strb	r2, [r3, #0]
 8004c52:	e014      	b.n	8004c7e <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004c54:	78fa      	ldrb	r2, [r7, #3]
 8004c56:	6879      	ldr	r1, [r7, #4]
 8004c58:	4613      	mov	r3, r2
 8004c5a:	011b      	lsls	r3, r3, #4
 8004c5c:	1a9b      	subs	r3, r3, r2
 8004c5e:	009b      	lsls	r3, r3, #2
 8004c60:	440b      	add	r3, r1
 8004c62:	334c      	adds	r3, #76	@ 0x4c
 8004c64:	2202      	movs	r2, #2
 8004c66:	701a      	strb	r2, [r3, #0]
 8004c68:	e009      	b.n	8004c7e <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004c6a:	78fa      	ldrb	r2, [r7, #3]
 8004c6c:	6879      	ldr	r1, [r7, #4]
 8004c6e:	4613      	mov	r3, r2
 8004c70:	011b      	lsls	r3, r3, #4
 8004c72:	1a9b      	subs	r3, r3, r2
 8004c74:	009b      	lsls	r3, r3, #2
 8004c76:	440b      	add	r3, r1
 8004c78:	334c      	adds	r3, #76	@ 0x4c
 8004c7a:	2202      	movs	r2, #2
 8004c7c:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004c7e:	78fa      	ldrb	r2, [r7, #3]
 8004c80:	6879      	ldr	r1, [r7, #4]
 8004c82:	4613      	mov	r3, r2
 8004c84:	011b      	lsls	r3, r3, #4
 8004c86:	1a9b      	subs	r3, r3, r2
 8004c88:	009b      	lsls	r3, r3, #2
 8004c8a:	440b      	add	r3, r1
 8004c8c:	3326      	adds	r3, #38	@ 0x26
 8004c8e:	781b      	ldrb	r3, [r3, #0]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d00b      	beq.n	8004cac <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004c94:	78fa      	ldrb	r2, [r7, #3]
 8004c96:	6879      	ldr	r1, [r7, #4]
 8004c98:	4613      	mov	r3, r2
 8004c9a:	011b      	lsls	r3, r3, #4
 8004c9c:	1a9b      	subs	r3, r3, r2
 8004c9e:	009b      	lsls	r3, r3, #2
 8004ca0:	440b      	add	r3, r1
 8004ca2:	3326      	adds	r3, #38	@ 0x26
 8004ca4:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004ca6:	2b02      	cmp	r3, #2
 8004ca8:	f040 8136 	bne.w	8004f18 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004cac:	78fb      	ldrb	r3, [r7, #3]
 8004cae:	015a      	lsls	r2, r3, #5
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	4413      	add	r3, r2
 8004cb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004cc2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004cca:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004ccc:	78fb      	ldrb	r3, [r7, #3]
 8004cce:	015a      	lsls	r2, r3, #5
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	4413      	add	r3, r2
 8004cd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004cd8:	461a      	mov	r2, r3
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	6013      	str	r3, [r2, #0]
 8004cde:	e11b      	b.n	8004f18 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004ce0:	78fa      	ldrb	r2, [r7, #3]
 8004ce2:	6879      	ldr	r1, [r7, #4]
 8004ce4:	4613      	mov	r3, r2
 8004ce6:	011b      	lsls	r3, r3, #4
 8004ce8:	1a9b      	subs	r3, r3, r2
 8004cea:	009b      	lsls	r3, r3, #2
 8004cec:	440b      	add	r3, r1
 8004cee:	334d      	adds	r3, #77	@ 0x4d
 8004cf0:	781b      	ldrb	r3, [r3, #0]
 8004cf2:	2b03      	cmp	r3, #3
 8004cf4:	f040 8081 	bne.w	8004dfa <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004cf8:	78fa      	ldrb	r2, [r7, #3]
 8004cfa:	6879      	ldr	r1, [r7, #4]
 8004cfc:	4613      	mov	r3, r2
 8004cfe:	011b      	lsls	r3, r3, #4
 8004d00:	1a9b      	subs	r3, r3, r2
 8004d02:	009b      	lsls	r3, r3, #2
 8004d04:	440b      	add	r3, r1
 8004d06:	334d      	adds	r3, #77	@ 0x4d
 8004d08:	2202      	movs	r2, #2
 8004d0a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004d0c:	78fa      	ldrb	r2, [r7, #3]
 8004d0e:	6879      	ldr	r1, [r7, #4]
 8004d10:	4613      	mov	r3, r2
 8004d12:	011b      	lsls	r3, r3, #4
 8004d14:	1a9b      	subs	r3, r3, r2
 8004d16:	009b      	lsls	r3, r3, #2
 8004d18:	440b      	add	r3, r1
 8004d1a:	331b      	adds	r3, #27
 8004d1c:	781b      	ldrb	r3, [r3, #0]
 8004d1e:	2b01      	cmp	r3, #1
 8004d20:	f040 80fa 	bne.w	8004f18 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004d24:	78fa      	ldrb	r2, [r7, #3]
 8004d26:	6879      	ldr	r1, [r7, #4]
 8004d28:	4613      	mov	r3, r2
 8004d2a:	011b      	lsls	r3, r3, #4
 8004d2c:	1a9b      	subs	r3, r3, r2
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	440b      	add	r3, r1
 8004d32:	334c      	adds	r3, #76	@ 0x4c
 8004d34:	2202      	movs	r2, #2
 8004d36:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8004d38:	78fb      	ldrb	r3, [r7, #3]
 8004d3a:	015a      	lsls	r2, r3, #5
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	4413      	add	r3, r2
 8004d40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	78fa      	ldrb	r2, [r7, #3]
 8004d48:	0151      	lsls	r1, r2, #5
 8004d4a:	693a      	ldr	r2, [r7, #16]
 8004d4c:	440a      	add	r2, r1
 8004d4e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004d52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d56:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8004d58:	78fb      	ldrb	r3, [r7, #3]
 8004d5a:	015a      	lsls	r2, r3, #5
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	4413      	add	r3, r2
 8004d60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d64:	68db      	ldr	r3, [r3, #12]
 8004d66:	78fa      	ldrb	r2, [r7, #3]
 8004d68:	0151      	lsls	r1, r2, #5
 8004d6a:	693a      	ldr	r2, [r7, #16]
 8004d6c:	440a      	add	r2, r1
 8004d6e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004d72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d76:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8004d78:	78fb      	ldrb	r3, [r7, #3]
 8004d7a:	015a      	lsls	r2, r3, #5
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	4413      	add	r3, r2
 8004d80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d84:	68db      	ldr	r3, [r3, #12]
 8004d86:	78fa      	ldrb	r2, [r7, #3]
 8004d88:	0151      	lsls	r1, r2, #5
 8004d8a:	693a      	ldr	r2, [r7, #16]
 8004d8c:	440a      	add	r2, r1
 8004d8e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004d92:	f023 0320 	bic.w	r3, r3, #32
 8004d96:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004d98:	78fa      	ldrb	r2, [r7, #3]
 8004d9a:	6879      	ldr	r1, [r7, #4]
 8004d9c:	4613      	mov	r3, r2
 8004d9e:	011b      	lsls	r3, r3, #4
 8004da0:	1a9b      	subs	r3, r3, r2
 8004da2:	009b      	lsls	r3, r3, #2
 8004da4:	440b      	add	r3, r1
 8004da6:	3326      	adds	r3, #38	@ 0x26
 8004da8:	781b      	ldrb	r3, [r3, #0]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d00b      	beq.n	8004dc6 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004dae:	78fa      	ldrb	r2, [r7, #3]
 8004db0:	6879      	ldr	r1, [r7, #4]
 8004db2:	4613      	mov	r3, r2
 8004db4:	011b      	lsls	r3, r3, #4
 8004db6:	1a9b      	subs	r3, r3, r2
 8004db8:	009b      	lsls	r3, r3, #2
 8004dba:	440b      	add	r3, r1
 8004dbc:	3326      	adds	r3, #38	@ 0x26
 8004dbe:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004dc0:	2b02      	cmp	r3, #2
 8004dc2:	f040 80a9 	bne.w	8004f18 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004dc6:	78fb      	ldrb	r3, [r7, #3]
 8004dc8:	015a      	lsls	r2, r3, #5
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	4413      	add	r3, r2
 8004dce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004ddc:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004de4:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004de6:	78fb      	ldrb	r3, [r7, #3]
 8004de8:	015a      	lsls	r2, r3, #5
 8004dea:	693b      	ldr	r3, [r7, #16]
 8004dec:	4413      	add	r3, r2
 8004dee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004df2:	461a      	mov	r2, r3
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	6013      	str	r3, [r2, #0]
 8004df8:	e08e      	b.n	8004f18 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004dfa:	78fa      	ldrb	r2, [r7, #3]
 8004dfc:	6879      	ldr	r1, [r7, #4]
 8004dfe:	4613      	mov	r3, r2
 8004e00:	011b      	lsls	r3, r3, #4
 8004e02:	1a9b      	subs	r3, r3, r2
 8004e04:	009b      	lsls	r3, r3, #2
 8004e06:	440b      	add	r3, r1
 8004e08:	334d      	adds	r3, #77	@ 0x4d
 8004e0a:	781b      	ldrb	r3, [r3, #0]
 8004e0c:	2b04      	cmp	r3, #4
 8004e0e:	d143      	bne.n	8004e98 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004e10:	78fa      	ldrb	r2, [r7, #3]
 8004e12:	6879      	ldr	r1, [r7, #4]
 8004e14:	4613      	mov	r3, r2
 8004e16:	011b      	lsls	r3, r3, #4
 8004e18:	1a9b      	subs	r3, r3, r2
 8004e1a:	009b      	lsls	r3, r3, #2
 8004e1c:	440b      	add	r3, r1
 8004e1e:	334d      	adds	r3, #77	@ 0x4d
 8004e20:	2202      	movs	r2, #2
 8004e22:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004e24:	78fa      	ldrb	r2, [r7, #3]
 8004e26:	6879      	ldr	r1, [r7, #4]
 8004e28:	4613      	mov	r3, r2
 8004e2a:	011b      	lsls	r3, r3, #4
 8004e2c:	1a9b      	subs	r3, r3, r2
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	440b      	add	r3, r1
 8004e32:	334c      	adds	r3, #76	@ 0x4c
 8004e34:	2202      	movs	r2, #2
 8004e36:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004e38:	78fa      	ldrb	r2, [r7, #3]
 8004e3a:	6879      	ldr	r1, [r7, #4]
 8004e3c:	4613      	mov	r3, r2
 8004e3e:	011b      	lsls	r3, r3, #4
 8004e40:	1a9b      	subs	r3, r3, r2
 8004e42:	009b      	lsls	r3, r3, #2
 8004e44:	440b      	add	r3, r1
 8004e46:	3326      	adds	r3, #38	@ 0x26
 8004e48:	781b      	ldrb	r3, [r3, #0]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d00a      	beq.n	8004e64 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004e4e:	78fa      	ldrb	r2, [r7, #3]
 8004e50:	6879      	ldr	r1, [r7, #4]
 8004e52:	4613      	mov	r3, r2
 8004e54:	011b      	lsls	r3, r3, #4
 8004e56:	1a9b      	subs	r3, r3, r2
 8004e58:	009b      	lsls	r3, r3, #2
 8004e5a:	440b      	add	r3, r1
 8004e5c:	3326      	adds	r3, #38	@ 0x26
 8004e5e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004e60:	2b02      	cmp	r3, #2
 8004e62:	d159      	bne.n	8004f18 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004e64:	78fb      	ldrb	r3, [r7, #3]
 8004e66:	015a      	lsls	r2, r3, #5
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	4413      	add	r3, r2
 8004e6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004e7a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004e82:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004e84:	78fb      	ldrb	r3, [r7, #3]
 8004e86:	015a      	lsls	r2, r3, #5
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	4413      	add	r3, r2
 8004e8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e90:	461a      	mov	r2, r3
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	6013      	str	r3, [r2, #0]
 8004e96:	e03f      	b.n	8004f18 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8004e98:	78fa      	ldrb	r2, [r7, #3]
 8004e9a:	6879      	ldr	r1, [r7, #4]
 8004e9c:	4613      	mov	r3, r2
 8004e9e:	011b      	lsls	r3, r3, #4
 8004ea0:	1a9b      	subs	r3, r3, r2
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	440b      	add	r3, r1
 8004ea6:	334d      	adds	r3, #77	@ 0x4d
 8004ea8:	781b      	ldrb	r3, [r3, #0]
 8004eaa:	2b08      	cmp	r3, #8
 8004eac:	d126      	bne.n	8004efc <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004eae:	78fa      	ldrb	r2, [r7, #3]
 8004eb0:	6879      	ldr	r1, [r7, #4]
 8004eb2:	4613      	mov	r3, r2
 8004eb4:	011b      	lsls	r3, r3, #4
 8004eb6:	1a9b      	subs	r3, r3, r2
 8004eb8:	009b      	lsls	r3, r3, #2
 8004eba:	440b      	add	r3, r1
 8004ebc:	334d      	adds	r3, #77	@ 0x4d
 8004ebe:	2202      	movs	r2, #2
 8004ec0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004ec2:	78fa      	ldrb	r2, [r7, #3]
 8004ec4:	6879      	ldr	r1, [r7, #4]
 8004ec6:	4613      	mov	r3, r2
 8004ec8:	011b      	lsls	r3, r3, #4
 8004eca:	1a9b      	subs	r3, r3, r2
 8004ecc:	009b      	lsls	r3, r3, #2
 8004ece:	440b      	add	r3, r1
 8004ed0:	3344      	adds	r3, #68	@ 0x44
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	1c59      	adds	r1, r3, #1
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	4613      	mov	r3, r2
 8004eda:	011b      	lsls	r3, r3, #4
 8004edc:	1a9b      	subs	r3, r3, r2
 8004ede:	009b      	lsls	r3, r3, #2
 8004ee0:	4403      	add	r3, r0
 8004ee2:	3344      	adds	r3, #68	@ 0x44
 8004ee4:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8004ee6:	78fa      	ldrb	r2, [r7, #3]
 8004ee8:	6879      	ldr	r1, [r7, #4]
 8004eea:	4613      	mov	r3, r2
 8004eec:	011b      	lsls	r3, r3, #4
 8004eee:	1a9b      	subs	r3, r3, r2
 8004ef0:	009b      	lsls	r3, r3, #2
 8004ef2:	440b      	add	r3, r1
 8004ef4:	334c      	adds	r3, #76	@ 0x4c
 8004ef6:	2204      	movs	r2, #4
 8004ef8:	701a      	strb	r2, [r3, #0]
 8004efa:	e00d      	b.n	8004f18 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8004efc:	78fa      	ldrb	r2, [r7, #3]
 8004efe:	6879      	ldr	r1, [r7, #4]
 8004f00:	4613      	mov	r3, r2
 8004f02:	011b      	lsls	r3, r3, #4
 8004f04:	1a9b      	subs	r3, r3, r2
 8004f06:	009b      	lsls	r3, r3, #2
 8004f08:	440b      	add	r3, r1
 8004f0a:	334d      	adds	r3, #77	@ 0x4d
 8004f0c:	781b      	ldrb	r3, [r3, #0]
 8004f0e:	2b02      	cmp	r3, #2
 8004f10:	f000 8100 	beq.w	8005114 <HCD_HC_IN_IRQHandler+0xcca>
 8004f14:	e000      	b.n	8004f18 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004f16:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004f18:	78fa      	ldrb	r2, [r7, #3]
 8004f1a:	6879      	ldr	r1, [r7, #4]
 8004f1c:	4613      	mov	r3, r2
 8004f1e:	011b      	lsls	r3, r3, #4
 8004f20:	1a9b      	subs	r3, r3, r2
 8004f22:	009b      	lsls	r3, r3, #2
 8004f24:	440b      	add	r3, r1
 8004f26:	334c      	adds	r3, #76	@ 0x4c
 8004f28:	781a      	ldrb	r2, [r3, #0]
 8004f2a:	78fb      	ldrb	r3, [r7, #3]
 8004f2c:	4619      	mov	r1, r3
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f006 ff52 	bl	800bdd8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004f34:	e0ef      	b.n	8005116 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	78fa      	ldrb	r2, [r7, #3]
 8004f3c:	4611      	mov	r1, r2
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f003 fe41 	bl	8008bc6 <USB_ReadChInterrupts>
 8004f44:	4603      	mov	r3, r0
 8004f46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f4a:	2b40      	cmp	r3, #64	@ 0x40
 8004f4c:	d12f      	bne.n	8004fae <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004f4e:	78fb      	ldrb	r3, [r7, #3]
 8004f50:	015a      	lsls	r2, r3, #5
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	4413      	add	r3, r2
 8004f56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f5a:	461a      	mov	r2, r3
 8004f5c:	2340      	movs	r3, #64	@ 0x40
 8004f5e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8004f60:	78fa      	ldrb	r2, [r7, #3]
 8004f62:	6879      	ldr	r1, [r7, #4]
 8004f64:	4613      	mov	r3, r2
 8004f66:	011b      	lsls	r3, r3, #4
 8004f68:	1a9b      	subs	r3, r3, r2
 8004f6a:	009b      	lsls	r3, r3, #2
 8004f6c:	440b      	add	r3, r1
 8004f6e:	334d      	adds	r3, #77	@ 0x4d
 8004f70:	2205      	movs	r2, #5
 8004f72:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004f74:	78fa      	ldrb	r2, [r7, #3]
 8004f76:	6879      	ldr	r1, [r7, #4]
 8004f78:	4613      	mov	r3, r2
 8004f7a:	011b      	lsls	r3, r3, #4
 8004f7c:	1a9b      	subs	r3, r3, r2
 8004f7e:	009b      	lsls	r3, r3, #2
 8004f80:	440b      	add	r3, r1
 8004f82:	331a      	adds	r3, #26
 8004f84:	781b      	ldrb	r3, [r3, #0]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d109      	bne.n	8004f9e <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004f8a:	78fa      	ldrb	r2, [r7, #3]
 8004f8c:	6879      	ldr	r1, [r7, #4]
 8004f8e:	4613      	mov	r3, r2
 8004f90:	011b      	lsls	r3, r3, #4
 8004f92:	1a9b      	subs	r3, r3, r2
 8004f94:	009b      	lsls	r3, r3, #2
 8004f96:	440b      	add	r3, r1
 8004f98:	3344      	adds	r3, #68	@ 0x44
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	78fa      	ldrb	r2, [r7, #3]
 8004fa4:	4611      	mov	r1, r2
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f004 fbb7 	bl	800971a <USB_HC_Halt>
 8004fac:	e0b3      	b.n	8005116 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	78fa      	ldrb	r2, [r7, #3]
 8004fb4:	4611      	mov	r1, r2
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f003 fe05 	bl	8008bc6 <USB_ReadChInterrupts>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	f003 0310 	and.w	r3, r3, #16
 8004fc2:	2b10      	cmp	r3, #16
 8004fc4:	f040 80a7 	bne.w	8005116 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004fc8:	78fa      	ldrb	r2, [r7, #3]
 8004fca:	6879      	ldr	r1, [r7, #4]
 8004fcc:	4613      	mov	r3, r2
 8004fce:	011b      	lsls	r3, r3, #4
 8004fd0:	1a9b      	subs	r3, r3, r2
 8004fd2:	009b      	lsls	r3, r3, #2
 8004fd4:	440b      	add	r3, r1
 8004fd6:	3326      	adds	r3, #38	@ 0x26
 8004fd8:	781b      	ldrb	r3, [r3, #0]
 8004fda:	2b03      	cmp	r3, #3
 8004fdc:	d11b      	bne.n	8005016 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004fde:	78fa      	ldrb	r2, [r7, #3]
 8004fe0:	6879      	ldr	r1, [r7, #4]
 8004fe2:	4613      	mov	r3, r2
 8004fe4:	011b      	lsls	r3, r3, #4
 8004fe6:	1a9b      	subs	r3, r3, r2
 8004fe8:	009b      	lsls	r3, r3, #2
 8004fea:	440b      	add	r3, r1
 8004fec:	3344      	adds	r3, #68	@ 0x44
 8004fee:	2200      	movs	r2, #0
 8004ff0:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8004ff2:	78fa      	ldrb	r2, [r7, #3]
 8004ff4:	6879      	ldr	r1, [r7, #4]
 8004ff6:	4613      	mov	r3, r2
 8004ff8:	011b      	lsls	r3, r3, #4
 8004ffa:	1a9b      	subs	r3, r3, r2
 8004ffc:	009b      	lsls	r3, r3, #2
 8004ffe:	440b      	add	r3, r1
 8005000:	334d      	adds	r3, #77	@ 0x4d
 8005002:	2204      	movs	r2, #4
 8005004:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	78fa      	ldrb	r2, [r7, #3]
 800500c:	4611      	mov	r1, r2
 800500e:	4618      	mov	r0, r3
 8005010:	f004 fb83 	bl	800971a <USB_HC_Halt>
 8005014:	e03f      	b.n	8005096 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005016:	78fa      	ldrb	r2, [r7, #3]
 8005018:	6879      	ldr	r1, [r7, #4]
 800501a:	4613      	mov	r3, r2
 800501c:	011b      	lsls	r3, r3, #4
 800501e:	1a9b      	subs	r3, r3, r2
 8005020:	009b      	lsls	r3, r3, #2
 8005022:	440b      	add	r3, r1
 8005024:	3326      	adds	r3, #38	@ 0x26
 8005026:	781b      	ldrb	r3, [r3, #0]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d00a      	beq.n	8005042 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800502c:	78fa      	ldrb	r2, [r7, #3]
 800502e:	6879      	ldr	r1, [r7, #4]
 8005030:	4613      	mov	r3, r2
 8005032:	011b      	lsls	r3, r3, #4
 8005034:	1a9b      	subs	r3, r3, r2
 8005036:	009b      	lsls	r3, r3, #2
 8005038:	440b      	add	r3, r1
 800503a:	3326      	adds	r3, #38	@ 0x26
 800503c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800503e:	2b02      	cmp	r3, #2
 8005040:	d129      	bne.n	8005096 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8005042:	78fa      	ldrb	r2, [r7, #3]
 8005044:	6879      	ldr	r1, [r7, #4]
 8005046:	4613      	mov	r3, r2
 8005048:	011b      	lsls	r3, r3, #4
 800504a:	1a9b      	subs	r3, r3, r2
 800504c:	009b      	lsls	r3, r3, #2
 800504e:	440b      	add	r3, r1
 8005050:	3344      	adds	r3, #68	@ 0x44
 8005052:	2200      	movs	r2, #0
 8005054:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	799b      	ldrb	r3, [r3, #6]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d00a      	beq.n	8005074 <HCD_HC_IN_IRQHandler+0xc2a>
 800505e:	78fa      	ldrb	r2, [r7, #3]
 8005060:	6879      	ldr	r1, [r7, #4]
 8005062:	4613      	mov	r3, r2
 8005064:	011b      	lsls	r3, r3, #4
 8005066:	1a9b      	subs	r3, r3, r2
 8005068:	009b      	lsls	r3, r3, #2
 800506a:	440b      	add	r3, r1
 800506c:	331b      	adds	r3, #27
 800506e:	781b      	ldrb	r3, [r3, #0]
 8005070:	2b01      	cmp	r3, #1
 8005072:	d110      	bne.n	8005096 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8005074:	78fa      	ldrb	r2, [r7, #3]
 8005076:	6879      	ldr	r1, [r7, #4]
 8005078:	4613      	mov	r3, r2
 800507a:	011b      	lsls	r3, r3, #4
 800507c:	1a9b      	subs	r3, r3, r2
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	440b      	add	r3, r1
 8005082:	334d      	adds	r3, #77	@ 0x4d
 8005084:	2204      	movs	r2, #4
 8005086:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	78fa      	ldrb	r2, [r7, #3]
 800508e:	4611      	mov	r1, r2
 8005090:	4618      	mov	r0, r3
 8005092:	f004 fb42 	bl	800971a <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8005096:	78fa      	ldrb	r2, [r7, #3]
 8005098:	6879      	ldr	r1, [r7, #4]
 800509a:	4613      	mov	r3, r2
 800509c:	011b      	lsls	r3, r3, #4
 800509e:	1a9b      	subs	r3, r3, r2
 80050a0:	009b      	lsls	r3, r3, #2
 80050a2:	440b      	add	r3, r1
 80050a4:	331b      	adds	r3, #27
 80050a6:	781b      	ldrb	r3, [r3, #0]
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d129      	bne.n	8005100 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80050ac:	78fa      	ldrb	r2, [r7, #3]
 80050ae:	6879      	ldr	r1, [r7, #4]
 80050b0:	4613      	mov	r3, r2
 80050b2:	011b      	lsls	r3, r3, #4
 80050b4:	1a9b      	subs	r3, r3, r2
 80050b6:	009b      	lsls	r3, r3, #2
 80050b8:	440b      	add	r3, r1
 80050ba:	331b      	adds	r3, #27
 80050bc:	2200      	movs	r2, #0
 80050be:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80050c0:	78fb      	ldrb	r3, [r7, #3]
 80050c2:	015a      	lsls	r2, r3, #5
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	4413      	add	r3, r2
 80050c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	78fa      	ldrb	r2, [r7, #3]
 80050d0:	0151      	lsls	r1, r2, #5
 80050d2:	693a      	ldr	r2, [r7, #16]
 80050d4:	440a      	add	r2, r1
 80050d6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80050da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050de:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80050e0:	78fb      	ldrb	r3, [r7, #3]
 80050e2:	015a      	lsls	r2, r3, #5
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	4413      	add	r3, r2
 80050e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050ec:	68db      	ldr	r3, [r3, #12]
 80050ee:	78fa      	ldrb	r2, [r7, #3]
 80050f0:	0151      	lsls	r1, r2, #5
 80050f2:	693a      	ldr	r2, [r7, #16]
 80050f4:	440a      	add	r2, r1
 80050f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80050fa:	f043 0320 	orr.w	r3, r3, #32
 80050fe:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005100:	78fb      	ldrb	r3, [r7, #3]
 8005102:	015a      	lsls	r2, r3, #5
 8005104:	693b      	ldr	r3, [r7, #16]
 8005106:	4413      	add	r3, r2
 8005108:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800510c:	461a      	mov	r2, r3
 800510e:	2310      	movs	r3, #16
 8005110:	6093      	str	r3, [r2, #8]
 8005112:	e000      	b.n	8005116 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8005114:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8005116:	3718      	adds	r7, #24
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}

0800511c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b086      	sub	sp, #24
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
 8005124:	460b      	mov	r3, r1
 8005126:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	78fa      	ldrb	r2, [r7, #3]
 8005138:	4611      	mov	r1, r2
 800513a:	4618      	mov	r0, r3
 800513c:	f003 fd43 	bl	8008bc6 <USB_ReadChInterrupts>
 8005140:	4603      	mov	r3, r0
 8005142:	f003 0304 	and.w	r3, r3, #4
 8005146:	2b04      	cmp	r3, #4
 8005148:	d11b      	bne.n	8005182 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800514a:	78fb      	ldrb	r3, [r7, #3]
 800514c:	015a      	lsls	r2, r3, #5
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	4413      	add	r3, r2
 8005152:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005156:	461a      	mov	r2, r3
 8005158:	2304      	movs	r3, #4
 800515a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800515c:	78fa      	ldrb	r2, [r7, #3]
 800515e:	6879      	ldr	r1, [r7, #4]
 8005160:	4613      	mov	r3, r2
 8005162:	011b      	lsls	r3, r3, #4
 8005164:	1a9b      	subs	r3, r3, r2
 8005166:	009b      	lsls	r3, r3, #2
 8005168:	440b      	add	r3, r1
 800516a:	334d      	adds	r3, #77	@ 0x4d
 800516c:	2207      	movs	r2, #7
 800516e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	78fa      	ldrb	r2, [r7, #3]
 8005176:	4611      	mov	r1, r2
 8005178:	4618      	mov	r0, r3
 800517a:	f004 face 	bl	800971a <USB_HC_Halt>
 800517e:	f000 bc89 	b.w	8005a94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	78fa      	ldrb	r2, [r7, #3]
 8005188:	4611      	mov	r1, r2
 800518a:	4618      	mov	r0, r3
 800518c:	f003 fd1b 	bl	8008bc6 <USB_ReadChInterrupts>
 8005190:	4603      	mov	r3, r0
 8005192:	f003 0320 	and.w	r3, r3, #32
 8005196:	2b20      	cmp	r3, #32
 8005198:	f040 8082 	bne.w	80052a0 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800519c:	78fb      	ldrb	r3, [r7, #3]
 800519e:	015a      	lsls	r2, r3, #5
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	4413      	add	r3, r2
 80051a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051a8:	461a      	mov	r2, r3
 80051aa:	2320      	movs	r3, #32
 80051ac:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 80051ae:	78fa      	ldrb	r2, [r7, #3]
 80051b0:	6879      	ldr	r1, [r7, #4]
 80051b2:	4613      	mov	r3, r2
 80051b4:	011b      	lsls	r3, r3, #4
 80051b6:	1a9b      	subs	r3, r3, r2
 80051b8:	009b      	lsls	r3, r3, #2
 80051ba:	440b      	add	r3, r1
 80051bc:	3319      	adds	r3, #25
 80051be:	781b      	ldrb	r3, [r3, #0]
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d124      	bne.n	800520e <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 80051c4:	78fa      	ldrb	r2, [r7, #3]
 80051c6:	6879      	ldr	r1, [r7, #4]
 80051c8:	4613      	mov	r3, r2
 80051ca:	011b      	lsls	r3, r3, #4
 80051cc:	1a9b      	subs	r3, r3, r2
 80051ce:	009b      	lsls	r3, r3, #2
 80051d0:	440b      	add	r3, r1
 80051d2:	3319      	adds	r3, #25
 80051d4:	2200      	movs	r2, #0
 80051d6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80051d8:	78fa      	ldrb	r2, [r7, #3]
 80051da:	6879      	ldr	r1, [r7, #4]
 80051dc:	4613      	mov	r3, r2
 80051de:	011b      	lsls	r3, r3, #4
 80051e0:	1a9b      	subs	r3, r3, r2
 80051e2:	009b      	lsls	r3, r3, #2
 80051e4:	440b      	add	r3, r1
 80051e6:	334c      	adds	r3, #76	@ 0x4c
 80051e8:	2202      	movs	r2, #2
 80051ea:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80051ec:	78fa      	ldrb	r2, [r7, #3]
 80051ee:	6879      	ldr	r1, [r7, #4]
 80051f0:	4613      	mov	r3, r2
 80051f2:	011b      	lsls	r3, r3, #4
 80051f4:	1a9b      	subs	r3, r3, r2
 80051f6:	009b      	lsls	r3, r3, #2
 80051f8:	440b      	add	r3, r1
 80051fa:	334d      	adds	r3, #77	@ 0x4d
 80051fc:	2203      	movs	r2, #3
 80051fe:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	78fa      	ldrb	r2, [r7, #3]
 8005206:	4611      	mov	r1, r2
 8005208:	4618      	mov	r0, r3
 800520a:	f004 fa86 	bl	800971a <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800520e:	78fa      	ldrb	r2, [r7, #3]
 8005210:	6879      	ldr	r1, [r7, #4]
 8005212:	4613      	mov	r3, r2
 8005214:	011b      	lsls	r3, r3, #4
 8005216:	1a9b      	subs	r3, r3, r2
 8005218:	009b      	lsls	r3, r3, #2
 800521a:	440b      	add	r3, r1
 800521c:	331a      	adds	r3, #26
 800521e:	781b      	ldrb	r3, [r3, #0]
 8005220:	2b01      	cmp	r3, #1
 8005222:	f040 8437 	bne.w	8005a94 <HCD_HC_OUT_IRQHandler+0x978>
 8005226:	78fa      	ldrb	r2, [r7, #3]
 8005228:	6879      	ldr	r1, [r7, #4]
 800522a:	4613      	mov	r3, r2
 800522c:	011b      	lsls	r3, r3, #4
 800522e:	1a9b      	subs	r3, r3, r2
 8005230:	009b      	lsls	r3, r3, #2
 8005232:	440b      	add	r3, r1
 8005234:	331b      	adds	r3, #27
 8005236:	781b      	ldrb	r3, [r3, #0]
 8005238:	2b00      	cmp	r3, #0
 800523a:	f040 842b 	bne.w	8005a94 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800523e:	78fa      	ldrb	r2, [r7, #3]
 8005240:	6879      	ldr	r1, [r7, #4]
 8005242:	4613      	mov	r3, r2
 8005244:	011b      	lsls	r3, r3, #4
 8005246:	1a9b      	subs	r3, r3, r2
 8005248:	009b      	lsls	r3, r3, #2
 800524a:	440b      	add	r3, r1
 800524c:	3326      	adds	r3, #38	@ 0x26
 800524e:	781b      	ldrb	r3, [r3, #0]
 8005250:	2b01      	cmp	r3, #1
 8005252:	d009      	beq.n	8005268 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8005254:	78fa      	ldrb	r2, [r7, #3]
 8005256:	6879      	ldr	r1, [r7, #4]
 8005258:	4613      	mov	r3, r2
 800525a:	011b      	lsls	r3, r3, #4
 800525c:	1a9b      	subs	r3, r3, r2
 800525e:	009b      	lsls	r3, r3, #2
 8005260:	440b      	add	r3, r1
 8005262:	331b      	adds	r3, #27
 8005264:	2201      	movs	r2, #1
 8005266:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8005268:	78fa      	ldrb	r2, [r7, #3]
 800526a:	6879      	ldr	r1, [r7, #4]
 800526c:	4613      	mov	r3, r2
 800526e:	011b      	lsls	r3, r3, #4
 8005270:	1a9b      	subs	r3, r3, r2
 8005272:	009b      	lsls	r3, r3, #2
 8005274:	440b      	add	r3, r1
 8005276:	334d      	adds	r3, #77	@ 0x4d
 8005278:	2203      	movs	r2, #3
 800527a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	78fa      	ldrb	r2, [r7, #3]
 8005282:	4611      	mov	r1, r2
 8005284:	4618      	mov	r0, r3
 8005286:	f004 fa48 	bl	800971a <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800528a:	78fa      	ldrb	r2, [r7, #3]
 800528c:	6879      	ldr	r1, [r7, #4]
 800528e:	4613      	mov	r3, r2
 8005290:	011b      	lsls	r3, r3, #4
 8005292:	1a9b      	subs	r3, r3, r2
 8005294:	009b      	lsls	r3, r3, #2
 8005296:	440b      	add	r3, r1
 8005298:	3344      	adds	r3, #68	@ 0x44
 800529a:	2200      	movs	r2, #0
 800529c:	601a      	str	r2, [r3, #0]
 800529e:	e3f9      	b.n	8005a94 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	78fa      	ldrb	r2, [r7, #3]
 80052a6:	4611      	mov	r1, r2
 80052a8:	4618      	mov	r0, r3
 80052aa:	f003 fc8c 	bl	8008bc6 <USB_ReadChInterrupts>
 80052ae:	4603      	mov	r3, r0
 80052b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80052b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052b8:	d111      	bne.n	80052de <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80052ba:	78fb      	ldrb	r3, [r7, #3]
 80052bc:	015a      	lsls	r2, r3, #5
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	4413      	add	r3, r2
 80052c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80052c6:	461a      	mov	r2, r3
 80052c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80052cc:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	78fa      	ldrb	r2, [r7, #3]
 80052d4:	4611      	mov	r1, r2
 80052d6:	4618      	mov	r0, r3
 80052d8:	f004 fa1f 	bl	800971a <USB_HC_Halt>
 80052dc:	e3da      	b.n	8005a94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	78fa      	ldrb	r2, [r7, #3]
 80052e4:	4611      	mov	r1, r2
 80052e6:	4618      	mov	r0, r3
 80052e8:	f003 fc6d 	bl	8008bc6 <USB_ReadChInterrupts>
 80052ec:	4603      	mov	r3, r0
 80052ee:	f003 0301 	and.w	r3, r3, #1
 80052f2:	2b01      	cmp	r3, #1
 80052f4:	d168      	bne.n	80053c8 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80052f6:	78fa      	ldrb	r2, [r7, #3]
 80052f8:	6879      	ldr	r1, [r7, #4]
 80052fa:	4613      	mov	r3, r2
 80052fc:	011b      	lsls	r3, r3, #4
 80052fe:	1a9b      	subs	r3, r3, r2
 8005300:	009b      	lsls	r3, r3, #2
 8005302:	440b      	add	r3, r1
 8005304:	3344      	adds	r3, #68	@ 0x44
 8005306:	2200      	movs	r2, #0
 8005308:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	78fa      	ldrb	r2, [r7, #3]
 8005310:	4611      	mov	r1, r2
 8005312:	4618      	mov	r0, r3
 8005314:	f003 fc57 	bl	8008bc6 <USB_ReadChInterrupts>
 8005318:	4603      	mov	r3, r0
 800531a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800531e:	2b40      	cmp	r3, #64	@ 0x40
 8005320:	d112      	bne.n	8005348 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8005322:	78fa      	ldrb	r2, [r7, #3]
 8005324:	6879      	ldr	r1, [r7, #4]
 8005326:	4613      	mov	r3, r2
 8005328:	011b      	lsls	r3, r3, #4
 800532a:	1a9b      	subs	r3, r3, r2
 800532c:	009b      	lsls	r3, r3, #2
 800532e:	440b      	add	r3, r1
 8005330:	3319      	adds	r3, #25
 8005332:	2201      	movs	r2, #1
 8005334:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8005336:	78fb      	ldrb	r3, [r7, #3]
 8005338:	015a      	lsls	r2, r3, #5
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	4413      	add	r3, r2
 800533e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005342:	461a      	mov	r2, r3
 8005344:	2340      	movs	r3, #64	@ 0x40
 8005346:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8005348:	78fa      	ldrb	r2, [r7, #3]
 800534a:	6879      	ldr	r1, [r7, #4]
 800534c:	4613      	mov	r3, r2
 800534e:	011b      	lsls	r3, r3, #4
 8005350:	1a9b      	subs	r3, r3, r2
 8005352:	009b      	lsls	r3, r3, #2
 8005354:	440b      	add	r3, r1
 8005356:	331b      	adds	r3, #27
 8005358:	781b      	ldrb	r3, [r3, #0]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d019      	beq.n	8005392 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800535e:	78fa      	ldrb	r2, [r7, #3]
 8005360:	6879      	ldr	r1, [r7, #4]
 8005362:	4613      	mov	r3, r2
 8005364:	011b      	lsls	r3, r3, #4
 8005366:	1a9b      	subs	r3, r3, r2
 8005368:	009b      	lsls	r3, r3, #2
 800536a:	440b      	add	r3, r1
 800536c:	331b      	adds	r3, #27
 800536e:	2200      	movs	r2, #0
 8005370:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005372:	78fb      	ldrb	r3, [r7, #3]
 8005374:	015a      	lsls	r2, r3, #5
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	4413      	add	r3, r2
 800537a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	78fa      	ldrb	r2, [r7, #3]
 8005382:	0151      	lsls	r1, r2, #5
 8005384:	693a      	ldr	r2, [r7, #16]
 8005386:	440a      	add	r2, r1
 8005388:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800538c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005390:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8005392:	78fb      	ldrb	r3, [r7, #3]
 8005394:	015a      	lsls	r2, r3, #5
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	4413      	add	r3, r2
 800539a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800539e:	461a      	mov	r2, r3
 80053a0:	2301      	movs	r3, #1
 80053a2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80053a4:	78fa      	ldrb	r2, [r7, #3]
 80053a6:	6879      	ldr	r1, [r7, #4]
 80053a8:	4613      	mov	r3, r2
 80053aa:	011b      	lsls	r3, r3, #4
 80053ac:	1a9b      	subs	r3, r3, r2
 80053ae:	009b      	lsls	r3, r3, #2
 80053b0:	440b      	add	r3, r1
 80053b2:	334d      	adds	r3, #77	@ 0x4d
 80053b4:	2201      	movs	r2, #1
 80053b6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	78fa      	ldrb	r2, [r7, #3]
 80053be:	4611      	mov	r1, r2
 80053c0:	4618      	mov	r0, r3
 80053c2:	f004 f9aa 	bl	800971a <USB_HC_Halt>
 80053c6:	e365      	b.n	8005a94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	78fa      	ldrb	r2, [r7, #3]
 80053ce:	4611      	mov	r1, r2
 80053d0:	4618      	mov	r0, r3
 80053d2:	f003 fbf8 	bl	8008bc6 <USB_ReadChInterrupts>
 80053d6:	4603      	mov	r3, r0
 80053d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053dc:	2b40      	cmp	r3, #64	@ 0x40
 80053de:	d139      	bne.n	8005454 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80053e0:	78fa      	ldrb	r2, [r7, #3]
 80053e2:	6879      	ldr	r1, [r7, #4]
 80053e4:	4613      	mov	r3, r2
 80053e6:	011b      	lsls	r3, r3, #4
 80053e8:	1a9b      	subs	r3, r3, r2
 80053ea:	009b      	lsls	r3, r3, #2
 80053ec:	440b      	add	r3, r1
 80053ee:	334d      	adds	r3, #77	@ 0x4d
 80053f0:	2205      	movs	r2, #5
 80053f2:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80053f4:	78fa      	ldrb	r2, [r7, #3]
 80053f6:	6879      	ldr	r1, [r7, #4]
 80053f8:	4613      	mov	r3, r2
 80053fa:	011b      	lsls	r3, r3, #4
 80053fc:	1a9b      	subs	r3, r3, r2
 80053fe:	009b      	lsls	r3, r3, #2
 8005400:	440b      	add	r3, r1
 8005402:	331a      	adds	r3, #26
 8005404:	781b      	ldrb	r3, [r3, #0]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d109      	bne.n	800541e <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800540a:	78fa      	ldrb	r2, [r7, #3]
 800540c:	6879      	ldr	r1, [r7, #4]
 800540e:	4613      	mov	r3, r2
 8005410:	011b      	lsls	r3, r3, #4
 8005412:	1a9b      	subs	r3, r3, r2
 8005414:	009b      	lsls	r3, r3, #2
 8005416:	440b      	add	r3, r1
 8005418:	3319      	adds	r3, #25
 800541a:	2201      	movs	r2, #1
 800541c:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800541e:	78fa      	ldrb	r2, [r7, #3]
 8005420:	6879      	ldr	r1, [r7, #4]
 8005422:	4613      	mov	r3, r2
 8005424:	011b      	lsls	r3, r3, #4
 8005426:	1a9b      	subs	r3, r3, r2
 8005428:	009b      	lsls	r3, r3, #2
 800542a:	440b      	add	r3, r1
 800542c:	3344      	adds	r3, #68	@ 0x44
 800542e:	2200      	movs	r2, #0
 8005430:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	78fa      	ldrb	r2, [r7, #3]
 8005438:	4611      	mov	r1, r2
 800543a:	4618      	mov	r0, r3
 800543c:	f004 f96d 	bl	800971a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8005440:	78fb      	ldrb	r3, [r7, #3]
 8005442:	015a      	lsls	r2, r3, #5
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	4413      	add	r3, r2
 8005448:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800544c:	461a      	mov	r2, r3
 800544e:	2340      	movs	r3, #64	@ 0x40
 8005450:	6093      	str	r3, [r2, #8]
 8005452:	e31f      	b.n	8005a94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	78fa      	ldrb	r2, [r7, #3]
 800545a:	4611      	mov	r1, r2
 800545c:	4618      	mov	r0, r3
 800545e:	f003 fbb2 	bl	8008bc6 <USB_ReadChInterrupts>
 8005462:	4603      	mov	r3, r0
 8005464:	f003 0308 	and.w	r3, r3, #8
 8005468:	2b08      	cmp	r3, #8
 800546a:	d11a      	bne.n	80054a2 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800546c:	78fb      	ldrb	r3, [r7, #3]
 800546e:	015a      	lsls	r2, r3, #5
 8005470:	693b      	ldr	r3, [r7, #16]
 8005472:	4413      	add	r3, r2
 8005474:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005478:	461a      	mov	r2, r3
 800547a:	2308      	movs	r3, #8
 800547c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800547e:	78fa      	ldrb	r2, [r7, #3]
 8005480:	6879      	ldr	r1, [r7, #4]
 8005482:	4613      	mov	r3, r2
 8005484:	011b      	lsls	r3, r3, #4
 8005486:	1a9b      	subs	r3, r3, r2
 8005488:	009b      	lsls	r3, r3, #2
 800548a:	440b      	add	r3, r1
 800548c:	334d      	adds	r3, #77	@ 0x4d
 800548e:	2206      	movs	r2, #6
 8005490:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	78fa      	ldrb	r2, [r7, #3]
 8005498:	4611      	mov	r1, r2
 800549a:	4618      	mov	r0, r3
 800549c:	f004 f93d 	bl	800971a <USB_HC_Halt>
 80054a0:	e2f8      	b.n	8005a94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	78fa      	ldrb	r2, [r7, #3]
 80054a8:	4611      	mov	r1, r2
 80054aa:	4618      	mov	r0, r3
 80054ac:	f003 fb8b 	bl	8008bc6 <USB_ReadChInterrupts>
 80054b0:	4603      	mov	r3, r0
 80054b2:	f003 0310 	and.w	r3, r3, #16
 80054b6:	2b10      	cmp	r3, #16
 80054b8:	d144      	bne.n	8005544 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80054ba:	78fa      	ldrb	r2, [r7, #3]
 80054bc:	6879      	ldr	r1, [r7, #4]
 80054be:	4613      	mov	r3, r2
 80054c0:	011b      	lsls	r3, r3, #4
 80054c2:	1a9b      	subs	r3, r3, r2
 80054c4:	009b      	lsls	r3, r3, #2
 80054c6:	440b      	add	r3, r1
 80054c8:	3344      	adds	r3, #68	@ 0x44
 80054ca:	2200      	movs	r2, #0
 80054cc:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80054ce:	78fa      	ldrb	r2, [r7, #3]
 80054d0:	6879      	ldr	r1, [r7, #4]
 80054d2:	4613      	mov	r3, r2
 80054d4:	011b      	lsls	r3, r3, #4
 80054d6:	1a9b      	subs	r3, r3, r2
 80054d8:	009b      	lsls	r3, r3, #2
 80054da:	440b      	add	r3, r1
 80054dc:	334d      	adds	r3, #77	@ 0x4d
 80054de:	2204      	movs	r2, #4
 80054e0:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80054e2:	78fa      	ldrb	r2, [r7, #3]
 80054e4:	6879      	ldr	r1, [r7, #4]
 80054e6:	4613      	mov	r3, r2
 80054e8:	011b      	lsls	r3, r3, #4
 80054ea:	1a9b      	subs	r3, r3, r2
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	440b      	add	r3, r1
 80054f0:	3319      	adds	r3, #25
 80054f2:	781b      	ldrb	r3, [r3, #0]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d114      	bne.n	8005522 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80054f8:	78fa      	ldrb	r2, [r7, #3]
 80054fa:	6879      	ldr	r1, [r7, #4]
 80054fc:	4613      	mov	r3, r2
 80054fe:	011b      	lsls	r3, r3, #4
 8005500:	1a9b      	subs	r3, r3, r2
 8005502:	009b      	lsls	r3, r3, #2
 8005504:	440b      	add	r3, r1
 8005506:	3318      	adds	r3, #24
 8005508:	781b      	ldrb	r3, [r3, #0]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d109      	bne.n	8005522 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800550e:	78fa      	ldrb	r2, [r7, #3]
 8005510:	6879      	ldr	r1, [r7, #4]
 8005512:	4613      	mov	r3, r2
 8005514:	011b      	lsls	r3, r3, #4
 8005516:	1a9b      	subs	r3, r3, r2
 8005518:	009b      	lsls	r3, r3, #2
 800551a:	440b      	add	r3, r1
 800551c:	3319      	adds	r3, #25
 800551e:	2201      	movs	r2, #1
 8005520:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	78fa      	ldrb	r2, [r7, #3]
 8005528:	4611      	mov	r1, r2
 800552a:	4618      	mov	r0, r3
 800552c:	f004 f8f5 	bl	800971a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005530:	78fb      	ldrb	r3, [r7, #3]
 8005532:	015a      	lsls	r2, r3, #5
 8005534:	693b      	ldr	r3, [r7, #16]
 8005536:	4413      	add	r3, r2
 8005538:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800553c:	461a      	mov	r2, r3
 800553e:	2310      	movs	r3, #16
 8005540:	6093      	str	r3, [r2, #8]
 8005542:	e2a7      	b.n	8005a94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	78fa      	ldrb	r2, [r7, #3]
 800554a:	4611      	mov	r1, r2
 800554c:	4618      	mov	r0, r3
 800554e:	f003 fb3a 	bl	8008bc6 <USB_ReadChInterrupts>
 8005552:	4603      	mov	r3, r0
 8005554:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005558:	2b80      	cmp	r3, #128	@ 0x80
 800555a:	f040 8083 	bne.w	8005664 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	799b      	ldrb	r3, [r3, #6]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d111      	bne.n	800558a <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8005566:	78fa      	ldrb	r2, [r7, #3]
 8005568:	6879      	ldr	r1, [r7, #4]
 800556a:	4613      	mov	r3, r2
 800556c:	011b      	lsls	r3, r3, #4
 800556e:	1a9b      	subs	r3, r3, r2
 8005570:	009b      	lsls	r3, r3, #2
 8005572:	440b      	add	r3, r1
 8005574:	334d      	adds	r3, #77	@ 0x4d
 8005576:	2207      	movs	r2, #7
 8005578:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	78fa      	ldrb	r2, [r7, #3]
 8005580:	4611      	mov	r1, r2
 8005582:	4618      	mov	r0, r3
 8005584:	f004 f8c9 	bl	800971a <USB_HC_Halt>
 8005588:	e062      	b.n	8005650 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800558a:	78fa      	ldrb	r2, [r7, #3]
 800558c:	6879      	ldr	r1, [r7, #4]
 800558e:	4613      	mov	r3, r2
 8005590:	011b      	lsls	r3, r3, #4
 8005592:	1a9b      	subs	r3, r3, r2
 8005594:	009b      	lsls	r3, r3, #2
 8005596:	440b      	add	r3, r1
 8005598:	3344      	adds	r3, #68	@ 0x44
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	1c59      	adds	r1, r3, #1
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	4613      	mov	r3, r2
 80055a2:	011b      	lsls	r3, r3, #4
 80055a4:	1a9b      	subs	r3, r3, r2
 80055a6:	009b      	lsls	r3, r3, #2
 80055a8:	4403      	add	r3, r0
 80055aa:	3344      	adds	r3, #68	@ 0x44
 80055ac:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80055ae:	78fa      	ldrb	r2, [r7, #3]
 80055b0:	6879      	ldr	r1, [r7, #4]
 80055b2:	4613      	mov	r3, r2
 80055b4:	011b      	lsls	r3, r3, #4
 80055b6:	1a9b      	subs	r3, r3, r2
 80055b8:	009b      	lsls	r3, r3, #2
 80055ba:	440b      	add	r3, r1
 80055bc:	3344      	adds	r3, #68	@ 0x44
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2b02      	cmp	r3, #2
 80055c2:	d922      	bls.n	800560a <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80055c4:	78fa      	ldrb	r2, [r7, #3]
 80055c6:	6879      	ldr	r1, [r7, #4]
 80055c8:	4613      	mov	r3, r2
 80055ca:	011b      	lsls	r3, r3, #4
 80055cc:	1a9b      	subs	r3, r3, r2
 80055ce:	009b      	lsls	r3, r3, #2
 80055d0:	440b      	add	r3, r1
 80055d2:	3344      	adds	r3, #68	@ 0x44
 80055d4:	2200      	movs	r2, #0
 80055d6:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80055d8:	78fa      	ldrb	r2, [r7, #3]
 80055da:	6879      	ldr	r1, [r7, #4]
 80055dc:	4613      	mov	r3, r2
 80055de:	011b      	lsls	r3, r3, #4
 80055e0:	1a9b      	subs	r3, r3, r2
 80055e2:	009b      	lsls	r3, r3, #2
 80055e4:	440b      	add	r3, r1
 80055e6:	334c      	adds	r3, #76	@ 0x4c
 80055e8:	2204      	movs	r2, #4
 80055ea:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80055ec:	78fa      	ldrb	r2, [r7, #3]
 80055ee:	6879      	ldr	r1, [r7, #4]
 80055f0:	4613      	mov	r3, r2
 80055f2:	011b      	lsls	r3, r3, #4
 80055f4:	1a9b      	subs	r3, r3, r2
 80055f6:	009b      	lsls	r3, r3, #2
 80055f8:	440b      	add	r3, r1
 80055fa:	334c      	adds	r3, #76	@ 0x4c
 80055fc:	781a      	ldrb	r2, [r3, #0]
 80055fe:	78fb      	ldrb	r3, [r7, #3]
 8005600:	4619      	mov	r1, r3
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	f006 fbe8 	bl	800bdd8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005608:	e022      	b.n	8005650 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800560a:	78fa      	ldrb	r2, [r7, #3]
 800560c:	6879      	ldr	r1, [r7, #4]
 800560e:	4613      	mov	r3, r2
 8005610:	011b      	lsls	r3, r3, #4
 8005612:	1a9b      	subs	r3, r3, r2
 8005614:	009b      	lsls	r3, r3, #2
 8005616:	440b      	add	r3, r1
 8005618:	334c      	adds	r3, #76	@ 0x4c
 800561a:	2202      	movs	r2, #2
 800561c:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800561e:	78fb      	ldrb	r3, [r7, #3]
 8005620:	015a      	lsls	r2, r3, #5
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	4413      	add	r3, r2
 8005626:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005634:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800563c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800563e:	78fb      	ldrb	r3, [r7, #3]
 8005640:	015a      	lsls	r2, r3, #5
 8005642:	693b      	ldr	r3, [r7, #16]
 8005644:	4413      	add	r3, r2
 8005646:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800564a:	461a      	mov	r2, r3
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8005650:	78fb      	ldrb	r3, [r7, #3]
 8005652:	015a      	lsls	r2, r3, #5
 8005654:	693b      	ldr	r3, [r7, #16]
 8005656:	4413      	add	r3, r2
 8005658:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800565c:	461a      	mov	r2, r3
 800565e:	2380      	movs	r3, #128	@ 0x80
 8005660:	6093      	str	r3, [r2, #8]
 8005662:	e217      	b.n	8005a94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	78fa      	ldrb	r2, [r7, #3]
 800566a:	4611      	mov	r1, r2
 800566c:	4618      	mov	r0, r3
 800566e:	f003 faaa 	bl	8008bc6 <USB_ReadChInterrupts>
 8005672:	4603      	mov	r3, r0
 8005674:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005678:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800567c:	d11b      	bne.n	80056b6 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800567e:	78fa      	ldrb	r2, [r7, #3]
 8005680:	6879      	ldr	r1, [r7, #4]
 8005682:	4613      	mov	r3, r2
 8005684:	011b      	lsls	r3, r3, #4
 8005686:	1a9b      	subs	r3, r3, r2
 8005688:	009b      	lsls	r3, r3, #2
 800568a:	440b      	add	r3, r1
 800568c:	334d      	adds	r3, #77	@ 0x4d
 800568e:	2209      	movs	r2, #9
 8005690:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	78fa      	ldrb	r2, [r7, #3]
 8005698:	4611      	mov	r1, r2
 800569a:	4618      	mov	r0, r3
 800569c:	f004 f83d 	bl	800971a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80056a0:	78fb      	ldrb	r3, [r7, #3]
 80056a2:	015a      	lsls	r2, r3, #5
 80056a4:	693b      	ldr	r3, [r7, #16]
 80056a6:	4413      	add	r3, r2
 80056a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056ac:	461a      	mov	r2, r3
 80056ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80056b2:	6093      	str	r3, [r2, #8]
 80056b4:	e1ee      	b.n	8005a94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	78fa      	ldrb	r2, [r7, #3]
 80056bc:	4611      	mov	r1, r2
 80056be:	4618      	mov	r0, r3
 80056c0:	f003 fa81 	bl	8008bc6 <USB_ReadChInterrupts>
 80056c4:	4603      	mov	r3, r0
 80056c6:	f003 0302 	and.w	r3, r3, #2
 80056ca:	2b02      	cmp	r3, #2
 80056cc:	f040 81df 	bne.w	8005a8e <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80056d0:	78fb      	ldrb	r3, [r7, #3]
 80056d2:	015a      	lsls	r2, r3, #5
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	4413      	add	r3, r2
 80056d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056dc:	461a      	mov	r2, r3
 80056de:	2302      	movs	r3, #2
 80056e0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80056e2:	78fa      	ldrb	r2, [r7, #3]
 80056e4:	6879      	ldr	r1, [r7, #4]
 80056e6:	4613      	mov	r3, r2
 80056e8:	011b      	lsls	r3, r3, #4
 80056ea:	1a9b      	subs	r3, r3, r2
 80056ec:	009b      	lsls	r3, r3, #2
 80056ee:	440b      	add	r3, r1
 80056f0:	334d      	adds	r3, #77	@ 0x4d
 80056f2:	781b      	ldrb	r3, [r3, #0]
 80056f4:	2b01      	cmp	r3, #1
 80056f6:	f040 8093 	bne.w	8005820 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80056fa:	78fa      	ldrb	r2, [r7, #3]
 80056fc:	6879      	ldr	r1, [r7, #4]
 80056fe:	4613      	mov	r3, r2
 8005700:	011b      	lsls	r3, r3, #4
 8005702:	1a9b      	subs	r3, r3, r2
 8005704:	009b      	lsls	r3, r3, #2
 8005706:	440b      	add	r3, r1
 8005708:	334d      	adds	r3, #77	@ 0x4d
 800570a:	2202      	movs	r2, #2
 800570c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800570e:	78fa      	ldrb	r2, [r7, #3]
 8005710:	6879      	ldr	r1, [r7, #4]
 8005712:	4613      	mov	r3, r2
 8005714:	011b      	lsls	r3, r3, #4
 8005716:	1a9b      	subs	r3, r3, r2
 8005718:	009b      	lsls	r3, r3, #2
 800571a:	440b      	add	r3, r1
 800571c:	334c      	adds	r3, #76	@ 0x4c
 800571e:	2201      	movs	r2, #1
 8005720:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8005722:	78fa      	ldrb	r2, [r7, #3]
 8005724:	6879      	ldr	r1, [r7, #4]
 8005726:	4613      	mov	r3, r2
 8005728:	011b      	lsls	r3, r3, #4
 800572a:	1a9b      	subs	r3, r3, r2
 800572c:	009b      	lsls	r3, r3, #2
 800572e:	440b      	add	r3, r1
 8005730:	3326      	adds	r3, #38	@ 0x26
 8005732:	781b      	ldrb	r3, [r3, #0]
 8005734:	2b02      	cmp	r3, #2
 8005736:	d00b      	beq.n	8005750 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8005738:	78fa      	ldrb	r2, [r7, #3]
 800573a:	6879      	ldr	r1, [r7, #4]
 800573c:	4613      	mov	r3, r2
 800573e:	011b      	lsls	r3, r3, #4
 8005740:	1a9b      	subs	r3, r3, r2
 8005742:	009b      	lsls	r3, r3, #2
 8005744:	440b      	add	r3, r1
 8005746:	3326      	adds	r3, #38	@ 0x26
 8005748:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800574a:	2b03      	cmp	r3, #3
 800574c:	f040 8190 	bne.w	8005a70 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	799b      	ldrb	r3, [r3, #6]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d115      	bne.n	8005784 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8005758:	78fa      	ldrb	r2, [r7, #3]
 800575a:	6879      	ldr	r1, [r7, #4]
 800575c:	4613      	mov	r3, r2
 800575e:	011b      	lsls	r3, r3, #4
 8005760:	1a9b      	subs	r3, r3, r2
 8005762:	009b      	lsls	r3, r3, #2
 8005764:	440b      	add	r3, r1
 8005766:	333d      	adds	r3, #61	@ 0x3d
 8005768:	781b      	ldrb	r3, [r3, #0]
 800576a:	78fa      	ldrb	r2, [r7, #3]
 800576c:	f083 0301 	eor.w	r3, r3, #1
 8005770:	b2d8      	uxtb	r0, r3
 8005772:	6879      	ldr	r1, [r7, #4]
 8005774:	4613      	mov	r3, r2
 8005776:	011b      	lsls	r3, r3, #4
 8005778:	1a9b      	subs	r3, r3, r2
 800577a:	009b      	lsls	r3, r3, #2
 800577c:	440b      	add	r3, r1
 800577e:	333d      	adds	r3, #61	@ 0x3d
 8005780:	4602      	mov	r2, r0
 8005782:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	799b      	ldrb	r3, [r3, #6]
 8005788:	2b01      	cmp	r3, #1
 800578a:	f040 8171 	bne.w	8005a70 <HCD_HC_OUT_IRQHandler+0x954>
 800578e:	78fa      	ldrb	r2, [r7, #3]
 8005790:	6879      	ldr	r1, [r7, #4]
 8005792:	4613      	mov	r3, r2
 8005794:	011b      	lsls	r3, r3, #4
 8005796:	1a9b      	subs	r3, r3, r2
 8005798:	009b      	lsls	r3, r3, #2
 800579a:	440b      	add	r3, r1
 800579c:	3334      	adds	r3, #52	@ 0x34
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	f000 8165 	beq.w	8005a70 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80057a6:	78fa      	ldrb	r2, [r7, #3]
 80057a8:	6879      	ldr	r1, [r7, #4]
 80057aa:	4613      	mov	r3, r2
 80057ac:	011b      	lsls	r3, r3, #4
 80057ae:	1a9b      	subs	r3, r3, r2
 80057b0:	009b      	lsls	r3, r3, #2
 80057b2:	440b      	add	r3, r1
 80057b4:	3334      	adds	r3, #52	@ 0x34
 80057b6:	6819      	ldr	r1, [r3, #0]
 80057b8:	78fa      	ldrb	r2, [r7, #3]
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	4613      	mov	r3, r2
 80057be:	011b      	lsls	r3, r3, #4
 80057c0:	1a9b      	subs	r3, r3, r2
 80057c2:	009b      	lsls	r3, r3, #2
 80057c4:	4403      	add	r3, r0
 80057c6:	3328      	adds	r3, #40	@ 0x28
 80057c8:	881b      	ldrh	r3, [r3, #0]
 80057ca:	440b      	add	r3, r1
 80057cc:	1e59      	subs	r1, r3, #1
 80057ce:	78fa      	ldrb	r2, [r7, #3]
 80057d0:	6878      	ldr	r0, [r7, #4]
 80057d2:	4613      	mov	r3, r2
 80057d4:	011b      	lsls	r3, r3, #4
 80057d6:	1a9b      	subs	r3, r3, r2
 80057d8:	009b      	lsls	r3, r3, #2
 80057da:	4403      	add	r3, r0
 80057dc:	3328      	adds	r3, #40	@ 0x28
 80057de:	881b      	ldrh	r3, [r3, #0]
 80057e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80057e4:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	f003 0301 	and.w	r3, r3, #1
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	f000 813f 	beq.w	8005a70 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80057f2:	78fa      	ldrb	r2, [r7, #3]
 80057f4:	6879      	ldr	r1, [r7, #4]
 80057f6:	4613      	mov	r3, r2
 80057f8:	011b      	lsls	r3, r3, #4
 80057fa:	1a9b      	subs	r3, r3, r2
 80057fc:	009b      	lsls	r3, r3, #2
 80057fe:	440b      	add	r3, r1
 8005800:	333d      	adds	r3, #61	@ 0x3d
 8005802:	781b      	ldrb	r3, [r3, #0]
 8005804:	78fa      	ldrb	r2, [r7, #3]
 8005806:	f083 0301 	eor.w	r3, r3, #1
 800580a:	b2d8      	uxtb	r0, r3
 800580c:	6879      	ldr	r1, [r7, #4]
 800580e:	4613      	mov	r3, r2
 8005810:	011b      	lsls	r3, r3, #4
 8005812:	1a9b      	subs	r3, r3, r2
 8005814:	009b      	lsls	r3, r3, #2
 8005816:	440b      	add	r3, r1
 8005818:	333d      	adds	r3, #61	@ 0x3d
 800581a:	4602      	mov	r2, r0
 800581c:	701a      	strb	r2, [r3, #0]
 800581e:	e127      	b.n	8005a70 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8005820:	78fa      	ldrb	r2, [r7, #3]
 8005822:	6879      	ldr	r1, [r7, #4]
 8005824:	4613      	mov	r3, r2
 8005826:	011b      	lsls	r3, r3, #4
 8005828:	1a9b      	subs	r3, r3, r2
 800582a:	009b      	lsls	r3, r3, #2
 800582c:	440b      	add	r3, r1
 800582e:	334d      	adds	r3, #77	@ 0x4d
 8005830:	781b      	ldrb	r3, [r3, #0]
 8005832:	2b03      	cmp	r3, #3
 8005834:	d120      	bne.n	8005878 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005836:	78fa      	ldrb	r2, [r7, #3]
 8005838:	6879      	ldr	r1, [r7, #4]
 800583a:	4613      	mov	r3, r2
 800583c:	011b      	lsls	r3, r3, #4
 800583e:	1a9b      	subs	r3, r3, r2
 8005840:	009b      	lsls	r3, r3, #2
 8005842:	440b      	add	r3, r1
 8005844:	334d      	adds	r3, #77	@ 0x4d
 8005846:	2202      	movs	r2, #2
 8005848:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800584a:	78fa      	ldrb	r2, [r7, #3]
 800584c:	6879      	ldr	r1, [r7, #4]
 800584e:	4613      	mov	r3, r2
 8005850:	011b      	lsls	r3, r3, #4
 8005852:	1a9b      	subs	r3, r3, r2
 8005854:	009b      	lsls	r3, r3, #2
 8005856:	440b      	add	r3, r1
 8005858:	331b      	adds	r3, #27
 800585a:	781b      	ldrb	r3, [r3, #0]
 800585c:	2b01      	cmp	r3, #1
 800585e:	f040 8107 	bne.w	8005a70 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005862:	78fa      	ldrb	r2, [r7, #3]
 8005864:	6879      	ldr	r1, [r7, #4]
 8005866:	4613      	mov	r3, r2
 8005868:	011b      	lsls	r3, r3, #4
 800586a:	1a9b      	subs	r3, r3, r2
 800586c:	009b      	lsls	r3, r3, #2
 800586e:	440b      	add	r3, r1
 8005870:	334c      	adds	r3, #76	@ 0x4c
 8005872:	2202      	movs	r2, #2
 8005874:	701a      	strb	r2, [r3, #0]
 8005876:	e0fb      	b.n	8005a70 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8005878:	78fa      	ldrb	r2, [r7, #3]
 800587a:	6879      	ldr	r1, [r7, #4]
 800587c:	4613      	mov	r3, r2
 800587e:	011b      	lsls	r3, r3, #4
 8005880:	1a9b      	subs	r3, r3, r2
 8005882:	009b      	lsls	r3, r3, #2
 8005884:	440b      	add	r3, r1
 8005886:	334d      	adds	r3, #77	@ 0x4d
 8005888:	781b      	ldrb	r3, [r3, #0]
 800588a:	2b04      	cmp	r3, #4
 800588c:	d13a      	bne.n	8005904 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800588e:	78fa      	ldrb	r2, [r7, #3]
 8005890:	6879      	ldr	r1, [r7, #4]
 8005892:	4613      	mov	r3, r2
 8005894:	011b      	lsls	r3, r3, #4
 8005896:	1a9b      	subs	r3, r3, r2
 8005898:	009b      	lsls	r3, r3, #2
 800589a:	440b      	add	r3, r1
 800589c:	334d      	adds	r3, #77	@ 0x4d
 800589e:	2202      	movs	r2, #2
 80058a0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80058a2:	78fa      	ldrb	r2, [r7, #3]
 80058a4:	6879      	ldr	r1, [r7, #4]
 80058a6:	4613      	mov	r3, r2
 80058a8:	011b      	lsls	r3, r3, #4
 80058aa:	1a9b      	subs	r3, r3, r2
 80058ac:	009b      	lsls	r3, r3, #2
 80058ae:	440b      	add	r3, r1
 80058b0:	334c      	adds	r3, #76	@ 0x4c
 80058b2:	2202      	movs	r2, #2
 80058b4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80058b6:	78fa      	ldrb	r2, [r7, #3]
 80058b8:	6879      	ldr	r1, [r7, #4]
 80058ba:	4613      	mov	r3, r2
 80058bc:	011b      	lsls	r3, r3, #4
 80058be:	1a9b      	subs	r3, r3, r2
 80058c0:	009b      	lsls	r3, r3, #2
 80058c2:	440b      	add	r3, r1
 80058c4:	331b      	adds	r3, #27
 80058c6:	781b      	ldrb	r3, [r3, #0]
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	f040 80d1 	bne.w	8005a70 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80058ce:	78fa      	ldrb	r2, [r7, #3]
 80058d0:	6879      	ldr	r1, [r7, #4]
 80058d2:	4613      	mov	r3, r2
 80058d4:	011b      	lsls	r3, r3, #4
 80058d6:	1a9b      	subs	r3, r3, r2
 80058d8:	009b      	lsls	r3, r3, #2
 80058da:	440b      	add	r3, r1
 80058dc:	331b      	adds	r3, #27
 80058de:	2200      	movs	r2, #0
 80058e0:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80058e2:	78fb      	ldrb	r3, [r7, #3]
 80058e4:	015a      	lsls	r2, r3, #5
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	4413      	add	r3, r2
 80058ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	78fa      	ldrb	r2, [r7, #3]
 80058f2:	0151      	lsls	r1, r2, #5
 80058f4:	693a      	ldr	r2, [r7, #16]
 80058f6:	440a      	add	r2, r1
 80058f8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80058fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005900:	6053      	str	r3, [r2, #4]
 8005902:	e0b5      	b.n	8005a70 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8005904:	78fa      	ldrb	r2, [r7, #3]
 8005906:	6879      	ldr	r1, [r7, #4]
 8005908:	4613      	mov	r3, r2
 800590a:	011b      	lsls	r3, r3, #4
 800590c:	1a9b      	subs	r3, r3, r2
 800590e:	009b      	lsls	r3, r3, #2
 8005910:	440b      	add	r3, r1
 8005912:	334d      	adds	r3, #77	@ 0x4d
 8005914:	781b      	ldrb	r3, [r3, #0]
 8005916:	2b05      	cmp	r3, #5
 8005918:	d114      	bne.n	8005944 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800591a:	78fa      	ldrb	r2, [r7, #3]
 800591c:	6879      	ldr	r1, [r7, #4]
 800591e:	4613      	mov	r3, r2
 8005920:	011b      	lsls	r3, r3, #4
 8005922:	1a9b      	subs	r3, r3, r2
 8005924:	009b      	lsls	r3, r3, #2
 8005926:	440b      	add	r3, r1
 8005928:	334d      	adds	r3, #77	@ 0x4d
 800592a:	2202      	movs	r2, #2
 800592c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800592e:	78fa      	ldrb	r2, [r7, #3]
 8005930:	6879      	ldr	r1, [r7, #4]
 8005932:	4613      	mov	r3, r2
 8005934:	011b      	lsls	r3, r3, #4
 8005936:	1a9b      	subs	r3, r3, r2
 8005938:	009b      	lsls	r3, r3, #2
 800593a:	440b      	add	r3, r1
 800593c:	334c      	adds	r3, #76	@ 0x4c
 800593e:	2202      	movs	r2, #2
 8005940:	701a      	strb	r2, [r3, #0]
 8005942:	e095      	b.n	8005a70 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8005944:	78fa      	ldrb	r2, [r7, #3]
 8005946:	6879      	ldr	r1, [r7, #4]
 8005948:	4613      	mov	r3, r2
 800594a:	011b      	lsls	r3, r3, #4
 800594c:	1a9b      	subs	r3, r3, r2
 800594e:	009b      	lsls	r3, r3, #2
 8005950:	440b      	add	r3, r1
 8005952:	334d      	adds	r3, #77	@ 0x4d
 8005954:	781b      	ldrb	r3, [r3, #0]
 8005956:	2b06      	cmp	r3, #6
 8005958:	d114      	bne.n	8005984 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800595a:	78fa      	ldrb	r2, [r7, #3]
 800595c:	6879      	ldr	r1, [r7, #4]
 800595e:	4613      	mov	r3, r2
 8005960:	011b      	lsls	r3, r3, #4
 8005962:	1a9b      	subs	r3, r3, r2
 8005964:	009b      	lsls	r3, r3, #2
 8005966:	440b      	add	r3, r1
 8005968:	334d      	adds	r3, #77	@ 0x4d
 800596a:	2202      	movs	r2, #2
 800596c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800596e:	78fa      	ldrb	r2, [r7, #3]
 8005970:	6879      	ldr	r1, [r7, #4]
 8005972:	4613      	mov	r3, r2
 8005974:	011b      	lsls	r3, r3, #4
 8005976:	1a9b      	subs	r3, r3, r2
 8005978:	009b      	lsls	r3, r3, #2
 800597a:	440b      	add	r3, r1
 800597c:	334c      	adds	r3, #76	@ 0x4c
 800597e:	2205      	movs	r2, #5
 8005980:	701a      	strb	r2, [r3, #0]
 8005982:	e075      	b.n	8005a70 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005984:	78fa      	ldrb	r2, [r7, #3]
 8005986:	6879      	ldr	r1, [r7, #4]
 8005988:	4613      	mov	r3, r2
 800598a:	011b      	lsls	r3, r3, #4
 800598c:	1a9b      	subs	r3, r3, r2
 800598e:	009b      	lsls	r3, r3, #2
 8005990:	440b      	add	r3, r1
 8005992:	334d      	adds	r3, #77	@ 0x4d
 8005994:	781b      	ldrb	r3, [r3, #0]
 8005996:	2b07      	cmp	r3, #7
 8005998:	d00a      	beq.n	80059b0 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800599a:	78fa      	ldrb	r2, [r7, #3]
 800599c:	6879      	ldr	r1, [r7, #4]
 800599e:	4613      	mov	r3, r2
 80059a0:	011b      	lsls	r3, r3, #4
 80059a2:	1a9b      	subs	r3, r3, r2
 80059a4:	009b      	lsls	r3, r3, #2
 80059a6:	440b      	add	r3, r1
 80059a8:	334d      	adds	r3, #77	@ 0x4d
 80059aa:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80059ac:	2b09      	cmp	r3, #9
 80059ae:	d170      	bne.n	8005a92 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80059b0:	78fa      	ldrb	r2, [r7, #3]
 80059b2:	6879      	ldr	r1, [r7, #4]
 80059b4:	4613      	mov	r3, r2
 80059b6:	011b      	lsls	r3, r3, #4
 80059b8:	1a9b      	subs	r3, r3, r2
 80059ba:	009b      	lsls	r3, r3, #2
 80059bc:	440b      	add	r3, r1
 80059be:	334d      	adds	r3, #77	@ 0x4d
 80059c0:	2202      	movs	r2, #2
 80059c2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80059c4:	78fa      	ldrb	r2, [r7, #3]
 80059c6:	6879      	ldr	r1, [r7, #4]
 80059c8:	4613      	mov	r3, r2
 80059ca:	011b      	lsls	r3, r3, #4
 80059cc:	1a9b      	subs	r3, r3, r2
 80059ce:	009b      	lsls	r3, r3, #2
 80059d0:	440b      	add	r3, r1
 80059d2:	3344      	adds	r3, #68	@ 0x44
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	1c59      	adds	r1, r3, #1
 80059d8:	6878      	ldr	r0, [r7, #4]
 80059da:	4613      	mov	r3, r2
 80059dc:	011b      	lsls	r3, r3, #4
 80059de:	1a9b      	subs	r3, r3, r2
 80059e0:	009b      	lsls	r3, r3, #2
 80059e2:	4403      	add	r3, r0
 80059e4:	3344      	adds	r3, #68	@ 0x44
 80059e6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80059e8:	78fa      	ldrb	r2, [r7, #3]
 80059ea:	6879      	ldr	r1, [r7, #4]
 80059ec:	4613      	mov	r3, r2
 80059ee:	011b      	lsls	r3, r3, #4
 80059f0:	1a9b      	subs	r3, r3, r2
 80059f2:	009b      	lsls	r3, r3, #2
 80059f4:	440b      	add	r3, r1
 80059f6:	3344      	adds	r3, #68	@ 0x44
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	2b02      	cmp	r3, #2
 80059fc:	d914      	bls.n	8005a28 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80059fe:	78fa      	ldrb	r2, [r7, #3]
 8005a00:	6879      	ldr	r1, [r7, #4]
 8005a02:	4613      	mov	r3, r2
 8005a04:	011b      	lsls	r3, r3, #4
 8005a06:	1a9b      	subs	r3, r3, r2
 8005a08:	009b      	lsls	r3, r3, #2
 8005a0a:	440b      	add	r3, r1
 8005a0c:	3344      	adds	r3, #68	@ 0x44
 8005a0e:	2200      	movs	r2, #0
 8005a10:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005a12:	78fa      	ldrb	r2, [r7, #3]
 8005a14:	6879      	ldr	r1, [r7, #4]
 8005a16:	4613      	mov	r3, r2
 8005a18:	011b      	lsls	r3, r3, #4
 8005a1a:	1a9b      	subs	r3, r3, r2
 8005a1c:	009b      	lsls	r3, r3, #2
 8005a1e:	440b      	add	r3, r1
 8005a20:	334c      	adds	r3, #76	@ 0x4c
 8005a22:	2204      	movs	r2, #4
 8005a24:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005a26:	e022      	b.n	8005a6e <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005a28:	78fa      	ldrb	r2, [r7, #3]
 8005a2a:	6879      	ldr	r1, [r7, #4]
 8005a2c:	4613      	mov	r3, r2
 8005a2e:	011b      	lsls	r3, r3, #4
 8005a30:	1a9b      	subs	r3, r3, r2
 8005a32:	009b      	lsls	r3, r3, #2
 8005a34:	440b      	add	r3, r1
 8005a36:	334c      	adds	r3, #76	@ 0x4c
 8005a38:	2202      	movs	r2, #2
 8005a3a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8005a3c:	78fb      	ldrb	r3, [r7, #3]
 8005a3e:	015a      	lsls	r2, r3, #5
 8005a40:	693b      	ldr	r3, [r7, #16]
 8005a42:	4413      	add	r3, r2
 8005a44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005a52:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005a5a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005a5c:	78fb      	ldrb	r3, [r7, #3]
 8005a5e:	015a      	lsls	r2, r3, #5
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	4413      	add	r3, r2
 8005a64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a68:	461a      	mov	r2, r3
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005a6e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005a70:	78fa      	ldrb	r2, [r7, #3]
 8005a72:	6879      	ldr	r1, [r7, #4]
 8005a74:	4613      	mov	r3, r2
 8005a76:	011b      	lsls	r3, r3, #4
 8005a78:	1a9b      	subs	r3, r3, r2
 8005a7a:	009b      	lsls	r3, r3, #2
 8005a7c:	440b      	add	r3, r1
 8005a7e:	334c      	adds	r3, #76	@ 0x4c
 8005a80:	781a      	ldrb	r2, [r3, #0]
 8005a82:	78fb      	ldrb	r3, [r7, #3]
 8005a84:	4619      	mov	r1, r3
 8005a86:	6878      	ldr	r0, [r7, #4]
 8005a88:	f006 f9a6 	bl	800bdd8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005a8c:	e002      	b.n	8005a94 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8005a8e:	bf00      	nop
 8005a90:	e000      	b.n	8005a94 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8005a92:	bf00      	nop
  }
}
 8005a94:	3718      	adds	r7, #24
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}

08005a9a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005a9a:	b580      	push	{r7, lr}
 8005a9c:	b08a      	sub	sp, #40	@ 0x28
 8005a9e:	af00      	add	r7, sp, #0
 8005aa0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aaa:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	6a1b      	ldr	r3, [r3, #32]
 8005ab2:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8005ab4:	69fb      	ldr	r3, [r7, #28]
 8005ab6:	f003 030f 	and.w	r3, r3, #15
 8005aba:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8005abc:	69fb      	ldr	r3, [r7, #28]
 8005abe:	0c5b      	lsrs	r3, r3, #17
 8005ac0:	f003 030f 	and.w	r3, r3, #15
 8005ac4:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005ac6:	69fb      	ldr	r3, [r7, #28]
 8005ac8:	091b      	lsrs	r3, r3, #4
 8005aca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005ace:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	2b02      	cmp	r3, #2
 8005ad4:	d004      	beq.n	8005ae0 <HCD_RXQLVL_IRQHandler+0x46>
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	2b05      	cmp	r3, #5
 8005ada:	f000 80b6 	beq.w	8005c4a <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005ade:	e0b7      	b.n	8005c50 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	f000 80b3 	beq.w	8005c4e <HCD_RXQLVL_IRQHandler+0x1b4>
 8005ae8:	6879      	ldr	r1, [r7, #4]
 8005aea:	69ba      	ldr	r2, [r7, #24]
 8005aec:	4613      	mov	r3, r2
 8005aee:	011b      	lsls	r3, r3, #4
 8005af0:	1a9b      	subs	r3, r3, r2
 8005af2:	009b      	lsls	r3, r3, #2
 8005af4:	440b      	add	r3, r1
 8005af6:	332c      	adds	r3, #44	@ 0x2c
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	f000 80a7 	beq.w	8005c4e <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8005b00:	6879      	ldr	r1, [r7, #4]
 8005b02:	69ba      	ldr	r2, [r7, #24]
 8005b04:	4613      	mov	r3, r2
 8005b06:	011b      	lsls	r3, r3, #4
 8005b08:	1a9b      	subs	r3, r3, r2
 8005b0a:	009b      	lsls	r3, r3, #2
 8005b0c:	440b      	add	r3, r1
 8005b0e:	3338      	adds	r3, #56	@ 0x38
 8005b10:	681a      	ldr	r2, [r3, #0]
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	18d1      	adds	r1, r2, r3
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	69ba      	ldr	r2, [r7, #24]
 8005b1a:	4613      	mov	r3, r2
 8005b1c:	011b      	lsls	r3, r3, #4
 8005b1e:	1a9b      	subs	r3, r3, r2
 8005b20:	009b      	lsls	r3, r3, #2
 8005b22:	4403      	add	r3, r0
 8005b24:	3334      	adds	r3, #52	@ 0x34
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4299      	cmp	r1, r3
 8005b2a:	f200 8083 	bhi.w	8005c34 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6818      	ldr	r0, [r3, #0]
 8005b32:	6879      	ldr	r1, [r7, #4]
 8005b34:	69ba      	ldr	r2, [r7, #24]
 8005b36:	4613      	mov	r3, r2
 8005b38:	011b      	lsls	r3, r3, #4
 8005b3a:	1a9b      	subs	r3, r3, r2
 8005b3c:	009b      	lsls	r3, r3, #2
 8005b3e:	440b      	add	r3, r1
 8005b40:	332c      	adds	r3, #44	@ 0x2c
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	693a      	ldr	r2, [r7, #16]
 8005b46:	b292      	uxth	r2, r2
 8005b48:	4619      	mov	r1, r3
 8005b4a:	f002 ffd1 	bl	8008af0 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8005b4e:	6879      	ldr	r1, [r7, #4]
 8005b50:	69ba      	ldr	r2, [r7, #24]
 8005b52:	4613      	mov	r3, r2
 8005b54:	011b      	lsls	r3, r3, #4
 8005b56:	1a9b      	subs	r3, r3, r2
 8005b58:	009b      	lsls	r3, r3, #2
 8005b5a:	440b      	add	r3, r1
 8005b5c:	332c      	adds	r3, #44	@ 0x2c
 8005b5e:	681a      	ldr	r2, [r3, #0]
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	18d1      	adds	r1, r2, r3
 8005b64:	6878      	ldr	r0, [r7, #4]
 8005b66:	69ba      	ldr	r2, [r7, #24]
 8005b68:	4613      	mov	r3, r2
 8005b6a:	011b      	lsls	r3, r3, #4
 8005b6c:	1a9b      	subs	r3, r3, r2
 8005b6e:	009b      	lsls	r3, r3, #2
 8005b70:	4403      	add	r3, r0
 8005b72:	332c      	adds	r3, #44	@ 0x2c
 8005b74:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8005b76:	6879      	ldr	r1, [r7, #4]
 8005b78:	69ba      	ldr	r2, [r7, #24]
 8005b7a:	4613      	mov	r3, r2
 8005b7c:	011b      	lsls	r3, r3, #4
 8005b7e:	1a9b      	subs	r3, r3, r2
 8005b80:	009b      	lsls	r3, r3, #2
 8005b82:	440b      	add	r3, r1
 8005b84:	3338      	adds	r3, #56	@ 0x38
 8005b86:	681a      	ldr	r2, [r3, #0]
 8005b88:	693b      	ldr	r3, [r7, #16]
 8005b8a:	18d1      	adds	r1, r2, r3
 8005b8c:	6878      	ldr	r0, [r7, #4]
 8005b8e:	69ba      	ldr	r2, [r7, #24]
 8005b90:	4613      	mov	r3, r2
 8005b92:	011b      	lsls	r3, r3, #4
 8005b94:	1a9b      	subs	r3, r3, r2
 8005b96:	009b      	lsls	r3, r3, #2
 8005b98:	4403      	add	r3, r0
 8005b9a:	3338      	adds	r3, #56	@ 0x38
 8005b9c:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8005b9e:	69bb      	ldr	r3, [r7, #24]
 8005ba0:	015a      	lsls	r2, r3, #5
 8005ba2:	6a3b      	ldr	r3, [r7, #32]
 8005ba4:	4413      	add	r3, r2
 8005ba6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005baa:	691b      	ldr	r3, [r3, #16]
 8005bac:	0cdb      	lsrs	r3, r3, #19
 8005bae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005bb2:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8005bb4:	6879      	ldr	r1, [r7, #4]
 8005bb6:	69ba      	ldr	r2, [r7, #24]
 8005bb8:	4613      	mov	r3, r2
 8005bba:	011b      	lsls	r3, r3, #4
 8005bbc:	1a9b      	subs	r3, r3, r2
 8005bbe:	009b      	lsls	r3, r3, #2
 8005bc0:	440b      	add	r3, r1
 8005bc2:	3328      	adds	r3, #40	@ 0x28
 8005bc4:	881b      	ldrh	r3, [r3, #0]
 8005bc6:	461a      	mov	r2, r3
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d13f      	bne.n	8005c4e <HCD_RXQLVL_IRQHandler+0x1b4>
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d03c      	beq.n	8005c4e <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8005bd4:	69bb      	ldr	r3, [r7, #24]
 8005bd6:	015a      	lsls	r2, r3, #5
 8005bd8:	6a3b      	ldr	r3, [r7, #32]
 8005bda:	4413      	add	r3, r2
 8005bdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005bea:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005bf2:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8005bf4:	69bb      	ldr	r3, [r7, #24]
 8005bf6:	015a      	lsls	r2, r3, #5
 8005bf8:	6a3b      	ldr	r3, [r7, #32]
 8005bfa:	4413      	add	r3, r2
 8005bfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c00:	461a      	mov	r2, r3
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8005c06:	6879      	ldr	r1, [r7, #4]
 8005c08:	69ba      	ldr	r2, [r7, #24]
 8005c0a:	4613      	mov	r3, r2
 8005c0c:	011b      	lsls	r3, r3, #4
 8005c0e:	1a9b      	subs	r3, r3, r2
 8005c10:	009b      	lsls	r3, r3, #2
 8005c12:	440b      	add	r3, r1
 8005c14:	333c      	adds	r3, #60	@ 0x3c
 8005c16:	781b      	ldrb	r3, [r3, #0]
 8005c18:	f083 0301 	eor.w	r3, r3, #1
 8005c1c:	b2d8      	uxtb	r0, r3
 8005c1e:	6879      	ldr	r1, [r7, #4]
 8005c20:	69ba      	ldr	r2, [r7, #24]
 8005c22:	4613      	mov	r3, r2
 8005c24:	011b      	lsls	r3, r3, #4
 8005c26:	1a9b      	subs	r3, r3, r2
 8005c28:	009b      	lsls	r3, r3, #2
 8005c2a:	440b      	add	r3, r1
 8005c2c:	333c      	adds	r3, #60	@ 0x3c
 8005c2e:	4602      	mov	r2, r0
 8005c30:	701a      	strb	r2, [r3, #0]
      break;
 8005c32:	e00c      	b.n	8005c4e <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8005c34:	6879      	ldr	r1, [r7, #4]
 8005c36:	69ba      	ldr	r2, [r7, #24]
 8005c38:	4613      	mov	r3, r2
 8005c3a:	011b      	lsls	r3, r3, #4
 8005c3c:	1a9b      	subs	r3, r3, r2
 8005c3e:	009b      	lsls	r3, r3, #2
 8005c40:	440b      	add	r3, r1
 8005c42:	334c      	adds	r3, #76	@ 0x4c
 8005c44:	2204      	movs	r2, #4
 8005c46:	701a      	strb	r2, [r3, #0]
      break;
 8005c48:	e001      	b.n	8005c4e <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8005c4a:	bf00      	nop
 8005c4c:	e000      	b.n	8005c50 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8005c4e:	bf00      	nop
  }
}
 8005c50:	bf00      	nop
 8005c52:	3728      	adds	r7, #40	@ 0x28
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bd80      	pop	{r7, pc}

08005c58 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b086      	sub	sp, #24
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005c84:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	f003 0302 	and.w	r3, r3, #2
 8005c8c:	2b02      	cmp	r3, #2
 8005c8e:	d10b      	bne.n	8005ca8 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	f003 0301 	and.w	r3, r3, #1
 8005c96:	2b01      	cmp	r3, #1
 8005c98:	d102      	bne.n	8005ca0 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f006 f880 	bl	800bda0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	f043 0302 	orr.w	r3, r3, #2
 8005ca6:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	f003 0308 	and.w	r3, r3, #8
 8005cae:	2b08      	cmp	r3, #8
 8005cb0:	d132      	bne.n	8005d18 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	f043 0308 	orr.w	r3, r3, #8
 8005cb8:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	f003 0304 	and.w	r3, r3, #4
 8005cc0:	2b04      	cmp	r3, #4
 8005cc2:	d126      	bne.n	8005d12 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	7a5b      	ldrb	r3, [r3, #9]
 8005cc8:	2b02      	cmp	r3, #2
 8005cca:	d113      	bne.n	8005cf4 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8005cd2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005cd6:	d106      	bne.n	8005ce6 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	2102      	movs	r1, #2
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f003 f89c 	bl	8008e1c <USB_InitFSLSPClkSel>
 8005ce4:	e011      	b.n	8005d0a <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	2101      	movs	r1, #1
 8005cec:	4618      	mov	r0, r3
 8005cee:	f003 f895 	bl	8008e1c <USB_InitFSLSPClkSel>
 8005cf2:	e00a      	b.n	8005d0a <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	79db      	ldrb	r3, [r3, #7]
 8005cf8:	2b01      	cmp	r3, #1
 8005cfa:	d106      	bne.n	8005d0a <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8005cfc:	693b      	ldr	r3, [r7, #16]
 8005cfe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005d02:	461a      	mov	r2, r3
 8005d04:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8005d08:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f006 f872 	bl	800bdf4 <HAL_HCD_PortEnabled_Callback>
 8005d10:	e002      	b.n	8005d18 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f006 f87c 	bl	800be10 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	f003 0320 	and.w	r3, r3, #32
 8005d1e:	2b20      	cmp	r3, #32
 8005d20:	d103      	bne.n	8005d2a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	f043 0320 	orr.w	r3, r3, #32
 8005d28:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005d30:	461a      	mov	r2, r3
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	6013      	str	r3, [r2, #0]
}
 8005d36:	bf00      	nop
 8005d38:	3718      	adds	r7, #24
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bd80      	pop	{r7, pc}
	...

08005d40 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b084      	sub	sp, #16
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d101      	bne.n	8005d52 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e12b      	b.n	8005faa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d58:	b2db      	uxtb	r3, r3
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d106      	bne.n	8005d6c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2200      	movs	r2, #0
 8005d62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005d66:	6878      	ldr	r0, [r7, #4]
 8005d68:	f7fc f886 	bl	8001e78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2224      	movs	r2, #36	@ 0x24
 8005d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f022 0201 	bic.w	r2, r2, #1
 8005d82:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	681a      	ldr	r2, [r3, #0]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005d92:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	681a      	ldr	r2, [r3, #0]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005da2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005da4:	f000 fd80 	bl	80068a8 <HAL_RCC_GetPCLK1Freq>
 8005da8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	4a81      	ldr	r2, [pc, #516]	@ (8005fb4 <HAL_I2C_Init+0x274>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d807      	bhi.n	8005dc4 <HAL_I2C_Init+0x84>
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	4a80      	ldr	r2, [pc, #512]	@ (8005fb8 <HAL_I2C_Init+0x278>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	bf94      	ite	ls
 8005dbc:	2301      	movls	r3, #1
 8005dbe:	2300      	movhi	r3, #0
 8005dc0:	b2db      	uxtb	r3, r3
 8005dc2:	e006      	b.n	8005dd2 <HAL_I2C_Init+0x92>
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	4a7d      	ldr	r2, [pc, #500]	@ (8005fbc <HAL_I2C_Init+0x27c>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	bf94      	ite	ls
 8005dcc:	2301      	movls	r3, #1
 8005dce:	2300      	movhi	r3, #0
 8005dd0:	b2db      	uxtb	r3, r3
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d001      	beq.n	8005dda <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	e0e7      	b.n	8005faa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	4a78      	ldr	r2, [pc, #480]	@ (8005fc0 <HAL_I2C_Init+0x280>)
 8005dde:	fba2 2303 	umull	r2, r3, r2, r3
 8005de2:	0c9b      	lsrs	r3, r3, #18
 8005de4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	68ba      	ldr	r2, [r7, #8]
 8005df6:	430a      	orrs	r2, r1
 8005df8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	6a1b      	ldr	r3, [r3, #32]
 8005e00:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	4a6a      	ldr	r2, [pc, #424]	@ (8005fb4 <HAL_I2C_Init+0x274>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d802      	bhi.n	8005e14 <HAL_I2C_Init+0xd4>
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	3301      	adds	r3, #1
 8005e12:	e009      	b.n	8005e28 <HAL_I2C_Init+0xe8>
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005e1a:	fb02 f303 	mul.w	r3, r2, r3
 8005e1e:	4a69      	ldr	r2, [pc, #420]	@ (8005fc4 <HAL_I2C_Init+0x284>)
 8005e20:	fba2 2303 	umull	r2, r3, r2, r3
 8005e24:	099b      	lsrs	r3, r3, #6
 8005e26:	3301      	adds	r3, #1
 8005e28:	687a      	ldr	r2, [r7, #4]
 8005e2a:	6812      	ldr	r2, [r2, #0]
 8005e2c:	430b      	orrs	r3, r1
 8005e2e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	69db      	ldr	r3, [r3, #28]
 8005e36:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005e3a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	495c      	ldr	r1, [pc, #368]	@ (8005fb4 <HAL_I2C_Init+0x274>)
 8005e44:	428b      	cmp	r3, r1
 8005e46:	d819      	bhi.n	8005e7c <HAL_I2C_Init+0x13c>
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	1e59      	subs	r1, r3, #1
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	005b      	lsls	r3, r3, #1
 8005e52:	fbb1 f3f3 	udiv	r3, r1, r3
 8005e56:	1c59      	adds	r1, r3, #1
 8005e58:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005e5c:	400b      	ands	r3, r1
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d00a      	beq.n	8005e78 <HAL_I2C_Init+0x138>
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	1e59      	subs	r1, r3, #1
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	005b      	lsls	r3, r3, #1
 8005e6c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005e70:	3301      	adds	r3, #1
 8005e72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e76:	e051      	b.n	8005f1c <HAL_I2C_Init+0x1dc>
 8005e78:	2304      	movs	r3, #4
 8005e7a:	e04f      	b.n	8005f1c <HAL_I2C_Init+0x1dc>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	689b      	ldr	r3, [r3, #8]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d111      	bne.n	8005ea8 <HAL_I2C_Init+0x168>
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	1e58      	subs	r0, r3, #1
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6859      	ldr	r1, [r3, #4]
 8005e8c:	460b      	mov	r3, r1
 8005e8e:	005b      	lsls	r3, r3, #1
 8005e90:	440b      	add	r3, r1
 8005e92:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e96:	3301      	adds	r3, #1
 8005e98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	bf0c      	ite	eq
 8005ea0:	2301      	moveq	r3, #1
 8005ea2:	2300      	movne	r3, #0
 8005ea4:	b2db      	uxtb	r3, r3
 8005ea6:	e012      	b.n	8005ece <HAL_I2C_Init+0x18e>
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	1e58      	subs	r0, r3, #1
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6859      	ldr	r1, [r3, #4]
 8005eb0:	460b      	mov	r3, r1
 8005eb2:	009b      	lsls	r3, r3, #2
 8005eb4:	440b      	add	r3, r1
 8005eb6:	0099      	lsls	r1, r3, #2
 8005eb8:	440b      	add	r3, r1
 8005eba:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ebe:	3301      	adds	r3, #1
 8005ec0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	bf0c      	ite	eq
 8005ec8:	2301      	moveq	r3, #1
 8005eca:	2300      	movne	r3, #0
 8005ecc:	b2db      	uxtb	r3, r3
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d001      	beq.n	8005ed6 <HAL_I2C_Init+0x196>
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e022      	b.n	8005f1c <HAL_I2C_Init+0x1dc>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	689b      	ldr	r3, [r3, #8]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d10e      	bne.n	8005efc <HAL_I2C_Init+0x1bc>
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	1e58      	subs	r0, r3, #1
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6859      	ldr	r1, [r3, #4]
 8005ee6:	460b      	mov	r3, r1
 8005ee8:	005b      	lsls	r3, r3, #1
 8005eea:	440b      	add	r3, r1
 8005eec:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ef0:	3301      	adds	r3, #1
 8005ef2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ef6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005efa:	e00f      	b.n	8005f1c <HAL_I2C_Init+0x1dc>
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	1e58      	subs	r0, r3, #1
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6859      	ldr	r1, [r3, #4]
 8005f04:	460b      	mov	r3, r1
 8005f06:	009b      	lsls	r3, r3, #2
 8005f08:	440b      	add	r3, r1
 8005f0a:	0099      	lsls	r1, r3, #2
 8005f0c:	440b      	add	r3, r1
 8005f0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f12:	3301      	adds	r3, #1
 8005f14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f18:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005f1c:	6879      	ldr	r1, [r7, #4]
 8005f1e:	6809      	ldr	r1, [r1, #0]
 8005f20:	4313      	orrs	r3, r2
 8005f22:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	69da      	ldr	r2, [r3, #28]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6a1b      	ldr	r3, [r3, #32]
 8005f36:	431a      	orrs	r2, r3
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	430a      	orrs	r2, r1
 8005f3e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005f4a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005f4e:	687a      	ldr	r2, [r7, #4]
 8005f50:	6911      	ldr	r1, [r2, #16]
 8005f52:	687a      	ldr	r2, [r7, #4]
 8005f54:	68d2      	ldr	r2, [r2, #12]
 8005f56:	4311      	orrs	r1, r2
 8005f58:	687a      	ldr	r2, [r7, #4]
 8005f5a:	6812      	ldr	r2, [r2, #0]
 8005f5c:	430b      	orrs	r3, r1
 8005f5e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	68db      	ldr	r3, [r3, #12]
 8005f66:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	695a      	ldr	r2, [r3, #20]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	699b      	ldr	r3, [r3, #24]
 8005f72:	431a      	orrs	r2, r3
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	430a      	orrs	r2, r1
 8005f7a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f042 0201 	orr.w	r2, r2, #1
 8005f8a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2220      	movs	r2, #32
 8005f96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005fa8:	2300      	movs	r3, #0
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	3710      	adds	r7, #16
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}
 8005fb2:	bf00      	nop
 8005fb4:	000186a0 	.word	0x000186a0
 8005fb8:	001e847f 	.word	0x001e847f
 8005fbc:	003d08ff 	.word	0x003d08ff
 8005fc0:	431bde83 	.word	0x431bde83
 8005fc4:	10624dd3 	.word	0x10624dd3

08005fc8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b086      	sub	sp, #24
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d101      	bne.n	8005fda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	e267      	b.n	80064aa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f003 0301 	and.w	r3, r3, #1
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d075      	beq.n	80060d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005fe6:	4b88      	ldr	r3, [pc, #544]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 8005fe8:	689b      	ldr	r3, [r3, #8]
 8005fea:	f003 030c 	and.w	r3, r3, #12
 8005fee:	2b04      	cmp	r3, #4
 8005ff0:	d00c      	beq.n	800600c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005ff2:	4b85      	ldr	r3, [pc, #532]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005ffa:	2b08      	cmp	r3, #8
 8005ffc:	d112      	bne.n	8006024 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005ffe:	4b82      	ldr	r3, [pc, #520]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 8006000:	685b      	ldr	r3, [r3, #4]
 8006002:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006006:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800600a:	d10b      	bne.n	8006024 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800600c:	4b7e      	ldr	r3, [pc, #504]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006014:	2b00      	cmp	r3, #0
 8006016:	d05b      	beq.n	80060d0 <HAL_RCC_OscConfig+0x108>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d157      	bne.n	80060d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006020:	2301      	movs	r3, #1
 8006022:	e242      	b.n	80064aa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800602c:	d106      	bne.n	800603c <HAL_RCC_OscConfig+0x74>
 800602e:	4b76      	ldr	r3, [pc, #472]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a75      	ldr	r2, [pc, #468]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 8006034:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006038:	6013      	str	r3, [r2, #0]
 800603a:	e01d      	b.n	8006078 <HAL_RCC_OscConfig+0xb0>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006044:	d10c      	bne.n	8006060 <HAL_RCC_OscConfig+0x98>
 8006046:	4b70      	ldr	r3, [pc, #448]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a6f      	ldr	r2, [pc, #444]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 800604c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006050:	6013      	str	r3, [r2, #0]
 8006052:	4b6d      	ldr	r3, [pc, #436]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4a6c      	ldr	r2, [pc, #432]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 8006058:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800605c:	6013      	str	r3, [r2, #0]
 800605e:	e00b      	b.n	8006078 <HAL_RCC_OscConfig+0xb0>
 8006060:	4b69      	ldr	r3, [pc, #420]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4a68      	ldr	r2, [pc, #416]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 8006066:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800606a:	6013      	str	r3, [r2, #0]
 800606c:	4b66      	ldr	r3, [pc, #408]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4a65      	ldr	r2, [pc, #404]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 8006072:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006076:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d013      	beq.n	80060a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006080:	f7fc f9cc 	bl	800241c <HAL_GetTick>
 8006084:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006086:	e008      	b.n	800609a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006088:	f7fc f9c8 	bl	800241c <HAL_GetTick>
 800608c:	4602      	mov	r2, r0
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	1ad3      	subs	r3, r2, r3
 8006092:	2b64      	cmp	r3, #100	@ 0x64
 8006094:	d901      	bls.n	800609a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006096:	2303      	movs	r3, #3
 8006098:	e207      	b.n	80064aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800609a:	4b5b      	ldr	r3, [pc, #364]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d0f0      	beq.n	8006088 <HAL_RCC_OscConfig+0xc0>
 80060a6:	e014      	b.n	80060d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060a8:	f7fc f9b8 	bl	800241c <HAL_GetTick>
 80060ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80060ae:	e008      	b.n	80060c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80060b0:	f7fc f9b4 	bl	800241c <HAL_GetTick>
 80060b4:	4602      	mov	r2, r0
 80060b6:	693b      	ldr	r3, [r7, #16]
 80060b8:	1ad3      	subs	r3, r2, r3
 80060ba:	2b64      	cmp	r3, #100	@ 0x64
 80060bc:	d901      	bls.n	80060c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80060be:	2303      	movs	r3, #3
 80060c0:	e1f3      	b.n	80064aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80060c2:	4b51      	ldr	r3, [pc, #324]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d1f0      	bne.n	80060b0 <HAL_RCC_OscConfig+0xe8>
 80060ce:	e000      	b.n	80060d2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f003 0302 	and.w	r3, r3, #2
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d063      	beq.n	80061a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80060de:	4b4a      	ldr	r3, [pc, #296]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	f003 030c 	and.w	r3, r3, #12
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d00b      	beq.n	8006102 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80060ea:	4b47      	ldr	r3, [pc, #284]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80060f2:	2b08      	cmp	r3, #8
 80060f4:	d11c      	bne.n	8006130 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80060f6:	4b44      	ldr	r3, [pc, #272]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d116      	bne.n	8006130 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006102:	4b41      	ldr	r3, [pc, #260]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f003 0302 	and.w	r3, r3, #2
 800610a:	2b00      	cmp	r3, #0
 800610c:	d005      	beq.n	800611a <HAL_RCC_OscConfig+0x152>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	68db      	ldr	r3, [r3, #12]
 8006112:	2b01      	cmp	r3, #1
 8006114:	d001      	beq.n	800611a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006116:	2301      	movs	r3, #1
 8006118:	e1c7      	b.n	80064aa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800611a:	4b3b      	ldr	r3, [pc, #236]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	691b      	ldr	r3, [r3, #16]
 8006126:	00db      	lsls	r3, r3, #3
 8006128:	4937      	ldr	r1, [pc, #220]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 800612a:	4313      	orrs	r3, r2
 800612c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800612e:	e03a      	b.n	80061a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	68db      	ldr	r3, [r3, #12]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d020      	beq.n	800617a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006138:	4b34      	ldr	r3, [pc, #208]	@ (800620c <HAL_RCC_OscConfig+0x244>)
 800613a:	2201      	movs	r2, #1
 800613c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800613e:	f7fc f96d 	bl	800241c <HAL_GetTick>
 8006142:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006144:	e008      	b.n	8006158 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006146:	f7fc f969 	bl	800241c <HAL_GetTick>
 800614a:	4602      	mov	r2, r0
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	1ad3      	subs	r3, r2, r3
 8006150:	2b02      	cmp	r3, #2
 8006152:	d901      	bls.n	8006158 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006154:	2303      	movs	r3, #3
 8006156:	e1a8      	b.n	80064aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006158:	4b2b      	ldr	r3, [pc, #172]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f003 0302 	and.w	r3, r3, #2
 8006160:	2b00      	cmp	r3, #0
 8006162:	d0f0      	beq.n	8006146 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006164:	4b28      	ldr	r3, [pc, #160]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	691b      	ldr	r3, [r3, #16]
 8006170:	00db      	lsls	r3, r3, #3
 8006172:	4925      	ldr	r1, [pc, #148]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 8006174:	4313      	orrs	r3, r2
 8006176:	600b      	str	r3, [r1, #0]
 8006178:	e015      	b.n	80061a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800617a:	4b24      	ldr	r3, [pc, #144]	@ (800620c <HAL_RCC_OscConfig+0x244>)
 800617c:	2200      	movs	r2, #0
 800617e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006180:	f7fc f94c 	bl	800241c <HAL_GetTick>
 8006184:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006186:	e008      	b.n	800619a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006188:	f7fc f948 	bl	800241c <HAL_GetTick>
 800618c:	4602      	mov	r2, r0
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	1ad3      	subs	r3, r2, r3
 8006192:	2b02      	cmp	r3, #2
 8006194:	d901      	bls.n	800619a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006196:	2303      	movs	r3, #3
 8006198:	e187      	b.n	80064aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800619a:	4b1b      	ldr	r3, [pc, #108]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f003 0302 	and.w	r3, r3, #2
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d1f0      	bne.n	8006188 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f003 0308 	and.w	r3, r3, #8
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d036      	beq.n	8006220 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	695b      	ldr	r3, [r3, #20]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d016      	beq.n	80061e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80061ba:	4b15      	ldr	r3, [pc, #84]	@ (8006210 <HAL_RCC_OscConfig+0x248>)
 80061bc:	2201      	movs	r2, #1
 80061be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061c0:	f7fc f92c 	bl	800241c <HAL_GetTick>
 80061c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80061c6:	e008      	b.n	80061da <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80061c8:	f7fc f928 	bl	800241c <HAL_GetTick>
 80061cc:	4602      	mov	r2, r0
 80061ce:	693b      	ldr	r3, [r7, #16]
 80061d0:	1ad3      	subs	r3, r2, r3
 80061d2:	2b02      	cmp	r3, #2
 80061d4:	d901      	bls.n	80061da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80061d6:	2303      	movs	r3, #3
 80061d8:	e167      	b.n	80064aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80061da:	4b0b      	ldr	r3, [pc, #44]	@ (8006208 <HAL_RCC_OscConfig+0x240>)
 80061dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061de:	f003 0302 	and.w	r3, r3, #2
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d0f0      	beq.n	80061c8 <HAL_RCC_OscConfig+0x200>
 80061e6:	e01b      	b.n	8006220 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80061e8:	4b09      	ldr	r3, [pc, #36]	@ (8006210 <HAL_RCC_OscConfig+0x248>)
 80061ea:	2200      	movs	r2, #0
 80061ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80061ee:	f7fc f915 	bl	800241c <HAL_GetTick>
 80061f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80061f4:	e00e      	b.n	8006214 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80061f6:	f7fc f911 	bl	800241c <HAL_GetTick>
 80061fa:	4602      	mov	r2, r0
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	1ad3      	subs	r3, r2, r3
 8006200:	2b02      	cmp	r3, #2
 8006202:	d907      	bls.n	8006214 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006204:	2303      	movs	r3, #3
 8006206:	e150      	b.n	80064aa <HAL_RCC_OscConfig+0x4e2>
 8006208:	40023800 	.word	0x40023800
 800620c:	42470000 	.word	0x42470000
 8006210:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006214:	4b88      	ldr	r3, [pc, #544]	@ (8006438 <HAL_RCC_OscConfig+0x470>)
 8006216:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006218:	f003 0302 	and.w	r3, r3, #2
 800621c:	2b00      	cmp	r3, #0
 800621e:	d1ea      	bne.n	80061f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f003 0304 	and.w	r3, r3, #4
 8006228:	2b00      	cmp	r3, #0
 800622a:	f000 8097 	beq.w	800635c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800622e:	2300      	movs	r3, #0
 8006230:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006232:	4b81      	ldr	r3, [pc, #516]	@ (8006438 <HAL_RCC_OscConfig+0x470>)
 8006234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006236:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800623a:	2b00      	cmp	r3, #0
 800623c:	d10f      	bne.n	800625e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800623e:	2300      	movs	r3, #0
 8006240:	60bb      	str	r3, [r7, #8]
 8006242:	4b7d      	ldr	r3, [pc, #500]	@ (8006438 <HAL_RCC_OscConfig+0x470>)
 8006244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006246:	4a7c      	ldr	r2, [pc, #496]	@ (8006438 <HAL_RCC_OscConfig+0x470>)
 8006248:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800624c:	6413      	str	r3, [r2, #64]	@ 0x40
 800624e:	4b7a      	ldr	r3, [pc, #488]	@ (8006438 <HAL_RCC_OscConfig+0x470>)
 8006250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006252:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006256:	60bb      	str	r3, [r7, #8]
 8006258:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800625a:	2301      	movs	r3, #1
 800625c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800625e:	4b77      	ldr	r3, [pc, #476]	@ (800643c <HAL_RCC_OscConfig+0x474>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006266:	2b00      	cmp	r3, #0
 8006268:	d118      	bne.n	800629c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800626a:	4b74      	ldr	r3, [pc, #464]	@ (800643c <HAL_RCC_OscConfig+0x474>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a73      	ldr	r2, [pc, #460]	@ (800643c <HAL_RCC_OscConfig+0x474>)
 8006270:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006274:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006276:	f7fc f8d1 	bl	800241c <HAL_GetTick>
 800627a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800627c:	e008      	b.n	8006290 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800627e:	f7fc f8cd 	bl	800241c <HAL_GetTick>
 8006282:	4602      	mov	r2, r0
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	1ad3      	subs	r3, r2, r3
 8006288:	2b02      	cmp	r3, #2
 800628a:	d901      	bls.n	8006290 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800628c:	2303      	movs	r3, #3
 800628e:	e10c      	b.n	80064aa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006290:	4b6a      	ldr	r3, [pc, #424]	@ (800643c <HAL_RCC_OscConfig+0x474>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006298:	2b00      	cmp	r3, #0
 800629a:	d0f0      	beq.n	800627e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	2b01      	cmp	r3, #1
 80062a2:	d106      	bne.n	80062b2 <HAL_RCC_OscConfig+0x2ea>
 80062a4:	4b64      	ldr	r3, [pc, #400]	@ (8006438 <HAL_RCC_OscConfig+0x470>)
 80062a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062a8:	4a63      	ldr	r2, [pc, #396]	@ (8006438 <HAL_RCC_OscConfig+0x470>)
 80062aa:	f043 0301 	orr.w	r3, r3, #1
 80062ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80062b0:	e01c      	b.n	80062ec <HAL_RCC_OscConfig+0x324>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	689b      	ldr	r3, [r3, #8]
 80062b6:	2b05      	cmp	r3, #5
 80062b8:	d10c      	bne.n	80062d4 <HAL_RCC_OscConfig+0x30c>
 80062ba:	4b5f      	ldr	r3, [pc, #380]	@ (8006438 <HAL_RCC_OscConfig+0x470>)
 80062bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062be:	4a5e      	ldr	r2, [pc, #376]	@ (8006438 <HAL_RCC_OscConfig+0x470>)
 80062c0:	f043 0304 	orr.w	r3, r3, #4
 80062c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80062c6:	4b5c      	ldr	r3, [pc, #368]	@ (8006438 <HAL_RCC_OscConfig+0x470>)
 80062c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062ca:	4a5b      	ldr	r2, [pc, #364]	@ (8006438 <HAL_RCC_OscConfig+0x470>)
 80062cc:	f043 0301 	orr.w	r3, r3, #1
 80062d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80062d2:	e00b      	b.n	80062ec <HAL_RCC_OscConfig+0x324>
 80062d4:	4b58      	ldr	r3, [pc, #352]	@ (8006438 <HAL_RCC_OscConfig+0x470>)
 80062d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062d8:	4a57      	ldr	r2, [pc, #348]	@ (8006438 <HAL_RCC_OscConfig+0x470>)
 80062da:	f023 0301 	bic.w	r3, r3, #1
 80062de:	6713      	str	r3, [r2, #112]	@ 0x70
 80062e0:	4b55      	ldr	r3, [pc, #340]	@ (8006438 <HAL_RCC_OscConfig+0x470>)
 80062e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062e4:	4a54      	ldr	r2, [pc, #336]	@ (8006438 <HAL_RCC_OscConfig+0x470>)
 80062e6:	f023 0304 	bic.w	r3, r3, #4
 80062ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	689b      	ldr	r3, [r3, #8]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d015      	beq.n	8006320 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062f4:	f7fc f892 	bl	800241c <HAL_GetTick>
 80062f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062fa:	e00a      	b.n	8006312 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062fc:	f7fc f88e 	bl	800241c <HAL_GetTick>
 8006300:	4602      	mov	r2, r0
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	1ad3      	subs	r3, r2, r3
 8006306:	f241 3288 	movw	r2, #5000	@ 0x1388
 800630a:	4293      	cmp	r3, r2
 800630c:	d901      	bls.n	8006312 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800630e:	2303      	movs	r3, #3
 8006310:	e0cb      	b.n	80064aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006312:	4b49      	ldr	r3, [pc, #292]	@ (8006438 <HAL_RCC_OscConfig+0x470>)
 8006314:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006316:	f003 0302 	and.w	r3, r3, #2
 800631a:	2b00      	cmp	r3, #0
 800631c:	d0ee      	beq.n	80062fc <HAL_RCC_OscConfig+0x334>
 800631e:	e014      	b.n	800634a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006320:	f7fc f87c 	bl	800241c <HAL_GetTick>
 8006324:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006326:	e00a      	b.n	800633e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006328:	f7fc f878 	bl	800241c <HAL_GetTick>
 800632c:	4602      	mov	r2, r0
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	1ad3      	subs	r3, r2, r3
 8006332:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006336:	4293      	cmp	r3, r2
 8006338:	d901      	bls.n	800633e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800633a:	2303      	movs	r3, #3
 800633c:	e0b5      	b.n	80064aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800633e:	4b3e      	ldr	r3, [pc, #248]	@ (8006438 <HAL_RCC_OscConfig+0x470>)
 8006340:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006342:	f003 0302 	and.w	r3, r3, #2
 8006346:	2b00      	cmp	r3, #0
 8006348:	d1ee      	bne.n	8006328 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800634a:	7dfb      	ldrb	r3, [r7, #23]
 800634c:	2b01      	cmp	r3, #1
 800634e:	d105      	bne.n	800635c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006350:	4b39      	ldr	r3, [pc, #228]	@ (8006438 <HAL_RCC_OscConfig+0x470>)
 8006352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006354:	4a38      	ldr	r2, [pc, #224]	@ (8006438 <HAL_RCC_OscConfig+0x470>)
 8006356:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800635a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	699b      	ldr	r3, [r3, #24]
 8006360:	2b00      	cmp	r3, #0
 8006362:	f000 80a1 	beq.w	80064a8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006366:	4b34      	ldr	r3, [pc, #208]	@ (8006438 <HAL_RCC_OscConfig+0x470>)
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	f003 030c 	and.w	r3, r3, #12
 800636e:	2b08      	cmp	r3, #8
 8006370:	d05c      	beq.n	800642c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	699b      	ldr	r3, [r3, #24]
 8006376:	2b02      	cmp	r3, #2
 8006378:	d141      	bne.n	80063fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800637a:	4b31      	ldr	r3, [pc, #196]	@ (8006440 <HAL_RCC_OscConfig+0x478>)
 800637c:	2200      	movs	r2, #0
 800637e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006380:	f7fc f84c 	bl	800241c <HAL_GetTick>
 8006384:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006386:	e008      	b.n	800639a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006388:	f7fc f848 	bl	800241c <HAL_GetTick>
 800638c:	4602      	mov	r2, r0
 800638e:	693b      	ldr	r3, [r7, #16]
 8006390:	1ad3      	subs	r3, r2, r3
 8006392:	2b02      	cmp	r3, #2
 8006394:	d901      	bls.n	800639a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006396:	2303      	movs	r3, #3
 8006398:	e087      	b.n	80064aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800639a:	4b27      	ldr	r3, [pc, #156]	@ (8006438 <HAL_RCC_OscConfig+0x470>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d1f0      	bne.n	8006388 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	69da      	ldr	r2, [r3, #28]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6a1b      	ldr	r3, [r3, #32]
 80063ae:	431a      	orrs	r2, r3
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063b4:	019b      	lsls	r3, r3, #6
 80063b6:	431a      	orrs	r2, r3
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063bc:	085b      	lsrs	r3, r3, #1
 80063be:	3b01      	subs	r3, #1
 80063c0:	041b      	lsls	r3, r3, #16
 80063c2:	431a      	orrs	r2, r3
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063c8:	061b      	lsls	r3, r3, #24
 80063ca:	491b      	ldr	r1, [pc, #108]	@ (8006438 <HAL_RCC_OscConfig+0x470>)
 80063cc:	4313      	orrs	r3, r2
 80063ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80063d0:	4b1b      	ldr	r3, [pc, #108]	@ (8006440 <HAL_RCC_OscConfig+0x478>)
 80063d2:	2201      	movs	r2, #1
 80063d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063d6:	f7fc f821 	bl	800241c <HAL_GetTick>
 80063da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80063dc:	e008      	b.n	80063f0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063de:	f7fc f81d 	bl	800241c <HAL_GetTick>
 80063e2:	4602      	mov	r2, r0
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	1ad3      	subs	r3, r2, r3
 80063e8:	2b02      	cmp	r3, #2
 80063ea:	d901      	bls.n	80063f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80063ec:	2303      	movs	r3, #3
 80063ee:	e05c      	b.n	80064aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80063f0:	4b11      	ldr	r3, [pc, #68]	@ (8006438 <HAL_RCC_OscConfig+0x470>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d0f0      	beq.n	80063de <HAL_RCC_OscConfig+0x416>
 80063fc:	e054      	b.n	80064a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063fe:	4b10      	ldr	r3, [pc, #64]	@ (8006440 <HAL_RCC_OscConfig+0x478>)
 8006400:	2200      	movs	r2, #0
 8006402:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006404:	f7fc f80a 	bl	800241c <HAL_GetTick>
 8006408:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800640a:	e008      	b.n	800641e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800640c:	f7fc f806 	bl	800241c <HAL_GetTick>
 8006410:	4602      	mov	r2, r0
 8006412:	693b      	ldr	r3, [r7, #16]
 8006414:	1ad3      	subs	r3, r2, r3
 8006416:	2b02      	cmp	r3, #2
 8006418:	d901      	bls.n	800641e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800641a:	2303      	movs	r3, #3
 800641c:	e045      	b.n	80064aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800641e:	4b06      	ldr	r3, [pc, #24]	@ (8006438 <HAL_RCC_OscConfig+0x470>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006426:	2b00      	cmp	r3, #0
 8006428:	d1f0      	bne.n	800640c <HAL_RCC_OscConfig+0x444>
 800642a:	e03d      	b.n	80064a8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	699b      	ldr	r3, [r3, #24]
 8006430:	2b01      	cmp	r3, #1
 8006432:	d107      	bne.n	8006444 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006434:	2301      	movs	r3, #1
 8006436:	e038      	b.n	80064aa <HAL_RCC_OscConfig+0x4e2>
 8006438:	40023800 	.word	0x40023800
 800643c:	40007000 	.word	0x40007000
 8006440:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006444:	4b1b      	ldr	r3, [pc, #108]	@ (80064b4 <HAL_RCC_OscConfig+0x4ec>)
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	699b      	ldr	r3, [r3, #24]
 800644e:	2b01      	cmp	r3, #1
 8006450:	d028      	beq.n	80064a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800645c:	429a      	cmp	r2, r3
 800645e:	d121      	bne.n	80064a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800646a:	429a      	cmp	r2, r3
 800646c:	d11a      	bne.n	80064a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800646e:	68fa      	ldr	r2, [r7, #12]
 8006470:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006474:	4013      	ands	r3, r2
 8006476:	687a      	ldr	r2, [r7, #4]
 8006478:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800647a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800647c:	4293      	cmp	r3, r2
 800647e:	d111      	bne.n	80064a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800648a:	085b      	lsrs	r3, r3, #1
 800648c:	3b01      	subs	r3, #1
 800648e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006490:	429a      	cmp	r2, r3
 8006492:	d107      	bne.n	80064a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800649e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80064a0:	429a      	cmp	r2, r3
 80064a2:	d001      	beq.n	80064a8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80064a4:	2301      	movs	r3, #1
 80064a6:	e000      	b.n	80064aa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80064a8:	2300      	movs	r3, #0
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3718      	adds	r7, #24
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}
 80064b2:	bf00      	nop
 80064b4:	40023800 	.word	0x40023800

080064b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b084      	sub	sp, #16
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
 80064c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d101      	bne.n	80064cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80064c8:	2301      	movs	r3, #1
 80064ca:	e0cc      	b.n	8006666 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80064cc:	4b68      	ldr	r3, [pc, #416]	@ (8006670 <HAL_RCC_ClockConfig+0x1b8>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f003 0307 	and.w	r3, r3, #7
 80064d4:	683a      	ldr	r2, [r7, #0]
 80064d6:	429a      	cmp	r2, r3
 80064d8:	d90c      	bls.n	80064f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064da:	4b65      	ldr	r3, [pc, #404]	@ (8006670 <HAL_RCC_ClockConfig+0x1b8>)
 80064dc:	683a      	ldr	r2, [r7, #0]
 80064de:	b2d2      	uxtb	r2, r2
 80064e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80064e2:	4b63      	ldr	r3, [pc, #396]	@ (8006670 <HAL_RCC_ClockConfig+0x1b8>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f003 0307 	and.w	r3, r3, #7
 80064ea:	683a      	ldr	r2, [r7, #0]
 80064ec:	429a      	cmp	r2, r3
 80064ee:	d001      	beq.n	80064f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80064f0:	2301      	movs	r3, #1
 80064f2:	e0b8      	b.n	8006666 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f003 0302 	and.w	r3, r3, #2
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d020      	beq.n	8006542 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f003 0304 	and.w	r3, r3, #4
 8006508:	2b00      	cmp	r3, #0
 800650a:	d005      	beq.n	8006518 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800650c:	4b59      	ldr	r3, [pc, #356]	@ (8006674 <HAL_RCC_ClockConfig+0x1bc>)
 800650e:	689b      	ldr	r3, [r3, #8]
 8006510:	4a58      	ldr	r2, [pc, #352]	@ (8006674 <HAL_RCC_ClockConfig+0x1bc>)
 8006512:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006516:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f003 0308 	and.w	r3, r3, #8
 8006520:	2b00      	cmp	r3, #0
 8006522:	d005      	beq.n	8006530 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006524:	4b53      	ldr	r3, [pc, #332]	@ (8006674 <HAL_RCC_ClockConfig+0x1bc>)
 8006526:	689b      	ldr	r3, [r3, #8]
 8006528:	4a52      	ldr	r2, [pc, #328]	@ (8006674 <HAL_RCC_ClockConfig+0x1bc>)
 800652a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800652e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006530:	4b50      	ldr	r3, [pc, #320]	@ (8006674 <HAL_RCC_ClockConfig+0x1bc>)
 8006532:	689b      	ldr	r3, [r3, #8]
 8006534:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	689b      	ldr	r3, [r3, #8]
 800653c:	494d      	ldr	r1, [pc, #308]	@ (8006674 <HAL_RCC_ClockConfig+0x1bc>)
 800653e:	4313      	orrs	r3, r2
 8006540:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f003 0301 	and.w	r3, r3, #1
 800654a:	2b00      	cmp	r3, #0
 800654c:	d044      	beq.n	80065d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	2b01      	cmp	r3, #1
 8006554:	d107      	bne.n	8006566 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006556:	4b47      	ldr	r3, [pc, #284]	@ (8006674 <HAL_RCC_ClockConfig+0x1bc>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800655e:	2b00      	cmp	r3, #0
 8006560:	d119      	bne.n	8006596 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006562:	2301      	movs	r3, #1
 8006564:	e07f      	b.n	8006666 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	2b02      	cmp	r3, #2
 800656c:	d003      	beq.n	8006576 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006572:	2b03      	cmp	r3, #3
 8006574:	d107      	bne.n	8006586 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006576:	4b3f      	ldr	r3, [pc, #252]	@ (8006674 <HAL_RCC_ClockConfig+0x1bc>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800657e:	2b00      	cmp	r3, #0
 8006580:	d109      	bne.n	8006596 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006582:	2301      	movs	r3, #1
 8006584:	e06f      	b.n	8006666 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006586:	4b3b      	ldr	r3, [pc, #236]	@ (8006674 <HAL_RCC_ClockConfig+0x1bc>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f003 0302 	and.w	r3, r3, #2
 800658e:	2b00      	cmp	r3, #0
 8006590:	d101      	bne.n	8006596 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006592:	2301      	movs	r3, #1
 8006594:	e067      	b.n	8006666 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006596:	4b37      	ldr	r3, [pc, #220]	@ (8006674 <HAL_RCC_ClockConfig+0x1bc>)
 8006598:	689b      	ldr	r3, [r3, #8]
 800659a:	f023 0203 	bic.w	r2, r3, #3
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	4934      	ldr	r1, [pc, #208]	@ (8006674 <HAL_RCC_ClockConfig+0x1bc>)
 80065a4:	4313      	orrs	r3, r2
 80065a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80065a8:	f7fb ff38 	bl	800241c <HAL_GetTick>
 80065ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80065ae:	e00a      	b.n	80065c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80065b0:	f7fb ff34 	bl	800241c <HAL_GetTick>
 80065b4:	4602      	mov	r2, r0
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	1ad3      	subs	r3, r2, r3
 80065ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065be:	4293      	cmp	r3, r2
 80065c0:	d901      	bls.n	80065c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80065c2:	2303      	movs	r3, #3
 80065c4:	e04f      	b.n	8006666 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80065c6:	4b2b      	ldr	r3, [pc, #172]	@ (8006674 <HAL_RCC_ClockConfig+0x1bc>)
 80065c8:	689b      	ldr	r3, [r3, #8]
 80065ca:	f003 020c 	and.w	r2, r3, #12
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	685b      	ldr	r3, [r3, #4]
 80065d2:	009b      	lsls	r3, r3, #2
 80065d4:	429a      	cmp	r2, r3
 80065d6:	d1eb      	bne.n	80065b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80065d8:	4b25      	ldr	r3, [pc, #148]	@ (8006670 <HAL_RCC_ClockConfig+0x1b8>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f003 0307 	and.w	r3, r3, #7
 80065e0:	683a      	ldr	r2, [r7, #0]
 80065e2:	429a      	cmp	r2, r3
 80065e4:	d20c      	bcs.n	8006600 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065e6:	4b22      	ldr	r3, [pc, #136]	@ (8006670 <HAL_RCC_ClockConfig+0x1b8>)
 80065e8:	683a      	ldr	r2, [r7, #0]
 80065ea:	b2d2      	uxtb	r2, r2
 80065ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065ee:	4b20      	ldr	r3, [pc, #128]	@ (8006670 <HAL_RCC_ClockConfig+0x1b8>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f003 0307 	and.w	r3, r3, #7
 80065f6:	683a      	ldr	r2, [r7, #0]
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d001      	beq.n	8006600 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80065fc:	2301      	movs	r3, #1
 80065fe:	e032      	b.n	8006666 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f003 0304 	and.w	r3, r3, #4
 8006608:	2b00      	cmp	r3, #0
 800660a:	d008      	beq.n	800661e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800660c:	4b19      	ldr	r3, [pc, #100]	@ (8006674 <HAL_RCC_ClockConfig+0x1bc>)
 800660e:	689b      	ldr	r3, [r3, #8]
 8006610:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	68db      	ldr	r3, [r3, #12]
 8006618:	4916      	ldr	r1, [pc, #88]	@ (8006674 <HAL_RCC_ClockConfig+0x1bc>)
 800661a:	4313      	orrs	r3, r2
 800661c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f003 0308 	and.w	r3, r3, #8
 8006626:	2b00      	cmp	r3, #0
 8006628:	d009      	beq.n	800663e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800662a:	4b12      	ldr	r3, [pc, #72]	@ (8006674 <HAL_RCC_ClockConfig+0x1bc>)
 800662c:	689b      	ldr	r3, [r3, #8]
 800662e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	691b      	ldr	r3, [r3, #16]
 8006636:	00db      	lsls	r3, r3, #3
 8006638:	490e      	ldr	r1, [pc, #56]	@ (8006674 <HAL_RCC_ClockConfig+0x1bc>)
 800663a:	4313      	orrs	r3, r2
 800663c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800663e:	f000 f821 	bl	8006684 <HAL_RCC_GetSysClockFreq>
 8006642:	4602      	mov	r2, r0
 8006644:	4b0b      	ldr	r3, [pc, #44]	@ (8006674 <HAL_RCC_ClockConfig+0x1bc>)
 8006646:	689b      	ldr	r3, [r3, #8]
 8006648:	091b      	lsrs	r3, r3, #4
 800664a:	f003 030f 	and.w	r3, r3, #15
 800664e:	490a      	ldr	r1, [pc, #40]	@ (8006678 <HAL_RCC_ClockConfig+0x1c0>)
 8006650:	5ccb      	ldrb	r3, [r1, r3]
 8006652:	fa22 f303 	lsr.w	r3, r2, r3
 8006656:	4a09      	ldr	r2, [pc, #36]	@ (800667c <HAL_RCC_ClockConfig+0x1c4>)
 8006658:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800665a:	4b09      	ldr	r3, [pc, #36]	@ (8006680 <HAL_RCC_ClockConfig+0x1c8>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4618      	mov	r0, r3
 8006660:	f7fb fe98 	bl	8002394 <HAL_InitTick>

  return HAL_OK;
 8006664:	2300      	movs	r3, #0
}
 8006666:	4618      	mov	r0, r3
 8006668:	3710      	adds	r7, #16
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}
 800666e:	bf00      	nop
 8006670:	40023c00 	.word	0x40023c00
 8006674:	40023800 	.word	0x40023800
 8006678:	0800cbc0 	.word	0x0800cbc0
 800667c:	2000001c 	.word	0x2000001c
 8006680:	20000020 	.word	0x20000020

08006684 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006684:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006688:	b094      	sub	sp, #80	@ 0x50
 800668a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800668c:	2300      	movs	r3, #0
 800668e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006690:	2300      	movs	r3, #0
 8006692:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006694:	2300      	movs	r3, #0
 8006696:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006698:	2300      	movs	r3, #0
 800669a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800669c:	4b79      	ldr	r3, [pc, #484]	@ (8006884 <HAL_RCC_GetSysClockFreq+0x200>)
 800669e:	689b      	ldr	r3, [r3, #8]
 80066a0:	f003 030c 	and.w	r3, r3, #12
 80066a4:	2b08      	cmp	r3, #8
 80066a6:	d00d      	beq.n	80066c4 <HAL_RCC_GetSysClockFreq+0x40>
 80066a8:	2b08      	cmp	r3, #8
 80066aa:	f200 80e1 	bhi.w	8006870 <HAL_RCC_GetSysClockFreq+0x1ec>
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d002      	beq.n	80066b8 <HAL_RCC_GetSysClockFreq+0x34>
 80066b2:	2b04      	cmp	r3, #4
 80066b4:	d003      	beq.n	80066be <HAL_RCC_GetSysClockFreq+0x3a>
 80066b6:	e0db      	b.n	8006870 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80066b8:	4b73      	ldr	r3, [pc, #460]	@ (8006888 <HAL_RCC_GetSysClockFreq+0x204>)
 80066ba:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80066bc:	e0db      	b.n	8006876 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80066be:	4b73      	ldr	r3, [pc, #460]	@ (800688c <HAL_RCC_GetSysClockFreq+0x208>)
 80066c0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80066c2:	e0d8      	b.n	8006876 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80066c4:	4b6f      	ldr	r3, [pc, #444]	@ (8006884 <HAL_RCC_GetSysClockFreq+0x200>)
 80066c6:	685b      	ldr	r3, [r3, #4]
 80066c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80066cc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80066ce:	4b6d      	ldr	r3, [pc, #436]	@ (8006884 <HAL_RCC_GetSysClockFreq+0x200>)
 80066d0:	685b      	ldr	r3, [r3, #4]
 80066d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d063      	beq.n	80067a2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80066da:	4b6a      	ldr	r3, [pc, #424]	@ (8006884 <HAL_RCC_GetSysClockFreq+0x200>)
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	099b      	lsrs	r3, r3, #6
 80066e0:	2200      	movs	r2, #0
 80066e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80066e4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80066e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80066ee:	2300      	movs	r3, #0
 80066f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80066f2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80066f6:	4622      	mov	r2, r4
 80066f8:	462b      	mov	r3, r5
 80066fa:	f04f 0000 	mov.w	r0, #0
 80066fe:	f04f 0100 	mov.w	r1, #0
 8006702:	0159      	lsls	r1, r3, #5
 8006704:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006708:	0150      	lsls	r0, r2, #5
 800670a:	4602      	mov	r2, r0
 800670c:	460b      	mov	r3, r1
 800670e:	4621      	mov	r1, r4
 8006710:	1a51      	subs	r1, r2, r1
 8006712:	6139      	str	r1, [r7, #16]
 8006714:	4629      	mov	r1, r5
 8006716:	eb63 0301 	sbc.w	r3, r3, r1
 800671a:	617b      	str	r3, [r7, #20]
 800671c:	f04f 0200 	mov.w	r2, #0
 8006720:	f04f 0300 	mov.w	r3, #0
 8006724:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006728:	4659      	mov	r1, fp
 800672a:	018b      	lsls	r3, r1, #6
 800672c:	4651      	mov	r1, sl
 800672e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006732:	4651      	mov	r1, sl
 8006734:	018a      	lsls	r2, r1, #6
 8006736:	4651      	mov	r1, sl
 8006738:	ebb2 0801 	subs.w	r8, r2, r1
 800673c:	4659      	mov	r1, fp
 800673e:	eb63 0901 	sbc.w	r9, r3, r1
 8006742:	f04f 0200 	mov.w	r2, #0
 8006746:	f04f 0300 	mov.w	r3, #0
 800674a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800674e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006752:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006756:	4690      	mov	r8, r2
 8006758:	4699      	mov	r9, r3
 800675a:	4623      	mov	r3, r4
 800675c:	eb18 0303 	adds.w	r3, r8, r3
 8006760:	60bb      	str	r3, [r7, #8]
 8006762:	462b      	mov	r3, r5
 8006764:	eb49 0303 	adc.w	r3, r9, r3
 8006768:	60fb      	str	r3, [r7, #12]
 800676a:	f04f 0200 	mov.w	r2, #0
 800676e:	f04f 0300 	mov.w	r3, #0
 8006772:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006776:	4629      	mov	r1, r5
 8006778:	024b      	lsls	r3, r1, #9
 800677a:	4621      	mov	r1, r4
 800677c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006780:	4621      	mov	r1, r4
 8006782:	024a      	lsls	r2, r1, #9
 8006784:	4610      	mov	r0, r2
 8006786:	4619      	mov	r1, r3
 8006788:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800678a:	2200      	movs	r2, #0
 800678c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800678e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006790:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006794:	f7f9 fd74 	bl	8000280 <__aeabi_uldivmod>
 8006798:	4602      	mov	r2, r0
 800679a:	460b      	mov	r3, r1
 800679c:	4613      	mov	r3, r2
 800679e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80067a0:	e058      	b.n	8006854 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80067a2:	4b38      	ldr	r3, [pc, #224]	@ (8006884 <HAL_RCC_GetSysClockFreq+0x200>)
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	099b      	lsrs	r3, r3, #6
 80067a8:	2200      	movs	r2, #0
 80067aa:	4618      	mov	r0, r3
 80067ac:	4611      	mov	r1, r2
 80067ae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80067b2:	623b      	str	r3, [r7, #32]
 80067b4:	2300      	movs	r3, #0
 80067b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80067b8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80067bc:	4642      	mov	r2, r8
 80067be:	464b      	mov	r3, r9
 80067c0:	f04f 0000 	mov.w	r0, #0
 80067c4:	f04f 0100 	mov.w	r1, #0
 80067c8:	0159      	lsls	r1, r3, #5
 80067ca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80067ce:	0150      	lsls	r0, r2, #5
 80067d0:	4602      	mov	r2, r0
 80067d2:	460b      	mov	r3, r1
 80067d4:	4641      	mov	r1, r8
 80067d6:	ebb2 0a01 	subs.w	sl, r2, r1
 80067da:	4649      	mov	r1, r9
 80067dc:	eb63 0b01 	sbc.w	fp, r3, r1
 80067e0:	f04f 0200 	mov.w	r2, #0
 80067e4:	f04f 0300 	mov.w	r3, #0
 80067e8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80067ec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80067f0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80067f4:	ebb2 040a 	subs.w	r4, r2, sl
 80067f8:	eb63 050b 	sbc.w	r5, r3, fp
 80067fc:	f04f 0200 	mov.w	r2, #0
 8006800:	f04f 0300 	mov.w	r3, #0
 8006804:	00eb      	lsls	r3, r5, #3
 8006806:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800680a:	00e2      	lsls	r2, r4, #3
 800680c:	4614      	mov	r4, r2
 800680e:	461d      	mov	r5, r3
 8006810:	4643      	mov	r3, r8
 8006812:	18e3      	adds	r3, r4, r3
 8006814:	603b      	str	r3, [r7, #0]
 8006816:	464b      	mov	r3, r9
 8006818:	eb45 0303 	adc.w	r3, r5, r3
 800681c:	607b      	str	r3, [r7, #4]
 800681e:	f04f 0200 	mov.w	r2, #0
 8006822:	f04f 0300 	mov.w	r3, #0
 8006826:	e9d7 4500 	ldrd	r4, r5, [r7]
 800682a:	4629      	mov	r1, r5
 800682c:	028b      	lsls	r3, r1, #10
 800682e:	4621      	mov	r1, r4
 8006830:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006834:	4621      	mov	r1, r4
 8006836:	028a      	lsls	r2, r1, #10
 8006838:	4610      	mov	r0, r2
 800683a:	4619      	mov	r1, r3
 800683c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800683e:	2200      	movs	r2, #0
 8006840:	61bb      	str	r3, [r7, #24]
 8006842:	61fa      	str	r2, [r7, #28]
 8006844:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006848:	f7f9 fd1a 	bl	8000280 <__aeabi_uldivmod>
 800684c:	4602      	mov	r2, r0
 800684e:	460b      	mov	r3, r1
 8006850:	4613      	mov	r3, r2
 8006852:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006854:	4b0b      	ldr	r3, [pc, #44]	@ (8006884 <HAL_RCC_GetSysClockFreq+0x200>)
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	0c1b      	lsrs	r3, r3, #16
 800685a:	f003 0303 	and.w	r3, r3, #3
 800685e:	3301      	adds	r3, #1
 8006860:	005b      	lsls	r3, r3, #1
 8006862:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006864:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006866:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006868:	fbb2 f3f3 	udiv	r3, r2, r3
 800686c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800686e:	e002      	b.n	8006876 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006870:	4b05      	ldr	r3, [pc, #20]	@ (8006888 <HAL_RCC_GetSysClockFreq+0x204>)
 8006872:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006874:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006876:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006878:	4618      	mov	r0, r3
 800687a:	3750      	adds	r7, #80	@ 0x50
 800687c:	46bd      	mov	sp, r7
 800687e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006882:	bf00      	nop
 8006884:	40023800 	.word	0x40023800
 8006888:	00f42400 	.word	0x00f42400
 800688c:	007a1200 	.word	0x007a1200

08006890 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006890:	b480      	push	{r7}
 8006892:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006894:	4b03      	ldr	r3, [pc, #12]	@ (80068a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8006896:	681b      	ldr	r3, [r3, #0]
}
 8006898:	4618      	mov	r0, r3
 800689a:	46bd      	mov	sp, r7
 800689c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a0:	4770      	bx	lr
 80068a2:	bf00      	nop
 80068a4:	2000001c 	.word	0x2000001c

080068a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80068ac:	f7ff fff0 	bl	8006890 <HAL_RCC_GetHCLKFreq>
 80068b0:	4602      	mov	r2, r0
 80068b2:	4b05      	ldr	r3, [pc, #20]	@ (80068c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80068b4:	689b      	ldr	r3, [r3, #8]
 80068b6:	0a9b      	lsrs	r3, r3, #10
 80068b8:	f003 0307 	and.w	r3, r3, #7
 80068bc:	4903      	ldr	r1, [pc, #12]	@ (80068cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80068be:	5ccb      	ldrb	r3, [r1, r3]
 80068c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	bd80      	pop	{r7, pc}
 80068c8:	40023800 	.word	0x40023800
 80068cc:	0800cbd0 	.word	0x0800cbd0

080068d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80068d4:	f7ff ffdc 	bl	8006890 <HAL_RCC_GetHCLKFreq>
 80068d8:	4602      	mov	r2, r0
 80068da:	4b05      	ldr	r3, [pc, #20]	@ (80068f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80068dc:	689b      	ldr	r3, [r3, #8]
 80068de:	0b5b      	lsrs	r3, r3, #13
 80068e0:	f003 0307 	and.w	r3, r3, #7
 80068e4:	4903      	ldr	r1, [pc, #12]	@ (80068f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80068e6:	5ccb      	ldrb	r3, [r1, r3]
 80068e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068ec:	4618      	mov	r0, r3
 80068ee:	bd80      	pop	{r7, pc}
 80068f0:	40023800 	.word	0x40023800
 80068f4:	0800cbd0 	.word	0x0800cbd0

080068f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b082      	sub	sp, #8
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d101      	bne.n	800690a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	e07b      	b.n	8006a02 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800690e:	2b00      	cmp	r3, #0
 8006910:	d108      	bne.n	8006924 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800691a:	d009      	beq.n	8006930 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2200      	movs	r2, #0
 8006920:	61da      	str	r2, [r3, #28]
 8006922:	e005      	b.n	8006930 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2200      	movs	r2, #0
 8006928:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2200      	movs	r2, #0
 800692e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2200      	movs	r2, #0
 8006934:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800693c:	b2db      	uxtb	r3, r3
 800693e:	2b00      	cmp	r3, #0
 8006940:	d106      	bne.n	8006950 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2200      	movs	r2, #0
 8006946:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f7fb fadc 	bl	8001f08 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2202      	movs	r2, #2
 8006954:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	681a      	ldr	r2, [r3, #0]
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006966:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	689b      	ldr	r3, [r3, #8]
 8006974:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006978:	431a      	orrs	r2, r3
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	68db      	ldr	r3, [r3, #12]
 800697e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006982:	431a      	orrs	r2, r3
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	691b      	ldr	r3, [r3, #16]
 8006988:	f003 0302 	and.w	r3, r3, #2
 800698c:	431a      	orrs	r2, r3
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	695b      	ldr	r3, [r3, #20]
 8006992:	f003 0301 	and.w	r3, r3, #1
 8006996:	431a      	orrs	r2, r3
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	699b      	ldr	r3, [r3, #24]
 800699c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80069a0:	431a      	orrs	r2, r3
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	69db      	ldr	r3, [r3, #28]
 80069a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80069aa:	431a      	orrs	r2, r3
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6a1b      	ldr	r3, [r3, #32]
 80069b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069b4:	ea42 0103 	orr.w	r1, r2, r3
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069bc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	430a      	orrs	r2, r1
 80069c6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	699b      	ldr	r3, [r3, #24]
 80069cc:	0c1b      	lsrs	r3, r3, #16
 80069ce:	f003 0104 	and.w	r1, r3, #4
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069d6:	f003 0210 	and.w	r2, r3, #16
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	430a      	orrs	r2, r1
 80069e0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	69da      	ldr	r2, [r3, #28]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80069f0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2200      	movs	r2, #0
 80069f6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2201      	movs	r2, #1
 80069fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006a00:	2300      	movs	r3, #0
}
 8006a02:	4618      	mov	r0, r3
 8006a04:	3708      	adds	r7, #8
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}

08006a0a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006a0a:	b580      	push	{r7, lr}
 8006a0c:	b082      	sub	sp, #8
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d101      	bne.n	8006a1c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	e041      	b.n	8006aa0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a22:	b2db      	uxtb	r3, r3
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d106      	bne.n	8006a36 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006a30:	6878      	ldr	r0, [r7, #4]
 8006a32:	f7fb fab1 	bl	8001f98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2202      	movs	r2, #2
 8006a3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681a      	ldr	r2, [r3, #0]
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	3304      	adds	r3, #4
 8006a46:	4619      	mov	r1, r3
 8006a48:	4610      	mov	r0, r2
 8006a4a:	f000 fad9 	bl	8007000 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2201      	movs	r2, #1
 8006a52:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2201      	movs	r2, #1
 8006a5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2201      	movs	r2, #1
 8006a62:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2201      	movs	r2, #1
 8006a6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2201      	movs	r2, #1
 8006a72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2201      	movs	r2, #1
 8006a7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2201      	movs	r2, #1
 8006a82:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2201      	movs	r2, #1
 8006a8a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2201      	movs	r2, #1
 8006a92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2201      	movs	r2, #1
 8006a9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006a9e:	2300      	movs	r3, #0
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	3708      	adds	r7, #8
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bd80      	pop	{r7, pc}

08006aa8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b082      	sub	sp, #8
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d101      	bne.n	8006aba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	e041      	b.n	8006b3e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ac0:	b2db      	uxtb	r3, r3
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d106      	bne.n	8006ad4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f000 f839 	bl	8006b46 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2202      	movs	r2, #2
 8006ad8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681a      	ldr	r2, [r3, #0]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	3304      	adds	r3, #4
 8006ae4:	4619      	mov	r1, r3
 8006ae6:	4610      	mov	r0, r2
 8006ae8:	f000 fa8a 	bl	8007000 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2201      	movs	r2, #1
 8006af0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2201      	movs	r2, #1
 8006af8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2201      	movs	r2, #1
 8006b00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2201      	movs	r2, #1
 8006b08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2201      	movs	r2, #1
 8006b10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2201      	movs	r2, #1
 8006b18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2201      	movs	r2, #1
 8006b20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2201      	movs	r2, #1
 8006b28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2201      	movs	r2, #1
 8006b30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2201      	movs	r2, #1
 8006b38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006b3c:	2300      	movs	r3, #0
}
 8006b3e:	4618      	mov	r0, r3
 8006b40:	3708      	adds	r7, #8
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}

08006b46 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006b46:	b480      	push	{r7}
 8006b48:	b083      	sub	sp, #12
 8006b4a:	af00      	add	r7, sp, #0
 8006b4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006b4e:	bf00      	nop
 8006b50:	370c      	adds	r7, #12
 8006b52:	46bd      	mov	sp, r7
 8006b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b58:	4770      	bx	lr
	...

08006b5c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b084      	sub	sp, #16
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
 8006b64:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d109      	bne.n	8006b80 <HAL_TIM_PWM_Start+0x24>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006b72:	b2db      	uxtb	r3, r3
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	bf14      	ite	ne
 8006b78:	2301      	movne	r3, #1
 8006b7a:	2300      	moveq	r3, #0
 8006b7c:	b2db      	uxtb	r3, r3
 8006b7e:	e022      	b.n	8006bc6 <HAL_TIM_PWM_Start+0x6a>
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	2b04      	cmp	r3, #4
 8006b84:	d109      	bne.n	8006b9a <HAL_TIM_PWM_Start+0x3e>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006b8c:	b2db      	uxtb	r3, r3
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	bf14      	ite	ne
 8006b92:	2301      	movne	r3, #1
 8006b94:	2300      	moveq	r3, #0
 8006b96:	b2db      	uxtb	r3, r3
 8006b98:	e015      	b.n	8006bc6 <HAL_TIM_PWM_Start+0x6a>
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	2b08      	cmp	r3, #8
 8006b9e:	d109      	bne.n	8006bb4 <HAL_TIM_PWM_Start+0x58>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006ba6:	b2db      	uxtb	r3, r3
 8006ba8:	2b01      	cmp	r3, #1
 8006baa:	bf14      	ite	ne
 8006bac:	2301      	movne	r3, #1
 8006bae:	2300      	moveq	r3, #0
 8006bb0:	b2db      	uxtb	r3, r3
 8006bb2:	e008      	b.n	8006bc6 <HAL_TIM_PWM_Start+0x6a>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bba:	b2db      	uxtb	r3, r3
 8006bbc:	2b01      	cmp	r3, #1
 8006bbe:	bf14      	ite	ne
 8006bc0:	2301      	movne	r3, #1
 8006bc2:	2300      	moveq	r3, #0
 8006bc4:	b2db      	uxtb	r3, r3
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d001      	beq.n	8006bce <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006bca:	2301      	movs	r3, #1
 8006bcc:	e07c      	b.n	8006cc8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d104      	bne.n	8006bde <HAL_TIM_PWM_Start+0x82>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2202      	movs	r2, #2
 8006bd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006bdc:	e013      	b.n	8006c06 <HAL_TIM_PWM_Start+0xaa>
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	2b04      	cmp	r3, #4
 8006be2:	d104      	bne.n	8006bee <HAL_TIM_PWM_Start+0x92>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2202      	movs	r2, #2
 8006be8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006bec:	e00b      	b.n	8006c06 <HAL_TIM_PWM_Start+0xaa>
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	2b08      	cmp	r3, #8
 8006bf2:	d104      	bne.n	8006bfe <HAL_TIM_PWM_Start+0xa2>
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2202      	movs	r2, #2
 8006bf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006bfc:	e003      	b.n	8006c06 <HAL_TIM_PWM_Start+0xaa>
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2202      	movs	r2, #2
 8006c02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	2201      	movs	r2, #1
 8006c0c:	6839      	ldr	r1, [r7, #0]
 8006c0e:	4618      	mov	r0, r3
 8006c10:	f000 fce6 	bl	80075e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	4a2d      	ldr	r2, [pc, #180]	@ (8006cd0 <HAL_TIM_PWM_Start+0x174>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d004      	beq.n	8006c28 <HAL_TIM_PWM_Start+0xcc>
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	4a2c      	ldr	r2, [pc, #176]	@ (8006cd4 <HAL_TIM_PWM_Start+0x178>)
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d101      	bne.n	8006c2c <HAL_TIM_PWM_Start+0xd0>
 8006c28:	2301      	movs	r3, #1
 8006c2a:	e000      	b.n	8006c2e <HAL_TIM_PWM_Start+0xd2>
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d007      	beq.n	8006c42 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006c40:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4a22      	ldr	r2, [pc, #136]	@ (8006cd0 <HAL_TIM_PWM_Start+0x174>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d022      	beq.n	8006c92 <HAL_TIM_PWM_Start+0x136>
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c54:	d01d      	beq.n	8006c92 <HAL_TIM_PWM_Start+0x136>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4a1f      	ldr	r2, [pc, #124]	@ (8006cd8 <HAL_TIM_PWM_Start+0x17c>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d018      	beq.n	8006c92 <HAL_TIM_PWM_Start+0x136>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	4a1d      	ldr	r2, [pc, #116]	@ (8006cdc <HAL_TIM_PWM_Start+0x180>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d013      	beq.n	8006c92 <HAL_TIM_PWM_Start+0x136>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4a1c      	ldr	r2, [pc, #112]	@ (8006ce0 <HAL_TIM_PWM_Start+0x184>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d00e      	beq.n	8006c92 <HAL_TIM_PWM_Start+0x136>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4a16      	ldr	r2, [pc, #88]	@ (8006cd4 <HAL_TIM_PWM_Start+0x178>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d009      	beq.n	8006c92 <HAL_TIM_PWM_Start+0x136>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a18      	ldr	r2, [pc, #96]	@ (8006ce4 <HAL_TIM_PWM_Start+0x188>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d004      	beq.n	8006c92 <HAL_TIM_PWM_Start+0x136>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a16      	ldr	r2, [pc, #88]	@ (8006ce8 <HAL_TIM_PWM_Start+0x18c>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d111      	bne.n	8006cb6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	689b      	ldr	r3, [r3, #8]
 8006c98:	f003 0307 	and.w	r3, r3, #7
 8006c9c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	2b06      	cmp	r3, #6
 8006ca2:	d010      	beq.n	8006cc6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	681a      	ldr	r2, [r3, #0]
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f042 0201 	orr.w	r2, r2, #1
 8006cb2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cb4:	e007      	b.n	8006cc6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	681a      	ldr	r2, [r3, #0]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f042 0201 	orr.w	r2, r2, #1
 8006cc4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006cc6:	2300      	movs	r3, #0
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	3710      	adds	r7, #16
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd80      	pop	{r7, pc}
 8006cd0:	40010000 	.word	0x40010000
 8006cd4:	40010400 	.word	0x40010400
 8006cd8:	40000400 	.word	0x40000400
 8006cdc:	40000800 	.word	0x40000800
 8006ce0:	40000c00 	.word	0x40000c00
 8006ce4:	40014000 	.word	0x40014000
 8006ce8:	40001800 	.word	0x40001800

08006cec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b086      	sub	sp, #24
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	60f8      	str	r0, [r7, #12]
 8006cf4:	60b9      	str	r1, [r7, #8]
 8006cf6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d02:	2b01      	cmp	r3, #1
 8006d04:	d101      	bne.n	8006d0a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006d06:	2302      	movs	r3, #2
 8006d08:	e0ae      	b.n	8006e68 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2201      	movs	r2, #1
 8006d0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2b0c      	cmp	r3, #12
 8006d16:	f200 809f 	bhi.w	8006e58 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006d1a:	a201      	add	r2, pc, #4	@ (adr r2, 8006d20 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d20:	08006d55 	.word	0x08006d55
 8006d24:	08006e59 	.word	0x08006e59
 8006d28:	08006e59 	.word	0x08006e59
 8006d2c:	08006e59 	.word	0x08006e59
 8006d30:	08006d95 	.word	0x08006d95
 8006d34:	08006e59 	.word	0x08006e59
 8006d38:	08006e59 	.word	0x08006e59
 8006d3c:	08006e59 	.word	0x08006e59
 8006d40:	08006dd7 	.word	0x08006dd7
 8006d44:	08006e59 	.word	0x08006e59
 8006d48:	08006e59 	.word	0x08006e59
 8006d4c:	08006e59 	.word	0x08006e59
 8006d50:	08006e17 	.word	0x08006e17
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	68b9      	ldr	r1, [r7, #8]
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f000 f9f6 	bl	800714c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	699a      	ldr	r2, [r3, #24]
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f042 0208 	orr.w	r2, r2, #8
 8006d6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	699a      	ldr	r2, [r3, #24]
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f022 0204 	bic.w	r2, r2, #4
 8006d7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	6999      	ldr	r1, [r3, #24]
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	691a      	ldr	r2, [r3, #16]
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	430a      	orrs	r2, r1
 8006d90:	619a      	str	r2, [r3, #24]
      break;
 8006d92:	e064      	b.n	8006e5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	68b9      	ldr	r1, [r7, #8]
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	f000 fa46 	bl	800722c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	699a      	ldr	r2, [r3, #24]
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006dae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	699a      	ldr	r2, [r3, #24]
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006dbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	6999      	ldr	r1, [r3, #24]
 8006dc6:	68bb      	ldr	r3, [r7, #8]
 8006dc8:	691b      	ldr	r3, [r3, #16]
 8006dca:	021a      	lsls	r2, r3, #8
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	430a      	orrs	r2, r1
 8006dd2:	619a      	str	r2, [r3, #24]
      break;
 8006dd4:	e043      	b.n	8006e5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	68b9      	ldr	r1, [r7, #8]
 8006ddc:	4618      	mov	r0, r3
 8006dde:	f000 fa9b 	bl	8007318 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	69da      	ldr	r2, [r3, #28]
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f042 0208 	orr.w	r2, r2, #8
 8006df0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	69da      	ldr	r2, [r3, #28]
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f022 0204 	bic.w	r2, r2, #4
 8006e00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	69d9      	ldr	r1, [r3, #28]
 8006e08:	68bb      	ldr	r3, [r7, #8]
 8006e0a:	691a      	ldr	r2, [r3, #16]
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	430a      	orrs	r2, r1
 8006e12:	61da      	str	r2, [r3, #28]
      break;
 8006e14:	e023      	b.n	8006e5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	68b9      	ldr	r1, [r7, #8]
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	f000 faef 	bl	8007400 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	69da      	ldr	r2, [r3, #28]
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006e30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	69da      	ldr	r2, [r3, #28]
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	69d9      	ldr	r1, [r3, #28]
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	691b      	ldr	r3, [r3, #16]
 8006e4c:	021a      	lsls	r2, r3, #8
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	430a      	orrs	r2, r1
 8006e54:	61da      	str	r2, [r3, #28]
      break;
 8006e56:	e002      	b.n	8006e5e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006e58:	2301      	movs	r3, #1
 8006e5a:	75fb      	strb	r3, [r7, #23]
      break;
 8006e5c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	2200      	movs	r2, #0
 8006e62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006e66:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	3718      	adds	r7, #24
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	bd80      	pop	{r7, pc}

08006e70 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b084      	sub	sp, #16
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
 8006e78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	d101      	bne.n	8006e8c <HAL_TIM_ConfigClockSource+0x1c>
 8006e88:	2302      	movs	r3, #2
 8006e8a:	e0b4      	b.n	8006ff6 <HAL_TIM_ConfigClockSource+0x186>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2201      	movs	r2, #1
 8006e90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2202      	movs	r2, #2
 8006e98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	689b      	ldr	r3, [r3, #8]
 8006ea2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006eaa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006eb2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	68ba      	ldr	r2, [r7, #8]
 8006eba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ec4:	d03e      	beq.n	8006f44 <HAL_TIM_ConfigClockSource+0xd4>
 8006ec6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006eca:	f200 8087 	bhi.w	8006fdc <HAL_TIM_ConfigClockSource+0x16c>
 8006ece:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ed2:	f000 8086 	beq.w	8006fe2 <HAL_TIM_ConfigClockSource+0x172>
 8006ed6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006eda:	d87f      	bhi.n	8006fdc <HAL_TIM_ConfigClockSource+0x16c>
 8006edc:	2b70      	cmp	r3, #112	@ 0x70
 8006ede:	d01a      	beq.n	8006f16 <HAL_TIM_ConfigClockSource+0xa6>
 8006ee0:	2b70      	cmp	r3, #112	@ 0x70
 8006ee2:	d87b      	bhi.n	8006fdc <HAL_TIM_ConfigClockSource+0x16c>
 8006ee4:	2b60      	cmp	r3, #96	@ 0x60
 8006ee6:	d050      	beq.n	8006f8a <HAL_TIM_ConfigClockSource+0x11a>
 8006ee8:	2b60      	cmp	r3, #96	@ 0x60
 8006eea:	d877      	bhi.n	8006fdc <HAL_TIM_ConfigClockSource+0x16c>
 8006eec:	2b50      	cmp	r3, #80	@ 0x50
 8006eee:	d03c      	beq.n	8006f6a <HAL_TIM_ConfigClockSource+0xfa>
 8006ef0:	2b50      	cmp	r3, #80	@ 0x50
 8006ef2:	d873      	bhi.n	8006fdc <HAL_TIM_ConfigClockSource+0x16c>
 8006ef4:	2b40      	cmp	r3, #64	@ 0x40
 8006ef6:	d058      	beq.n	8006faa <HAL_TIM_ConfigClockSource+0x13a>
 8006ef8:	2b40      	cmp	r3, #64	@ 0x40
 8006efa:	d86f      	bhi.n	8006fdc <HAL_TIM_ConfigClockSource+0x16c>
 8006efc:	2b30      	cmp	r3, #48	@ 0x30
 8006efe:	d064      	beq.n	8006fca <HAL_TIM_ConfigClockSource+0x15a>
 8006f00:	2b30      	cmp	r3, #48	@ 0x30
 8006f02:	d86b      	bhi.n	8006fdc <HAL_TIM_ConfigClockSource+0x16c>
 8006f04:	2b20      	cmp	r3, #32
 8006f06:	d060      	beq.n	8006fca <HAL_TIM_ConfigClockSource+0x15a>
 8006f08:	2b20      	cmp	r3, #32
 8006f0a:	d867      	bhi.n	8006fdc <HAL_TIM_ConfigClockSource+0x16c>
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d05c      	beq.n	8006fca <HAL_TIM_ConfigClockSource+0x15a>
 8006f10:	2b10      	cmp	r3, #16
 8006f12:	d05a      	beq.n	8006fca <HAL_TIM_ConfigClockSource+0x15a>
 8006f14:	e062      	b.n	8006fdc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006f26:	f000 fb3b 	bl	80075a0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	689b      	ldr	r3, [r3, #8]
 8006f30:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006f38:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	68ba      	ldr	r2, [r7, #8]
 8006f40:	609a      	str	r2, [r3, #8]
      break;
 8006f42:	e04f      	b.n	8006fe4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006f54:	f000 fb24 	bl	80075a0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	689a      	ldr	r2, [r3, #8]
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006f66:	609a      	str	r2, [r3, #8]
      break;
 8006f68:	e03c      	b.n	8006fe4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f76:	461a      	mov	r2, r3
 8006f78:	f000 fa98 	bl	80074ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	2150      	movs	r1, #80	@ 0x50
 8006f82:	4618      	mov	r0, r3
 8006f84:	f000 faf1 	bl	800756a <TIM_ITRx_SetConfig>
      break;
 8006f88:	e02c      	b.n	8006fe4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f96:	461a      	mov	r2, r3
 8006f98:	f000 fab7 	bl	800750a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	2160      	movs	r1, #96	@ 0x60
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	f000 fae1 	bl	800756a <TIM_ITRx_SetConfig>
      break;
 8006fa8:	e01c      	b.n	8006fe4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fb6:	461a      	mov	r2, r3
 8006fb8:	f000 fa78 	bl	80074ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	2140      	movs	r1, #64	@ 0x40
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	f000 fad1 	bl	800756a <TIM_ITRx_SetConfig>
      break;
 8006fc8:	e00c      	b.n	8006fe4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681a      	ldr	r2, [r3, #0]
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4619      	mov	r1, r3
 8006fd4:	4610      	mov	r0, r2
 8006fd6:	f000 fac8 	bl	800756a <TIM_ITRx_SetConfig>
      break;
 8006fda:	e003      	b.n	8006fe4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	73fb      	strb	r3, [r7, #15]
      break;
 8006fe0:	e000      	b.n	8006fe4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006fe2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	3710      	adds	r7, #16
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bd80      	pop	{r7, pc}
	...

08007000 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007000:	b480      	push	{r7}
 8007002:	b085      	sub	sp, #20
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
 8007008:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	4a43      	ldr	r2, [pc, #268]	@ (8007120 <TIM_Base_SetConfig+0x120>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d013      	beq.n	8007040 <TIM_Base_SetConfig+0x40>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800701e:	d00f      	beq.n	8007040 <TIM_Base_SetConfig+0x40>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	4a40      	ldr	r2, [pc, #256]	@ (8007124 <TIM_Base_SetConfig+0x124>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d00b      	beq.n	8007040 <TIM_Base_SetConfig+0x40>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	4a3f      	ldr	r2, [pc, #252]	@ (8007128 <TIM_Base_SetConfig+0x128>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d007      	beq.n	8007040 <TIM_Base_SetConfig+0x40>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	4a3e      	ldr	r2, [pc, #248]	@ (800712c <TIM_Base_SetConfig+0x12c>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d003      	beq.n	8007040 <TIM_Base_SetConfig+0x40>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	4a3d      	ldr	r2, [pc, #244]	@ (8007130 <TIM_Base_SetConfig+0x130>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d108      	bne.n	8007052 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007046:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	685b      	ldr	r3, [r3, #4]
 800704c:	68fa      	ldr	r2, [r7, #12]
 800704e:	4313      	orrs	r3, r2
 8007050:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	4a32      	ldr	r2, [pc, #200]	@ (8007120 <TIM_Base_SetConfig+0x120>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d02b      	beq.n	80070b2 <TIM_Base_SetConfig+0xb2>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007060:	d027      	beq.n	80070b2 <TIM_Base_SetConfig+0xb2>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	4a2f      	ldr	r2, [pc, #188]	@ (8007124 <TIM_Base_SetConfig+0x124>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d023      	beq.n	80070b2 <TIM_Base_SetConfig+0xb2>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	4a2e      	ldr	r2, [pc, #184]	@ (8007128 <TIM_Base_SetConfig+0x128>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d01f      	beq.n	80070b2 <TIM_Base_SetConfig+0xb2>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	4a2d      	ldr	r2, [pc, #180]	@ (800712c <TIM_Base_SetConfig+0x12c>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d01b      	beq.n	80070b2 <TIM_Base_SetConfig+0xb2>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	4a2c      	ldr	r2, [pc, #176]	@ (8007130 <TIM_Base_SetConfig+0x130>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d017      	beq.n	80070b2 <TIM_Base_SetConfig+0xb2>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	4a2b      	ldr	r2, [pc, #172]	@ (8007134 <TIM_Base_SetConfig+0x134>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d013      	beq.n	80070b2 <TIM_Base_SetConfig+0xb2>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	4a2a      	ldr	r2, [pc, #168]	@ (8007138 <TIM_Base_SetConfig+0x138>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d00f      	beq.n	80070b2 <TIM_Base_SetConfig+0xb2>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	4a29      	ldr	r2, [pc, #164]	@ (800713c <TIM_Base_SetConfig+0x13c>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d00b      	beq.n	80070b2 <TIM_Base_SetConfig+0xb2>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	4a28      	ldr	r2, [pc, #160]	@ (8007140 <TIM_Base_SetConfig+0x140>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d007      	beq.n	80070b2 <TIM_Base_SetConfig+0xb2>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	4a27      	ldr	r2, [pc, #156]	@ (8007144 <TIM_Base_SetConfig+0x144>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d003      	beq.n	80070b2 <TIM_Base_SetConfig+0xb2>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	4a26      	ldr	r2, [pc, #152]	@ (8007148 <TIM_Base_SetConfig+0x148>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d108      	bne.n	80070c4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	68db      	ldr	r3, [r3, #12]
 80070be:	68fa      	ldr	r2, [r7, #12]
 80070c0:	4313      	orrs	r3, r2
 80070c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	695b      	ldr	r3, [r3, #20]
 80070ce:	4313      	orrs	r3, r2
 80070d0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	689a      	ldr	r2, [r3, #8]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	681a      	ldr	r2, [r3, #0]
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	4a0e      	ldr	r2, [pc, #56]	@ (8007120 <TIM_Base_SetConfig+0x120>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d003      	beq.n	80070f2 <TIM_Base_SetConfig+0xf2>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	4a10      	ldr	r2, [pc, #64]	@ (8007130 <TIM_Base_SetConfig+0x130>)
 80070ee:	4293      	cmp	r3, r2
 80070f0:	d103      	bne.n	80070fa <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	691a      	ldr	r2, [r3, #16]
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f043 0204 	orr.w	r2, r3, #4
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2201      	movs	r2, #1
 800710a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	68fa      	ldr	r2, [r7, #12]
 8007110:	601a      	str	r2, [r3, #0]
}
 8007112:	bf00      	nop
 8007114:	3714      	adds	r7, #20
 8007116:	46bd      	mov	sp, r7
 8007118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711c:	4770      	bx	lr
 800711e:	bf00      	nop
 8007120:	40010000 	.word	0x40010000
 8007124:	40000400 	.word	0x40000400
 8007128:	40000800 	.word	0x40000800
 800712c:	40000c00 	.word	0x40000c00
 8007130:	40010400 	.word	0x40010400
 8007134:	40014000 	.word	0x40014000
 8007138:	40014400 	.word	0x40014400
 800713c:	40014800 	.word	0x40014800
 8007140:	40001800 	.word	0x40001800
 8007144:	40001c00 	.word	0x40001c00
 8007148:	40002000 	.word	0x40002000

0800714c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800714c:	b480      	push	{r7}
 800714e:	b087      	sub	sp, #28
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
 8007154:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6a1b      	ldr	r3, [r3, #32]
 800715a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6a1b      	ldr	r3, [r3, #32]
 8007160:	f023 0201 	bic.w	r2, r3, #1
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	699b      	ldr	r3, [r3, #24]
 8007172:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800717a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	f023 0303 	bic.w	r3, r3, #3
 8007182:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	68fa      	ldr	r2, [r7, #12]
 800718a:	4313      	orrs	r3, r2
 800718c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800718e:	697b      	ldr	r3, [r7, #20]
 8007190:	f023 0302 	bic.w	r3, r3, #2
 8007194:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	689b      	ldr	r3, [r3, #8]
 800719a:	697a      	ldr	r2, [r7, #20]
 800719c:	4313      	orrs	r3, r2
 800719e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	4a20      	ldr	r2, [pc, #128]	@ (8007224 <TIM_OC1_SetConfig+0xd8>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d003      	beq.n	80071b0 <TIM_OC1_SetConfig+0x64>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	4a1f      	ldr	r2, [pc, #124]	@ (8007228 <TIM_OC1_SetConfig+0xdc>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d10c      	bne.n	80071ca <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	f023 0308 	bic.w	r3, r3, #8
 80071b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	68db      	ldr	r3, [r3, #12]
 80071bc:	697a      	ldr	r2, [r7, #20]
 80071be:	4313      	orrs	r3, r2
 80071c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80071c2:	697b      	ldr	r3, [r7, #20]
 80071c4:	f023 0304 	bic.w	r3, r3, #4
 80071c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	4a15      	ldr	r2, [pc, #84]	@ (8007224 <TIM_OC1_SetConfig+0xd8>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d003      	beq.n	80071da <TIM_OC1_SetConfig+0x8e>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	4a14      	ldr	r2, [pc, #80]	@ (8007228 <TIM_OC1_SetConfig+0xdc>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d111      	bne.n	80071fe <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80071da:	693b      	ldr	r3, [r7, #16]
 80071dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80071e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80071e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	695b      	ldr	r3, [r3, #20]
 80071ee:	693a      	ldr	r2, [r7, #16]
 80071f0:	4313      	orrs	r3, r2
 80071f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	699b      	ldr	r3, [r3, #24]
 80071f8:	693a      	ldr	r2, [r7, #16]
 80071fa:	4313      	orrs	r3, r2
 80071fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	693a      	ldr	r2, [r7, #16]
 8007202:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	68fa      	ldr	r2, [r7, #12]
 8007208:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	685a      	ldr	r2, [r3, #4]
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	697a      	ldr	r2, [r7, #20]
 8007216:	621a      	str	r2, [r3, #32]
}
 8007218:	bf00      	nop
 800721a:	371c      	adds	r7, #28
 800721c:	46bd      	mov	sp, r7
 800721e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007222:	4770      	bx	lr
 8007224:	40010000 	.word	0x40010000
 8007228:	40010400 	.word	0x40010400

0800722c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800722c:	b480      	push	{r7}
 800722e:	b087      	sub	sp, #28
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
 8007234:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6a1b      	ldr	r3, [r3, #32]
 800723a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6a1b      	ldr	r3, [r3, #32]
 8007240:	f023 0210 	bic.w	r2, r3, #16
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	699b      	ldr	r3, [r3, #24]
 8007252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800725a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007262:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	021b      	lsls	r3, r3, #8
 800726a:	68fa      	ldr	r2, [r7, #12]
 800726c:	4313      	orrs	r3, r2
 800726e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007270:	697b      	ldr	r3, [r7, #20]
 8007272:	f023 0320 	bic.w	r3, r3, #32
 8007276:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	011b      	lsls	r3, r3, #4
 800727e:	697a      	ldr	r2, [r7, #20]
 8007280:	4313      	orrs	r3, r2
 8007282:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	4a22      	ldr	r2, [pc, #136]	@ (8007310 <TIM_OC2_SetConfig+0xe4>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d003      	beq.n	8007294 <TIM_OC2_SetConfig+0x68>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	4a21      	ldr	r2, [pc, #132]	@ (8007314 <TIM_OC2_SetConfig+0xe8>)
 8007290:	4293      	cmp	r3, r2
 8007292:	d10d      	bne.n	80072b0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007294:	697b      	ldr	r3, [r7, #20]
 8007296:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800729a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	68db      	ldr	r3, [r3, #12]
 80072a0:	011b      	lsls	r3, r3, #4
 80072a2:	697a      	ldr	r2, [r7, #20]
 80072a4:	4313      	orrs	r3, r2
 80072a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80072a8:	697b      	ldr	r3, [r7, #20]
 80072aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072ae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	4a17      	ldr	r2, [pc, #92]	@ (8007310 <TIM_OC2_SetConfig+0xe4>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d003      	beq.n	80072c0 <TIM_OC2_SetConfig+0x94>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	4a16      	ldr	r2, [pc, #88]	@ (8007314 <TIM_OC2_SetConfig+0xe8>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	d113      	bne.n	80072e8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80072c0:	693b      	ldr	r3, [r7, #16]
 80072c2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80072c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80072c8:	693b      	ldr	r3, [r7, #16]
 80072ca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80072ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	695b      	ldr	r3, [r3, #20]
 80072d4:	009b      	lsls	r3, r3, #2
 80072d6:	693a      	ldr	r2, [r7, #16]
 80072d8:	4313      	orrs	r3, r2
 80072da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	699b      	ldr	r3, [r3, #24]
 80072e0:	009b      	lsls	r3, r3, #2
 80072e2:	693a      	ldr	r2, [r7, #16]
 80072e4:	4313      	orrs	r3, r2
 80072e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	693a      	ldr	r2, [r7, #16]
 80072ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	68fa      	ldr	r2, [r7, #12]
 80072f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	685a      	ldr	r2, [r3, #4]
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	697a      	ldr	r2, [r7, #20]
 8007300:	621a      	str	r2, [r3, #32]
}
 8007302:	bf00      	nop
 8007304:	371c      	adds	r7, #28
 8007306:	46bd      	mov	sp, r7
 8007308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730c:	4770      	bx	lr
 800730e:	bf00      	nop
 8007310:	40010000 	.word	0x40010000
 8007314:	40010400 	.word	0x40010400

08007318 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007318:	b480      	push	{r7}
 800731a:	b087      	sub	sp, #28
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
 8007320:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6a1b      	ldr	r3, [r3, #32]
 8007326:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6a1b      	ldr	r3, [r3, #32]
 800732c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	685b      	ldr	r3, [r3, #4]
 8007338:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	69db      	ldr	r3, [r3, #28]
 800733e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007346:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	f023 0303 	bic.w	r3, r3, #3
 800734e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	68fa      	ldr	r2, [r7, #12]
 8007356:	4313      	orrs	r3, r2
 8007358:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007360:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	689b      	ldr	r3, [r3, #8]
 8007366:	021b      	lsls	r3, r3, #8
 8007368:	697a      	ldr	r2, [r7, #20]
 800736a:	4313      	orrs	r3, r2
 800736c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	4a21      	ldr	r2, [pc, #132]	@ (80073f8 <TIM_OC3_SetConfig+0xe0>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d003      	beq.n	800737e <TIM_OC3_SetConfig+0x66>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	4a20      	ldr	r2, [pc, #128]	@ (80073fc <TIM_OC3_SetConfig+0xe4>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d10d      	bne.n	800739a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007384:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	68db      	ldr	r3, [r3, #12]
 800738a:	021b      	lsls	r3, r3, #8
 800738c:	697a      	ldr	r2, [r7, #20]
 800738e:	4313      	orrs	r3, r2
 8007390:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007398:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	4a16      	ldr	r2, [pc, #88]	@ (80073f8 <TIM_OC3_SetConfig+0xe0>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d003      	beq.n	80073aa <TIM_OC3_SetConfig+0x92>
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	4a15      	ldr	r2, [pc, #84]	@ (80073fc <TIM_OC3_SetConfig+0xe4>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d113      	bne.n	80073d2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80073b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80073b2:	693b      	ldr	r3, [r7, #16]
 80073b4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80073b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	695b      	ldr	r3, [r3, #20]
 80073be:	011b      	lsls	r3, r3, #4
 80073c0:	693a      	ldr	r2, [r7, #16]
 80073c2:	4313      	orrs	r3, r2
 80073c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	699b      	ldr	r3, [r3, #24]
 80073ca:	011b      	lsls	r3, r3, #4
 80073cc:	693a      	ldr	r2, [r7, #16]
 80073ce:	4313      	orrs	r3, r2
 80073d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	693a      	ldr	r2, [r7, #16]
 80073d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	68fa      	ldr	r2, [r7, #12]
 80073dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	685a      	ldr	r2, [r3, #4]
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	697a      	ldr	r2, [r7, #20]
 80073ea:	621a      	str	r2, [r3, #32]
}
 80073ec:	bf00      	nop
 80073ee:	371c      	adds	r7, #28
 80073f0:	46bd      	mov	sp, r7
 80073f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f6:	4770      	bx	lr
 80073f8:	40010000 	.word	0x40010000
 80073fc:	40010400 	.word	0x40010400

08007400 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007400:	b480      	push	{r7}
 8007402:	b087      	sub	sp, #28
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
 8007408:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6a1b      	ldr	r3, [r3, #32]
 800740e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6a1b      	ldr	r3, [r3, #32]
 8007414:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	685b      	ldr	r3, [r3, #4]
 8007420:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	69db      	ldr	r3, [r3, #28]
 8007426:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800742e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007436:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	021b      	lsls	r3, r3, #8
 800743e:	68fa      	ldr	r2, [r7, #12]
 8007440:	4313      	orrs	r3, r2
 8007442:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007444:	693b      	ldr	r3, [r7, #16]
 8007446:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800744a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	689b      	ldr	r3, [r3, #8]
 8007450:	031b      	lsls	r3, r3, #12
 8007452:	693a      	ldr	r2, [r7, #16]
 8007454:	4313      	orrs	r3, r2
 8007456:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	4a12      	ldr	r2, [pc, #72]	@ (80074a4 <TIM_OC4_SetConfig+0xa4>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d003      	beq.n	8007468 <TIM_OC4_SetConfig+0x68>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	4a11      	ldr	r2, [pc, #68]	@ (80074a8 <TIM_OC4_SetConfig+0xa8>)
 8007464:	4293      	cmp	r3, r2
 8007466:	d109      	bne.n	800747c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007468:	697b      	ldr	r3, [r7, #20]
 800746a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800746e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	695b      	ldr	r3, [r3, #20]
 8007474:	019b      	lsls	r3, r3, #6
 8007476:	697a      	ldr	r2, [r7, #20]
 8007478:	4313      	orrs	r3, r2
 800747a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	697a      	ldr	r2, [r7, #20]
 8007480:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	68fa      	ldr	r2, [r7, #12]
 8007486:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	685a      	ldr	r2, [r3, #4]
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	693a      	ldr	r2, [r7, #16]
 8007494:	621a      	str	r2, [r3, #32]
}
 8007496:	bf00      	nop
 8007498:	371c      	adds	r7, #28
 800749a:	46bd      	mov	sp, r7
 800749c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a0:	4770      	bx	lr
 80074a2:	bf00      	nop
 80074a4:	40010000 	.word	0x40010000
 80074a8:	40010400 	.word	0x40010400

080074ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b087      	sub	sp, #28
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	60f8      	str	r0, [r7, #12]
 80074b4:	60b9      	str	r1, [r7, #8]
 80074b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	6a1b      	ldr	r3, [r3, #32]
 80074bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	6a1b      	ldr	r3, [r3, #32]
 80074c2:	f023 0201 	bic.w	r2, r3, #1
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	699b      	ldr	r3, [r3, #24]
 80074ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80074d0:	693b      	ldr	r3, [r7, #16]
 80074d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80074d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	011b      	lsls	r3, r3, #4
 80074dc:	693a      	ldr	r2, [r7, #16]
 80074de:	4313      	orrs	r3, r2
 80074e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80074e2:	697b      	ldr	r3, [r7, #20]
 80074e4:	f023 030a 	bic.w	r3, r3, #10
 80074e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80074ea:	697a      	ldr	r2, [r7, #20]
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	4313      	orrs	r3, r2
 80074f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	693a      	ldr	r2, [r7, #16]
 80074f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	697a      	ldr	r2, [r7, #20]
 80074fc:	621a      	str	r2, [r3, #32]
}
 80074fe:	bf00      	nop
 8007500:	371c      	adds	r7, #28
 8007502:	46bd      	mov	sp, r7
 8007504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007508:	4770      	bx	lr

0800750a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800750a:	b480      	push	{r7}
 800750c:	b087      	sub	sp, #28
 800750e:	af00      	add	r7, sp, #0
 8007510:	60f8      	str	r0, [r7, #12]
 8007512:	60b9      	str	r1, [r7, #8]
 8007514:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	6a1b      	ldr	r3, [r3, #32]
 800751a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	6a1b      	ldr	r3, [r3, #32]
 8007520:	f023 0210 	bic.w	r2, r3, #16
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	699b      	ldr	r3, [r3, #24]
 800752c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800752e:	693b      	ldr	r3, [r7, #16]
 8007530:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007534:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	031b      	lsls	r3, r3, #12
 800753a:	693a      	ldr	r2, [r7, #16]
 800753c:	4313      	orrs	r3, r2
 800753e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007540:	697b      	ldr	r3, [r7, #20]
 8007542:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007546:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	011b      	lsls	r3, r3, #4
 800754c:	697a      	ldr	r2, [r7, #20]
 800754e:	4313      	orrs	r3, r2
 8007550:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	693a      	ldr	r2, [r7, #16]
 8007556:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	697a      	ldr	r2, [r7, #20]
 800755c:	621a      	str	r2, [r3, #32]
}
 800755e:	bf00      	nop
 8007560:	371c      	adds	r7, #28
 8007562:	46bd      	mov	sp, r7
 8007564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007568:	4770      	bx	lr

0800756a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800756a:	b480      	push	{r7}
 800756c:	b085      	sub	sp, #20
 800756e:	af00      	add	r7, sp, #0
 8007570:	6078      	str	r0, [r7, #4]
 8007572:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007580:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007582:	683a      	ldr	r2, [r7, #0]
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	4313      	orrs	r3, r2
 8007588:	f043 0307 	orr.w	r3, r3, #7
 800758c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	68fa      	ldr	r2, [r7, #12]
 8007592:	609a      	str	r2, [r3, #8]
}
 8007594:	bf00      	nop
 8007596:	3714      	adds	r7, #20
 8007598:	46bd      	mov	sp, r7
 800759a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759e:	4770      	bx	lr

080075a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80075a0:	b480      	push	{r7}
 80075a2:	b087      	sub	sp, #28
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	60f8      	str	r0, [r7, #12]
 80075a8:	60b9      	str	r1, [r7, #8]
 80075aa:	607a      	str	r2, [r7, #4]
 80075ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	689b      	ldr	r3, [r3, #8]
 80075b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80075b4:	697b      	ldr	r3, [r7, #20]
 80075b6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80075ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	021a      	lsls	r2, r3, #8
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	431a      	orrs	r2, r3
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	4313      	orrs	r3, r2
 80075c8:	697a      	ldr	r2, [r7, #20]
 80075ca:	4313      	orrs	r3, r2
 80075cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	697a      	ldr	r2, [r7, #20]
 80075d2:	609a      	str	r2, [r3, #8]
}
 80075d4:	bf00      	nop
 80075d6:	371c      	adds	r7, #28
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr

080075e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b087      	sub	sp, #28
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	60f8      	str	r0, [r7, #12]
 80075e8:	60b9      	str	r1, [r7, #8]
 80075ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	f003 031f 	and.w	r3, r3, #31
 80075f2:	2201      	movs	r2, #1
 80075f4:	fa02 f303 	lsl.w	r3, r2, r3
 80075f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	6a1a      	ldr	r2, [r3, #32]
 80075fe:	697b      	ldr	r3, [r7, #20]
 8007600:	43db      	mvns	r3, r3
 8007602:	401a      	ands	r2, r3
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	6a1a      	ldr	r2, [r3, #32]
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	f003 031f 	and.w	r3, r3, #31
 8007612:	6879      	ldr	r1, [r7, #4]
 8007614:	fa01 f303 	lsl.w	r3, r1, r3
 8007618:	431a      	orrs	r2, r3
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	621a      	str	r2, [r3, #32]
}
 800761e:	bf00      	nop
 8007620:	371c      	adds	r7, #28
 8007622:	46bd      	mov	sp, r7
 8007624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007628:	4770      	bx	lr
	...

0800762c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800762c:	b480      	push	{r7}
 800762e:	b085      	sub	sp, #20
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
 8007634:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800763c:	2b01      	cmp	r3, #1
 800763e:	d101      	bne.n	8007644 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007640:	2302      	movs	r3, #2
 8007642:	e05a      	b.n	80076fa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2201      	movs	r2, #1
 8007648:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2202      	movs	r2, #2
 8007650:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	689b      	ldr	r3, [r3, #8]
 8007662:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800766a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	68fa      	ldr	r2, [r7, #12]
 8007672:	4313      	orrs	r3, r2
 8007674:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	68fa      	ldr	r2, [r7, #12]
 800767c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	4a21      	ldr	r2, [pc, #132]	@ (8007708 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007684:	4293      	cmp	r3, r2
 8007686:	d022      	beq.n	80076ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007690:	d01d      	beq.n	80076ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	4a1d      	ldr	r2, [pc, #116]	@ (800770c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007698:	4293      	cmp	r3, r2
 800769a:	d018      	beq.n	80076ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	4a1b      	ldr	r2, [pc, #108]	@ (8007710 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d013      	beq.n	80076ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	4a1a      	ldr	r2, [pc, #104]	@ (8007714 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80076ac:	4293      	cmp	r3, r2
 80076ae:	d00e      	beq.n	80076ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	4a18      	ldr	r2, [pc, #96]	@ (8007718 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d009      	beq.n	80076ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	4a17      	ldr	r2, [pc, #92]	@ (800771c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80076c0:	4293      	cmp	r3, r2
 80076c2:	d004      	beq.n	80076ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	4a15      	ldr	r2, [pc, #84]	@ (8007720 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d10c      	bne.n	80076e8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80076d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	68ba      	ldr	r2, [r7, #8]
 80076dc:	4313      	orrs	r3, r2
 80076de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	68ba      	ldr	r2, [r7, #8]
 80076e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2201      	movs	r2, #1
 80076ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2200      	movs	r2, #0
 80076f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80076f8:	2300      	movs	r3, #0
}
 80076fa:	4618      	mov	r0, r3
 80076fc:	3714      	adds	r7, #20
 80076fe:	46bd      	mov	sp, r7
 8007700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007704:	4770      	bx	lr
 8007706:	bf00      	nop
 8007708:	40010000 	.word	0x40010000
 800770c:	40000400 	.word	0x40000400
 8007710:	40000800 	.word	0x40000800
 8007714:	40000c00 	.word	0x40000c00
 8007718:	40010400 	.word	0x40010400
 800771c:	40014000 	.word	0x40014000
 8007720:	40001800 	.word	0x40001800

08007724 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b082      	sub	sp, #8
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d101      	bne.n	8007736 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007732:	2301      	movs	r3, #1
 8007734:	e042      	b.n	80077bc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800773c:	b2db      	uxtb	r3, r3
 800773e:	2b00      	cmp	r3, #0
 8007740:	d106      	bne.n	8007750 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2200      	movs	r2, #0
 8007746:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800774a:	6878      	ldr	r0, [r7, #4]
 800774c:	f7fa fc80 	bl	8002050 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2224      	movs	r2, #36	@ 0x24
 8007754:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	68da      	ldr	r2, [r3, #12]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007766:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007768:	6878      	ldr	r0, [r7, #4]
 800776a:	f000 fddd 	bl	8008328 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	691a      	ldr	r2, [r3, #16]
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800777c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	695a      	ldr	r2, [r3, #20]
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800778c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	68da      	ldr	r2, [r3, #12]
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800779c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2200      	movs	r2, #0
 80077a2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2220      	movs	r2, #32
 80077a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2220      	movs	r2, #32
 80077b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2200      	movs	r2, #0
 80077b8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80077ba:	2300      	movs	r3, #0
}
 80077bc:	4618      	mov	r0, r3
 80077be:	3708      	adds	r7, #8
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd80      	pop	{r7, pc}

080077c4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b08a      	sub	sp, #40	@ 0x28
 80077c8:	af02      	add	r7, sp, #8
 80077ca:	60f8      	str	r0, [r7, #12]
 80077cc:	60b9      	str	r1, [r7, #8]
 80077ce:	603b      	str	r3, [r7, #0]
 80077d0:	4613      	mov	r3, r2
 80077d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80077d4:	2300      	movs	r3, #0
 80077d6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077de:	b2db      	uxtb	r3, r3
 80077e0:	2b20      	cmp	r3, #32
 80077e2:	d175      	bne.n	80078d0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d002      	beq.n	80077f0 <HAL_UART_Transmit+0x2c>
 80077ea:	88fb      	ldrh	r3, [r7, #6]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d101      	bne.n	80077f4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80077f0:	2301      	movs	r3, #1
 80077f2:	e06e      	b.n	80078d2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	2200      	movs	r2, #0
 80077f8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	2221      	movs	r2, #33	@ 0x21
 80077fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007802:	f7fa fe0b 	bl	800241c <HAL_GetTick>
 8007806:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	88fa      	ldrh	r2, [r7, #6]
 800780c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	88fa      	ldrh	r2, [r7, #6]
 8007812:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	689b      	ldr	r3, [r3, #8]
 8007818:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800781c:	d108      	bne.n	8007830 <HAL_UART_Transmit+0x6c>
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	691b      	ldr	r3, [r3, #16]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d104      	bne.n	8007830 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007826:	2300      	movs	r3, #0
 8007828:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	61bb      	str	r3, [r7, #24]
 800782e:	e003      	b.n	8007838 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007834:	2300      	movs	r3, #0
 8007836:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007838:	e02e      	b.n	8007898 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	9300      	str	r3, [sp, #0]
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	2200      	movs	r2, #0
 8007842:	2180      	movs	r1, #128	@ 0x80
 8007844:	68f8      	ldr	r0, [r7, #12]
 8007846:	f000 fb41 	bl	8007ecc <UART_WaitOnFlagUntilTimeout>
 800784a:	4603      	mov	r3, r0
 800784c:	2b00      	cmp	r3, #0
 800784e:	d005      	beq.n	800785c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	2220      	movs	r2, #32
 8007854:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007858:	2303      	movs	r3, #3
 800785a:	e03a      	b.n	80078d2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800785c:	69fb      	ldr	r3, [r7, #28]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d10b      	bne.n	800787a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007862:	69bb      	ldr	r3, [r7, #24]
 8007864:	881b      	ldrh	r3, [r3, #0]
 8007866:	461a      	mov	r2, r3
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007870:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007872:	69bb      	ldr	r3, [r7, #24]
 8007874:	3302      	adds	r3, #2
 8007876:	61bb      	str	r3, [r7, #24]
 8007878:	e007      	b.n	800788a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800787a:	69fb      	ldr	r3, [r7, #28]
 800787c:	781a      	ldrb	r2, [r3, #0]
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007884:	69fb      	ldr	r3, [r7, #28]
 8007886:	3301      	adds	r3, #1
 8007888:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800788e:	b29b      	uxth	r3, r3
 8007890:	3b01      	subs	r3, #1
 8007892:	b29a      	uxth	r2, r3
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800789c:	b29b      	uxth	r3, r3
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d1cb      	bne.n	800783a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	9300      	str	r3, [sp, #0]
 80078a6:	697b      	ldr	r3, [r7, #20]
 80078a8:	2200      	movs	r2, #0
 80078aa:	2140      	movs	r1, #64	@ 0x40
 80078ac:	68f8      	ldr	r0, [r7, #12]
 80078ae:	f000 fb0d 	bl	8007ecc <UART_WaitOnFlagUntilTimeout>
 80078b2:	4603      	mov	r3, r0
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d005      	beq.n	80078c4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2220      	movs	r2, #32
 80078bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80078c0:	2303      	movs	r3, #3
 80078c2:	e006      	b.n	80078d2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2220      	movs	r2, #32
 80078c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80078cc:	2300      	movs	r3, #0
 80078ce:	e000      	b.n	80078d2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80078d0:	2302      	movs	r3, #2
  }
}
 80078d2:	4618      	mov	r0, r3
 80078d4:	3720      	adds	r7, #32
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bd80      	pop	{r7, pc}

080078da <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80078da:	b580      	push	{r7, lr}
 80078dc:	b084      	sub	sp, #16
 80078de:	af00      	add	r7, sp, #0
 80078e0:	60f8      	str	r0, [r7, #12]
 80078e2:	60b9      	str	r1, [r7, #8]
 80078e4:	4613      	mov	r3, r2
 80078e6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80078ee:	b2db      	uxtb	r3, r3
 80078f0:	2b20      	cmp	r3, #32
 80078f2:	d112      	bne.n	800791a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d002      	beq.n	8007900 <HAL_UART_Receive_IT+0x26>
 80078fa:	88fb      	ldrh	r3, [r7, #6]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d101      	bne.n	8007904 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007900:	2301      	movs	r3, #1
 8007902:	e00b      	b.n	800791c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2200      	movs	r2, #0
 8007908:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800790a:	88fb      	ldrh	r3, [r7, #6]
 800790c:	461a      	mov	r2, r3
 800790e:	68b9      	ldr	r1, [r7, #8]
 8007910:	68f8      	ldr	r0, [r7, #12]
 8007912:	f000 fb34 	bl	8007f7e <UART_Start_Receive_IT>
 8007916:	4603      	mov	r3, r0
 8007918:	e000      	b.n	800791c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800791a:	2302      	movs	r3, #2
  }
}
 800791c:	4618      	mov	r0, r3
 800791e:	3710      	adds	r7, #16
 8007920:	46bd      	mov	sp, r7
 8007922:	bd80      	pop	{r7, pc}

08007924 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b0ba      	sub	sp, #232	@ 0xe8
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	68db      	ldr	r3, [r3, #12]
 800793c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	695b      	ldr	r3, [r3, #20]
 8007946:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800794a:	2300      	movs	r3, #0
 800794c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007950:	2300      	movs	r3, #0
 8007952:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007956:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800795a:	f003 030f 	and.w	r3, r3, #15
 800795e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007962:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007966:	2b00      	cmp	r3, #0
 8007968:	d10f      	bne.n	800798a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800796a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800796e:	f003 0320 	and.w	r3, r3, #32
 8007972:	2b00      	cmp	r3, #0
 8007974:	d009      	beq.n	800798a <HAL_UART_IRQHandler+0x66>
 8007976:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800797a:	f003 0320 	and.w	r3, r3, #32
 800797e:	2b00      	cmp	r3, #0
 8007980:	d003      	beq.n	800798a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007982:	6878      	ldr	r0, [r7, #4]
 8007984:	f000 fc11 	bl	80081aa <UART_Receive_IT>
      return;
 8007988:	e273      	b.n	8007e72 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800798a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800798e:	2b00      	cmp	r3, #0
 8007990:	f000 80de 	beq.w	8007b50 <HAL_UART_IRQHandler+0x22c>
 8007994:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007998:	f003 0301 	and.w	r3, r3, #1
 800799c:	2b00      	cmp	r3, #0
 800799e:	d106      	bne.n	80079ae <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80079a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079a4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	f000 80d1 	beq.w	8007b50 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80079ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079b2:	f003 0301 	and.w	r3, r3, #1
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d00b      	beq.n	80079d2 <HAL_UART_IRQHandler+0xae>
 80079ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d005      	beq.n	80079d2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079ca:	f043 0201 	orr.w	r2, r3, #1
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80079d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079d6:	f003 0304 	and.w	r3, r3, #4
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d00b      	beq.n	80079f6 <HAL_UART_IRQHandler+0xd2>
 80079de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80079e2:	f003 0301 	and.w	r3, r3, #1
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d005      	beq.n	80079f6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079ee:	f043 0202 	orr.w	r2, r3, #2
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80079f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079fa:	f003 0302 	and.w	r3, r3, #2
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d00b      	beq.n	8007a1a <HAL_UART_IRQHandler+0xf6>
 8007a02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a06:	f003 0301 	and.w	r3, r3, #1
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d005      	beq.n	8007a1a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a12:	f043 0204 	orr.w	r2, r3, #4
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007a1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a1e:	f003 0308 	and.w	r3, r3, #8
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d011      	beq.n	8007a4a <HAL_UART_IRQHandler+0x126>
 8007a26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a2a:	f003 0320 	and.w	r3, r3, #32
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d105      	bne.n	8007a3e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007a32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a36:	f003 0301 	and.w	r3, r3, #1
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d005      	beq.n	8007a4a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a42:	f043 0208 	orr.w	r2, r3, #8
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	f000 820a 	beq.w	8007e68 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007a54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a58:	f003 0320 	and.w	r3, r3, #32
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d008      	beq.n	8007a72 <HAL_UART_IRQHandler+0x14e>
 8007a60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a64:	f003 0320 	and.w	r3, r3, #32
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d002      	beq.n	8007a72 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f000 fb9c 	bl	80081aa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	695b      	ldr	r3, [r3, #20]
 8007a78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a7c:	2b40      	cmp	r3, #64	@ 0x40
 8007a7e:	bf0c      	ite	eq
 8007a80:	2301      	moveq	r3, #1
 8007a82:	2300      	movne	r3, #0
 8007a84:	b2db      	uxtb	r3, r3
 8007a86:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a8e:	f003 0308 	and.w	r3, r3, #8
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d103      	bne.n	8007a9e <HAL_UART_IRQHandler+0x17a>
 8007a96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d04f      	beq.n	8007b3e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007a9e:	6878      	ldr	r0, [r7, #4]
 8007aa0:	f000 faa7 	bl	8007ff2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	695b      	ldr	r3, [r3, #20]
 8007aaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007aae:	2b40      	cmp	r3, #64	@ 0x40
 8007ab0:	d141      	bne.n	8007b36 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	3314      	adds	r3, #20
 8007ab8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007abc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007ac0:	e853 3f00 	ldrex	r3, [r3]
 8007ac4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007ac8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007acc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ad0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	3314      	adds	r3, #20
 8007ada:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007ade:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007ae2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ae6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007aea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007aee:	e841 2300 	strex	r3, r2, [r1]
 8007af2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007af6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d1d9      	bne.n	8007ab2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d013      	beq.n	8007b2e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b0a:	4a8a      	ldr	r2, [pc, #552]	@ (8007d34 <HAL_UART_IRQHandler+0x410>)
 8007b0c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b12:	4618      	mov	r0, r3
 8007b14:	f7fb fb6e 	bl	80031f4 <HAL_DMA_Abort_IT>
 8007b18:	4603      	mov	r3, r0
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d016      	beq.n	8007b4c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b24:	687a      	ldr	r2, [r7, #4]
 8007b26:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007b28:	4610      	mov	r0, r2
 8007b2a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b2c:	e00e      	b.n	8007b4c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	f000 f9b6 	bl	8007ea0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b34:	e00a      	b.n	8007b4c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007b36:	6878      	ldr	r0, [r7, #4]
 8007b38:	f000 f9b2 	bl	8007ea0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b3c:	e006      	b.n	8007b4c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f000 f9ae 	bl	8007ea0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2200      	movs	r2, #0
 8007b48:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007b4a:	e18d      	b.n	8007e68 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b4c:	bf00      	nop
    return;
 8007b4e:	e18b      	b.n	8007e68 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b54:	2b01      	cmp	r3, #1
 8007b56:	f040 8167 	bne.w	8007e28 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007b5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b5e:	f003 0310 	and.w	r3, r3, #16
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	f000 8160 	beq.w	8007e28 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8007b68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b6c:	f003 0310 	and.w	r3, r3, #16
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	f000 8159 	beq.w	8007e28 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007b76:	2300      	movs	r3, #0
 8007b78:	60bb      	str	r3, [r7, #8]
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	60bb      	str	r3, [r7, #8]
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	685b      	ldr	r3, [r3, #4]
 8007b88:	60bb      	str	r3, [r7, #8]
 8007b8a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	695b      	ldr	r3, [r3, #20]
 8007b92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b96:	2b40      	cmp	r3, #64	@ 0x40
 8007b98:	f040 80ce 	bne.w	8007d38 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	685b      	ldr	r3, [r3, #4]
 8007ba4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007ba8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	f000 80a9 	beq.w	8007d04 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007bb6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007bba:	429a      	cmp	r2, r3
 8007bbc:	f080 80a2 	bcs.w	8007d04 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007bc6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bcc:	69db      	ldr	r3, [r3, #28]
 8007bce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007bd2:	f000 8088 	beq.w	8007ce6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	330c      	adds	r3, #12
 8007bdc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007be0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007be4:	e853 3f00 	ldrex	r3, [r3]
 8007be8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007bec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007bf0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007bf4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	330c      	adds	r3, #12
 8007bfe:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007c02:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007c06:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c0a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007c0e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007c12:	e841 2300 	strex	r3, r2, [r1]
 8007c16:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007c1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d1d9      	bne.n	8007bd6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	3314      	adds	r3, #20
 8007c28:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c2a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007c2c:	e853 3f00 	ldrex	r3, [r3]
 8007c30:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007c32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007c34:	f023 0301 	bic.w	r3, r3, #1
 8007c38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	3314      	adds	r3, #20
 8007c42:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007c46:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007c4a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c4c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007c4e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007c52:	e841 2300 	strex	r3, r2, [r1]
 8007c56:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007c58:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d1e1      	bne.n	8007c22 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	3314      	adds	r3, #20
 8007c64:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c66:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007c68:	e853 3f00 	ldrex	r3, [r3]
 8007c6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007c6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007c70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c74:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	3314      	adds	r3, #20
 8007c7e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007c82:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007c84:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c86:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007c88:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007c8a:	e841 2300 	strex	r3, r2, [r1]
 8007c8e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007c90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d1e3      	bne.n	8007c5e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2220      	movs	r2, #32
 8007c9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	330c      	adds	r3, #12
 8007caa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007cae:	e853 3f00 	ldrex	r3, [r3]
 8007cb2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007cb4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007cb6:	f023 0310 	bic.w	r3, r3, #16
 8007cba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	330c      	adds	r3, #12
 8007cc4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007cc8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007cca:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ccc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007cce:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007cd0:	e841 2300 	strex	r3, r2, [r1]
 8007cd4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007cd6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d1e3      	bne.n	8007ca4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	f7fb fa17 	bl	8003114 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2202      	movs	r2, #2
 8007cea:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007cf4:	b29b      	uxth	r3, r3
 8007cf6:	1ad3      	subs	r3, r2, r3
 8007cf8:	b29b      	uxth	r3, r3
 8007cfa:	4619      	mov	r1, r3
 8007cfc:	6878      	ldr	r0, [r7, #4]
 8007cfe:	f000 f8d9 	bl	8007eb4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007d02:	e0b3      	b.n	8007e6c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007d08:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007d0c:	429a      	cmp	r2, r3
 8007d0e:	f040 80ad 	bne.w	8007e6c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d16:	69db      	ldr	r3, [r3, #28]
 8007d18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d1c:	f040 80a6 	bne.w	8007e6c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2202      	movs	r2, #2
 8007d24:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007d2a:	4619      	mov	r1, r3
 8007d2c:	6878      	ldr	r0, [r7, #4]
 8007d2e:	f000 f8c1 	bl	8007eb4 <HAL_UARTEx_RxEventCallback>
      return;
 8007d32:	e09b      	b.n	8007e6c <HAL_UART_IRQHandler+0x548>
 8007d34:	080080b9 	.word	0x080080b9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007d40:	b29b      	uxth	r3, r3
 8007d42:	1ad3      	subs	r3, r2, r3
 8007d44:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007d4c:	b29b      	uxth	r3, r3
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	f000 808e 	beq.w	8007e70 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8007d54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	f000 8089 	beq.w	8007e70 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	330c      	adds	r3, #12
 8007d64:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d68:	e853 3f00 	ldrex	r3, [r3]
 8007d6c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007d6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007d74:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	330c      	adds	r3, #12
 8007d7e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007d82:	647a      	str	r2, [r7, #68]	@ 0x44
 8007d84:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d86:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007d88:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d8a:	e841 2300 	strex	r3, r2, [r1]
 8007d8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007d90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d1e3      	bne.n	8007d5e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	3314      	adds	r3, #20
 8007d9c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007da0:	e853 3f00 	ldrex	r3, [r3]
 8007da4:	623b      	str	r3, [r7, #32]
   return(result);
 8007da6:	6a3b      	ldr	r3, [r7, #32]
 8007da8:	f023 0301 	bic.w	r3, r3, #1
 8007dac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	3314      	adds	r3, #20
 8007db6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007dba:	633a      	str	r2, [r7, #48]	@ 0x30
 8007dbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dbe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007dc0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007dc2:	e841 2300 	strex	r3, r2, [r1]
 8007dc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d1e3      	bne.n	8007d96 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2220      	movs	r2, #32
 8007dd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2200      	movs	r2, #0
 8007dda:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	330c      	adds	r3, #12
 8007de2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007de4:	693b      	ldr	r3, [r7, #16]
 8007de6:	e853 3f00 	ldrex	r3, [r3]
 8007dea:	60fb      	str	r3, [r7, #12]
   return(result);
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	f023 0310 	bic.w	r3, r3, #16
 8007df2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	330c      	adds	r3, #12
 8007dfc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007e00:	61fa      	str	r2, [r7, #28]
 8007e02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e04:	69b9      	ldr	r1, [r7, #24]
 8007e06:	69fa      	ldr	r2, [r7, #28]
 8007e08:	e841 2300 	strex	r3, r2, [r1]
 8007e0c:	617b      	str	r3, [r7, #20]
   return(result);
 8007e0e:	697b      	ldr	r3, [r7, #20]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d1e3      	bne.n	8007ddc <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2202      	movs	r2, #2
 8007e18:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007e1a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007e1e:	4619      	mov	r1, r3
 8007e20:	6878      	ldr	r0, [r7, #4]
 8007e22:	f000 f847 	bl	8007eb4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007e26:	e023      	b.n	8007e70 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007e28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d009      	beq.n	8007e48 <HAL_UART_IRQHandler+0x524>
 8007e34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d003      	beq.n	8007e48 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8007e40:	6878      	ldr	r0, [r7, #4]
 8007e42:	f000 f94a 	bl	80080da <UART_Transmit_IT>
    return;
 8007e46:	e014      	b.n	8007e72 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007e48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d00e      	beq.n	8007e72 <HAL_UART_IRQHandler+0x54e>
 8007e54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d008      	beq.n	8007e72 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8007e60:	6878      	ldr	r0, [r7, #4]
 8007e62:	f000 f98a 	bl	800817a <UART_EndTransmit_IT>
    return;
 8007e66:	e004      	b.n	8007e72 <HAL_UART_IRQHandler+0x54e>
    return;
 8007e68:	bf00      	nop
 8007e6a:	e002      	b.n	8007e72 <HAL_UART_IRQHandler+0x54e>
      return;
 8007e6c:	bf00      	nop
 8007e6e:	e000      	b.n	8007e72 <HAL_UART_IRQHandler+0x54e>
      return;
 8007e70:	bf00      	nop
  }
}
 8007e72:	37e8      	adds	r7, #232	@ 0xe8
 8007e74:	46bd      	mov	sp, r7
 8007e76:	bd80      	pop	{r7, pc}

08007e78 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007e78:	b480      	push	{r7}
 8007e7a:	b083      	sub	sp, #12
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007e80:	bf00      	nop
 8007e82:	370c      	adds	r7, #12
 8007e84:	46bd      	mov	sp, r7
 8007e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8a:	4770      	bx	lr

08007e8c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b083      	sub	sp, #12
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007e94:	bf00      	nop
 8007e96:	370c      	adds	r7, #12
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9e:	4770      	bx	lr

08007ea0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007ea0:	b480      	push	{r7}
 8007ea2:	b083      	sub	sp, #12
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007ea8:	bf00      	nop
 8007eaa:	370c      	adds	r7, #12
 8007eac:	46bd      	mov	sp, r7
 8007eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb2:	4770      	bx	lr

08007eb4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007eb4:	b480      	push	{r7}
 8007eb6:	b083      	sub	sp, #12
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
 8007ebc:	460b      	mov	r3, r1
 8007ebe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007ec0:	bf00      	nop
 8007ec2:	370c      	adds	r7, #12
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eca:	4770      	bx	lr

08007ecc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b086      	sub	sp, #24
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	60f8      	str	r0, [r7, #12]
 8007ed4:	60b9      	str	r1, [r7, #8]
 8007ed6:	603b      	str	r3, [r7, #0]
 8007ed8:	4613      	mov	r3, r2
 8007eda:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007edc:	e03b      	b.n	8007f56 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ede:	6a3b      	ldr	r3, [r7, #32]
 8007ee0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007ee4:	d037      	beq.n	8007f56 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ee6:	f7fa fa99 	bl	800241c <HAL_GetTick>
 8007eea:	4602      	mov	r2, r0
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	1ad3      	subs	r3, r2, r3
 8007ef0:	6a3a      	ldr	r2, [r7, #32]
 8007ef2:	429a      	cmp	r2, r3
 8007ef4:	d302      	bcc.n	8007efc <UART_WaitOnFlagUntilTimeout+0x30>
 8007ef6:	6a3b      	ldr	r3, [r7, #32]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d101      	bne.n	8007f00 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007efc:	2303      	movs	r3, #3
 8007efe:	e03a      	b.n	8007f76 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	68db      	ldr	r3, [r3, #12]
 8007f06:	f003 0304 	and.w	r3, r3, #4
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d023      	beq.n	8007f56 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	2b80      	cmp	r3, #128	@ 0x80
 8007f12:	d020      	beq.n	8007f56 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	2b40      	cmp	r3, #64	@ 0x40
 8007f18:	d01d      	beq.n	8007f56 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f003 0308 	and.w	r3, r3, #8
 8007f24:	2b08      	cmp	r3, #8
 8007f26:	d116      	bne.n	8007f56 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007f28:	2300      	movs	r3, #0
 8007f2a:	617b      	str	r3, [r7, #20]
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	617b      	str	r3, [r7, #20]
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	685b      	ldr	r3, [r3, #4]
 8007f3a:	617b      	str	r3, [r7, #20]
 8007f3c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f3e:	68f8      	ldr	r0, [r7, #12]
 8007f40:	f000 f857 	bl	8007ff2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	2208      	movs	r2, #8
 8007f48:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007f52:	2301      	movs	r3, #1
 8007f54:	e00f      	b.n	8007f76 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	681a      	ldr	r2, [r3, #0]
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	4013      	ands	r3, r2
 8007f60:	68ba      	ldr	r2, [r7, #8]
 8007f62:	429a      	cmp	r2, r3
 8007f64:	bf0c      	ite	eq
 8007f66:	2301      	moveq	r3, #1
 8007f68:	2300      	movne	r3, #0
 8007f6a:	b2db      	uxtb	r3, r3
 8007f6c:	461a      	mov	r2, r3
 8007f6e:	79fb      	ldrb	r3, [r7, #7]
 8007f70:	429a      	cmp	r2, r3
 8007f72:	d0b4      	beq.n	8007ede <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f74:	2300      	movs	r3, #0
}
 8007f76:	4618      	mov	r0, r3
 8007f78:	3718      	adds	r7, #24
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	bd80      	pop	{r7, pc}

08007f7e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f7e:	b480      	push	{r7}
 8007f80:	b085      	sub	sp, #20
 8007f82:	af00      	add	r7, sp, #0
 8007f84:	60f8      	str	r0, [r7, #12]
 8007f86:	60b9      	str	r1, [r7, #8]
 8007f88:	4613      	mov	r3, r2
 8007f8a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	68ba      	ldr	r2, [r7, #8]
 8007f90:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	88fa      	ldrh	r2, [r7, #6]
 8007f96:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	88fa      	ldrh	r2, [r7, #6]
 8007f9c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	2222      	movs	r2, #34	@ 0x22
 8007fa8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	691b      	ldr	r3, [r3, #16]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d007      	beq.n	8007fc4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	68da      	ldr	r2, [r3, #12]
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007fc2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	695a      	ldr	r2, [r3, #20]
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f042 0201 	orr.w	r2, r2, #1
 8007fd2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	68da      	ldr	r2, [r3, #12]
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f042 0220 	orr.w	r2, r2, #32
 8007fe2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007fe4:	2300      	movs	r3, #0
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	3714      	adds	r7, #20
 8007fea:	46bd      	mov	sp, r7
 8007fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff0:	4770      	bx	lr

08007ff2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ff2:	b480      	push	{r7}
 8007ff4:	b095      	sub	sp, #84	@ 0x54
 8007ff6:	af00      	add	r7, sp, #0
 8007ff8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	330c      	adds	r3, #12
 8008000:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008002:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008004:	e853 3f00 	ldrex	r3, [r3]
 8008008:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800800a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800800c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008010:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	330c      	adds	r3, #12
 8008018:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800801a:	643a      	str	r2, [r7, #64]	@ 0x40
 800801c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800801e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008020:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008022:	e841 2300 	strex	r3, r2, [r1]
 8008026:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800802a:	2b00      	cmp	r3, #0
 800802c:	d1e5      	bne.n	8007ffa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	3314      	adds	r3, #20
 8008034:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008036:	6a3b      	ldr	r3, [r7, #32]
 8008038:	e853 3f00 	ldrex	r3, [r3]
 800803c:	61fb      	str	r3, [r7, #28]
   return(result);
 800803e:	69fb      	ldr	r3, [r7, #28]
 8008040:	f023 0301 	bic.w	r3, r3, #1
 8008044:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	3314      	adds	r3, #20
 800804c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800804e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008050:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008052:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008054:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008056:	e841 2300 	strex	r3, r2, [r1]
 800805a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800805c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800805e:	2b00      	cmp	r3, #0
 8008060:	d1e5      	bne.n	800802e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008066:	2b01      	cmp	r3, #1
 8008068:	d119      	bne.n	800809e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	330c      	adds	r3, #12
 8008070:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	e853 3f00 	ldrex	r3, [r3]
 8008078:	60bb      	str	r3, [r7, #8]
   return(result);
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	f023 0310 	bic.w	r3, r3, #16
 8008080:	647b      	str	r3, [r7, #68]	@ 0x44
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	330c      	adds	r3, #12
 8008088:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800808a:	61ba      	str	r2, [r7, #24]
 800808c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800808e:	6979      	ldr	r1, [r7, #20]
 8008090:	69ba      	ldr	r2, [r7, #24]
 8008092:	e841 2300 	strex	r3, r2, [r1]
 8008096:	613b      	str	r3, [r7, #16]
   return(result);
 8008098:	693b      	ldr	r3, [r7, #16]
 800809a:	2b00      	cmp	r3, #0
 800809c:	d1e5      	bne.n	800806a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	2220      	movs	r2, #32
 80080a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2200      	movs	r2, #0
 80080aa:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80080ac:	bf00      	nop
 80080ae:	3754      	adds	r7, #84	@ 0x54
 80080b0:	46bd      	mov	sp, r7
 80080b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b6:	4770      	bx	lr

080080b8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b084      	sub	sp, #16
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080c4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	2200      	movs	r2, #0
 80080ca:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80080cc:	68f8      	ldr	r0, [r7, #12]
 80080ce:	f7ff fee7 	bl	8007ea0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080d2:	bf00      	nop
 80080d4:	3710      	adds	r7, #16
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bd80      	pop	{r7, pc}

080080da <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80080da:	b480      	push	{r7}
 80080dc:	b085      	sub	sp, #20
 80080de:	af00      	add	r7, sp, #0
 80080e0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80080e8:	b2db      	uxtb	r3, r3
 80080ea:	2b21      	cmp	r3, #33	@ 0x21
 80080ec:	d13e      	bne.n	800816c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	689b      	ldr	r3, [r3, #8]
 80080f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080f6:	d114      	bne.n	8008122 <UART_Transmit_IT+0x48>
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	691b      	ldr	r3, [r3, #16]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d110      	bne.n	8008122 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6a1b      	ldr	r3, [r3, #32]
 8008104:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	881b      	ldrh	r3, [r3, #0]
 800810a:	461a      	mov	r2, r3
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008114:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6a1b      	ldr	r3, [r3, #32]
 800811a:	1c9a      	adds	r2, r3, #2
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	621a      	str	r2, [r3, #32]
 8008120:	e008      	b.n	8008134 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6a1b      	ldr	r3, [r3, #32]
 8008126:	1c59      	adds	r1, r3, #1
 8008128:	687a      	ldr	r2, [r7, #4]
 800812a:	6211      	str	r1, [r2, #32]
 800812c:	781a      	ldrb	r2, [r3, #0]
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008138:	b29b      	uxth	r3, r3
 800813a:	3b01      	subs	r3, #1
 800813c:	b29b      	uxth	r3, r3
 800813e:	687a      	ldr	r2, [r7, #4]
 8008140:	4619      	mov	r1, r3
 8008142:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008144:	2b00      	cmp	r3, #0
 8008146:	d10f      	bne.n	8008168 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	68da      	ldr	r2, [r3, #12]
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008156:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	68da      	ldr	r2, [r3, #12]
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008166:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008168:	2300      	movs	r3, #0
 800816a:	e000      	b.n	800816e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800816c:	2302      	movs	r3, #2
  }
}
 800816e:	4618      	mov	r0, r3
 8008170:	3714      	adds	r7, #20
 8008172:	46bd      	mov	sp, r7
 8008174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008178:	4770      	bx	lr

0800817a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800817a:	b580      	push	{r7, lr}
 800817c:	b082      	sub	sp, #8
 800817e:	af00      	add	r7, sp, #0
 8008180:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	68da      	ldr	r2, [r3, #12]
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008190:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2220      	movs	r2, #32
 8008196:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	f7ff fe6c 	bl	8007e78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80081a0:	2300      	movs	r3, #0
}
 80081a2:	4618      	mov	r0, r3
 80081a4:	3708      	adds	r7, #8
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bd80      	pop	{r7, pc}

080081aa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80081aa:	b580      	push	{r7, lr}
 80081ac:	b08c      	sub	sp, #48	@ 0x30
 80081ae:	af00      	add	r7, sp, #0
 80081b0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80081b2:	2300      	movs	r3, #0
 80081b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80081b6:	2300      	movs	r3, #0
 80081b8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80081c0:	b2db      	uxtb	r3, r3
 80081c2:	2b22      	cmp	r3, #34	@ 0x22
 80081c4:	f040 80aa 	bne.w	800831c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	689b      	ldr	r3, [r3, #8]
 80081cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081d0:	d115      	bne.n	80081fe <UART_Receive_IT+0x54>
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	691b      	ldr	r3, [r3, #16]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d111      	bne.n	80081fe <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081de:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	685b      	ldr	r3, [r3, #4]
 80081e6:	b29b      	uxth	r3, r3
 80081e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081ec:	b29a      	uxth	r2, r3
 80081ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081f0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081f6:	1c9a      	adds	r2, r3, #2
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	629a      	str	r2, [r3, #40]	@ 0x28
 80081fc:	e024      	b.n	8008248 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008202:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	689b      	ldr	r3, [r3, #8]
 8008208:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800820c:	d007      	beq.n	800821e <UART_Receive_IT+0x74>
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	689b      	ldr	r3, [r3, #8]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d10a      	bne.n	800822c <UART_Receive_IT+0x82>
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	691b      	ldr	r3, [r3, #16]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d106      	bne.n	800822c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	685b      	ldr	r3, [r3, #4]
 8008224:	b2da      	uxtb	r2, r3
 8008226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008228:	701a      	strb	r2, [r3, #0]
 800822a:	e008      	b.n	800823e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	685b      	ldr	r3, [r3, #4]
 8008232:	b2db      	uxtb	r3, r3
 8008234:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008238:	b2da      	uxtb	r2, r3
 800823a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800823c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008242:	1c5a      	adds	r2, r3, #1
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800824c:	b29b      	uxth	r3, r3
 800824e:	3b01      	subs	r3, #1
 8008250:	b29b      	uxth	r3, r3
 8008252:	687a      	ldr	r2, [r7, #4]
 8008254:	4619      	mov	r1, r3
 8008256:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008258:	2b00      	cmp	r3, #0
 800825a:	d15d      	bne.n	8008318 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	68da      	ldr	r2, [r3, #12]
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f022 0220 	bic.w	r2, r2, #32
 800826a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	68da      	ldr	r2, [r3, #12]
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800827a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	695a      	ldr	r2, [r3, #20]
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	f022 0201 	bic.w	r2, r2, #1
 800828a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2220      	movs	r2, #32
 8008290:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2200      	movs	r2, #0
 8008298:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800829e:	2b01      	cmp	r3, #1
 80082a0:	d135      	bne.n	800830e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	2200      	movs	r2, #0
 80082a6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	330c      	adds	r3, #12
 80082ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082b0:	697b      	ldr	r3, [r7, #20]
 80082b2:	e853 3f00 	ldrex	r3, [r3]
 80082b6:	613b      	str	r3, [r7, #16]
   return(result);
 80082b8:	693b      	ldr	r3, [r7, #16]
 80082ba:	f023 0310 	bic.w	r3, r3, #16
 80082be:	627b      	str	r3, [r7, #36]	@ 0x24
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	330c      	adds	r3, #12
 80082c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082c8:	623a      	str	r2, [r7, #32]
 80082ca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082cc:	69f9      	ldr	r1, [r7, #28]
 80082ce:	6a3a      	ldr	r2, [r7, #32]
 80082d0:	e841 2300 	strex	r3, r2, [r1]
 80082d4:	61bb      	str	r3, [r7, #24]
   return(result);
 80082d6:	69bb      	ldr	r3, [r7, #24]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d1e5      	bne.n	80082a8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f003 0310 	and.w	r3, r3, #16
 80082e6:	2b10      	cmp	r3, #16
 80082e8:	d10a      	bne.n	8008300 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80082ea:	2300      	movs	r3, #0
 80082ec:	60fb      	str	r3, [r7, #12]
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	60fb      	str	r3, [r7, #12]
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	685b      	ldr	r3, [r3, #4]
 80082fc:	60fb      	str	r3, [r7, #12]
 80082fe:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008304:	4619      	mov	r1, r3
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	f7ff fdd4 	bl	8007eb4 <HAL_UARTEx_RxEventCallback>
 800830c:	e002      	b.n	8008314 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f7ff fdbc 	bl	8007e8c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008314:	2300      	movs	r3, #0
 8008316:	e002      	b.n	800831e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008318:	2300      	movs	r3, #0
 800831a:	e000      	b.n	800831e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800831c:	2302      	movs	r3, #2
  }
}
 800831e:	4618      	mov	r0, r3
 8008320:	3730      	adds	r7, #48	@ 0x30
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}
	...

08008328 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008328:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800832c:	b0c0      	sub	sp, #256	@ 0x100
 800832e:	af00      	add	r7, sp, #0
 8008330:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	691b      	ldr	r3, [r3, #16]
 800833c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008344:	68d9      	ldr	r1, [r3, #12]
 8008346:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800834a:	681a      	ldr	r2, [r3, #0]
 800834c:	ea40 0301 	orr.w	r3, r0, r1
 8008350:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008352:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008356:	689a      	ldr	r2, [r3, #8]
 8008358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800835c:	691b      	ldr	r3, [r3, #16]
 800835e:	431a      	orrs	r2, r3
 8008360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008364:	695b      	ldr	r3, [r3, #20]
 8008366:	431a      	orrs	r2, r3
 8008368:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800836c:	69db      	ldr	r3, [r3, #28]
 800836e:	4313      	orrs	r3, r2
 8008370:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008374:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	68db      	ldr	r3, [r3, #12]
 800837c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008380:	f021 010c 	bic.w	r1, r1, #12
 8008384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008388:	681a      	ldr	r2, [r3, #0]
 800838a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800838e:	430b      	orrs	r3, r1
 8008390:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008392:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	695b      	ldr	r3, [r3, #20]
 800839a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800839e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083a2:	6999      	ldr	r1, [r3, #24]
 80083a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083a8:	681a      	ldr	r2, [r3, #0]
 80083aa:	ea40 0301 	orr.w	r3, r0, r1
 80083ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80083b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083b4:	681a      	ldr	r2, [r3, #0]
 80083b6:	4b8f      	ldr	r3, [pc, #572]	@ (80085f4 <UART_SetConfig+0x2cc>)
 80083b8:	429a      	cmp	r2, r3
 80083ba:	d005      	beq.n	80083c8 <UART_SetConfig+0xa0>
 80083bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083c0:	681a      	ldr	r2, [r3, #0]
 80083c2:	4b8d      	ldr	r3, [pc, #564]	@ (80085f8 <UART_SetConfig+0x2d0>)
 80083c4:	429a      	cmp	r2, r3
 80083c6:	d104      	bne.n	80083d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80083c8:	f7fe fa82 	bl	80068d0 <HAL_RCC_GetPCLK2Freq>
 80083cc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80083d0:	e003      	b.n	80083da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80083d2:	f7fe fa69 	bl	80068a8 <HAL_RCC_GetPCLK1Freq>
 80083d6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80083da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083de:	69db      	ldr	r3, [r3, #28]
 80083e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80083e4:	f040 810c 	bne.w	8008600 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80083e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80083ec:	2200      	movs	r2, #0
 80083ee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80083f2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80083f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80083fa:	4622      	mov	r2, r4
 80083fc:	462b      	mov	r3, r5
 80083fe:	1891      	adds	r1, r2, r2
 8008400:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008402:	415b      	adcs	r3, r3
 8008404:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008406:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800840a:	4621      	mov	r1, r4
 800840c:	eb12 0801 	adds.w	r8, r2, r1
 8008410:	4629      	mov	r1, r5
 8008412:	eb43 0901 	adc.w	r9, r3, r1
 8008416:	f04f 0200 	mov.w	r2, #0
 800841a:	f04f 0300 	mov.w	r3, #0
 800841e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008422:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008426:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800842a:	4690      	mov	r8, r2
 800842c:	4699      	mov	r9, r3
 800842e:	4623      	mov	r3, r4
 8008430:	eb18 0303 	adds.w	r3, r8, r3
 8008434:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008438:	462b      	mov	r3, r5
 800843a:	eb49 0303 	adc.w	r3, r9, r3
 800843e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008442:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008446:	685b      	ldr	r3, [r3, #4]
 8008448:	2200      	movs	r2, #0
 800844a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800844e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008452:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008456:	460b      	mov	r3, r1
 8008458:	18db      	adds	r3, r3, r3
 800845a:	653b      	str	r3, [r7, #80]	@ 0x50
 800845c:	4613      	mov	r3, r2
 800845e:	eb42 0303 	adc.w	r3, r2, r3
 8008462:	657b      	str	r3, [r7, #84]	@ 0x54
 8008464:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008468:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800846c:	f7f7 ff08 	bl	8000280 <__aeabi_uldivmod>
 8008470:	4602      	mov	r2, r0
 8008472:	460b      	mov	r3, r1
 8008474:	4b61      	ldr	r3, [pc, #388]	@ (80085fc <UART_SetConfig+0x2d4>)
 8008476:	fba3 2302 	umull	r2, r3, r3, r2
 800847a:	095b      	lsrs	r3, r3, #5
 800847c:	011c      	lsls	r4, r3, #4
 800847e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008482:	2200      	movs	r2, #0
 8008484:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008488:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800848c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008490:	4642      	mov	r2, r8
 8008492:	464b      	mov	r3, r9
 8008494:	1891      	adds	r1, r2, r2
 8008496:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008498:	415b      	adcs	r3, r3
 800849a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800849c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80084a0:	4641      	mov	r1, r8
 80084a2:	eb12 0a01 	adds.w	sl, r2, r1
 80084a6:	4649      	mov	r1, r9
 80084a8:	eb43 0b01 	adc.w	fp, r3, r1
 80084ac:	f04f 0200 	mov.w	r2, #0
 80084b0:	f04f 0300 	mov.w	r3, #0
 80084b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80084b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80084bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80084c0:	4692      	mov	sl, r2
 80084c2:	469b      	mov	fp, r3
 80084c4:	4643      	mov	r3, r8
 80084c6:	eb1a 0303 	adds.w	r3, sl, r3
 80084ca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80084ce:	464b      	mov	r3, r9
 80084d0:	eb4b 0303 	adc.w	r3, fp, r3
 80084d4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80084d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084dc:	685b      	ldr	r3, [r3, #4]
 80084de:	2200      	movs	r2, #0
 80084e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80084e4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80084e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80084ec:	460b      	mov	r3, r1
 80084ee:	18db      	adds	r3, r3, r3
 80084f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80084f2:	4613      	mov	r3, r2
 80084f4:	eb42 0303 	adc.w	r3, r2, r3
 80084f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80084fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80084fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008502:	f7f7 febd 	bl	8000280 <__aeabi_uldivmod>
 8008506:	4602      	mov	r2, r0
 8008508:	460b      	mov	r3, r1
 800850a:	4611      	mov	r1, r2
 800850c:	4b3b      	ldr	r3, [pc, #236]	@ (80085fc <UART_SetConfig+0x2d4>)
 800850e:	fba3 2301 	umull	r2, r3, r3, r1
 8008512:	095b      	lsrs	r3, r3, #5
 8008514:	2264      	movs	r2, #100	@ 0x64
 8008516:	fb02 f303 	mul.w	r3, r2, r3
 800851a:	1acb      	subs	r3, r1, r3
 800851c:	00db      	lsls	r3, r3, #3
 800851e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008522:	4b36      	ldr	r3, [pc, #216]	@ (80085fc <UART_SetConfig+0x2d4>)
 8008524:	fba3 2302 	umull	r2, r3, r3, r2
 8008528:	095b      	lsrs	r3, r3, #5
 800852a:	005b      	lsls	r3, r3, #1
 800852c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008530:	441c      	add	r4, r3
 8008532:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008536:	2200      	movs	r2, #0
 8008538:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800853c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008540:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008544:	4642      	mov	r2, r8
 8008546:	464b      	mov	r3, r9
 8008548:	1891      	adds	r1, r2, r2
 800854a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800854c:	415b      	adcs	r3, r3
 800854e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008550:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008554:	4641      	mov	r1, r8
 8008556:	1851      	adds	r1, r2, r1
 8008558:	6339      	str	r1, [r7, #48]	@ 0x30
 800855a:	4649      	mov	r1, r9
 800855c:	414b      	adcs	r3, r1
 800855e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008560:	f04f 0200 	mov.w	r2, #0
 8008564:	f04f 0300 	mov.w	r3, #0
 8008568:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800856c:	4659      	mov	r1, fp
 800856e:	00cb      	lsls	r3, r1, #3
 8008570:	4651      	mov	r1, sl
 8008572:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008576:	4651      	mov	r1, sl
 8008578:	00ca      	lsls	r2, r1, #3
 800857a:	4610      	mov	r0, r2
 800857c:	4619      	mov	r1, r3
 800857e:	4603      	mov	r3, r0
 8008580:	4642      	mov	r2, r8
 8008582:	189b      	adds	r3, r3, r2
 8008584:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008588:	464b      	mov	r3, r9
 800858a:	460a      	mov	r2, r1
 800858c:	eb42 0303 	adc.w	r3, r2, r3
 8008590:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008594:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008598:	685b      	ldr	r3, [r3, #4]
 800859a:	2200      	movs	r2, #0
 800859c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80085a0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80085a4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80085a8:	460b      	mov	r3, r1
 80085aa:	18db      	adds	r3, r3, r3
 80085ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80085ae:	4613      	mov	r3, r2
 80085b0:	eb42 0303 	adc.w	r3, r2, r3
 80085b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80085b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80085ba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80085be:	f7f7 fe5f 	bl	8000280 <__aeabi_uldivmod>
 80085c2:	4602      	mov	r2, r0
 80085c4:	460b      	mov	r3, r1
 80085c6:	4b0d      	ldr	r3, [pc, #52]	@ (80085fc <UART_SetConfig+0x2d4>)
 80085c8:	fba3 1302 	umull	r1, r3, r3, r2
 80085cc:	095b      	lsrs	r3, r3, #5
 80085ce:	2164      	movs	r1, #100	@ 0x64
 80085d0:	fb01 f303 	mul.w	r3, r1, r3
 80085d4:	1ad3      	subs	r3, r2, r3
 80085d6:	00db      	lsls	r3, r3, #3
 80085d8:	3332      	adds	r3, #50	@ 0x32
 80085da:	4a08      	ldr	r2, [pc, #32]	@ (80085fc <UART_SetConfig+0x2d4>)
 80085dc:	fba2 2303 	umull	r2, r3, r2, r3
 80085e0:	095b      	lsrs	r3, r3, #5
 80085e2:	f003 0207 	and.w	r2, r3, #7
 80085e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	4422      	add	r2, r4
 80085ee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80085f0:	e106      	b.n	8008800 <UART_SetConfig+0x4d8>
 80085f2:	bf00      	nop
 80085f4:	40011000 	.word	0x40011000
 80085f8:	40011400 	.word	0x40011400
 80085fc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008600:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008604:	2200      	movs	r2, #0
 8008606:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800860a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800860e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008612:	4642      	mov	r2, r8
 8008614:	464b      	mov	r3, r9
 8008616:	1891      	adds	r1, r2, r2
 8008618:	6239      	str	r1, [r7, #32]
 800861a:	415b      	adcs	r3, r3
 800861c:	627b      	str	r3, [r7, #36]	@ 0x24
 800861e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008622:	4641      	mov	r1, r8
 8008624:	1854      	adds	r4, r2, r1
 8008626:	4649      	mov	r1, r9
 8008628:	eb43 0501 	adc.w	r5, r3, r1
 800862c:	f04f 0200 	mov.w	r2, #0
 8008630:	f04f 0300 	mov.w	r3, #0
 8008634:	00eb      	lsls	r3, r5, #3
 8008636:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800863a:	00e2      	lsls	r2, r4, #3
 800863c:	4614      	mov	r4, r2
 800863e:	461d      	mov	r5, r3
 8008640:	4643      	mov	r3, r8
 8008642:	18e3      	adds	r3, r4, r3
 8008644:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008648:	464b      	mov	r3, r9
 800864a:	eb45 0303 	adc.w	r3, r5, r3
 800864e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008652:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008656:	685b      	ldr	r3, [r3, #4]
 8008658:	2200      	movs	r2, #0
 800865a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800865e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008662:	f04f 0200 	mov.w	r2, #0
 8008666:	f04f 0300 	mov.w	r3, #0
 800866a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800866e:	4629      	mov	r1, r5
 8008670:	008b      	lsls	r3, r1, #2
 8008672:	4621      	mov	r1, r4
 8008674:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008678:	4621      	mov	r1, r4
 800867a:	008a      	lsls	r2, r1, #2
 800867c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008680:	f7f7 fdfe 	bl	8000280 <__aeabi_uldivmod>
 8008684:	4602      	mov	r2, r0
 8008686:	460b      	mov	r3, r1
 8008688:	4b60      	ldr	r3, [pc, #384]	@ (800880c <UART_SetConfig+0x4e4>)
 800868a:	fba3 2302 	umull	r2, r3, r3, r2
 800868e:	095b      	lsrs	r3, r3, #5
 8008690:	011c      	lsls	r4, r3, #4
 8008692:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008696:	2200      	movs	r2, #0
 8008698:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800869c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80086a0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80086a4:	4642      	mov	r2, r8
 80086a6:	464b      	mov	r3, r9
 80086a8:	1891      	adds	r1, r2, r2
 80086aa:	61b9      	str	r1, [r7, #24]
 80086ac:	415b      	adcs	r3, r3
 80086ae:	61fb      	str	r3, [r7, #28]
 80086b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80086b4:	4641      	mov	r1, r8
 80086b6:	1851      	adds	r1, r2, r1
 80086b8:	6139      	str	r1, [r7, #16]
 80086ba:	4649      	mov	r1, r9
 80086bc:	414b      	adcs	r3, r1
 80086be:	617b      	str	r3, [r7, #20]
 80086c0:	f04f 0200 	mov.w	r2, #0
 80086c4:	f04f 0300 	mov.w	r3, #0
 80086c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80086cc:	4659      	mov	r1, fp
 80086ce:	00cb      	lsls	r3, r1, #3
 80086d0:	4651      	mov	r1, sl
 80086d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80086d6:	4651      	mov	r1, sl
 80086d8:	00ca      	lsls	r2, r1, #3
 80086da:	4610      	mov	r0, r2
 80086dc:	4619      	mov	r1, r3
 80086de:	4603      	mov	r3, r0
 80086e0:	4642      	mov	r2, r8
 80086e2:	189b      	adds	r3, r3, r2
 80086e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80086e8:	464b      	mov	r3, r9
 80086ea:	460a      	mov	r2, r1
 80086ec:	eb42 0303 	adc.w	r3, r2, r3
 80086f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80086f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086f8:	685b      	ldr	r3, [r3, #4]
 80086fa:	2200      	movs	r2, #0
 80086fc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80086fe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008700:	f04f 0200 	mov.w	r2, #0
 8008704:	f04f 0300 	mov.w	r3, #0
 8008708:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800870c:	4649      	mov	r1, r9
 800870e:	008b      	lsls	r3, r1, #2
 8008710:	4641      	mov	r1, r8
 8008712:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008716:	4641      	mov	r1, r8
 8008718:	008a      	lsls	r2, r1, #2
 800871a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800871e:	f7f7 fdaf 	bl	8000280 <__aeabi_uldivmod>
 8008722:	4602      	mov	r2, r0
 8008724:	460b      	mov	r3, r1
 8008726:	4611      	mov	r1, r2
 8008728:	4b38      	ldr	r3, [pc, #224]	@ (800880c <UART_SetConfig+0x4e4>)
 800872a:	fba3 2301 	umull	r2, r3, r3, r1
 800872e:	095b      	lsrs	r3, r3, #5
 8008730:	2264      	movs	r2, #100	@ 0x64
 8008732:	fb02 f303 	mul.w	r3, r2, r3
 8008736:	1acb      	subs	r3, r1, r3
 8008738:	011b      	lsls	r3, r3, #4
 800873a:	3332      	adds	r3, #50	@ 0x32
 800873c:	4a33      	ldr	r2, [pc, #204]	@ (800880c <UART_SetConfig+0x4e4>)
 800873e:	fba2 2303 	umull	r2, r3, r2, r3
 8008742:	095b      	lsrs	r3, r3, #5
 8008744:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008748:	441c      	add	r4, r3
 800874a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800874e:	2200      	movs	r2, #0
 8008750:	673b      	str	r3, [r7, #112]	@ 0x70
 8008752:	677a      	str	r2, [r7, #116]	@ 0x74
 8008754:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008758:	4642      	mov	r2, r8
 800875a:	464b      	mov	r3, r9
 800875c:	1891      	adds	r1, r2, r2
 800875e:	60b9      	str	r1, [r7, #8]
 8008760:	415b      	adcs	r3, r3
 8008762:	60fb      	str	r3, [r7, #12]
 8008764:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008768:	4641      	mov	r1, r8
 800876a:	1851      	adds	r1, r2, r1
 800876c:	6039      	str	r1, [r7, #0]
 800876e:	4649      	mov	r1, r9
 8008770:	414b      	adcs	r3, r1
 8008772:	607b      	str	r3, [r7, #4]
 8008774:	f04f 0200 	mov.w	r2, #0
 8008778:	f04f 0300 	mov.w	r3, #0
 800877c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008780:	4659      	mov	r1, fp
 8008782:	00cb      	lsls	r3, r1, #3
 8008784:	4651      	mov	r1, sl
 8008786:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800878a:	4651      	mov	r1, sl
 800878c:	00ca      	lsls	r2, r1, #3
 800878e:	4610      	mov	r0, r2
 8008790:	4619      	mov	r1, r3
 8008792:	4603      	mov	r3, r0
 8008794:	4642      	mov	r2, r8
 8008796:	189b      	adds	r3, r3, r2
 8008798:	66bb      	str	r3, [r7, #104]	@ 0x68
 800879a:	464b      	mov	r3, r9
 800879c:	460a      	mov	r2, r1
 800879e:	eb42 0303 	adc.w	r3, r2, r3
 80087a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80087a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80087a8:	685b      	ldr	r3, [r3, #4]
 80087aa:	2200      	movs	r2, #0
 80087ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80087ae:	667a      	str	r2, [r7, #100]	@ 0x64
 80087b0:	f04f 0200 	mov.w	r2, #0
 80087b4:	f04f 0300 	mov.w	r3, #0
 80087b8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80087bc:	4649      	mov	r1, r9
 80087be:	008b      	lsls	r3, r1, #2
 80087c0:	4641      	mov	r1, r8
 80087c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80087c6:	4641      	mov	r1, r8
 80087c8:	008a      	lsls	r2, r1, #2
 80087ca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80087ce:	f7f7 fd57 	bl	8000280 <__aeabi_uldivmod>
 80087d2:	4602      	mov	r2, r0
 80087d4:	460b      	mov	r3, r1
 80087d6:	4b0d      	ldr	r3, [pc, #52]	@ (800880c <UART_SetConfig+0x4e4>)
 80087d8:	fba3 1302 	umull	r1, r3, r3, r2
 80087dc:	095b      	lsrs	r3, r3, #5
 80087de:	2164      	movs	r1, #100	@ 0x64
 80087e0:	fb01 f303 	mul.w	r3, r1, r3
 80087e4:	1ad3      	subs	r3, r2, r3
 80087e6:	011b      	lsls	r3, r3, #4
 80087e8:	3332      	adds	r3, #50	@ 0x32
 80087ea:	4a08      	ldr	r2, [pc, #32]	@ (800880c <UART_SetConfig+0x4e4>)
 80087ec:	fba2 2303 	umull	r2, r3, r2, r3
 80087f0:	095b      	lsrs	r3, r3, #5
 80087f2:	f003 020f 	and.w	r2, r3, #15
 80087f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4422      	add	r2, r4
 80087fe:	609a      	str	r2, [r3, #8]
}
 8008800:	bf00      	nop
 8008802:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008806:	46bd      	mov	sp, r7
 8008808:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800880c:	51eb851f 	.word	0x51eb851f

08008810 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008810:	b084      	sub	sp, #16
 8008812:	b580      	push	{r7, lr}
 8008814:	b084      	sub	sp, #16
 8008816:	af00      	add	r7, sp, #0
 8008818:	6078      	str	r0, [r7, #4]
 800881a:	f107 001c 	add.w	r0, r7, #28
 800881e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008822:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8008826:	2b01      	cmp	r3, #1
 8008828:	d123      	bne.n	8008872 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800882e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	68db      	ldr	r3, [r3, #12]
 800883a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800883e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008842:	687a      	ldr	r2, [r7, #4]
 8008844:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	68db      	ldr	r3, [r3, #12]
 800884a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008852:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008856:	2b01      	cmp	r3, #1
 8008858:	d105      	bne.n	8008866 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	68db      	ldr	r3, [r3, #12]
 800885e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	f000 f9dc 	bl	8008c24 <USB_CoreReset>
 800886c:	4603      	mov	r3, r0
 800886e:	73fb      	strb	r3, [r7, #15]
 8008870:	e01b      	b.n	80088aa <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	68db      	ldr	r3, [r3, #12]
 8008876:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f000 f9d0 	bl	8008c24 <USB_CoreReset>
 8008884:	4603      	mov	r3, r0
 8008886:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008888:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800888c:	2b00      	cmp	r3, #0
 800888e:	d106      	bne.n	800889e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008894:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	639a      	str	r2, [r3, #56]	@ 0x38
 800889c:	e005      	b.n	80088aa <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088a2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80088aa:	7fbb      	ldrb	r3, [r7, #30]
 80088ac:	2b01      	cmp	r3, #1
 80088ae:	d10b      	bne.n	80088c8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	689b      	ldr	r3, [r3, #8]
 80088b4:	f043 0206 	orr.w	r2, r3, #6
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	689b      	ldr	r3, [r3, #8]
 80088c0:	f043 0220 	orr.w	r2, r3, #32
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80088c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80088ca:	4618      	mov	r0, r3
 80088cc:	3710      	adds	r7, #16
 80088ce:	46bd      	mov	sp, r7
 80088d0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80088d4:	b004      	add	sp, #16
 80088d6:	4770      	bx	lr

080088d8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80088d8:	b480      	push	{r7}
 80088da:	b083      	sub	sp, #12
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	689b      	ldr	r3, [r3, #8]
 80088e4:	f043 0201 	orr.w	r2, r3, #1
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80088ec:	2300      	movs	r3, #0
}
 80088ee:	4618      	mov	r0, r3
 80088f0:	370c      	adds	r7, #12
 80088f2:	46bd      	mov	sp, r7
 80088f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f8:	4770      	bx	lr

080088fa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80088fa:	b480      	push	{r7}
 80088fc:	b083      	sub	sp, #12
 80088fe:	af00      	add	r7, sp, #0
 8008900:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	689b      	ldr	r3, [r3, #8]
 8008906:	f023 0201 	bic.w	r2, r3, #1
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800890e:	2300      	movs	r3, #0
}
 8008910:	4618      	mov	r0, r3
 8008912:	370c      	adds	r7, #12
 8008914:	46bd      	mov	sp, r7
 8008916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891a:	4770      	bx	lr

0800891c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b084      	sub	sp, #16
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
 8008924:	460b      	mov	r3, r1
 8008926:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008928:	2300      	movs	r3, #0
 800892a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	68db      	ldr	r3, [r3, #12]
 8008930:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008938:	78fb      	ldrb	r3, [r7, #3]
 800893a:	2b01      	cmp	r3, #1
 800893c:	d115      	bne.n	800896a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	68db      	ldr	r3, [r3, #12]
 8008942:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800894a:	200a      	movs	r0, #10
 800894c:	f7f9 fd72 	bl	8002434 <HAL_Delay>
      ms += 10U;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	330a      	adds	r3, #10
 8008954:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	f000 f956 	bl	8008c08 <USB_GetMode>
 800895c:	4603      	mov	r3, r0
 800895e:	2b01      	cmp	r3, #1
 8008960:	d01e      	beq.n	80089a0 <USB_SetCurrentMode+0x84>
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	2bc7      	cmp	r3, #199	@ 0xc7
 8008966:	d9f0      	bls.n	800894a <USB_SetCurrentMode+0x2e>
 8008968:	e01a      	b.n	80089a0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800896a:	78fb      	ldrb	r3, [r7, #3]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d115      	bne.n	800899c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	68db      	ldr	r3, [r3, #12]
 8008974:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800897c:	200a      	movs	r0, #10
 800897e:	f7f9 fd59 	bl	8002434 <HAL_Delay>
      ms += 10U;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	330a      	adds	r3, #10
 8008986:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008988:	6878      	ldr	r0, [r7, #4]
 800898a:	f000 f93d 	bl	8008c08 <USB_GetMode>
 800898e:	4603      	mov	r3, r0
 8008990:	2b00      	cmp	r3, #0
 8008992:	d005      	beq.n	80089a0 <USB_SetCurrentMode+0x84>
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	2bc7      	cmp	r3, #199	@ 0xc7
 8008998:	d9f0      	bls.n	800897c <USB_SetCurrentMode+0x60>
 800899a:	e001      	b.n	80089a0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800899c:	2301      	movs	r3, #1
 800899e:	e005      	b.n	80089ac <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	2bc8      	cmp	r3, #200	@ 0xc8
 80089a4:	d101      	bne.n	80089aa <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80089a6:	2301      	movs	r3, #1
 80089a8:	e000      	b.n	80089ac <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80089aa:	2300      	movs	r3, #0
}
 80089ac:	4618      	mov	r0, r3
 80089ae:	3710      	adds	r7, #16
 80089b0:	46bd      	mov	sp, r7
 80089b2:	bd80      	pop	{r7, pc}

080089b4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80089b4:	b480      	push	{r7}
 80089b6:	b085      	sub	sp, #20
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
 80089bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80089be:	2300      	movs	r3, #0
 80089c0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	3301      	adds	r3, #1
 80089c6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80089ce:	d901      	bls.n	80089d4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80089d0:	2303      	movs	r3, #3
 80089d2:	e01b      	b.n	8008a0c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	691b      	ldr	r3, [r3, #16]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	daf2      	bge.n	80089c2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80089dc:	2300      	movs	r3, #0
 80089de:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	019b      	lsls	r3, r3, #6
 80089e4:	f043 0220 	orr.w	r2, r3, #32
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	3301      	adds	r3, #1
 80089f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80089f8:	d901      	bls.n	80089fe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80089fa:	2303      	movs	r3, #3
 80089fc:	e006      	b.n	8008a0c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	691b      	ldr	r3, [r3, #16]
 8008a02:	f003 0320 	and.w	r3, r3, #32
 8008a06:	2b20      	cmp	r3, #32
 8008a08:	d0f0      	beq.n	80089ec <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008a0a:	2300      	movs	r3, #0
}
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	3714      	adds	r7, #20
 8008a10:	46bd      	mov	sp, r7
 8008a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a16:	4770      	bx	lr

08008a18 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b085      	sub	sp, #20
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008a20:	2300      	movs	r3, #0
 8008a22:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	3301      	adds	r3, #1
 8008a28:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008a30:	d901      	bls.n	8008a36 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008a32:	2303      	movs	r3, #3
 8008a34:	e018      	b.n	8008a68 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	691b      	ldr	r3, [r3, #16]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	daf2      	bge.n	8008a24 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008a3e:	2300      	movs	r3, #0
 8008a40:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	2210      	movs	r2, #16
 8008a46:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	3301      	adds	r3, #1
 8008a4c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008a54:	d901      	bls.n	8008a5a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008a56:	2303      	movs	r3, #3
 8008a58:	e006      	b.n	8008a68 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	691b      	ldr	r3, [r3, #16]
 8008a5e:	f003 0310 	and.w	r3, r3, #16
 8008a62:	2b10      	cmp	r3, #16
 8008a64:	d0f0      	beq.n	8008a48 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008a66:	2300      	movs	r3, #0
}
 8008a68:	4618      	mov	r0, r3
 8008a6a:	3714      	adds	r7, #20
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a72:	4770      	bx	lr

08008a74 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008a74:	b480      	push	{r7}
 8008a76:	b089      	sub	sp, #36	@ 0x24
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	60f8      	str	r0, [r7, #12]
 8008a7c:	60b9      	str	r1, [r7, #8]
 8008a7e:	4611      	mov	r1, r2
 8008a80:	461a      	mov	r2, r3
 8008a82:	460b      	mov	r3, r1
 8008a84:	71fb      	strb	r3, [r7, #7]
 8008a86:	4613      	mov	r3, r2
 8008a88:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008a8e:	68bb      	ldr	r3, [r7, #8]
 8008a90:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008a92:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d123      	bne.n	8008ae2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008a9a:	88bb      	ldrh	r3, [r7, #4]
 8008a9c:	3303      	adds	r3, #3
 8008a9e:	089b      	lsrs	r3, r3, #2
 8008aa0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	61bb      	str	r3, [r7, #24]
 8008aa6:	e018      	b.n	8008ada <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008aa8:	79fb      	ldrb	r3, [r7, #7]
 8008aaa:	031a      	lsls	r2, r3, #12
 8008aac:	697b      	ldr	r3, [r7, #20]
 8008aae:	4413      	add	r3, r2
 8008ab0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008ab4:	461a      	mov	r2, r3
 8008ab6:	69fb      	ldr	r3, [r7, #28]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008abc:	69fb      	ldr	r3, [r7, #28]
 8008abe:	3301      	adds	r3, #1
 8008ac0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008ac2:	69fb      	ldr	r3, [r7, #28]
 8008ac4:	3301      	adds	r3, #1
 8008ac6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008ac8:	69fb      	ldr	r3, [r7, #28]
 8008aca:	3301      	adds	r3, #1
 8008acc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008ace:	69fb      	ldr	r3, [r7, #28]
 8008ad0:	3301      	adds	r3, #1
 8008ad2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008ad4:	69bb      	ldr	r3, [r7, #24]
 8008ad6:	3301      	adds	r3, #1
 8008ad8:	61bb      	str	r3, [r7, #24]
 8008ada:	69ba      	ldr	r2, [r7, #24]
 8008adc:	693b      	ldr	r3, [r7, #16]
 8008ade:	429a      	cmp	r2, r3
 8008ae0:	d3e2      	bcc.n	8008aa8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008ae2:	2300      	movs	r3, #0
}
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	3724      	adds	r7, #36	@ 0x24
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aee:	4770      	bx	lr

08008af0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008af0:	b480      	push	{r7}
 8008af2:	b08b      	sub	sp, #44	@ 0x2c
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	60f8      	str	r0, [r7, #12]
 8008af8:	60b9      	str	r1, [r7, #8]
 8008afa:	4613      	mov	r3, r2
 8008afc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008b06:	88fb      	ldrh	r3, [r7, #6]
 8008b08:	089b      	lsrs	r3, r3, #2
 8008b0a:	b29b      	uxth	r3, r3
 8008b0c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008b0e:	88fb      	ldrh	r3, [r7, #6]
 8008b10:	f003 0303 	and.w	r3, r3, #3
 8008b14:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008b16:	2300      	movs	r3, #0
 8008b18:	623b      	str	r3, [r7, #32]
 8008b1a:	e014      	b.n	8008b46 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008b1c:	69bb      	ldr	r3, [r7, #24]
 8008b1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b22:	681a      	ldr	r2, [r3, #0]
 8008b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b26:	601a      	str	r2, [r3, #0]
    pDest++;
 8008b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b2a:	3301      	adds	r3, #1
 8008b2c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b30:	3301      	adds	r3, #1
 8008b32:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b36:	3301      	adds	r3, #1
 8008b38:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b3c:	3301      	adds	r3, #1
 8008b3e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008b40:	6a3b      	ldr	r3, [r7, #32]
 8008b42:	3301      	adds	r3, #1
 8008b44:	623b      	str	r3, [r7, #32]
 8008b46:	6a3a      	ldr	r2, [r7, #32]
 8008b48:	697b      	ldr	r3, [r7, #20]
 8008b4a:	429a      	cmp	r2, r3
 8008b4c:	d3e6      	bcc.n	8008b1c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008b4e:	8bfb      	ldrh	r3, [r7, #30]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d01e      	beq.n	8008b92 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008b54:	2300      	movs	r3, #0
 8008b56:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008b58:	69bb      	ldr	r3, [r7, #24]
 8008b5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b5e:	461a      	mov	r2, r3
 8008b60:	f107 0310 	add.w	r3, r7, #16
 8008b64:	6812      	ldr	r2, [r2, #0]
 8008b66:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008b68:	693a      	ldr	r2, [r7, #16]
 8008b6a:	6a3b      	ldr	r3, [r7, #32]
 8008b6c:	b2db      	uxtb	r3, r3
 8008b6e:	00db      	lsls	r3, r3, #3
 8008b70:	fa22 f303 	lsr.w	r3, r2, r3
 8008b74:	b2da      	uxtb	r2, r3
 8008b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b78:	701a      	strb	r2, [r3, #0]
      i++;
 8008b7a:	6a3b      	ldr	r3, [r7, #32]
 8008b7c:	3301      	adds	r3, #1
 8008b7e:	623b      	str	r3, [r7, #32]
      pDest++;
 8008b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b82:	3301      	adds	r3, #1
 8008b84:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008b86:	8bfb      	ldrh	r3, [r7, #30]
 8008b88:	3b01      	subs	r3, #1
 8008b8a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008b8c:	8bfb      	ldrh	r3, [r7, #30]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d1ea      	bne.n	8008b68 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008b94:	4618      	mov	r0, r3
 8008b96:	372c      	adds	r7, #44	@ 0x2c
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9e:	4770      	bx	lr

08008ba0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b085      	sub	sp, #20
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	695b      	ldr	r3, [r3, #20]
 8008bac:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	699b      	ldr	r3, [r3, #24]
 8008bb2:	68fa      	ldr	r2, [r7, #12]
 8008bb4:	4013      	ands	r3, r2
 8008bb6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
}
 8008bba:	4618      	mov	r0, r3
 8008bbc:	3714      	adds	r7, #20
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc4:	4770      	bx	lr

08008bc6 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8008bc6:	b480      	push	{r7}
 8008bc8:	b085      	sub	sp, #20
 8008bca:	af00      	add	r7, sp, #0
 8008bcc:	6078      	str	r0, [r7, #4]
 8008bce:	460b      	mov	r3, r1
 8008bd0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8008bd6:	78fb      	ldrb	r3, [r7, #3]
 8008bd8:	015a      	lsls	r2, r3, #5
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	4413      	add	r3, r2
 8008bde:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008be2:	689b      	ldr	r3, [r3, #8]
 8008be4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8008be6:	78fb      	ldrb	r3, [r7, #3]
 8008be8:	015a      	lsls	r2, r3, #5
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	4413      	add	r3, r2
 8008bee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008bf2:	68db      	ldr	r3, [r3, #12]
 8008bf4:	68ba      	ldr	r2, [r7, #8]
 8008bf6:	4013      	ands	r3, r2
 8008bf8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008bfa:	68bb      	ldr	r3, [r7, #8]
}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	3714      	adds	r7, #20
 8008c00:	46bd      	mov	sp, r7
 8008c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c06:	4770      	bx	lr

08008c08 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008c08:	b480      	push	{r7}
 8008c0a:	b083      	sub	sp, #12
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	695b      	ldr	r3, [r3, #20]
 8008c14:	f003 0301 	and.w	r3, r3, #1
}
 8008c18:	4618      	mov	r0, r3
 8008c1a:	370c      	adds	r7, #12
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c22:	4770      	bx	lr

08008c24 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008c24:	b480      	push	{r7}
 8008c26:	b085      	sub	sp, #20
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	3301      	adds	r3, #1
 8008c34:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008c3c:	d901      	bls.n	8008c42 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008c3e:	2303      	movs	r3, #3
 8008c40:	e022      	b.n	8008c88 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	691b      	ldr	r3, [r3, #16]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	daf2      	bge.n	8008c30 <USB_CoreReset+0xc>

  count = 10U;
 8008c4a:	230a      	movs	r3, #10
 8008c4c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8008c4e:	e002      	b.n	8008c56 <USB_CoreReset+0x32>
  {
    count--;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	3b01      	subs	r3, #1
 8008c54:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d1f9      	bne.n	8008c50 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	691b      	ldr	r3, [r3, #16]
 8008c60:	f043 0201 	orr.w	r2, r3, #1
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	3301      	adds	r3, #1
 8008c6c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008c74:	d901      	bls.n	8008c7a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008c76:	2303      	movs	r3, #3
 8008c78:	e006      	b.n	8008c88 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	691b      	ldr	r3, [r3, #16]
 8008c7e:	f003 0301 	and.w	r3, r3, #1
 8008c82:	2b01      	cmp	r3, #1
 8008c84:	d0f0      	beq.n	8008c68 <USB_CoreReset+0x44>

  return HAL_OK;
 8008c86:	2300      	movs	r3, #0
}
 8008c88:	4618      	mov	r0, r3
 8008c8a:	3714      	adds	r7, #20
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c92:	4770      	bx	lr

08008c94 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008c94:	b084      	sub	sp, #16
 8008c96:	b580      	push	{r7, lr}
 8008c98:	b086      	sub	sp, #24
 8008c9a:	af00      	add	r7, sp, #0
 8008c9c:	6078      	str	r0, [r7, #4]
 8008c9e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008ca2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008cb4:	461a      	mov	r2, r3
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cbe:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cca:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cd6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	68db      	ldr	r3, [r3, #12]
 8008ce2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d119      	bne.n	8008d1e <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8008cea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008cee:	2b01      	cmp	r3, #1
 8008cf0:	d10a      	bne.n	8008d08 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	68fa      	ldr	r2, [r7, #12]
 8008cfc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008d00:	f043 0304 	orr.w	r3, r3, #4
 8008d04:	6013      	str	r3, [r2, #0]
 8008d06:	e014      	b.n	8008d32 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	68fa      	ldr	r2, [r7, #12]
 8008d12:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008d16:	f023 0304 	bic.w	r3, r3, #4
 8008d1a:	6013      	str	r3, [r2, #0]
 8008d1c:	e009      	b.n	8008d32 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	68fa      	ldr	r2, [r7, #12]
 8008d28:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008d2c:	f023 0304 	bic.w	r3, r3, #4
 8008d30:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008d32:	2110      	movs	r1, #16
 8008d34:	6878      	ldr	r0, [r7, #4]
 8008d36:	f7ff fe3d 	bl	80089b4 <USB_FlushTxFifo>
 8008d3a:	4603      	mov	r3, r0
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d001      	beq.n	8008d44 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8008d40:	2301      	movs	r3, #1
 8008d42:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008d44:	6878      	ldr	r0, [r7, #4]
 8008d46:	f7ff fe67 	bl	8008a18 <USB_FlushRxFifo>
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d001      	beq.n	8008d54 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8008d50:	2301      	movs	r3, #1
 8008d52:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8008d54:	2300      	movs	r3, #0
 8008d56:	613b      	str	r3, [r7, #16]
 8008d58:	e015      	b.n	8008d86 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8008d5a:	693b      	ldr	r3, [r7, #16]
 8008d5c:	015a      	lsls	r2, r3, #5
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	4413      	add	r3, r2
 8008d62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d66:	461a      	mov	r2, r3
 8008d68:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008d6c:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8008d6e:	693b      	ldr	r3, [r7, #16]
 8008d70:	015a      	lsls	r2, r3, #5
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	4413      	add	r3, r2
 8008d76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d7a:	461a      	mov	r2, r3
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8008d80:	693b      	ldr	r3, [r7, #16]
 8008d82:	3301      	adds	r3, #1
 8008d84:	613b      	str	r3, [r7, #16]
 8008d86:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008d8a:	461a      	mov	r2, r3
 8008d8c:	693b      	ldr	r3, [r7, #16]
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d3e3      	bcc.n	8008d5a <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2200      	movs	r2, #0
 8008d96:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008d9e:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	4a18      	ldr	r2, [pc, #96]	@ (8008e04 <USB_HostInit+0x170>)
 8008da4:	4293      	cmp	r3, r2
 8008da6:	d10b      	bne.n	8008dc0 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008dae:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	4a15      	ldr	r2, [pc, #84]	@ (8008e08 <USB_HostInit+0x174>)
 8008db4:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	4a14      	ldr	r2, [pc, #80]	@ (8008e0c <USB_HostInit+0x178>)
 8008dba:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8008dbe:	e009      	b.n	8008dd4 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2280      	movs	r2, #128	@ 0x80
 8008dc4:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	4a11      	ldr	r2, [pc, #68]	@ (8008e10 <USB_HostInit+0x17c>)
 8008dca:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	4a11      	ldr	r2, [pc, #68]	@ (8008e14 <USB_HostInit+0x180>)
 8008dd0:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008dd4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d105      	bne.n	8008de8 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	699b      	ldr	r3, [r3, #24]
 8008de0:	f043 0210 	orr.w	r2, r3, #16
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	699a      	ldr	r2, [r3, #24]
 8008dec:	4b0a      	ldr	r3, [pc, #40]	@ (8008e18 <USB_HostInit+0x184>)
 8008dee:	4313      	orrs	r3, r2
 8008df0:	687a      	ldr	r2, [r7, #4]
 8008df2:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8008df4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008df6:	4618      	mov	r0, r3
 8008df8:	3718      	adds	r7, #24
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008e00:	b004      	add	sp, #16
 8008e02:	4770      	bx	lr
 8008e04:	40040000 	.word	0x40040000
 8008e08:	01000200 	.word	0x01000200
 8008e0c:	00e00300 	.word	0x00e00300
 8008e10:	00600080 	.word	0x00600080
 8008e14:	004000e0 	.word	0x004000e0
 8008e18:	a3200008 	.word	0xa3200008

08008e1c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	b085      	sub	sp, #20
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
 8008e24:	460b      	mov	r3, r1
 8008e26:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	68fa      	ldr	r2, [r7, #12]
 8008e36:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008e3a:	f023 0303 	bic.w	r3, r3, #3
 8008e3e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008e46:	681a      	ldr	r2, [r3, #0]
 8008e48:	78fb      	ldrb	r3, [r7, #3]
 8008e4a:	f003 0303 	and.w	r3, r3, #3
 8008e4e:	68f9      	ldr	r1, [r7, #12]
 8008e50:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8008e54:	4313      	orrs	r3, r2
 8008e56:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8008e58:	78fb      	ldrb	r3, [r7, #3]
 8008e5a:	2b01      	cmp	r3, #1
 8008e5c:	d107      	bne.n	8008e6e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008e64:	461a      	mov	r2, r3
 8008e66:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8008e6a:	6053      	str	r3, [r2, #4]
 8008e6c:	e00c      	b.n	8008e88 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8008e6e:	78fb      	ldrb	r3, [r7, #3]
 8008e70:	2b02      	cmp	r3, #2
 8008e72:	d107      	bne.n	8008e84 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008e7a:	461a      	mov	r2, r3
 8008e7c:	f241 7370 	movw	r3, #6000	@ 0x1770
 8008e80:	6053      	str	r3, [r2, #4]
 8008e82:	e001      	b.n	8008e88 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8008e84:	2301      	movs	r3, #1
 8008e86:	e000      	b.n	8008e8a <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8008e88:	2300      	movs	r3, #0
}
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	3714      	adds	r7, #20
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e94:	4770      	bx	lr

08008e96 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8008e96:	b580      	push	{r7, lr}
 8008e98:	b084      	sub	sp, #16
 8008e9a:	af00      	add	r7, sp, #0
 8008e9c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8008eb6:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8008eb8:	68bb      	ldr	r3, [r7, #8]
 8008eba:	68fa      	ldr	r2, [r7, #12]
 8008ebc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008ec0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008ec4:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8008ec6:	2064      	movs	r0, #100	@ 0x64
 8008ec8:	f7f9 fab4 	bl	8002434 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8008ecc:	68bb      	ldr	r3, [r7, #8]
 8008ece:	68fa      	ldr	r2, [r7, #12]
 8008ed0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008ed4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ed8:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8008eda:	200a      	movs	r0, #10
 8008edc:	f7f9 faaa 	bl	8002434 <HAL_Delay>

  return HAL_OK;
 8008ee0:	2300      	movs	r3, #0
}
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	3710      	adds	r7, #16
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	bd80      	pop	{r7, pc}

08008eea <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8008eea:	b480      	push	{r7}
 8008eec:	b085      	sub	sp, #20
 8008eee:	af00      	add	r7, sp, #0
 8008ef0:	6078      	str	r0, [r7, #4]
 8008ef2:	460b      	mov	r3, r1
 8008ef4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008efa:	2300      	movs	r3, #0
 8008efc:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008f08:	68bb      	ldr	r3, [r7, #8]
 8008f0a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8008f0e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8008f10:	68bb      	ldr	r3, [r7, #8]
 8008f12:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d109      	bne.n	8008f2e <USB_DriveVbus+0x44>
 8008f1a:	78fb      	ldrb	r3, [r7, #3]
 8008f1c:	2b01      	cmp	r3, #1
 8008f1e:	d106      	bne.n	8008f2e <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8008f20:	68bb      	ldr	r3, [r7, #8]
 8008f22:	68fa      	ldr	r2, [r7, #12]
 8008f24:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008f28:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008f2c:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008f34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f38:	d109      	bne.n	8008f4e <USB_DriveVbus+0x64>
 8008f3a:	78fb      	ldrb	r3, [r7, #3]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d106      	bne.n	8008f4e <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	68fa      	ldr	r2, [r7, #12]
 8008f44:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008f48:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008f4c:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8008f4e:	2300      	movs	r3, #0
}
 8008f50:	4618      	mov	r0, r3
 8008f52:	3714      	adds	r7, #20
 8008f54:	46bd      	mov	sp, r7
 8008f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5a:	4770      	bx	lr

08008f5c <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	b085      	sub	sp, #20
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008f68:	2300      	movs	r3, #0
 8008f6a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	0c5b      	lsrs	r3, r3, #17
 8008f7a:	f003 0303 	and.w	r3, r3, #3
}
 8008f7e:	4618      	mov	r0, r3
 8008f80:	3714      	adds	r7, #20
 8008f82:	46bd      	mov	sp, r7
 8008f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f88:	4770      	bx	lr

08008f8a <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8008f8a:	b480      	push	{r7}
 8008f8c:	b085      	sub	sp, #20
 8008f8e:	af00      	add	r7, sp, #0
 8008f90:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008f9c:	689b      	ldr	r3, [r3, #8]
 8008f9e:	b29b      	uxth	r3, r3
}
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	3714      	adds	r7, #20
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008faa:	4770      	bx	lr

08008fac <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b088      	sub	sp, #32
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
 8008fb4:	4608      	mov	r0, r1
 8008fb6:	4611      	mov	r1, r2
 8008fb8:	461a      	mov	r2, r3
 8008fba:	4603      	mov	r3, r0
 8008fbc:	70fb      	strb	r3, [r7, #3]
 8008fbe:	460b      	mov	r3, r1
 8008fc0:	70bb      	strb	r3, [r7, #2]
 8008fc2:	4613      	mov	r3, r2
 8008fc4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8008fce:	78fb      	ldrb	r3, [r7, #3]
 8008fd0:	015a      	lsls	r2, r3, #5
 8008fd2:	693b      	ldr	r3, [r7, #16]
 8008fd4:	4413      	add	r3, r2
 8008fd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008fda:	461a      	mov	r2, r3
 8008fdc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008fe0:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8008fe2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008fe6:	2b03      	cmp	r3, #3
 8008fe8:	d87c      	bhi.n	80090e4 <USB_HC_Init+0x138>
 8008fea:	a201      	add	r2, pc, #4	@ (adr r2, 8008ff0 <USB_HC_Init+0x44>)
 8008fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ff0:	08009001 	.word	0x08009001
 8008ff4:	080090a7 	.word	0x080090a7
 8008ff8:	08009001 	.word	0x08009001
 8008ffc:	08009069 	.word	0x08009069
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009000:	78fb      	ldrb	r3, [r7, #3]
 8009002:	015a      	lsls	r2, r3, #5
 8009004:	693b      	ldr	r3, [r7, #16]
 8009006:	4413      	add	r3, r2
 8009008:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800900c:	461a      	mov	r2, r3
 800900e:	f240 439d 	movw	r3, #1181	@ 0x49d
 8009012:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8009014:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009018:	2b00      	cmp	r3, #0
 800901a:	da10      	bge.n	800903e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800901c:	78fb      	ldrb	r3, [r7, #3]
 800901e:	015a      	lsls	r2, r3, #5
 8009020:	693b      	ldr	r3, [r7, #16]
 8009022:	4413      	add	r3, r2
 8009024:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009028:	68db      	ldr	r3, [r3, #12]
 800902a:	78fa      	ldrb	r2, [r7, #3]
 800902c:	0151      	lsls	r1, r2, #5
 800902e:	693a      	ldr	r2, [r7, #16]
 8009030:	440a      	add	r2, r1
 8009032:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009036:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800903a:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800903c:	e055      	b.n	80090ea <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	4a6f      	ldr	r2, [pc, #444]	@ (8009200 <USB_HC_Init+0x254>)
 8009042:	4293      	cmp	r3, r2
 8009044:	d151      	bne.n	80090ea <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8009046:	78fb      	ldrb	r3, [r7, #3]
 8009048:	015a      	lsls	r2, r3, #5
 800904a:	693b      	ldr	r3, [r7, #16]
 800904c:	4413      	add	r3, r2
 800904e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009052:	68db      	ldr	r3, [r3, #12]
 8009054:	78fa      	ldrb	r2, [r7, #3]
 8009056:	0151      	lsls	r1, r2, #5
 8009058:	693a      	ldr	r2, [r7, #16]
 800905a:	440a      	add	r2, r1
 800905c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009060:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8009064:	60d3      	str	r3, [r2, #12]
      break;
 8009066:	e040      	b.n	80090ea <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009068:	78fb      	ldrb	r3, [r7, #3]
 800906a:	015a      	lsls	r2, r3, #5
 800906c:	693b      	ldr	r3, [r7, #16]
 800906e:	4413      	add	r3, r2
 8009070:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009074:	461a      	mov	r2, r3
 8009076:	f240 639d 	movw	r3, #1693	@ 0x69d
 800907a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800907c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009080:	2b00      	cmp	r3, #0
 8009082:	da34      	bge.n	80090ee <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009084:	78fb      	ldrb	r3, [r7, #3]
 8009086:	015a      	lsls	r2, r3, #5
 8009088:	693b      	ldr	r3, [r7, #16]
 800908a:	4413      	add	r3, r2
 800908c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009090:	68db      	ldr	r3, [r3, #12]
 8009092:	78fa      	ldrb	r2, [r7, #3]
 8009094:	0151      	lsls	r1, r2, #5
 8009096:	693a      	ldr	r2, [r7, #16]
 8009098:	440a      	add	r2, r1
 800909a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800909e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80090a2:	60d3      	str	r3, [r2, #12]
      }

      break;
 80090a4:	e023      	b.n	80090ee <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80090a6:	78fb      	ldrb	r3, [r7, #3]
 80090a8:	015a      	lsls	r2, r3, #5
 80090aa:	693b      	ldr	r3, [r7, #16]
 80090ac:	4413      	add	r3, r2
 80090ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090b2:	461a      	mov	r2, r3
 80090b4:	f240 2325 	movw	r3, #549	@ 0x225
 80090b8:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80090ba:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	da17      	bge.n	80090f2 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80090c2:	78fb      	ldrb	r3, [r7, #3]
 80090c4:	015a      	lsls	r2, r3, #5
 80090c6:	693b      	ldr	r3, [r7, #16]
 80090c8:	4413      	add	r3, r2
 80090ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090ce:	68db      	ldr	r3, [r3, #12]
 80090d0:	78fa      	ldrb	r2, [r7, #3]
 80090d2:	0151      	lsls	r1, r2, #5
 80090d4:	693a      	ldr	r2, [r7, #16]
 80090d6:	440a      	add	r2, r1
 80090d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80090dc:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80090e0:	60d3      	str	r3, [r2, #12]
      }
      break;
 80090e2:	e006      	b.n	80090f2 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 80090e4:	2301      	movs	r3, #1
 80090e6:	77fb      	strb	r3, [r7, #31]
      break;
 80090e8:	e004      	b.n	80090f4 <USB_HC_Init+0x148>
      break;
 80090ea:	bf00      	nop
 80090ec:	e002      	b.n	80090f4 <USB_HC_Init+0x148>
      break;
 80090ee:	bf00      	nop
 80090f0:	e000      	b.n	80090f4 <USB_HC_Init+0x148>
      break;
 80090f2:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80090f4:	78fb      	ldrb	r3, [r7, #3]
 80090f6:	015a      	lsls	r2, r3, #5
 80090f8:	693b      	ldr	r3, [r7, #16]
 80090fa:	4413      	add	r3, r2
 80090fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009100:	461a      	mov	r2, r3
 8009102:	2300      	movs	r3, #0
 8009104:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8009106:	78fb      	ldrb	r3, [r7, #3]
 8009108:	015a      	lsls	r2, r3, #5
 800910a:	693b      	ldr	r3, [r7, #16]
 800910c:	4413      	add	r3, r2
 800910e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009112:	68db      	ldr	r3, [r3, #12]
 8009114:	78fa      	ldrb	r2, [r7, #3]
 8009116:	0151      	lsls	r1, r2, #5
 8009118:	693a      	ldr	r2, [r7, #16]
 800911a:	440a      	add	r2, r1
 800911c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009120:	f043 0302 	orr.w	r3, r3, #2
 8009124:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8009126:	693b      	ldr	r3, [r7, #16]
 8009128:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800912c:	699a      	ldr	r2, [r3, #24]
 800912e:	78fb      	ldrb	r3, [r7, #3]
 8009130:	f003 030f 	and.w	r3, r3, #15
 8009134:	2101      	movs	r1, #1
 8009136:	fa01 f303 	lsl.w	r3, r1, r3
 800913a:	6939      	ldr	r1, [r7, #16]
 800913c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8009140:	4313      	orrs	r3, r2
 8009142:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	699b      	ldr	r3, [r3, #24]
 8009148:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8009150:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009154:	2b00      	cmp	r3, #0
 8009156:	da03      	bge.n	8009160 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8009158:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800915c:	61bb      	str	r3, [r7, #24]
 800915e:	e001      	b.n	8009164 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8009160:	2300      	movs	r3, #0
 8009162:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	f7ff fef9 	bl	8008f5c <USB_GetHostSpeed>
 800916a:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800916c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009170:	2b02      	cmp	r3, #2
 8009172:	d106      	bne.n	8009182 <USB_HC_Init+0x1d6>
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	2b02      	cmp	r3, #2
 8009178:	d003      	beq.n	8009182 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800917a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800917e:	617b      	str	r3, [r7, #20]
 8009180:	e001      	b.n	8009186 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8009182:	2300      	movs	r3, #0
 8009184:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009186:	787b      	ldrb	r3, [r7, #1]
 8009188:	059b      	lsls	r3, r3, #22
 800918a:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800918e:	78bb      	ldrb	r3, [r7, #2]
 8009190:	02db      	lsls	r3, r3, #11
 8009192:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009196:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009198:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800919c:	049b      	lsls	r3, r3, #18
 800919e:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80091a2:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80091a4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80091a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80091aa:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80091ac:	69bb      	ldr	r3, [r7, #24]
 80091ae:	431a      	orrs	r2, r3
 80091b0:	697b      	ldr	r3, [r7, #20]
 80091b2:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80091b4:	78fa      	ldrb	r2, [r7, #3]
 80091b6:	0151      	lsls	r1, r2, #5
 80091b8:	693a      	ldr	r2, [r7, #16]
 80091ba:	440a      	add	r2, r1
 80091bc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80091c0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80091c4:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80091c6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80091ca:	2b03      	cmp	r3, #3
 80091cc:	d003      	beq.n	80091d6 <USB_HC_Init+0x22a>
 80091ce:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80091d2:	2b01      	cmp	r3, #1
 80091d4:	d10f      	bne.n	80091f6 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80091d6:	78fb      	ldrb	r3, [r7, #3]
 80091d8:	015a      	lsls	r2, r3, #5
 80091da:	693b      	ldr	r3, [r7, #16]
 80091dc:	4413      	add	r3, r2
 80091de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	78fa      	ldrb	r2, [r7, #3]
 80091e6:	0151      	lsls	r1, r2, #5
 80091e8:	693a      	ldr	r2, [r7, #16]
 80091ea:	440a      	add	r2, r1
 80091ec:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80091f0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80091f4:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80091f6:	7ffb      	ldrb	r3, [r7, #31]
}
 80091f8:	4618      	mov	r0, r3
 80091fa:	3720      	adds	r7, #32
 80091fc:	46bd      	mov	sp, r7
 80091fe:	bd80      	pop	{r7, pc}
 8009200:	40040000 	.word	0x40040000

08009204 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b08c      	sub	sp, #48	@ 0x30
 8009208:	af02      	add	r7, sp, #8
 800920a:	60f8      	str	r0, [r7, #12]
 800920c:	60b9      	str	r1, [r7, #8]
 800920e:	4613      	mov	r3, r2
 8009210:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8009216:	68bb      	ldr	r3, [r7, #8]
 8009218:	785b      	ldrb	r3, [r3, #1]
 800921a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800921c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009220:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	4a5d      	ldr	r2, [pc, #372]	@ (800939c <USB_HC_StartXfer+0x198>)
 8009226:	4293      	cmp	r3, r2
 8009228:	d12f      	bne.n	800928a <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800922a:	79fb      	ldrb	r3, [r7, #7]
 800922c:	2b01      	cmp	r3, #1
 800922e:	d11c      	bne.n	800926a <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	7c9b      	ldrb	r3, [r3, #18]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d003      	beq.n	8009240 <USB_HC_StartXfer+0x3c>
 8009238:	68bb      	ldr	r3, [r7, #8]
 800923a:	7c9b      	ldrb	r3, [r3, #18]
 800923c:	2b02      	cmp	r3, #2
 800923e:	d124      	bne.n	800928a <USB_HC_StartXfer+0x86>
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	799b      	ldrb	r3, [r3, #6]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d120      	bne.n	800928a <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8009248:	69fb      	ldr	r3, [r7, #28]
 800924a:	015a      	lsls	r2, r3, #5
 800924c:	6a3b      	ldr	r3, [r7, #32]
 800924e:	4413      	add	r3, r2
 8009250:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009254:	68db      	ldr	r3, [r3, #12]
 8009256:	69fa      	ldr	r2, [r7, #28]
 8009258:	0151      	lsls	r1, r2, #5
 800925a:	6a3a      	ldr	r2, [r7, #32]
 800925c:	440a      	add	r2, r1
 800925e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009262:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009266:	60d3      	str	r3, [r2, #12]
 8009268:	e00f      	b.n	800928a <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800926a:	68bb      	ldr	r3, [r7, #8]
 800926c:	791b      	ldrb	r3, [r3, #4]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d10b      	bne.n	800928a <USB_HC_StartXfer+0x86>
 8009272:	68bb      	ldr	r3, [r7, #8]
 8009274:	795b      	ldrb	r3, [r3, #5]
 8009276:	2b01      	cmp	r3, #1
 8009278:	d107      	bne.n	800928a <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 800927a:	68bb      	ldr	r3, [r7, #8]
 800927c:	785b      	ldrb	r3, [r3, #1]
 800927e:	4619      	mov	r1, r3
 8009280:	68f8      	ldr	r0, [r7, #12]
 8009282:	f000 fb6b 	bl	800995c <USB_DoPing>
        return HAL_OK;
 8009286:	2300      	movs	r3, #0
 8009288:	e232      	b.n	80096f0 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 800928a:	68bb      	ldr	r3, [r7, #8]
 800928c:	799b      	ldrb	r3, [r3, #6]
 800928e:	2b01      	cmp	r3, #1
 8009290:	d158      	bne.n	8009344 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8009292:	2301      	movs	r3, #1
 8009294:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	78db      	ldrb	r3, [r3, #3]
 800929a:	2b00      	cmp	r3, #0
 800929c:	d007      	beq.n	80092ae <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800929e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80092a0:	68ba      	ldr	r2, [r7, #8]
 80092a2:	8a92      	ldrh	r2, [r2, #20]
 80092a4:	fb03 f202 	mul.w	r2, r3, r2
 80092a8:	68bb      	ldr	r3, [r7, #8]
 80092aa:	61da      	str	r2, [r3, #28]
 80092ac:	e07c      	b.n	80093a8 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 80092ae:	68bb      	ldr	r3, [r7, #8]
 80092b0:	7c9b      	ldrb	r3, [r3, #18]
 80092b2:	2b01      	cmp	r3, #1
 80092b4:	d130      	bne.n	8009318 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	6a1b      	ldr	r3, [r3, #32]
 80092ba:	2bbc      	cmp	r3, #188	@ 0xbc
 80092bc:	d918      	bls.n	80092f0 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	8a9b      	ldrh	r3, [r3, #20]
 80092c2:	461a      	mov	r2, r3
 80092c4:	68bb      	ldr	r3, [r7, #8]
 80092c6:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 80092c8:	68bb      	ldr	r3, [r7, #8]
 80092ca:	69da      	ldr	r2, [r3, #28]
 80092cc:	68bb      	ldr	r3, [r7, #8]
 80092ce:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 80092d0:	68bb      	ldr	r3, [r7, #8]
 80092d2:	68db      	ldr	r3, [r3, #12]
 80092d4:	2b01      	cmp	r3, #1
 80092d6:	d003      	beq.n	80092e0 <USB_HC_StartXfer+0xdc>
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	68db      	ldr	r3, [r3, #12]
 80092dc:	2b02      	cmp	r3, #2
 80092de:	d103      	bne.n	80092e8 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 80092e0:	68bb      	ldr	r3, [r7, #8]
 80092e2:	2202      	movs	r2, #2
 80092e4:	60da      	str	r2, [r3, #12]
 80092e6:	e05f      	b.n	80093a8 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 80092e8:	68bb      	ldr	r3, [r7, #8]
 80092ea:	2201      	movs	r2, #1
 80092ec:	60da      	str	r2, [r3, #12]
 80092ee:	e05b      	b.n	80093a8 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80092f0:	68bb      	ldr	r3, [r7, #8]
 80092f2:	6a1a      	ldr	r2, [r3, #32]
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 80092f8:	68bb      	ldr	r3, [r7, #8]
 80092fa:	68db      	ldr	r3, [r3, #12]
 80092fc:	2b01      	cmp	r3, #1
 80092fe:	d007      	beq.n	8009310 <USB_HC_StartXfer+0x10c>
 8009300:	68bb      	ldr	r3, [r7, #8]
 8009302:	68db      	ldr	r3, [r3, #12]
 8009304:	2b02      	cmp	r3, #2
 8009306:	d003      	beq.n	8009310 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8009308:	68bb      	ldr	r3, [r7, #8]
 800930a:	2204      	movs	r2, #4
 800930c:	60da      	str	r2, [r3, #12]
 800930e:	e04b      	b.n	80093a8 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8009310:	68bb      	ldr	r3, [r7, #8]
 8009312:	2203      	movs	r2, #3
 8009314:	60da      	str	r2, [r3, #12]
 8009316:	e047      	b.n	80093a8 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8009318:	79fb      	ldrb	r3, [r7, #7]
 800931a:	2b01      	cmp	r3, #1
 800931c:	d10d      	bne.n	800933a <USB_HC_StartXfer+0x136>
 800931e:	68bb      	ldr	r3, [r7, #8]
 8009320:	6a1b      	ldr	r3, [r3, #32]
 8009322:	68ba      	ldr	r2, [r7, #8]
 8009324:	8a92      	ldrh	r2, [r2, #20]
 8009326:	4293      	cmp	r3, r2
 8009328:	d907      	bls.n	800933a <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800932a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800932c:	68ba      	ldr	r2, [r7, #8]
 800932e:	8a92      	ldrh	r2, [r2, #20]
 8009330:	fb03 f202 	mul.w	r2, r3, r2
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	61da      	str	r2, [r3, #28]
 8009338:	e036      	b.n	80093a8 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800933a:	68bb      	ldr	r3, [r7, #8]
 800933c:	6a1a      	ldr	r2, [r3, #32]
 800933e:	68bb      	ldr	r3, [r7, #8]
 8009340:	61da      	str	r2, [r3, #28]
 8009342:	e031      	b.n	80093a8 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	6a1b      	ldr	r3, [r3, #32]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d018      	beq.n	800937e <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800934c:	68bb      	ldr	r3, [r7, #8]
 800934e:	6a1b      	ldr	r3, [r3, #32]
 8009350:	68ba      	ldr	r2, [r7, #8]
 8009352:	8a92      	ldrh	r2, [r2, #20]
 8009354:	4413      	add	r3, r2
 8009356:	3b01      	subs	r3, #1
 8009358:	68ba      	ldr	r2, [r7, #8]
 800935a:	8a92      	ldrh	r2, [r2, #20]
 800935c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009360:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8009362:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8009364:	8b7b      	ldrh	r3, [r7, #26]
 8009366:	429a      	cmp	r2, r3
 8009368:	d90b      	bls.n	8009382 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 800936a:	8b7b      	ldrh	r3, [r7, #26]
 800936c:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800936e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009370:	68ba      	ldr	r2, [r7, #8]
 8009372:	8a92      	ldrh	r2, [r2, #20]
 8009374:	fb03 f202 	mul.w	r2, r3, r2
 8009378:	68bb      	ldr	r3, [r7, #8]
 800937a:	61da      	str	r2, [r3, #28]
 800937c:	e001      	b.n	8009382 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800937e:	2301      	movs	r3, #1
 8009380:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8009382:	68bb      	ldr	r3, [r7, #8]
 8009384:	78db      	ldrb	r3, [r3, #3]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d00a      	beq.n	80093a0 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800938a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800938c:	68ba      	ldr	r2, [r7, #8]
 800938e:	8a92      	ldrh	r2, [r2, #20]
 8009390:	fb03 f202 	mul.w	r2, r3, r2
 8009394:	68bb      	ldr	r3, [r7, #8]
 8009396:	61da      	str	r2, [r3, #28]
 8009398:	e006      	b.n	80093a8 <USB_HC_StartXfer+0x1a4>
 800939a:	bf00      	nop
 800939c:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 80093a0:	68bb      	ldr	r3, [r7, #8]
 80093a2:	6a1a      	ldr	r2, [r3, #32]
 80093a4:	68bb      	ldr	r3, [r7, #8]
 80093a6:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80093a8:	68bb      	ldr	r3, [r7, #8]
 80093aa:	69db      	ldr	r3, [r3, #28]
 80093ac:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80093b0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80093b2:	04d9      	lsls	r1, r3, #19
 80093b4:	4ba3      	ldr	r3, [pc, #652]	@ (8009644 <USB_HC_StartXfer+0x440>)
 80093b6:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80093b8:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80093ba:	68bb      	ldr	r3, [r7, #8]
 80093bc:	7d9b      	ldrb	r3, [r3, #22]
 80093be:	075b      	lsls	r3, r3, #29
 80093c0:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80093c4:	69f9      	ldr	r1, [r7, #28]
 80093c6:	0148      	lsls	r0, r1, #5
 80093c8:	6a39      	ldr	r1, [r7, #32]
 80093ca:	4401      	add	r1, r0
 80093cc:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80093d0:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80093d2:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80093d4:	79fb      	ldrb	r3, [r7, #7]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d009      	beq.n	80093ee <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80093da:	68bb      	ldr	r3, [r7, #8]
 80093dc:	6999      	ldr	r1, [r3, #24]
 80093de:	69fb      	ldr	r3, [r7, #28]
 80093e0:	015a      	lsls	r2, r3, #5
 80093e2:	6a3b      	ldr	r3, [r7, #32]
 80093e4:	4413      	add	r3, r2
 80093e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80093ea:	460a      	mov	r2, r1
 80093ec:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80093ee:	6a3b      	ldr	r3, [r7, #32]
 80093f0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80093f4:	689b      	ldr	r3, [r3, #8]
 80093f6:	f003 0301 	and.w	r3, r3, #1
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	bf0c      	ite	eq
 80093fe:	2301      	moveq	r3, #1
 8009400:	2300      	movne	r3, #0
 8009402:	b2db      	uxtb	r3, r3
 8009404:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8009406:	69fb      	ldr	r3, [r7, #28]
 8009408:	015a      	lsls	r2, r3, #5
 800940a:	6a3b      	ldr	r3, [r7, #32]
 800940c:	4413      	add	r3, r2
 800940e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	69fa      	ldr	r2, [r7, #28]
 8009416:	0151      	lsls	r1, r2, #5
 8009418:	6a3a      	ldr	r2, [r7, #32]
 800941a:	440a      	add	r2, r1
 800941c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009420:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009424:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8009426:	69fb      	ldr	r3, [r7, #28]
 8009428:	015a      	lsls	r2, r3, #5
 800942a:	6a3b      	ldr	r3, [r7, #32]
 800942c:	4413      	add	r3, r2
 800942e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009432:	681a      	ldr	r2, [r3, #0]
 8009434:	7e7b      	ldrb	r3, [r7, #25]
 8009436:	075b      	lsls	r3, r3, #29
 8009438:	69f9      	ldr	r1, [r7, #28]
 800943a:	0148      	lsls	r0, r1, #5
 800943c:	6a39      	ldr	r1, [r7, #32]
 800943e:	4401      	add	r1, r0
 8009440:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8009444:	4313      	orrs	r3, r2
 8009446:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	799b      	ldrb	r3, [r3, #6]
 800944c:	2b01      	cmp	r3, #1
 800944e:	f040 80c3 	bne.w	80095d8 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8009452:	68bb      	ldr	r3, [r7, #8]
 8009454:	7c5b      	ldrb	r3, [r3, #17]
 8009456:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8009458:	68ba      	ldr	r2, [r7, #8]
 800945a:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800945c:	4313      	orrs	r3, r2
 800945e:	69fa      	ldr	r2, [r7, #28]
 8009460:	0151      	lsls	r1, r2, #5
 8009462:	6a3a      	ldr	r2, [r7, #32]
 8009464:	440a      	add	r2, r1
 8009466:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800946a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800946e:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8009470:	69fb      	ldr	r3, [r7, #28]
 8009472:	015a      	lsls	r2, r3, #5
 8009474:	6a3b      	ldr	r3, [r7, #32]
 8009476:	4413      	add	r3, r2
 8009478:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800947c:	68db      	ldr	r3, [r3, #12]
 800947e:	69fa      	ldr	r2, [r7, #28]
 8009480:	0151      	lsls	r1, r2, #5
 8009482:	6a3a      	ldr	r2, [r7, #32]
 8009484:	440a      	add	r2, r1
 8009486:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800948a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800948e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8009490:	68bb      	ldr	r3, [r7, #8]
 8009492:	79db      	ldrb	r3, [r3, #7]
 8009494:	2b01      	cmp	r3, #1
 8009496:	d123      	bne.n	80094e0 <USB_HC_StartXfer+0x2dc>
 8009498:	68bb      	ldr	r3, [r7, #8]
 800949a:	78db      	ldrb	r3, [r3, #3]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d11f      	bne.n	80094e0 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80094a0:	69fb      	ldr	r3, [r7, #28]
 80094a2:	015a      	lsls	r2, r3, #5
 80094a4:	6a3b      	ldr	r3, [r7, #32]
 80094a6:	4413      	add	r3, r2
 80094a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80094ac:	685b      	ldr	r3, [r3, #4]
 80094ae:	69fa      	ldr	r2, [r7, #28]
 80094b0:	0151      	lsls	r1, r2, #5
 80094b2:	6a3a      	ldr	r2, [r7, #32]
 80094b4:	440a      	add	r2, r1
 80094b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80094ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80094be:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80094c0:	69fb      	ldr	r3, [r7, #28]
 80094c2:	015a      	lsls	r2, r3, #5
 80094c4:	6a3b      	ldr	r3, [r7, #32]
 80094c6:	4413      	add	r3, r2
 80094c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80094cc:	68db      	ldr	r3, [r3, #12]
 80094ce:	69fa      	ldr	r2, [r7, #28]
 80094d0:	0151      	lsls	r1, r2, #5
 80094d2:	6a3a      	ldr	r2, [r7, #32]
 80094d4:	440a      	add	r2, r1
 80094d6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80094da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80094de:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80094e0:	68bb      	ldr	r3, [r7, #8]
 80094e2:	7c9b      	ldrb	r3, [r3, #18]
 80094e4:	2b01      	cmp	r3, #1
 80094e6:	d003      	beq.n	80094f0 <USB_HC_StartXfer+0x2ec>
 80094e8:	68bb      	ldr	r3, [r7, #8]
 80094ea:	7c9b      	ldrb	r3, [r3, #18]
 80094ec:	2b03      	cmp	r3, #3
 80094ee:	d117      	bne.n	8009520 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80094f0:	68bb      	ldr	r3, [r7, #8]
 80094f2:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80094f4:	2b01      	cmp	r3, #1
 80094f6:	d113      	bne.n	8009520 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80094f8:	68bb      	ldr	r3, [r7, #8]
 80094fa:	78db      	ldrb	r3, [r3, #3]
 80094fc:	2b01      	cmp	r3, #1
 80094fe:	d10f      	bne.n	8009520 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8009500:	69fb      	ldr	r3, [r7, #28]
 8009502:	015a      	lsls	r2, r3, #5
 8009504:	6a3b      	ldr	r3, [r7, #32]
 8009506:	4413      	add	r3, r2
 8009508:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800950c:	685b      	ldr	r3, [r3, #4]
 800950e:	69fa      	ldr	r2, [r7, #28]
 8009510:	0151      	lsls	r1, r2, #5
 8009512:	6a3a      	ldr	r2, [r7, #32]
 8009514:	440a      	add	r2, r1
 8009516:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800951a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800951e:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8009520:	68bb      	ldr	r3, [r7, #8]
 8009522:	7c9b      	ldrb	r3, [r3, #18]
 8009524:	2b01      	cmp	r3, #1
 8009526:	d162      	bne.n	80095ee <USB_HC_StartXfer+0x3ea>
 8009528:	68bb      	ldr	r3, [r7, #8]
 800952a:	78db      	ldrb	r3, [r3, #3]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d15e      	bne.n	80095ee <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8009530:	68bb      	ldr	r3, [r7, #8]
 8009532:	68db      	ldr	r3, [r3, #12]
 8009534:	3b01      	subs	r3, #1
 8009536:	2b03      	cmp	r3, #3
 8009538:	d858      	bhi.n	80095ec <USB_HC_StartXfer+0x3e8>
 800953a:	a201      	add	r2, pc, #4	@ (adr r2, 8009540 <USB_HC_StartXfer+0x33c>)
 800953c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009540:	08009551 	.word	0x08009551
 8009544:	08009573 	.word	0x08009573
 8009548:	08009595 	.word	0x08009595
 800954c:	080095b7 	.word	0x080095b7
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8009550:	69fb      	ldr	r3, [r7, #28]
 8009552:	015a      	lsls	r2, r3, #5
 8009554:	6a3b      	ldr	r3, [r7, #32]
 8009556:	4413      	add	r3, r2
 8009558:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800955c:	685b      	ldr	r3, [r3, #4]
 800955e:	69fa      	ldr	r2, [r7, #28]
 8009560:	0151      	lsls	r1, r2, #5
 8009562:	6a3a      	ldr	r2, [r7, #32]
 8009564:	440a      	add	r2, r1
 8009566:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800956a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800956e:	6053      	str	r3, [r2, #4]
          break;
 8009570:	e03d      	b.n	80095ee <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8009572:	69fb      	ldr	r3, [r7, #28]
 8009574:	015a      	lsls	r2, r3, #5
 8009576:	6a3b      	ldr	r3, [r7, #32]
 8009578:	4413      	add	r3, r2
 800957a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800957e:	685b      	ldr	r3, [r3, #4]
 8009580:	69fa      	ldr	r2, [r7, #28]
 8009582:	0151      	lsls	r1, r2, #5
 8009584:	6a3a      	ldr	r2, [r7, #32]
 8009586:	440a      	add	r2, r1
 8009588:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800958c:	f043 030e 	orr.w	r3, r3, #14
 8009590:	6053      	str	r3, [r2, #4]
          break;
 8009592:	e02c      	b.n	80095ee <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8009594:	69fb      	ldr	r3, [r7, #28]
 8009596:	015a      	lsls	r2, r3, #5
 8009598:	6a3b      	ldr	r3, [r7, #32]
 800959a:	4413      	add	r3, r2
 800959c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80095a0:	685b      	ldr	r3, [r3, #4]
 80095a2:	69fa      	ldr	r2, [r7, #28]
 80095a4:	0151      	lsls	r1, r2, #5
 80095a6:	6a3a      	ldr	r2, [r7, #32]
 80095a8:	440a      	add	r2, r1
 80095aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80095ae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80095b2:	6053      	str	r3, [r2, #4]
          break;
 80095b4:	e01b      	b.n	80095ee <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 80095b6:	69fb      	ldr	r3, [r7, #28]
 80095b8:	015a      	lsls	r2, r3, #5
 80095ba:	6a3b      	ldr	r3, [r7, #32]
 80095bc:	4413      	add	r3, r2
 80095be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80095c2:	685b      	ldr	r3, [r3, #4]
 80095c4:	69fa      	ldr	r2, [r7, #28]
 80095c6:	0151      	lsls	r1, r2, #5
 80095c8:	6a3a      	ldr	r2, [r7, #32]
 80095ca:	440a      	add	r2, r1
 80095cc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80095d0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80095d4:	6053      	str	r3, [r2, #4]
          break;
 80095d6:	e00a      	b.n	80095ee <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80095d8:	69fb      	ldr	r3, [r7, #28]
 80095da:	015a      	lsls	r2, r3, #5
 80095dc:	6a3b      	ldr	r3, [r7, #32]
 80095de:	4413      	add	r3, r2
 80095e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80095e4:	461a      	mov	r2, r3
 80095e6:	2300      	movs	r3, #0
 80095e8:	6053      	str	r3, [r2, #4]
 80095ea:	e000      	b.n	80095ee <USB_HC_StartXfer+0x3ea>
          break;
 80095ec:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80095ee:	69fb      	ldr	r3, [r7, #28]
 80095f0:	015a      	lsls	r2, r3, #5
 80095f2:	6a3b      	ldr	r3, [r7, #32]
 80095f4:	4413      	add	r3, r2
 80095f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80095fe:	693b      	ldr	r3, [r7, #16]
 8009600:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009604:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8009606:	68bb      	ldr	r3, [r7, #8]
 8009608:	78db      	ldrb	r3, [r3, #3]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d004      	beq.n	8009618 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800960e:	693b      	ldr	r3, [r7, #16]
 8009610:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009614:	613b      	str	r3, [r7, #16]
 8009616:	e003      	b.n	8009620 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8009618:	693b      	ldr	r3, [r7, #16]
 800961a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800961e:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009620:	693b      	ldr	r3, [r7, #16]
 8009622:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009626:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8009628:	69fb      	ldr	r3, [r7, #28]
 800962a:	015a      	lsls	r2, r3, #5
 800962c:	6a3b      	ldr	r3, [r7, #32]
 800962e:	4413      	add	r3, r2
 8009630:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009634:	461a      	mov	r2, r3
 8009636:	693b      	ldr	r3, [r7, #16]
 8009638:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800963a:	79fb      	ldrb	r3, [r7, #7]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d003      	beq.n	8009648 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8009640:	2300      	movs	r3, #0
 8009642:	e055      	b.n	80096f0 <USB_HC_StartXfer+0x4ec>
 8009644:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8009648:	68bb      	ldr	r3, [r7, #8]
 800964a:	78db      	ldrb	r3, [r3, #3]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d14e      	bne.n	80096ee <USB_HC_StartXfer+0x4ea>
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	6a1b      	ldr	r3, [r3, #32]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d04a      	beq.n	80096ee <USB_HC_StartXfer+0x4ea>
 8009658:	68bb      	ldr	r3, [r7, #8]
 800965a:	79db      	ldrb	r3, [r3, #7]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d146      	bne.n	80096ee <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8009660:	68bb      	ldr	r3, [r7, #8]
 8009662:	7c9b      	ldrb	r3, [r3, #18]
 8009664:	2b03      	cmp	r3, #3
 8009666:	d831      	bhi.n	80096cc <USB_HC_StartXfer+0x4c8>
 8009668:	a201      	add	r2, pc, #4	@ (adr r2, 8009670 <USB_HC_StartXfer+0x46c>)
 800966a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800966e:	bf00      	nop
 8009670:	08009681 	.word	0x08009681
 8009674:	080096a5 	.word	0x080096a5
 8009678:	08009681 	.word	0x08009681
 800967c:	080096a5 	.word	0x080096a5
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	6a1b      	ldr	r3, [r3, #32]
 8009684:	3303      	adds	r3, #3
 8009686:	089b      	lsrs	r3, r3, #2
 8009688:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800968a:	8afa      	ldrh	r2, [r7, #22]
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009690:	b29b      	uxth	r3, r3
 8009692:	429a      	cmp	r2, r3
 8009694:	d91c      	bls.n	80096d0 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	699b      	ldr	r3, [r3, #24]
 800969a:	f043 0220 	orr.w	r2, r3, #32
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	619a      	str	r2, [r3, #24]
        }
        break;
 80096a2:	e015      	b.n	80096d0 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80096a4:	68bb      	ldr	r3, [r7, #8]
 80096a6:	6a1b      	ldr	r3, [r3, #32]
 80096a8:	3303      	adds	r3, #3
 80096aa:	089b      	lsrs	r3, r3, #2
 80096ac:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80096ae:	8afa      	ldrh	r2, [r7, #22]
 80096b0:	6a3b      	ldr	r3, [r7, #32]
 80096b2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80096b6:	691b      	ldr	r3, [r3, #16]
 80096b8:	b29b      	uxth	r3, r3
 80096ba:	429a      	cmp	r2, r3
 80096bc:	d90a      	bls.n	80096d4 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	699b      	ldr	r3, [r3, #24]
 80096c2:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	619a      	str	r2, [r3, #24]
        }
        break;
 80096ca:	e003      	b.n	80096d4 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 80096cc:	bf00      	nop
 80096ce:	e002      	b.n	80096d6 <USB_HC_StartXfer+0x4d2>
        break;
 80096d0:	bf00      	nop
 80096d2:	e000      	b.n	80096d6 <USB_HC_StartXfer+0x4d2>
        break;
 80096d4:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80096d6:	68bb      	ldr	r3, [r7, #8]
 80096d8:	6999      	ldr	r1, [r3, #24]
 80096da:	68bb      	ldr	r3, [r7, #8]
 80096dc:	785a      	ldrb	r2, [r3, #1]
 80096de:	68bb      	ldr	r3, [r7, #8]
 80096e0:	6a1b      	ldr	r3, [r3, #32]
 80096e2:	b29b      	uxth	r3, r3
 80096e4:	2000      	movs	r0, #0
 80096e6:	9000      	str	r0, [sp, #0]
 80096e8:	68f8      	ldr	r0, [r7, #12]
 80096ea:	f7ff f9c3 	bl	8008a74 <USB_WritePacket>
  }

  return HAL_OK;
 80096ee:	2300      	movs	r3, #0
}
 80096f0:	4618      	mov	r0, r3
 80096f2:	3728      	adds	r7, #40	@ 0x28
 80096f4:	46bd      	mov	sp, r7
 80096f6:	bd80      	pop	{r7, pc}

080096f8 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80096f8:	b480      	push	{r7}
 80096fa:	b085      	sub	sp, #20
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800970a:	695b      	ldr	r3, [r3, #20]
 800970c:	b29b      	uxth	r3, r3
}
 800970e:	4618      	mov	r0, r3
 8009710:	3714      	adds	r7, #20
 8009712:	46bd      	mov	sp, r7
 8009714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009718:	4770      	bx	lr

0800971a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800971a:	b480      	push	{r7}
 800971c:	b089      	sub	sp, #36	@ 0x24
 800971e:	af00      	add	r7, sp, #0
 8009720:	6078      	str	r0, [r7, #4]
 8009722:	460b      	mov	r3, r1
 8009724:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800972a:	78fb      	ldrb	r3, [r7, #3]
 800972c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800972e:	2300      	movs	r3, #0
 8009730:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8009732:	69bb      	ldr	r3, [r7, #24]
 8009734:	015a      	lsls	r2, r3, #5
 8009736:	69fb      	ldr	r3, [r7, #28]
 8009738:	4413      	add	r3, r2
 800973a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	0c9b      	lsrs	r3, r3, #18
 8009742:	f003 0303 	and.w	r3, r3, #3
 8009746:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8009748:	69bb      	ldr	r3, [r7, #24]
 800974a:	015a      	lsls	r2, r3, #5
 800974c:	69fb      	ldr	r3, [r7, #28]
 800974e:	4413      	add	r3, r2
 8009750:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	0fdb      	lsrs	r3, r3, #31
 8009758:	f003 0301 	and.w	r3, r3, #1
 800975c:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800975e:	69bb      	ldr	r3, [r7, #24]
 8009760:	015a      	lsls	r2, r3, #5
 8009762:	69fb      	ldr	r3, [r7, #28]
 8009764:	4413      	add	r3, r2
 8009766:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800976a:	685b      	ldr	r3, [r3, #4]
 800976c:	0fdb      	lsrs	r3, r3, #31
 800976e:	f003 0301 	and.w	r3, r3, #1
 8009772:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	689b      	ldr	r3, [r3, #8]
 8009778:	f003 0320 	and.w	r3, r3, #32
 800977c:	2b20      	cmp	r3, #32
 800977e:	d10d      	bne.n	800979c <USB_HC_Halt+0x82>
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d10a      	bne.n	800979c <USB_HC_Halt+0x82>
 8009786:	693b      	ldr	r3, [r7, #16]
 8009788:	2b00      	cmp	r3, #0
 800978a:	d005      	beq.n	8009798 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800978c:	697b      	ldr	r3, [r7, #20]
 800978e:	2b01      	cmp	r3, #1
 8009790:	d002      	beq.n	8009798 <USB_HC_Halt+0x7e>
 8009792:	697b      	ldr	r3, [r7, #20]
 8009794:	2b03      	cmp	r3, #3
 8009796:	d101      	bne.n	800979c <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8009798:	2300      	movs	r3, #0
 800979a:	e0d8      	b.n	800994e <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800979c:	697b      	ldr	r3, [r7, #20]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d002      	beq.n	80097a8 <USB_HC_Halt+0x8e>
 80097a2:	697b      	ldr	r3, [r7, #20]
 80097a4:	2b02      	cmp	r3, #2
 80097a6:	d173      	bne.n	8009890 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80097a8:	69bb      	ldr	r3, [r7, #24]
 80097aa:	015a      	lsls	r2, r3, #5
 80097ac:	69fb      	ldr	r3, [r7, #28]
 80097ae:	4413      	add	r3, r2
 80097b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	69ba      	ldr	r2, [r7, #24]
 80097b8:	0151      	lsls	r1, r2, #5
 80097ba:	69fa      	ldr	r2, [r7, #28]
 80097bc:	440a      	add	r2, r1
 80097be:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80097c2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80097c6:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	689b      	ldr	r3, [r3, #8]
 80097cc:	f003 0320 	and.w	r3, r3, #32
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d14a      	bne.n	800986a <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097d8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d133      	bne.n	8009848 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80097e0:	69bb      	ldr	r3, [r7, #24]
 80097e2:	015a      	lsls	r2, r3, #5
 80097e4:	69fb      	ldr	r3, [r7, #28]
 80097e6:	4413      	add	r3, r2
 80097e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	69ba      	ldr	r2, [r7, #24]
 80097f0:	0151      	lsls	r1, r2, #5
 80097f2:	69fa      	ldr	r2, [r7, #28]
 80097f4:	440a      	add	r2, r1
 80097f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80097fa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80097fe:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009800:	69bb      	ldr	r3, [r7, #24]
 8009802:	015a      	lsls	r2, r3, #5
 8009804:	69fb      	ldr	r3, [r7, #28]
 8009806:	4413      	add	r3, r2
 8009808:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	69ba      	ldr	r2, [r7, #24]
 8009810:	0151      	lsls	r1, r2, #5
 8009812:	69fa      	ldr	r2, [r7, #28]
 8009814:	440a      	add	r2, r1
 8009816:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800981a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800981e:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8009820:	68bb      	ldr	r3, [r7, #8]
 8009822:	3301      	adds	r3, #1
 8009824:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8009826:	68bb      	ldr	r3, [r7, #8]
 8009828:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800982c:	d82e      	bhi.n	800988c <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800982e:	69bb      	ldr	r3, [r7, #24]
 8009830:	015a      	lsls	r2, r3, #5
 8009832:	69fb      	ldr	r3, [r7, #28]
 8009834:	4413      	add	r3, r2
 8009836:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009840:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009844:	d0ec      	beq.n	8009820 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009846:	e081      	b.n	800994c <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009848:	69bb      	ldr	r3, [r7, #24]
 800984a:	015a      	lsls	r2, r3, #5
 800984c:	69fb      	ldr	r3, [r7, #28]
 800984e:	4413      	add	r3, r2
 8009850:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	69ba      	ldr	r2, [r7, #24]
 8009858:	0151      	lsls	r1, r2, #5
 800985a:	69fa      	ldr	r2, [r7, #28]
 800985c:	440a      	add	r2, r1
 800985e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009862:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009866:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009868:	e070      	b.n	800994c <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800986a:	69bb      	ldr	r3, [r7, #24]
 800986c:	015a      	lsls	r2, r3, #5
 800986e:	69fb      	ldr	r3, [r7, #28]
 8009870:	4413      	add	r3, r2
 8009872:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	69ba      	ldr	r2, [r7, #24]
 800987a:	0151      	lsls	r1, r2, #5
 800987c:	69fa      	ldr	r2, [r7, #28]
 800987e:	440a      	add	r2, r1
 8009880:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009884:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009888:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800988a:	e05f      	b.n	800994c <USB_HC_Halt+0x232>
            break;
 800988c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800988e:	e05d      	b.n	800994c <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009890:	69bb      	ldr	r3, [r7, #24]
 8009892:	015a      	lsls	r2, r3, #5
 8009894:	69fb      	ldr	r3, [r7, #28]
 8009896:	4413      	add	r3, r2
 8009898:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	69ba      	ldr	r2, [r7, #24]
 80098a0:	0151      	lsls	r1, r2, #5
 80098a2:	69fa      	ldr	r2, [r7, #28]
 80098a4:	440a      	add	r2, r1
 80098a6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80098aa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80098ae:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80098b0:	69fb      	ldr	r3, [r7, #28]
 80098b2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80098b6:	691b      	ldr	r3, [r3, #16]
 80098b8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d133      	bne.n	8009928 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80098c0:	69bb      	ldr	r3, [r7, #24]
 80098c2:	015a      	lsls	r2, r3, #5
 80098c4:	69fb      	ldr	r3, [r7, #28]
 80098c6:	4413      	add	r3, r2
 80098c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	69ba      	ldr	r2, [r7, #24]
 80098d0:	0151      	lsls	r1, r2, #5
 80098d2:	69fa      	ldr	r2, [r7, #28]
 80098d4:	440a      	add	r2, r1
 80098d6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80098da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80098de:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80098e0:	69bb      	ldr	r3, [r7, #24]
 80098e2:	015a      	lsls	r2, r3, #5
 80098e4:	69fb      	ldr	r3, [r7, #28]
 80098e6:	4413      	add	r3, r2
 80098e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	69ba      	ldr	r2, [r7, #24]
 80098f0:	0151      	lsls	r1, r2, #5
 80098f2:	69fa      	ldr	r2, [r7, #28]
 80098f4:	440a      	add	r2, r1
 80098f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80098fa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80098fe:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8009900:	68bb      	ldr	r3, [r7, #8]
 8009902:	3301      	adds	r3, #1
 8009904:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8009906:	68bb      	ldr	r3, [r7, #8]
 8009908:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800990c:	d81d      	bhi.n	800994a <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800990e:	69bb      	ldr	r3, [r7, #24]
 8009910:	015a      	lsls	r2, r3, #5
 8009912:	69fb      	ldr	r3, [r7, #28]
 8009914:	4413      	add	r3, r2
 8009916:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009920:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009924:	d0ec      	beq.n	8009900 <USB_HC_Halt+0x1e6>
 8009926:	e011      	b.n	800994c <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009928:	69bb      	ldr	r3, [r7, #24]
 800992a:	015a      	lsls	r2, r3, #5
 800992c:	69fb      	ldr	r3, [r7, #28]
 800992e:	4413      	add	r3, r2
 8009930:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	69ba      	ldr	r2, [r7, #24]
 8009938:	0151      	lsls	r1, r2, #5
 800993a:	69fa      	ldr	r2, [r7, #28]
 800993c:	440a      	add	r2, r1
 800993e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009942:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009946:	6013      	str	r3, [r2, #0]
 8009948:	e000      	b.n	800994c <USB_HC_Halt+0x232>
          break;
 800994a:	bf00      	nop
    }
  }

  return HAL_OK;
 800994c:	2300      	movs	r3, #0
}
 800994e:	4618      	mov	r0, r3
 8009950:	3724      	adds	r7, #36	@ 0x24
 8009952:	46bd      	mov	sp, r7
 8009954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009958:	4770      	bx	lr
	...

0800995c <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800995c:	b480      	push	{r7}
 800995e:	b087      	sub	sp, #28
 8009960:	af00      	add	r7, sp, #0
 8009962:	6078      	str	r0, [r7, #4]
 8009964:	460b      	mov	r3, r1
 8009966:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800996c:	78fb      	ldrb	r3, [r7, #3]
 800996e:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8009970:	2301      	movs	r3, #1
 8009972:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	04da      	lsls	r2, r3, #19
 8009978:	4b15      	ldr	r3, [pc, #84]	@ (80099d0 <USB_DoPing+0x74>)
 800997a:	4013      	ands	r3, r2
 800997c:	693a      	ldr	r2, [r7, #16]
 800997e:	0151      	lsls	r1, r2, #5
 8009980:	697a      	ldr	r2, [r7, #20]
 8009982:	440a      	add	r2, r1
 8009984:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009988:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800998c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800998e:	693b      	ldr	r3, [r7, #16]
 8009990:	015a      	lsls	r2, r3, #5
 8009992:	697b      	ldr	r3, [r7, #20]
 8009994:	4413      	add	r3, r2
 8009996:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800999e:	68bb      	ldr	r3, [r7, #8]
 80099a0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80099a4:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80099a6:	68bb      	ldr	r3, [r7, #8]
 80099a8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80099ac:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80099ae:	693b      	ldr	r3, [r7, #16]
 80099b0:	015a      	lsls	r2, r3, #5
 80099b2:	697b      	ldr	r3, [r7, #20]
 80099b4:	4413      	add	r3, r2
 80099b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099ba:	461a      	mov	r2, r3
 80099bc:	68bb      	ldr	r3, [r7, #8]
 80099be:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80099c0:	2300      	movs	r3, #0
}
 80099c2:	4618      	mov	r0, r3
 80099c4:	371c      	adds	r7, #28
 80099c6:	46bd      	mov	sp, r7
 80099c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099cc:	4770      	bx	lr
 80099ce:	bf00      	nop
 80099d0:	1ff80000 	.word	0x1ff80000

080099d4 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b088      	sub	sp, #32
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80099dc:	2300      	movs	r3, #0
 80099de:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80099e4:	2300      	movs	r3, #0
 80099e6:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80099e8:	6878      	ldr	r0, [r7, #4]
 80099ea:	f7fe ff86 	bl	80088fa <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80099ee:	2110      	movs	r1, #16
 80099f0:	6878      	ldr	r0, [r7, #4]
 80099f2:	f7fe ffdf 	bl	80089b4 <USB_FlushTxFifo>
 80099f6:	4603      	mov	r3, r0
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d001      	beq.n	8009a00 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80099fc:	2301      	movs	r3, #1
 80099fe:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009a00:	6878      	ldr	r0, [r7, #4]
 8009a02:	f7ff f809 	bl	8008a18 <USB_FlushRxFifo>
 8009a06:	4603      	mov	r3, r0
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d001      	beq.n	8009a10 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8009a0c:	2301      	movs	r3, #1
 8009a0e:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8009a10:	2300      	movs	r3, #0
 8009a12:	61bb      	str	r3, [r7, #24]
 8009a14:	e01f      	b.n	8009a56 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8009a16:	69bb      	ldr	r3, [r7, #24]
 8009a18:	015a      	lsls	r2, r3, #5
 8009a1a:	697b      	ldr	r3, [r7, #20]
 8009a1c:	4413      	add	r3, r2
 8009a1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8009a26:	693b      	ldr	r3, [r7, #16]
 8009a28:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009a2c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8009a2e:	693b      	ldr	r3, [r7, #16]
 8009a30:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009a34:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009a36:	693b      	ldr	r3, [r7, #16]
 8009a38:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009a3c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8009a3e:	69bb      	ldr	r3, [r7, #24]
 8009a40:	015a      	lsls	r2, r3, #5
 8009a42:	697b      	ldr	r3, [r7, #20]
 8009a44:	4413      	add	r3, r2
 8009a46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a4a:	461a      	mov	r2, r3
 8009a4c:	693b      	ldr	r3, [r7, #16]
 8009a4e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8009a50:	69bb      	ldr	r3, [r7, #24]
 8009a52:	3301      	adds	r3, #1
 8009a54:	61bb      	str	r3, [r7, #24]
 8009a56:	69bb      	ldr	r3, [r7, #24]
 8009a58:	2b0f      	cmp	r3, #15
 8009a5a:	d9dc      	bls.n	8009a16 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	61bb      	str	r3, [r7, #24]
 8009a60:	e034      	b.n	8009acc <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8009a62:	69bb      	ldr	r3, [r7, #24]
 8009a64:	015a      	lsls	r2, r3, #5
 8009a66:	697b      	ldr	r3, [r7, #20]
 8009a68:	4413      	add	r3, r2
 8009a6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8009a72:	693b      	ldr	r3, [r7, #16]
 8009a74:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009a78:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8009a7a:	693b      	ldr	r3, [r7, #16]
 8009a7c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009a80:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009a82:	693b      	ldr	r3, [r7, #16]
 8009a84:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009a88:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8009a8a:	69bb      	ldr	r3, [r7, #24]
 8009a8c:	015a      	lsls	r2, r3, #5
 8009a8e:	697b      	ldr	r3, [r7, #20]
 8009a90:	4413      	add	r3, r2
 8009a92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a96:	461a      	mov	r2, r3
 8009a98:	693b      	ldr	r3, [r7, #16]
 8009a9a:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	3301      	adds	r3, #1
 8009aa0:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009aa8:	d80c      	bhi.n	8009ac4 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009aaa:	69bb      	ldr	r3, [r7, #24]
 8009aac:	015a      	lsls	r2, r3, #5
 8009aae:	697b      	ldr	r3, [r7, #20]
 8009ab0:	4413      	add	r3, r2
 8009ab2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009abc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009ac0:	d0ec      	beq.n	8009a9c <USB_StopHost+0xc8>
 8009ac2:	e000      	b.n	8009ac6 <USB_StopHost+0xf2>
        break;
 8009ac4:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8009ac6:	69bb      	ldr	r3, [r7, #24]
 8009ac8:	3301      	adds	r3, #1
 8009aca:	61bb      	str	r3, [r7, #24]
 8009acc:	69bb      	ldr	r3, [r7, #24]
 8009ace:	2b0f      	cmp	r3, #15
 8009ad0:	d9c7      	bls.n	8009a62 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8009ad2:	697b      	ldr	r3, [r7, #20]
 8009ad4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009ad8:	461a      	mov	r2, r3
 8009ada:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009ade:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009ae6:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8009ae8:	6878      	ldr	r0, [r7, #4]
 8009aea:	f7fe fef5 	bl	80088d8 <USB_EnableGlobalInt>

  return ret;
 8009aee:	7ffb      	ldrb	r3, [r7, #31]
}
 8009af0:	4618      	mov	r0, r3
 8009af2:	3720      	adds	r7, #32
 8009af4:	46bd      	mov	sp, r7
 8009af6:	bd80      	pop	{r7, pc}

08009af8 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8009af8:	b590      	push	{r4, r7, lr}
 8009afa:	b089      	sub	sp, #36	@ 0x24
 8009afc:	af04      	add	r7, sp, #16
 8009afe:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8009b00:	2301      	movs	r3, #1
 8009b02:	2202      	movs	r2, #2
 8009b04:	2102      	movs	r1, #2
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	f000 fc83 	bl	800a412 <USBH_FindInterface>
 8009b0c:	4603      	mov	r3, r0
 8009b0e:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8009b10:	7bfb      	ldrb	r3, [r7, #15]
 8009b12:	2bff      	cmp	r3, #255	@ 0xff
 8009b14:	d002      	beq.n	8009b1c <USBH_CDC_InterfaceInit+0x24>
 8009b16:	7bfb      	ldrb	r3, [r7, #15]
 8009b18:	2b01      	cmp	r3, #1
 8009b1a:	d901      	bls.n	8009b20 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8009b1c:	2302      	movs	r3, #2
 8009b1e:	e13d      	b.n	8009d9c <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8009b20:	7bfb      	ldrb	r3, [r7, #15]
 8009b22:	4619      	mov	r1, r3
 8009b24:	6878      	ldr	r0, [r7, #4]
 8009b26:	f000 fc58 	bl	800a3da <USBH_SelectInterface>
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8009b2e:	7bbb      	ldrb	r3, [r7, #14]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d001      	beq.n	8009b38 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8009b34:	2302      	movs	r3, #2
 8009b36:	e131      	b.n	8009d9c <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8009b3e:	2050      	movs	r0, #80	@ 0x50
 8009b40:	f002 fb6a 	bl	800c218 <malloc>
 8009b44:	4603      	mov	r3, r0
 8009b46:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009b4e:	69db      	ldr	r3, [r3, #28]
 8009b50:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8009b52:	68bb      	ldr	r3, [r7, #8]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d101      	bne.n	8009b5c <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8009b58:	2302      	movs	r3, #2
 8009b5a:	e11f      	b.n	8009d9c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8009b5c:	2250      	movs	r2, #80	@ 0x50
 8009b5e:	2100      	movs	r1, #0
 8009b60:	68b8      	ldr	r0, [r7, #8]
 8009b62:	f002 fc39 	bl	800c3d8 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8009b66:	7bfb      	ldrb	r3, [r7, #15]
 8009b68:	687a      	ldr	r2, [r7, #4]
 8009b6a:	211a      	movs	r1, #26
 8009b6c:	fb01 f303 	mul.w	r3, r1, r3
 8009b70:	4413      	add	r3, r2
 8009b72:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8009b76:	781b      	ldrb	r3, [r3, #0]
 8009b78:	b25b      	sxtb	r3, r3
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	da15      	bge.n	8009baa <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8009b7e:	7bfb      	ldrb	r3, [r7, #15]
 8009b80:	687a      	ldr	r2, [r7, #4]
 8009b82:	211a      	movs	r1, #26
 8009b84:	fb01 f303 	mul.w	r3, r1, r3
 8009b88:	4413      	add	r3, r2
 8009b8a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8009b8e:	781a      	ldrb	r2, [r3, #0]
 8009b90:	68bb      	ldr	r3, [r7, #8]
 8009b92:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009b94:	7bfb      	ldrb	r3, [r7, #15]
 8009b96:	687a      	ldr	r2, [r7, #4]
 8009b98:	211a      	movs	r1, #26
 8009b9a:	fb01 f303 	mul.w	r3, r1, r3
 8009b9e:	4413      	add	r3, r2
 8009ba0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8009ba4:	881a      	ldrh	r2, [r3, #0]
 8009ba6:	68bb      	ldr	r3, [r7, #8]
 8009ba8:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8009baa:	68bb      	ldr	r3, [r7, #8]
 8009bac:	785b      	ldrb	r3, [r3, #1]
 8009bae:	4619      	mov	r1, r3
 8009bb0:	6878      	ldr	r0, [r7, #4]
 8009bb2:	f001 ffc4 	bl	800bb3e <USBH_AllocPipe>
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	461a      	mov	r2, r3
 8009bba:	68bb      	ldr	r3, [r7, #8]
 8009bbc:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8009bbe:	68bb      	ldr	r3, [r7, #8]
 8009bc0:	7819      	ldrb	r1, [r3, #0]
 8009bc2:	68bb      	ldr	r3, [r7, #8]
 8009bc4:	7858      	ldrb	r0, [r3, #1]
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009bd2:	68ba      	ldr	r2, [r7, #8]
 8009bd4:	8952      	ldrh	r2, [r2, #10]
 8009bd6:	9202      	str	r2, [sp, #8]
 8009bd8:	2203      	movs	r2, #3
 8009bda:	9201      	str	r2, [sp, #4]
 8009bdc:	9300      	str	r3, [sp, #0]
 8009bde:	4623      	mov	r3, r4
 8009be0:	4602      	mov	r2, r0
 8009be2:	6878      	ldr	r0, [r7, #4]
 8009be4:	f001 ff7c 	bl	800bae0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8009be8:	68bb      	ldr	r3, [r7, #8]
 8009bea:	781b      	ldrb	r3, [r3, #0]
 8009bec:	2200      	movs	r2, #0
 8009bee:	4619      	mov	r1, r3
 8009bf0:	6878      	ldr	r0, [r7, #4]
 8009bf2:	f002 fa8b 	bl	800c10c <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	210a      	movs	r1, #10
 8009bfc:	6878      	ldr	r0, [r7, #4]
 8009bfe:	f000 fc08 	bl	800a412 <USBH_FindInterface>
 8009c02:	4603      	mov	r3, r0
 8009c04:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8009c06:	7bfb      	ldrb	r3, [r7, #15]
 8009c08:	2bff      	cmp	r3, #255	@ 0xff
 8009c0a:	d002      	beq.n	8009c12 <USBH_CDC_InterfaceInit+0x11a>
 8009c0c:	7bfb      	ldrb	r3, [r7, #15]
 8009c0e:	2b01      	cmp	r3, #1
 8009c10:	d901      	bls.n	8009c16 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8009c12:	2302      	movs	r3, #2
 8009c14:	e0c2      	b.n	8009d9c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8009c16:	7bfb      	ldrb	r3, [r7, #15]
 8009c18:	687a      	ldr	r2, [r7, #4]
 8009c1a:	211a      	movs	r1, #26
 8009c1c:	fb01 f303 	mul.w	r3, r1, r3
 8009c20:	4413      	add	r3, r2
 8009c22:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8009c26:	781b      	ldrb	r3, [r3, #0]
 8009c28:	b25b      	sxtb	r3, r3
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	da16      	bge.n	8009c5c <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8009c2e:	7bfb      	ldrb	r3, [r7, #15]
 8009c30:	687a      	ldr	r2, [r7, #4]
 8009c32:	211a      	movs	r1, #26
 8009c34:	fb01 f303 	mul.w	r3, r1, r3
 8009c38:	4413      	add	r3, r2
 8009c3a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8009c3e:	781a      	ldrb	r2, [r3, #0]
 8009c40:	68bb      	ldr	r3, [r7, #8]
 8009c42:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009c44:	7bfb      	ldrb	r3, [r7, #15]
 8009c46:	687a      	ldr	r2, [r7, #4]
 8009c48:	211a      	movs	r1, #26
 8009c4a:	fb01 f303 	mul.w	r3, r1, r3
 8009c4e:	4413      	add	r3, r2
 8009c50:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8009c54:	881a      	ldrh	r2, [r3, #0]
 8009c56:	68bb      	ldr	r3, [r7, #8]
 8009c58:	835a      	strh	r2, [r3, #26]
 8009c5a:	e015      	b.n	8009c88 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8009c5c:	7bfb      	ldrb	r3, [r7, #15]
 8009c5e:	687a      	ldr	r2, [r7, #4]
 8009c60:	211a      	movs	r1, #26
 8009c62:	fb01 f303 	mul.w	r3, r1, r3
 8009c66:	4413      	add	r3, r2
 8009c68:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8009c6c:	781a      	ldrb	r2, [r3, #0]
 8009c6e:	68bb      	ldr	r3, [r7, #8]
 8009c70:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009c72:	7bfb      	ldrb	r3, [r7, #15]
 8009c74:	687a      	ldr	r2, [r7, #4]
 8009c76:	211a      	movs	r1, #26
 8009c78:	fb01 f303 	mul.w	r3, r1, r3
 8009c7c:	4413      	add	r3, r2
 8009c7e:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8009c82:	881a      	ldrh	r2, [r3, #0]
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8009c88:	7bfb      	ldrb	r3, [r7, #15]
 8009c8a:	687a      	ldr	r2, [r7, #4]
 8009c8c:	211a      	movs	r1, #26
 8009c8e:	fb01 f303 	mul.w	r3, r1, r3
 8009c92:	4413      	add	r3, r2
 8009c94:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8009c98:	781b      	ldrb	r3, [r3, #0]
 8009c9a:	b25b      	sxtb	r3, r3
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	da16      	bge.n	8009cce <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8009ca0:	7bfb      	ldrb	r3, [r7, #15]
 8009ca2:	687a      	ldr	r2, [r7, #4]
 8009ca4:	211a      	movs	r1, #26
 8009ca6:	fb01 f303 	mul.w	r3, r1, r3
 8009caa:	4413      	add	r3, r2
 8009cac:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8009cb0:	781a      	ldrb	r2, [r3, #0]
 8009cb2:	68bb      	ldr	r3, [r7, #8]
 8009cb4:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009cb6:	7bfb      	ldrb	r3, [r7, #15]
 8009cb8:	687a      	ldr	r2, [r7, #4]
 8009cba:	211a      	movs	r1, #26
 8009cbc:	fb01 f303 	mul.w	r3, r1, r3
 8009cc0:	4413      	add	r3, r2
 8009cc2:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8009cc6:	881a      	ldrh	r2, [r3, #0]
 8009cc8:	68bb      	ldr	r3, [r7, #8]
 8009cca:	835a      	strh	r2, [r3, #26]
 8009ccc:	e015      	b.n	8009cfa <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8009cce:	7bfb      	ldrb	r3, [r7, #15]
 8009cd0:	687a      	ldr	r2, [r7, #4]
 8009cd2:	211a      	movs	r1, #26
 8009cd4:	fb01 f303 	mul.w	r3, r1, r3
 8009cd8:	4413      	add	r3, r2
 8009cda:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8009cde:	781a      	ldrb	r2, [r3, #0]
 8009ce0:	68bb      	ldr	r3, [r7, #8]
 8009ce2:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009ce4:	7bfb      	ldrb	r3, [r7, #15]
 8009ce6:	687a      	ldr	r2, [r7, #4]
 8009ce8:	211a      	movs	r1, #26
 8009cea:	fb01 f303 	mul.w	r3, r1, r3
 8009cee:	4413      	add	r3, r2
 8009cf0:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8009cf4:	881a      	ldrh	r2, [r3, #0]
 8009cf6:	68bb      	ldr	r3, [r7, #8]
 8009cf8:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8009cfa:	68bb      	ldr	r3, [r7, #8]
 8009cfc:	7b9b      	ldrb	r3, [r3, #14]
 8009cfe:	4619      	mov	r1, r3
 8009d00:	6878      	ldr	r0, [r7, #4]
 8009d02:	f001 ff1c 	bl	800bb3e <USBH_AllocPipe>
 8009d06:	4603      	mov	r3, r0
 8009d08:	461a      	mov	r2, r3
 8009d0a:	68bb      	ldr	r3, [r7, #8]
 8009d0c:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8009d0e:	68bb      	ldr	r3, [r7, #8]
 8009d10:	7bdb      	ldrb	r3, [r3, #15]
 8009d12:	4619      	mov	r1, r3
 8009d14:	6878      	ldr	r0, [r7, #4]
 8009d16:	f001 ff12 	bl	800bb3e <USBH_AllocPipe>
 8009d1a:	4603      	mov	r3, r0
 8009d1c:	461a      	mov	r2, r3
 8009d1e:	68bb      	ldr	r3, [r7, #8]
 8009d20:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8009d22:	68bb      	ldr	r3, [r7, #8]
 8009d24:	7b59      	ldrb	r1, [r3, #13]
 8009d26:	68bb      	ldr	r3, [r7, #8]
 8009d28:	7b98      	ldrb	r0, [r3, #14]
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009d36:	68ba      	ldr	r2, [r7, #8]
 8009d38:	8b12      	ldrh	r2, [r2, #24]
 8009d3a:	9202      	str	r2, [sp, #8]
 8009d3c:	2202      	movs	r2, #2
 8009d3e:	9201      	str	r2, [sp, #4]
 8009d40:	9300      	str	r3, [sp, #0]
 8009d42:	4623      	mov	r3, r4
 8009d44:	4602      	mov	r2, r0
 8009d46:	6878      	ldr	r0, [r7, #4]
 8009d48:	f001 feca 	bl	800bae0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8009d4c:	68bb      	ldr	r3, [r7, #8]
 8009d4e:	7b19      	ldrb	r1, [r3, #12]
 8009d50:	68bb      	ldr	r3, [r7, #8]
 8009d52:	7bd8      	ldrb	r0, [r3, #15]
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009d60:	68ba      	ldr	r2, [r7, #8]
 8009d62:	8b52      	ldrh	r2, [r2, #26]
 8009d64:	9202      	str	r2, [sp, #8]
 8009d66:	2202      	movs	r2, #2
 8009d68:	9201      	str	r2, [sp, #4]
 8009d6a:	9300      	str	r3, [sp, #0]
 8009d6c:	4623      	mov	r3, r4
 8009d6e:	4602      	mov	r2, r0
 8009d70:	6878      	ldr	r0, [r7, #4]
 8009d72:	f001 feb5 	bl	800bae0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8009d76:	68bb      	ldr	r3, [r7, #8]
 8009d78:	2200      	movs	r2, #0
 8009d7a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8009d7e:	68bb      	ldr	r3, [r7, #8]
 8009d80:	7b5b      	ldrb	r3, [r3, #13]
 8009d82:	2200      	movs	r2, #0
 8009d84:	4619      	mov	r1, r3
 8009d86:	6878      	ldr	r0, [r7, #4]
 8009d88:	f002 f9c0 	bl	800c10c <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8009d8c:	68bb      	ldr	r3, [r7, #8]
 8009d8e:	7b1b      	ldrb	r3, [r3, #12]
 8009d90:	2200      	movs	r2, #0
 8009d92:	4619      	mov	r1, r3
 8009d94:	6878      	ldr	r0, [r7, #4]
 8009d96:	f002 f9b9 	bl	800c10c <USBH_LL_SetToggle>

  return USBH_OK;
 8009d9a:	2300      	movs	r3, #0
}
 8009d9c:	4618      	mov	r0, r3
 8009d9e:	3714      	adds	r7, #20
 8009da0:	46bd      	mov	sp, r7
 8009da2:	bd90      	pop	{r4, r7, pc}

08009da4 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8009da4:	b580      	push	{r7, lr}
 8009da6:	b084      	sub	sp, #16
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009db2:	69db      	ldr	r3, [r3, #28]
 8009db4:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	781b      	ldrb	r3, [r3, #0]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d00e      	beq.n	8009ddc <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	781b      	ldrb	r3, [r3, #0]
 8009dc2:	4619      	mov	r1, r3
 8009dc4:	6878      	ldr	r0, [r7, #4]
 8009dc6:	f001 feaa 	bl	800bb1e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	781b      	ldrb	r3, [r3, #0]
 8009dce:	4619      	mov	r1, r3
 8009dd0:	6878      	ldr	r0, [r7, #4]
 8009dd2:	f001 fed5 	bl	800bb80 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	2200      	movs	r2, #0
 8009dda:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	7b1b      	ldrb	r3, [r3, #12]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d00e      	beq.n	8009e02 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	7b1b      	ldrb	r3, [r3, #12]
 8009de8:	4619      	mov	r1, r3
 8009dea:	6878      	ldr	r0, [r7, #4]
 8009dec:	f001 fe97 	bl	800bb1e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	7b1b      	ldrb	r3, [r3, #12]
 8009df4:	4619      	mov	r1, r3
 8009df6:	6878      	ldr	r0, [r7, #4]
 8009df8:	f001 fec2 	bl	800bb80 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	2200      	movs	r2, #0
 8009e00:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	7b5b      	ldrb	r3, [r3, #13]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d00e      	beq.n	8009e28 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	7b5b      	ldrb	r3, [r3, #13]
 8009e0e:	4619      	mov	r1, r3
 8009e10:	6878      	ldr	r0, [r7, #4]
 8009e12:	f001 fe84 	bl	800bb1e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	7b5b      	ldrb	r3, [r3, #13]
 8009e1a:	4619      	mov	r1, r3
 8009e1c:	6878      	ldr	r0, [r7, #4]
 8009e1e:	f001 feaf 	bl	800bb80 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	2200      	movs	r2, #0
 8009e26:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009e2e:	69db      	ldr	r3, [r3, #28]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d00b      	beq.n	8009e4c <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009e3a:	69db      	ldr	r3, [r3, #28]
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	f002 f9f3 	bl	800c228 <free>
    phost->pActiveClass->pData = 0U;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009e48:	2200      	movs	r2, #0
 8009e4a:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8009e4c:	2300      	movs	r3, #0
}
 8009e4e:	4618      	mov	r0, r3
 8009e50:	3710      	adds	r7, #16
 8009e52:	46bd      	mov	sp, r7
 8009e54:	bd80      	pop	{r7, pc}

08009e56 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8009e56:	b580      	push	{r7, lr}
 8009e58:	b084      	sub	sp, #16
 8009e5a:	af00      	add	r7, sp, #0
 8009e5c:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009e64:	69db      	ldr	r3, [r3, #28]
 8009e66:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	3340      	adds	r3, #64	@ 0x40
 8009e6c:	4619      	mov	r1, r3
 8009e6e:	6878      	ldr	r0, [r7, #4]
 8009e70:	f000 f8b1 	bl	8009fd6 <GetLineCoding>
 8009e74:	4603      	mov	r3, r0
 8009e76:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8009e78:	7afb      	ldrb	r3, [r7, #11]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d105      	bne.n	8009e8a <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009e84:	2102      	movs	r1, #2
 8009e86:	6878      	ldr	r0, [r7, #4]
 8009e88:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8009e8a:	7afb      	ldrb	r3, [r7, #11]
}
 8009e8c:	4618      	mov	r0, r3
 8009e8e:	3710      	adds	r7, #16
 8009e90:	46bd      	mov	sp, r7
 8009e92:	bd80      	pop	{r7, pc}

08009e94 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b084      	sub	sp, #16
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8009e9c:	2301      	movs	r3, #1
 8009e9e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009eaa:	69db      	ldr	r3, [r3, #28]
 8009eac:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8009eae:	68bb      	ldr	r3, [r7, #8]
 8009eb0:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8009eb4:	2b04      	cmp	r3, #4
 8009eb6:	d877      	bhi.n	8009fa8 <USBH_CDC_Process+0x114>
 8009eb8:	a201      	add	r2, pc, #4	@ (adr r2, 8009ec0 <USBH_CDC_Process+0x2c>)
 8009eba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ebe:	bf00      	nop
 8009ec0:	08009ed5 	.word	0x08009ed5
 8009ec4:	08009edb 	.word	0x08009edb
 8009ec8:	08009f0b 	.word	0x08009f0b
 8009ecc:	08009f7f 	.word	0x08009f7f
 8009ed0:	08009f8d 	.word	0x08009f8d
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	73fb      	strb	r3, [r7, #15]
      break;
 8009ed8:	e06d      	b.n	8009fb6 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8009eda:	68bb      	ldr	r3, [r7, #8]
 8009edc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009ede:	4619      	mov	r1, r3
 8009ee0:	6878      	ldr	r0, [r7, #4]
 8009ee2:	f000 f897 	bl	800a014 <SetLineCoding>
 8009ee6:	4603      	mov	r3, r0
 8009ee8:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009eea:	7bbb      	ldrb	r3, [r7, #14]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d104      	bne.n	8009efa <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8009ef0:	68bb      	ldr	r3, [r7, #8]
 8009ef2:	2202      	movs	r2, #2
 8009ef4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8009ef8:	e058      	b.n	8009fac <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8009efa:	7bbb      	ldrb	r3, [r7, #14]
 8009efc:	2b01      	cmp	r3, #1
 8009efe:	d055      	beq.n	8009fac <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8009f00:	68bb      	ldr	r3, [r7, #8]
 8009f02:	2204      	movs	r2, #4
 8009f04:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8009f08:	e050      	b.n	8009fac <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8009f0a:	68bb      	ldr	r3, [r7, #8]
 8009f0c:	3340      	adds	r3, #64	@ 0x40
 8009f0e:	4619      	mov	r1, r3
 8009f10:	6878      	ldr	r0, [r7, #4]
 8009f12:	f000 f860 	bl	8009fd6 <GetLineCoding>
 8009f16:	4603      	mov	r3, r0
 8009f18:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009f1a:	7bbb      	ldrb	r3, [r7, #14]
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d126      	bne.n	8009f6e <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8009f20:	68bb      	ldr	r3, [r7, #8]
 8009f22:	2200      	movs	r2, #0
 8009f24:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009f28:	68bb      	ldr	r3, [r7, #8]
 8009f2a:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8009f2e:	68bb      	ldr	r3, [r7, #8]
 8009f30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009f32:	791b      	ldrb	r3, [r3, #4]
 8009f34:	429a      	cmp	r2, r3
 8009f36:	d13b      	bne.n	8009fb0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009f38:	68bb      	ldr	r3, [r7, #8]
 8009f3a:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8009f3e:	68bb      	ldr	r3, [r7, #8]
 8009f40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009f42:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009f44:	429a      	cmp	r2, r3
 8009f46:	d133      	bne.n	8009fb0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8009f48:	68bb      	ldr	r3, [r7, #8]
 8009f4a:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8009f4e:	68bb      	ldr	r3, [r7, #8]
 8009f50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009f52:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009f54:	429a      	cmp	r2, r3
 8009f56:	d12b      	bne.n	8009fb0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8009f58:	68bb      	ldr	r3, [r7, #8]
 8009f5a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009f5c:	68bb      	ldr	r3, [r7, #8]
 8009f5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009f60:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8009f62:	429a      	cmp	r2, r3
 8009f64:	d124      	bne.n	8009fb0 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8009f66:	6878      	ldr	r0, [r7, #4]
 8009f68:	f000 f958 	bl	800a21c <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8009f6c:	e020      	b.n	8009fb0 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8009f6e:	7bbb      	ldrb	r3, [r7, #14]
 8009f70:	2b01      	cmp	r3, #1
 8009f72:	d01d      	beq.n	8009fb0 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8009f74:	68bb      	ldr	r3, [r7, #8]
 8009f76:	2204      	movs	r2, #4
 8009f78:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8009f7c:	e018      	b.n	8009fb0 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8009f7e:	6878      	ldr	r0, [r7, #4]
 8009f80:	f000 f867 	bl	800a052 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8009f84:	6878      	ldr	r0, [r7, #4]
 8009f86:	f000 f8da 	bl	800a13e <CDC_ProcessReception>
      break;
 8009f8a:	e014      	b.n	8009fb6 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8009f8c:	2100      	movs	r1, #0
 8009f8e:	6878      	ldr	r0, [r7, #4]
 8009f90:	f001 f81e 	bl	800afd0 <USBH_ClrFeature>
 8009f94:	4603      	mov	r3, r0
 8009f96:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009f98:	7bbb      	ldrb	r3, [r7, #14]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d10a      	bne.n	8009fb4 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8009f9e:	68bb      	ldr	r3, [r7, #8]
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8009fa6:	e005      	b.n	8009fb4 <USBH_CDC_Process+0x120>

    default:
      break;
 8009fa8:	bf00      	nop
 8009faa:	e004      	b.n	8009fb6 <USBH_CDC_Process+0x122>
      break;
 8009fac:	bf00      	nop
 8009fae:	e002      	b.n	8009fb6 <USBH_CDC_Process+0x122>
      break;
 8009fb0:	bf00      	nop
 8009fb2:	e000      	b.n	8009fb6 <USBH_CDC_Process+0x122>
      break;
 8009fb4:	bf00      	nop

  }

  return status;
 8009fb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fb8:	4618      	mov	r0, r3
 8009fba:	3710      	adds	r7, #16
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	bd80      	pop	{r7, pc}

08009fc0 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8009fc0:	b480      	push	{r7}
 8009fc2:	b083      	sub	sp, #12
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8009fc8:	2300      	movs	r3, #0
}
 8009fca:	4618      	mov	r0, r3
 8009fcc:	370c      	adds	r7, #12
 8009fce:	46bd      	mov	sp, r7
 8009fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd4:	4770      	bx	lr

08009fd6 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8009fd6:	b580      	push	{r7, lr}
 8009fd8:	b082      	sub	sp, #8
 8009fda:	af00      	add	r7, sp, #0
 8009fdc:	6078      	str	r0, [r7, #4]
 8009fde:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	22a1      	movs	r2, #161	@ 0xa1
 8009fe4:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	2221      	movs	r2, #33	@ 0x21
 8009fea:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	2200      	movs	r2, #0
 8009ff0:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	2200      	movs	r2, #0
 8009ff6:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2207      	movs	r2, #7
 8009ffc:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8009ffe:	683b      	ldr	r3, [r7, #0]
 800a000:	2207      	movs	r2, #7
 800a002:	4619      	mov	r1, r3
 800a004:	6878      	ldr	r0, [r7, #4]
 800a006:	f001 fb17 	bl	800b638 <USBH_CtlReq>
 800a00a:	4603      	mov	r3, r0
}
 800a00c:	4618      	mov	r0, r3
 800a00e:	3708      	adds	r7, #8
 800a010:	46bd      	mov	sp, r7
 800a012:	bd80      	pop	{r7, pc}

0800a014 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b082      	sub	sp, #8
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
 800a01c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	2221      	movs	r2, #33	@ 0x21
 800a022:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2220      	movs	r2, #32
 800a028:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	2200      	movs	r2, #0
 800a02e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2200      	movs	r2, #0
 800a034:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	2207      	movs	r2, #7
 800a03a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800a03c:	683b      	ldr	r3, [r7, #0]
 800a03e:	2207      	movs	r2, #7
 800a040:	4619      	mov	r1, r3
 800a042:	6878      	ldr	r0, [r7, #4]
 800a044:	f001 faf8 	bl	800b638 <USBH_CtlReq>
 800a048:	4603      	mov	r3, r0
}
 800a04a:	4618      	mov	r0, r3
 800a04c:	3708      	adds	r7, #8
 800a04e:	46bd      	mov	sp, r7
 800a050:	bd80      	pop	{r7, pc}

0800a052 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800a052:	b580      	push	{r7, lr}
 800a054:	b086      	sub	sp, #24
 800a056:	af02      	add	r7, sp, #8
 800a058:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a060:	69db      	ldr	r3, [r3, #28]
 800a062:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a064:	2300      	movs	r3, #0
 800a066:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800a06e:	2b01      	cmp	r3, #1
 800a070:	d002      	beq.n	800a078 <CDC_ProcessTransmission+0x26>
 800a072:	2b02      	cmp	r3, #2
 800a074:	d023      	beq.n	800a0be <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800a076:	e05e      	b.n	800a136 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a07c:	68fa      	ldr	r2, [r7, #12]
 800a07e:	8b12      	ldrh	r2, [r2, #24]
 800a080:	4293      	cmp	r3, r2
 800a082:	d90b      	bls.n	800a09c <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	69d9      	ldr	r1, [r3, #28]
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	8b1a      	ldrh	r2, [r3, #24]
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	7b5b      	ldrb	r3, [r3, #13]
 800a090:	2001      	movs	r0, #1
 800a092:	9000      	str	r0, [sp, #0]
 800a094:	6878      	ldr	r0, [r7, #4]
 800a096:	f001 fce0 	bl	800ba5a <USBH_BulkSendData>
 800a09a:	e00b      	b.n	800a0b4 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 800a0a4:	b29a      	uxth	r2, r3
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	7b5b      	ldrb	r3, [r3, #13]
 800a0aa:	2001      	movs	r0, #1
 800a0ac:	9000      	str	r0, [sp, #0]
 800a0ae:	6878      	ldr	r0, [r7, #4]
 800a0b0:	f001 fcd3 	bl	800ba5a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	2202      	movs	r2, #2
 800a0b8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800a0bc:	e03b      	b.n	800a136 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	7b5b      	ldrb	r3, [r3, #13]
 800a0c2:	4619      	mov	r1, r3
 800a0c4:	6878      	ldr	r0, [r7, #4]
 800a0c6:	f001 fff7 	bl	800c0b8 <USBH_LL_GetURBState>
 800a0ca:	4603      	mov	r3, r0
 800a0cc:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800a0ce:	7afb      	ldrb	r3, [r7, #11]
 800a0d0:	2b01      	cmp	r3, #1
 800a0d2:	d128      	bne.n	800a126 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0d8:	68fa      	ldr	r2, [r7, #12]
 800a0da:	8b12      	ldrh	r2, [r2, #24]
 800a0dc:	4293      	cmp	r3, r2
 800a0de:	d90e      	bls.n	800a0fe <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0e4:	68fa      	ldr	r2, [r7, #12]
 800a0e6:	8b12      	ldrh	r2, [r2, #24]
 800a0e8:	1a9a      	subs	r2, r3, r2
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	69db      	ldr	r3, [r3, #28]
 800a0f2:	68fa      	ldr	r2, [r7, #12]
 800a0f4:	8b12      	ldrh	r2, [r2, #24]
 800a0f6:	441a      	add	r2, r3
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	61da      	str	r2, [r3, #28]
 800a0fc:	e002      	b.n	800a104 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	2200      	movs	r2, #0
 800a102:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d004      	beq.n	800a116 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	2201      	movs	r2, #1
 800a110:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800a114:	e00e      	b.n	800a134 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	2200      	movs	r2, #0
 800a11a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800a11e:	6878      	ldr	r0, [r7, #4]
 800a120:	f000 f868 	bl	800a1f4 <USBH_CDC_TransmitCallback>
      break;
 800a124:	e006      	b.n	800a134 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800a126:	7afb      	ldrb	r3, [r7, #11]
 800a128:	2b02      	cmp	r3, #2
 800a12a:	d103      	bne.n	800a134 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	2201      	movs	r2, #1
 800a130:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800a134:	bf00      	nop
  }
}
 800a136:	bf00      	nop
 800a138:	3710      	adds	r7, #16
 800a13a:	46bd      	mov	sp, r7
 800a13c:	bd80      	pop	{r7, pc}

0800a13e <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800a13e:	b580      	push	{r7, lr}
 800a140:	b086      	sub	sp, #24
 800a142:	af00      	add	r7, sp, #0
 800a144:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a14c:	69db      	ldr	r3, [r3, #28]
 800a14e:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a150:	2300      	movs	r3, #0
 800a152:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800a154:	697b      	ldr	r3, [r7, #20]
 800a156:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800a15a:	2b03      	cmp	r3, #3
 800a15c:	d002      	beq.n	800a164 <CDC_ProcessReception+0x26>
 800a15e:	2b04      	cmp	r3, #4
 800a160:	d00e      	beq.n	800a180 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800a162:	e043      	b.n	800a1ec <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800a164:	697b      	ldr	r3, [r7, #20]
 800a166:	6a19      	ldr	r1, [r3, #32]
 800a168:	697b      	ldr	r3, [r7, #20]
 800a16a:	8b5a      	ldrh	r2, [r3, #26]
 800a16c:	697b      	ldr	r3, [r7, #20]
 800a16e:	7b1b      	ldrb	r3, [r3, #12]
 800a170:	6878      	ldr	r0, [r7, #4]
 800a172:	f001 fc97 	bl	800baa4 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800a176:	697b      	ldr	r3, [r7, #20]
 800a178:	2204      	movs	r2, #4
 800a17a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800a17e:	e035      	b.n	800a1ec <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800a180:	697b      	ldr	r3, [r7, #20]
 800a182:	7b1b      	ldrb	r3, [r3, #12]
 800a184:	4619      	mov	r1, r3
 800a186:	6878      	ldr	r0, [r7, #4]
 800a188:	f001 ff96 	bl	800c0b8 <USBH_LL_GetURBState>
 800a18c:	4603      	mov	r3, r0
 800a18e:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800a190:	7cfb      	ldrb	r3, [r7, #19]
 800a192:	2b01      	cmp	r3, #1
 800a194:	d129      	bne.n	800a1ea <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800a196:	697b      	ldr	r3, [r7, #20]
 800a198:	7b1b      	ldrb	r3, [r3, #12]
 800a19a:	4619      	mov	r1, r3
 800a19c:	6878      	ldr	r0, [r7, #4]
 800a19e:	f001 fef9 	bl	800bf94 <USBH_LL_GetLastXferSize>
 800a1a2:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 800a1a4:	697b      	ldr	r3, [r7, #20]
 800a1a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1a8:	68fa      	ldr	r2, [r7, #12]
 800a1aa:	429a      	cmp	r2, r3
 800a1ac:	d016      	beq.n	800a1dc <CDC_ProcessReception+0x9e>
 800a1ae:	697b      	ldr	r3, [r7, #20]
 800a1b0:	8b5b      	ldrh	r3, [r3, #26]
 800a1b2:	461a      	mov	r2, r3
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	4293      	cmp	r3, r2
 800a1b8:	d110      	bne.n	800a1dc <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800a1ba:	697b      	ldr	r3, [r7, #20]
 800a1bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	1ad2      	subs	r2, r2, r3
 800a1c2:	697b      	ldr	r3, [r7, #20]
 800a1c4:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800a1c6:	697b      	ldr	r3, [r7, #20]
 800a1c8:	6a1a      	ldr	r2, [r3, #32]
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	441a      	add	r2, r3
 800a1ce:	697b      	ldr	r3, [r7, #20]
 800a1d0:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800a1d2:	697b      	ldr	r3, [r7, #20]
 800a1d4:	2203      	movs	r2, #3
 800a1d6:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800a1da:	e006      	b.n	800a1ea <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800a1dc:	697b      	ldr	r3, [r7, #20]
 800a1de:	2200      	movs	r2, #0
 800a1e0:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800a1e4:	6878      	ldr	r0, [r7, #4]
 800a1e6:	f000 f80f 	bl	800a208 <USBH_CDC_ReceiveCallback>
      break;
 800a1ea:	bf00      	nop
  }
}
 800a1ec:	bf00      	nop
 800a1ee:	3718      	adds	r7, #24
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	bd80      	pop	{r7, pc}

0800a1f4 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800a1f4:	b480      	push	{r7}
 800a1f6:	b083      	sub	sp, #12
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800a1fc:	bf00      	nop
 800a1fe:	370c      	adds	r7, #12
 800a200:	46bd      	mov	sp, r7
 800a202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a206:	4770      	bx	lr

0800a208 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800a208:	b480      	push	{r7}
 800a20a:	b083      	sub	sp, #12
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800a210:	bf00      	nop
 800a212:	370c      	adds	r7, #12
 800a214:	46bd      	mov	sp, r7
 800a216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21a:	4770      	bx	lr

0800a21c <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800a21c:	b480      	push	{r7}
 800a21e:	b083      	sub	sp, #12
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800a224:	bf00      	nop
 800a226:	370c      	adds	r7, #12
 800a228:	46bd      	mov	sp, r7
 800a22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22e:	4770      	bx	lr

0800a230 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800a230:	b580      	push	{r7, lr}
 800a232:	b084      	sub	sp, #16
 800a234:	af00      	add	r7, sp, #0
 800a236:	60f8      	str	r0, [r7, #12]
 800a238:	60b9      	str	r1, [r7, #8]
 800a23a:	4613      	mov	r3, r2
 800a23c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d101      	bne.n	800a248 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800a244:	2302      	movs	r3, #2
 800a246:	e029      	b.n	800a29c <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	79fa      	ldrb	r2, [r7, #7]
 800a24c:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	2200      	movs	r2, #0
 800a254:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	2200      	movs	r2, #0
 800a25c:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800a260:	68f8      	ldr	r0, [r7, #12]
 800a262:	f000 f81f 	bl	800a2a4 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	2200      	movs	r2, #0
 800a26a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	2200      	movs	r2, #0
 800a272:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	2200      	movs	r2, #0
 800a27a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	2200      	movs	r2, #0
 800a282:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800a286:	68bb      	ldr	r3, [r7, #8]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d003      	beq.n	800a294 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	68ba      	ldr	r2, [r7, #8]
 800a290:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800a294:	68f8      	ldr	r0, [r7, #12]
 800a296:	f001 fdc9 	bl	800be2c <USBH_LL_Init>

  return USBH_OK;
 800a29a:	2300      	movs	r3, #0
}
 800a29c:	4618      	mov	r0, r3
 800a29e:	3710      	adds	r7, #16
 800a2a0:	46bd      	mov	sp, r7
 800a2a2:	bd80      	pop	{r7, pc}

0800a2a4 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b084      	sub	sp, #16
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	60fb      	str	r3, [r7, #12]
 800a2b0:	e009      	b.n	800a2c6 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800a2b2:	687a      	ldr	r2, [r7, #4]
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	33e0      	adds	r3, #224	@ 0xe0
 800a2b8:	009b      	lsls	r3, r3, #2
 800a2ba:	4413      	add	r3, r2
 800a2bc:	2200      	movs	r2, #0
 800a2be:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	3301      	adds	r3, #1
 800a2c4:	60fb      	str	r3, [r7, #12]
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	2b0f      	cmp	r3, #15
 800a2ca:	d9f2      	bls.n	800a2b2 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	60fb      	str	r3, [r7, #12]
 800a2d0:	e009      	b.n	800a2e6 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800a2d2:	687a      	ldr	r2, [r7, #4]
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	4413      	add	r3, r2
 800a2d8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800a2dc:	2200      	movs	r2, #0
 800a2de:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	3301      	adds	r3, #1
 800a2e4:	60fb      	str	r3, [r7, #12]
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a2ec:	d3f1      	bcc.n	800a2d2 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	2201      	movs	r2, #1
 800a2fe:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2200      	movs	r2, #0
 800a304:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	2201      	movs	r2, #1
 800a30c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	2240      	movs	r2, #64	@ 0x40
 800a312:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	2200      	movs	r2, #0
 800a318:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	2200      	movs	r2, #0
 800a31e:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2201      	movs	r2, #1
 800a326:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2200      	movs	r2, #0
 800a32e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	2200      	movs	r2, #0
 800a336:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	331c      	adds	r3, #28
 800a33e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a342:	2100      	movs	r1, #0
 800a344:	4618      	mov	r0, r3
 800a346:	f002 f847 	bl	800c3d8 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800a350:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a354:	2100      	movs	r1, #0
 800a356:	4618      	mov	r0, r3
 800a358:	f002 f83e 	bl	800c3d8 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800a362:	2212      	movs	r2, #18
 800a364:	2100      	movs	r1, #0
 800a366:	4618      	mov	r0, r3
 800a368:	f002 f836 	bl	800c3d8 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800a372:	223e      	movs	r2, #62	@ 0x3e
 800a374:	2100      	movs	r1, #0
 800a376:	4618      	mov	r0, r3
 800a378:	f002 f82e 	bl	800c3d8 <memset>

  return USBH_OK;
 800a37c:	2300      	movs	r3, #0
}
 800a37e:	4618      	mov	r0, r3
 800a380:	3710      	adds	r7, #16
 800a382:	46bd      	mov	sp, r7
 800a384:	bd80      	pop	{r7, pc}

0800a386 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800a386:	b480      	push	{r7}
 800a388:	b085      	sub	sp, #20
 800a38a:	af00      	add	r7, sp, #0
 800a38c:	6078      	str	r0, [r7, #4]
 800a38e:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800a390:	2300      	movs	r3, #0
 800a392:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800a394:	683b      	ldr	r3, [r7, #0]
 800a396:	2b00      	cmp	r3, #0
 800a398:	d016      	beq.n	800a3c8 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d10e      	bne.n	800a3c2 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800a3aa:	1c59      	adds	r1, r3, #1
 800a3ac:	687a      	ldr	r2, [r7, #4]
 800a3ae:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800a3b2:	687a      	ldr	r2, [r7, #4]
 800a3b4:	33de      	adds	r3, #222	@ 0xde
 800a3b6:	6839      	ldr	r1, [r7, #0]
 800a3b8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800a3bc:	2300      	movs	r3, #0
 800a3be:	73fb      	strb	r3, [r7, #15]
 800a3c0:	e004      	b.n	800a3cc <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800a3c2:	2302      	movs	r3, #2
 800a3c4:	73fb      	strb	r3, [r7, #15]
 800a3c6:	e001      	b.n	800a3cc <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800a3c8:	2302      	movs	r3, #2
 800a3ca:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a3cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	3714      	adds	r7, #20
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d8:	4770      	bx	lr

0800a3da <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800a3da:	b480      	push	{r7}
 800a3dc:	b085      	sub	sp, #20
 800a3de:	af00      	add	r7, sp, #0
 800a3e0:	6078      	str	r0, [r7, #4]
 800a3e2:	460b      	mov	r3, r1
 800a3e4:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800a3f0:	78fa      	ldrb	r2, [r7, #3]
 800a3f2:	429a      	cmp	r2, r3
 800a3f4:	d204      	bcs.n	800a400 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	78fa      	ldrb	r2, [r7, #3]
 800a3fa:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800a3fe:	e001      	b.n	800a404 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800a400:	2302      	movs	r3, #2
 800a402:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a404:	7bfb      	ldrb	r3, [r7, #15]
}
 800a406:	4618      	mov	r0, r3
 800a408:	3714      	adds	r7, #20
 800a40a:	46bd      	mov	sp, r7
 800a40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a410:	4770      	bx	lr

0800a412 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800a412:	b480      	push	{r7}
 800a414:	b087      	sub	sp, #28
 800a416:	af00      	add	r7, sp, #0
 800a418:	6078      	str	r0, [r7, #4]
 800a41a:	4608      	mov	r0, r1
 800a41c:	4611      	mov	r1, r2
 800a41e:	461a      	mov	r2, r3
 800a420:	4603      	mov	r3, r0
 800a422:	70fb      	strb	r3, [r7, #3]
 800a424:	460b      	mov	r3, r1
 800a426:	70bb      	strb	r3, [r7, #2]
 800a428:	4613      	mov	r3, r2
 800a42a:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800a42c:	2300      	movs	r3, #0
 800a42e:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800a430:	2300      	movs	r3, #0
 800a432:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800a43a:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800a43c:	e025      	b.n	800a48a <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800a43e:	7dfb      	ldrb	r3, [r7, #23]
 800a440:	221a      	movs	r2, #26
 800a442:	fb02 f303 	mul.w	r3, r2, r3
 800a446:	3308      	adds	r3, #8
 800a448:	68fa      	ldr	r2, [r7, #12]
 800a44a:	4413      	add	r3, r2
 800a44c:	3302      	adds	r3, #2
 800a44e:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800a450:	693b      	ldr	r3, [r7, #16]
 800a452:	795b      	ldrb	r3, [r3, #5]
 800a454:	78fa      	ldrb	r2, [r7, #3]
 800a456:	429a      	cmp	r2, r3
 800a458:	d002      	beq.n	800a460 <USBH_FindInterface+0x4e>
 800a45a:	78fb      	ldrb	r3, [r7, #3]
 800a45c:	2bff      	cmp	r3, #255	@ 0xff
 800a45e:	d111      	bne.n	800a484 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800a460:	693b      	ldr	r3, [r7, #16]
 800a462:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800a464:	78ba      	ldrb	r2, [r7, #2]
 800a466:	429a      	cmp	r2, r3
 800a468:	d002      	beq.n	800a470 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800a46a:	78bb      	ldrb	r3, [r7, #2]
 800a46c:	2bff      	cmp	r3, #255	@ 0xff
 800a46e:	d109      	bne.n	800a484 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800a470:	693b      	ldr	r3, [r7, #16]
 800a472:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800a474:	787a      	ldrb	r2, [r7, #1]
 800a476:	429a      	cmp	r2, r3
 800a478:	d002      	beq.n	800a480 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800a47a:	787b      	ldrb	r3, [r7, #1]
 800a47c:	2bff      	cmp	r3, #255	@ 0xff
 800a47e:	d101      	bne.n	800a484 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800a480:	7dfb      	ldrb	r3, [r7, #23]
 800a482:	e006      	b.n	800a492 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800a484:	7dfb      	ldrb	r3, [r7, #23]
 800a486:	3301      	adds	r3, #1
 800a488:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800a48a:	7dfb      	ldrb	r3, [r7, #23]
 800a48c:	2b01      	cmp	r3, #1
 800a48e:	d9d6      	bls.n	800a43e <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800a490:	23ff      	movs	r3, #255	@ 0xff
}
 800a492:	4618      	mov	r0, r3
 800a494:	371c      	adds	r7, #28
 800a496:	46bd      	mov	sp, r7
 800a498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a49c:	4770      	bx	lr

0800a49e <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800a49e:	b580      	push	{r7, lr}
 800a4a0:	b082      	sub	sp, #8
 800a4a2:	af00      	add	r7, sp, #0
 800a4a4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800a4a6:	6878      	ldr	r0, [r7, #4]
 800a4a8:	f001 fcfc 	bl	800bea4 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800a4ac:	2101      	movs	r1, #1
 800a4ae:	6878      	ldr	r0, [r7, #4]
 800a4b0:	f001 fe15 	bl	800c0de <USBH_LL_DriverVBUS>

  return USBH_OK;
 800a4b4:	2300      	movs	r3, #0
}
 800a4b6:	4618      	mov	r0, r3
 800a4b8:	3708      	adds	r7, #8
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	bd80      	pop	{r7, pc}
	...

0800a4c0 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800a4c0:	b580      	push	{r7, lr}
 800a4c2:	b088      	sub	sp, #32
 800a4c4:	af04      	add	r7, sp, #16
 800a4c6:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800a4c8:	2302      	movs	r3, #2
 800a4ca:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800a4d6:	b2db      	uxtb	r3, r3
 800a4d8:	2b01      	cmp	r3, #1
 800a4da:	d102      	bne.n	800a4e2 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2203      	movs	r2, #3
 800a4e0:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	781b      	ldrb	r3, [r3, #0]
 800a4e6:	b2db      	uxtb	r3, r3
 800a4e8:	2b0b      	cmp	r3, #11
 800a4ea:	f200 81bc 	bhi.w	800a866 <USBH_Process+0x3a6>
 800a4ee:	a201      	add	r2, pc, #4	@ (adr r2, 800a4f4 <USBH_Process+0x34>)
 800a4f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4f4:	0800a525 	.word	0x0800a525
 800a4f8:	0800a557 	.word	0x0800a557
 800a4fc:	0800a5c1 	.word	0x0800a5c1
 800a500:	0800a801 	.word	0x0800a801
 800a504:	0800a867 	.word	0x0800a867
 800a508:	0800a661 	.word	0x0800a661
 800a50c:	0800a7a7 	.word	0x0800a7a7
 800a510:	0800a697 	.word	0x0800a697
 800a514:	0800a6b7 	.word	0x0800a6b7
 800a518:	0800a6d5 	.word	0x0800a6d5
 800a51c:	0800a719 	.word	0x0800a719
 800a520:	0800a7e9 	.word	0x0800a7e9
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800a52a:	b2db      	uxtb	r3, r3
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	f000 819c 	beq.w	800a86a <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	2201      	movs	r2, #1
 800a536:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800a538:	20c8      	movs	r0, #200	@ 0xc8
 800a53a:	f001 fe1a 	bl	800c172 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800a53e:	6878      	ldr	r0, [r7, #4]
 800a540:	f001 fd0d 	bl	800bf5e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	2200      	movs	r2, #0
 800a548:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	2200      	movs	r2, #0
 800a550:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800a554:	e189      	b.n	800a86a <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800a55c:	b2db      	uxtb	r3, r3
 800a55e:	2b01      	cmp	r3, #1
 800a560:	d107      	bne.n	800a572 <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	2200      	movs	r2, #0
 800a566:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	2202      	movs	r2, #2
 800a56e:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a570:	e18a      	b.n	800a888 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800a578:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a57c:	d914      	bls.n	800a5a8 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800a584:	3301      	adds	r3, #1
 800a586:	b2da      	uxtb	r2, r3
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800a594:	2b03      	cmp	r3, #3
 800a596:	d903      	bls.n	800a5a0 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	220d      	movs	r2, #13
 800a59c:	701a      	strb	r2, [r3, #0]
      break;
 800a59e:	e173      	b.n	800a888 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	701a      	strb	r2, [r3, #0]
      break;
 800a5a6:	e16f      	b.n	800a888 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800a5ae:	f103 020a 	add.w	r2, r3, #10
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800a5b8:	200a      	movs	r0, #10
 800a5ba:	f001 fdda 	bl	800c172 <USBH_Delay>
      break;
 800a5be:	e163      	b.n	800a888 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d005      	beq.n	800a5d6 <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a5d0:	2104      	movs	r1, #4
 800a5d2:	6878      	ldr	r0, [r7, #4]
 800a5d4:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800a5d6:	2064      	movs	r0, #100	@ 0x64
 800a5d8:	f001 fdcb 	bl	800c172 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800a5dc:	6878      	ldr	r0, [r7, #4]
 800a5de:	f001 fc97 	bl	800bf10 <USBH_LL_GetSpeed>
 800a5e2:	4603      	mov	r3, r0
 800a5e4:	461a      	mov	r2, r3
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	2205      	movs	r2, #5
 800a5f0:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800a5f2:	2100      	movs	r1, #0
 800a5f4:	6878      	ldr	r0, [r7, #4]
 800a5f6:	f001 faa2 	bl	800bb3e <USBH_AllocPipe>
 800a5fa:	4603      	mov	r3, r0
 800a5fc:	461a      	mov	r2, r3
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800a602:	2180      	movs	r1, #128	@ 0x80
 800a604:	6878      	ldr	r0, [r7, #4]
 800a606:	f001 fa9a 	bl	800bb3e <USBH_AllocPipe>
 800a60a:	4603      	mov	r3, r0
 800a60c:	461a      	mov	r2, r3
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	7919      	ldrb	r1, [r3, #4]
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800a622:	687a      	ldr	r2, [r7, #4]
 800a624:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800a626:	9202      	str	r2, [sp, #8]
 800a628:	2200      	movs	r2, #0
 800a62a:	9201      	str	r2, [sp, #4]
 800a62c:	9300      	str	r3, [sp, #0]
 800a62e:	4603      	mov	r3, r0
 800a630:	2280      	movs	r2, #128	@ 0x80
 800a632:	6878      	ldr	r0, [r7, #4]
 800a634:	f001 fa54 	bl	800bae0 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	7959      	ldrb	r1, [r3, #5]
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800a648:	687a      	ldr	r2, [r7, #4]
 800a64a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800a64c:	9202      	str	r2, [sp, #8]
 800a64e:	2200      	movs	r2, #0
 800a650:	9201      	str	r2, [sp, #4]
 800a652:	9300      	str	r3, [sp, #0]
 800a654:	4603      	mov	r3, r0
 800a656:	2200      	movs	r2, #0
 800a658:	6878      	ldr	r0, [r7, #4]
 800a65a:	f001 fa41 	bl	800bae0 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a65e:	e113      	b.n	800a888 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800a660:	6878      	ldr	r0, [r7, #4]
 800a662:	f000 f917 	bl	800a894 <USBH_HandleEnum>
 800a666:	4603      	mov	r3, r0
 800a668:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800a66a:	7bbb      	ldrb	r3, [r7, #14]
 800a66c:	b2db      	uxtb	r3, r3
 800a66e:	2b00      	cmp	r3, #0
 800a670:	f040 80fd 	bne.w	800a86e <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	2200      	movs	r2, #0
 800a678:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800a682:	2b01      	cmp	r3, #1
 800a684:	d103      	bne.n	800a68e <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	2208      	movs	r2, #8
 800a68a:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800a68c:	e0ef      	b.n	800a86e <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	2207      	movs	r2, #7
 800a692:	701a      	strb	r2, [r3, #0]
      break;
 800a694:	e0eb      	b.n	800a86e <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	f000 80e8 	beq.w	800a872 <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a6a8:	2101      	movs	r1, #1
 800a6aa:	6878      	ldr	r0, [r7, #4]
 800a6ac:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	2208      	movs	r2, #8
 800a6b2:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800a6b4:	e0dd      	b.n	800a872 <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800a6bc:	4619      	mov	r1, r3
 800a6be:	6878      	ldr	r0, [r7, #4]
 800a6c0:	f000 fc3f 	bl	800af42 <USBH_SetCfg>
 800a6c4:	4603      	mov	r3, r0
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	f040 80d5 	bne.w	800a876 <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2209      	movs	r2, #9
 800a6d0:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a6d2:	e0d0      	b.n	800a876 <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800a6da:	f003 0320 	and.w	r3, r3, #32
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d016      	beq.n	800a710 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800a6e2:	2101      	movs	r1, #1
 800a6e4:	6878      	ldr	r0, [r7, #4]
 800a6e6:	f000 fc4f 	bl	800af88 <USBH_SetFeature>
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800a6ee:	7bbb      	ldrb	r3, [r7, #14]
 800a6f0:	b2db      	uxtb	r3, r3
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d103      	bne.n	800a6fe <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	220a      	movs	r2, #10
 800a6fa:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a6fc:	e0bd      	b.n	800a87a <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 800a6fe:	7bbb      	ldrb	r3, [r7, #14]
 800a700:	b2db      	uxtb	r3, r3
 800a702:	2b03      	cmp	r3, #3
 800a704:	f040 80b9 	bne.w	800a87a <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	220a      	movs	r2, #10
 800a70c:	701a      	strb	r2, [r3, #0]
      break;
 800a70e:	e0b4      	b.n	800a87a <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	220a      	movs	r2, #10
 800a714:	701a      	strb	r2, [r3, #0]
      break;
 800a716:	e0b0      	b.n	800a87a <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800a71e:	2b00      	cmp	r3, #0
 800a720:	f000 80ad 	beq.w	800a87e <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	2200      	movs	r2, #0
 800a728:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a72c:	2300      	movs	r3, #0
 800a72e:	73fb      	strb	r3, [r7, #15]
 800a730:	e016      	b.n	800a760 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800a732:	7bfa      	ldrb	r2, [r7, #15]
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	32de      	adds	r2, #222	@ 0xde
 800a738:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a73c:	791a      	ldrb	r2, [r3, #4]
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800a744:	429a      	cmp	r2, r3
 800a746:	d108      	bne.n	800a75a <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 800a748:	7bfa      	ldrb	r2, [r7, #15]
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	32de      	adds	r2, #222	@ 0xde
 800a74e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800a758:	e005      	b.n	800a766 <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a75a:	7bfb      	ldrb	r3, [r7, #15]
 800a75c:	3301      	adds	r3, #1
 800a75e:	73fb      	strb	r3, [r7, #15]
 800a760:	7bfb      	ldrb	r3, [r7, #15]
 800a762:	2b00      	cmp	r3, #0
 800a764:	d0e5      	beq.n	800a732 <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d016      	beq.n	800a79e <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a776:	689b      	ldr	r3, [r3, #8]
 800a778:	6878      	ldr	r0, [r7, #4]
 800a77a:	4798      	blx	r3
 800a77c:	4603      	mov	r3, r0
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d109      	bne.n	800a796 <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	2206      	movs	r2, #6
 800a786:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a78e:	2103      	movs	r1, #3
 800a790:	6878      	ldr	r0, [r7, #4]
 800a792:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a794:	e073      	b.n	800a87e <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	220d      	movs	r2, #13
 800a79a:	701a      	strb	r2, [r3, #0]
      break;
 800a79c:	e06f      	b.n	800a87e <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	220d      	movs	r2, #13
 800a7a2:	701a      	strb	r2, [r3, #0]
      break;
 800a7a4:	e06b      	b.n	800a87e <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d017      	beq.n	800a7e0 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a7b6:	691b      	ldr	r3, [r3, #16]
 800a7b8:	6878      	ldr	r0, [r7, #4]
 800a7ba:	4798      	blx	r3
 800a7bc:	4603      	mov	r3, r0
 800a7be:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800a7c0:	7bbb      	ldrb	r3, [r7, #14]
 800a7c2:	b2db      	uxtb	r3, r3
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d103      	bne.n	800a7d0 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	220b      	movs	r2, #11
 800a7cc:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a7ce:	e058      	b.n	800a882 <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 800a7d0:	7bbb      	ldrb	r3, [r7, #14]
 800a7d2:	b2db      	uxtb	r3, r3
 800a7d4:	2b02      	cmp	r3, #2
 800a7d6:	d154      	bne.n	800a882 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	220d      	movs	r2, #13
 800a7dc:	701a      	strb	r2, [r3, #0]
      break;
 800a7de:	e050      	b.n	800a882 <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	220d      	movs	r2, #13
 800a7e4:	701a      	strb	r2, [r3, #0]
      break;
 800a7e6:	e04c      	b.n	800a882 <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d049      	beq.n	800a886 <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a7f8:	695b      	ldr	r3, [r3, #20]
 800a7fa:	6878      	ldr	r0, [r7, #4]
 800a7fc:	4798      	blx	r3
      }
      break;
 800a7fe:	e042      	b.n	800a886 <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	2200      	movs	r2, #0
 800a804:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800a808:	6878      	ldr	r0, [r7, #4]
 800a80a:	f7ff fd4b 	bl	800a2a4 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a814:	2b00      	cmp	r3, #0
 800a816:	d009      	beq.n	800a82c <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a81e:	68db      	ldr	r3, [r3, #12]
 800a820:	6878      	ldr	r0, [r7, #4]
 800a822:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	2200      	movs	r2, #0
 800a828:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a832:	2b00      	cmp	r3, #0
 800a834:	d005      	beq.n	800a842 <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a83c:	2105      	movs	r1, #5
 800a83e:	6878      	ldr	r0, [r7, #4]
 800a840:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800a848:	b2db      	uxtb	r3, r3
 800a84a:	2b01      	cmp	r3, #1
 800a84c:	d107      	bne.n	800a85e <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	2200      	movs	r2, #0
 800a852:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800a856:	6878      	ldr	r0, [r7, #4]
 800a858:	f7ff fe21 	bl	800a49e <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a85c:	e014      	b.n	800a888 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 800a85e:	6878      	ldr	r0, [r7, #4]
 800a860:	f001 fb20 	bl	800bea4 <USBH_LL_Start>
      break;
 800a864:	e010      	b.n	800a888 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 800a866:	bf00      	nop
 800a868:	e00e      	b.n	800a888 <USBH_Process+0x3c8>
      break;
 800a86a:	bf00      	nop
 800a86c:	e00c      	b.n	800a888 <USBH_Process+0x3c8>
      break;
 800a86e:	bf00      	nop
 800a870:	e00a      	b.n	800a888 <USBH_Process+0x3c8>
    break;
 800a872:	bf00      	nop
 800a874:	e008      	b.n	800a888 <USBH_Process+0x3c8>
      break;
 800a876:	bf00      	nop
 800a878:	e006      	b.n	800a888 <USBH_Process+0x3c8>
      break;
 800a87a:	bf00      	nop
 800a87c:	e004      	b.n	800a888 <USBH_Process+0x3c8>
      break;
 800a87e:	bf00      	nop
 800a880:	e002      	b.n	800a888 <USBH_Process+0x3c8>
      break;
 800a882:	bf00      	nop
 800a884:	e000      	b.n	800a888 <USBH_Process+0x3c8>
      break;
 800a886:	bf00      	nop
  }
  return USBH_OK;
 800a888:	2300      	movs	r3, #0
}
 800a88a:	4618      	mov	r0, r3
 800a88c:	3710      	adds	r7, #16
 800a88e:	46bd      	mov	sp, r7
 800a890:	bd80      	pop	{r7, pc}
 800a892:	bf00      	nop

0800a894 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b088      	sub	sp, #32
 800a898:	af04      	add	r7, sp, #16
 800a89a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800a89c:	2301      	movs	r3, #1
 800a89e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800a8a0:	2301      	movs	r3, #1
 800a8a2:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	785b      	ldrb	r3, [r3, #1]
 800a8a8:	2b07      	cmp	r3, #7
 800a8aa:	f200 81bd 	bhi.w	800ac28 <USBH_HandleEnum+0x394>
 800a8ae:	a201      	add	r2, pc, #4	@ (adr r2, 800a8b4 <USBH_HandleEnum+0x20>)
 800a8b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8b4:	0800a8d5 	.word	0x0800a8d5
 800a8b8:	0800a98f 	.word	0x0800a98f
 800a8bc:	0800a9f9 	.word	0x0800a9f9
 800a8c0:	0800aa83 	.word	0x0800aa83
 800a8c4:	0800aaed 	.word	0x0800aaed
 800a8c8:	0800ab5d 	.word	0x0800ab5d
 800a8cc:	0800aba3 	.word	0x0800aba3
 800a8d0:	0800abe9 	.word	0x0800abe9
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800a8d4:	2108      	movs	r1, #8
 800a8d6:	6878      	ldr	r0, [r7, #4]
 800a8d8:	f000 fa50 	bl	800ad7c <USBH_Get_DevDesc>
 800a8dc:	4603      	mov	r3, r0
 800a8de:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a8e0:	7bbb      	ldrb	r3, [r7, #14]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d12e      	bne.n	800a944 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	2201      	movs	r2, #1
 800a8f4:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	7919      	ldrb	r1, [r3, #4]
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a906:	687a      	ldr	r2, [r7, #4]
 800a908:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800a90a:	9202      	str	r2, [sp, #8]
 800a90c:	2200      	movs	r2, #0
 800a90e:	9201      	str	r2, [sp, #4]
 800a910:	9300      	str	r3, [sp, #0]
 800a912:	4603      	mov	r3, r0
 800a914:	2280      	movs	r2, #128	@ 0x80
 800a916:	6878      	ldr	r0, [r7, #4]
 800a918:	f001 f8e2 	bl	800bae0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	7959      	ldrb	r1, [r3, #5]
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a92c:	687a      	ldr	r2, [r7, #4]
 800a92e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a930:	9202      	str	r2, [sp, #8]
 800a932:	2200      	movs	r2, #0
 800a934:	9201      	str	r2, [sp, #4]
 800a936:	9300      	str	r3, [sp, #0]
 800a938:	4603      	mov	r3, r0
 800a93a:	2200      	movs	r2, #0
 800a93c:	6878      	ldr	r0, [r7, #4]
 800a93e:	f001 f8cf 	bl	800bae0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a942:	e173      	b.n	800ac2c <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a944:	7bbb      	ldrb	r3, [r7, #14]
 800a946:	2b03      	cmp	r3, #3
 800a948:	f040 8170 	bne.w	800ac2c <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a952:	3301      	adds	r3, #1
 800a954:	b2da      	uxtb	r2, r3
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a962:	2b03      	cmp	r3, #3
 800a964:	d903      	bls.n	800a96e <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	220d      	movs	r2, #13
 800a96a:	701a      	strb	r2, [r3, #0]
      break;
 800a96c:	e15e      	b.n	800ac2c <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	795b      	ldrb	r3, [r3, #5]
 800a972:	4619      	mov	r1, r3
 800a974:	6878      	ldr	r0, [r7, #4]
 800a976:	f001 f903 	bl	800bb80 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	791b      	ldrb	r3, [r3, #4]
 800a97e:	4619      	mov	r1, r3
 800a980:	6878      	ldr	r0, [r7, #4]
 800a982:	f001 f8fd 	bl	800bb80 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	2200      	movs	r2, #0
 800a98a:	701a      	strb	r2, [r3, #0]
      break;
 800a98c:	e14e      	b.n	800ac2c <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800a98e:	2112      	movs	r1, #18
 800a990:	6878      	ldr	r0, [r7, #4]
 800a992:	f000 f9f3 	bl	800ad7c <USBH_Get_DevDesc>
 800a996:	4603      	mov	r3, r0
 800a998:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a99a:	7bbb      	ldrb	r3, [r7, #14]
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d103      	bne.n	800a9a8 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	2202      	movs	r2, #2
 800a9a4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a9a6:	e143      	b.n	800ac30 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a9a8:	7bbb      	ldrb	r3, [r7, #14]
 800a9aa:	2b03      	cmp	r3, #3
 800a9ac:	f040 8140 	bne.w	800ac30 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a9b6:	3301      	adds	r3, #1
 800a9b8:	b2da      	uxtb	r2, r3
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a9c6:	2b03      	cmp	r3, #3
 800a9c8:	d903      	bls.n	800a9d2 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	220d      	movs	r2, #13
 800a9ce:	701a      	strb	r2, [r3, #0]
      break;
 800a9d0:	e12e      	b.n	800ac30 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	795b      	ldrb	r3, [r3, #5]
 800a9d6:	4619      	mov	r1, r3
 800a9d8:	6878      	ldr	r0, [r7, #4]
 800a9da:	f001 f8d1 	bl	800bb80 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	791b      	ldrb	r3, [r3, #4]
 800a9e2:	4619      	mov	r1, r3
 800a9e4:	6878      	ldr	r0, [r7, #4]
 800a9e6:	f001 f8cb 	bl	800bb80 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	2200      	movs	r2, #0
 800a9ee:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	2200      	movs	r2, #0
 800a9f4:	701a      	strb	r2, [r3, #0]
      break;
 800a9f6:	e11b      	b.n	800ac30 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800a9f8:	2101      	movs	r1, #1
 800a9fa:	6878      	ldr	r0, [r7, #4]
 800a9fc:	f000 fa7d 	bl	800aefa <USBH_SetAddress>
 800aa00:	4603      	mov	r3, r0
 800aa02:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800aa04:	7bbb      	ldrb	r3, [r7, #14]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d130      	bne.n	800aa6c <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800aa0a:	2002      	movs	r0, #2
 800aa0c:	f001 fbb1 	bl	800c172 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	2201      	movs	r2, #1
 800aa14:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	2203      	movs	r2, #3
 800aa1c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	7919      	ldrb	r1, [r3, #4]
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800aa2e:	687a      	ldr	r2, [r7, #4]
 800aa30:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800aa32:	9202      	str	r2, [sp, #8]
 800aa34:	2200      	movs	r2, #0
 800aa36:	9201      	str	r2, [sp, #4]
 800aa38:	9300      	str	r3, [sp, #0]
 800aa3a:	4603      	mov	r3, r0
 800aa3c:	2280      	movs	r2, #128	@ 0x80
 800aa3e:	6878      	ldr	r0, [r7, #4]
 800aa40:	f001 f84e 	bl	800bae0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	7959      	ldrb	r1, [r3, #5]
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800aa54:	687a      	ldr	r2, [r7, #4]
 800aa56:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800aa58:	9202      	str	r2, [sp, #8]
 800aa5a:	2200      	movs	r2, #0
 800aa5c:	9201      	str	r2, [sp, #4]
 800aa5e:	9300      	str	r3, [sp, #0]
 800aa60:	4603      	mov	r3, r0
 800aa62:	2200      	movs	r2, #0
 800aa64:	6878      	ldr	r0, [r7, #4]
 800aa66:	f001 f83b 	bl	800bae0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800aa6a:	e0e3      	b.n	800ac34 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800aa6c:	7bbb      	ldrb	r3, [r7, #14]
 800aa6e:	2b03      	cmp	r3, #3
 800aa70:	f040 80e0 	bne.w	800ac34 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	220d      	movs	r2, #13
 800aa78:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	2200      	movs	r2, #0
 800aa7e:	705a      	strb	r2, [r3, #1]
      break;
 800aa80:	e0d8      	b.n	800ac34 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800aa82:	2109      	movs	r1, #9
 800aa84:	6878      	ldr	r0, [r7, #4]
 800aa86:	f000 f9a5 	bl	800add4 <USBH_Get_CfgDesc>
 800aa8a:	4603      	mov	r3, r0
 800aa8c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800aa8e:	7bbb      	ldrb	r3, [r7, #14]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d103      	bne.n	800aa9c <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	2204      	movs	r2, #4
 800aa98:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800aa9a:	e0cd      	b.n	800ac38 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800aa9c:	7bbb      	ldrb	r3, [r7, #14]
 800aa9e:	2b03      	cmp	r3, #3
 800aaa0:	f040 80ca 	bne.w	800ac38 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800aaaa:	3301      	adds	r3, #1
 800aaac:	b2da      	uxtb	r2, r3
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800aaba:	2b03      	cmp	r3, #3
 800aabc:	d903      	bls.n	800aac6 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	220d      	movs	r2, #13
 800aac2:	701a      	strb	r2, [r3, #0]
      break;
 800aac4:	e0b8      	b.n	800ac38 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	795b      	ldrb	r3, [r3, #5]
 800aaca:	4619      	mov	r1, r3
 800aacc:	6878      	ldr	r0, [r7, #4]
 800aace:	f001 f857 	bl	800bb80 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	791b      	ldrb	r3, [r3, #4]
 800aad6:	4619      	mov	r1, r3
 800aad8:	6878      	ldr	r0, [r7, #4]
 800aada:	f001 f851 	bl	800bb80 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	2200      	movs	r2, #0
 800aae2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	2200      	movs	r2, #0
 800aae8:	701a      	strb	r2, [r3, #0]
      break;
 800aaea:	e0a5      	b.n	800ac38 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800aaf2:	4619      	mov	r1, r3
 800aaf4:	6878      	ldr	r0, [r7, #4]
 800aaf6:	f000 f96d 	bl	800add4 <USBH_Get_CfgDesc>
 800aafa:	4603      	mov	r3, r0
 800aafc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800aafe:	7bbb      	ldrb	r3, [r7, #14]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d103      	bne.n	800ab0c <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	2205      	movs	r2, #5
 800ab08:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800ab0a:	e097      	b.n	800ac3c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ab0c:	7bbb      	ldrb	r3, [r7, #14]
 800ab0e:	2b03      	cmp	r3, #3
 800ab10:	f040 8094 	bne.w	800ac3c <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800ab1a:	3301      	adds	r3, #1
 800ab1c:	b2da      	uxtb	r2, r3
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800ab2a:	2b03      	cmp	r3, #3
 800ab2c:	d903      	bls.n	800ab36 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	220d      	movs	r2, #13
 800ab32:	701a      	strb	r2, [r3, #0]
      break;
 800ab34:	e082      	b.n	800ac3c <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	795b      	ldrb	r3, [r3, #5]
 800ab3a:	4619      	mov	r1, r3
 800ab3c:	6878      	ldr	r0, [r7, #4]
 800ab3e:	f001 f81f 	bl	800bb80 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	791b      	ldrb	r3, [r3, #4]
 800ab46:	4619      	mov	r1, r3
 800ab48:	6878      	ldr	r0, [r7, #4]
 800ab4a:	f001 f819 	bl	800bb80 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	2200      	movs	r2, #0
 800ab52:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	2200      	movs	r2, #0
 800ab58:	701a      	strb	r2, [r3, #0]
      break;
 800ab5a:	e06f      	b.n	800ac3c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d019      	beq.n	800ab9a <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800ab72:	23ff      	movs	r3, #255	@ 0xff
 800ab74:	6878      	ldr	r0, [r7, #4]
 800ab76:	f000 f957 	bl	800ae28 <USBH_Get_StringDesc>
 800ab7a:	4603      	mov	r3, r0
 800ab7c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800ab7e:	7bbb      	ldrb	r3, [r7, #14]
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d103      	bne.n	800ab8c <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	2206      	movs	r2, #6
 800ab88:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800ab8a:	e059      	b.n	800ac40 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ab8c:	7bbb      	ldrb	r3, [r7, #14]
 800ab8e:	2b03      	cmp	r3, #3
 800ab90:	d156      	bne.n	800ac40 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	2206      	movs	r2, #6
 800ab96:	705a      	strb	r2, [r3, #1]
      break;
 800ab98:	e052      	b.n	800ac40 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	2206      	movs	r2, #6
 800ab9e:	705a      	strb	r2, [r3, #1]
      break;
 800aba0:	e04e      	b.n	800ac40 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d019      	beq.n	800abe0 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800abb8:	23ff      	movs	r3, #255	@ 0xff
 800abba:	6878      	ldr	r0, [r7, #4]
 800abbc:	f000 f934 	bl	800ae28 <USBH_Get_StringDesc>
 800abc0:	4603      	mov	r3, r0
 800abc2:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800abc4:	7bbb      	ldrb	r3, [r7, #14]
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d103      	bne.n	800abd2 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	2207      	movs	r2, #7
 800abce:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800abd0:	e038      	b.n	800ac44 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800abd2:	7bbb      	ldrb	r3, [r7, #14]
 800abd4:	2b03      	cmp	r3, #3
 800abd6:	d135      	bne.n	800ac44 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	2207      	movs	r2, #7
 800abdc:	705a      	strb	r2, [r3, #1]
      break;
 800abde:	e031      	b.n	800ac44 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	2207      	movs	r2, #7
 800abe4:	705a      	strb	r2, [r3, #1]
      break;
 800abe6:	e02d      	b.n	800ac44 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d017      	beq.n	800ac22 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800abfe:	23ff      	movs	r3, #255	@ 0xff
 800ac00:	6878      	ldr	r0, [r7, #4]
 800ac02:	f000 f911 	bl	800ae28 <USBH_Get_StringDesc>
 800ac06:	4603      	mov	r3, r0
 800ac08:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800ac0a:	7bbb      	ldrb	r3, [r7, #14]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d102      	bne.n	800ac16 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800ac10:	2300      	movs	r3, #0
 800ac12:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800ac14:	e018      	b.n	800ac48 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ac16:	7bbb      	ldrb	r3, [r7, #14]
 800ac18:	2b03      	cmp	r3, #3
 800ac1a:	d115      	bne.n	800ac48 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	73fb      	strb	r3, [r7, #15]
      break;
 800ac20:	e012      	b.n	800ac48 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800ac22:	2300      	movs	r3, #0
 800ac24:	73fb      	strb	r3, [r7, #15]
      break;
 800ac26:	e00f      	b.n	800ac48 <USBH_HandleEnum+0x3b4>

    default:
      break;
 800ac28:	bf00      	nop
 800ac2a:	e00e      	b.n	800ac4a <USBH_HandleEnum+0x3b6>
      break;
 800ac2c:	bf00      	nop
 800ac2e:	e00c      	b.n	800ac4a <USBH_HandleEnum+0x3b6>
      break;
 800ac30:	bf00      	nop
 800ac32:	e00a      	b.n	800ac4a <USBH_HandleEnum+0x3b6>
      break;
 800ac34:	bf00      	nop
 800ac36:	e008      	b.n	800ac4a <USBH_HandleEnum+0x3b6>
      break;
 800ac38:	bf00      	nop
 800ac3a:	e006      	b.n	800ac4a <USBH_HandleEnum+0x3b6>
      break;
 800ac3c:	bf00      	nop
 800ac3e:	e004      	b.n	800ac4a <USBH_HandleEnum+0x3b6>
      break;
 800ac40:	bf00      	nop
 800ac42:	e002      	b.n	800ac4a <USBH_HandleEnum+0x3b6>
      break;
 800ac44:	bf00      	nop
 800ac46:	e000      	b.n	800ac4a <USBH_HandleEnum+0x3b6>
      break;
 800ac48:	bf00      	nop
  }
  return Status;
 800ac4a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	3710      	adds	r7, #16
 800ac50:	46bd      	mov	sp, r7
 800ac52:	bd80      	pop	{r7, pc}

0800ac54 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800ac54:	b480      	push	{r7}
 800ac56:	b083      	sub	sp, #12
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]
 800ac5c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	683a      	ldr	r2, [r7, #0]
 800ac62:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800ac66:	bf00      	nop
 800ac68:	370c      	adds	r7, #12
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac70:	4770      	bx	lr

0800ac72 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800ac72:	b580      	push	{r7, lr}
 800ac74:	b082      	sub	sp, #8
 800ac76:	af00      	add	r7, sp, #0
 800ac78:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800ac80:	1c5a      	adds	r2, r3, #1
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800ac88:	6878      	ldr	r0, [r7, #4]
 800ac8a:	f000 f804 	bl	800ac96 <USBH_HandleSof>
}
 800ac8e:	bf00      	nop
 800ac90:	3708      	adds	r7, #8
 800ac92:	46bd      	mov	sp, r7
 800ac94:	bd80      	pop	{r7, pc}

0800ac96 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800ac96:	b580      	push	{r7, lr}
 800ac98:	b082      	sub	sp, #8
 800ac9a:	af00      	add	r7, sp, #0
 800ac9c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	781b      	ldrb	r3, [r3, #0]
 800aca2:	b2db      	uxtb	r3, r3
 800aca4:	2b0b      	cmp	r3, #11
 800aca6:	d10a      	bne.n	800acbe <USBH_HandleSof+0x28>
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d005      	beq.n	800acbe <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800acb8:	699b      	ldr	r3, [r3, #24]
 800acba:	6878      	ldr	r0, [r7, #4]
 800acbc:	4798      	blx	r3
  }
}
 800acbe:	bf00      	nop
 800acc0:	3708      	adds	r7, #8
 800acc2:	46bd      	mov	sp, r7
 800acc4:	bd80      	pop	{r7, pc}

0800acc6 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800acc6:	b480      	push	{r7}
 800acc8:	b083      	sub	sp, #12
 800acca:	af00      	add	r7, sp, #0
 800accc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	2201      	movs	r2, #1
 800acd2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800acd6:	bf00      	nop
}
 800acd8:	370c      	adds	r7, #12
 800acda:	46bd      	mov	sp, r7
 800acdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace0:	4770      	bx	lr

0800ace2 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800ace2:	b480      	push	{r7}
 800ace4:	b083      	sub	sp, #12
 800ace6:	af00      	add	r7, sp, #0
 800ace8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	2200      	movs	r2, #0
 800acee:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	2201      	movs	r2, #1
 800acf6:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800acfa:	bf00      	nop
}
 800acfc:	370c      	adds	r7, #12
 800acfe:	46bd      	mov	sp, r7
 800ad00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad04:	4770      	bx	lr

0800ad06 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800ad06:	b480      	push	{r7}
 800ad08:	b083      	sub	sp, #12
 800ad0a:	af00      	add	r7, sp, #0
 800ad0c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	2201      	movs	r2, #1
 800ad12:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	2200      	movs	r2, #0
 800ad1a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	2200      	movs	r2, #0
 800ad22:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800ad26:	2300      	movs	r3, #0
}
 800ad28:	4618      	mov	r0, r3
 800ad2a:	370c      	adds	r7, #12
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad32:	4770      	bx	lr

0800ad34 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800ad34:	b580      	push	{r7, lr}
 800ad36:	b082      	sub	sp, #8
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	2201      	movs	r2, #1
 800ad40:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	2200      	movs	r2, #0
 800ad48:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	2200      	movs	r2, #0
 800ad50:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800ad54:	6878      	ldr	r0, [r7, #4]
 800ad56:	f001 f8c0 	bl	800beda <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	791b      	ldrb	r3, [r3, #4]
 800ad5e:	4619      	mov	r1, r3
 800ad60:	6878      	ldr	r0, [r7, #4]
 800ad62:	f000 ff0d 	bl	800bb80 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	795b      	ldrb	r3, [r3, #5]
 800ad6a:	4619      	mov	r1, r3
 800ad6c:	6878      	ldr	r0, [r7, #4]
 800ad6e:	f000 ff07 	bl	800bb80 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800ad72:	2300      	movs	r3, #0
}
 800ad74:	4618      	mov	r0, r3
 800ad76:	3708      	adds	r7, #8
 800ad78:	46bd      	mov	sp, r7
 800ad7a:	bd80      	pop	{r7, pc}

0800ad7c <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	b086      	sub	sp, #24
 800ad80:	af02      	add	r7, sp, #8
 800ad82:	6078      	str	r0, [r7, #4]
 800ad84:	460b      	mov	r3, r1
 800ad86:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800ad88:	887b      	ldrh	r3, [r7, #2]
 800ad8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ad8e:	d901      	bls.n	800ad94 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800ad90:	2303      	movs	r3, #3
 800ad92:	e01b      	b.n	800adcc <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800ad9a:	887b      	ldrh	r3, [r7, #2]
 800ad9c:	9300      	str	r3, [sp, #0]
 800ad9e:	4613      	mov	r3, r2
 800ada0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ada4:	2100      	movs	r1, #0
 800ada6:	6878      	ldr	r0, [r7, #4]
 800ada8:	f000 f872 	bl	800ae90 <USBH_GetDescriptor>
 800adac:	4603      	mov	r3, r0
 800adae:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800adb0:	7bfb      	ldrb	r3, [r7, #15]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d109      	bne.n	800adca <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800adbc:	887a      	ldrh	r2, [r7, #2]
 800adbe:	4619      	mov	r1, r3
 800adc0:	6878      	ldr	r0, [r7, #4]
 800adc2:	f000 f929 	bl	800b018 <USBH_ParseDevDesc>
 800adc6:	4603      	mov	r3, r0
 800adc8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800adca:	7bfb      	ldrb	r3, [r7, #15]
}
 800adcc:	4618      	mov	r0, r3
 800adce:	3710      	adds	r7, #16
 800add0:	46bd      	mov	sp, r7
 800add2:	bd80      	pop	{r7, pc}

0800add4 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800add4:	b580      	push	{r7, lr}
 800add6:	b086      	sub	sp, #24
 800add8:	af02      	add	r7, sp, #8
 800adda:	6078      	str	r0, [r7, #4]
 800addc:	460b      	mov	r3, r1
 800adde:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	331c      	adds	r3, #28
 800ade4:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800ade6:	887b      	ldrh	r3, [r7, #2]
 800ade8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800adec:	d901      	bls.n	800adf2 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800adee:	2303      	movs	r3, #3
 800adf0:	e016      	b.n	800ae20 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800adf2:	887b      	ldrh	r3, [r7, #2]
 800adf4:	9300      	str	r3, [sp, #0]
 800adf6:	68bb      	ldr	r3, [r7, #8]
 800adf8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800adfc:	2100      	movs	r1, #0
 800adfe:	6878      	ldr	r0, [r7, #4]
 800ae00:	f000 f846 	bl	800ae90 <USBH_GetDescriptor>
 800ae04:	4603      	mov	r3, r0
 800ae06:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800ae08:	7bfb      	ldrb	r3, [r7, #15]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d107      	bne.n	800ae1e <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800ae0e:	887b      	ldrh	r3, [r7, #2]
 800ae10:	461a      	mov	r2, r3
 800ae12:	68b9      	ldr	r1, [r7, #8]
 800ae14:	6878      	ldr	r0, [r7, #4]
 800ae16:	f000 f9af 	bl	800b178 <USBH_ParseCfgDesc>
 800ae1a:	4603      	mov	r3, r0
 800ae1c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ae1e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae20:	4618      	mov	r0, r3
 800ae22:	3710      	adds	r7, #16
 800ae24:	46bd      	mov	sp, r7
 800ae26:	bd80      	pop	{r7, pc}

0800ae28 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b088      	sub	sp, #32
 800ae2c:	af02      	add	r7, sp, #8
 800ae2e:	60f8      	str	r0, [r7, #12]
 800ae30:	607a      	str	r2, [r7, #4]
 800ae32:	461a      	mov	r2, r3
 800ae34:	460b      	mov	r3, r1
 800ae36:	72fb      	strb	r3, [r7, #11]
 800ae38:	4613      	mov	r3, r2
 800ae3a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800ae3c:	893b      	ldrh	r3, [r7, #8]
 800ae3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ae42:	d802      	bhi.n	800ae4a <USBH_Get_StringDesc+0x22>
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d101      	bne.n	800ae4e <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800ae4a:	2303      	movs	r3, #3
 800ae4c:	e01c      	b.n	800ae88 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800ae4e:	7afb      	ldrb	r3, [r7, #11]
 800ae50:	b29b      	uxth	r3, r3
 800ae52:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800ae56:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800ae5e:	893b      	ldrh	r3, [r7, #8]
 800ae60:	9300      	str	r3, [sp, #0]
 800ae62:	460b      	mov	r3, r1
 800ae64:	2100      	movs	r1, #0
 800ae66:	68f8      	ldr	r0, [r7, #12]
 800ae68:	f000 f812 	bl	800ae90 <USBH_GetDescriptor>
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800ae70:	7dfb      	ldrb	r3, [r7, #23]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d107      	bne.n	800ae86 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800ae7c:	893a      	ldrh	r2, [r7, #8]
 800ae7e:	6879      	ldr	r1, [r7, #4]
 800ae80:	4618      	mov	r0, r3
 800ae82:	f000 fb8c 	bl	800b59e <USBH_ParseStringDesc>
  }

  return status;
 800ae86:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae88:	4618      	mov	r0, r3
 800ae8a:	3718      	adds	r7, #24
 800ae8c:	46bd      	mov	sp, r7
 800ae8e:	bd80      	pop	{r7, pc}

0800ae90 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800ae90:	b580      	push	{r7, lr}
 800ae92:	b084      	sub	sp, #16
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	60f8      	str	r0, [r7, #12]
 800ae98:	607b      	str	r3, [r7, #4]
 800ae9a:	460b      	mov	r3, r1
 800ae9c:	72fb      	strb	r3, [r7, #11]
 800ae9e:	4613      	mov	r3, r2
 800aea0:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	789b      	ldrb	r3, [r3, #2]
 800aea6:	2b01      	cmp	r3, #1
 800aea8:	d11c      	bne.n	800aee4 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800aeaa:	7afb      	ldrb	r3, [r7, #11]
 800aeac:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800aeb0:	b2da      	uxtb	r2, r3
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	2206      	movs	r2, #6
 800aeba:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	893a      	ldrh	r2, [r7, #8]
 800aec0:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800aec2:	893b      	ldrh	r3, [r7, #8]
 800aec4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800aec8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800aecc:	d104      	bne.n	800aed8 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	f240 4209 	movw	r2, #1033	@ 0x409
 800aed4:	829a      	strh	r2, [r3, #20]
 800aed6:	e002      	b.n	800aede <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	2200      	movs	r2, #0
 800aedc:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	8b3a      	ldrh	r2, [r7, #24]
 800aee2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800aee4:	8b3b      	ldrh	r3, [r7, #24]
 800aee6:	461a      	mov	r2, r3
 800aee8:	6879      	ldr	r1, [r7, #4]
 800aeea:	68f8      	ldr	r0, [r7, #12]
 800aeec:	f000 fba4 	bl	800b638 <USBH_CtlReq>
 800aef0:	4603      	mov	r3, r0
}
 800aef2:	4618      	mov	r0, r3
 800aef4:	3710      	adds	r7, #16
 800aef6:	46bd      	mov	sp, r7
 800aef8:	bd80      	pop	{r7, pc}

0800aefa <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800aefa:	b580      	push	{r7, lr}
 800aefc:	b082      	sub	sp, #8
 800aefe:	af00      	add	r7, sp, #0
 800af00:	6078      	str	r0, [r7, #4]
 800af02:	460b      	mov	r3, r1
 800af04:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	789b      	ldrb	r3, [r3, #2]
 800af0a:	2b01      	cmp	r3, #1
 800af0c:	d10f      	bne.n	800af2e <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	2200      	movs	r2, #0
 800af12:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	2205      	movs	r2, #5
 800af18:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800af1a:	78fb      	ldrb	r3, [r7, #3]
 800af1c:	b29a      	uxth	r2, r3
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	2200      	movs	r2, #0
 800af26:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	2200      	movs	r2, #0
 800af2c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800af2e:	2200      	movs	r2, #0
 800af30:	2100      	movs	r1, #0
 800af32:	6878      	ldr	r0, [r7, #4]
 800af34:	f000 fb80 	bl	800b638 <USBH_CtlReq>
 800af38:	4603      	mov	r3, r0
}
 800af3a:	4618      	mov	r0, r3
 800af3c:	3708      	adds	r7, #8
 800af3e:	46bd      	mov	sp, r7
 800af40:	bd80      	pop	{r7, pc}

0800af42 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800af42:	b580      	push	{r7, lr}
 800af44:	b082      	sub	sp, #8
 800af46:	af00      	add	r7, sp, #0
 800af48:	6078      	str	r0, [r7, #4]
 800af4a:	460b      	mov	r3, r1
 800af4c:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	789b      	ldrb	r3, [r3, #2]
 800af52:	2b01      	cmp	r3, #1
 800af54:	d10e      	bne.n	800af74 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	2200      	movs	r2, #0
 800af5a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	2209      	movs	r2, #9
 800af60:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	887a      	ldrh	r2, [r7, #2]
 800af66:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	2200      	movs	r2, #0
 800af6c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	2200      	movs	r2, #0
 800af72:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800af74:	2200      	movs	r2, #0
 800af76:	2100      	movs	r1, #0
 800af78:	6878      	ldr	r0, [r7, #4]
 800af7a:	f000 fb5d 	bl	800b638 <USBH_CtlReq>
 800af7e:	4603      	mov	r3, r0
}
 800af80:	4618      	mov	r0, r3
 800af82:	3708      	adds	r7, #8
 800af84:	46bd      	mov	sp, r7
 800af86:	bd80      	pop	{r7, pc}

0800af88 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800af88:	b580      	push	{r7, lr}
 800af8a:	b082      	sub	sp, #8
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	6078      	str	r0, [r7, #4]
 800af90:	460b      	mov	r3, r1
 800af92:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	789b      	ldrb	r3, [r3, #2]
 800af98:	2b01      	cmp	r3, #1
 800af9a:	d10f      	bne.n	800afbc <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	2200      	movs	r2, #0
 800afa0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	2203      	movs	r2, #3
 800afa6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800afa8:	78fb      	ldrb	r3, [r7, #3]
 800afaa:	b29a      	uxth	r2, r3
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	2200      	movs	r2, #0
 800afb4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	2200      	movs	r2, #0
 800afba:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800afbc:	2200      	movs	r2, #0
 800afbe:	2100      	movs	r1, #0
 800afc0:	6878      	ldr	r0, [r7, #4]
 800afc2:	f000 fb39 	bl	800b638 <USBH_CtlReq>
 800afc6:	4603      	mov	r3, r0
}
 800afc8:	4618      	mov	r0, r3
 800afca:	3708      	adds	r7, #8
 800afcc:	46bd      	mov	sp, r7
 800afce:	bd80      	pop	{r7, pc}

0800afd0 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800afd0:	b580      	push	{r7, lr}
 800afd2:	b082      	sub	sp, #8
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	6078      	str	r0, [r7, #4]
 800afd8:	460b      	mov	r3, r1
 800afda:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	789b      	ldrb	r3, [r3, #2]
 800afe0:	2b01      	cmp	r3, #1
 800afe2:	d10f      	bne.n	800b004 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	2202      	movs	r2, #2
 800afe8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	2201      	movs	r2, #1
 800afee:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	2200      	movs	r2, #0
 800aff4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800aff6:	78fb      	ldrb	r3, [r7, #3]
 800aff8:	b29a      	uxth	r2, r3
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	2200      	movs	r2, #0
 800b002:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800b004:	2200      	movs	r2, #0
 800b006:	2100      	movs	r1, #0
 800b008:	6878      	ldr	r0, [r7, #4]
 800b00a:	f000 fb15 	bl	800b638 <USBH_CtlReq>
 800b00e:	4603      	mov	r3, r0
}
 800b010:	4618      	mov	r0, r3
 800b012:	3708      	adds	r7, #8
 800b014:	46bd      	mov	sp, r7
 800b016:	bd80      	pop	{r7, pc}

0800b018 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800b018:	b480      	push	{r7}
 800b01a:	b087      	sub	sp, #28
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	60f8      	str	r0, [r7, #12]
 800b020:	60b9      	str	r1, [r7, #8]
 800b022:	4613      	mov	r3, r2
 800b024:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800b02c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800b02e:	2300      	movs	r3, #0
 800b030:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800b032:	68bb      	ldr	r3, [r7, #8]
 800b034:	2b00      	cmp	r3, #0
 800b036:	d101      	bne.n	800b03c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800b038:	2302      	movs	r3, #2
 800b03a:	e094      	b.n	800b166 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800b03c:	68bb      	ldr	r3, [r7, #8]
 800b03e:	781a      	ldrb	r2, [r3, #0]
 800b040:	693b      	ldr	r3, [r7, #16]
 800b042:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800b044:	68bb      	ldr	r3, [r7, #8]
 800b046:	785a      	ldrb	r2, [r3, #1]
 800b048:	693b      	ldr	r3, [r7, #16]
 800b04a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800b04c:	68bb      	ldr	r3, [r7, #8]
 800b04e:	3302      	adds	r3, #2
 800b050:	781b      	ldrb	r3, [r3, #0]
 800b052:	461a      	mov	r2, r3
 800b054:	68bb      	ldr	r3, [r7, #8]
 800b056:	3303      	adds	r3, #3
 800b058:	781b      	ldrb	r3, [r3, #0]
 800b05a:	021b      	lsls	r3, r3, #8
 800b05c:	b29b      	uxth	r3, r3
 800b05e:	4313      	orrs	r3, r2
 800b060:	b29a      	uxth	r2, r3
 800b062:	693b      	ldr	r3, [r7, #16]
 800b064:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800b066:	68bb      	ldr	r3, [r7, #8]
 800b068:	791a      	ldrb	r2, [r3, #4]
 800b06a:	693b      	ldr	r3, [r7, #16]
 800b06c:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800b06e:	68bb      	ldr	r3, [r7, #8]
 800b070:	795a      	ldrb	r2, [r3, #5]
 800b072:	693b      	ldr	r3, [r7, #16]
 800b074:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800b076:	68bb      	ldr	r3, [r7, #8]
 800b078:	799a      	ldrb	r2, [r3, #6]
 800b07a:	693b      	ldr	r3, [r7, #16]
 800b07c:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800b07e:	68bb      	ldr	r3, [r7, #8]
 800b080:	79da      	ldrb	r2, [r3, #7]
 800b082:	693b      	ldr	r3, [r7, #16]
 800b084:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d004      	beq.n	800b09a <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800b096:	2b01      	cmp	r3, #1
 800b098:	d11b      	bne.n	800b0d2 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800b09a:	693b      	ldr	r3, [r7, #16]
 800b09c:	79db      	ldrb	r3, [r3, #7]
 800b09e:	2b20      	cmp	r3, #32
 800b0a0:	dc0f      	bgt.n	800b0c2 <USBH_ParseDevDesc+0xaa>
 800b0a2:	2b08      	cmp	r3, #8
 800b0a4:	db0f      	blt.n	800b0c6 <USBH_ParseDevDesc+0xae>
 800b0a6:	3b08      	subs	r3, #8
 800b0a8:	4a32      	ldr	r2, [pc, #200]	@ (800b174 <USBH_ParseDevDesc+0x15c>)
 800b0aa:	fa22 f303 	lsr.w	r3, r2, r3
 800b0ae:	f003 0301 	and.w	r3, r3, #1
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	bf14      	ite	ne
 800b0b6:	2301      	movne	r3, #1
 800b0b8:	2300      	moveq	r3, #0
 800b0ba:	b2db      	uxtb	r3, r3
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d106      	bne.n	800b0ce <USBH_ParseDevDesc+0xb6>
 800b0c0:	e001      	b.n	800b0c6 <USBH_ParseDevDesc+0xae>
 800b0c2:	2b40      	cmp	r3, #64	@ 0x40
 800b0c4:	d003      	beq.n	800b0ce <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800b0c6:	693b      	ldr	r3, [r7, #16]
 800b0c8:	2208      	movs	r2, #8
 800b0ca:	71da      	strb	r2, [r3, #7]
        break;
 800b0cc:	e000      	b.n	800b0d0 <USBH_ParseDevDesc+0xb8>
        break;
 800b0ce:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800b0d0:	e00e      	b.n	800b0f0 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b0d8:	2b02      	cmp	r3, #2
 800b0da:	d107      	bne.n	800b0ec <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800b0dc:	693b      	ldr	r3, [r7, #16]
 800b0de:	79db      	ldrb	r3, [r3, #7]
 800b0e0:	2b08      	cmp	r3, #8
 800b0e2:	d005      	beq.n	800b0f0 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800b0e4:	693b      	ldr	r3, [r7, #16]
 800b0e6:	2208      	movs	r2, #8
 800b0e8:	71da      	strb	r2, [r3, #7]
 800b0ea:	e001      	b.n	800b0f0 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800b0ec:	2303      	movs	r3, #3
 800b0ee:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800b0f0:	88fb      	ldrh	r3, [r7, #6]
 800b0f2:	2b08      	cmp	r3, #8
 800b0f4:	d936      	bls.n	800b164 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800b0f6:	68bb      	ldr	r3, [r7, #8]
 800b0f8:	3308      	adds	r3, #8
 800b0fa:	781b      	ldrb	r3, [r3, #0]
 800b0fc:	461a      	mov	r2, r3
 800b0fe:	68bb      	ldr	r3, [r7, #8]
 800b100:	3309      	adds	r3, #9
 800b102:	781b      	ldrb	r3, [r3, #0]
 800b104:	021b      	lsls	r3, r3, #8
 800b106:	b29b      	uxth	r3, r3
 800b108:	4313      	orrs	r3, r2
 800b10a:	b29a      	uxth	r2, r3
 800b10c:	693b      	ldr	r3, [r7, #16]
 800b10e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800b110:	68bb      	ldr	r3, [r7, #8]
 800b112:	330a      	adds	r3, #10
 800b114:	781b      	ldrb	r3, [r3, #0]
 800b116:	461a      	mov	r2, r3
 800b118:	68bb      	ldr	r3, [r7, #8]
 800b11a:	330b      	adds	r3, #11
 800b11c:	781b      	ldrb	r3, [r3, #0]
 800b11e:	021b      	lsls	r3, r3, #8
 800b120:	b29b      	uxth	r3, r3
 800b122:	4313      	orrs	r3, r2
 800b124:	b29a      	uxth	r2, r3
 800b126:	693b      	ldr	r3, [r7, #16]
 800b128:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800b12a:	68bb      	ldr	r3, [r7, #8]
 800b12c:	330c      	adds	r3, #12
 800b12e:	781b      	ldrb	r3, [r3, #0]
 800b130:	461a      	mov	r2, r3
 800b132:	68bb      	ldr	r3, [r7, #8]
 800b134:	330d      	adds	r3, #13
 800b136:	781b      	ldrb	r3, [r3, #0]
 800b138:	021b      	lsls	r3, r3, #8
 800b13a:	b29b      	uxth	r3, r3
 800b13c:	4313      	orrs	r3, r2
 800b13e:	b29a      	uxth	r2, r3
 800b140:	693b      	ldr	r3, [r7, #16]
 800b142:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800b144:	68bb      	ldr	r3, [r7, #8]
 800b146:	7b9a      	ldrb	r2, [r3, #14]
 800b148:	693b      	ldr	r3, [r7, #16]
 800b14a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800b14c:	68bb      	ldr	r3, [r7, #8]
 800b14e:	7bda      	ldrb	r2, [r3, #15]
 800b150:	693b      	ldr	r3, [r7, #16]
 800b152:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800b154:	68bb      	ldr	r3, [r7, #8]
 800b156:	7c1a      	ldrb	r2, [r3, #16]
 800b158:	693b      	ldr	r3, [r7, #16]
 800b15a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800b15c:	68bb      	ldr	r3, [r7, #8]
 800b15e:	7c5a      	ldrb	r2, [r3, #17]
 800b160:	693b      	ldr	r3, [r7, #16]
 800b162:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800b164:	7dfb      	ldrb	r3, [r7, #23]
}
 800b166:	4618      	mov	r0, r3
 800b168:	371c      	adds	r7, #28
 800b16a:	46bd      	mov	sp, r7
 800b16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b170:	4770      	bx	lr
 800b172:	bf00      	nop
 800b174:	01000101 	.word	0x01000101

0800b178 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800b178:	b580      	push	{r7, lr}
 800b17a:	b08c      	sub	sp, #48	@ 0x30
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	60f8      	str	r0, [r7, #12]
 800b180:	60b9      	str	r1, [r7, #8]
 800b182:	4613      	mov	r3, r2
 800b184:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800b18c:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800b18e:	2300      	movs	r3, #0
 800b190:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800b194:	2300      	movs	r3, #0
 800b196:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800b19a:	2300      	movs	r3, #0
 800b19c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800b1a0:	68bb      	ldr	r3, [r7, #8]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d101      	bne.n	800b1aa <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800b1a6:	2302      	movs	r3, #2
 800b1a8:	e0de      	b.n	800b368 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800b1aa:	68bb      	ldr	r3, [r7, #8]
 800b1ac:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800b1ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1b0:	781b      	ldrb	r3, [r3, #0]
 800b1b2:	2b09      	cmp	r3, #9
 800b1b4:	d002      	beq.n	800b1bc <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800b1b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1b8:	2209      	movs	r2, #9
 800b1ba:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800b1bc:	68bb      	ldr	r3, [r7, #8]
 800b1be:	781a      	ldrb	r2, [r3, #0]
 800b1c0:	6a3b      	ldr	r3, [r7, #32]
 800b1c2:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800b1c4:	68bb      	ldr	r3, [r7, #8]
 800b1c6:	785a      	ldrb	r2, [r3, #1]
 800b1c8:	6a3b      	ldr	r3, [r7, #32]
 800b1ca:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800b1cc:	68bb      	ldr	r3, [r7, #8]
 800b1ce:	3302      	adds	r3, #2
 800b1d0:	781b      	ldrb	r3, [r3, #0]
 800b1d2:	461a      	mov	r2, r3
 800b1d4:	68bb      	ldr	r3, [r7, #8]
 800b1d6:	3303      	adds	r3, #3
 800b1d8:	781b      	ldrb	r3, [r3, #0]
 800b1da:	021b      	lsls	r3, r3, #8
 800b1dc:	b29b      	uxth	r3, r3
 800b1de:	4313      	orrs	r3, r2
 800b1e0:	b29b      	uxth	r3, r3
 800b1e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b1e6:	bf28      	it	cs
 800b1e8:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800b1ec:	b29a      	uxth	r2, r3
 800b1ee:	6a3b      	ldr	r3, [r7, #32]
 800b1f0:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800b1f2:	68bb      	ldr	r3, [r7, #8]
 800b1f4:	791a      	ldrb	r2, [r3, #4]
 800b1f6:	6a3b      	ldr	r3, [r7, #32]
 800b1f8:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800b1fa:	68bb      	ldr	r3, [r7, #8]
 800b1fc:	795a      	ldrb	r2, [r3, #5]
 800b1fe:	6a3b      	ldr	r3, [r7, #32]
 800b200:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800b202:	68bb      	ldr	r3, [r7, #8]
 800b204:	799a      	ldrb	r2, [r3, #6]
 800b206:	6a3b      	ldr	r3, [r7, #32]
 800b208:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800b20a:	68bb      	ldr	r3, [r7, #8]
 800b20c:	79da      	ldrb	r2, [r3, #7]
 800b20e:	6a3b      	ldr	r3, [r7, #32]
 800b210:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800b212:	68bb      	ldr	r3, [r7, #8]
 800b214:	7a1a      	ldrb	r2, [r3, #8]
 800b216:	6a3b      	ldr	r3, [r7, #32]
 800b218:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800b21a:	88fb      	ldrh	r3, [r7, #6]
 800b21c:	2b09      	cmp	r3, #9
 800b21e:	f240 80a1 	bls.w	800b364 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800b222:	2309      	movs	r3, #9
 800b224:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800b226:	2300      	movs	r3, #0
 800b228:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800b22a:	e085      	b.n	800b338 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800b22c:	f107 0316 	add.w	r3, r7, #22
 800b230:	4619      	mov	r1, r3
 800b232:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b234:	f000 f9e6 	bl	800b604 <USBH_GetNextDesc>
 800b238:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800b23a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b23c:	785b      	ldrb	r3, [r3, #1]
 800b23e:	2b04      	cmp	r3, #4
 800b240:	d17a      	bne.n	800b338 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800b242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b244:	781b      	ldrb	r3, [r3, #0]
 800b246:	2b09      	cmp	r3, #9
 800b248:	d002      	beq.n	800b250 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800b24a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b24c:	2209      	movs	r2, #9
 800b24e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800b250:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b254:	221a      	movs	r2, #26
 800b256:	fb02 f303 	mul.w	r3, r2, r3
 800b25a:	3308      	adds	r3, #8
 800b25c:	6a3a      	ldr	r2, [r7, #32]
 800b25e:	4413      	add	r3, r2
 800b260:	3302      	adds	r3, #2
 800b262:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800b264:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b266:	69f8      	ldr	r0, [r7, #28]
 800b268:	f000 f882 	bl	800b370 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800b26c:	2300      	movs	r3, #0
 800b26e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800b272:	2300      	movs	r3, #0
 800b274:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800b276:	e043      	b.n	800b300 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800b278:	f107 0316 	add.w	r3, r7, #22
 800b27c:	4619      	mov	r1, r3
 800b27e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b280:	f000 f9c0 	bl	800b604 <USBH_GetNextDesc>
 800b284:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b288:	785b      	ldrb	r3, [r3, #1]
 800b28a:	2b05      	cmp	r3, #5
 800b28c:	d138      	bne.n	800b300 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800b28e:	69fb      	ldr	r3, [r7, #28]
 800b290:	795b      	ldrb	r3, [r3, #5]
 800b292:	2b01      	cmp	r3, #1
 800b294:	d113      	bne.n	800b2be <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800b296:	69fb      	ldr	r3, [r7, #28]
 800b298:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800b29a:	2b02      	cmp	r3, #2
 800b29c:	d003      	beq.n	800b2a6 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800b29e:	69fb      	ldr	r3, [r7, #28]
 800b2a0:	799b      	ldrb	r3, [r3, #6]
 800b2a2:	2b03      	cmp	r3, #3
 800b2a4:	d10b      	bne.n	800b2be <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800b2a6:	69fb      	ldr	r3, [r7, #28]
 800b2a8:	79db      	ldrb	r3, [r3, #7]
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d10b      	bne.n	800b2c6 <USBH_ParseCfgDesc+0x14e>
 800b2ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2b0:	781b      	ldrb	r3, [r3, #0]
 800b2b2:	2b09      	cmp	r3, #9
 800b2b4:	d007      	beq.n	800b2c6 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800b2b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2b8:	2209      	movs	r2, #9
 800b2ba:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800b2bc:	e003      	b.n	800b2c6 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800b2be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2c0:	2207      	movs	r2, #7
 800b2c2:	701a      	strb	r2, [r3, #0]
 800b2c4:	e000      	b.n	800b2c8 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800b2c6:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800b2c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b2cc:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800b2d0:	3201      	adds	r2, #1
 800b2d2:	00d2      	lsls	r2, r2, #3
 800b2d4:	211a      	movs	r1, #26
 800b2d6:	fb01 f303 	mul.w	r3, r1, r3
 800b2da:	4413      	add	r3, r2
 800b2dc:	3308      	adds	r3, #8
 800b2de:	6a3a      	ldr	r2, [r7, #32]
 800b2e0:	4413      	add	r3, r2
 800b2e2:	3304      	adds	r3, #4
 800b2e4:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800b2e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b2e8:	69b9      	ldr	r1, [r7, #24]
 800b2ea:	68f8      	ldr	r0, [r7, #12]
 800b2ec:	f000 f86f 	bl	800b3ce <USBH_ParseEPDesc>
 800b2f0:	4603      	mov	r3, r0
 800b2f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800b2f6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b2fa:	3301      	adds	r3, #1
 800b2fc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800b300:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b304:	2b01      	cmp	r3, #1
 800b306:	d80a      	bhi.n	800b31e <USBH_ParseCfgDesc+0x1a6>
 800b308:	69fb      	ldr	r3, [r7, #28]
 800b30a:	791b      	ldrb	r3, [r3, #4]
 800b30c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800b310:	429a      	cmp	r2, r3
 800b312:	d204      	bcs.n	800b31e <USBH_ParseCfgDesc+0x1a6>
 800b314:	6a3b      	ldr	r3, [r7, #32]
 800b316:	885a      	ldrh	r2, [r3, #2]
 800b318:	8afb      	ldrh	r3, [r7, #22]
 800b31a:	429a      	cmp	r2, r3
 800b31c:	d8ac      	bhi.n	800b278 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800b31e:	69fb      	ldr	r3, [r7, #28]
 800b320:	791b      	ldrb	r3, [r3, #4]
 800b322:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800b326:	429a      	cmp	r2, r3
 800b328:	d201      	bcs.n	800b32e <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800b32a:	2303      	movs	r3, #3
 800b32c:	e01c      	b.n	800b368 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800b32e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b332:	3301      	adds	r3, #1
 800b334:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800b338:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b33c:	2b01      	cmp	r3, #1
 800b33e:	d805      	bhi.n	800b34c <USBH_ParseCfgDesc+0x1d4>
 800b340:	6a3b      	ldr	r3, [r7, #32]
 800b342:	885a      	ldrh	r2, [r3, #2]
 800b344:	8afb      	ldrh	r3, [r7, #22]
 800b346:	429a      	cmp	r2, r3
 800b348:	f63f af70 	bhi.w	800b22c <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800b34c:	6a3b      	ldr	r3, [r7, #32]
 800b34e:	791b      	ldrb	r3, [r3, #4]
 800b350:	2b02      	cmp	r3, #2
 800b352:	bf28      	it	cs
 800b354:	2302      	movcs	r3, #2
 800b356:	b2db      	uxtb	r3, r3
 800b358:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800b35c:	429a      	cmp	r2, r3
 800b35e:	d201      	bcs.n	800b364 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800b360:	2303      	movs	r3, #3
 800b362:	e001      	b.n	800b368 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800b364:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800b368:	4618      	mov	r0, r3
 800b36a:	3730      	adds	r7, #48	@ 0x30
 800b36c:	46bd      	mov	sp, r7
 800b36e:	bd80      	pop	{r7, pc}

0800b370 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800b370:	b480      	push	{r7}
 800b372:	b083      	sub	sp, #12
 800b374:	af00      	add	r7, sp, #0
 800b376:	6078      	str	r0, [r7, #4]
 800b378:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800b37a:	683b      	ldr	r3, [r7, #0]
 800b37c:	781a      	ldrb	r2, [r3, #0]
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800b382:	683b      	ldr	r3, [r7, #0]
 800b384:	785a      	ldrb	r2, [r3, #1]
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800b38a:	683b      	ldr	r3, [r7, #0]
 800b38c:	789a      	ldrb	r2, [r3, #2]
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800b392:	683b      	ldr	r3, [r7, #0]
 800b394:	78da      	ldrb	r2, [r3, #3]
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800b39a:	683b      	ldr	r3, [r7, #0]
 800b39c:	791a      	ldrb	r2, [r3, #4]
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800b3a2:	683b      	ldr	r3, [r7, #0]
 800b3a4:	795a      	ldrb	r2, [r3, #5]
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800b3aa:	683b      	ldr	r3, [r7, #0]
 800b3ac:	799a      	ldrb	r2, [r3, #6]
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	79da      	ldrb	r2, [r3, #7]
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800b3ba:	683b      	ldr	r3, [r7, #0]
 800b3bc:	7a1a      	ldrb	r2, [r3, #8]
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	721a      	strb	r2, [r3, #8]
}
 800b3c2:	bf00      	nop
 800b3c4:	370c      	adds	r7, #12
 800b3c6:	46bd      	mov	sp, r7
 800b3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3cc:	4770      	bx	lr

0800b3ce <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800b3ce:	b480      	push	{r7}
 800b3d0:	b087      	sub	sp, #28
 800b3d2:	af00      	add	r7, sp, #0
 800b3d4:	60f8      	str	r0, [r7, #12]
 800b3d6:	60b9      	str	r1, [r7, #8]
 800b3d8:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800b3da:	2300      	movs	r3, #0
 800b3dc:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	781a      	ldrb	r2, [r3, #0]
 800b3e2:	68bb      	ldr	r3, [r7, #8]
 800b3e4:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	785a      	ldrb	r2, [r3, #1]
 800b3ea:	68bb      	ldr	r3, [r7, #8]
 800b3ec:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	789a      	ldrb	r2, [r3, #2]
 800b3f2:	68bb      	ldr	r3, [r7, #8]
 800b3f4:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	78da      	ldrb	r2, [r3, #3]
 800b3fa:	68bb      	ldr	r3, [r7, #8]
 800b3fc:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	3304      	adds	r3, #4
 800b402:	781b      	ldrb	r3, [r3, #0]
 800b404:	461a      	mov	r2, r3
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	3305      	adds	r3, #5
 800b40a:	781b      	ldrb	r3, [r3, #0]
 800b40c:	021b      	lsls	r3, r3, #8
 800b40e:	b29b      	uxth	r3, r3
 800b410:	4313      	orrs	r3, r2
 800b412:	b29a      	uxth	r2, r3
 800b414:	68bb      	ldr	r3, [r7, #8]
 800b416:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	799a      	ldrb	r2, [r3, #6]
 800b41c:	68bb      	ldr	r3, [r7, #8]
 800b41e:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800b420:	68bb      	ldr	r3, [r7, #8]
 800b422:	889b      	ldrh	r3, [r3, #4]
 800b424:	2b00      	cmp	r3, #0
 800b426:	d009      	beq.n	800b43c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800b428:	68bb      	ldr	r3, [r7, #8]
 800b42a:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800b42c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b430:	d804      	bhi.n	800b43c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800b432:	68bb      	ldr	r3, [r7, #8]
 800b434:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800b436:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b43a:	d901      	bls.n	800b440 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800b43c:	2303      	movs	r3, #3
 800b43e:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b446:	2b00      	cmp	r3, #0
 800b448:	d136      	bne.n	800b4b8 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800b44a:	68bb      	ldr	r3, [r7, #8]
 800b44c:	78db      	ldrb	r3, [r3, #3]
 800b44e:	f003 0303 	and.w	r3, r3, #3
 800b452:	2b02      	cmp	r3, #2
 800b454:	d108      	bne.n	800b468 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800b456:	68bb      	ldr	r3, [r7, #8]
 800b458:	889b      	ldrh	r3, [r3, #4]
 800b45a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b45e:	f240 8097 	bls.w	800b590 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b462:	2303      	movs	r3, #3
 800b464:	75fb      	strb	r3, [r7, #23]
 800b466:	e093      	b.n	800b590 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800b468:	68bb      	ldr	r3, [r7, #8]
 800b46a:	78db      	ldrb	r3, [r3, #3]
 800b46c:	f003 0303 	and.w	r3, r3, #3
 800b470:	2b00      	cmp	r3, #0
 800b472:	d107      	bne.n	800b484 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800b474:	68bb      	ldr	r3, [r7, #8]
 800b476:	889b      	ldrh	r3, [r3, #4]
 800b478:	2b40      	cmp	r3, #64	@ 0x40
 800b47a:	f240 8089 	bls.w	800b590 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b47e:	2303      	movs	r3, #3
 800b480:	75fb      	strb	r3, [r7, #23]
 800b482:	e085      	b.n	800b590 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800b484:	68bb      	ldr	r3, [r7, #8]
 800b486:	78db      	ldrb	r3, [r3, #3]
 800b488:	f003 0303 	and.w	r3, r3, #3
 800b48c:	2b01      	cmp	r3, #1
 800b48e:	d005      	beq.n	800b49c <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800b490:	68bb      	ldr	r3, [r7, #8]
 800b492:	78db      	ldrb	r3, [r3, #3]
 800b494:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800b498:	2b03      	cmp	r3, #3
 800b49a:	d10a      	bne.n	800b4b2 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800b49c:	68bb      	ldr	r3, [r7, #8]
 800b49e:	799b      	ldrb	r3, [r3, #6]
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d003      	beq.n	800b4ac <USBH_ParseEPDesc+0xde>
 800b4a4:	68bb      	ldr	r3, [r7, #8]
 800b4a6:	799b      	ldrb	r3, [r3, #6]
 800b4a8:	2b10      	cmp	r3, #16
 800b4aa:	d970      	bls.n	800b58e <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800b4ac:	2303      	movs	r3, #3
 800b4ae:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800b4b0:	e06d      	b.n	800b58e <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800b4b2:	2303      	movs	r3, #3
 800b4b4:	75fb      	strb	r3, [r7, #23]
 800b4b6:	e06b      	b.n	800b590 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b4be:	2b01      	cmp	r3, #1
 800b4c0:	d13c      	bne.n	800b53c <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800b4c2:	68bb      	ldr	r3, [r7, #8]
 800b4c4:	78db      	ldrb	r3, [r3, #3]
 800b4c6:	f003 0303 	and.w	r3, r3, #3
 800b4ca:	2b02      	cmp	r3, #2
 800b4cc:	d005      	beq.n	800b4da <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800b4ce:	68bb      	ldr	r3, [r7, #8]
 800b4d0:	78db      	ldrb	r3, [r3, #3]
 800b4d2:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d106      	bne.n	800b4e8 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800b4da:	68bb      	ldr	r3, [r7, #8]
 800b4dc:	889b      	ldrh	r3, [r3, #4]
 800b4de:	2b40      	cmp	r3, #64	@ 0x40
 800b4e0:	d956      	bls.n	800b590 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b4e2:	2303      	movs	r3, #3
 800b4e4:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800b4e6:	e053      	b.n	800b590 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800b4e8:	68bb      	ldr	r3, [r7, #8]
 800b4ea:	78db      	ldrb	r3, [r3, #3]
 800b4ec:	f003 0303 	and.w	r3, r3, #3
 800b4f0:	2b01      	cmp	r3, #1
 800b4f2:	d10e      	bne.n	800b512 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800b4f4:	68bb      	ldr	r3, [r7, #8]
 800b4f6:	799b      	ldrb	r3, [r3, #6]
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d007      	beq.n	800b50c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800b4fc:	68bb      	ldr	r3, [r7, #8]
 800b4fe:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800b500:	2b10      	cmp	r3, #16
 800b502:	d803      	bhi.n	800b50c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800b504:	68bb      	ldr	r3, [r7, #8]
 800b506:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800b508:	2b40      	cmp	r3, #64	@ 0x40
 800b50a:	d941      	bls.n	800b590 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b50c:	2303      	movs	r3, #3
 800b50e:	75fb      	strb	r3, [r7, #23]
 800b510:	e03e      	b.n	800b590 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800b512:	68bb      	ldr	r3, [r7, #8]
 800b514:	78db      	ldrb	r3, [r3, #3]
 800b516:	f003 0303 	and.w	r3, r3, #3
 800b51a:	2b03      	cmp	r3, #3
 800b51c:	d10b      	bne.n	800b536 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800b51e:	68bb      	ldr	r3, [r7, #8]
 800b520:	799b      	ldrb	r3, [r3, #6]
 800b522:	2b00      	cmp	r3, #0
 800b524:	d004      	beq.n	800b530 <USBH_ParseEPDesc+0x162>
 800b526:	68bb      	ldr	r3, [r7, #8]
 800b528:	889b      	ldrh	r3, [r3, #4]
 800b52a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b52e:	d32f      	bcc.n	800b590 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b530:	2303      	movs	r3, #3
 800b532:	75fb      	strb	r3, [r7, #23]
 800b534:	e02c      	b.n	800b590 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800b536:	2303      	movs	r3, #3
 800b538:	75fb      	strb	r3, [r7, #23]
 800b53a:	e029      	b.n	800b590 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b542:	2b02      	cmp	r3, #2
 800b544:	d120      	bne.n	800b588 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800b546:	68bb      	ldr	r3, [r7, #8]
 800b548:	78db      	ldrb	r3, [r3, #3]
 800b54a:	f003 0303 	and.w	r3, r3, #3
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d106      	bne.n	800b560 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800b552:	68bb      	ldr	r3, [r7, #8]
 800b554:	889b      	ldrh	r3, [r3, #4]
 800b556:	2b08      	cmp	r3, #8
 800b558:	d01a      	beq.n	800b590 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b55a:	2303      	movs	r3, #3
 800b55c:	75fb      	strb	r3, [r7, #23]
 800b55e:	e017      	b.n	800b590 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800b560:	68bb      	ldr	r3, [r7, #8]
 800b562:	78db      	ldrb	r3, [r3, #3]
 800b564:	f003 0303 	and.w	r3, r3, #3
 800b568:	2b03      	cmp	r3, #3
 800b56a:	d10a      	bne.n	800b582 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800b56c:	68bb      	ldr	r3, [r7, #8]
 800b56e:	799b      	ldrb	r3, [r3, #6]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d003      	beq.n	800b57c <USBH_ParseEPDesc+0x1ae>
 800b574:	68bb      	ldr	r3, [r7, #8]
 800b576:	889b      	ldrh	r3, [r3, #4]
 800b578:	2b08      	cmp	r3, #8
 800b57a:	d909      	bls.n	800b590 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b57c:	2303      	movs	r3, #3
 800b57e:	75fb      	strb	r3, [r7, #23]
 800b580:	e006      	b.n	800b590 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800b582:	2303      	movs	r3, #3
 800b584:	75fb      	strb	r3, [r7, #23]
 800b586:	e003      	b.n	800b590 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800b588:	2303      	movs	r3, #3
 800b58a:	75fb      	strb	r3, [r7, #23]
 800b58c:	e000      	b.n	800b590 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800b58e:	bf00      	nop
  }

  return status;
 800b590:	7dfb      	ldrb	r3, [r7, #23]
}
 800b592:	4618      	mov	r0, r3
 800b594:	371c      	adds	r7, #28
 800b596:	46bd      	mov	sp, r7
 800b598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b59c:	4770      	bx	lr

0800b59e <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800b59e:	b480      	push	{r7}
 800b5a0:	b087      	sub	sp, #28
 800b5a2:	af00      	add	r7, sp, #0
 800b5a4:	60f8      	str	r0, [r7, #12]
 800b5a6:	60b9      	str	r1, [r7, #8]
 800b5a8:	4613      	mov	r3, r2
 800b5aa:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	3301      	adds	r3, #1
 800b5b0:	781b      	ldrb	r3, [r3, #0]
 800b5b2:	2b03      	cmp	r3, #3
 800b5b4:	d120      	bne.n	800b5f8 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	781b      	ldrb	r3, [r3, #0]
 800b5ba:	1e9a      	subs	r2, r3, #2
 800b5bc:	88fb      	ldrh	r3, [r7, #6]
 800b5be:	4293      	cmp	r3, r2
 800b5c0:	bf28      	it	cs
 800b5c2:	4613      	movcs	r3, r2
 800b5c4:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	3302      	adds	r3, #2
 800b5ca:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	82fb      	strh	r3, [r7, #22]
 800b5d0:	e00b      	b.n	800b5ea <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800b5d2:	8afb      	ldrh	r3, [r7, #22]
 800b5d4:	68fa      	ldr	r2, [r7, #12]
 800b5d6:	4413      	add	r3, r2
 800b5d8:	781a      	ldrb	r2, [r3, #0]
 800b5da:	68bb      	ldr	r3, [r7, #8]
 800b5dc:	701a      	strb	r2, [r3, #0]
      pdest++;
 800b5de:	68bb      	ldr	r3, [r7, #8]
 800b5e0:	3301      	adds	r3, #1
 800b5e2:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800b5e4:	8afb      	ldrh	r3, [r7, #22]
 800b5e6:	3302      	adds	r3, #2
 800b5e8:	82fb      	strh	r3, [r7, #22]
 800b5ea:	8afa      	ldrh	r2, [r7, #22]
 800b5ec:	8abb      	ldrh	r3, [r7, #20]
 800b5ee:	429a      	cmp	r2, r3
 800b5f0:	d3ef      	bcc.n	800b5d2 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800b5f2:	68bb      	ldr	r3, [r7, #8]
 800b5f4:	2200      	movs	r2, #0
 800b5f6:	701a      	strb	r2, [r3, #0]
  }
}
 800b5f8:	bf00      	nop
 800b5fa:	371c      	adds	r7, #28
 800b5fc:	46bd      	mov	sp, r7
 800b5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b602:	4770      	bx	lr

0800b604 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b604:	b480      	push	{r7}
 800b606:	b085      	sub	sp, #20
 800b608:	af00      	add	r7, sp, #0
 800b60a:	6078      	str	r0, [r7, #4]
 800b60c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800b60e:	683b      	ldr	r3, [r7, #0]
 800b610:	881b      	ldrh	r3, [r3, #0]
 800b612:	687a      	ldr	r2, [r7, #4]
 800b614:	7812      	ldrb	r2, [r2, #0]
 800b616:	4413      	add	r3, r2
 800b618:	b29a      	uxth	r2, r3
 800b61a:	683b      	ldr	r3, [r7, #0]
 800b61c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	781b      	ldrb	r3, [r3, #0]
 800b622:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	4413      	add	r3, r2
 800b628:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b62a:	68fb      	ldr	r3, [r7, #12]
}
 800b62c:	4618      	mov	r0, r3
 800b62e:	3714      	adds	r7, #20
 800b630:	46bd      	mov	sp, r7
 800b632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b636:	4770      	bx	lr

0800b638 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800b638:	b580      	push	{r7, lr}
 800b63a:	b086      	sub	sp, #24
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	60f8      	str	r0, [r7, #12]
 800b640:	60b9      	str	r1, [r7, #8]
 800b642:	4613      	mov	r3, r2
 800b644:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800b646:	2301      	movs	r3, #1
 800b648:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	789b      	ldrb	r3, [r3, #2]
 800b64e:	2b01      	cmp	r3, #1
 800b650:	d002      	beq.n	800b658 <USBH_CtlReq+0x20>
 800b652:	2b02      	cmp	r3, #2
 800b654:	d00f      	beq.n	800b676 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800b656:	e027      	b.n	800b6a8 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	68ba      	ldr	r2, [r7, #8]
 800b65c:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	88fa      	ldrh	r2, [r7, #6]
 800b662:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	2201      	movs	r2, #1
 800b668:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	2202      	movs	r2, #2
 800b66e:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800b670:	2301      	movs	r3, #1
 800b672:	75fb      	strb	r3, [r7, #23]
      break;
 800b674:	e018      	b.n	800b6a8 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800b676:	68f8      	ldr	r0, [r7, #12]
 800b678:	f000 f81c 	bl	800b6b4 <USBH_HandleControl>
 800b67c:	4603      	mov	r3, r0
 800b67e:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800b680:	7dfb      	ldrb	r3, [r7, #23]
 800b682:	2b00      	cmp	r3, #0
 800b684:	d002      	beq.n	800b68c <USBH_CtlReq+0x54>
 800b686:	7dfb      	ldrb	r3, [r7, #23]
 800b688:	2b03      	cmp	r3, #3
 800b68a:	d106      	bne.n	800b69a <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	2201      	movs	r2, #1
 800b690:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	2200      	movs	r2, #0
 800b696:	761a      	strb	r2, [r3, #24]
      break;
 800b698:	e005      	b.n	800b6a6 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800b69a:	7dfb      	ldrb	r3, [r7, #23]
 800b69c:	2b02      	cmp	r3, #2
 800b69e:	d102      	bne.n	800b6a6 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	2201      	movs	r2, #1
 800b6a4:	709a      	strb	r2, [r3, #2]
      break;
 800b6a6:	bf00      	nop
  }
  return status;
 800b6a8:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6aa:	4618      	mov	r0, r3
 800b6ac:	3718      	adds	r7, #24
 800b6ae:	46bd      	mov	sp, r7
 800b6b0:	bd80      	pop	{r7, pc}
	...

0800b6b4 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800b6b4:	b580      	push	{r7, lr}
 800b6b6:	b086      	sub	sp, #24
 800b6b8:	af02      	add	r7, sp, #8
 800b6ba:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800b6bc:	2301      	movs	r3, #1
 800b6be:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b6c0:	2300      	movs	r3, #0
 800b6c2:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	7e1b      	ldrb	r3, [r3, #24]
 800b6c8:	3b01      	subs	r3, #1
 800b6ca:	2b0a      	cmp	r3, #10
 800b6cc:	f200 8157 	bhi.w	800b97e <USBH_HandleControl+0x2ca>
 800b6d0:	a201      	add	r2, pc, #4	@ (adr r2, 800b6d8 <USBH_HandleControl+0x24>)
 800b6d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6d6:	bf00      	nop
 800b6d8:	0800b705 	.word	0x0800b705
 800b6dc:	0800b71f 	.word	0x0800b71f
 800b6e0:	0800b789 	.word	0x0800b789
 800b6e4:	0800b7af 	.word	0x0800b7af
 800b6e8:	0800b7e9 	.word	0x0800b7e9
 800b6ec:	0800b813 	.word	0x0800b813
 800b6f0:	0800b865 	.word	0x0800b865
 800b6f4:	0800b887 	.word	0x0800b887
 800b6f8:	0800b8c3 	.word	0x0800b8c3
 800b6fc:	0800b8e9 	.word	0x0800b8e9
 800b700:	0800b927 	.word	0x0800b927
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	f103 0110 	add.w	r1, r3, #16
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	795b      	ldrb	r3, [r3, #5]
 800b70e:	461a      	mov	r2, r3
 800b710:	6878      	ldr	r0, [r7, #4]
 800b712:	f000 f945 	bl	800b9a0 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	2202      	movs	r2, #2
 800b71a:	761a      	strb	r2, [r3, #24]
      break;
 800b71c:	e13a      	b.n	800b994 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	795b      	ldrb	r3, [r3, #5]
 800b722:	4619      	mov	r1, r3
 800b724:	6878      	ldr	r0, [r7, #4]
 800b726:	f000 fcc7 	bl	800c0b8 <USBH_LL_GetURBState>
 800b72a:	4603      	mov	r3, r0
 800b72c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800b72e:	7bbb      	ldrb	r3, [r7, #14]
 800b730:	2b01      	cmp	r3, #1
 800b732:	d11e      	bne.n	800b772 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	7c1b      	ldrb	r3, [r3, #16]
 800b738:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b73c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	8adb      	ldrh	r3, [r3, #22]
 800b742:	2b00      	cmp	r3, #0
 800b744:	d00a      	beq.n	800b75c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800b746:	7b7b      	ldrb	r3, [r7, #13]
 800b748:	2b80      	cmp	r3, #128	@ 0x80
 800b74a:	d103      	bne.n	800b754 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	2203      	movs	r2, #3
 800b750:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b752:	e116      	b.n	800b982 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	2205      	movs	r2, #5
 800b758:	761a      	strb	r2, [r3, #24]
      break;
 800b75a:	e112      	b.n	800b982 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 800b75c:	7b7b      	ldrb	r3, [r7, #13]
 800b75e:	2b80      	cmp	r3, #128	@ 0x80
 800b760:	d103      	bne.n	800b76a <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	2209      	movs	r2, #9
 800b766:	761a      	strb	r2, [r3, #24]
      break;
 800b768:	e10b      	b.n	800b982 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	2207      	movs	r2, #7
 800b76e:	761a      	strb	r2, [r3, #24]
      break;
 800b770:	e107      	b.n	800b982 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800b772:	7bbb      	ldrb	r3, [r7, #14]
 800b774:	2b04      	cmp	r3, #4
 800b776:	d003      	beq.n	800b780 <USBH_HandleControl+0xcc>
 800b778:	7bbb      	ldrb	r3, [r7, #14]
 800b77a:	2b02      	cmp	r3, #2
 800b77c:	f040 8101 	bne.w	800b982 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	220b      	movs	r2, #11
 800b784:	761a      	strb	r2, [r3, #24]
      break;
 800b786:	e0fc      	b.n	800b982 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b78e:	b29a      	uxth	r2, r3
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	6899      	ldr	r1, [r3, #8]
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	899a      	ldrh	r2, [r3, #12]
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	791b      	ldrb	r3, [r3, #4]
 800b7a0:	6878      	ldr	r0, [r7, #4]
 800b7a2:	f000 f93c 	bl	800ba1e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	2204      	movs	r2, #4
 800b7aa:	761a      	strb	r2, [r3, #24]
      break;
 800b7ac:	e0f2      	b.n	800b994 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	791b      	ldrb	r3, [r3, #4]
 800b7b2:	4619      	mov	r1, r3
 800b7b4:	6878      	ldr	r0, [r7, #4]
 800b7b6:	f000 fc7f 	bl	800c0b8 <USBH_LL_GetURBState>
 800b7ba:	4603      	mov	r3, r0
 800b7bc:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800b7be:	7bbb      	ldrb	r3, [r7, #14]
 800b7c0:	2b01      	cmp	r3, #1
 800b7c2:	d103      	bne.n	800b7cc <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	2209      	movs	r2, #9
 800b7c8:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b7ca:	e0dc      	b.n	800b986 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800b7cc:	7bbb      	ldrb	r3, [r7, #14]
 800b7ce:	2b05      	cmp	r3, #5
 800b7d0:	d102      	bne.n	800b7d8 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800b7d2:	2303      	movs	r3, #3
 800b7d4:	73fb      	strb	r3, [r7, #15]
      break;
 800b7d6:	e0d6      	b.n	800b986 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 800b7d8:	7bbb      	ldrb	r3, [r7, #14]
 800b7da:	2b04      	cmp	r3, #4
 800b7dc:	f040 80d3 	bne.w	800b986 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	220b      	movs	r2, #11
 800b7e4:	761a      	strb	r2, [r3, #24]
      break;
 800b7e6:	e0ce      	b.n	800b986 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	6899      	ldr	r1, [r3, #8]
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	899a      	ldrh	r2, [r3, #12]
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	795b      	ldrb	r3, [r3, #5]
 800b7f4:	2001      	movs	r0, #1
 800b7f6:	9000      	str	r0, [sp, #0]
 800b7f8:	6878      	ldr	r0, [r7, #4]
 800b7fa:	f000 f8eb 	bl	800b9d4 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b804:	b29a      	uxth	r2, r3
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	2206      	movs	r2, #6
 800b80e:	761a      	strb	r2, [r3, #24]
      break;
 800b810:	e0c0      	b.n	800b994 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	795b      	ldrb	r3, [r3, #5]
 800b816:	4619      	mov	r1, r3
 800b818:	6878      	ldr	r0, [r7, #4]
 800b81a:	f000 fc4d 	bl	800c0b8 <USBH_LL_GetURBState>
 800b81e:	4603      	mov	r3, r0
 800b820:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800b822:	7bbb      	ldrb	r3, [r7, #14]
 800b824:	2b01      	cmp	r3, #1
 800b826:	d103      	bne.n	800b830 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	2207      	movs	r2, #7
 800b82c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b82e:	e0ac      	b.n	800b98a <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 800b830:	7bbb      	ldrb	r3, [r7, #14]
 800b832:	2b05      	cmp	r3, #5
 800b834:	d105      	bne.n	800b842 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	220c      	movs	r2, #12
 800b83a:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800b83c:	2303      	movs	r3, #3
 800b83e:	73fb      	strb	r3, [r7, #15]
      break;
 800b840:	e0a3      	b.n	800b98a <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b842:	7bbb      	ldrb	r3, [r7, #14]
 800b844:	2b02      	cmp	r3, #2
 800b846:	d103      	bne.n	800b850 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	2205      	movs	r2, #5
 800b84c:	761a      	strb	r2, [r3, #24]
      break;
 800b84e:	e09c      	b.n	800b98a <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 800b850:	7bbb      	ldrb	r3, [r7, #14]
 800b852:	2b04      	cmp	r3, #4
 800b854:	f040 8099 	bne.w	800b98a <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	220b      	movs	r2, #11
 800b85c:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800b85e:	2302      	movs	r3, #2
 800b860:	73fb      	strb	r3, [r7, #15]
      break;
 800b862:	e092      	b.n	800b98a <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	791b      	ldrb	r3, [r3, #4]
 800b868:	2200      	movs	r2, #0
 800b86a:	2100      	movs	r1, #0
 800b86c:	6878      	ldr	r0, [r7, #4]
 800b86e:	f000 f8d6 	bl	800ba1e <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b878:	b29a      	uxth	r2, r3
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	2208      	movs	r2, #8
 800b882:	761a      	strb	r2, [r3, #24]

      break;
 800b884:	e086      	b.n	800b994 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	791b      	ldrb	r3, [r3, #4]
 800b88a:	4619      	mov	r1, r3
 800b88c:	6878      	ldr	r0, [r7, #4]
 800b88e:	f000 fc13 	bl	800c0b8 <USBH_LL_GetURBState>
 800b892:	4603      	mov	r3, r0
 800b894:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800b896:	7bbb      	ldrb	r3, [r7, #14]
 800b898:	2b01      	cmp	r3, #1
 800b89a:	d105      	bne.n	800b8a8 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	220d      	movs	r2, #13
 800b8a0:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800b8a2:	2300      	movs	r3, #0
 800b8a4:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b8a6:	e072      	b.n	800b98e <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 800b8a8:	7bbb      	ldrb	r3, [r7, #14]
 800b8aa:	2b04      	cmp	r3, #4
 800b8ac:	d103      	bne.n	800b8b6 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	220b      	movs	r2, #11
 800b8b2:	761a      	strb	r2, [r3, #24]
      break;
 800b8b4:	e06b      	b.n	800b98e <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800b8b6:	7bbb      	ldrb	r3, [r7, #14]
 800b8b8:	2b05      	cmp	r3, #5
 800b8ba:	d168      	bne.n	800b98e <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800b8bc:	2303      	movs	r3, #3
 800b8be:	73fb      	strb	r3, [r7, #15]
      break;
 800b8c0:	e065      	b.n	800b98e <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	795b      	ldrb	r3, [r3, #5]
 800b8c6:	2201      	movs	r2, #1
 800b8c8:	9200      	str	r2, [sp, #0]
 800b8ca:	2200      	movs	r2, #0
 800b8cc:	2100      	movs	r1, #0
 800b8ce:	6878      	ldr	r0, [r7, #4]
 800b8d0:	f000 f880 	bl	800b9d4 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b8da:	b29a      	uxth	r2, r3
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	220a      	movs	r2, #10
 800b8e4:	761a      	strb	r2, [r3, #24]
      break;
 800b8e6:	e055      	b.n	800b994 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	795b      	ldrb	r3, [r3, #5]
 800b8ec:	4619      	mov	r1, r3
 800b8ee:	6878      	ldr	r0, [r7, #4]
 800b8f0:	f000 fbe2 	bl	800c0b8 <USBH_LL_GetURBState>
 800b8f4:	4603      	mov	r3, r0
 800b8f6:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800b8f8:	7bbb      	ldrb	r3, [r7, #14]
 800b8fa:	2b01      	cmp	r3, #1
 800b8fc:	d105      	bne.n	800b90a <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800b8fe:	2300      	movs	r3, #0
 800b900:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	220d      	movs	r2, #13
 800b906:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b908:	e043      	b.n	800b992 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b90a:	7bbb      	ldrb	r3, [r7, #14]
 800b90c:	2b02      	cmp	r3, #2
 800b90e:	d103      	bne.n	800b918 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	2209      	movs	r2, #9
 800b914:	761a      	strb	r2, [r3, #24]
      break;
 800b916:	e03c      	b.n	800b992 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800b918:	7bbb      	ldrb	r3, [r7, #14]
 800b91a:	2b04      	cmp	r3, #4
 800b91c:	d139      	bne.n	800b992 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	220b      	movs	r2, #11
 800b922:	761a      	strb	r2, [r3, #24]
      break;
 800b924:	e035      	b.n	800b992 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	7e5b      	ldrb	r3, [r3, #25]
 800b92a:	3301      	adds	r3, #1
 800b92c:	b2da      	uxtb	r2, r3
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	765a      	strb	r2, [r3, #25]
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	7e5b      	ldrb	r3, [r3, #25]
 800b936:	2b02      	cmp	r3, #2
 800b938:	d806      	bhi.n	800b948 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	2201      	movs	r2, #1
 800b93e:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	2201      	movs	r2, #1
 800b944:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800b946:	e025      	b.n	800b994 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b94e:	2106      	movs	r1, #6
 800b950:	6878      	ldr	r0, [r7, #4]
 800b952:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2200      	movs	r2, #0
 800b958:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	795b      	ldrb	r3, [r3, #5]
 800b95e:	4619      	mov	r1, r3
 800b960:	6878      	ldr	r0, [r7, #4]
 800b962:	f000 f90d 	bl	800bb80 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	791b      	ldrb	r3, [r3, #4]
 800b96a:	4619      	mov	r1, r3
 800b96c:	6878      	ldr	r0, [r7, #4]
 800b96e:	f000 f907 	bl	800bb80 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	2200      	movs	r2, #0
 800b976:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800b978:	2302      	movs	r3, #2
 800b97a:	73fb      	strb	r3, [r7, #15]
      break;
 800b97c:	e00a      	b.n	800b994 <USBH_HandleControl+0x2e0>

    default:
      break;
 800b97e:	bf00      	nop
 800b980:	e008      	b.n	800b994 <USBH_HandleControl+0x2e0>
      break;
 800b982:	bf00      	nop
 800b984:	e006      	b.n	800b994 <USBH_HandleControl+0x2e0>
      break;
 800b986:	bf00      	nop
 800b988:	e004      	b.n	800b994 <USBH_HandleControl+0x2e0>
      break;
 800b98a:	bf00      	nop
 800b98c:	e002      	b.n	800b994 <USBH_HandleControl+0x2e0>
      break;
 800b98e:	bf00      	nop
 800b990:	e000      	b.n	800b994 <USBH_HandleControl+0x2e0>
      break;
 800b992:	bf00      	nop
  }

  return status;
 800b994:	7bfb      	ldrb	r3, [r7, #15]
}
 800b996:	4618      	mov	r0, r3
 800b998:	3710      	adds	r7, #16
 800b99a:	46bd      	mov	sp, r7
 800b99c:	bd80      	pop	{r7, pc}
 800b99e:	bf00      	nop

0800b9a0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800b9a0:	b580      	push	{r7, lr}
 800b9a2:	b088      	sub	sp, #32
 800b9a4:	af04      	add	r7, sp, #16
 800b9a6:	60f8      	str	r0, [r7, #12]
 800b9a8:	60b9      	str	r1, [r7, #8]
 800b9aa:	4613      	mov	r3, r2
 800b9ac:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b9ae:	79f9      	ldrb	r1, [r7, #7]
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	9303      	str	r3, [sp, #12]
 800b9b4:	2308      	movs	r3, #8
 800b9b6:	9302      	str	r3, [sp, #8]
 800b9b8:	68bb      	ldr	r3, [r7, #8]
 800b9ba:	9301      	str	r3, [sp, #4]
 800b9bc:	2300      	movs	r3, #0
 800b9be:	9300      	str	r3, [sp, #0]
 800b9c0:	2300      	movs	r3, #0
 800b9c2:	2200      	movs	r2, #0
 800b9c4:	68f8      	ldr	r0, [r7, #12]
 800b9c6:	f000 fb46 	bl	800c056 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800b9ca:	2300      	movs	r3, #0
}
 800b9cc:	4618      	mov	r0, r3
 800b9ce:	3710      	adds	r7, #16
 800b9d0:	46bd      	mov	sp, r7
 800b9d2:	bd80      	pop	{r7, pc}

0800b9d4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800b9d4:	b580      	push	{r7, lr}
 800b9d6:	b088      	sub	sp, #32
 800b9d8:	af04      	add	r7, sp, #16
 800b9da:	60f8      	str	r0, [r7, #12]
 800b9dc:	60b9      	str	r1, [r7, #8]
 800b9de:	4611      	mov	r1, r2
 800b9e0:	461a      	mov	r2, r3
 800b9e2:	460b      	mov	r3, r1
 800b9e4:	80fb      	strh	r3, [r7, #6]
 800b9e6:	4613      	mov	r3, r2
 800b9e8:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d001      	beq.n	800b9f8 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800b9f4:	2300      	movs	r3, #0
 800b9f6:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b9f8:	7979      	ldrb	r1, [r7, #5]
 800b9fa:	7e3b      	ldrb	r3, [r7, #24]
 800b9fc:	9303      	str	r3, [sp, #12]
 800b9fe:	88fb      	ldrh	r3, [r7, #6]
 800ba00:	9302      	str	r3, [sp, #8]
 800ba02:	68bb      	ldr	r3, [r7, #8]
 800ba04:	9301      	str	r3, [sp, #4]
 800ba06:	2301      	movs	r3, #1
 800ba08:	9300      	str	r3, [sp, #0]
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	2200      	movs	r2, #0
 800ba0e:	68f8      	ldr	r0, [r7, #12]
 800ba10:	f000 fb21 	bl	800c056 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800ba14:	2300      	movs	r3, #0
}
 800ba16:	4618      	mov	r0, r3
 800ba18:	3710      	adds	r7, #16
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	bd80      	pop	{r7, pc}

0800ba1e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800ba1e:	b580      	push	{r7, lr}
 800ba20:	b088      	sub	sp, #32
 800ba22:	af04      	add	r7, sp, #16
 800ba24:	60f8      	str	r0, [r7, #12]
 800ba26:	60b9      	str	r1, [r7, #8]
 800ba28:	4611      	mov	r1, r2
 800ba2a:	461a      	mov	r2, r3
 800ba2c:	460b      	mov	r3, r1
 800ba2e:	80fb      	strh	r3, [r7, #6]
 800ba30:	4613      	mov	r3, r2
 800ba32:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800ba34:	7979      	ldrb	r1, [r7, #5]
 800ba36:	2300      	movs	r3, #0
 800ba38:	9303      	str	r3, [sp, #12]
 800ba3a:	88fb      	ldrh	r3, [r7, #6]
 800ba3c:	9302      	str	r3, [sp, #8]
 800ba3e:	68bb      	ldr	r3, [r7, #8]
 800ba40:	9301      	str	r3, [sp, #4]
 800ba42:	2301      	movs	r3, #1
 800ba44:	9300      	str	r3, [sp, #0]
 800ba46:	2300      	movs	r3, #0
 800ba48:	2201      	movs	r2, #1
 800ba4a:	68f8      	ldr	r0, [r7, #12]
 800ba4c:	f000 fb03 	bl	800c056 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800ba50:	2300      	movs	r3, #0

}
 800ba52:	4618      	mov	r0, r3
 800ba54:	3710      	adds	r7, #16
 800ba56:	46bd      	mov	sp, r7
 800ba58:	bd80      	pop	{r7, pc}

0800ba5a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800ba5a:	b580      	push	{r7, lr}
 800ba5c:	b088      	sub	sp, #32
 800ba5e:	af04      	add	r7, sp, #16
 800ba60:	60f8      	str	r0, [r7, #12]
 800ba62:	60b9      	str	r1, [r7, #8]
 800ba64:	4611      	mov	r1, r2
 800ba66:	461a      	mov	r2, r3
 800ba68:	460b      	mov	r3, r1
 800ba6a:	80fb      	strh	r3, [r7, #6]
 800ba6c:	4613      	mov	r3, r2
 800ba6e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d001      	beq.n	800ba7e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800ba7a:	2300      	movs	r3, #0
 800ba7c:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800ba7e:	7979      	ldrb	r1, [r7, #5]
 800ba80:	7e3b      	ldrb	r3, [r7, #24]
 800ba82:	9303      	str	r3, [sp, #12]
 800ba84:	88fb      	ldrh	r3, [r7, #6]
 800ba86:	9302      	str	r3, [sp, #8]
 800ba88:	68bb      	ldr	r3, [r7, #8]
 800ba8a:	9301      	str	r3, [sp, #4]
 800ba8c:	2301      	movs	r3, #1
 800ba8e:	9300      	str	r3, [sp, #0]
 800ba90:	2302      	movs	r3, #2
 800ba92:	2200      	movs	r2, #0
 800ba94:	68f8      	ldr	r0, [r7, #12]
 800ba96:	f000 fade 	bl	800c056 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800ba9a:	2300      	movs	r3, #0
}
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	3710      	adds	r7, #16
 800baa0:	46bd      	mov	sp, r7
 800baa2:	bd80      	pop	{r7, pc}

0800baa4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800baa4:	b580      	push	{r7, lr}
 800baa6:	b088      	sub	sp, #32
 800baa8:	af04      	add	r7, sp, #16
 800baaa:	60f8      	str	r0, [r7, #12]
 800baac:	60b9      	str	r1, [r7, #8]
 800baae:	4611      	mov	r1, r2
 800bab0:	461a      	mov	r2, r3
 800bab2:	460b      	mov	r3, r1
 800bab4:	80fb      	strh	r3, [r7, #6]
 800bab6:	4613      	mov	r3, r2
 800bab8:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800baba:	7979      	ldrb	r1, [r7, #5]
 800babc:	2300      	movs	r3, #0
 800babe:	9303      	str	r3, [sp, #12]
 800bac0:	88fb      	ldrh	r3, [r7, #6]
 800bac2:	9302      	str	r3, [sp, #8]
 800bac4:	68bb      	ldr	r3, [r7, #8]
 800bac6:	9301      	str	r3, [sp, #4]
 800bac8:	2301      	movs	r3, #1
 800baca:	9300      	str	r3, [sp, #0]
 800bacc:	2302      	movs	r3, #2
 800bace:	2201      	movs	r2, #1
 800bad0:	68f8      	ldr	r0, [r7, #12]
 800bad2:	f000 fac0 	bl	800c056 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800bad6:	2300      	movs	r3, #0
}
 800bad8:	4618      	mov	r0, r3
 800bada:	3710      	adds	r7, #16
 800badc:	46bd      	mov	sp, r7
 800bade:	bd80      	pop	{r7, pc}

0800bae0 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800bae0:	b580      	push	{r7, lr}
 800bae2:	b086      	sub	sp, #24
 800bae4:	af04      	add	r7, sp, #16
 800bae6:	6078      	str	r0, [r7, #4]
 800bae8:	4608      	mov	r0, r1
 800baea:	4611      	mov	r1, r2
 800baec:	461a      	mov	r2, r3
 800baee:	4603      	mov	r3, r0
 800baf0:	70fb      	strb	r3, [r7, #3]
 800baf2:	460b      	mov	r3, r1
 800baf4:	70bb      	strb	r3, [r7, #2]
 800baf6:	4613      	mov	r3, r2
 800baf8:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800bafa:	7878      	ldrb	r0, [r7, #1]
 800bafc:	78ba      	ldrb	r2, [r7, #2]
 800bafe:	78f9      	ldrb	r1, [r7, #3]
 800bb00:	8b3b      	ldrh	r3, [r7, #24]
 800bb02:	9302      	str	r3, [sp, #8]
 800bb04:	7d3b      	ldrb	r3, [r7, #20]
 800bb06:	9301      	str	r3, [sp, #4]
 800bb08:	7c3b      	ldrb	r3, [r7, #16]
 800bb0a:	9300      	str	r3, [sp, #0]
 800bb0c:	4603      	mov	r3, r0
 800bb0e:	6878      	ldr	r0, [r7, #4]
 800bb10:	f000 fa53 	bl	800bfba <USBH_LL_OpenPipe>

  return USBH_OK;
 800bb14:	2300      	movs	r3, #0
}
 800bb16:	4618      	mov	r0, r3
 800bb18:	3708      	adds	r7, #8
 800bb1a:	46bd      	mov	sp, r7
 800bb1c:	bd80      	pop	{r7, pc}

0800bb1e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800bb1e:	b580      	push	{r7, lr}
 800bb20:	b082      	sub	sp, #8
 800bb22:	af00      	add	r7, sp, #0
 800bb24:	6078      	str	r0, [r7, #4]
 800bb26:	460b      	mov	r3, r1
 800bb28:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800bb2a:	78fb      	ldrb	r3, [r7, #3]
 800bb2c:	4619      	mov	r1, r3
 800bb2e:	6878      	ldr	r0, [r7, #4]
 800bb30:	f000 fa72 	bl	800c018 <USBH_LL_ClosePipe>

  return USBH_OK;
 800bb34:	2300      	movs	r3, #0
}
 800bb36:	4618      	mov	r0, r3
 800bb38:	3708      	adds	r7, #8
 800bb3a:	46bd      	mov	sp, r7
 800bb3c:	bd80      	pop	{r7, pc}

0800bb3e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800bb3e:	b580      	push	{r7, lr}
 800bb40:	b084      	sub	sp, #16
 800bb42:	af00      	add	r7, sp, #0
 800bb44:	6078      	str	r0, [r7, #4]
 800bb46:	460b      	mov	r3, r1
 800bb48:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800bb4a:	6878      	ldr	r0, [r7, #4]
 800bb4c:	f000 f836 	bl	800bbbc <USBH_GetFreePipe>
 800bb50:	4603      	mov	r3, r0
 800bb52:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800bb54:	89fb      	ldrh	r3, [r7, #14]
 800bb56:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800bb5a:	4293      	cmp	r3, r2
 800bb5c:	d00a      	beq.n	800bb74 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800bb5e:	78fa      	ldrb	r2, [r7, #3]
 800bb60:	89fb      	ldrh	r3, [r7, #14]
 800bb62:	f003 030f 	and.w	r3, r3, #15
 800bb66:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800bb6a:	6879      	ldr	r1, [r7, #4]
 800bb6c:	33e0      	adds	r3, #224	@ 0xe0
 800bb6e:	009b      	lsls	r3, r3, #2
 800bb70:	440b      	add	r3, r1
 800bb72:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800bb74:	89fb      	ldrh	r3, [r7, #14]
 800bb76:	b2db      	uxtb	r3, r3
}
 800bb78:	4618      	mov	r0, r3
 800bb7a:	3710      	adds	r7, #16
 800bb7c:	46bd      	mov	sp, r7
 800bb7e:	bd80      	pop	{r7, pc}

0800bb80 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800bb80:	b480      	push	{r7}
 800bb82:	b083      	sub	sp, #12
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	6078      	str	r0, [r7, #4]
 800bb88:	460b      	mov	r3, r1
 800bb8a:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800bb8c:	78fb      	ldrb	r3, [r7, #3]
 800bb8e:	2b0f      	cmp	r3, #15
 800bb90:	d80d      	bhi.n	800bbae <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800bb92:	78fb      	ldrb	r3, [r7, #3]
 800bb94:	687a      	ldr	r2, [r7, #4]
 800bb96:	33e0      	adds	r3, #224	@ 0xe0
 800bb98:	009b      	lsls	r3, r3, #2
 800bb9a:	4413      	add	r3, r2
 800bb9c:	685a      	ldr	r2, [r3, #4]
 800bb9e:	78fb      	ldrb	r3, [r7, #3]
 800bba0:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800bba4:	6879      	ldr	r1, [r7, #4]
 800bba6:	33e0      	adds	r3, #224	@ 0xe0
 800bba8:	009b      	lsls	r3, r3, #2
 800bbaa:	440b      	add	r3, r1
 800bbac:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800bbae:	2300      	movs	r3, #0
}
 800bbb0:	4618      	mov	r0, r3
 800bbb2:	370c      	adds	r7, #12
 800bbb4:	46bd      	mov	sp, r7
 800bbb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbba:	4770      	bx	lr

0800bbbc <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800bbbc:	b480      	push	{r7}
 800bbbe:	b085      	sub	sp, #20
 800bbc0:	af00      	add	r7, sp, #0
 800bbc2:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800bbc8:	2300      	movs	r3, #0
 800bbca:	73fb      	strb	r3, [r7, #15]
 800bbcc:	e00f      	b.n	800bbee <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800bbce:	7bfb      	ldrb	r3, [r7, #15]
 800bbd0:	687a      	ldr	r2, [r7, #4]
 800bbd2:	33e0      	adds	r3, #224	@ 0xe0
 800bbd4:	009b      	lsls	r3, r3, #2
 800bbd6:	4413      	add	r3, r2
 800bbd8:	685b      	ldr	r3, [r3, #4]
 800bbda:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d102      	bne.n	800bbe8 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800bbe2:	7bfb      	ldrb	r3, [r7, #15]
 800bbe4:	b29b      	uxth	r3, r3
 800bbe6:	e007      	b.n	800bbf8 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800bbe8:	7bfb      	ldrb	r3, [r7, #15]
 800bbea:	3301      	adds	r3, #1
 800bbec:	73fb      	strb	r3, [r7, #15]
 800bbee:	7bfb      	ldrb	r3, [r7, #15]
 800bbf0:	2b0f      	cmp	r3, #15
 800bbf2:	d9ec      	bls.n	800bbce <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800bbf4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	3714      	adds	r7, #20
 800bbfc:	46bd      	mov	sp, r7
 800bbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc02:	4770      	bx	lr

0800bc04 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800bc04:	b580      	push	{r7, lr}
 800bc06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800bc08:	2201      	movs	r2, #1
 800bc0a:	490e      	ldr	r1, [pc, #56]	@ (800bc44 <MX_USB_HOST_Init+0x40>)
 800bc0c:	480e      	ldr	r0, [pc, #56]	@ (800bc48 <MX_USB_HOST_Init+0x44>)
 800bc0e:	f7fe fb0f 	bl	800a230 <USBH_Init>
 800bc12:	4603      	mov	r3, r0
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d001      	beq.n	800bc1c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800bc18:	f7f5 ff88 	bl	8001b2c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800bc1c:	490b      	ldr	r1, [pc, #44]	@ (800bc4c <MX_USB_HOST_Init+0x48>)
 800bc1e:	480a      	ldr	r0, [pc, #40]	@ (800bc48 <MX_USB_HOST_Init+0x44>)
 800bc20:	f7fe fbb1 	bl	800a386 <USBH_RegisterClass>
 800bc24:	4603      	mov	r3, r0
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d001      	beq.n	800bc2e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800bc2a:	f7f5 ff7f 	bl	8001b2c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800bc2e:	4806      	ldr	r0, [pc, #24]	@ (800bc48 <MX_USB_HOST_Init+0x44>)
 800bc30:	f7fe fc35 	bl	800a49e <USBH_Start>
 800bc34:	4603      	mov	r3, r0
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d001      	beq.n	800bc3e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800bc3a:	f7f5 ff77 	bl	8001b2c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800bc3e:	bf00      	nop
 800bc40:	bd80      	pop	{r7, pc}
 800bc42:	bf00      	nop
 800bc44:	0800bc65 	.word	0x0800bc65
 800bc48:	200004f0 	.word	0x200004f0
 800bc4c:	20000028 	.word	0x20000028

0800bc50 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800bc50:	b580      	push	{r7, lr}
 800bc52:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800bc54:	4802      	ldr	r0, [pc, #8]	@ (800bc60 <MX_USB_HOST_Process+0x10>)
 800bc56:	f7fe fc33 	bl	800a4c0 <USBH_Process>
}
 800bc5a:	bf00      	nop
 800bc5c:	bd80      	pop	{r7, pc}
 800bc5e:	bf00      	nop
 800bc60:	200004f0 	.word	0x200004f0

0800bc64 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800bc64:	b480      	push	{r7}
 800bc66:	b083      	sub	sp, #12
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	6078      	str	r0, [r7, #4]
 800bc6c:	460b      	mov	r3, r1
 800bc6e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800bc70:	78fb      	ldrb	r3, [r7, #3]
 800bc72:	3b01      	subs	r3, #1
 800bc74:	2b04      	cmp	r3, #4
 800bc76:	d819      	bhi.n	800bcac <USBH_UserProcess+0x48>
 800bc78:	a201      	add	r2, pc, #4	@ (adr r2, 800bc80 <USBH_UserProcess+0x1c>)
 800bc7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc7e:	bf00      	nop
 800bc80:	0800bcad 	.word	0x0800bcad
 800bc84:	0800bc9d 	.word	0x0800bc9d
 800bc88:	0800bcad 	.word	0x0800bcad
 800bc8c:	0800bca5 	.word	0x0800bca5
 800bc90:	0800bc95 	.word	0x0800bc95
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800bc94:	4b09      	ldr	r3, [pc, #36]	@ (800bcbc <USBH_UserProcess+0x58>)
 800bc96:	2203      	movs	r2, #3
 800bc98:	701a      	strb	r2, [r3, #0]
  break;
 800bc9a:	e008      	b.n	800bcae <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800bc9c:	4b07      	ldr	r3, [pc, #28]	@ (800bcbc <USBH_UserProcess+0x58>)
 800bc9e:	2202      	movs	r2, #2
 800bca0:	701a      	strb	r2, [r3, #0]
  break;
 800bca2:	e004      	b.n	800bcae <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800bca4:	4b05      	ldr	r3, [pc, #20]	@ (800bcbc <USBH_UserProcess+0x58>)
 800bca6:	2201      	movs	r2, #1
 800bca8:	701a      	strb	r2, [r3, #0]
  break;
 800bcaa:	e000      	b.n	800bcae <USBH_UserProcess+0x4a>

  default:
  break;
 800bcac:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800bcae:	bf00      	nop
 800bcb0:	370c      	adds	r7, #12
 800bcb2:	46bd      	mov	sp, r7
 800bcb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb8:	4770      	bx	lr
 800bcba:	bf00      	nop
 800bcbc:	200008c8 	.word	0x200008c8

0800bcc0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800bcc0:	b580      	push	{r7, lr}
 800bcc2:	b08a      	sub	sp, #40	@ 0x28
 800bcc4:	af00      	add	r7, sp, #0
 800bcc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bcc8:	f107 0314 	add.w	r3, r7, #20
 800bccc:	2200      	movs	r2, #0
 800bcce:	601a      	str	r2, [r3, #0]
 800bcd0:	605a      	str	r2, [r3, #4]
 800bcd2:	609a      	str	r2, [r3, #8]
 800bcd4:	60da      	str	r2, [r3, #12]
 800bcd6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bce0:	d147      	bne.n	800bd72 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bce2:	2300      	movs	r3, #0
 800bce4:	613b      	str	r3, [r7, #16]
 800bce6:	4b25      	ldr	r3, [pc, #148]	@ (800bd7c <HAL_HCD_MspInit+0xbc>)
 800bce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bcea:	4a24      	ldr	r2, [pc, #144]	@ (800bd7c <HAL_HCD_MspInit+0xbc>)
 800bcec:	f043 0301 	orr.w	r3, r3, #1
 800bcf0:	6313      	str	r3, [r2, #48]	@ 0x30
 800bcf2:	4b22      	ldr	r3, [pc, #136]	@ (800bd7c <HAL_HCD_MspInit+0xbc>)
 800bcf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bcf6:	f003 0301 	and.w	r3, r3, #1
 800bcfa:	613b      	str	r3, [r7, #16]
 800bcfc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800bcfe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bd02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800bd04:	2300      	movs	r3, #0
 800bd06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bd08:	2300      	movs	r3, #0
 800bd0a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800bd0c:	f107 0314 	add.w	r3, r7, #20
 800bd10:	4619      	mov	r1, r3
 800bd12:	481b      	ldr	r0, [pc, #108]	@ (800bd80 <HAL_HCD_MspInit+0xc0>)
 800bd14:	f7f7 fcfa 	bl	800370c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800bd18:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800bd1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bd1e:	2302      	movs	r3, #2
 800bd20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bd22:	2300      	movs	r3, #0
 800bd24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bd26:	2300      	movs	r3, #0
 800bd28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bd2a:	230a      	movs	r3, #10
 800bd2c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bd2e:	f107 0314 	add.w	r3, r7, #20
 800bd32:	4619      	mov	r1, r3
 800bd34:	4812      	ldr	r0, [pc, #72]	@ (800bd80 <HAL_HCD_MspInit+0xc0>)
 800bd36:	f7f7 fce9 	bl	800370c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bd3a:	4b10      	ldr	r3, [pc, #64]	@ (800bd7c <HAL_HCD_MspInit+0xbc>)
 800bd3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd3e:	4a0f      	ldr	r2, [pc, #60]	@ (800bd7c <HAL_HCD_MspInit+0xbc>)
 800bd40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd44:	6353      	str	r3, [r2, #52]	@ 0x34
 800bd46:	2300      	movs	r3, #0
 800bd48:	60fb      	str	r3, [r7, #12]
 800bd4a:	4b0c      	ldr	r3, [pc, #48]	@ (800bd7c <HAL_HCD_MspInit+0xbc>)
 800bd4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd4e:	4a0b      	ldr	r2, [pc, #44]	@ (800bd7c <HAL_HCD_MspInit+0xbc>)
 800bd50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bd54:	6453      	str	r3, [r2, #68]	@ 0x44
 800bd56:	4b09      	ldr	r3, [pc, #36]	@ (800bd7c <HAL_HCD_MspInit+0xbc>)
 800bd58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bd5e:	60fb      	str	r3, [r7, #12]
 800bd60:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800bd62:	2200      	movs	r2, #0
 800bd64:	2100      	movs	r1, #0
 800bd66:	2043      	movs	r0, #67	@ 0x43
 800bd68:	f7f7 f889 	bl	8002e7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bd6c:	2043      	movs	r0, #67	@ 0x43
 800bd6e:	f7f7 f8a2 	bl	8002eb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bd72:	bf00      	nop
 800bd74:	3728      	adds	r7, #40	@ 0x28
 800bd76:	46bd      	mov	sp, r7
 800bd78:	bd80      	pop	{r7, pc}
 800bd7a:	bf00      	nop
 800bd7c:	40023800 	.word	0x40023800
 800bd80:	40020000 	.word	0x40020000

0800bd84 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800bd84:	b580      	push	{r7, lr}
 800bd86:	b082      	sub	sp, #8
 800bd88:	af00      	add	r7, sp, #0
 800bd8a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bd92:	4618      	mov	r0, r3
 800bd94:	f7fe ff6d 	bl	800ac72 <USBH_LL_IncTimer>
}
 800bd98:	bf00      	nop
 800bd9a:	3708      	adds	r7, #8
 800bd9c:	46bd      	mov	sp, r7
 800bd9e:	bd80      	pop	{r7, pc}

0800bda0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800bda0:	b580      	push	{r7, lr}
 800bda2:	b082      	sub	sp, #8
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bdae:	4618      	mov	r0, r3
 800bdb0:	f7fe ffa9 	bl	800ad06 <USBH_LL_Connect>
}
 800bdb4:	bf00      	nop
 800bdb6:	3708      	adds	r7, #8
 800bdb8:	46bd      	mov	sp, r7
 800bdba:	bd80      	pop	{r7, pc}

0800bdbc <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800bdbc:	b580      	push	{r7, lr}
 800bdbe:	b082      	sub	sp, #8
 800bdc0:	af00      	add	r7, sp, #0
 800bdc2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bdca:	4618      	mov	r0, r3
 800bdcc:	f7fe ffb2 	bl	800ad34 <USBH_LL_Disconnect>
}
 800bdd0:	bf00      	nop
 800bdd2:	3708      	adds	r7, #8
 800bdd4:	46bd      	mov	sp, r7
 800bdd6:	bd80      	pop	{r7, pc}

0800bdd8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800bdd8:	b480      	push	{r7}
 800bdda:	b083      	sub	sp, #12
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	6078      	str	r0, [r7, #4]
 800bde0:	460b      	mov	r3, r1
 800bde2:	70fb      	strb	r3, [r7, #3]
 800bde4:	4613      	mov	r3, r2
 800bde6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800bde8:	bf00      	nop
 800bdea:	370c      	adds	r7, #12
 800bdec:	46bd      	mov	sp, r7
 800bdee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf2:	4770      	bx	lr

0800bdf4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800bdf4:	b580      	push	{r7, lr}
 800bdf6:	b082      	sub	sp, #8
 800bdf8:	af00      	add	r7, sp, #0
 800bdfa:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800be02:	4618      	mov	r0, r3
 800be04:	f7fe ff5f 	bl	800acc6 <USBH_LL_PortEnabled>
}
 800be08:	bf00      	nop
 800be0a:	3708      	adds	r7, #8
 800be0c:	46bd      	mov	sp, r7
 800be0e:	bd80      	pop	{r7, pc}

0800be10 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800be10:	b580      	push	{r7, lr}
 800be12:	b082      	sub	sp, #8
 800be14:	af00      	add	r7, sp, #0
 800be16:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800be1e:	4618      	mov	r0, r3
 800be20:	f7fe ff5f 	bl	800ace2 <USBH_LL_PortDisabled>
}
 800be24:	bf00      	nop
 800be26:	3708      	adds	r7, #8
 800be28:	46bd      	mov	sp, r7
 800be2a:	bd80      	pop	{r7, pc}

0800be2c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800be2c:	b580      	push	{r7, lr}
 800be2e:	b082      	sub	sp, #8
 800be30:	af00      	add	r7, sp, #0
 800be32:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800be3a:	2b01      	cmp	r3, #1
 800be3c:	d12a      	bne.n	800be94 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800be3e:	4a18      	ldr	r2, [pc, #96]	@ (800bea0 <USBH_LL_Init+0x74>)
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	4a15      	ldr	r2, [pc, #84]	@ (800bea0 <USBH_LL_Init+0x74>)
 800be4a:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800be4e:	4b14      	ldr	r3, [pc, #80]	@ (800bea0 <USBH_LL_Init+0x74>)
 800be50:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800be54:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800be56:	4b12      	ldr	r3, [pc, #72]	@ (800bea0 <USBH_LL_Init+0x74>)
 800be58:	2208      	movs	r2, #8
 800be5a:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800be5c:	4b10      	ldr	r3, [pc, #64]	@ (800bea0 <USBH_LL_Init+0x74>)
 800be5e:	2201      	movs	r2, #1
 800be60:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800be62:	4b0f      	ldr	r3, [pc, #60]	@ (800bea0 <USBH_LL_Init+0x74>)
 800be64:	2200      	movs	r2, #0
 800be66:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800be68:	4b0d      	ldr	r3, [pc, #52]	@ (800bea0 <USBH_LL_Init+0x74>)
 800be6a:	2202      	movs	r2, #2
 800be6c:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800be6e:	4b0c      	ldr	r3, [pc, #48]	@ (800bea0 <USBH_LL_Init+0x74>)
 800be70:	2200      	movs	r2, #0
 800be72:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800be74:	480a      	ldr	r0, [pc, #40]	@ (800bea0 <USBH_LL_Init+0x74>)
 800be76:	f7f7 fe2f 	bl	8003ad8 <HAL_HCD_Init>
 800be7a:	4603      	mov	r3, r0
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d001      	beq.n	800be84 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800be80:	f7f5 fe54 	bl	8001b2c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800be84:	4806      	ldr	r0, [pc, #24]	@ (800bea0 <USBH_LL_Init+0x74>)
 800be86:	f7f8 fa8f 	bl	80043a8 <HAL_HCD_GetCurrentFrame>
 800be8a:	4603      	mov	r3, r0
 800be8c:	4619      	mov	r1, r3
 800be8e:	6878      	ldr	r0, [r7, #4]
 800be90:	f7fe fee0 	bl	800ac54 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800be94:	2300      	movs	r3, #0
}
 800be96:	4618      	mov	r0, r3
 800be98:	3708      	adds	r7, #8
 800be9a:	46bd      	mov	sp, r7
 800be9c:	bd80      	pop	{r7, pc}
 800be9e:	bf00      	nop
 800bea0:	200008cc 	.word	0x200008cc

0800bea4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800bea4:	b580      	push	{r7, lr}
 800bea6:	b084      	sub	sp, #16
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800beac:	2300      	movs	r3, #0
 800beae:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800beb0:	2300      	movs	r3, #0
 800beb2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800beba:	4618      	mov	r0, r3
 800bebc:	f7f8 f9fc 	bl	80042b8 <HAL_HCD_Start>
 800bec0:	4603      	mov	r3, r0
 800bec2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800bec4:	7bfb      	ldrb	r3, [r7, #15]
 800bec6:	4618      	mov	r0, r3
 800bec8:	f000 f95e 	bl	800c188 <USBH_Get_USB_Status>
 800becc:	4603      	mov	r3, r0
 800bece:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bed0:	7bbb      	ldrb	r3, [r7, #14]
}
 800bed2:	4618      	mov	r0, r3
 800bed4:	3710      	adds	r7, #16
 800bed6:	46bd      	mov	sp, r7
 800bed8:	bd80      	pop	{r7, pc}

0800beda <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800beda:	b580      	push	{r7, lr}
 800bedc:	b084      	sub	sp, #16
 800bede:	af00      	add	r7, sp, #0
 800bee0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bee2:	2300      	movs	r3, #0
 800bee4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bee6:	2300      	movs	r3, #0
 800bee8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800bef0:	4618      	mov	r0, r3
 800bef2:	f7f8 fa04 	bl	80042fe <HAL_HCD_Stop>
 800bef6:	4603      	mov	r3, r0
 800bef8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800befa:	7bfb      	ldrb	r3, [r7, #15]
 800befc:	4618      	mov	r0, r3
 800befe:	f000 f943 	bl	800c188 <USBH_Get_USB_Status>
 800bf02:	4603      	mov	r3, r0
 800bf04:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf06:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf08:	4618      	mov	r0, r3
 800bf0a:	3710      	adds	r7, #16
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	bd80      	pop	{r7, pc}

0800bf10 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800bf10:	b580      	push	{r7, lr}
 800bf12:	b084      	sub	sp, #16
 800bf14:	af00      	add	r7, sp, #0
 800bf16:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800bf18:	2301      	movs	r3, #1
 800bf1a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800bf22:	4618      	mov	r0, r3
 800bf24:	f7f8 fa4e 	bl	80043c4 <HAL_HCD_GetCurrentSpeed>
 800bf28:	4603      	mov	r3, r0
 800bf2a:	2b02      	cmp	r3, #2
 800bf2c:	d00c      	beq.n	800bf48 <USBH_LL_GetSpeed+0x38>
 800bf2e:	2b02      	cmp	r3, #2
 800bf30:	d80d      	bhi.n	800bf4e <USBH_LL_GetSpeed+0x3e>
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d002      	beq.n	800bf3c <USBH_LL_GetSpeed+0x2c>
 800bf36:	2b01      	cmp	r3, #1
 800bf38:	d003      	beq.n	800bf42 <USBH_LL_GetSpeed+0x32>
 800bf3a:	e008      	b.n	800bf4e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800bf3c:	2300      	movs	r3, #0
 800bf3e:	73fb      	strb	r3, [r7, #15]
    break;
 800bf40:	e008      	b.n	800bf54 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800bf42:	2301      	movs	r3, #1
 800bf44:	73fb      	strb	r3, [r7, #15]
    break;
 800bf46:	e005      	b.n	800bf54 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800bf48:	2302      	movs	r3, #2
 800bf4a:	73fb      	strb	r3, [r7, #15]
    break;
 800bf4c:	e002      	b.n	800bf54 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800bf4e:	2301      	movs	r3, #1
 800bf50:	73fb      	strb	r3, [r7, #15]
    break;
 800bf52:	bf00      	nop
  }
  return  speed;
 800bf54:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf56:	4618      	mov	r0, r3
 800bf58:	3710      	adds	r7, #16
 800bf5a:	46bd      	mov	sp, r7
 800bf5c:	bd80      	pop	{r7, pc}

0800bf5e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800bf5e:	b580      	push	{r7, lr}
 800bf60:	b084      	sub	sp, #16
 800bf62:	af00      	add	r7, sp, #0
 800bf64:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf66:	2300      	movs	r3, #0
 800bf68:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800bf74:	4618      	mov	r0, r3
 800bf76:	f7f8 f9df 	bl	8004338 <HAL_HCD_ResetPort>
 800bf7a:	4603      	mov	r3, r0
 800bf7c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800bf7e:	7bfb      	ldrb	r3, [r7, #15]
 800bf80:	4618      	mov	r0, r3
 800bf82:	f000 f901 	bl	800c188 <USBH_Get_USB_Status>
 800bf86:	4603      	mov	r3, r0
 800bf88:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf8a:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	3710      	adds	r7, #16
 800bf90:	46bd      	mov	sp, r7
 800bf92:	bd80      	pop	{r7, pc}

0800bf94 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800bf94:	b580      	push	{r7, lr}
 800bf96:	b082      	sub	sp, #8
 800bf98:	af00      	add	r7, sp, #0
 800bf9a:	6078      	str	r0, [r7, #4]
 800bf9c:	460b      	mov	r3, r1
 800bf9e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800bfa6:	78fa      	ldrb	r2, [r7, #3]
 800bfa8:	4611      	mov	r1, r2
 800bfaa:	4618      	mov	r0, r3
 800bfac:	f7f8 f9e7 	bl	800437e <HAL_HCD_HC_GetXferCount>
 800bfb0:	4603      	mov	r3, r0
}
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	3708      	adds	r7, #8
 800bfb6:	46bd      	mov	sp, r7
 800bfb8:	bd80      	pop	{r7, pc}

0800bfba <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800bfba:	b590      	push	{r4, r7, lr}
 800bfbc:	b089      	sub	sp, #36	@ 0x24
 800bfbe:	af04      	add	r7, sp, #16
 800bfc0:	6078      	str	r0, [r7, #4]
 800bfc2:	4608      	mov	r0, r1
 800bfc4:	4611      	mov	r1, r2
 800bfc6:	461a      	mov	r2, r3
 800bfc8:	4603      	mov	r3, r0
 800bfca:	70fb      	strb	r3, [r7, #3]
 800bfcc:	460b      	mov	r3, r1
 800bfce:	70bb      	strb	r3, [r7, #2]
 800bfd0:	4613      	mov	r3, r2
 800bfd2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bfd4:	2300      	movs	r3, #0
 800bfd6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bfd8:	2300      	movs	r3, #0
 800bfda:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800bfe2:	787c      	ldrb	r4, [r7, #1]
 800bfe4:	78ba      	ldrb	r2, [r7, #2]
 800bfe6:	78f9      	ldrb	r1, [r7, #3]
 800bfe8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800bfea:	9302      	str	r3, [sp, #8]
 800bfec:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800bff0:	9301      	str	r3, [sp, #4]
 800bff2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800bff6:	9300      	str	r3, [sp, #0]
 800bff8:	4623      	mov	r3, r4
 800bffa:	f7f7 fdd4 	bl	8003ba6 <HAL_HCD_HC_Init>
 800bffe:	4603      	mov	r3, r0
 800c000:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800c002:	7bfb      	ldrb	r3, [r7, #15]
 800c004:	4618      	mov	r0, r3
 800c006:	f000 f8bf 	bl	800c188 <USBH_Get_USB_Status>
 800c00a:	4603      	mov	r3, r0
 800c00c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c00e:	7bbb      	ldrb	r3, [r7, #14]
}
 800c010:	4618      	mov	r0, r3
 800c012:	3714      	adds	r7, #20
 800c014:	46bd      	mov	sp, r7
 800c016:	bd90      	pop	{r4, r7, pc}

0800c018 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c018:	b580      	push	{r7, lr}
 800c01a:	b084      	sub	sp, #16
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	6078      	str	r0, [r7, #4]
 800c020:	460b      	mov	r3, r1
 800c022:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c024:	2300      	movs	r3, #0
 800c026:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c028:	2300      	movs	r3, #0
 800c02a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c032:	78fa      	ldrb	r2, [r7, #3]
 800c034:	4611      	mov	r1, r2
 800c036:	4618      	mov	r0, r3
 800c038:	f7f7 fe6d 	bl	8003d16 <HAL_HCD_HC_Halt>
 800c03c:	4603      	mov	r3, r0
 800c03e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c040:	7bfb      	ldrb	r3, [r7, #15]
 800c042:	4618      	mov	r0, r3
 800c044:	f000 f8a0 	bl	800c188 <USBH_Get_USB_Status>
 800c048:	4603      	mov	r3, r0
 800c04a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c04c:	7bbb      	ldrb	r3, [r7, #14]
}
 800c04e:	4618      	mov	r0, r3
 800c050:	3710      	adds	r7, #16
 800c052:	46bd      	mov	sp, r7
 800c054:	bd80      	pop	{r7, pc}

0800c056 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800c056:	b590      	push	{r4, r7, lr}
 800c058:	b089      	sub	sp, #36	@ 0x24
 800c05a:	af04      	add	r7, sp, #16
 800c05c:	6078      	str	r0, [r7, #4]
 800c05e:	4608      	mov	r0, r1
 800c060:	4611      	mov	r1, r2
 800c062:	461a      	mov	r2, r3
 800c064:	4603      	mov	r3, r0
 800c066:	70fb      	strb	r3, [r7, #3]
 800c068:	460b      	mov	r3, r1
 800c06a:	70bb      	strb	r3, [r7, #2]
 800c06c:	4613      	mov	r3, r2
 800c06e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c070:	2300      	movs	r3, #0
 800c072:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c074:	2300      	movs	r3, #0
 800c076:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800c07e:	787c      	ldrb	r4, [r7, #1]
 800c080:	78ba      	ldrb	r2, [r7, #2]
 800c082:	78f9      	ldrb	r1, [r7, #3]
 800c084:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800c088:	9303      	str	r3, [sp, #12]
 800c08a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c08c:	9302      	str	r3, [sp, #8]
 800c08e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c090:	9301      	str	r3, [sp, #4]
 800c092:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c096:	9300      	str	r3, [sp, #0]
 800c098:	4623      	mov	r3, r4
 800c09a:	f7f7 fe5f 	bl	8003d5c <HAL_HCD_HC_SubmitRequest>
 800c09e:	4603      	mov	r3, r0
 800c0a0:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800c0a2:	7bfb      	ldrb	r3, [r7, #15]
 800c0a4:	4618      	mov	r0, r3
 800c0a6:	f000 f86f 	bl	800c188 <USBH_Get_USB_Status>
 800c0aa:	4603      	mov	r3, r0
 800c0ac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c0ae:	7bbb      	ldrb	r3, [r7, #14]
}
 800c0b0:	4618      	mov	r0, r3
 800c0b2:	3714      	adds	r7, #20
 800c0b4:	46bd      	mov	sp, r7
 800c0b6:	bd90      	pop	{r4, r7, pc}

0800c0b8 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c0b8:	b580      	push	{r7, lr}
 800c0ba:	b082      	sub	sp, #8
 800c0bc:	af00      	add	r7, sp, #0
 800c0be:	6078      	str	r0, [r7, #4]
 800c0c0:	460b      	mov	r3, r1
 800c0c2:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c0ca:	78fa      	ldrb	r2, [r7, #3]
 800c0cc:	4611      	mov	r1, r2
 800c0ce:	4618      	mov	r0, r3
 800c0d0:	f7f8 f940 	bl	8004354 <HAL_HCD_HC_GetURBState>
 800c0d4:	4603      	mov	r3, r0
}
 800c0d6:	4618      	mov	r0, r3
 800c0d8:	3708      	adds	r7, #8
 800c0da:	46bd      	mov	sp, r7
 800c0dc:	bd80      	pop	{r7, pc}

0800c0de <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800c0de:	b580      	push	{r7, lr}
 800c0e0:	b082      	sub	sp, #8
 800c0e2:	af00      	add	r7, sp, #0
 800c0e4:	6078      	str	r0, [r7, #4]
 800c0e6:	460b      	mov	r3, r1
 800c0e8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800c0f0:	2b01      	cmp	r3, #1
 800c0f2:	d103      	bne.n	800c0fc <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800c0f4:	78fb      	ldrb	r3, [r7, #3]
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	f000 f872 	bl	800c1e0 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800c0fc:	20c8      	movs	r0, #200	@ 0xc8
 800c0fe:	f7f6 f999 	bl	8002434 <HAL_Delay>
  return USBH_OK;
 800c102:	2300      	movs	r3, #0
}
 800c104:	4618      	mov	r0, r3
 800c106:	3708      	adds	r7, #8
 800c108:	46bd      	mov	sp, r7
 800c10a:	bd80      	pop	{r7, pc}

0800c10c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800c10c:	b480      	push	{r7}
 800c10e:	b085      	sub	sp, #20
 800c110:	af00      	add	r7, sp, #0
 800c112:	6078      	str	r0, [r7, #4]
 800c114:	460b      	mov	r3, r1
 800c116:	70fb      	strb	r3, [r7, #3]
 800c118:	4613      	mov	r3, r2
 800c11a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c122:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800c124:	78fa      	ldrb	r2, [r7, #3]
 800c126:	68f9      	ldr	r1, [r7, #12]
 800c128:	4613      	mov	r3, r2
 800c12a:	011b      	lsls	r3, r3, #4
 800c12c:	1a9b      	subs	r3, r3, r2
 800c12e:	009b      	lsls	r3, r3, #2
 800c130:	440b      	add	r3, r1
 800c132:	3317      	adds	r3, #23
 800c134:	781b      	ldrb	r3, [r3, #0]
 800c136:	2b00      	cmp	r3, #0
 800c138:	d00a      	beq.n	800c150 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800c13a:	78fa      	ldrb	r2, [r7, #3]
 800c13c:	68f9      	ldr	r1, [r7, #12]
 800c13e:	4613      	mov	r3, r2
 800c140:	011b      	lsls	r3, r3, #4
 800c142:	1a9b      	subs	r3, r3, r2
 800c144:	009b      	lsls	r3, r3, #2
 800c146:	440b      	add	r3, r1
 800c148:	333c      	adds	r3, #60	@ 0x3c
 800c14a:	78ba      	ldrb	r2, [r7, #2]
 800c14c:	701a      	strb	r2, [r3, #0]
 800c14e:	e009      	b.n	800c164 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800c150:	78fa      	ldrb	r2, [r7, #3]
 800c152:	68f9      	ldr	r1, [r7, #12]
 800c154:	4613      	mov	r3, r2
 800c156:	011b      	lsls	r3, r3, #4
 800c158:	1a9b      	subs	r3, r3, r2
 800c15a:	009b      	lsls	r3, r3, #2
 800c15c:	440b      	add	r3, r1
 800c15e:	333d      	adds	r3, #61	@ 0x3d
 800c160:	78ba      	ldrb	r2, [r7, #2]
 800c162:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800c164:	2300      	movs	r3, #0
}
 800c166:	4618      	mov	r0, r3
 800c168:	3714      	adds	r7, #20
 800c16a:	46bd      	mov	sp, r7
 800c16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c170:	4770      	bx	lr

0800c172 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800c172:	b580      	push	{r7, lr}
 800c174:	b082      	sub	sp, #8
 800c176:	af00      	add	r7, sp, #0
 800c178:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800c17a:	6878      	ldr	r0, [r7, #4]
 800c17c:	f7f6 f95a 	bl	8002434 <HAL_Delay>
}
 800c180:	bf00      	nop
 800c182:	3708      	adds	r7, #8
 800c184:	46bd      	mov	sp, r7
 800c186:	bd80      	pop	{r7, pc}

0800c188 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c188:	b480      	push	{r7}
 800c18a:	b085      	sub	sp, #20
 800c18c:	af00      	add	r7, sp, #0
 800c18e:	4603      	mov	r3, r0
 800c190:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c192:	2300      	movs	r3, #0
 800c194:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c196:	79fb      	ldrb	r3, [r7, #7]
 800c198:	2b03      	cmp	r3, #3
 800c19a:	d817      	bhi.n	800c1cc <USBH_Get_USB_Status+0x44>
 800c19c:	a201      	add	r2, pc, #4	@ (adr r2, 800c1a4 <USBH_Get_USB_Status+0x1c>)
 800c19e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1a2:	bf00      	nop
 800c1a4:	0800c1b5 	.word	0x0800c1b5
 800c1a8:	0800c1bb 	.word	0x0800c1bb
 800c1ac:	0800c1c1 	.word	0x0800c1c1
 800c1b0:	0800c1c7 	.word	0x0800c1c7
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800c1b4:	2300      	movs	r3, #0
 800c1b6:	73fb      	strb	r3, [r7, #15]
    break;
 800c1b8:	e00b      	b.n	800c1d2 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800c1ba:	2302      	movs	r3, #2
 800c1bc:	73fb      	strb	r3, [r7, #15]
    break;
 800c1be:	e008      	b.n	800c1d2 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800c1c0:	2301      	movs	r3, #1
 800c1c2:	73fb      	strb	r3, [r7, #15]
    break;
 800c1c4:	e005      	b.n	800c1d2 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800c1c6:	2302      	movs	r3, #2
 800c1c8:	73fb      	strb	r3, [r7, #15]
    break;
 800c1ca:	e002      	b.n	800c1d2 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800c1cc:	2302      	movs	r3, #2
 800c1ce:	73fb      	strb	r3, [r7, #15]
    break;
 800c1d0:	bf00      	nop
  }
  return usb_status;
 800c1d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1d4:	4618      	mov	r0, r3
 800c1d6:	3714      	adds	r7, #20
 800c1d8:	46bd      	mov	sp, r7
 800c1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1de:	4770      	bx	lr

0800c1e0 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800c1e0:	b580      	push	{r7, lr}
 800c1e2:	b084      	sub	sp, #16
 800c1e4:	af00      	add	r7, sp, #0
 800c1e6:	4603      	mov	r3, r0
 800c1e8:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800c1ea:	79fb      	ldrb	r3, [r7, #7]
 800c1ec:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800c1ee:	79fb      	ldrb	r3, [r7, #7]
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d102      	bne.n	800c1fa <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	73fb      	strb	r3, [r7, #15]
 800c1f8:	e001      	b.n	800c1fe <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800c1fa:	2301      	movs	r3, #1
 800c1fc:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800c1fe:	7bfb      	ldrb	r3, [r7, #15]
 800c200:	461a      	mov	r2, r3
 800c202:	2101      	movs	r1, #1
 800c204:	4803      	ldr	r0, [pc, #12]	@ (800c214 <MX_DriverVbusFS+0x34>)
 800c206:	f7f7 fc35 	bl	8003a74 <HAL_GPIO_WritePin>
}
 800c20a:	bf00      	nop
 800c20c:	3710      	adds	r7, #16
 800c20e:	46bd      	mov	sp, r7
 800c210:	bd80      	pop	{r7, pc}
 800c212:	bf00      	nop
 800c214:	40020800 	.word	0x40020800

0800c218 <malloc>:
 800c218:	4b02      	ldr	r3, [pc, #8]	@ (800c224 <malloc+0xc>)
 800c21a:	4601      	mov	r1, r0
 800c21c:	6818      	ldr	r0, [r3, #0]
 800c21e:	f000 b82d 	b.w	800c27c <_malloc_r>
 800c222:	bf00      	nop
 800c224:	20000048 	.word	0x20000048

0800c228 <free>:
 800c228:	4b02      	ldr	r3, [pc, #8]	@ (800c234 <free+0xc>)
 800c22a:	4601      	mov	r1, r0
 800c22c:	6818      	ldr	r0, [r3, #0]
 800c22e:	f000 b917 	b.w	800c460 <_free_r>
 800c232:	bf00      	nop
 800c234:	20000048 	.word	0x20000048

0800c238 <sbrk_aligned>:
 800c238:	b570      	push	{r4, r5, r6, lr}
 800c23a:	4e0f      	ldr	r6, [pc, #60]	@ (800c278 <sbrk_aligned+0x40>)
 800c23c:	460c      	mov	r4, r1
 800c23e:	6831      	ldr	r1, [r6, #0]
 800c240:	4605      	mov	r5, r0
 800c242:	b911      	cbnz	r1, 800c24a <sbrk_aligned+0x12>
 800c244:	f000 f8d0 	bl	800c3e8 <_sbrk_r>
 800c248:	6030      	str	r0, [r6, #0]
 800c24a:	4621      	mov	r1, r4
 800c24c:	4628      	mov	r0, r5
 800c24e:	f000 f8cb 	bl	800c3e8 <_sbrk_r>
 800c252:	1c43      	adds	r3, r0, #1
 800c254:	d103      	bne.n	800c25e <sbrk_aligned+0x26>
 800c256:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800c25a:	4620      	mov	r0, r4
 800c25c:	bd70      	pop	{r4, r5, r6, pc}
 800c25e:	1cc4      	adds	r4, r0, #3
 800c260:	f024 0403 	bic.w	r4, r4, #3
 800c264:	42a0      	cmp	r0, r4
 800c266:	d0f8      	beq.n	800c25a <sbrk_aligned+0x22>
 800c268:	1a21      	subs	r1, r4, r0
 800c26a:	4628      	mov	r0, r5
 800c26c:	f000 f8bc 	bl	800c3e8 <_sbrk_r>
 800c270:	3001      	adds	r0, #1
 800c272:	d1f2      	bne.n	800c25a <sbrk_aligned+0x22>
 800c274:	e7ef      	b.n	800c256 <sbrk_aligned+0x1e>
 800c276:	bf00      	nop
 800c278:	20000cac 	.word	0x20000cac

0800c27c <_malloc_r>:
 800c27c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c280:	1ccd      	adds	r5, r1, #3
 800c282:	f025 0503 	bic.w	r5, r5, #3
 800c286:	3508      	adds	r5, #8
 800c288:	2d0c      	cmp	r5, #12
 800c28a:	bf38      	it	cc
 800c28c:	250c      	movcc	r5, #12
 800c28e:	2d00      	cmp	r5, #0
 800c290:	4606      	mov	r6, r0
 800c292:	db01      	blt.n	800c298 <_malloc_r+0x1c>
 800c294:	42a9      	cmp	r1, r5
 800c296:	d904      	bls.n	800c2a2 <_malloc_r+0x26>
 800c298:	230c      	movs	r3, #12
 800c29a:	6033      	str	r3, [r6, #0]
 800c29c:	2000      	movs	r0, #0
 800c29e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c2a2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c378 <_malloc_r+0xfc>
 800c2a6:	f000 f869 	bl	800c37c <__malloc_lock>
 800c2aa:	f8d8 3000 	ldr.w	r3, [r8]
 800c2ae:	461c      	mov	r4, r3
 800c2b0:	bb44      	cbnz	r4, 800c304 <_malloc_r+0x88>
 800c2b2:	4629      	mov	r1, r5
 800c2b4:	4630      	mov	r0, r6
 800c2b6:	f7ff ffbf 	bl	800c238 <sbrk_aligned>
 800c2ba:	1c43      	adds	r3, r0, #1
 800c2bc:	4604      	mov	r4, r0
 800c2be:	d158      	bne.n	800c372 <_malloc_r+0xf6>
 800c2c0:	f8d8 4000 	ldr.w	r4, [r8]
 800c2c4:	4627      	mov	r7, r4
 800c2c6:	2f00      	cmp	r7, #0
 800c2c8:	d143      	bne.n	800c352 <_malloc_r+0xd6>
 800c2ca:	2c00      	cmp	r4, #0
 800c2cc:	d04b      	beq.n	800c366 <_malloc_r+0xea>
 800c2ce:	6823      	ldr	r3, [r4, #0]
 800c2d0:	4639      	mov	r1, r7
 800c2d2:	4630      	mov	r0, r6
 800c2d4:	eb04 0903 	add.w	r9, r4, r3
 800c2d8:	f000 f886 	bl	800c3e8 <_sbrk_r>
 800c2dc:	4581      	cmp	r9, r0
 800c2de:	d142      	bne.n	800c366 <_malloc_r+0xea>
 800c2e0:	6821      	ldr	r1, [r4, #0]
 800c2e2:	1a6d      	subs	r5, r5, r1
 800c2e4:	4629      	mov	r1, r5
 800c2e6:	4630      	mov	r0, r6
 800c2e8:	f7ff ffa6 	bl	800c238 <sbrk_aligned>
 800c2ec:	3001      	adds	r0, #1
 800c2ee:	d03a      	beq.n	800c366 <_malloc_r+0xea>
 800c2f0:	6823      	ldr	r3, [r4, #0]
 800c2f2:	442b      	add	r3, r5
 800c2f4:	6023      	str	r3, [r4, #0]
 800c2f6:	f8d8 3000 	ldr.w	r3, [r8]
 800c2fa:	685a      	ldr	r2, [r3, #4]
 800c2fc:	bb62      	cbnz	r2, 800c358 <_malloc_r+0xdc>
 800c2fe:	f8c8 7000 	str.w	r7, [r8]
 800c302:	e00f      	b.n	800c324 <_malloc_r+0xa8>
 800c304:	6822      	ldr	r2, [r4, #0]
 800c306:	1b52      	subs	r2, r2, r5
 800c308:	d420      	bmi.n	800c34c <_malloc_r+0xd0>
 800c30a:	2a0b      	cmp	r2, #11
 800c30c:	d917      	bls.n	800c33e <_malloc_r+0xc2>
 800c30e:	1961      	adds	r1, r4, r5
 800c310:	42a3      	cmp	r3, r4
 800c312:	6025      	str	r5, [r4, #0]
 800c314:	bf18      	it	ne
 800c316:	6059      	strne	r1, [r3, #4]
 800c318:	6863      	ldr	r3, [r4, #4]
 800c31a:	bf08      	it	eq
 800c31c:	f8c8 1000 	streq.w	r1, [r8]
 800c320:	5162      	str	r2, [r4, r5]
 800c322:	604b      	str	r3, [r1, #4]
 800c324:	4630      	mov	r0, r6
 800c326:	f000 f82f 	bl	800c388 <__malloc_unlock>
 800c32a:	f104 000b 	add.w	r0, r4, #11
 800c32e:	1d23      	adds	r3, r4, #4
 800c330:	f020 0007 	bic.w	r0, r0, #7
 800c334:	1ac2      	subs	r2, r0, r3
 800c336:	bf1c      	itt	ne
 800c338:	1a1b      	subne	r3, r3, r0
 800c33a:	50a3      	strne	r3, [r4, r2]
 800c33c:	e7af      	b.n	800c29e <_malloc_r+0x22>
 800c33e:	6862      	ldr	r2, [r4, #4]
 800c340:	42a3      	cmp	r3, r4
 800c342:	bf0c      	ite	eq
 800c344:	f8c8 2000 	streq.w	r2, [r8]
 800c348:	605a      	strne	r2, [r3, #4]
 800c34a:	e7eb      	b.n	800c324 <_malloc_r+0xa8>
 800c34c:	4623      	mov	r3, r4
 800c34e:	6864      	ldr	r4, [r4, #4]
 800c350:	e7ae      	b.n	800c2b0 <_malloc_r+0x34>
 800c352:	463c      	mov	r4, r7
 800c354:	687f      	ldr	r7, [r7, #4]
 800c356:	e7b6      	b.n	800c2c6 <_malloc_r+0x4a>
 800c358:	461a      	mov	r2, r3
 800c35a:	685b      	ldr	r3, [r3, #4]
 800c35c:	42a3      	cmp	r3, r4
 800c35e:	d1fb      	bne.n	800c358 <_malloc_r+0xdc>
 800c360:	2300      	movs	r3, #0
 800c362:	6053      	str	r3, [r2, #4]
 800c364:	e7de      	b.n	800c324 <_malloc_r+0xa8>
 800c366:	230c      	movs	r3, #12
 800c368:	6033      	str	r3, [r6, #0]
 800c36a:	4630      	mov	r0, r6
 800c36c:	f000 f80c 	bl	800c388 <__malloc_unlock>
 800c370:	e794      	b.n	800c29c <_malloc_r+0x20>
 800c372:	6005      	str	r5, [r0, #0]
 800c374:	e7d6      	b.n	800c324 <_malloc_r+0xa8>
 800c376:	bf00      	nop
 800c378:	20000cb0 	.word	0x20000cb0

0800c37c <__malloc_lock>:
 800c37c:	4801      	ldr	r0, [pc, #4]	@ (800c384 <__malloc_lock+0x8>)
 800c37e:	f000 b86d 	b.w	800c45c <__retarget_lock_acquire_recursive>
 800c382:	bf00      	nop
 800c384:	20000dec 	.word	0x20000dec

0800c388 <__malloc_unlock>:
 800c388:	4801      	ldr	r0, [pc, #4]	@ (800c390 <__malloc_unlock+0x8>)
 800c38a:	f000 b868 	b.w	800c45e <__retarget_lock_release_recursive>
 800c38e:	bf00      	nop
 800c390:	20000dec 	.word	0x20000dec

0800c394 <siprintf>:
 800c394:	b40e      	push	{r1, r2, r3}
 800c396:	b510      	push	{r4, lr}
 800c398:	b09d      	sub	sp, #116	@ 0x74
 800c39a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800c39c:	9002      	str	r0, [sp, #8]
 800c39e:	9006      	str	r0, [sp, #24]
 800c3a0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c3a4:	480a      	ldr	r0, [pc, #40]	@ (800c3d0 <siprintf+0x3c>)
 800c3a6:	9107      	str	r1, [sp, #28]
 800c3a8:	9104      	str	r1, [sp, #16]
 800c3aa:	490a      	ldr	r1, [pc, #40]	@ (800c3d4 <siprintf+0x40>)
 800c3ac:	f853 2b04 	ldr.w	r2, [r3], #4
 800c3b0:	9105      	str	r1, [sp, #20]
 800c3b2:	2400      	movs	r4, #0
 800c3b4:	a902      	add	r1, sp, #8
 800c3b6:	6800      	ldr	r0, [r0, #0]
 800c3b8:	9301      	str	r3, [sp, #4]
 800c3ba:	941b      	str	r4, [sp, #108]	@ 0x6c
 800c3bc:	f000 f8f6 	bl	800c5ac <_svfiprintf_r>
 800c3c0:	9b02      	ldr	r3, [sp, #8]
 800c3c2:	701c      	strb	r4, [r3, #0]
 800c3c4:	b01d      	add	sp, #116	@ 0x74
 800c3c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c3ca:	b003      	add	sp, #12
 800c3cc:	4770      	bx	lr
 800c3ce:	bf00      	nop
 800c3d0:	20000048 	.word	0x20000048
 800c3d4:	ffff0208 	.word	0xffff0208

0800c3d8 <memset>:
 800c3d8:	4402      	add	r2, r0
 800c3da:	4603      	mov	r3, r0
 800c3dc:	4293      	cmp	r3, r2
 800c3de:	d100      	bne.n	800c3e2 <memset+0xa>
 800c3e0:	4770      	bx	lr
 800c3e2:	f803 1b01 	strb.w	r1, [r3], #1
 800c3e6:	e7f9      	b.n	800c3dc <memset+0x4>

0800c3e8 <_sbrk_r>:
 800c3e8:	b538      	push	{r3, r4, r5, lr}
 800c3ea:	4d06      	ldr	r5, [pc, #24]	@ (800c404 <_sbrk_r+0x1c>)
 800c3ec:	2300      	movs	r3, #0
 800c3ee:	4604      	mov	r4, r0
 800c3f0:	4608      	mov	r0, r1
 800c3f2:	602b      	str	r3, [r5, #0]
 800c3f4:	f7f5 fef0 	bl	80021d8 <_sbrk>
 800c3f8:	1c43      	adds	r3, r0, #1
 800c3fa:	d102      	bne.n	800c402 <_sbrk_r+0x1a>
 800c3fc:	682b      	ldr	r3, [r5, #0]
 800c3fe:	b103      	cbz	r3, 800c402 <_sbrk_r+0x1a>
 800c400:	6023      	str	r3, [r4, #0]
 800c402:	bd38      	pop	{r3, r4, r5, pc}
 800c404:	20000df0 	.word	0x20000df0

0800c408 <__errno>:
 800c408:	4b01      	ldr	r3, [pc, #4]	@ (800c410 <__errno+0x8>)
 800c40a:	6818      	ldr	r0, [r3, #0]
 800c40c:	4770      	bx	lr
 800c40e:	bf00      	nop
 800c410:	20000048 	.word	0x20000048

0800c414 <__libc_init_array>:
 800c414:	b570      	push	{r4, r5, r6, lr}
 800c416:	4d0d      	ldr	r5, [pc, #52]	@ (800c44c <__libc_init_array+0x38>)
 800c418:	4c0d      	ldr	r4, [pc, #52]	@ (800c450 <__libc_init_array+0x3c>)
 800c41a:	1b64      	subs	r4, r4, r5
 800c41c:	10a4      	asrs	r4, r4, #2
 800c41e:	2600      	movs	r6, #0
 800c420:	42a6      	cmp	r6, r4
 800c422:	d109      	bne.n	800c438 <__libc_init_array+0x24>
 800c424:	4d0b      	ldr	r5, [pc, #44]	@ (800c454 <__libc_init_array+0x40>)
 800c426:	4c0c      	ldr	r4, [pc, #48]	@ (800c458 <__libc_init_array+0x44>)
 800c428:	f000 fba6 	bl	800cb78 <_init>
 800c42c:	1b64      	subs	r4, r4, r5
 800c42e:	10a4      	asrs	r4, r4, #2
 800c430:	2600      	movs	r6, #0
 800c432:	42a6      	cmp	r6, r4
 800c434:	d105      	bne.n	800c442 <__libc_init_array+0x2e>
 800c436:	bd70      	pop	{r4, r5, r6, pc}
 800c438:	f855 3b04 	ldr.w	r3, [r5], #4
 800c43c:	4798      	blx	r3
 800c43e:	3601      	adds	r6, #1
 800c440:	e7ee      	b.n	800c420 <__libc_init_array+0xc>
 800c442:	f855 3b04 	ldr.w	r3, [r5], #4
 800c446:	4798      	blx	r3
 800c448:	3601      	adds	r6, #1
 800c44a:	e7f2      	b.n	800c432 <__libc_init_array+0x1e>
 800c44c:	0800cc1c 	.word	0x0800cc1c
 800c450:	0800cc1c 	.word	0x0800cc1c
 800c454:	0800cc1c 	.word	0x0800cc1c
 800c458:	0800cc20 	.word	0x0800cc20

0800c45c <__retarget_lock_acquire_recursive>:
 800c45c:	4770      	bx	lr

0800c45e <__retarget_lock_release_recursive>:
 800c45e:	4770      	bx	lr

0800c460 <_free_r>:
 800c460:	b538      	push	{r3, r4, r5, lr}
 800c462:	4605      	mov	r5, r0
 800c464:	2900      	cmp	r1, #0
 800c466:	d041      	beq.n	800c4ec <_free_r+0x8c>
 800c468:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c46c:	1f0c      	subs	r4, r1, #4
 800c46e:	2b00      	cmp	r3, #0
 800c470:	bfb8      	it	lt
 800c472:	18e4      	addlt	r4, r4, r3
 800c474:	f7ff ff82 	bl	800c37c <__malloc_lock>
 800c478:	4a1d      	ldr	r2, [pc, #116]	@ (800c4f0 <_free_r+0x90>)
 800c47a:	6813      	ldr	r3, [r2, #0]
 800c47c:	b933      	cbnz	r3, 800c48c <_free_r+0x2c>
 800c47e:	6063      	str	r3, [r4, #4]
 800c480:	6014      	str	r4, [r2, #0]
 800c482:	4628      	mov	r0, r5
 800c484:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c488:	f7ff bf7e 	b.w	800c388 <__malloc_unlock>
 800c48c:	42a3      	cmp	r3, r4
 800c48e:	d908      	bls.n	800c4a2 <_free_r+0x42>
 800c490:	6820      	ldr	r0, [r4, #0]
 800c492:	1821      	adds	r1, r4, r0
 800c494:	428b      	cmp	r3, r1
 800c496:	bf01      	itttt	eq
 800c498:	6819      	ldreq	r1, [r3, #0]
 800c49a:	685b      	ldreq	r3, [r3, #4]
 800c49c:	1809      	addeq	r1, r1, r0
 800c49e:	6021      	streq	r1, [r4, #0]
 800c4a0:	e7ed      	b.n	800c47e <_free_r+0x1e>
 800c4a2:	461a      	mov	r2, r3
 800c4a4:	685b      	ldr	r3, [r3, #4]
 800c4a6:	b10b      	cbz	r3, 800c4ac <_free_r+0x4c>
 800c4a8:	42a3      	cmp	r3, r4
 800c4aa:	d9fa      	bls.n	800c4a2 <_free_r+0x42>
 800c4ac:	6811      	ldr	r1, [r2, #0]
 800c4ae:	1850      	adds	r0, r2, r1
 800c4b0:	42a0      	cmp	r0, r4
 800c4b2:	d10b      	bne.n	800c4cc <_free_r+0x6c>
 800c4b4:	6820      	ldr	r0, [r4, #0]
 800c4b6:	4401      	add	r1, r0
 800c4b8:	1850      	adds	r0, r2, r1
 800c4ba:	4283      	cmp	r3, r0
 800c4bc:	6011      	str	r1, [r2, #0]
 800c4be:	d1e0      	bne.n	800c482 <_free_r+0x22>
 800c4c0:	6818      	ldr	r0, [r3, #0]
 800c4c2:	685b      	ldr	r3, [r3, #4]
 800c4c4:	6053      	str	r3, [r2, #4]
 800c4c6:	4408      	add	r0, r1
 800c4c8:	6010      	str	r0, [r2, #0]
 800c4ca:	e7da      	b.n	800c482 <_free_r+0x22>
 800c4cc:	d902      	bls.n	800c4d4 <_free_r+0x74>
 800c4ce:	230c      	movs	r3, #12
 800c4d0:	602b      	str	r3, [r5, #0]
 800c4d2:	e7d6      	b.n	800c482 <_free_r+0x22>
 800c4d4:	6820      	ldr	r0, [r4, #0]
 800c4d6:	1821      	adds	r1, r4, r0
 800c4d8:	428b      	cmp	r3, r1
 800c4da:	bf04      	itt	eq
 800c4dc:	6819      	ldreq	r1, [r3, #0]
 800c4de:	685b      	ldreq	r3, [r3, #4]
 800c4e0:	6063      	str	r3, [r4, #4]
 800c4e2:	bf04      	itt	eq
 800c4e4:	1809      	addeq	r1, r1, r0
 800c4e6:	6021      	streq	r1, [r4, #0]
 800c4e8:	6054      	str	r4, [r2, #4]
 800c4ea:	e7ca      	b.n	800c482 <_free_r+0x22>
 800c4ec:	bd38      	pop	{r3, r4, r5, pc}
 800c4ee:	bf00      	nop
 800c4f0:	20000cb0 	.word	0x20000cb0

0800c4f4 <__ssputs_r>:
 800c4f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c4f8:	688e      	ldr	r6, [r1, #8]
 800c4fa:	461f      	mov	r7, r3
 800c4fc:	42be      	cmp	r6, r7
 800c4fe:	680b      	ldr	r3, [r1, #0]
 800c500:	4682      	mov	sl, r0
 800c502:	460c      	mov	r4, r1
 800c504:	4690      	mov	r8, r2
 800c506:	d82d      	bhi.n	800c564 <__ssputs_r+0x70>
 800c508:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c50c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c510:	d026      	beq.n	800c560 <__ssputs_r+0x6c>
 800c512:	6965      	ldr	r5, [r4, #20]
 800c514:	6909      	ldr	r1, [r1, #16]
 800c516:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c51a:	eba3 0901 	sub.w	r9, r3, r1
 800c51e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c522:	1c7b      	adds	r3, r7, #1
 800c524:	444b      	add	r3, r9
 800c526:	106d      	asrs	r5, r5, #1
 800c528:	429d      	cmp	r5, r3
 800c52a:	bf38      	it	cc
 800c52c:	461d      	movcc	r5, r3
 800c52e:	0553      	lsls	r3, r2, #21
 800c530:	d527      	bpl.n	800c582 <__ssputs_r+0x8e>
 800c532:	4629      	mov	r1, r5
 800c534:	f7ff fea2 	bl	800c27c <_malloc_r>
 800c538:	4606      	mov	r6, r0
 800c53a:	b360      	cbz	r0, 800c596 <__ssputs_r+0xa2>
 800c53c:	6921      	ldr	r1, [r4, #16]
 800c53e:	464a      	mov	r2, r9
 800c540:	f000 fb04 	bl	800cb4c <memcpy>
 800c544:	89a3      	ldrh	r3, [r4, #12]
 800c546:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c54a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c54e:	81a3      	strh	r3, [r4, #12]
 800c550:	6126      	str	r6, [r4, #16]
 800c552:	6165      	str	r5, [r4, #20]
 800c554:	444e      	add	r6, r9
 800c556:	eba5 0509 	sub.w	r5, r5, r9
 800c55a:	6026      	str	r6, [r4, #0]
 800c55c:	60a5      	str	r5, [r4, #8]
 800c55e:	463e      	mov	r6, r7
 800c560:	42be      	cmp	r6, r7
 800c562:	d900      	bls.n	800c566 <__ssputs_r+0x72>
 800c564:	463e      	mov	r6, r7
 800c566:	6820      	ldr	r0, [r4, #0]
 800c568:	4632      	mov	r2, r6
 800c56a:	4641      	mov	r1, r8
 800c56c:	f000 fad4 	bl	800cb18 <memmove>
 800c570:	68a3      	ldr	r3, [r4, #8]
 800c572:	1b9b      	subs	r3, r3, r6
 800c574:	60a3      	str	r3, [r4, #8]
 800c576:	6823      	ldr	r3, [r4, #0]
 800c578:	4433      	add	r3, r6
 800c57a:	6023      	str	r3, [r4, #0]
 800c57c:	2000      	movs	r0, #0
 800c57e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c582:	462a      	mov	r2, r5
 800c584:	f000 fa9a 	bl	800cabc <_realloc_r>
 800c588:	4606      	mov	r6, r0
 800c58a:	2800      	cmp	r0, #0
 800c58c:	d1e0      	bne.n	800c550 <__ssputs_r+0x5c>
 800c58e:	6921      	ldr	r1, [r4, #16]
 800c590:	4650      	mov	r0, sl
 800c592:	f7ff ff65 	bl	800c460 <_free_r>
 800c596:	230c      	movs	r3, #12
 800c598:	f8ca 3000 	str.w	r3, [sl]
 800c59c:	89a3      	ldrh	r3, [r4, #12]
 800c59e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c5a2:	81a3      	strh	r3, [r4, #12]
 800c5a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c5a8:	e7e9      	b.n	800c57e <__ssputs_r+0x8a>
	...

0800c5ac <_svfiprintf_r>:
 800c5ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5b0:	4698      	mov	r8, r3
 800c5b2:	898b      	ldrh	r3, [r1, #12]
 800c5b4:	061b      	lsls	r3, r3, #24
 800c5b6:	b09d      	sub	sp, #116	@ 0x74
 800c5b8:	4607      	mov	r7, r0
 800c5ba:	460d      	mov	r5, r1
 800c5bc:	4614      	mov	r4, r2
 800c5be:	d510      	bpl.n	800c5e2 <_svfiprintf_r+0x36>
 800c5c0:	690b      	ldr	r3, [r1, #16]
 800c5c2:	b973      	cbnz	r3, 800c5e2 <_svfiprintf_r+0x36>
 800c5c4:	2140      	movs	r1, #64	@ 0x40
 800c5c6:	f7ff fe59 	bl	800c27c <_malloc_r>
 800c5ca:	6028      	str	r0, [r5, #0]
 800c5cc:	6128      	str	r0, [r5, #16]
 800c5ce:	b930      	cbnz	r0, 800c5de <_svfiprintf_r+0x32>
 800c5d0:	230c      	movs	r3, #12
 800c5d2:	603b      	str	r3, [r7, #0]
 800c5d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c5d8:	b01d      	add	sp, #116	@ 0x74
 800c5da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5de:	2340      	movs	r3, #64	@ 0x40
 800c5e0:	616b      	str	r3, [r5, #20]
 800c5e2:	2300      	movs	r3, #0
 800c5e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c5e6:	2320      	movs	r3, #32
 800c5e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c5ec:	f8cd 800c 	str.w	r8, [sp, #12]
 800c5f0:	2330      	movs	r3, #48	@ 0x30
 800c5f2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c790 <_svfiprintf_r+0x1e4>
 800c5f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c5fa:	f04f 0901 	mov.w	r9, #1
 800c5fe:	4623      	mov	r3, r4
 800c600:	469a      	mov	sl, r3
 800c602:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c606:	b10a      	cbz	r2, 800c60c <_svfiprintf_r+0x60>
 800c608:	2a25      	cmp	r2, #37	@ 0x25
 800c60a:	d1f9      	bne.n	800c600 <_svfiprintf_r+0x54>
 800c60c:	ebba 0b04 	subs.w	fp, sl, r4
 800c610:	d00b      	beq.n	800c62a <_svfiprintf_r+0x7e>
 800c612:	465b      	mov	r3, fp
 800c614:	4622      	mov	r2, r4
 800c616:	4629      	mov	r1, r5
 800c618:	4638      	mov	r0, r7
 800c61a:	f7ff ff6b 	bl	800c4f4 <__ssputs_r>
 800c61e:	3001      	adds	r0, #1
 800c620:	f000 80a7 	beq.w	800c772 <_svfiprintf_r+0x1c6>
 800c624:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c626:	445a      	add	r2, fp
 800c628:	9209      	str	r2, [sp, #36]	@ 0x24
 800c62a:	f89a 3000 	ldrb.w	r3, [sl]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	f000 809f 	beq.w	800c772 <_svfiprintf_r+0x1c6>
 800c634:	2300      	movs	r3, #0
 800c636:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c63a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c63e:	f10a 0a01 	add.w	sl, sl, #1
 800c642:	9304      	str	r3, [sp, #16]
 800c644:	9307      	str	r3, [sp, #28]
 800c646:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c64a:	931a      	str	r3, [sp, #104]	@ 0x68
 800c64c:	4654      	mov	r4, sl
 800c64e:	2205      	movs	r2, #5
 800c650:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c654:	484e      	ldr	r0, [pc, #312]	@ (800c790 <_svfiprintf_r+0x1e4>)
 800c656:	f7f3 fdc3 	bl	80001e0 <memchr>
 800c65a:	9a04      	ldr	r2, [sp, #16]
 800c65c:	b9d8      	cbnz	r0, 800c696 <_svfiprintf_r+0xea>
 800c65e:	06d0      	lsls	r0, r2, #27
 800c660:	bf44      	itt	mi
 800c662:	2320      	movmi	r3, #32
 800c664:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c668:	0711      	lsls	r1, r2, #28
 800c66a:	bf44      	itt	mi
 800c66c:	232b      	movmi	r3, #43	@ 0x2b
 800c66e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c672:	f89a 3000 	ldrb.w	r3, [sl]
 800c676:	2b2a      	cmp	r3, #42	@ 0x2a
 800c678:	d015      	beq.n	800c6a6 <_svfiprintf_r+0xfa>
 800c67a:	9a07      	ldr	r2, [sp, #28]
 800c67c:	4654      	mov	r4, sl
 800c67e:	2000      	movs	r0, #0
 800c680:	f04f 0c0a 	mov.w	ip, #10
 800c684:	4621      	mov	r1, r4
 800c686:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c68a:	3b30      	subs	r3, #48	@ 0x30
 800c68c:	2b09      	cmp	r3, #9
 800c68e:	d94b      	bls.n	800c728 <_svfiprintf_r+0x17c>
 800c690:	b1b0      	cbz	r0, 800c6c0 <_svfiprintf_r+0x114>
 800c692:	9207      	str	r2, [sp, #28]
 800c694:	e014      	b.n	800c6c0 <_svfiprintf_r+0x114>
 800c696:	eba0 0308 	sub.w	r3, r0, r8
 800c69a:	fa09 f303 	lsl.w	r3, r9, r3
 800c69e:	4313      	orrs	r3, r2
 800c6a0:	9304      	str	r3, [sp, #16]
 800c6a2:	46a2      	mov	sl, r4
 800c6a4:	e7d2      	b.n	800c64c <_svfiprintf_r+0xa0>
 800c6a6:	9b03      	ldr	r3, [sp, #12]
 800c6a8:	1d19      	adds	r1, r3, #4
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	9103      	str	r1, [sp, #12]
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	bfbb      	ittet	lt
 800c6b2:	425b      	neglt	r3, r3
 800c6b4:	f042 0202 	orrlt.w	r2, r2, #2
 800c6b8:	9307      	strge	r3, [sp, #28]
 800c6ba:	9307      	strlt	r3, [sp, #28]
 800c6bc:	bfb8      	it	lt
 800c6be:	9204      	strlt	r2, [sp, #16]
 800c6c0:	7823      	ldrb	r3, [r4, #0]
 800c6c2:	2b2e      	cmp	r3, #46	@ 0x2e
 800c6c4:	d10a      	bne.n	800c6dc <_svfiprintf_r+0x130>
 800c6c6:	7863      	ldrb	r3, [r4, #1]
 800c6c8:	2b2a      	cmp	r3, #42	@ 0x2a
 800c6ca:	d132      	bne.n	800c732 <_svfiprintf_r+0x186>
 800c6cc:	9b03      	ldr	r3, [sp, #12]
 800c6ce:	1d1a      	adds	r2, r3, #4
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	9203      	str	r2, [sp, #12]
 800c6d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c6d8:	3402      	adds	r4, #2
 800c6da:	9305      	str	r3, [sp, #20]
 800c6dc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c7a0 <_svfiprintf_r+0x1f4>
 800c6e0:	7821      	ldrb	r1, [r4, #0]
 800c6e2:	2203      	movs	r2, #3
 800c6e4:	4650      	mov	r0, sl
 800c6e6:	f7f3 fd7b 	bl	80001e0 <memchr>
 800c6ea:	b138      	cbz	r0, 800c6fc <_svfiprintf_r+0x150>
 800c6ec:	9b04      	ldr	r3, [sp, #16]
 800c6ee:	eba0 000a 	sub.w	r0, r0, sl
 800c6f2:	2240      	movs	r2, #64	@ 0x40
 800c6f4:	4082      	lsls	r2, r0
 800c6f6:	4313      	orrs	r3, r2
 800c6f8:	3401      	adds	r4, #1
 800c6fa:	9304      	str	r3, [sp, #16]
 800c6fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c700:	4824      	ldr	r0, [pc, #144]	@ (800c794 <_svfiprintf_r+0x1e8>)
 800c702:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c706:	2206      	movs	r2, #6
 800c708:	f7f3 fd6a 	bl	80001e0 <memchr>
 800c70c:	2800      	cmp	r0, #0
 800c70e:	d036      	beq.n	800c77e <_svfiprintf_r+0x1d2>
 800c710:	4b21      	ldr	r3, [pc, #132]	@ (800c798 <_svfiprintf_r+0x1ec>)
 800c712:	bb1b      	cbnz	r3, 800c75c <_svfiprintf_r+0x1b0>
 800c714:	9b03      	ldr	r3, [sp, #12]
 800c716:	3307      	adds	r3, #7
 800c718:	f023 0307 	bic.w	r3, r3, #7
 800c71c:	3308      	adds	r3, #8
 800c71e:	9303      	str	r3, [sp, #12]
 800c720:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c722:	4433      	add	r3, r6
 800c724:	9309      	str	r3, [sp, #36]	@ 0x24
 800c726:	e76a      	b.n	800c5fe <_svfiprintf_r+0x52>
 800c728:	fb0c 3202 	mla	r2, ip, r2, r3
 800c72c:	460c      	mov	r4, r1
 800c72e:	2001      	movs	r0, #1
 800c730:	e7a8      	b.n	800c684 <_svfiprintf_r+0xd8>
 800c732:	2300      	movs	r3, #0
 800c734:	3401      	adds	r4, #1
 800c736:	9305      	str	r3, [sp, #20]
 800c738:	4619      	mov	r1, r3
 800c73a:	f04f 0c0a 	mov.w	ip, #10
 800c73e:	4620      	mov	r0, r4
 800c740:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c744:	3a30      	subs	r2, #48	@ 0x30
 800c746:	2a09      	cmp	r2, #9
 800c748:	d903      	bls.n	800c752 <_svfiprintf_r+0x1a6>
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d0c6      	beq.n	800c6dc <_svfiprintf_r+0x130>
 800c74e:	9105      	str	r1, [sp, #20]
 800c750:	e7c4      	b.n	800c6dc <_svfiprintf_r+0x130>
 800c752:	fb0c 2101 	mla	r1, ip, r1, r2
 800c756:	4604      	mov	r4, r0
 800c758:	2301      	movs	r3, #1
 800c75a:	e7f0      	b.n	800c73e <_svfiprintf_r+0x192>
 800c75c:	ab03      	add	r3, sp, #12
 800c75e:	9300      	str	r3, [sp, #0]
 800c760:	462a      	mov	r2, r5
 800c762:	4b0e      	ldr	r3, [pc, #56]	@ (800c79c <_svfiprintf_r+0x1f0>)
 800c764:	a904      	add	r1, sp, #16
 800c766:	4638      	mov	r0, r7
 800c768:	f3af 8000 	nop.w
 800c76c:	1c42      	adds	r2, r0, #1
 800c76e:	4606      	mov	r6, r0
 800c770:	d1d6      	bne.n	800c720 <_svfiprintf_r+0x174>
 800c772:	89ab      	ldrh	r3, [r5, #12]
 800c774:	065b      	lsls	r3, r3, #25
 800c776:	f53f af2d 	bmi.w	800c5d4 <_svfiprintf_r+0x28>
 800c77a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c77c:	e72c      	b.n	800c5d8 <_svfiprintf_r+0x2c>
 800c77e:	ab03      	add	r3, sp, #12
 800c780:	9300      	str	r3, [sp, #0]
 800c782:	462a      	mov	r2, r5
 800c784:	4b05      	ldr	r3, [pc, #20]	@ (800c79c <_svfiprintf_r+0x1f0>)
 800c786:	a904      	add	r1, sp, #16
 800c788:	4638      	mov	r0, r7
 800c78a:	f000 f879 	bl	800c880 <_printf_i>
 800c78e:	e7ed      	b.n	800c76c <_svfiprintf_r+0x1c0>
 800c790:	0800cbe0 	.word	0x0800cbe0
 800c794:	0800cbea 	.word	0x0800cbea
 800c798:	00000000 	.word	0x00000000
 800c79c:	0800c4f5 	.word	0x0800c4f5
 800c7a0:	0800cbe6 	.word	0x0800cbe6

0800c7a4 <_printf_common>:
 800c7a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c7a8:	4616      	mov	r6, r2
 800c7aa:	4698      	mov	r8, r3
 800c7ac:	688a      	ldr	r2, [r1, #8]
 800c7ae:	690b      	ldr	r3, [r1, #16]
 800c7b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c7b4:	4293      	cmp	r3, r2
 800c7b6:	bfb8      	it	lt
 800c7b8:	4613      	movlt	r3, r2
 800c7ba:	6033      	str	r3, [r6, #0]
 800c7bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c7c0:	4607      	mov	r7, r0
 800c7c2:	460c      	mov	r4, r1
 800c7c4:	b10a      	cbz	r2, 800c7ca <_printf_common+0x26>
 800c7c6:	3301      	adds	r3, #1
 800c7c8:	6033      	str	r3, [r6, #0]
 800c7ca:	6823      	ldr	r3, [r4, #0]
 800c7cc:	0699      	lsls	r1, r3, #26
 800c7ce:	bf42      	ittt	mi
 800c7d0:	6833      	ldrmi	r3, [r6, #0]
 800c7d2:	3302      	addmi	r3, #2
 800c7d4:	6033      	strmi	r3, [r6, #0]
 800c7d6:	6825      	ldr	r5, [r4, #0]
 800c7d8:	f015 0506 	ands.w	r5, r5, #6
 800c7dc:	d106      	bne.n	800c7ec <_printf_common+0x48>
 800c7de:	f104 0a19 	add.w	sl, r4, #25
 800c7e2:	68e3      	ldr	r3, [r4, #12]
 800c7e4:	6832      	ldr	r2, [r6, #0]
 800c7e6:	1a9b      	subs	r3, r3, r2
 800c7e8:	42ab      	cmp	r3, r5
 800c7ea:	dc26      	bgt.n	800c83a <_printf_common+0x96>
 800c7ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c7f0:	6822      	ldr	r2, [r4, #0]
 800c7f2:	3b00      	subs	r3, #0
 800c7f4:	bf18      	it	ne
 800c7f6:	2301      	movne	r3, #1
 800c7f8:	0692      	lsls	r2, r2, #26
 800c7fa:	d42b      	bmi.n	800c854 <_printf_common+0xb0>
 800c7fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c800:	4641      	mov	r1, r8
 800c802:	4638      	mov	r0, r7
 800c804:	47c8      	blx	r9
 800c806:	3001      	adds	r0, #1
 800c808:	d01e      	beq.n	800c848 <_printf_common+0xa4>
 800c80a:	6823      	ldr	r3, [r4, #0]
 800c80c:	6922      	ldr	r2, [r4, #16]
 800c80e:	f003 0306 	and.w	r3, r3, #6
 800c812:	2b04      	cmp	r3, #4
 800c814:	bf02      	ittt	eq
 800c816:	68e5      	ldreq	r5, [r4, #12]
 800c818:	6833      	ldreq	r3, [r6, #0]
 800c81a:	1aed      	subeq	r5, r5, r3
 800c81c:	68a3      	ldr	r3, [r4, #8]
 800c81e:	bf0c      	ite	eq
 800c820:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c824:	2500      	movne	r5, #0
 800c826:	4293      	cmp	r3, r2
 800c828:	bfc4      	itt	gt
 800c82a:	1a9b      	subgt	r3, r3, r2
 800c82c:	18ed      	addgt	r5, r5, r3
 800c82e:	2600      	movs	r6, #0
 800c830:	341a      	adds	r4, #26
 800c832:	42b5      	cmp	r5, r6
 800c834:	d11a      	bne.n	800c86c <_printf_common+0xc8>
 800c836:	2000      	movs	r0, #0
 800c838:	e008      	b.n	800c84c <_printf_common+0xa8>
 800c83a:	2301      	movs	r3, #1
 800c83c:	4652      	mov	r2, sl
 800c83e:	4641      	mov	r1, r8
 800c840:	4638      	mov	r0, r7
 800c842:	47c8      	blx	r9
 800c844:	3001      	adds	r0, #1
 800c846:	d103      	bne.n	800c850 <_printf_common+0xac>
 800c848:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c84c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c850:	3501      	adds	r5, #1
 800c852:	e7c6      	b.n	800c7e2 <_printf_common+0x3e>
 800c854:	18e1      	adds	r1, r4, r3
 800c856:	1c5a      	adds	r2, r3, #1
 800c858:	2030      	movs	r0, #48	@ 0x30
 800c85a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c85e:	4422      	add	r2, r4
 800c860:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c864:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c868:	3302      	adds	r3, #2
 800c86a:	e7c7      	b.n	800c7fc <_printf_common+0x58>
 800c86c:	2301      	movs	r3, #1
 800c86e:	4622      	mov	r2, r4
 800c870:	4641      	mov	r1, r8
 800c872:	4638      	mov	r0, r7
 800c874:	47c8      	blx	r9
 800c876:	3001      	adds	r0, #1
 800c878:	d0e6      	beq.n	800c848 <_printf_common+0xa4>
 800c87a:	3601      	adds	r6, #1
 800c87c:	e7d9      	b.n	800c832 <_printf_common+0x8e>
	...

0800c880 <_printf_i>:
 800c880:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c884:	7e0f      	ldrb	r7, [r1, #24]
 800c886:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c888:	2f78      	cmp	r7, #120	@ 0x78
 800c88a:	4691      	mov	r9, r2
 800c88c:	4680      	mov	r8, r0
 800c88e:	460c      	mov	r4, r1
 800c890:	469a      	mov	sl, r3
 800c892:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c896:	d807      	bhi.n	800c8a8 <_printf_i+0x28>
 800c898:	2f62      	cmp	r7, #98	@ 0x62
 800c89a:	d80a      	bhi.n	800c8b2 <_printf_i+0x32>
 800c89c:	2f00      	cmp	r7, #0
 800c89e:	f000 80d1 	beq.w	800ca44 <_printf_i+0x1c4>
 800c8a2:	2f58      	cmp	r7, #88	@ 0x58
 800c8a4:	f000 80b8 	beq.w	800ca18 <_printf_i+0x198>
 800c8a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c8ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c8b0:	e03a      	b.n	800c928 <_printf_i+0xa8>
 800c8b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c8b6:	2b15      	cmp	r3, #21
 800c8b8:	d8f6      	bhi.n	800c8a8 <_printf_i+0x28>
 800c8ba:	a101      	add	r1, pc, #4	@ (adr r1, 800c8c0 <_printf_i+0x40>)
 800c8bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c8c0:	0800c919 	.word	0x0800c919
 800c8c4:	0800c92d 	.word	0x0800c92d
 800c8c8:	0800c8a9 	.word	0x0800c8a9
 800c8cc:	0800c8a9 	.word	0x0800c8a9
 800c8d0:	0800c8a9 	.word	0x0800c8a9
 800c8d4:	0800c8a9 	.word	0x0800c8a9
 800c8d8:	0800c92d 	.word	0x0800c92d
 800c8dc:	0800c8a9 	.word	0x0800c8a9
 800c8e0:	0800c8a9 	.word	0x0800c8a9
 800c8e4:	0800c8a9 	.word	0x0800c8a9
 800c8e8:	0800c8a9 	.word	0x0800c8a9
 800c8ec:	0800ca2b 	.word	0x0800ca2b
 800c8f0:	0800c957 	.word	0x0800c957
 800c8f4:	0800c9e5 	.word	0x0800c9e5
 800c8f8:	0800c8a9 	.word	0x0800c8a9
 800c8fc:	0800c8a9 	.word	0x0800c8a9
 800c900:	0800ca4d 	.word	0x0800ca4d
 800c904:	0800c8a9 	.word	0x0800c8a9
 800c908:	0800c957 	.word	0x0800c957
 800c90c:	0800c8a9 	.word	0x0800c8a9
 800c910:	0800c8a9 	.word	0x0800c8a9
 800c914:	0800c9ed 	.word	0x0800c9ed
 800c918:	6833      	ldr	r3, [r6, #0]
 800c91a:	1d1a      	adds	r2, r3, #4
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	6032      	str	r2, [r6, #0]
 800c920:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c924:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c928:	2301      	movs	r3, #1
 800c92a:	e09c      	b.n	800ca66 <_printf_i+0x1e6>
 800c92c:	6833      	ldr	r3, [r6, #0]
 800c92e:	6820      	ldr	r0, [r4, #0]
 800c930:	1d19      	adds	r1, r3, #4
 800c932:	6031      	str	r1, [r6, #0]
 800c934:	0606      	lsls	r6, r0, #24
 800c936:	d501      	bpl.n	800c93c <_printf_i+0xbc>
 800c938:	681d      	ldr	r5, [r3, #0]
 800c93a:	e003      	b.n	800c944 <_printf_i+0xc4>
 800c93c:	0645      	lsls	r5, r0, #25
 800c93e:	d5fb      	bpl.n	800c938 <_printf_i+0xb8>
 800c940:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c944:	2d00      	cmp	r5, #0
 800c946:	da03      	bge.n	800c950 <_printf_i+0xd0>
 800c948:	232d      	movs	r3, #45	@ 0x2d
 800c94a:	426d      	negs	r5, r5
 800c94c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c950:	4858      	ldr	r0, [pc, #352]	@ (800cab4 <_printf_i+0x234>)
 800c952:	230a      	movs	r3, #10
 800c954:	e011      	b.n	800c97a <_printf_i+0xfa>
 800c956:	6821      	ldr	r1, [r4, #0]
 800c958:	6833      	ldr	r3, [r6, #0]
 800c95a:	0608      	lsls	r0, r1, #24
 800c95c:	f853 5b04 	ldr.w	r5, [r3], #4
 800c960:	d402      	bmi.n	800c968 <_printf_i+0xe8>
 800c962:	0649      	lsls	r1, r1, #25
 800c964:	bf48      	it	mi
 800c966:	b2ad      	uxthmi	r5, r5
 800c968:	2f6f      	cmp	r7, #111	@ 0x6f
 800c96a:	4852      	ldr	r0, [pc, #328]	@ (800cab4 <_printf_i+0x234>)
 800c96c:	6033      	str	r3, [r6, #0]
 800c96e:	bf14      	ite	ne
 800c970:	230a      	movne	r3, #10
 800c972:	2308      	moveq	r3, #8
 800c974:	2100      	movs	r1, #0
 800c976:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c97a:	6866      	ldr	r6, [r4, #4]
 800c97c:	60a6      	str	r6, [r4, #8]
 800c97e:	2e00      	cmp	r6, #0
 800c980:	db05      	blt.n	800c98e <_printf_i+0x10e>
 800c982:	6821      	ldr	r1, [r4, #0]
 800c984:	432e      	orrs	r6, r5
 800c986:	f021 0104 	bic.w	r1, r1, #4
 800c98a:	6021      	str	r1, [r4, #0]
 800c98c:	d04b      	beq.n	800ca26 <_printf_i+0x1a6>
 800c98e:	4616      	mov	r6, r2
 800c990:	fbb5 f1f3 	udiv	r1, r5, r3
 800c994:	fb03 5711 	mls	r7, r3, r1, r5
 800c998:	5dc7      	ldrb	r7, [r0, r7]
 800c99a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c99e:	462f      	mov	r7, r5
 800c9a0:	42bb      	cmp	r3, r7
 800c9a2:	460d      	mov	r5, r1
 800c9a4:	d9f4      	bls.n	800c990 <_printf_i+0x110>
 800c9a6:	2b08      	cmp	r3, #8
 800c9a8:	d10b      	bne.n	800c9c2 <_printf_i+0x142>
 800c9aa:	6823      	ldr	r3, [r4, #0]
 800c9ac:	07df      	lsls	r7, r3, #31
 800c9ae:	d508      	bpl.n	800c9c2 <_printf_i+0x142>
 800c9b0:	6923      	ldr	r3, [r4, #16]
 800c9b2:	6861      	ldr	r1, [r4, #4]
 800c9b4:	4299      	cmp	r1, r3
 800c9b6:	bfde      	ittt	le
 800c9b8:	2330      	movle	r3, #48	@ 0x30
 800c9ba:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c9be:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800c9c2:	1b92      	subs	r2, r2, r6
 800c9c4:	6122      	str	r2, [r4, #16]
 800c9c6:	f8cd a000 	str.w	sl, [sp]
 800c9ca:	464b      	mov	r3, r9
 800c9cc:	aa03      	add	r2, sp, #12
 800c9ce:	4621      	mov	r1, r4
 800c9d0:	4640      	mov	r0, r8
 800c9d2:	f7ff fee7 	bl	800c7a4 <_printf_common>
 800c9d6:	3001      	adds	r0, #1
 800c9d8:	d14a      	bne.n	800ca70 <_printf_i+0x1f0>
 800c9da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c9de:	b004      	add	sp, #16
 800c9e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9e4:	6823      	ldr	r3, [r4, #0]
 800c9e6:	f043 0320 	orr.w	r3, r3, #32
 800c9ea:	6023      	str	r3, [r4, #0]
 800c9ec:	4832      	ldr	r0, [pc, #200]	@ (800cab8 <_printf_i+0x238>)
 800c9ee:	2778      	movs	r7, #120	@ 0x78
 800c9f0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c9f4:	6823      	ldr	r3, [r4, #0]
 800c9f6:	6831      	ldr	r1, [r6, #0]
 800c9f8:	061f      	lsls	r7, r3, #24
 800c9fa:	f851 5b04 	ldr.w	r5, [r1], #4
 800c9fe:	d402      	bmi.n	800ca06 <_printf_i+0x186>
 800ca00:	065f      	lsls	r7, r3, #25
 800ca02:	bf48      	it	mi
 800ca04:	b2ad      	uxthmi	r5, r5
 800ca06:	6031      	str	r1, [r6, #0]
 800ca08:	07d9      	lsls	r1, r3, #31
 800ca0a:	bf44      	itt	mi
 800ca0c:	f043 0320 	orrmi.w	r3, r3, #32
 800ca10:	6023      	strmi	r3, [r4, #0]
 800ca12:	b11d      	cbz	r5, 800ca1c <_printf_i+0x19c>
 800ca14:	2310      	movs	r3, #16
 800ca16:	e7ad      	b.n	800c974 <_printf_i+0xf4>
 800ca18:	4826      	ldr	r0, [pc, #152]	@ (800cab4 <_printf_i+0x234>)
 800ca1a:	e7e9      	b.n	800c9f0 <_printf_i+0x170>
 800ca1c:	6823      	ldr	r3, [r4, #0]
 800ca1e:	f023 0320 	bic.w	r3, r3, #32
 800ca22:	6023      	str	r3, [r4, #0]
 800ca24:	e7f6      	b.n	800ca14 <_printf_i+0x194>
 800ca26:	4616      	mov	r6, r2
 800ca28:	e7bd      	b.n	800c9a6 <_printf_i+0x126>
 800ca2a:	6833      	ldr	r3, [r6, #0]
 800ca2c:	6825      	ldr	r5, [r4, #0]
 800ca2e:	6961      	ldr	r1, [r4, #20]
 800ca30:	1d18      	adds	r0, r3, #4
 800ca32:	6030      	str	r0, [r6, #0]
 800ca34:	062e      	lsls	r6, r5, #24
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	d501      	bpl.n	800ca3e <_printf_i+0x1be>
 800ca3a:	6019      	str	r1, [r3, #0]
 800ca3c:	e002      	b.n	800ca44 <_printf_i+0x1c4>
 800ca3e:	0668      	lsls	r0, r5, #25
 800ca40:	d5fb      	bpl.n	800ca3a <_printf_i+0x1ba>
 800ca42:	8019      	strh	r1, [r3, #0]
 800ca44:	2300      	movs	r3, #0
 800ca46:	6123      	str	r3, [r4, #16]
 800ca48:	4616      	mov	r6, r2
 800ca4a:	e7bc      	b.n	800c9c6 <_printf_i+0x146>
 800ca4c:	6833      	ldr	r3, [r6, #0]
 800ca4e:	1d1a      	adds	r2, r3, #4
 800ca50:	6032      	str	r2, [r6, #0]
 800ca52:	681e      	ldr	r6, [r3, #0]
 800ca54:	6862      	ldr	r2, [r4, #4]
 800ca56:	2100      	movs	r1, #0
 800ca58:	4630      	mov	r0, r6
 800ca5a:	f7f3 fbc1 	bl	80001e0 <memchr>
 800ca5e:	b108      	cbz	r0, 800ca64 <_printf_i+0x1e4>
 800ca60:	1b80      	subs	r0, r0, r6
 800ca62:	6060      	str	r0, [r4, #4]
 800ca64:	6863      	ldr	r3, [r4, #4]
 800ca66:	6123      	str	r3, [r4, #16]
 800ca68:	2300      	movs	r3, #0
 800ca6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ca6e:	e7aa      	b.n	800c9c6 <_printf_i+0x146>
 800ca70:	6923      	ldr	r3, [r4, #16]
 800ca72:	4632      	mov	r2, r6
 800ca74:	4649      	mov	r1, r9
 800ca76:	4640      	mov	r0, r8
 800ca78:	47d0      	blx	sl
 800ca7a:	3001      	adds	r0, #1
 800ca7c:	d0ad      	beq.n	800c9da <_printf_i+0x15a>
 800ca7e:	6823      	ldr	r3, [r4, #0]
 800ca80:	079b      	lsls	r3, r3, #30
 800ca82:	d413      	bmi.n	800caac <_printf_i+0x22c>
 800ca84:	68e0      	ldr	r0, [r4, #12]
 800ca86:	9b03      	ldr	r3, [sp, #12]
 800ca88:	4298      	cmp	r0, r3
 800ca8a:	bfb8      	it	lt
 800ca8c:	4618      	movlt	r0, r3
 800ca8e:	e7a6      	b.n	800c9de <_printf_i+0x15e>
 800ca90:	2301      	movs	r3, #1
 800ca92:	4632      	mov	r2, r6
 800ca94:	4649      	mov	r1, r9
 800ca96:	4640      	mov	r0, r8
 800ca98:	47d0      	blx	sl
 800ca9a:	3001      	adds	r0, #1
 800ca9c:	d09d      	beq.n	800c9da <_printf_i+0x15a>
 800ca9e:	3501      	adds	r5, #1
 800caa0:	68e3      	ldr	r3, [r4, #12]
 800caa2:	9903      	ldr	r1, [sp, #12]
 800caa4:	1a5b      	subs	r3, r3, r1
 800caa6:	42ab      	cmp	r3, r5
 800caa8:	dcf2      	bgt.n	800ca90 <_printf_i+0x210>
 800caaa:	e7eb      	b.n	800ca84 <_printf_i+0x204>
 800caac:	2500      	movs	r5, #0
 800caae:	f104 0619 	add.w	r6, r4, #25
 800cab2:	e7f5      	b.n	800caa0 <_printf_i+0x220>
 800cab4:	0800cbf1 	.word	0x0800cbf1
 800cab8:	0800cc02 	.word	0x0800cc02

0800cabc <_realloc_r>:
 800cabc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cac0:	4607      	mov	r7, r0
 800cac2:	4614      	mov	r4, r2
 800cac4:	460d      	mov	r5, r1
 800cac6:	b921      	cbnz	r1, 800cad2 <_realloc_r+0x16>
 800cac8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cacc:	4611      	mov	r1, r2
 800cace:	f7ff bbd5 	b.w	800c27c <_malloc_r>
 800cad2:	b92a      	cbnz	r2, 800cae0 <_realloc_r+0x24>
 800cad4:	f7ff fcc4 	bl	800c460 <_free_r>
 800cad8:	4625      	mov	r5, r4
 800cada:	4628      	mov	r0, r5
 800cadc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cae0:	f000 f842 	bl	800cb68 <_malloc_usable_size_r>
 800cae4:	4284      	cmp	r4, r0
 800cae6:	4606      	mov	r6, r0
 800cae8:	d802      	bhi.n	800caf0 <_realloc_r+0x34>
 800caea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800caee:	d8f4      	bhi.n	800cada <_realloc_r+0x1e>
 800caf0:	4621      	mov	r1, r4
 800caf2:	4638      	mov	r0, r7
 800caf4:	f7ff fbc2 	bl	800c27c <_malloc_r>
 800caf8:	4680      	mov	r8, r0
 800cafa:	b908      	cbnz	r0, 800cb00 <_realloc_r+0x44>
 800cafc:	4645      	mov	r5, r8
 800cafe:	e7ec      	b.n	800cada <_realloc_r+0x1e>
 800cb00:	42b4      	cmp	r4, r6
 800cb02:	4622      	mov	r2, r4
 800cb04:	4629      	mov	r1, r5
 800cb06:	bf28      	it	cs
 800cb08:	4632      	movcs	r2, r6
 800cb0a:	f000 f81f 	bl	800cb4c <memcpy>
 800cb0e:	4629      	mov	r1, r5
 800cb10:	4638      	mov	r0, r7
 800cb12:	f7ff fca5 	bl	800c460 <_free_r>
 800cb16:	e7f1      	b.n	800cafc <_realloc_r+0x40>

0800cb18 <memmove>:
 800cb18:	4288      	cmp	r0, r1
 800cb1a:	b510      	push	{r4, lr}
 800cb1c:	eb01 0402 	add.w	r4, r1, r2
 800cb20:	d902      	bls.n	800cb28 <memmove+0x10>
 800cb22:	4284      	cmp	r4, r0
 800cb24:	4623      	mov	r3, r4
 800cb26:	d807      	bhi.n	800cb38 <memmove+0x20>
 800cb28:	1e43      	subs	r3, r0, #1
 800cb2a:	42a1      	cmp	r1, r4
 800cb2c:	d008      	beq.n	800cb40 <memmove+0x28>
 800cb2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cb32:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cb36:	e7f8      	b.n	800cb2a <memmove+0x12>
 800cb38:	4402      	add	r2, r0
 800cb3a:	4601      	mov	r1, r0
 800cb3c:	428a      	cmp	r2, r1
 800cb3e:	d100      	bne.n	800cb42 <memmove+0x2a>
 800cb40:	bd10      	pop	{r4, pc}
 800cb42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cb46:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cb4a:	e7f7      	b.n	800cb3c <memmove+0x24>

0800cb4c <memcpy>:
 800cb4c:	440a      	add	r2, r1
 800cb4e:	4291      	cmp	r1, r2
 800cb50:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800cb54:	d100      	bne.n	800cb58 <memcpy+0xc>
 800cb56:	4770      	bx	lr
 800cb58:	b510      	push	{r4, lr}
 800cb5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cb5e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cb62:	4291      	cmp	r1, r2
 800cb64:	d1f9      	bne.n	800cb5a <memcpy+0xe>
 800cb66:	bd10      	pop	{r4, pc}

0800cb68 <_malloc_usable_size_r>:
 800cb68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cb6c:	1f18      	subs	r0, r3, #4
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	bfbc      	itt	lt
 800cb72:	580b      	ldrlt	r3, [r1, r0]
 800cb74:	18c0      	addlt	r0, r0, r3
 800cb76:	4770      	bx	lr

0800cb78 <_init>:
 800cb78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb7a:	bf00      	nop
 800cb7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb7e:	bc08      	pop	{r3}
 800cb80:	469e      	mov	lr, r3
 800cb82:	4770      	bx	lr

0800cb84 <_fini>:
 800cb84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb86:	bf00      	nop
 800cb88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb8a:	bc08      	pop	{r3}
 800cb8c:	469e      	mov	lr, r3
 800cb8e:	4770      	bx	lr
