# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../HDL_Gen/DVBS/Convolutional_Encoder2.v" \
"../../../../../HDL_Gen/DVBS/Con_Encoder.v" \
"../../../../FPGA_BU01.srcs/sources_1/new/PolarityShift.v" \
"../../../../FPGA_BU01.srcs/sources_1/new/terminal.v" \
"../../../../../HDL_Gen/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v" \
"../../../../../HDL_Gen/DVBS/RS.v" \
"../../../../../HDL_Gen/DVBS/RS_Enc.v" \
"../../../../../HDL_Gen/DVBS/CLKdivide.v" \
"../../../../../HDL_Gen/DVBS/Detect_Rise_Positive.v" \
"../../../../../HDL_Gen/DVBS/HeaderProcess.v" \
"../../../../../HDL_Gen/DVBS/MATLAB_Function.v" \
"../../../../../HDL_Gen/DVBS/Positive.v" \
"../../../../../HDL_Gen/DVBS/RS_Gen.v" \
"../../../../../HDL_Gen/DVBS/myScrambler.v" \
"../../../../../HDL_Gen/DVBS/sigSource.v" \
"../../../../../HDL_Gen/DVBS/DataSource_Scrambler.v" \
"../../../../../HDL_Gen/DVBS/dec2bin.v" \
"../../../../../HDL_Gen/DVBS/Con_Interleaver.v" \
"../../../../../HDL_Gen/DVBS/Convolutional_Interleaver.v" \
"../../../../../HDL_Gen/DVBS/Interleaver.v" \
"../../../../FPGA_BU01.ip_user_files/bd/top/ip/top_Con_Encoder_0_0/sim/top_Con_Encoder_0_0.v" \
"../../../../FPGA_BU01.ip_user_files/bd/top/ip/top_PolarityShift_0_0/sim/top_PolarityShift_0_0.v" \
"../../../../FPGA_BU01.ip_user_files/bd/top/ip/top_PolarityShift_1_0/sim/top_PolarityShift_1_0.v" \
"../../../../FPGA_BU01.ip_user_files/bd/top/ip/top_terminal_0_0/sim/top_terminal_0_0.v" \
"../../../../FPGA_BU01.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" \
"../../../../FPGA_BU01.ip_user_files/bd/top/ip/top_RS_Enc_0_0/sim/top_RS_Enc_0_0.v" \
"../../../../FPGA_BU01.ip_user_files/bd/top/ip/top_DataSource_Scrambler_0_1/sim/top_DataSource_Scrambler_0_1.v" \
"../../../../FPGA_BU01.ip_user_files/bd/top/ip/top_dec2bin_0_3/sim/top_dec2bin_0_3.v" \
"../../../../FPGA_BU01.ip_user_files/bd/top/ip/top_Interleaver_0_0/sim/top_Interleaver_0_0.v" \
"../../../../FPGA_BU01.ip_user_files/bd/top/ip/top_ila_0_0/sim/top_ila_0_0.v" \
"../../../../FPGA_BU01.ip_user_files/bd/top/sim/top.v" \
"../../../../FPGA_BU01.gen/sources_1/bd/top/hdl/top_wrapper.v" \
"../../../../FPGA_BU01.srcs/sim_1/new/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
