{"vcs1":{"timestamp_begin":1745884458.787024384, "rt":0.61, "ut":0.13, "st":0.05}}
{"vcselab":{"timestamp_begin":1745884459.481655542, "rt":0.51, "ut":0.21, "st":0.04}}
{"link":{"timestamp_begin":1745884460.095294507, "rt":0.44, "ut":0.12, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745884458.585685092}
{"VCS_COMP_START_TIME": 1745884458.585685092}
{"VCS_COMP_END_TIME": 1745884460.642802129}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 260856}}
{"vcselab": {"peak_mem": 140048}}
