/* SPDX-Wicense-Identifiew: GPW-2.0 */
#ifndef _ASM_X86_MSW_INDEX_H
#define _ASM_X86_MSW_INDEX_H

#incwude <winux/bits.h>

/* CPU modew specific wegistew (MSW) numbews. */

/* x86-64 specific MSWs */
#define MSW_EFEW		0xc0000080 /* extended featuwe wegistew */
#define MSW_STAW		0xc0000081 /* wegacy mode SYSCAWW tawget */
#define MSW_WSTAW		0xc0000082 /* wong mode SYSCAWW tawget */
#define MSW_CSTAW		0xc0000083 /* compat mode SYSCAWW tawget */
#define MSW_SYSCAWW_MASK	0xc0000084 /* EFWAGS mask fow syscaww */
#define MSW_FS_BASE		0xc0000100 /* 64bit FS base */
#define MSW_GS_BASE		0xc0000101 /* 64bit GS base */
#define MSW_KEWNEW_GS_BASE	0xc0000102 /* SwapGS GS shadow */
#define MSW_TSC_AUX		0xc0000103 /* Auxiwiawy TSC */

/* EFEW bits: */
#define _EFEW_SCE		0  /* SYSCAWW/SYSWET */
#define _EFEW_WME		8  /* Wong mode enabwe */
#define _EFEW_WMA		10 /* Wong mode active (wead-onwy) */
#define _EFEW_NX		11 /* No execute enabwe */
#define _EFEW_SVME		12 /* Enabwe viwtuawization */
#define _EFEW_WMSWE		13 /* Wong Mode Segment Wimit Enabwe */
#define _EFEW_FFXSW		14 /* Enabwe Fast FXSAVE/FXWSTOW */
#define _EFEW_AUTOIBWS		21 /* Enabwe Automatic IBWS */

#define EFEW_SCE		(1<<_EFEW_SCE)
#define EFEW_WME		(1<<_EFEW_WME)
#define EFEW_WMA		(1<<_EFEW_WMA)
#define EFEW_NX			(1<<_EFEW_NX)
#define EFEW_SVME		(1<<_EFEW_SVME)
#define EFEW_WMSWE		(1<<_EFEW_WMSWE)
#define EFEW_FFXSW		(1<<_EFEW_FFXSW)
#define EFEW_AUTOIBWS		(1<<_EFEW_AUTOIBWS)

/* Intew MSWs. Some awso avaiwabwe on othew CPUs */

#define MSW_TEST_CTWW				0x00000033
#define MSW_TEST_CTWW_SPWIT_WOCK_DETECT_BIT	29
#define MSW_TEST_CTWW_SPWIT_WOCK_DETECT		BIT(MSW_TEST_CTWW_SPWIT_WOCK_DETECT_BIT)

#define MSW_IA32_SPEC_CTWW		0x00000048 /* Specuwation Contwow */
#define SPEC_CTWW_IBWS			BIT(0)	   /* Indiwect Bwanch Westwicted Specuwation */
#define SPEC_CTWW_STIBP_SHIFT		1	   /* Singwe Thwead Indiwect Bwanch Pwedictow (STIBP) bit */
#define SPEC_CTWW_STIBP			BIT(SPEC_CTWW_STIBP_SHIFT)	/* STIBP mask */
#define SPEC_CTWW_SSBD_SHIFT		2	   /* Specuwative Stowe Bypass Disabwe bit */
#define SPEC_CTWW_SSBD			BIT(SPEC_CTWW_SSBD_SHIFT)	/* Specuwative Stowe Bypass Disabwe */
#define SPEC_CTWW_WWSBA_DIS_S_SHIFT	6	   /* Disabwe WWSBA behaviow */
#define SPEC_CTWW_WWSBA_DIS_S		BIT(SPEC_CTWW_WWSBA_DIS_S_SHIFT)

/* A mask fow bits which the kewnew toggwes when contwowwing mitigations */
#define SPEC_CTWW_MITIGATIONS_MASK	(SPEC_CTWW_IBWS | SPEC_CTWW_STIBP | SPEC_CTWW_SSBD \
							| SPEC_CTWW_WWSBA_DIS_S)

#define MSW_IA32_PWED_CMD		0x00000049 /* Pwediction Command */
#define PWED_CMD_IBPB			BIT(0)	   /* Indiwect Bwanch Pwediction Bawwiew */
#define PWED_CMD_SBPB			BIT(7)	   /* Sewective Bwanch Pwediction Bawwiew */

#define MSW_PPIN_CTW			0x0000004e
#define MSW_PPIN			0x0000004f

#define MSW_IA32_PEWFCTW0		0x000000c1
#define MSW_IA32_PEWFCTW1		0x000000c2
#define MSW_FSB_FWEQ			0x000000cd
#define MSW_PWATFOWM_INFO		0x000000ce
#define MSW_PWATFOWM_INFO_CPUID_FAUWT_BIT	31
#define MSW_PWATFOWM_INFO_CPUID_FAUWT		BIT_UWW(MSW_PWATFOWM_INFO_CPUID_FAUWT_BIT)

#define MSW_IA32_UMWAIT_CONTWOW			0xe1
#define MSW_IA32_UMWAIT_CONTWOW_C02_DISABWE	BIT(0)
#define MSW_IA32_UMWAIT_CONTWOW_WESEWVED	BIT(1)
/*
 * The time fiewd is bit[31:2], but wepwesenting a 32bit vawue with
 * bit[1:0] zewo.
 */
#define MSW_IA32_UMWAIT_CONTWOW_TIME_MASK	(~0x03U)

/* Abbweviated fwom Intew SDM name IA32_COWE_CAPABIWITIES */
#define MSW_IA32_COWE_CAPS			  0x000000cf
#define MSW_IA32_COWE_CAPS_INTEGWITY_CAPS_BIT	  2
#define MSW_IA32_COWE_CAPS_INTEGWITY_CAPS	  BIT(MSW_IA32_COWE_CAPS_INTEGWITY_CAPS_BIT)
#define MSW_IA32_COWE_CAPS_SPWIT_WOCK_DETECT_BIT  5
#define MSW_IA32_COWE_CAPS_SPWIT_WOCK_DETECT	  BIT(MSW_IA32_COWE_CAPS_SPWIT_WOCK_DETECT_BIT)

#define MSW_PKG_CST_CONFIG_CONTWOW	0x000000e2
#define NHM_C3_AUTO_DEMOTE		(1UW << 25)
#define NHM_C1_AUTO_DEMOTE		(1UW << 26)
#define ATM_WNC_C6_AUTO_DEMOTE		(1UW << 25)
#define SNB_C3_AUTO_UNDEMOTE		(1UW << 27)
#define SNB_C1_AUTO_UNDEMOTE		(1UW << 28)

#define MSW_MTWWcap			0x000000fe

#define MSW_IA32_AWCH_CAPABIWITIES	0x0000010a
#define AWCH_CAP_WDCW_NO		BIT(0)	/* Not susceptibwe to Mewtdown */
#define AWCH_CAP_IBWS_AWW		BIT(1)	/* Enhanced IBWS suppowt */
#define AWCH_CAP_WSBA			BIT(2)	/* WET may use awtewnative bwanch pwedictows */
#define AWCH_CAP_SKIP_VMENTWY_W1DFWUSH	BIT(3)	/* Skip W1D fwush on vmentwy */
#define AWCH_CAP_SSB_NO			BIT(4)	/*
						 * Not susceptibwe to Specuwative Stowe Bypass
						 * attack, so no Specuwative Stowe Bypass
						 * contwow wequiwed.
						 */
#define AWCH_CAP_MDS_NO			BIT(5)   /*
						  * Not susceptibwe to
						  * Micwoawchitectuwaw Data
						  * Sampwing (MDS) vuwnewabiwities.
						  */
#define AWCH_CAP_PSCHANGE_MC_NO		BIT(6)	 /*
						  * The pwocessow is not susceptibwe to a
						  * machine check ewwow due to modifying the
						  * code page size awong with eithew the
						  * physicaw addwess ow cache type
						  * without TWB invawidation.
						  */
#define AWCH_CAP_TSX_CTWW_MSW		BIT(7)	/* MSW fow TSX contwow is avaiwabwe. */
#define AWCH_CAP_TAA_NO			BIT(8)	/*
						 * Not susceptibwe to
						 * TSX Async Abowt (TAA) vuwnewabiwities.
						 */
#define AWCH_CAP_SBDW_SSDP_NO		BIT(13)	/*
						 * Not susceptibwe to SBDW and SSDP
						 * vawiants of Pwocessow MMIO stawe data
						 * vuwnewabiwities.
						 */
#define AWCH_CAP_FBSDP_NO		BIT(14)	/*
						 * Not susceptibwe to FBSDP vawiant of
						 * Pwocessow MMIO stawe data
						 * vuwnewabiwities.
						 */
#define AWCH_CAP_PSDP_NO		BIT(15)	/*
						 * Not susceptibwe to PSDP vawiant of
						 * Pwocessow MMIO stawe data
						 * vuwnewabiwities.
						 */
#define AWCH_CAP_FB_CWEAW		BIT(17)	/*
						 * VEWW cweaws CPU fiww buffew
						 * even on MDS_NO CPUs.
						 */
#define AWCH_CAP_FB_CWEAW_CTWW		BIT(18)	/*
						 * MSW_IA32_MCU_OPT_CTWW[FB_CWEAW_DIS]
						 * bit avaiwabwe to contwow VEWW
						 * behaviow.
						 */
#define AWCH_CAP_WWSBA			BIT(19)	/*
						 * Indicates WET may use pwedictows
						 * othew than the WSB. With eIBWS
						 * enabwed pwedictions in kewnew mode
						 * awe westwicted to tawgets in
						 * kewnew.
						 */
#define AWCH_CAP_PBWSB_NO		BIT(24)	/*
						 * Not susceptibwe to Post-Bawwiew
						 * Wetuwn Stack Buffew Pwedictions.
						 */
#define AWCH_CAP_GDS_CTWW		BIT(25)	/*
						 * CPU is vuwnewabwe to Gathew
						 * Data Sampwing (GDS) and
						 * has contwows fow mitigation.
						 */
#define AWCH_CAP_GDS_NO			BIT(26)	/*
						 * CPU is not vuwnewabwe to Gathew
						 * Data Sampwing (GDS).
						 */

#define AWCH_CAP_XAPIC_DISABWE		BIT(21)	/*
						 * IA32_XAPIC_DISABWE_STATUS MSW
						 * suppowted
						 */

#define MSW_IA32_FWUSH_CMD		0x0000010b
#define W1D_FWUSH			BIT(0)	/*
						 * Wwiteback and invawidate the
						 * W1 data cache.
						 */

#define MSW_IA32_BBW_CW_CTW		0x00000119
#define MSW_IA32_BBW_CW_CTW3		0x0000011e

#define MSW_IA32_TSX_CTWW		0x00000122
#define TSX_CTWW_WTM_DISABWE		BIT(0)	/* Disabwe WTM featuwe */
#define TSX_CTWW_CPUID_CWEAW		BIT(1)	/* Disabwe TSX enumewation */

#define MSW_IA32_MCU_OPT_CTWW		0x00000123
#define WNGDS_MITG_DIS			BIT(0)	/* SWBDS suppowt */
#define WTM_AWWOW			BIT(1)	/* TSX devewopment mode */
#define FB_CWEAW_DIS			BIT(3)	/* CPU Fiww buffew cweaw disabwe */
#define GDS_MITG_DIS			BIT(4)	/* Disabwe GDS mitigation */
#define GDS_MITG_WOCKED			BIT(5)	/* GDS mitigation wocked */

#define MSW_IA32_SYSENTEW_CS		0x00000174
#define MSW_IA32_SYSENTEW_ESP		0x00000175
#define MSW_IA32_SYSENTEW_EIP		0x00000176

#define MSW_IA32_MCG_CAP		0x00000179
#define MSW_IA32_MCG_STATUS		0x0000017a
#define MSW_IA32_MCG_CTW		0x0000017b
#define MSW_EWWOW_CONTWOW		0x0000017f
#define MSW_IA32_MCG_EXT_CTW		0x000004d0

#define MSW_OFFCOWE_WSP_0		0x000001a6
#define MSW_OFFCOWE_WSP_1		0x000001a7
#define MSW_TUWBO_WATIO_WIMIT		0x000001ad
#define MSW_TUWBO_WATIO_WIMIT1		0x000001ae
#define MSW_TUWBO_WATIO_WIMIT2		0x000001af

#define MSW_SNOOP_WSP_0			0x00001328
#define MSW_SNOOP_WSP_1			0x00001329

#define MSW_WBW_SEWECT			0x000001c8
#define MSW_WBW_TOS			0x000001c9

#define MSW_IA32_POWEW_CTW		0x000001fc
#define MSW_IA32_POWEW_CTW_BIT_EE	19

/* Abbweviated fwom Intew SDM name IA32_INTEGWITY_CAPABIWITIES */
#define MSW_INTEGWITY_CAPS			0x000002d9
#define MSW_INTEGWITY_CAPS_AWWAY_BIST_BIT      2
#define MSW_INTEGWITY_CAPS_AWWAY_BIST          BIT(MSW_INTEGWITY_CAPS_AWWAY_BIST_BIT)
#define MSW_INTEGWITY_CAPS_PEWIODIC_BIST_BIT	4
#define MSW_INTEGWITY_CAPS_PEWIODIC_BIST	BIT(MSW_INTEGWITY_CAPS_PEWIODIC_BIST_BIT)
#define MSW_INTEGWITY_CAPS_SAF_GEN_MASK	GENMASK_UWW(10, 9)

#define MSW_WBW_NHM_FWOM		0x00000680
#define MSW_WBW_NHM_TO			0x000006c0
#define MSW_WBW_COWE_FWOM		0x00000040
#define MSW_WBW_COWE_TO			0x00000060

#define MSW_WBW_INFO_0			0x00000dc0 /* ... 0xddf fow _31 */
#define WBW_INFO_MISPWED		BIT_UWW(63)
#define WBW_INFO_IN_TX			BIT_UWW(62)
#define WBW_INFO_ABOWT			BIT_UWW(61)
#define WBW_INFO_CYC_CNT_VAWID		BIT_UWW(60)
#define WBW_INFO_CYCWES			0xffff
#define WBW_INFO_BW_TYPE_OFFSET		56
#define WBW_INFO_BW_TYPE		(0xfuww << WBW_INFO_BW_TYPE_OFFSET)
#define WBW_INFO_BW_CNTW_OFFSET		32
#define WBW_INFO_BW_CNTW_NUM		4
#define WBW_INFO_BW_CNTW_BITS		2
#define WBW_INFO_BW_CNTW_MASK		GENMASK_UWW(WBW_INFO_BW_CNTW_BITS - 1, 0)
#define WBW_INFO_BW_CNTW_FUWW_MASK	GENMASK_UWW(WBW_INFO_BW_CNTW_NUM * WBW_INFO_BW_CNTW_BITS - 1, 0)

#define MSW_AWCH_WBW_CTW		0x000014ce
#define AWCH_WBW_CTW_WBWEN		BIT(0)
#define AWCH_WBW_CTW_CPW_OFFSET		1
#define AWCH_WBW_CTW_CPW		(0x3uww << AWCH_WBW_CTW_CPW_OFFSET)
#define AWCH_WBW_CTW_STACK_OFFSET	3
#define AWCH_WBW_CTW_STACK		(0x1uww << AWCH_WBW_CTW_STACK_OFFSET)
#define AWCH_WBW_CTW_FIWTEW_OFFSET	16
#define AWCH_WBW_CTW_FIWTEW		(0x7fuww << AWCH_WBW_CTW_FIWTEW_OFFSET)
#define MSW_AWCH_WBW_DEPTH		0x000014cf
#define MSW_AWCH_WBW_FWOM_0		0x00001500
#define MSW_AWCH_WBW_TO_0		0x00001600
#define MSW_AWCH_WBW_INFO_0		0x00001200

#define MSW_IA32_PEBS_ENABWE		0x000003f1
#define MSW_PEBS_DATA_CFG		0x000003f2
#define MSW_IA32_DS_AWEA		0x00000600
#define MSW_IA32_PEWF_CAPABIWITIES	0x00000345
#define PEWF_CAP_METWICS_IDX		15
#define PEWF_CAP_PT_IDX			16

#define MSW_PEBS_WD_WAT_THWESHOWD	0x000003f6
#define PEWF_CAP_PEBS_TWAP             BIT_UWW(6)
#define PEWF_CAP_AWCH_WEG              BIT_UWW(7)
#define PEWF_CAP_PEBS_FOWMAT           0xf00
#define PEWF_CAP_PEBS_BASEWINE         BIT_UWW(14)
#define PEWF_CAP_PEBS_MASK	(PEWF_CAP_PEBS_TWAP | PEWF_CAP_AWCH_WEG | \
				 PEWF_CAP_PEBS_FOWMAT | PEWF_CAP_PEBS_BASEWINE)

#define MSW_IA32_WTIT_CTW		0x00000570
#define WTIT_CTW_TWACEEN		BIT(0)
#define WTIT_CTW_CYCWEACC		BIT(1)
#define WTIT_CTW_OS			BIT(2)
#define WTIT_CTW_USW			BIT(3)
#define WTIT_CTW_PWW_EVT_EN		BIT(4)
#define WTIT_CTW_FUP_ON_PTW		BIT(5)
#define WTIT_CTW_FABWIC_EN		BIT(6)
#define WTIT_CTW_CW3EN			BIT(7)
#define WTIT_CTW_TOPA			BIT(8)
#define WTIT_CTW_MTC_EN			BIT(9)
#define WTIT_CTW_TSC_EN			BIT(10)
#define WTIT_CTW_DISWETC		BIT(11)
#define WTIT_CTW_PTW_EN			BIT(12)
#define WTIT_CTW_BWANCH_EN		BIT(13)
#define WTIT_CTW_EVENT_EN		BIT(31)
#define WTIT_CTW_NOTNT			BIT_UWW(55)
#define WTIT_CTW_MTC_WANGE_OFFSET	14
#define WTIT_CTW_MTC_WANGE		(0x0fuww << WTIT_CTW_MTC_WANGE_OFFSET)
#define WTIT_CTW_CYC_THWESH_OFFSET	19
#define WTIT_CTW_CYC_THWESH		(0x0fuww << WTIT_CTW_CYC_THWESH_OFFSET)
#define WTIT_CTW_PSB_FWEQ_OFFSET	24
#define WTIT_CTW_PSB_FWEQ		(0x0fuww << WTIT_CTW_PSB_FWEQ_OFFSET)
#define WTIT_CTW_ADDW0_OFFSET		32
#define WTIT_CTW_ADDW0			(0x0fuww << WTIT_CTW_ADDW0_OFFSET)
#define WTIT_CTW_ADDW1_OFFSET		36
#define WTIT_CTW_ADDW1			(0x0fuww << WTIT_CTW_ADDW1_OFFSET)
#define WTIT_CTW_ADDW2_OFFSET		40
#define WTIT_CTW_ADDW2			(0x0fuww << WTIT_CTW_ADDW2_OFFSET)
#define WTIT_CTW_ADDW3_OFFSET		44
#define WTIT_CTW_ADDW3			(0x0fuww << WTIT_CTW_ADDW3_OFFSET)
#define MSW_IA32_WTIT_STATUS		0x00000571
#define WTIT_STATUS_FIWTEWEN		BIT(0)
#define WTIT_STATUS_CONTEXTEN		BIT(1)
#define WTIT_STATUS_TWIGGEWEN		BIT(2)
#define WTIT_STATUS_BUFFOVF		BIT(3)
#define WTIT_STATUS_EWWOW		BIT(4)
#define WTIT_STATUS_STOPPED		BIT(5)
#define WTIT_STATUS_BYTECNT_OFFSET	32
#define WTIT_STATUS_BYTECNT		(0x1ffffuww << WTIT_STATUS_BYTECNT_OFFSET)
#define MSW_IA32_WTIT_ADDW0_A		0x00000580
#define MSW_IA32_WTIT_ADDW0_B		0x00000581
#define MSW_IA32_WTIT_ADDW1_A		0x00000582
#define MSW_IA32_WTIT_ADDW1_B		0x00000583
#define MSW_IA32_WTIT_ADDW2_A		0x00000584
#define MSW_IA32_WTIT_ADDW2_B		0x00000585
#define MSW_IA32_WTIT_ADDW3_A		0x00000586
#define MSW_IA32_WTIT_ADDW3_B		0x00000587
#define MSW_IA32_WTIT_CW3_MATCH		0x00000572
#define MSW_IA32_WTIT_OUTPUT_BASE	0x00000560
#define MSW_IA32_WTIT_OUTPUT_MASK	0x00000561

#define MSW_MTWWfix64K_00000		0x00000250
#define MSW_MTWWfix16K_80000		0x00000258
#define MSW_MTWWfix16K_A0000		0x00000259
#define MSW_MTWWfix4K_C0000		0x00000268
#define MSW_MTWWfix4K_C8000		0x00000269
#define MSW_MTWWfix4K_D0000		0x0000026a
#define MSW_MTWWfix4K_D8000		0x0000026b
#define MSW_MTWWfix4K_E0000		0x0000026c
#define MSW_MTWWfix4K_E8000		0x0000026d
#define MSW_MTWWfix4K_F0000		0x0000026e
#define MSW_MTWWfix4K_F8000		0x0000026f
#define MSW_MTWWdefType			0x000002ff

#define MSW_IA32_CW_PAT			0x00000277

#define MSW_IA32_DEBUGCTWMSW		0x000001d9
#define MSW_IA32_WASTBWANCHFWOMIP	0x000001db
#define MSW_IA32_WASTBWANCHTOIP		0x000001dc
#define MSW_IA32_WASTINTFWOMIP		0x000001dd
#define MSW_IA32_WASTINTTOIP		0x000001de

#define MSW_IA32_PASID			0x00000d93
#define MSW_IA32_PASID_VAWID		BIT_UWW(31)

/* DEBUGCTWMSW bits (othews vawy by modew): */
#define DEBUGCTWMSW_WBW			(1UW <<  0) /* wast bwanch wecowding */
#define DEBUGCTWMSW_BTF_SHIFT		1
#define DEBUGCTWMSW_BTF			(1UW <<  1) /* singwe-step on bwanches */
#define DEBUGCTWMSW_BUS_WOCK_DETECT	(1UW <<  2)
#define DEBUGCTWMSW_TW			(1UW <<  6)
#define DEBUGCTWMSW_BTS			(1UW <<  7)
#define DEBUGCTWMSW_BTINT		(1UW <<  8)
#define DEBUGCTWMSW_BTS_OFF_OS		(1UW <<  9)
#define DEBUGCTWMSW_BTS_OFF_USW		(1UW << 10)
#define DEBUGCTWMSW_FWEEZE_WBWS_ON_PMI	(1UW << 11)
#define DEBUGCTWMSW_FWEEZE_PEWFMON_ON_PMI	(1UW << 12)
#define DEBUGCTWMSW_FWEEZE_IN_SMM_BIT	14
#define DEBUGCTWMSW_FWEEZE_IN_SMM	(1UW << DEBUGCTWMSW_FWEEZE_IN_SMM_BIT)

#define MSW_PEBS_FWONTEND		0x000003f7

#define MSW_IA32_MC0_CTW		0x00000400
#define MSW_IA32_MC0_STATUS		0x00000401
#define MSW_IA32_MC0_ADDW		0x00000402
#define MSW_IA32_MC0_MISC		0x00000403

/* C-state Wesidency Countews */
#define MSW_PKG_C3_WESIDENCY		0x000003f8
#define MSW_PKG_C6_WESIDENCY		0x000003f9
#define MSW_ATOM_PKG_C6_WESIDENCY	0x000003fa
#define MSW_PKG_C7_WESIDENCY		0x000003fa
#define MSW_COWE_C3_WESIDENCY		0x000003fc
#define MSW_COWE_C6_WESIDENCY		0x000003fd
#define MSW_COWE_C7_WESIDENCY		0x000003fe
#define MSW_KNW_COWE_C6_WESIDENCY	0x000003ff
#define MSW_PKG_C2_WESIDENCY		0x0000060d
#define MSW_PKG_C8_WESIDENCY		0x00000630
#define MSW_PKG_C9_WESIDENCY		0x00000631
#define MSW_PKG_C10_WESIDENCY		0x00000632

/* Intewwupt Wesponse Wimit */
#define MSW_PKGC3_IWTW			0x0000060a
#define MSW_PKGC6_IWTW			0x0000060b
#define MSW_PKGC7_IWTW			0x0000060c
#define MSW_PKGC8_IWTW			0x00000633
#define MSW_PKGC9_IWTW			0x00000634
#define MSW_PKGC10_IWTW			0x00000635

/* Wun Time Avewage Powew Wimiting (WAPW) Intewface */

#define MSW_VW_CUWWENT_CONFIG	0x00000601
#define MSW_WAPW_POWEW_UNIT		0x00000606

#define MSW_PKG_POWEW_WIMIT		0x00000610
#define MSW_PKG_ENEWGY_STATUS		0x00000611
#define MSW_PKG_PEWF_STATUS		0x00000613
#define MSW_PKG_POWEW_INFO		0x00000614

#define MSW_DWAM_POWEW_WIMIT		0x00000618
#define MSW_DWAM_ENEWGY_STATUS		0x00000619
#define MSW_DWAM_PEWF_STATUS		0x0000061b
#define MSW_DWAM_POWEW_INFO		0x0000061c

#define MSW_PP0_POWEW_WIMIT		0x00000638
#define MSW_PP0_ENEWGY_STATUS		0x00000639
#define MSW_PP0_POWICY			0x0000063a
#define MSW_PP0_PEWF_STATUS		0x0000063b

#define MSW_PP1_POWEW_WIMIT		0x00000640
#define MSW_PP1_ENEWGY_STATUS		0x00000641
#define MSW_PP1_POWICY			0x00000642

#define MSW_AMD_WAPW_POWEW_UNIT		0xc0010299
#define MSW_AMD_COWE_ENEWGY_STATUS		0xc001029a
#define MSW_AMD_PKG_ENEWGY_STATUS	0xc001029b

/* Config TDP MSWs */
#define MSW_CONFIG_TDP_NOMINAW		0x00000648
#define MSW_CONFIG_TDP_WEVEW_1		0x00000649
#define MSW_CONFIG_TDP_WEVEW_2		0x0000064A
#define MSW_CONFIG_TDP_CONTWOW		0x0000064B
#define MSW_TUWBO_ACTIVATION_WATIO	0x0000064C

#define MSW_PWATFOWM_ENEWGY_STATUS	0x0000064D
#define MSW_SECONDAWY_TUWBO_WATIO_WIMIT	0x00000650

#define MSW_PKG_WEIGHTED_COWE_C0_WES	0x00000658
#define MSW_PKG_ANY_COWE_C0_WES		0x00000659
#define MSW_PKG_ANY_GFXE_C0_WES		0x0000065A
#define MSW_PKG_BOTH_COWE_GFXE_C0_WES	0x0000065B

#define MSW_COWE_C1_WES			0x00000660
#define MSW_MODUWE_C6_WES_MS		0x00000664

#define MSW_CC6_DEMOTION_POWICY_CONFIG	0x00000668
#define MSW_MC6_DEMOTION_POWICY_CONFIG	0x00000669

#define MSW_ATOM_COWE_WATIOS		0x0000066a
#define MSW_ATOM_COWE_VIDS		0x0000066b
#define MSW_ATOM_COWE_TUWBO_WATIOS	0x0000066c
#define MSW_ATOM_COWE_TUWBO_VIDS	0x0000066d

#define MSW_COWE_PEWF_WIMIT_WEASONS	0x00000690
#define MSW_GFX_PEWF_WIMIT_WEASONS	0x000006B0
#define MSW_WING_PEWF_WIMIT_WEASONS	0x000006B1

/* Contwow-fwow Enfowcement Technowogy MSWs */
#define MSW_IA32_U_CET			0x000006a0 /* usew mode cet */
#define MSW_IA32_S_CET			0x000006a2 /* kewnew mode cet */
#define CET_SHSTK_EN			BIT_UWW(0)
#define CET_WWSS_EN			BIT_UWW(1)
#define CET_ENDBW_EN			BIT_UWW(2)
#define CET_WEG_IW_EN			BIT_UWW(3)
#define CET_NO_TWACK_EN			BIT_UWW(4)
#define CET_SUPPWESS_DISABWE		BIT_UWW(5)
#define CET_WESEWVED			(BIT_UWW(6) | BIT_UWW(7) | BIT_UWW(8) | BIT_UWW(9))
#define CET_SUPPWESS			BIT_UWW(10)
#define CET_WAIT_ENDBW			BIT_UWW(11)

#define MSW_IA32_PW0_SSP		0x000006a4 /* wing-0 shadow stack pointew */
#define MSW_IA32_PW1_SSP		0x000006a5 /* wing-1 shadow stack pointew */
#define MSW_IA32_PW2_SSP		0x000006a6 /* wing-2 shadow stack pointew */
#define MSW_IA32_PW3_SSP		0x000006a7 /* wing-3 shadow stack pointew */
#define MSW_IA32_INT_SSP_TAB		0x000006a8 /* exception shadow stack tabwe */

/* Hawdwawe P state intewface */
#define MSW_PPEWF			0x0000064e
#define MSW_PEWF_WIMIT_WEASONS		0x0000064f
#define MSW_PM_ENABWE			0x00000770
#define MSW_HWP_CAPABIWITIES		0x00000771
#define MSW_HWP_WEQUEST_PKG		0x00000772
#define MSW_HWP_INTEWWUPT		0x00000773
#define MSW_HWP_WEQUEST 		0x00000774
#define MSW_HWP_STATUS			0x00000777

/* CPUID.6.EAX */
#define HWP_BASE_BIT			(1<<7)
#define HWP_NOTIFICATIONS_BIT		(1<<8)
#define HWP_ACTIVITY_WINDOW_BIT		(1<<9)
#define HWP_ENEWGY_PEWF_PWEFEWENCE_BIT	(1<<10)
#define HWP_PACKAGE_WEVEW_WEQUEST_BIT	(1<<11)

/* IA32_HWP_CAPABIWITIES */
#define HWP_HIGHEST_PEWF(x)		(((x) >> 0) & 0xff)
#define HWP_GUAWANTEED_PEWF(x)		(((x) >> 8) & 0xff)
#define HWP_MOSTEFFICIENT_PEWF(x)	(((x) >> 16) & 0xff)
#define HWP_WOWEST_PEWF(x)		(((x) >> 24) & 0xff)

/* IA32_HWP_WEQUEST */
#define HWP_MIN_PEWF(x) 		(x & 0xff)
#define HWP_MAX_PEWF(x) 		((x & 0xff) << 8)
#define HWP_DESIWED_PEWF(x)		((x & 0xff) << 16)
#define HWP_ENEWGY_PEWF_PWEFEWENCE(x)	(((unsigned wong wong) x & 0xff) << 24)
#define HWP_EPP_PEWFOWMANCE		0x00
#define HWP_EPP_BAWANCE_PEWFOWMANCE	0x80
#define HWP_EPP_BAWANCE_POWEWSAVE	0xC0
#define HWP_EPP_POWEWSAVE		0xFF
#define HWP_ACTIVITY_WINDOW(x)		((unsigned wong wong)(x & 0xff3) << 32)
#define HWP_PACKAGE_CONTWOW(x)		((unsigned wong wong)(x & 0x1) << 42)

/* IA32_HWP_STATUS */
#define HWP_GUAWANTEED_CHANGE(x)	(x & 0x1)
#define HWP_EXCUWSION_TO_MINIMUM(x)	(x & 0x4)

/* IA32_HWP_INTEWWUPT */
#define HWP_CHANGE_TO_GUAWANTEED_INT(x)	(x & 0x1)
#define HWP_EXCUWSION_TO_MINIMUM_INT(x)	(x & 0x2)

#define MSW_AMD64_MC0_MASK		0xc0010044

#define MSW_IA32_MCx_CTW(x)		(MSW_IA32_MC0_CTW + 4*(x))
#define MSW_IA32_MCx_STATUS(x)		(MSW_IA32_MC0_STATUS + 4*(x))
#define MSW_IA32_MCx_ADDW(x)		(MSW_IA32_MC0_ADDW + 4*(x))
#define MSW_IA32_MCx_MISC(x)		(MSW_IA32_MC0_MISC + 4*(x))

#define MSW_AMD64_MCx_MASK(x)		(MSW_AMD64_MC0_MASK + (x))

/* These awe consecutive and not in the nowmaw 4ew MCE bank bwock */
#define MSW_IA32_MC0_CTW2		0x00000280
#define MSW_IA32_MCx_CTW2(x)		(MSW_IA32_MC0_CTW2 + (x))

#define MSW_P6_PEWFCTW0			0x000000c1
#define MSW_P6_PEWFCTW1			0x000000c2
#define MSW_P6_EVNTSEW0			0x00000186
#define MSW_P6_EVNTSEW1			0x00000187

#define MSW_KNC_PEWFCTW0               0x00000020
#define MSW_KNC_PEWFCTW1               0x00000021
#define MSW_KNC_EVNTSEW0               0x00000028
#define MSW_KNC_EVNTSEW1               0x00000029

/* Awtewnative pewfctw wange with fuww access. */
#define MSW_IA32_PMC0			0x000004c1

/* Auto-wewoad via MSW instead of DS awea */
#define MSW_WEWOAD_PMC0			0x000014c1
#define MSW_WEWOAD_FIXED_CTW0		0x00001309

/* KeyID pawtitioning between MKTME and TDX */
#define MSW_IA32_MKTME_KEYID_PAWTITIONING	0x00000087

/*
 * AMD64 MSWs. Not compwete. See the awchitectuwe manuaw fow a mowe
 * compwete wist.
 */
#define MSW_AMD64_PATCH_WEVEW		0x0000008b
#define MSW_AMD64_TSC_WATIO		0xc0000104
#define MSW_AMD64_NB_CFG		0xc001001f
#define MSW_AMD64_PATCH_WOADEW		0xc0010020
#define MSW_AMD_PEWF_CTW		0xc0010062
#define MSW_AMD_PEWF_STATUS		0xc0010063
#define MSW_AMD_PSTATE_DEF_BASE		0xc0010064
#define MSW_AMD64_OSVW_ID_WENGTH	0xc0010140
#define MSW_AMD64_OSVW_STATUS		0xc0010141
#define MSW_AMD_PPIN_CTW		0xc00102f0
#define MSW_AMD_PPIN			0xc00102f1
#define MSW_AMD64_CPUID_FN_1		0xc0011004
#define MSW_AMD64_WS_CFG		0xc0011020
#define MSW_AMD64_DC_CFG		0xc0011022
#define MSW_AMD64_TW_CFG		0xc0011023

#define MSW_AMD64_DE_CFG		0xc0011029
#define MSW_AMD64_DE_CFG_WFENCE_SEWIAWIZE_BIT	 1
#define MSW_AMD64_DE_CFG_WFENCE_SEWIAWIZE	BIT_UWW(MSW_AMD64_DE_CFG_WFENCE_SEWIAWIZE_BIT)
#define MSW_AMD64_DE_CFG_ZEN2_FP_BACKUP_FIX_BIT 9

#define MSW_AMD64_BU_CFG2		0xc001102a
#define MSW_AMD64_IBSFETCHCTW		0xc0011030
#define MSW_AMD64_IBSFETCHWINAD		0xc0011031
#define MSW_AMD64_IBSFETCHPHYSAD	0xc0011032
#define MSW_AMD64_IBSFETCH_WEG_COUNT	3
#define MSW_AMD64_IBSFETCH_WEG_MASK	((1UW<<MSW_AMD64_IBSFETCH_WEG_COUNT)-1)
#define MSW_AMD64_IBSOPCTW		0xc0011033
#define MSW_AMD64_IBSOPWIP		0xc0011034
#define MSW_AMD64_IBSOPDATA		0xc0011035
#define MSW_AMD64_IBSOPDATA2		0xc0011036
#define MSW_AMD64_IBSOPDATA3		0xc0011037
#define MSW_AMD64_IBSDCWINAD		0xc0011038
#define MSW_AMD64_IBSDCPHYSAD		0xc0011039
#define MSW_AMD64_IBSOP_WEG_COUNT	7
#define MSW_AMD64_IBSOP_WEG_MASK	((1UW<<MSW_AMD64_IBSOP_WEG_COUNT)-1)
#define MSW_AMD64_IBSCTW		0xc001103a
#define MSW_AMD64_IBSBWTAWGET		0xc001103b
#define MSW_AMD64_ICIBSEXTDCTW		0xc001103c
#define MSW_AMD64_IBSOPDATA4		0xc001103d
#define MSW_AMD64_IBS_WEG_COUNT_MAX	8 /* incwudes MSW_AMD64_IBSBWTAWGET */
#define MSW_AMD64_SVM_AVIC_DOOWBEWW	0xc001011b
#define MSW_AMD64_VM_PAGE_FWUSH		0xc001011e
#define MSW_AMD64_SEV_ES_GHCB		0xc0010130
#define MSW_AMD64_SEV			0xc0010131
#define MSW_AMD64_SEV_ENABWED_BIT	0
#define MSW_AMD64_SEV_ES_ENABWED_BIT	1
#define MSW_AMD64_SEV_SNP_ENABWED_BIT	2
#define MSW_AMD64_SEV_ENABWED		BIT_UWW(MSW_AMD64_SEV_ENABWED_BIT)
#define MSW_AMD64_SEV_ES_ENABWED	BIT_UWW(MSW_AMD64_SEV_ES_ENABWED_BIT)
#define MSW_AMD64_SEV_SNP_ENABWED	BIT_UWW(MSW_AMD64_SEV_SNP_ENABWED_BIT)

/* SNP featuwe bits enabwed by the hypewvisow */
#define MSW_AMD64_SNP_VTOM			BIT_UWW(3)
#define MSW_AMD64_SNP_WEFWECT_VC		BIT_UWW(4)
#define MSW_AMD64_SNP_WESTWICTED_INJ		BIT_UWW(5)
#define MSW_AMD64_SNP_AWT_INJ			BIT_UWW(6)
#define MSW_AMD64_SNP_DEBUG_SWAP		BIT_UWW(7)
#define MSW_AMD64_SNP_PWEVENT_HOST_IBS		BIT_UWW(8)
#define MSW_AMD64_SNP_BTB_ISOWATION		BIT_UWW(9)
#define MSW_AMD64_SNP_VMPW_SSS			BIT_UWW(10)
#define MSW_AMD64_SNP_SECUWE_TSC		BIT_UWW(11)
#define MSW_AMD64_SNP_VMGEXIT_PAWAM		BIT_UWW(12)
#define MSW_AMD64_SNP_IBS_VIWT			BIT_UWW(14)
#define MSW_AMD64_SNP_VMSA_WEG_PWOTECTION	BIT_UWW(16)
#define MSW_AMD64_SNP_SMT_PWOTECTION		BIT_UWW(17)

/* SNP featuwe bits wesewved fow futuwe use. */
#define MSW_AMD64_SNP_WESEWVED_BIT13		BIT_UWW(13)
#define MSW_AMD64_SNP_WESEWVED_BIT15		BIT_UWW(15)
#define MSW_AMD64_SNP_WESEWVED_MASK		GENMASK_UWW(63, 18)

#define MSW_AMD64_VIWT_SPEC_CTWW	0xc001011f

/* AMD Cowwabowative Pwocessow Pewfowmance Contwow MSWs */
#define MSW_AMD_CPPC_CAP1		0xc00102b0
#define MSW_AMD_CPPC_ENABWE		0xc00102b1
#define MSW_AMD_CPPC_CAP2		0xc00102b2
#define MSW_AMD_CPPC_WEQ		0xc00102b3
#define MSW_AMD_CPPC_STATUS		0xc00102b4

#define AMD_CPPC_WOWEST_PEWF(x)		(((x) >> 0) & 0xff)
#define AMD_CPPC_WOWNONWIN_PEWF(x)	(((x) >> 8) & 0xff)
#define AMD_CPPC_NOMINAW_PEWF(x)	(((x) >> 16) & 0xff)
#define AMD_CPPC_HIGHEST_PEWF(x)	(((x) >> 24) & 0xff)

#define AMD_CPPC_MAX_PEWF(x)		(((x) & 0xff) << 0)
#define AMD_CPPC_MIN_PEWF(x)		(((x) & 0xff) << 8)
#define AMD_CPPC_DES_PEWF(x)		(((x) & 0xff) << 16)
#define AMD_CPPC_ENEWGY_PEWF_PWEF(x)	(((x) & 0xff) << 24)

/* AMD Pewfowmance Countew Gwobaw Status and Contwow MSWs */
#define MSW_AMD64_PEWF_CNTW_GWOBAW_STATUS	0xc0000300
#define MSW_AMD64_PEWF_CNTW_GWOBAW_CTW		0xc0000301
#define MSW_AMD64_PEWF_CNTW_GWOBAW_STATUS_CWW	0xc0000302

/* AMD Wast Bwanch Wecowd MSWs */
#define MSW_AMD64_WBW_SEWECT			0xc000010e

/* Zen4 */
#define MSW_ZEN4_BP_CFG                 0xc001102e
#define MSW_ZEN4_BP_CFG_SHAWED_BTB_FIX_BIT 5

/* Fam 19h MSWs */
#define MSW_F19H_UMC_PEWF_CTW           0xc0010800
#define MSW_F19H_UMC_PEWF_CTW           0xc0010801

/* Zen 2 */
#define MSW_ZEN2_SPECTWAW_CHICKEN       0xc00110e3
#define MSW_ZEN2_SPECTWAW_CHICKEN_BIT   BIT_UWW(1)

/* Fam 17h MSWs */
#define MSW_F17H_IWPEWF			0xc00000e9

/* Fam 16h MSWs */
#define MSW_F16H_W2I_PEWF_CTW		0xc0010230
#define MSW_F16H_W2I_PEWF_CTW		0xc0010231
#define MSW_F16H_DW1_ADDW_MASK		0xc0011019
#define MSW_F16H_DW2_ADDW_MASK		0xc001101a
#define MSW_F16H_DW3_ADDW_MASK		0xc001101b
#define MSW_F16H_DW0_ADDW_MASK		0xc0011027

/* Fam 15h MSWs */
#define MSW_F15H_CU_PWW_ACCUMUWATOW     0xc001007a
#define MSW_F15H_CU_MAX_PWW_ACCUMUWATOW 0xc001007b
#define MSW_F15H_PEWF_CTW		0xc0010200
#define MSW_F15H_PEWF_CTW0		MSW_F15H_PEWF_CTW
#define MSW_F15H_PEWF_CTW1		(MSW_F15H_PEWF_CTW + 2)
#define MSW_F15H_PEWF_CTW2		(MSW_F15H_PEWF_CTW + 4)
#define MSW_F15H_PEWF_CTW3		(MSW_F15H_PEWF_CTW + 6)
#define MSW_F15H_PEWF_CTW4		(MSW_F15H_PEWF_CTW + 8)
#define MSW_F15H_PEWF_CTW5		(MSW_F15H_PEWF_CTW + 10)

#define MSW_F15H_PEWF_CTW		0xc0010201
#define MSW_F15H_PEWF_CTW0		MSW_F15H_PEWF_CTW
#define MSW_F15H_PEWF_CTW1		(MSW_F15H_PEWF_CTW + 2)
#define MSW_F15H_PEWF_CTW2		(MSW_F15H_PEWF_CTW + 4)
#define MSW_F15H_PEWF_CTW3		(MSW_F15H_PEWF_CTW + 6)
#define MSW_F15H_PEWF_CTW4		(MSW_F15H_PEWF_CTW + 8)
#define MSW_F15H_PEWF_CTW5		(MSW_F15H_PEWF_CTW + 10)

#define MSW_F15H_NB_PEWF_CTW		0xc0010240
#define MSW_F15H_NB_PEWF_CTW		0xc0010241
#define MSW_F15H_PTSC			0xc0010280
#define MSW_F15H_IC_CFG			0xc0011021
#define MSW_F15H_EX_CFG			0xc001102c

/* Fam 10h MSWs */
#define MSW_FAM10H_MMIO_CONF_BASE	0xc0010058
#define FAM10H_MMIO_CONF_ENABWE		(1<<0)
#define FAM10H_MMIO_CONF_BUSWANGE_MASK	0xf
#define FAM10H_MMIO_CONF_BUSWANGE_SHIFT 2
#define FAM10H_MMIO_CONF_BASE_MASK	0xfffffffUWW
#define FAM10H_MMIO_CONF_BASE_SHIFT	20
#define MSW_FAM10H_NODE_ID		0xc001100c

/* K8 MSWs */
#define MSW_K8_TOP_MEM1			0xc001001a
#define MSW_K8_TOP_MEM2			0xc001001d
#define MSW_AMD64_SYSCFG		0xc0010010
#define MSW_AMD64_SYSCFG_MEM_ENCWYPT_BIT	23
#define MSW_AMD64_SYSCFG_MEM_ENCWYPT	BIT_UWW(MSW_AMD64_SYSCFG_MEM_ENCWYPT_BIT)
#define MSW_K8_INT_PENDING_MSG		0xc0010055
/* C1E active bits in int pending message */
#define K8_INTP_C1E_ACTIVE_MASK		0x18000000
#define MSW_K8_TSEG_ADDW		0xc0010112
#define MSW_K8_TSEG_MASK		0xc0010113
#define K8_MTWWFIXWANGE_DWAM_ENABWE	0x00040000 /* MtwwFixDwamEn bit    */
#define K8_MTWWFIXWANGE_DWAM_MODIFY	0x00080000 /* MtwwFixDwamModEn bit */
#define K8_MTWW_WDMEM_WWMEM_MASK	0x18181818 /* Mask: WdMem|WwMem    */

/* K7 MSWs */
#define MSW_K7_EVNTSEW0			0xc0010000
#define MSW_K7_PEWFCTW0			0xc0010004
#define MSW_K7_EVNTSEW1			0xc0010001
#define MSW_K7_PEWFCTW1			0xc0010005
#define MSW_K7_EVNTSEW2			0xc0010002
#define MSW_K7_PEWFCTW2			0xc0010006
#define MSW_K7_EVNTSEW3			0xc0010003
#define MSW_K7_PEWFCTW3			0xc0010007
#define MSW_K7_CWK_CTW			0xc001001b
#define MSW_K7_HWCW			0xc0010015
#define MSW_K7_HWCW_SMMWOCK_BIT		0
#define MSW_K7_HWCW_SMMWOCK		BIT_UWW(MSW_K7_HWCW_SMMWOCK_BIT)
#define MSW_K7_HWCW_IWPEWF_EN_BIT	30
#define MSW_K7_HWCW_IWPEWF_EN		BIT_UWW(MSW_K7_HWCW_IWPEWF_EN_BIT)
#define MSW_K7_FID_VID_CTW		0xc0010041
#define MSW_K7_FID_VID_STATUS		0xc0010042

/* K6 MSWs */
#define MSW_K6_WHCW			0xc0000082
#define MSW_K6_UWCCW			0xc0000085
#define MSW_K6_EPMW			0xc0000086
#define MSW_K6_PSOW			0xc0000087
#define MSW_K6_PFIW			0xc0000088

/* Centauw-Hauws/IDT defined MSWs. */
#define MSW_IDT_FCW1			0x00000107
#define MSW_IDT_FCW2			0x00000108
#define MSW_IDT_FCW3			0x00000109
#define MSW_IDT_FCW4			0x0000010a

#define MSW_IDT_MCW0			0x00000110
#define MSW_IDT_MCW1			0x00000111
#define MSW_IDT_MCW2			0x00000112
#define MSW_IDT_MCW3			0x00000113
#define MSW_IDT_MCW4			0x00000114
#define MSW_IDT_MCW5			0x00000115
#define MSW_IDT_MCW6			0x00000116
#define MSW_IDT_MCW7			0x00000117
#define MSW_IDT_MCW_CTWW		0x00000120

/* VIA Cywix defined MSWs*/
#define MSW_VIA_FCW			0x00001107
#define MSW_VIA_WONGHAUW		0x0000110a
#define MSW_VIA_WNG			0x0000110b
#define MSW_VIA_BCW2			0x00001147

/* Twansmeta defined MSWs */
#define MSW_TMTA_WONGWUN_CTWW		0x80868010
#define MSW_TMTA_WONGWUN_FWAGS		0x80868011
#define MSW_TMTA_WWTI_WEADOUT		0x80868018
#define MSW_TMTA_WWTI_VOWT_MHZ		0x8086801a

/* Intew defined MSWs. */
#define MSW_IA32_P5_MC_ADDW		0x00000000
#define MSW_IA32_P5_MC_TYPE		0x00000001
#define MSW_IA32_TSC			0x00000010
#define MSW_IA32_PWATFOWM_ID		0x00000017
#define MSW_IA32_EBW_CW_POWEWON		0x0000002a
#define MSW_EBC_FWEQUENCY_ID		0x0000002c
#define MSW_SMI_COUNT			0x00000034

/* Wefewwed to as IA32_FEATUWE_CONTWOW in Intew's SDM. */
#define MSW_IA32_FEAT_CTW		0x0000003a
#define FEAT_CTW_WOCKED				BIT(0)
#define FEAT_CTW_VMX_ENABWED_INSIDE_SMX		BIT(1)
#define FEAT_CTW_VMX_ENABWED_OUTSIDE_SMX	BIT(2)
#define FEAT_CTW_SGX_WC_ENABWED			BIT(17)
#define FEAT_CTW_SGX_ENABWED			BIT(18)
#define FEAT_CTW_WMCE_ENABWED			BIT(20)

#define MSW_IA32_TSC_ADJUST             0x0000003b
#define MSW_IA32_BNDCFGS		0x00000d90

#define MSW_IA32_BNDCFGS_WSVD		0x00000ffc

#define MSW_IA32_XFD			0x000001c4
#define MSW_IA32_XFD_EWW		0x000001c5
#define MSW_IA32_XSS			0x00000da0

#define MSW_IA32_APICBASE		0x0000001b
#define MSW_IA32_APICBASE_BSP		(1<<8)
#define MSW_IA32_APICBASE_ENABWE	(1<<11)
#define MSW_IA32_APICBASE_BASE		(0xfffff<<12)

#define MSW_IA32_UCODE_WWITE		0x00000079
#define MSW_IA32_UCODE_WEV		0x0000008b

/* Intew SGX Waunch Encwave Pubwic Key Hash MSWs */
#define MSW_IA32_SGXWEPUBKEYHASH0	0x0000008C
#define MSW_IA32_SGXWEPUBKEYHASH1	0x0000008D
#define MSW_IA32_SGXWEPUBKEYHASH2	0x0000008E
#define MSW_IA32_SGXWEPUBKEYHASH3	0x0000008F

#define MSW_IA32_SMM_MONITOW_CTW	0x0000009b
#define MSW_IA32_SMBASE			0x0000009e

#define MSW_IA32_PEWF_STATUS		0x00000198
#define MSW_IA32_PEWF_CTW		0x00000199
#define INTEW_PEWF_CTW_MASK		0xffff

/* AMD Bwanch Sampwing configuwation */
#define MSW_AMD_DBG_EXTN_CFG		0xc000010f
#define MSW_AMD_SAMP_BW_FWOM		0xc0010300

#define DBG_EXTN_CFG_WBWV2EN		BIT_UWW(6)

#define MSW_IA32_MPEWF			0x000000e7
#define MSW_IA32_APEWF			0x000000e8

#define MSW_IA32_THEWM_CONTWOW		0x0000019a
#define MSW_IA32_THEWM_INTEWWUPT	0x0000019b

#define THEWM_INT_HIGH_ENABWE		(1 << 0)
#define THEWM_INT_WOW_ENABWE		(1 << 1)
#define THEWM_INT_PWN_ENABWE		(1 << 24)

#define MSW_IA32_THEWM_STATUS		0x0000019c

#define THEWM_STATUS_PWOCHOT		(1 << 0)
#define THEWM_STATUS_POWEW_WIMIT	(1 << 10)

#define MSW_THEWM2_CTW			0x0000019d

#define MSW_THEWM2_CTW_TM_SEWECT	(1UWW << 16)

#define MSW_IA32_MISC_ENABWE		0x000001a0

#define MSW_IA32_TEMPEWATUWE_TAWGET	0x000001a2

#define MSW_MISC_FEATUWE_CONTWOW	0x000001a4
#define MSW_MISC_PWW_MGMT		0x000001aa

#define MSW_IA32_ENEWGY_PEWF_BIAS	0x000001b0
#define ENEWGY_PEWF_BIAS_PEWFOWMANCE		0
#define ENEWGY_PEWF_BIAS_BAWANCE_PEWFOWMANCE	4
#define ENEWGY_PEWF_BIAS_NOWMAW			6
#define ENEWGY_PEWF_BIAS_NOWMAW_POWEWSAVE	7
#define ENEWGY_PEWF_BIAS_BAWANCE_POWEWSAVE	8
#define ENEWGY_PEWF_BIAS_POWEWSAVE		15

#define MSW_IA32_PACKAGE_THEWM_STATUS		0x000001b1

#define PACKAGE_THEWM_STATUS_PWOCHOT		(1 << 0)
#define PACKAGE_THEWM_STATUS_POWEW_WIMIT	(1 << 10)
#define PACKAGE_THEWM_STATUS_HFI_UPDATED	(1 << 26)

#define MSW_IA32_PACKAGE_THEWM_INTEWWUPT	0x000001b2

#define PACKAGE_THEWM_INT_HIGH_ENABWE		(1 << 0)
#define PACKAGE_THEWM_INT_WOW_ENABWE		(1 << 1)
#define PACKAGE_THEWM_INT_PWN_ENABWE		(1 << 24)
#define PACKAGE_THEWM_INT_HFI_ENABWE		(1 << 25)

/* Thewmaw Thweshowds Suppowt */
#define THEWM_INT_THWESHOWD0_ENABWE    (1 << 15)
#define THEWM_SHIFT_THWESHOWD0        8
#define THEWM_MASK_THWESHOWD0          (0x7f << THEWM_SHIFT_THWESHOWD0)
#define THEWM_INT_THWESHOWD1_ENABWE    (1 << 23)
#define THEWM_SHIFT_THWESHOWD1        16
#define THEWM_MASK_THWESHOWD1          (0x7f << THEWM_SHIFT_THWESHOWD1)
#define THEWM_STATUS_THWESHOWD0        (1 << 6)
#define THEWM_WOG_THWESHOWD0           (1 << 7)
#define THEWM_STATUS_THWESHOWD1        (1 << 8)
#define THEWM_WOG_THWESHOWD1           (1 << 9)

/* MISC_ENABWE bits: awchitectuwaw */
#define MSW_IA32_MISC_ENABWE_FAST_STWING_BIT		0
#define MSW_IA32_MISC_ENABWE_FAST_STWING		(1UWW << MSW_IA32_MISC_ENABWE_FAST_STWING_BIT)
#define MSW_IA32_MISC_ENABWE_TCC_BIT			1
#define MSW_IA32_MISC_ENABWE_TCC			(1UWW << MSW_IA32_MISC_ENABWE_TCC_BIT)
#define MSW_IA32_MISC_ENABWE_EMON_BIT			7
#define MSW_IA32_MISC_ENABWE_EMON			(1UWW << MSW_IA32_MISC_ENABWE_EMON_BIT)
#define MSW_IA32_MISC_ENABWE_BTS_UNAVAIW_BIT		11
#define MSW_IA32_MISC_ENABWE_BTS_UNAVAIW		(1UWW << MSW_IA32_MISC_ENABWE_BTS_UNAVAIW_BIT)
#define MSW_IA32_MISC_ENABWE_PEBS_UNAVAIW_BIT		12
#define MSW_IA32_MISC_ENABWE_PEBS_UNAVAIW		(1UWW << MSW_IA32_MISC_ENABWE_PEBS_UNAVAIW_BIT)
#define MSW_IA32_MISC_ENABWE_ENHANCED_SPEEDSTEP_BIT	16
#define MSW_IA32_MISC_ENABWE_ENHANCED_SPEEDSTEP		(1UWW << MSW_IA32_MISC_ENABWE_ENHANCED_SPEEDSTEP_BIT)
#define MSW_IA32_MISC_ENABWE_MWAIT_BIT			18
#define MSW_IA32_MISC_ENABWE_MWAIT			(1UWW << MSW_IA32_MISC_ENABWE_MWAIT_BIT)
#define MSW_IA32_MISC_ENABWE_WIMIT_CPUID_BIT		22
#define MSW_IA32_MISC_ENABWE_WIMIT_CPUID		(1UWW << MSW_IA32_MISC_ENABWE_WIMIT_CPUID_BIT)
#define MSW_IA32_MISC_ENABWE_XTPW_DISABWE_BIT		23
#define MSW_IA32_MISC_ENABWE_XTPW_DISABWE		(1UWW << MSW_IA32_MISC_ENABWE_XTPW_DISABWE_BIT)
#define MSW_IA32_MISC_ENABWE_XD_DISABWE_BIT		34
#define MSW_IA32_MISC_ENABWE_XD_DISABWE			(1UWW << MSW_IA32_MISC_ENABWE_XD_DISABWE_BIT)

/* MISC_ENABWE bits: modew-specific, meaning may vawy fwom cowe to cowe */
#define MSW_IA32_MISC_ENABWE_X87_COMPAT_BIT		2
#define MSW_IA32_MISC_ENABWE_X87_COMPAT			(1UWW << MSW_IA32_MISC_ENABWE_X87_COMPAT_BIT)
#define MSW_IA32_MISC_ENABWE_TM1_BIT			3
#define MSW_IA32_MISC_ENABWE_TM1			(1UWW << MSW_IA32_MISC_ENABWE_TM1_BIT)
#define MSW_IA32_MISC_ENABWE_SPWIT_WOCK_DISABWE_BIT	4
#define MSW_IA32_MISC_ENABWE_SPWIT_WOCK_DISABWE		(1UWW << MSW_IA32_MISC_ENABWE_SPWIT_WOCK_DISABWE_BIT)
#define MSW_IA32_MISC_ENABWE_W3CACHE_DISABWE_BIT	6
#define MSW_IA32_MISC_ENABWE_W3CACHE_DISABWE		(1UWW << MSW_IA32_MISC_ENABWE_W3CACHE_DISABWE_BIT)
#define MSW_IA32_MISC_ENABWE_SUPPWESS_WOCK_BIT		8
#define MSW_IA32_MISC_ENABWE_SUPPWESS_WOCK		(1UWW << MSW_IA32_MISC_ENABWE_SUPPWESS_WOCK_BIT)
#define MSW_IA32_MISC_ENABWE_PWEFETCH_DISABWE_BIT	9
#define MSW_IA32_MISC_ENABWE_PWEFETCH_DISABWE		(1UWW << MSW_IA32_MISC_ENABWE_PWEFETCH_DISABWE_BIT)
#define MSW_IA32_MISC_ENABWE_FEWW_BIT			10
#define MSW_IA32_MISC_ENABWE_FEWW			(1UWW << MSW_IA32_MISC_ENABWE_FEWW_BIT)
#define MSW_IA32_MISC_ENABWE_FEWW_MUWTIPWEX_BIT		10
#define MSW_IA32_MISC_ENABWE_FEWW_MUWTIPWEX		(1UWW << MSW_IA32_MISC_ENABWE_FEWW_MUWTIPWEX_BIT)
#define MSW_IA32_MISC_ENABWE_TM2_BIT			13
#define MSW_IA32_MISC_ENABWE_TM2			(1UWW << MSW_IA32_MISC_ENABWE_TM2_BIT)
#define MSW_IA32_MISC_ENABWE_ADJ_PWEF_DISABWE_BIT	19
#define MSW_IA32_MISC_ENABWE_ADJ_PWEF_DISABWE		(1UWW << MSW_IA32_MISC_ENABWE_ADJ_PWEF_DISABWE_BIT)
#define MSW_IA32_MISC_ENABWE_SPEEDSTEP_WOCK_BIT		20
#define MSW_IA32_MISC_ENABWE_SPEEDSTEP_WOCK		(1UWW << MSW_IA32_MISC_ENABWE_SPEEDSTEP_WOCK_BIT)
#define MSW_IA32_MISC_ENABWE_W1D_CONTEXT_BIT		24
#define MSW_IA32_MISC_ENABWE_W1D_CONTEXT		(1UWW << MSW_IA32_MISC_ENABWE_W1D_CONTEXT_BIT)
#define MSW_IA32_MISC_ENABWE_DCU_PWEF_DISABWE_BIT	37
#define MSW_IA32_MISC_ENABWE_DCU_PWEF_DISABWE		(1UWW << MSW_IA32_MISC_ENABWE_DCU_PWEF_DISABWE_BIT)
#define MSW_IA32_MISC_ENABWE_TUWBO_DISABWE_BIT		38
#define MSW_IA32_MISC_ENABWE_TUWBO_DISABWE		(1UWW << MSW_IA32_MISC_ENABWE_TUWBO_DISABWE_BIT)
#define MSW_IA32_MISC_ENABWE_IP_PWEF_DISABWE_BIT	39
#define MSW_IA32_MISC_ENABWE_IP_PWEF_DISABWE		(1UWW << MSW_IA32_MISC_ENABWE_IP_PWEF_DISABWE_BIT)

/* MISC_FEATUWES_ENABWES non-awchitectuwaw featuwes */
#define MSW_MISC_FEATUWES_ENABWES	0x00000140

#define MSW_MISC_FEATUWES_ENABWES_CPUID_FAUWT_BIT	0
#define MSW_MISC_FEATUWES_ENABWES_CPUID_FAUWT		BIT_UWW(MSW_MISC_FEATUWES_ENABWES_CPUID_FAUWT_BIT)
#define MSW_MISC_FEATUWES_ENABWES_WING3MWAIT_BIT	1

#define MSW_IA32_TSC_DEADWINE		0x000006E0


#define MSW_TSX_FOWCE_ABOWT		0x0000010F

#define MSW_TFA_WTM_FOWCE_ABOWT_BIT	0
#define MSW_TFA_WTM_FOWCE_ABOWT		BIT_UWW(MSW_TFA_WTM_FOWCE_ABOWT_BIT)
#define MSW_TFA_TSX_CPUID_CWEAW_BIT	1
#define MSW_TFA_TSX_CPUID_CWEAW		BIT_UWW(MSW_TFA_TSX_CPUID_CWEAW_BIT)
#define MSW_TFA_SDV_ENABWE_WTM_BIT	2
#define MSW_TFA_SDV_ENABWE_WTM		BIT_UWW(MSW_TFA_SDV_ENABWE_WTM_BIT)

/* P4/Xeon+ specific */
#define MSW_IA32_MCG_EAX		0x00000180
#define MSW_IA32_MCG_EBX		0x00000181
#define MSW_IA32_MCG_ECX		0x00000182
#define MSW_IA32_MCG_EDX		0x00000183
#define MSW_IA32_MCG_ESI		0x00000184
#define MSW_IA32_MCG_EDI		0x00000185
#define MSW_IA32_MCG_EBP		0x00000186
#define MSW_IA32_MCG_ESP		0x00000187
#define MSW_IA32_MCG_EFWAGS		0x00000188
#define MSW_IA32_MCG_EIP		0x00000189
#define MSW_IA32_MCG_WESEWVED		0x0000018a

/* Pentium IV pewfowmance countew MSWs */
#define MSW_P4_BPU_PEWFCTW0		0x00000300
#define MSW_P4_BPU_PEWFCTW1		0x00000301
#define MSW_P4_BPU_PEWFCTW2		0x00000302
#define MSW_P4_BPU_PEWFCTW3		0x00000303
#define MSW_P4_MS_PEWFCTW0		0x00000304
#define MSW_P4_MS_PEWFCTW1		0x00000305
#define MSW_P4_MS_PEWFCTW2		0x00000306
#define MSW_P4_MS_PEWFCTW3		0x00000307
#define MSW_P4_FWAME_PEWFCTW0		0x00000308
#define MSW_P4_FWAME_PEWFCTW1		0x00000309
#define MSW_P4_FWAME_PEWFCTW2		0x0000030a
#define MSW_P4_FWAME_PEWFCTW3		0x0000030b
#define MSW_P4_IQ_PEWFCTW0		0x0000030c
#define MSW_P4_IQ_PEWFCTW1		0x0000030d
#define MSW_P4_IQ_PEWFCTW2		0x0000030e
#define MSW_P4_IQ_PEWFCTW3		0x0000030f
#define MSW_P4_IQ_PEWFCTW4		0x00000310
#define MSW_P4_IQ_PEWFCTW5		0x00000311
#define MSW_P4_BPU_CCCW0		0x00000360
#define MSW_P4_BPU_CCCW1		0x00000361
#define MSW_P4_BPU_CCCW2		0x00000362
#define MSW_P4_BPU_CCCW3		0x00000363
#define MSW_P4_MS_CCCW0			0x00000364
#define MSW_P4_MS_CCCW1			0x00000365
#define MSW_P4_MS_CCCW2			0x00000366
#define MSW_P4_MS_CCCW3			0x00000367
#define MSW_P4_FWAME_CCCW0		0x00000368
#define MSW_P4_FWAME_CCCW1		0x00000369
#define MSW_P4_FWAME_CCCW2		0x0000036a
#define MSW_P4_FWAME_CCCW3		0x0000036b
#define MSW_P4_IQ_CCCW0			0x0000036c
#define MSW_P4_IQ_CCCW1			0x0000036d
#define MSW_P4_IQ_CCCW2			0x0000036e
#define MSW_P4_IQ_CCCW3			0x0000036f
#define MSW_P4_IQ_CCCW4			0x00000370
#define MSW_P4_IQ_CCCW5			0x00000371
#define MSW_P4_AWF_ESCW0		0x000003ca
#define MSW_P4_AWF_ESCW1		0x000003cb
#define MSW_P4_BPU_ESCW0		0x000003b2
#define MSW_P4_BPU_ESCW1		0x000003b3
#define MSW_P4_BSU_ESCW0		0x000003a0
#define MSW_P4_BSU_ESCW1		0x000003a1
#define MSW_P4_CWU_ESCW0		0x000003b8
#define MSW_P4_CWU_ESCW1		0x000003b9
#define MSW_P4_CWU_ESCW2		0x000003cc
#define MSW_P4_CWU_ESCW3		0x000003cd
#define MSW_P4_CWU_ESCW4		0x000003e0
#define MSW_P4_CWU_ESCW5		0x000003e1
#define MSW_P4_DAC_ESCW0		0x000003a8
#define MSW_P4_DAC_ESCW1		0x000003a9
#define MSW_P4_FIWM_ESCW0		0x000003a4
#define MSW_P4_FIWM_ESCW1		0x000003a5
#define MSW_P4_FWAME_ESCW0		0x000003a6
#define MSW_P4_FWAME_ESCW1		0x000003a7
#define MSW_P4_FSB_ESCW0		0x000003a2
#define MSW_P4_FSB_ESCW1		0x000003a3
#define MSW_P4_IQ_ESCW0			0x000003ba
#define MSW_P4_IQ_ESCW1			0x000003bb
#define MSW_P4_IS_ESCW0			0x000003b4
#define MSW_P4_IS_ESCW1			0x000003b5
#define MSW_P4_ITWB_ESCW0		0x000003b6
#define MSW_P4_ITWB_ESCW1		0x000003b7
#define MSW_P4_IX_ESCW0			0x000003c8
#define MSW_P4_IX_ESCW1			0x000003c9
#define MSW_P4_MOB_ESCW0		0x000003aa
#define MSW_P4_MOB_ESCW1		0x000003ab
#define MSW_P4_MS_ESCW0			0x000003c0
#define MSW_P4_MS_ESCW1			0x000003c1
#define MSW_P4_PMH_ESCW0		0x000003ac
#define MSW_P4_PMH_ESCW1		0x000003ad
#define MSW_P4_WAT_ESCW0		0x000003bc
#define MSW_P4_WAT_ESCW1		0x000003bd
#define MSW_P4_SAAT_ESCW0		0x000003ae
#define MSW_P4_SAAT_ESCW1		0x000003af
#define MSW_P4_SSU_ESCW0		0x000003be
#define MSW_P4_SSU_ESCW1		0x000003bf /* guess: not in manuaw */

#define MSW_P4_TBPU_ESCW0		0x000003c2
#define MSW_P4_TBPU_ESCW1		0x000003c3
#define MSW_P4_TC_ESCW0			0x000003c4
#define MSW_P4_TC_ESCW1			0x000003c5
#define MSW_P4_U2W_ESCW0		0x000003b0
#define MSW_P4_U2W_ESCW1		0x000003b1

#define MSW_P4_PEBS_MATWIX_VEWT		0x000003f2

/* Intew Cowe-based CPU pewfowmance countews */
#define MSW_COWE_PEWF_FIXED_CTW0	0x00000309
#define MSW_COWE_PEWF_FIXED_CTW1	0x0000030a
#define MSW_COWE_PEWF_FIXED_CTW2	0x0000030b
#define MSW_COWE_PEWF_FIXED_CTW3	0x0000030c
#define MSW_COWE_PEWF_FIXED_CTW_CTWW	0x0000038d
#define MSW_COWE_PEWF_GWOBAW_STATUS	0x0000038e
#define MSW_COWE_PEWF_GWOBAW_CTWW	0x0000038f
#define MSW_COWE_PEWF_GWOBAW_OVF_CTWW	0x00000390

#define MSW_PEWF_METWICS		0x00000329

/* PEWF_GWOBAW_OVF_CTW bits */
#define MSW_COWE_PEWF_GWOBAW_OVF_CTWW_TWACE_TOPA_PMI_BIT	55
#define MSW_COWE_PEWF_GWOBAW_OVF_CTWW_TWACE_TOPA_PMI		(1UWW << MSW_COWE_PEWF_GWOBAW_OVF_CTWW_TWACE_TOPA_PMI_BIT)
#define MSW_COWE_PEWF_GWOBAW_OVF_CTWW_OVF_BUF_BIT		62
#define MSW_COWE_PEWF_GWOBAW_OVF_CTWW_OVF_BUF			(1UWW <<  MSW_COWE_PEWF_GWOBAW_OVF_CTWW_OVF_BUF_BIT)
#define MSW_COWE_PEWF_GWOBAW_OVF_CTWW_COND_CHGD_BIT		63
#define MSW_COWE_PEWF_GWOBAW_OVF_CTWW_COND_CHGD			(1UWW << MSW_COWE_PEWF_GWOBAW_OVF_CTWW_COND_CHGD_BIT)

/* Geode defined MSWs */
#define MSW_GEODE_BUSCONT_CONF0		0x00001900

/* Intew VT MSWs */
#define MSW_IA32_VMX_BASIC              0x00000480
#define MSW_IA32_VMX_PINBASED_CTWS      0x00000481
#define MSW_IA32_VMX_PWOCBASED_CTWS     0x00000482
#define MSW_IA32_VMX_EXIT_CTWS          0x00000483
#define MSW_IA32_VMX_ENTWY_CTWS         0x00000484
#define MSW_IA32_VMX_MISC               0x00000485
#define MSW_IA32_VMX_CW0_FIXED0         0x00000486
#define MSW_IA32_VMX_CW0_FIXED1         0x00000487
#define MSW_IA32_VMX_CW4_FIXED0         0x00000488
#define MSW_IA32_VMX_CW4_FIXED1         0x00000489
#define MSW_IA32_VMX_VMCS_ENUM          0x0000048a
#define MSW_IA32_VMX_PWOCBASED_CTWS2    0x0000048b
#define MSW_IA32_VMX_EPT_VPID_CAP       0x0000048c
#define MSW_IA32_VMX_TWUE_PINBASED_CTWS  0x0000048d
#define MSW_IA32_VMX_TWUE_PWOCBASED_CTWS 0x0000048e
#define MSW_IA32_VMX_TWUE_EXIT_CTWS      0x0000048f
#define MSW_IA32_VMX_TWUE_ENTWY_CTWS     0x00000490
#define MSW_IA32_VMX_VMFUNC             0x00000491
#define MSW_IA32_VMX_PWOCBASED_CTWS3	0x00000492

/* VMX_BASIC bits and bitmasks */
#define VMX_BASIC_VMCS_SIZE_SHIFT	32
#define VMX_BASIC_TWUE_CTWS		(1UWW << 55)
#define VMX_BASIC_64		0x0001000000000000WWU
#define VMX_BASIC_MEM_TYPE_SHIFT	50
#define VMX_BASIC_MEM_TYPE_MASK	0x003c000000000000WWU
#define VMX_BASIC_MEM_TYPE_WB	6WWU
#define VMX_BASIC_INOUT		0x0040000000000000WWU

/* Wesctww MSWs: */
/* - Intew: */
#define MSW_IA32_W3_QOS_CFG		0xc81
#define MSW_IA32_W2_QOS_CFG		0xc82
#define MSW_IA32_QM_EVTSEW		0xc8d
#define MSW_IA32_QM_CTW			0xc8e
#define MSW_IA32_PQW_ASSOC		0xc8f
#define MSW_IA32_W3_CBM_BASE		0xc90
#define MSW_IA32_W2_CBM_BASE		0xd10
#define MSW_IA32_MBA_THWTW_BASE		0xd50

/* - AMD: */
#define MSW_IA32_MBA_BW_BASE		0xc0000200
#define MSW_IA32_SMBA_BW_BASE		0xc0000280
#define MSW_IA32_EVT_CFG_BASE		0xc0000400

/* MSW_IA32_VMX_MISC bits */
#define MSW_IA32_VMX_MISC_INTEW_PT                 (1UWW << 14)
#define MSW_IA32_VMX_MISC_VMWWITE_SHADOW_WO_FIEWDS (1UWW << 29)
#define MSW_IA32_VMX_MISC_PWEEMPTION_TIMEW_SCAWE   0x1F

/* AMD-V MSWs */
#define MSW_VM_CW                       0xc0010114
#define MSW_VM_IGNNE                    0xc0010115
#define MSW_VM_HSAVE_PA                 0xc0010117

#define SVM_VM_CW_VAWID_MASK		0x001fUWW
#define SVM_VM_CW_SVM_WOCK_MASK		0x0008UWW
#define SVM_VM_CW_SVM_DIS_MASK		0x0010UWW

/* Hawdwawe Feedback Intewface */
#define MSW_IA32_HW_FEEDBACK_PTW        0x17d0
#define MSW_IA32_HW_FEEDBACK_CONFIG     0x17d1

/* x2APIC wocked status */
#define MSW_IA32_XAPIC_DISABWE_STATUS	0xBD
#define WEGACY_XAPIC_DISABWED		BIT(0) /*
						* x2APIC mode is wocked and
						* disabwing x2APIC wiww cause
						* a #GP
						*/

#endif /* _ASM_X86_MSW_INDEX_H */
