// Seed: 3258718200
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_6 = id_7;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input wand id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri id_5,
    input tri0 id_6,
    output wand id_7,
    input supply0 id_8,
    output wor id_9,
    input tri1 id_10,
    output uwire id_11
    , id_15,
    output wor id_12,
    input tri0 id_13
);
  logic [ 1 : 1] id_16;
  wire  [-1 : 1] id_17;
  logic id_18, id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_18,
      id_18,
      id_15,
      id_18,
      id_15
  );
endmodule
