// Seed: 718636390
module module_0 (
    id_1
);
  input wire id_1;
  id_2(
      .id_0(1), .id_1({1, 1 == id_1} == id_3), .id_2(id_1 == id_1), .id_3(id_3), .id_4(id_3)
  );
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    output uwire id_2,
    input wor id_3,
    input uwire id_4,
    input tri1 id_5,
    output tri id_6,
    output wor id_7,
    output tri0 id_8,
    output tri id_9,
    input tri id_10,
    output supply0 id_11,
    input wor id_12,
    input supply1 id_13,
    output tri0 id_14,
    output supply1 id_15,
    output supply0 id_16,
    input wire id_17,
    input tri1 id_18,
    input logic id_19,
    output uwire id_20,
    input tri id_21,
    input tri id_22
    , id_31,
    input wor id_23,
    input tri0 id_24,
    output tri id_25,
    input tri1 id_26,
    input tri1 id_27,
    input wire id_28,
    output wor id_29
);
  wire id_32;
  always_latch @(posedge id_26 or posedge id_12) begin : LABEL_0
    id_31 <= id_19;
  end
  module_0 modCall_1 (id_32);
  wor id_33 = id_23 != 1'b0 - id_13;
endmodule
