Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: ADDER.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ADDER.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ADDER"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : ADDER
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "MULTIPLY6BIT.v" in library work
Module <HA> compiled
Module <FA> compiled
Compiling verilog file "ADDER.v" in library work
Module <MYLTIPLY6BIT> compiled
Module <ADDER> compiled
No errors in compilation
Analysis of file <"ADDER.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ADDER> in library <work>.

Analyzing hierarchy for module <FA> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ADDER>.
Module <ADDER> is correct for synthesis.
 
Analyzing module <FA> in library <work>.
Module <FA> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FA>.
    Related source file is "MULTIPLY6BIT.v".
    Found 1-bit xor2 for signal <sum>.
    Found 1-bit xor2 for signal <xout>.
Unit <FA> synthesized.


Synthesizing Unit <ADDER>.
    Related source file is "ADDER.v".
    Found 6-bit register for signal <ExponentOut>.
    Found 1-bit register for signal <SignOut>.
    Found 12-bit register for signal <aa>.
    Found 12-bit register for signal <bb>.
    Found 6-bit register for signal <diff>.
    Found 6-bit comparator equal for signal <diff$cmp_eq0000> created at line 43.
    Found 6-bit comparator greater for signal <diff$cmp_gt0000> created at line 57.
    Found 6-bit comparator greater for signal <diff$cmp_gt0001> created at line 50.
    Found 6-bit subtractor for signal <diff$mux0000>.
    Found 12-bit register for signal <ma>.
    Found 12-bit shifter logical right for signal <ma$shift0001> created at line 60.
    Found 12-bit register for signal <mb>.
    Found 12-bit shifter logical right for signal <mb$shift0001> created at line 53.
    Found 1-bit register for signal <mode>.
    Found 12-bit comparator greater for signal <SignOut$cmp_gt0000> created at line 84.
    Summary:
	inferred  62 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   2 Combinational logic shifter(s).
Unit <ADDER> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 6-bit subtractor                                      : 1
# Registers                                            : 8
 1-bit register                                        : 2
 12-bit register                                       : 4
 6-bit register                                        : 2
# Comparators                                          : 4
 12-bit comparator greater                             : 1
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 2
# Logic shifters                                       : 2
 12-bit shifter logical right                          : 2
# Xors                                                 : 24
 1-bit xor2                                            : 24

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 6-bit subtractor                                      : 1
# Registers                                            : 62
 Flip-Flops                                            : 62
# Comparators                                          : 4
 12-bit comparator greater                             : 1
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 2
# Logic shifters                                       : 2
 12-bit shifter logical right                          : 2
# Xors                                                 : 24
 1-bit xor2                                            : 24

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ADDER> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ADDER, actual ratio is 6.
FlipFlop diff_0 has been replicated 2 time(s)
FlipFlop diff_1 has been replicated 1 time(s)
FlipFlop diff_2 has been replicated 1 time(s)
FlipFlop diff_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ADDER.ngr
Top Level Output File Name         : ADDER
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 59

Cell Usage :
# BELS                             : 258
#      LUT2                        : 30
#      LUT2_D                      : 2
#      LUT3                        : 45
#      LUT3_D                      : 7
#      LUT3_L                      : 2
#      LUT4                        : 109
#      LUT4_D                      : 4
#      LUT4_L                      : 12
#      MUXCY                       : 29
#      MUXF5                       : 11
#      VCC                         : 1
#      XORCY                       : 6
# FlipFlops/Latches                : 67
#      FDE                         : 65
#      FDRSE                       : 1
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 58
#      IBUF                        : 38
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                      113  out of   1920     5%  
 Number of Slice Flip Flops:             61  out of   3840     1%  
 Number of 4 input LUTs:                211  out of   3840     5%  
 Number of IOs:                          59
 Number of bonded IOBs:                  59  out of    173    34%  
    IOB Flip Flops:                       6
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clock                              | BUFGP                  | 67    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.336ns (Maximum Frequency: 136.314MHz)
   Minimum input arrival time before clock: 10.522ns
   Maximum output required time after clock: 26.785ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 7.336ns (frequency: 136.314MHz)
  Total number of paths / destination ports: 1208 / 49
-------------------------------------------------------------------------
Delay:               7.336ns (Levels of Logic = 5)
  Source:            diff_0_1 (FF)
  Destination:       ma_0 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: diff_0_1 to ma_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.720   1.134  diff_0_1 (diff_0_1)
     LUT3:I2->O            4   0.551   0.985  Sh6_SW1 (N42)
     LUT3:I2->O            2   0.551   0.903  Sh8 (Sh8)
     LUT4:I3->O            1   0.551   0.000  ma_mux0000<0>95_F (N174)
     MUXF5:I0->O           1   0.360   0.827  ma_mux0000<0>95 (ma_mux0000<0>95)
     LUT4:I3->O            1   0.551   0.000  ma_mux0000<0>123 (ma_mux0000<0>)
     FDE:D                     0.203          ma_0
    ----------------------------------------
    Total                      7.336ns (3.487ns logic, 3.849ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 6742 / 112
-------------------------------------------------------------------------
Offset:              10.522ns (Levels of Logic = 7)
  Source:            ExponentA<0> (PAD)
  Destination:       mb_0 (FF)
  Destination Clock: Clock rising

  Data Path: ExponentA<0> to mb_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.821   1.260  ExponentA_0_IBUF (ExponentA_0_IBUF)
     LUT4:I0->O            3   0.551   1.246  diff_cmp_eq0000626 (diff_cmp_eq0000626)
     LUT3:I0->O           21   0.551   1.854  diff_cmp_eq0000695 (diff_cmp_eq0000)
     LUT4_D:I0->O         13   0.551   1.196  mb_mux0000<0>21 (N4)
     LUT4:I3->O            1   0.551   0.000  mb_mux0000<1>115_SW0_G (N163)
     MUXF5:I1->O           1   0.360   0.827  mb_mux0000<1>115_SW0 (N148)
     LUT4:I3->O            1   0.551   0.000  mb_mux0000<1>126 (mb_mux0000<1>)
     FDE:D                     0.203          mb_1
    ----------------------------------------
    Total                     10.522ns (4.139ns logic, 6.383ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 200 / 20
-------------------------------------------------------------------------
Offset:              26.785ns (Levels of Logic = 13)
  Source:            bb_0 (FF)
  Destination:       Cout (PAD)
  Source Clock:      Clock rising

  Data Path: bb_0 to Cout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.720   1.216  bb_0 (bb_0)
     LUT3:I0->O            2   0.551   1.072  inst100/carry1 (rca1)
     LUT3:I1->O            2   0.551   1.072  inst101/carry1 (rca2)
     LUT3:I1->O            2   0.551   1.072  inst102/carry1 (rca3)
     LUT3:I1->O            2   0.551   1.072  inst103/carry1 (rca4)
     LUT3:I1->O            2   0.551   1.072  inst104/carry1 (rca5)
     LUT3:I1->O            2   0.551   1.072  inst105/carry1 (rca6)
     LUT3:I1->O            2   0.551   1.072  inst106/carry1 (rca7)
     LUT3:I1->O            2   0.551   1.072  inst107/carry1 (rca8)
     LUT3:I1->O            2   0.551   1.072  inst108/carry1 (rca9)
     LUT3:I1->O            2   0.551   1.072  inst109/carry1 (rca10)
     LUT3:I1->O            2   0.551   1.072  inst110/carry1 (rca11)
     LUT3:I1->O            1   0.551   0.801  inst111/carry1 (Cout_OBUF)
     OBUF:I->O                 5.644          Cout_OBUF (Cout)
    ----------------------------------------
    Total                     26.785ns (12.976ns logic, 13.809ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.09 secs
 
--> 

Total memory usage is 4550120 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

