2 
較容易找到合適的安裝場所，例如沿海海產
養殖場或高山上的通訊中繼站等等。因此，
以台灣的產業水準，應該朝小型風力發電系
統著手，建立國內自己的產業技術。 
小型風力發電系統由於風力變動的緣
故，所以發電量不穩定，必須搭配儲能電池
的使用，才能提供穩定的電能。然而，電池
的體積笨重，壽命有限，以及電解液所造成
的環境污染等問題，並不符合環保的概念。
因此，除了一些特殊應用場合必須採用獨立
型系統之外，小型風力發電系統應該朝向市
電併聯的方向發展。 
本計畫主持人先前對小型風力發電機的
特性已有涉獵，實驗室並有一部小型永磁式
風力發電機可供測試使用。並已完成獨立型
風力機最大功率輸出(Maximum Power Point 
Tracking; MPPT)追蹤系統。因此，希望能持
續深入的研究市電併聯型的風力發電系統。 
因此本計畫預計建立一套完整的風力發
電併聯系統，具有 MPPT 及完整的保護功
能，提昇系統之可靠度及穩定度，以利市電
併聯型小型風力發電系統在國內的推展。 
(二) 目的： 
本研究計畫主要目的為研製高效率、具完整
保護功能之市電併聯型風力發電系統。電路
架構主要包含一個升降壓型直流/直流轉換器
及一個直流/交流換流器。主要的核心技術為
發展具完整保護功能之市電併聯型直流/直流
/交流電能轉換器，以利用小型風力發電系統
之推廣。最後，配合計畫主持人實驗室現有
之風力發電機，實際測試本計畫所提出之風
力發電系統的表現。 
本計畫所研究之技術可延伸至太陽能發電系
統、燃料電池發電系統、不斷電系統、緊急
電源系統或是通訊中繼站電源系統等多方
面。對於國內未來潔淨能源的使用及推廣扮
演很重要的角色。 
 
三、研究方法 
本計畫首先建立一個人造風場，研究永
磁式風力發電機的輸出特性。然後再建立一
個用馬達帶動的風力發電機測試平台。此測
試平台的風力機輸出特性與在人造風場中，
風力發電機的輸出特性類似。因此，可以利
用風力機測試平台來進行相關實驗，而不受
時間、氣候與場地之限制。 
（A）人造風場 
一般而言，利用自然的風場進行風能的
研究並不容易，經常遭遇的問題諸如風能變
化過大而無法得知最大功率點，無風狀態即
無法進行研究之困難點。所以利用風扇控制
輸出的風能產生人造風場，並模擬各種接近
自然風能變化的狀況來進行研究，可以克服
自然風場的缺點，卻接近自然風場的特性，
使實驗能更順利進行。 
由於產生人造風場的風扇會因輸入電壓
之不同而輸出不同的風能，所以在進行風能
相關研究前，需要先了解人造風場所製造出
來的特性。依照人造風場特性與實際量測的
結果來當作風能研究的參考依據。 
1. 風扇規格： 
本計畫中，人造風場所使用的風扇扇頁直
徑為 48 英呎，三相輸入電源，並利用皮帶驅
動，輸出功率為一馬力，風扇之平均轉速為
570 RPM。 
2. 風場規劃： 
人造風場的場地大小為 3 公尺寬，5 公尺
長的方形場地。由於距離風扇不同距離的地
點將有不同的風速，因此，必須先量測出人
造風場內不同位置的風速。本研究所規劃的
人造風場風速量測之平面圖如圖 1 所示。以
風扇出風口為基準面，每隔 50 公分設置一個
測量平面，使用風速表進行風速量測。每個
量測平面取五個點量測，而且每點量測十
次。最後，取這些量測平均值作為此平面之
風速，目的為減少測量所造成之誤差。 
由於驅動風扇的馬達可以使用 110 V ~ 
220 V 之不同輸入電壓，因此選用 120 V 與
220 V 兩種輸入電壓，所以每一各量測平面可
以有兩種不同的平均風速。 
 
 
圖 1  人造風場平面圖 
4 
（C）風力發電機測試平台 
由於利用自然的風場進行風力發電機的
研究並不容易，經常遭遇的問題諸如風速變
化過大而無法得知最大功率點，無風狀態即
無法進行研究等困難點。所以目前實驗階段
是採用如圖 4 之風力發電模擬機來進行風能
研究。其動作是以直流馬達(DC Motor)驅動永
磁式同步發電機(PMWT)的方式來模擬處於
實際風場之風力發電機。其中馬達控制器
(Motor Controller)用來控制直流馬達的輸入
電壓並且限制其輸入電流，使直流馬達之輸
出功率受到控制。因此永磁式同步發電機可
以提供給負載的最大能量也跟著被限制住。
由於此永磁式同步發電機為三相交流輸出，
因此以三相整流二極體(Rectifier)整成直流電
之型態來進行研究。在進行實驗時，將可藉
著改變直流馬達的輸入電壓與輸入電流來模
擬處於實際風場的風力發電機，避免以自然
風場進行實驗之缺點。 
 
 
圖 4  風力發電模擬機架構示意圖 
 
圖 5 為風力發電模擬機於不同開路轉速下
的輸出特性曲線圖。由圖中可知，隨著直流
馬達的轉速越快，永磁式同步發電機開路電
壓隨之升高，則永磁式同步發電機所能被擷
取的功率亦越大。此特性與實際量測風力發
電機之輸出特性相似，因此證實此風力發電
模擬機可有效模擬處於實際風場的風力發電
機。 
 
 
圖 5  風力發電模擬機於不同開路轉速下之輸出特性
曲線圖 
四、結果與討論 
圖 6 為本計畫提出之市電併聯型風能轉
換系統示意圖，系統之輸入來源為風力發電
機，電路架構則包含前級之昇降壓兩用型直
流/直流轉換器、後級之直流/交流換流器以及
控制中心-微控制器。風能經由昇降壓兩用型
直流/直流轉換器將能量處理過後，再經由直
流/交流換流器饋入市電。由於風能為非穩定
之輸入源，輸入功率會隨著外在因素變動，
因此本計畫利用微控制器實現風能之最大功
率追蹤功能。而直流/交流轉換器則以能量守
恆的觀念，依據直流鏈電壓之變動而決定饋
入市電之功率大小。 
 
Buck-Boost
Converter Inverter V
Wind Power
Generator
ac
Lr
Cr
Cdc
Microchip Controller PIC18F4431
 
圖 6  市電併聯型風能發電系統架構圖 
 
目前實現最大功率追蹤已有多種做法，
本文將利用較為簡便之擾動觀察法實現風力
發電機之最大功率擷取，由於擾動觀察法已
大量被採用，在此不詳做介紹。 
由於進行最大功率追蹤時，前級所擷取
之能量隨著繞動量之變動而改變，而直流鏈
電壓將隨著飄動，因此後級直流/交流轉換器
(換流器)需要適當的調節輸出之功率，才能讓
系統穩定的運作。首先將介紹一般慣用之電
壓調解控制法則，如圖 7 所示。此方法為根
據直流鏈電壓參考準位 Vdc_ref 建立一無動作
區域，當直流鏈電壓 Vdc介於此區內，則不作
增加或減少換流器之輸出電流 Iac之調節輸出
功率動作。當 Vdc 大於無動作區之最高值時，
則持續增加換流器之輸出電流 Iac，將持續飄
高之 Vdc 電壓拉回 Vdc_ref。而 Vdc 小於無動作
區之最低值時，則持續減少換流器之輸出電
流 Iac，將持續降低之 Vdc電壓拉回 Vdc_ref。此
種方法會因為過度之增加或減少換流器輸出
電流，使換流器之輸出功率不穩定，並且會
造成 Vdc嚴重之飄動。 
6 
進行相關研究前需要先將各種保護機制
先建立，以防電路損壞以及人員傷害。以下
將依序介紹換流器之輸出過流保護、市電消
失保護、直流鏈電壓過壓保護與欠壓保護，
還有直流/直流轉換器之欠電壓與過流保護。 
圖 13 為換流器輸出過流保護之波形。圖
中 Ioc_ref為一參考準位電壓，而回授換流器輸
出電流訊號為實際電流的五分之一。當 Iac連
續超過 Ioc_ref五次時，則整個系統不再輸出電
流，進入保護狀態。由圖可看出，市電電流
於很短時間內切離。 
圖 14 為市電消失保護機制之波形圖，當
市電消失的瞬間，因為換流器無路徑可以送
出功率，所以饋入市電之電流隨即消失。但
是此時換流器的開關依舊正常動作，約市電
消失後的四分之一周隨即將市電切離，同時
切離前級之直流/直流轉換器，使直流鏈電壓
不至於飄高而發生危險。 
 
Iac
Ioc_ref
Vac
 
(Vac:50V/div, Ioc_ref: 1V/div, Iac:5A/div, time: 10ms/div) 
圖 13  換流器輸出過流保護機制 
 
Iac
Vdc
Vac
 
(Vdc: 100V/div, Vac: 100V/div, Iac:5A/div, time: 10ms/div) 
圖 14  市電消失保護機制波形圖 
 
直流鏈電壓之過壓與欠壓保護則如圖 15
與圖 16 所示。當直流鏈電壓 Vdc電壓過高時
表示電路異常或是已經到達換流器輸出電流
的最大限制電流，此時若不馬上切離系統，
即有發生危險之可能性。所以系統隨即將換
流器與將前級之昇降壓兩用型直流/直流轉換
器一起切離，以確保直流鏈電壓不會持續飄
高。當直流鏈電壓 Vdc電壓過低時，由於前級
無法提供足夠之能源讓換流器饋入市電端，
隨即將市輸出電流切離，並且將前級之昇降
壓兩用型直流/直流轉換器一起切離，以確保
直流鏈電壓不會持續飄高。 
接下來則介紹前級之過流與欠壓保護之
機制。如圖 17 所示，當風力機輸出電流 Iwind
觸發過流保護準位後，於很短的時間內先將
前級之輸入能量切離，此時換流器將剩餘之
能量釋放市電端，等至直流鏈電壓觸發欠電
壓保護後，亦將換流器切離市電端。 
 
Iac
Vdc
 
(Vdc: 50V/div, Iac:5A/div, time: 50ms/div) 
圖 15  直流鏈電壓過電壓保護機制波形圖 
 
Iac
Vdc
 
(Vdc: 50V/div, Iac: 2A/div, time: 50ms/div) 
圖 16  直流鏈電壓欠電壓保護機制波形圖 
 
Vdc
Vac
Iwind
Iac
 
(Vdc: 50V/div, Vac: 200V/div,Iac: 5A/div, , Iwind: 2A/div time: 20ms/div) 
圖 17  昇降壓兩用型直流/直流轉換器輸入過流保護
機制波形圖 
 
圖 18 為風力發電機輸出欠電壓保護機
制，當風力機輸入電壓過低，由於昇壓比過
高，亦可能造成系統不穩定，所以選擇先將
前級切離系統，輸入端之風力機電壓開始回
升，而換流器同樣的將剩餘的能量饋入市電
後發生直流鏈電壓欠壓保護的機制，此時才
將系統切離。 
8 
取，而圖 26 則為風力機在上述變動的情況
下，其直流鏈電壓與換流器輸出電流以及風
力發電機輸出電壓之波形。由於在功率劇烈
變動之狀況下，直流鏈電壓與其換流器輸出
電流亦呈現穩定狀態，表示負斜率偵測機制
具有相當的可靠性。 
圖 27 則為圖 24 較低最大功率點之市電
電壓與饋入市電電流之波形圖。而圖 28 則為
圖 24中較高最大功率點時之市電電壓與換流
器饋入市電之電流波形，此兩張圖說明分，
併入市電功率的功率因數（Power Factor; PF）
很高，幾乎等於 1，而且電流總諧波失真（Total 
Harmonic Distortion; THD）很低，約在 5％以
下。顯示系統的性能很好，能夠提供高品質
的電能。 
 
Vwind
Pwind
Iwind
 
(Vwind:100V/div , Pwind:200W/div , Iwind:2A/div , time:10s/div) 
圖 23  風力發電機於開路電壓 205V 時最大功率追蹤
波形 
 
Vdc
Iac
 
(Vdc: 200V/div, Iac: 2A/div, time: 5s/div) 
圖 24 風力發電機於開路電壓 205V實現最大功率追蹤
波與市電併聯 
 
Vwind
Pwind
Iwind
 
(Vwind:100V/div , Pwind:200W/div , Iwind:2A/div , time:10s/div) 
圖 25  風力發電機功率變動時最大功率追蹤波形 
 
Vwind
Vdc
Iac
 
(Vdc: 200V/div, Iac: 5A/div, Vwind: 200V/div, time: 10s/div) 
圖 26  風力發電機輸出功率劇烈變化下實現最大功率
追蹤波與市電併聯 
 
Vac
Iac
 
(Vac: 50V/div, Iac: 2A/div, time: 5ms/div) 
圖 27  風力發電機輸出 370 W時市電電壓與換流器饋
入市電電流波形圖 
 
Vac
Iac
 
(Vac: 50V/div, Iac: 5A/div, time: 5ms/div) 
圖 28  風力發電機輸出 580 W時市電電壓與換流器饋
入市電電流波形圖 
 
五、 計畫成果自評 
本計畫實際製作一組 600 W 之市電併聯
型風力發電系統。計畫進行中，同時建立了
人造風場與風力發電機測試平台。對於往後
風力發電系統的研究可以減少時間、天候與
場地的影響，能夠讓研究的速度加快。本計
畫所研製之市電併聯風力發電系統具有
MPPT 與完整保護的功能，實用價值很高。
為了提高併入市電的電力品質，本計畫提出
新的穩壓控制，可以減少匯入市電的交流電
流變動量以及直流匯流排的電壓變動量，可
以有效降低電流總諧波失真，並提高電力品
質。協助參與計畫進行的研究生們，學得風
能之特性，電能轉換器與單晶片搭配使用，
以及完整保護電路的設計，成為電力電子領
10 
ter,” Electronics Letters, 2003, pp. 924-925. 
[25] D. A. Grant, and Y. Darroman, “Extending the 
tapped-inductor DC-to-DC converter family,” 
Electronics Letters, 2001, pp. 145-146. 
[26] S. Moisseev, S. Sato, S. Hamada, and M. Nakaoka, 
“Full bridge soft-switching phase-shifted PWM 
DC-DC converter using tapped inductor filter,” 
IEEE Power Electronics Specialist Conference, 
2003, pp. 1826-1831. 
[27] M. K. Kazimierczuk, and T. Nandakumar, “Class D 
voltage-switching inverter with tapped resonant 
inductor,” Electric Power Applications, 1993, 
pp.177-185. 
[28] D. A. Grant, and Y. Darroman, “Watkins-Johnson 
converter completes tapped inductor converter ma-
trix,” Electronics Letters, 2003, pp.271-272. 
[29] J. Park, and B.H. Cho, “The zero voltage switch-
ing(ZVS) critical conduction mode(CRM) buck 
converter with tapped-inductor,” IEEE Applied 
Power Electronics Conference and Exposition, 
2003, pp. 1077-1081. 
[30] W. Swiegers and J.H.R Enslin, “An integrated 
maximum power point tracker for photovoltaic 
panels,” IEEE International Symposium on Indus-
trial Electronics, 1998, pp. 40-44.  
[31] D.-Y. Lee, H.-J. Noh, D.-S. Hyun, and I. Choy, 
“An improved MPPT converter using current 
compensation method for small scaled 
PV-applications,” IEEE Applied Power Electronics 
Conference and Exposition, 2003, pp.540-545. 
[32] H.-J. Noh, D.-Y. Lee, and D.-S. Hyun, “An im-
proved MPPT converter with current compensation 
method for small scaled PV-applications,” IEEE 
Annual Conference of the Industrial Electronics 
Society, 2002, pp.1113-1118. 
[33] N. Femia, G. Petrone, G. Spagnuolo, and M. Vitelli, 
“Optimizing sampling rate of P&O MPPT tech-
nique,” IEEE Power Electronics Specialists Con-
ference, 2004, pp.1945-1949. 
[34] W. Xiao and W. G. Dunford, “A modified adaptive 
hill climbing MPPT method for photovoltaic power 
systems,” IEEE Power Electronics Specialists 
Conference, 2004, pp.1957-1963.  
[35] R. Ito, Y. Matsuzaki, T. Tani, and T. Yachi, 
“Evaluation of performance of MPPT equipment in 
photovoltaic system,” IEEE International Tele-
communications Energy Conference, 2003, 
pp.256-260.   
[36] Y.-C. Kuo, T.-J. Liang, and J.-F. Chen, “A 
high-efficiency single-phase three-wire photo-
voltaic energy conversion system,” IEEE Transac-
tions on Industrial Electronics, Vol. 50, No. 1, 2003, 
pp.116-122.    
[37] N. Femia, G. Petrone, G. Spagnuolo, M. Vitelli, 
“Optimizing duty-cycle perturbation of P&O 
MPPT technique,” IEEE Power Electronics Spe-
cialists Conference, 2004 pp.1939-1944.  
[38] F. Herrera and M. Lozano, “Gradual distributed 
real-coded genetic algorithms,” IEEE Transactions 
on Evolutionary Computation, Vol. 4, No. 1, 2000, 
pp.43-63.   
[39] A. Gaspar and P. Collard, “Time dependent opti-
mization with a folding genetic algorithm,” IEEE 
International Conference on Tools with Artificial 
Intelligence, 1997, pp.125-132.   
[40] Y. Wu and B. Li, “Job-shop scheduling using ge-
netic algorithm,” IEEE International Conference on 
Systems, Man, and Cybernetics, 1996, 
pp.1994-1999.   
[41] M. A. Marra, B. L. Walcott, “Stability and optimal-
ity in genetic algorithm controllers,” IEEE Interna-
tional Symposium on Intelligent Control, 1996, 
pp.492-496.   
[42] A.H. Mantawy, Y.L. Abdel-Magid, and S.Z. Selim, 
“Integrating genetic algorithms, tabu search, and 
simulated annealing for the unit commitment prob-
lem,” IEEE Transactions on Power Systems, Vol. 
14, No. 3, 1999, pp. 829-836. 
[43] S. Ghoshray and K.K. Yen, “More efficient genetic 
algorithm for solving optimization problems,” 
IEEE International Conference on Systems, Man 
and Cybernetics, 1995, pp.4515-4520.  
[44] J.A. Vasconcelos, J.A. Ramirez, R. H. C. Takaha-
shi, and R.R. Saldanha, “Improvements in genetic 
algorithms,” IEEE Transactions on Magnetics, Vol. 
37, No. 5, 2001, pp.3414-3417. 
[45] T.-P. Hong and H.-S. Wang, “A dynamic mutation 
genetic algorithm,” IEEE International Conference 
on Systems, Man, and Cybernetics, 1996, 
pp.2000-2005. 
[46] Y.-M. Chen and S.-C Hung, “Maximum Power 
Point Tracking of Wind Power Generators Using 
Genetic Algorithms,” International Symposium on 
Computer and Communication Engineer, 2003, 
pp.17-22. 
[47] T. Jin, L. Li, and K. Smedley, “A universal vector 
controller for three-phase PFC, APF, STATCOM, 
and grid-connected inverter,” IEEE Applied Power 
Electronics Conference and Exposition, 2004, 
pp.594-600.  
[48] C. Qiao and K. M. Smedley, “Three-phase 
grid-connected inverters interface for alternative 
energy sources with unified constant-frequency in-
tegration control,” IEEE Industry Applications 
Conference, 2001, pp.2675-2682.  
[49] T.-F. Wu, C.-L. Shen, C.-H. Chang, and J. Chiu, 
“1φ3W grid-connection PV power inverter with 
partial active power filter,” IEEE Transactions on 
Aerospace and Electronic Systems, Vol. 39, No. 
2, 2003, pp.635-646. 
[50] R. Hudson, M. Behnke, R. West, S. Gonzalez, and 
J. Ginn, “Design considerations for three-phase 
grid connected photovoltaic inverters,” IEEE 
Photovoltaic Specialists Conference, 2002, 
pp.1396-1401. 
[51] J.M.A.Myrzik, “Novel inverter topologies for sin-
gle-phase stand-alone or grid-connected photo-
voltaic systems,” IEEE International Conference on 
Power Electronics and Drive Systems, 2001, 
pp.103-108. 
[52] J. Weihua, et al., “Compact Solid-State Switched 
Pulsed Power and Its Applications,” Proceedings of 
the IEEE, Vol. 92, Issue7, July. 2004, pp. 
1180-1196. 
 1
行政院國家科學委員會補助國內專家學者出席國際學術會議報告 
                                                                96 年 7 月 15 日 
報告人姓名 陳  耀  銘 服務機構
及職稱 
國立中正大學電機系 副教授 
     時間 
會議 
     地點 
96.6.17-96.6.21 
美國佛羅里達州奧蘭多 
本會核定
補助文號
NSC 95-2221-E-194-094 
會議名稱 
 (中文)第三十八屆電力電子專家研討會 
 (英文) 38th IEEE Power Electronics Specialists Conference 
發表論文 
題目 
(中文)  多重輸入直流/直流轉換器之系統化合成 
(英文)  A Systematic Approach to Synthesizing Multi-Input DC/DC Converters 
報告內容： 
(一)、 會議內容 
美國電機與電子工程師協會（Institute of Electrical and Electronics Engineers; IEEE）之電
力電子學會(Power Electronics Society; PES)，每年固定舉辦的「電力電子專家會議」(Power 
Electronics Specialists Conference; PESC)，今年已是第三十八屆。為期五天的會議，從六月十
七日到六月二十一日止，在美國佛羅里達州奧蘭多舉行。 
今年有來自世界超過三十多個國家，在電力電子領域的工程師、專家及學者們共約六百
多人註冊參加此次會議。會議的研討重點為電力電子相關技術的開發與應用，兼顧理論與學
術。此次會議共有超過 940 篇文章投稿，其中 493 篇被接受發表，接受率約為 52%左右。 
在四百多篇的技術論文發表會上，每一時段有六個主題分別於不同會場同時舉行，每個
會場平均有三十至兩百人左右參加。由聆聽的人數也可以看出目前產業最熱門的商機及未來
的發展趨勢。同時，大會也安排了四場特別邀請的演講。 
第一場由 Vicor 公司的創辦人介紹現今電力電子元件的發展趨勢。由於尺寸、效率的要
求，現代電力電子元件已朝向晶片化的模組發展。第二場是由美國太空總署(NASA)電力系
統發展部主任擔綱演說。內容介紹 NASA 從 2004 年開始的「回到月球」計畫，包括在月球
建立人類永久居住環境，並做為探測火星的前進基地。經過演講人的說明，讓在場學者了解
到電力電子在未來太空科技，扮演著舉足輕重的地位。這也顛覆一般人對於電力電子屬於傳
統技術的刻板印象。第三場是由瑞典 ABB 公司的資深研究所工程師，針對大功率(百萬瓦；
 3
(四)、 其他 
會議相關照片 
     
報告人上台進行口頭報告        報告人口頭報告之投影片 
     
分組報告實景      人潮擁擠的特別邀請演講 
     
展覽會場與參展廠商實景（一）      展覽會場與參展廠商實景（二） 
 which are depicted by rectangular components, can be im-
plemented by using capacitors or inductors. 
From the viewpoint of power flow, the input portion will 
generate the high-frequency pulsating power with the help of 
the switch and feed this pulsating power to the energy buffer 
portion. The energy buffers in the energy buffer portion will 
faithfully transfer this pulsating power from the input portion 
to the output portion without hindering it. This pulsating 
power is then filtered out by the output portion to provide a 
constant power to the load. 
 
 
Fig. 2.  Three portions of a basic PWM converter. 
 
M1
D1VS IO
IP OP
   
M1
D1
IS VO
IP OP
   
M1
VS VOLb
D1
IP OPEBP
 
(a)                 (b)                (c) 
M1 D1
IS
Cb
IO
IP OPEBP
   
M1
D
1
VS L b
Cb
IO
IP OPEBP
   
M1IS
Cb D1
L b VO
EBP OPIP
 
(d)                (e)                (f) 
Fig. 3. Topological structures of the six basic PWM converters (a) buck 
converter (b) boost converter(c) buck-boost converter (d) Ćuk con-
verter (e) zeta converter (f) SEPIC converter. 
 
III. CONFIGURATION OF PVSCS AND PCSCS 
The output portion of the PWM converters sees a high- 
frequency pulse-train voltage or current waveform from the 
input portion or energy buffer portion. By filtering out this 
high-frequency pulse-train voltage or current waveform with 
the output portion, a dc voltage or current can be obtained. 
From this viewpoint of circuit topology, the method for syn-
thesizing an MIC can be inspired by adding an extra pulsating 
voltage source or current source to a conventional PWM 
converter with appropriate connection. In this section, the 
pulsating voltage source cell (PVSC) and the pulsating cur-
rent source cell (PCSC), which are formed by a pulsating 
voltage source along with a diode and a pulsating current 
source along with a diode, are defined. The principle of syn-
thesizing MICs by combining the PVSCs or the PCSCs with 
the PWM converters will be addressed in the next section. 
A. Configuration of PVSCs 
In Fig. 4, the pulsating voltage source as well as the paral-
lel diode are lumped together and named as a PVSC. When a 
PVSC is introduced into a PWM converter to yield an MIC, it 
cannot be connected in parallel with any branch of the PWM 
converter; otherwise, the voltage across the connected branch 
will be clamped by the introduced PVSC. Hence, a PVSC can 
be only connected in series with one of the branches of a 
PWM converter for developing an MIC. In this circuit con-
figuration, the parallel diode in the PVSC is supplemented for 
circulating the possible current difference between the pul-
sating voltage source and the connected branch of the PWM 
converter. According to the topological properties of PWM 
converters, the pulsating voltage source can be generated by a 
dc voltage source in series with a switch, a dc current source 
in parallel with a switch followed by a capacitor, or a dc 
voltage source in series with a switch followed by an inductor 
and a capacitor in sequence. Thus, the feasible circuit con-
figurations of the PVSC can be drawn in Fig. 4 (b)-(d), and 
are named as buck-type, Ćuk-type and zeta-type PVSCs, re-
spectively. 
B. Configuration of PCSCs 
The conceptual circuit configuration of the PCSC is de-
picted in Fig. 5(a), in which it consists of a pulsating current 
source in series with a diode. The only eligible method to 
insert a PCSC into a PWM converter to develop an MIC is 
connecting a PCSC in parallel with one of the branches of the 
PWM converter. This is because the current through the con-
nected branch will be clamped by the pulsating current source 
if the PCSC is in series connection. The series diode in the 
PCSC functions to block the possible voltage difference be-
tween the voltages imposed on the pulsating current source 
and the connected branch of the PWM converter. Similar to 
the generation of the pulsating voltage sources, the pulsating 
current sources can be generated according to the topological 
properties of the PWM converters, from which the feasible 
circuit configurations of the PCSC can be depicted in Fig. 
5(b)-(d), and are named as boost-type, buck-boost-type and 
SEPIC-type PCSCs, respectively. 
 
Pulsating
Voltage
Source
PVSCv D
   
VS
M1
D1
 
(a)                  (b) 
VS
L S
I S
M1
Cb
D1
   
VS
M1
Lb D1
Cb
 
(c)                   (d) 
Fig. 4. Circuit configuration of the PVSC (a) conceptual diagram of the 
PVSC (b) buck-type PVSC (c) Ćuk-type PVSC (d) zeta-type PVSC. 
 
Pulsating
Current
Source
PCSCi
D
   
VS
LS
I S
M1
D1
 
(a)                    (b) 
VS
M1
L b
D1
   
VS
L S
I S
M1
Cb
L b
D1
 
(c)                   (d) 
Fig. 5. Circuit configuration of the PCSC (a) conceptual diagram of the 
PCSC (b) boost-type PCSC (c) buck-boost-type PCSC (d) SE-
PIC-type PCSC. 
 
IV. PRINCIPLE OF SYNTHESIZING MICS 
The MICs can be formed by inserting the PVSCs or the 
PCSCs into the PWM converters. For convenience of illustra-
tion, the PWM converter is referred as the prime PWM con-
verter. After the PVSC or PCSC is inserted into the prime 
PWM converter, the inserted PVSC or PCSC along with a 
portion of the prime PWM converter will form another PWM 
converter, which is called the pulsating-source-derived (PS- 
 Step 4: Verify whether the inserted PVSC obeys the rule 3 
listed in section IV part A. The final version of an 
MIC can be then obtained. 
To illustrate the synthesis procedure, an MIC which is de-
rived from introducing the buck-type PVSC into the 
buck-boost converter is demonstrated and shown in Fig. 8. 
The buck-boost converter is selected as the prime PWM con-
verter since it contains a current buffer. Fig. 8(a) shows the 
topological circuit diagram of a buck-type PVSC and a 
buck-boost converter with the inserting location marked. Ac-
cording to the rule 1 listed in section IV part A, the buck-type 
PVSC should be connected in series with the current buffer of 
the buck-boost converter with appropriate orientation where 
the current through the current buffer must flow out from 
PVSC’s positive end. The conceptual circuit diagram of the 
buck-boost prime converter with the inserted buck-type 
PVSC is shown in Fig. 8(b). In this figure, the buck-type 
PVSC and the output sink of the buck-boost prime converter 
form a mesh. This can ensure that the PS-derived converter 
can operate individually. The detailed circuit diagram of Fig. 
8(b) is drawn in Fig. 8(c). By properly rearranging the overall 
circuit configuration, the MIC which is derived from com-
bining the buck-type PVSC and the buck-boost converter is 
obtained and depicted in Fig. 8(d). This MIC circuitry had 
been published by the authors and used for the renewable 
energy applications. Details of the operation principle and 
control strategy can be found in [17].  
Another synthesis example of the MIC is illustrated in Fig. 
9 where the buck-type PVSC and the zeta converter are se-
lected as a PVSC and a prime PWM converter, respectively. 
In Fig. 9(a), the zeta converter possesses a current buffer and 
a current sink so that it has two feasible positions for the 
buck-type PVSC to be inserted into. When the buck-type 
PVSC is inserted into the output portion of the zeta converter, 
as shown in Fig. 9(b), it must be connected in series with the 
current sink of the zeta converter according to the rule 2 listed 
in section IV, part A. By properly re-configuring the circuit, 
the MIC which is derived from combining the buck-type 
PVSC and the zeta converter can be obtained and depicted in 
Fig. 9(c). On the other hand, Fig. 9(d) shows the case of in-
troducing the buck-type PVSC into the energy buffer portion 
of the zeta converter. With proper relocation, the final version 
of the converter is depicted in Fig. 9(e). 
Investigation of Fig. 9(d) reveals that the buck-type PVSC 
doesn’t form a mesh with the output sink of the zeta converter 
so that the PS-derived converter cannot operate individually. 
That is, the buck-type PVSC can deliver power to the load 
only when the zeta converter operates. This kind of MIC is 
defined as a quasi-MIC because it lacks the property of trans-
ferring power individually. The further investigation of 
quasi-MIC will be addressed latter.  
By following the same synthesis procedure, the rest of the 
MICs with buck-type, Ćuk-type and zeta-type PVSCs can be 
also generated, and shown in Figs. 10, 11, and 12, respec-
tively.  
Buck-Type
PVSC
M2
VS2 VOL b2
D2
   
L b2
M2
VO
D2
VS2
Buck-Type
PVSC
 
(a)                              (b) 
VS1 D1
M1
D2M2
CO VOROVS2
Lb2
Buck-Type
PVSC
      
VS1
M1
D1
L b2
CO VORO
VS2
M2
D2
 
(c)                        (d) 
Fig. 8. Illustration of the MIC derived from the buck-type PVSC and the 
buck-boost converter (a) the buck-type PVSC and the buck-boost 
prime converter (b) the PVSC is inserted into the prime converter (c) 
circuit diagram of the synthesized MIC (d) the synthesized MIC 
with appropriate circuit configuration. 
 
   
(a)                      (b)                 (c) 
    
(d)                        (e) 
Fig. 9. Illustration of the MIC derived from the buck-type PVSC and the 
zeta converter (a) the buck-type PVSC and the zeta prime converter 
(b) the PVSC is inserted into the output sink of the prime converter 
(c) the synthesized MIC with appropriate circuit configuration (d) 
the PVSC is inserted into the current buffer of the prime converter (e) 
the synthesize MIC with appropriate circuit configuration.  
 
VS1
M1
D1
LO
M2
VS2 D2
CO VORO
         
(a)                    (b)                    (c) 
     
(d)                      (e) 
Fig. 10. MICs synthesized by the buck-type PVSC with different prime 
converters (a) with buck converter (b) with buck-boost converter (c) 
with Ćuk converter(d) with zeta converter (e) with SEPIC converter. 
 
    
(a)                        (b) 
    
(c)                       (d)  
 
(e) 
Fig. 11. MICs synthesized by the Ćuk-type PVSC with different prime con-
verters (a) with buck converter (b) with buck-boost converter (c) 
with Ćuk converter (d) with zeta converter (e) with SEPIC converter. 
 converters, not all of the derived converters can be identified 
as the MICs. For instance, when the buck-type PVSC is con-
nected in series with the current buffer of the zeta converter, 
as shown in Fig. 9(d), it doesn’t form a mesh with the output 
sink of the zeta converter. This will result that the input 
source of the buck-type PVSC cannot deliver power directly 
to the load but only to the energy buffer. In other words, it can 
only deliver power to the load when the input source of the 
prime PWM converter delivers power to the load simultane-
ously. Therefore, the derived converter shown in Fig. 9(e) will 
be classified as a quasi-MIC. The quasi-MICs synthesized 
with different types of the PVSCs and the PCSCs are shown 
in Fig. 17 through Fig. 22.  
 
 
Fig. 17. A quasi-MIC derived from the buck-type PVSC and the zeta converter. 
 
 
Fig. 18. A quasi-MIC derived from the Ćuk-type PVSC and the zeta converter. 
 
 
Fig. 19. A quasi-MIC derived from the zeta-type PVSC and the zeta converter. 
 
  
VS1
IS1 M1
LS1
CL
VS2
IS2
b2
M2
S2 D2
D1
O VOROCLb2
 
(a)                  (b)                   (c) 
Fig. 20. Quasi-MICs synthesized by the boost-type PCSC with different 
prime converters (a) with Ćuk converter (b) with zeta converter (c) 
with SEPIC converter. 
 
    
Cb2 D2
D1
LO O VOROC
Lb1
VS2
IS2 M1
LS2
VS1
M1
 
(a)                  (b)                    (c) 
Fig. 21. Quasi-MICs synthesized by the buck-boost-type PCSC with differ-
ent prime converters (a) with Ćuk converter (b) with zeta converter 
(c) with SEPIC converter. 
VS1
IS1
M1
LS1
L
VS2
IS2
M2
S2
Cb1
Cb2
D2
D1
LO
O VOROC
Lb2
  
VS1
IS1 M1
LS1
VS2
Cb1
Cb2
D2
D1
LO
O VOROC
Lb2
M2
Lb2
 
(a)                       (b) 
 
(c) 
Fig. 22. Quasi-MICs synthesized by the SEPIC-type PCSC with different 
prime converters (a) with Ćuk converter (b) with zeta converter (c) 
with SEPIC converter. 
VI. DISCUSSION 
For clarity, the MICs and the quasi-MICs generated in this 
paper are tabulated in Table 1. In the table, the figure number 
denotes the schematic diagram of the MIC or the quasi-MIC 
developed from the corresponding pulsating source cell along 
with prime PWM converter. The non-underlined figure num-
bers denote that the derived converters are MICs, while the 
underlined ones designate that they are quasi-MICs. For the 
PVSCs, they must be connected in series only with the cur-
rent buffers or the current sinks so that no MICs or 
quasi-MICs can be generated when they are introduced into 
the boost converter. Similarly, no MICs or quasi-MICs can be 
developed when the PCSCs are inserted into the buck con-
verter, since the buck converter doesn’t possess any voltage 
buffer or voltage sink. 
In Table 1, some schematic diagrams of MICs are found to 
be duplicated. In the case of inserting one of the PVSCs into a 
prime PWM converter, the duplicated circuit diagrams might 
be recognized when the prime PWM converter is the one 
among the buck, Ćuk, and zeta converters.  
In general, a PVSC-derived MIC can be considered as the 
combination of the prime PWM converter and the PS-derived 
converter which are any two of the three converters (buck, 
Ćuk, and zeta converters). Three duplicated MICs can be 
found when the circuit diagrams of the prime PWM converter 
and PS-derived converter are exchanged. By applying the 
same principle to the PCSC-derived MICs, three more dupli-
cated MICs can be also obtained. In Table 1, the duplicated 
MICs are marked by the same symbol. For example, Fig. 14(b) 
and Fig. 15(a) are identical.  
 
Table 1. Tabulation of figure numbers for MICs including quasi-MICs and duplicated MICs. 
  Prime PWM Converter
 
Pulsating 
Source Cell 
M1
D1VS I O
 
buck 
M1
D1
I S VO
 
boost 
M1
VS VOL b
D1
buck-boost 
M1 D1I S
Cb
I O
 
Ćuk 
M1
D1VS L b
Cb
I O
 
zeta 
M1I S
Cb D1
L b VO
 
SEPIC 
buck-type PVSC Fig. 10(a) N/A Fig. 10(b) Fig. 10(c)♣ Fig. 10(d)♦ Fig. 17 Fig. 10(e) 
Ćuk-type PVSC Fig. 11(a)♣ N/A Fig. 11(b) Fig. 11(c) Fig. 11(d)♥ Fig. 18 Fig. 11(e) PVSC 
zeta-type PVSC Fig. 12(a)♦ N/A Fig. 12(b) Fig. 12(c)♥ Fig. 12(d) Fig. 19 Fig. 12(e) 
boost-type PCSC N/A Fig. 14(a) Fig. 14(b)♠ Fig. 20(a) Fig. 20(b) Fig. 14(c)■ Fig. 20(c) 
buck-boost-type PCSC N/A Fig. 15(a)♠ Fig. 15(b) Fig. 21(a) Fig. 21(b) Fig. 15(c)• Fig. 21(c) PCSC 
SEPIC-type PCSC N/A Fig. 16(a)■ Fig. 16(b)• Fig. 22(a) Fig. 22(b) Fig. 16(c) Fig. 22(c) 
 1
行政院國家科學委員會補助國內專家學者出席國際學術會議報告 
                                                           95 年 12 月 18 日 
報告人姓名 陳耀銘 服務機構及職稱 國立中正大學電機工程學系 
時間 
會議 
地點 
2006.11.24 
 
韓國 大邱 
本會核定
補助文號
補助之計畫編號 
NSC 95-2221-E-194-094 
會議 
名稱 
(中文) 第七屆電腦、通信與系統國際會議 
(英文) The 7th International Conference on Computer, Communications and Systems
發表論文 
題目 
(中文) 具孤島效應之市電併聯型太陽能發電系統 
(英文) A Grid-Connected PV Power System With Islanding Prevention  
(一)、 參加會議經過 
由韓國大邱大學(Daegu University)每年固定主辦的國際研討會：『計算機、通訊與系統』，
今年已邁入第七年。由於是學校單位主辦，因此會議的期間只有一天。由於本人是接受邀請
發表論文，因此，註冊費與食宿均由主辦學校負責。住宿地點是校園內的外籍學生（人）宿
舍。整個研討會過程可以體會到韓國學術界對於訓練大學生的關注以及現今韓國大學生的一
些思考與想法。 
由於此次到韓國參加研討會的行程很輕鬆，因此，自己另外與任教於國立首爾大學
(National Seoul University)電機系的Prof. Cho聯繫，抽空一天到國立首爾大學參觀，並了解Prof. 
Cho 的研究室。Prof. Cho 是 IEEE Fellow，為人很和善。參觀完 Prof. Cho 的實驗室之後，感
覺到本系的實驗室設備比他們的設備還來得齊全，所以要更加努力，追求更好的學術成就。
在他的博士班學生帶領之下，讓我體認到國立首爾大學校園之廣大，以及政府投資在國立大
學的資源。 
從首爾到大邱的交通，是搭乘韓國 2004 年 4 月開通的高速鐵路(KTX)(時速約 300 km)。
由於這條高速鐵路的完工，讓韓國的交通更為便捷，也縮短了各個城市之間的距離。希望台
灣的高鐵也能扮演相同的角色與功能，讓台灣的生活更便利。 
(二)、 與會心得 
此次會議有來自 5 個國家、40 多篇論文的發表。會議主題分為三大主軸，分別是計算機、
通訊與系統。大會邀請了三個演講者分別對計算機、通訊與系統各進行一場演講。其中計算
機領域演講者提出一個關於軟體程式撰寫的機構，讓程式設計師能夠如同蓋房子一般，按部
就班地將程式寫出。這個觀念改變了以往大家對於軟體工程師抽象式的程式撰寫工作的印
象。其實，目前在工程界遇到很多問題，也都是需要跳脫傳統思考才能有所突破。本人發表
A Grid-Connected PV Power System with Islanding Prevention 
 
Yaow-Ming Chen, Hsu-Chin Wu, Chung-Hsin Lin 
Elegant Power Application Research Center 
Department of Electrical Engineering 
National Chung Cheng University 
Ming-Hsiung, Chia-Yi, Taiwan 
E-mail: ieeymc@ccu.edu.tw 
Tel :886-5-2428292 Fax : 886-5-2720862 
 
 
Abstract - A grid-connected PV power system with islanding prevention is proposed in this paper. In the 
proposed PV power system, a boost dc/dc converter incorporated with the perturbation-and-observation 
algorithm can draw the maximum power from the PV array. Then, a full-bridge dc/ac inverter will deliver real 
power to the utility line. Also the RLC parallel load for islanding test described in IEEE Std 929 is 
established. The control circuit is realized by using two microcontrollers. One is used to achieve the 
maximum power point tracking for the PV array by using the perturbation-and-observation algorithm. The 
other one is used to implement the function of grid-connection. Finally, experimental results have been 
conducted to verify the performance of the grid-connected PV power system with islanding prevention. 
 
Keywords: PV power system, maximum power point tracking, grid-connection, islanding prevention. 
 
 
1 Introduction 
 Energy shortage is a big issue for Taiwan’s economic 
development since ninety-five percent of the energy is 
imported. Also, the usage of fossil fuel cause many 
environmental pollution problems. Moreover, the 
increasing power demand of air conditioners in summer 
may cause the utility line failure. However, Taiwan is 
located in the subtropical zone with sufficient sun 
irradiation. Therefore, the solar energy becomes a very 
important renewable energy source. 
 Although the development of grid-connected 
photovoltaic (PV) power system can moderate the energy 
shortage problem, the connection of the PV power system 
to the utility line may raise many problems such as power 
quality, reliability, and safety. One of the important power 
system problems is called the island phenomenon which 
happened when the ac mains is failed but the PV power 
system is still supplying power to the utility line. When 
islanding phenomenon occurs, it brings the electrical 
shock hazard to the utility line maintenance man. Also, 
some sensitive loads may be damaged since the output of 
the PV system becomes instable while loosing the 
synchronous reference signal from the ac mains. Therefore, 
the islanding prevention for the grid-connected PV power 
system becomes very important [1-3].  
 The objective of this paper is to propose a PV power 
system with islanding prevention. In order to extract the 
maximum solar energy from the PV array, the maximum 
power point tracking (MPPT) function will be integrated 
into the control system of the PV power system. The 
power converter for the grid-connection function is 
implemented by using a full-bridge inverter with 
sinusoidal pulse-width-modulation (SPWM) control. 
Hardware experimental results will be used to confirm the 
performance of the proposed grid-connected PV power 
system which should be able to satisfy the IEEE Std 929.   
2 The grid-connected PV power system 
 Figure 1 shows the diagram of the proposed grid-
connected PV power system which consists of a boost 
converter and a full-bridge inverter. The maximum power 
of the solar array will be dawn by the boost converter with 
MPPT control. Then the power is transferred into the ac 
mains by a full-bridge inverter with SPWM control. The 
control of the boost converter is realized by using a micro-
controller, PIC16F88. On the other hand, the PIC18F4431 
is used to regulate the output power of the full-bridge 
inverter to achieve the input-output energy balancing of 
the grid-connected PV power system.  
2.1 Boost converter 
 The front stage circuit of the proposed PV power 
system is a boost converter [4]. It converts the low output 
voltage of the PV array into a high voltage level for DC 
bus which is the input source of the second stage circuit, 
the full-bridge inverter. Many control methods can be used 
4 Experimental results 
 The PV array used in this project consists of 32 BP 
SX60 solar panels. When the output voltage of PV array, 
Vpv, is higher than the start-up voltage, the current-
controlled boost converter will be activated and the PV 
current will be drawn. Then the solar energy can be 
converted into electric energy. The microcontroller will 
calculate the output power of the PV array and determine 
the magnitude of the reference current signal to achieve 
the MPPT function. Waveforms of voltage, current, and 
power of the PV array are shown in Figure 3. They reveal 
that the output power of the PV array will reach a stable 
value with a small variation since the P&O method is used 
to realize the MPPT function. The output terminal of 
boost converter is connected to a DC bus where a 120Hz 
LC filter and a DC capacitor filter are used for voltage 
variation mitigation and energy storage.   
 
(VPV:50 V/div, IPV:2 A/div, PPV:200 W/div, time:10 s/div) 
Figure 3. The waveforms of voltage, Vpv, current, IPV, and power, PPV, of 
the PV array when the MPPT function is achieved. 
 The full-bridge inverter will convert the energy 
stored in the DC bus into a sinusoidal current and inject 
the electric energy into the utility line. A sinusoidal 
current reference signal will be generated by the 
microcontroller according to the DC bus voltage. The 
increase of the DC bus voltage implies that the input solar 
energy from the PV array is larger than the one injected 
into the utility line. Therefore, the amplitude of the 
injected sinusoidal ac current should be raised to lower the 
DC bus voltage and balance the power flow of the PV 
power system.  
 On the other hand, the decrease of the injected 
sinusoidal ac current amplitude will cause the increase of 
the DC bus voltage. Figure 4 shows waveforms of the DC 
bus voltage, Vdc, the inverter output current, iac, and the 
PV array voltage, Vpv. The change of the PV array voltage 
implies that the MPPT function is achieved, the steady DC 
bus voltage means that the input and output power is 
balanced, and the injected ac current reveal that the grid-
connection function is realized. Figure 5 shows the 
waveforms of the utility line voltage, vac, and the inverter 
output current, iac. By using the power analyzer PM3000, 
the measured power factor is higher than 0.99 and the total 
harmonic distortion is less than 3%. It shows that a high 
quality power is injected into the utility line by the 
proposed PV power system.  
 The test circuit diagram of the islanding prevention is 
shown in Figure 6 where switch P1 is the grid-connection 
relay, S1 is the inverter output relay, and RLC load is used 
to generate the islanding phenomenon. According to the 
IEEE Std 929, the consumed power of the RLC is 1 kW 
and the quality factor is equal to 2.5. After a cautious 
adjustment, the values of the RLC load are selected as 
45.5 Ω, 45 mH, and 120 µF, respectively.  
 
(VPV: 200V/div, iac: 5 A/div, Vdc: 500V/div, time: 10 s/div) 
Figure 4. The waveforms of the DC bus voltage, Vdc, the inverter output 
current, iac, and the PV array voltage, VPV, when the grid-connection 
function is realized. 
iac
vac
 
(vac: 100 V/div, iac: 5 A/div, time: 5 ms/div) 
Figure 5. The waveforms of the utility line voltage, vac, and the inverter 
output current, iac, when the grid-connection function is realized. 
 
Figure 6. The test circuit diagram of the islanding prevention. 
 The islanding prevention using passive detection 
method is first presented. Figure 7 shows waveforms of 
the inverter output voltage, vac, inverter output current, iac, 
RLC load current, iload, and utility line voltage, vutility. The 
