// Seed: 760321684
module module_0 (
    input id_0,
    output reg id_1,
    input id_2,
    input id_3,
    input id_4,
    output logic id_5
);
  assign id_5 = 1;
  initial begin
    if (1'd0) id_1 <= id_4[1 : 1&1'b0];
    else id_1 <= #1  !1;
  end
  logic id_6;
  assign id_6 = id_3;
endmodule
