

.PHONY : TARGET0
TARGET0 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/bare_mode_tests/bare_mode_01.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/bare_mode_tests/bare_mode_01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/bare_mode_tests/bare_mode_01.S/ref/Reference-sail_c_simulator.signature ref.elf > bare_mode_01.log 2>&1;

.PHONY : TARGET1
TARGET1 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/bare_mode_tests/bare_mode_02.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/bare_mode_tests/bare_mode_02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/bare_mode_tests/bare_mode_02.S/ref/Reference-sail_c_simulator.signature ref.elf > bare_mode_02.log 2>&1;

.PHONY : TARGET2
TARGET2 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/bare_mode_tests/bare_mode_03.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/bare_mode_tests/bare_mode_03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/bare_mode_tests/bare_mode_03.S/ref/Reference-sail_c_simulator.signature ref.elf > bare_mode_03.log 2>&1;

.PHONY : TARGET3
TARGET3 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/bare_mode_tests/bare_mode_04.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/bare_mode_tests/bare_mode_04.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/bare_mode_tests/bare_mode_04.S/ref/Reference-sail_c_simulator.signature ref.elf > bare_mode_04.log 2>&1;

.PHONY : TARGET4
TARGET4 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/bare_mode_tests/bare_mode_05.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/bare_mode_tests/bare_mode_05.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/bare_mode_tests/bare_mode_05.S/ref/Reference-sail_c_simulator.signature ref.elf > bare_mode_05.log 2>&1;

.PHONY : TARGET5
TARGET5 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/bare_mode_tests/bare_mode_06.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/bare_mode_tests/bare_mode_06.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/bare_mode_tests/bare_mode_06.S/ref/Reference-sail_c_simulator.signature ref.elf > bare_mode_06.log 2>&1;

.PHONY : TARGET6
TARGET6 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/bare_mode_tests/bare_mode_07.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/bare_mode_tests/bare_mode_07.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/bare_mode_tests/bare_mode_07.S/ref/Reference-sail_c_simulator.signature ref.elf > bare_mode_07.log 2>&1;

.PHONY : TARGET7
TARGET7 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/bare_mode_tests/bare_mode_08.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/bare_mode_tests/bare_mode_08.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/bare_mode_tests/bare_mode_08.S/ref/Reference-sail_c_simulator.signature ref.elf > bare_mode_08.log 2>&1;

.PHONY : TARGET8
TARGET8 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/dirty_bit_tests/dirty_bit_01.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/dirty_bit_tests/dirty_bit_01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/dirty_bit_tests/dirty_bit_01.S/ref/Reference-sail_c_simulator.signature ref.elf > dirty_bit_01.log 2>&1;

.PHONY : TARGET9
TARGET9 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/dirty_bit_tests/dirty_bit_02.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/dirty_bit_tests/dirty_bit_02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/dirty_bit_tests/dirty_bit_02.S/ref/Reference-sail_c_simulator.signature ref.elf > dirty_bit_02.log 2>&1;

.PHONY : TARGET10
TARGET10 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/dirty_bit_tests/dirty_bit_03.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/dirty_bit_tests/dirty_bit_03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/dirty_bit_tests/dirty_bit_03.S/ref/Reference-sail_c_simulator.signature ref.elf > dirty_bit_03.log 2>&1;

.PHONY : TARGET11
TARGET11 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/dirty_bit_tests/dirty_bit_04.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/dirty_bit_tests/dirty_bit_04.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/dirty_bit_tests/dirty_bit_04.S/ref/Reference-sail_c_simulator.signature ref.elf > dirty_bit_04.log 2>&1;

.PHONY : TARGET12
TARGET12 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/dirty_bit_tests/dirty_bit_05.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/dirty_bit_tests/dirty_bit_05.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/dirty_bit_tests/dirty_bit_05.S/ref/Reference-sail_c_simulator.signature ref.elf > dirty_bit_05.log 2>&1;

.PHONY : TARGET13
TARGET13 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/dirty_bit_tests/dirty_bit_06.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/dirty_bit_tests/dirty_bit_06.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/dirty_bit_tests/dirty_bit_06.S/ref/Reference-sail_c_simulator.signature ref.elf > dirty_bit_06.log 2>&1;

.PHONY : TARGET14
TARGET14 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/dirty_bit_tests/dirty_bit_07.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/dirty_bit_tests/dirty_bit_07.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/dirty_bit_tests/dirty_bit_07.S/ref/Reference-sail_c_simulator.signature ref.elf > dirty_bit_07.log 2>&1;

.PHONY : TARGET15
TARGET15 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/dirty_bit_tests/dirty_bit_08.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/dirty_bit_tests/dirty_bit_08.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/dirty_bit_tests/dirty_bit_08.S/ref/Reference-sail_c_simulator.signature ref.elf > dirty_bit_08.log 2>&1;

.PHONY : TARGET16
TARGET16 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/misaligned_superpage/misaligned_superpage_01.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/misaligned_superpage/misaligned_superpage_01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/misaligned_superpage/misaligned_superpage_01.S/ref/Reference-sail_c_simulator.signature ref.elf > misaligned_superpage_01.log 2>&1;

.PHONY : TARGET17
TARGET17 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/misaligned_superpage/misaligned_superpage_02.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/misaligned_superpage/misaligned_superpage_02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/misaligned_superpage/misaligned_superpage_02.S/ref/Reference-sail_c_simulator.signature ref.elf > misaligned_superpage_02.log 2>&1;

.PHONY : TARGET18
TARGET18 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/misaligned_superpage/misaligned_superpage_03.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/misaligned_superpage/misaligned_superpage_03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/misaligned_superpage/misaligned_superpage_03.S/ref/Reference-sail_c_simulator.signature ref.elf > misaligned_superpage_03.log 2>&1;

.PHONY : TARGET19
TARGET19 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/misaligned_superpage/misaligned_superpage_04.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/misaligned_superpage/misaligned_superpage_04.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/misaligned_superpage/misaligned_superpage_04.S/ref/Reference-sail_c_simulator.signature ref.elf > misaligned_superpage_04.log 2>&1;

.PHONY : TARGET20
TARGET20 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/misaligned_superpage/misaligned_superpage_05.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/misaligned_superpage/misaligned_superpage_05.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/misaligned_superpage/misaligned_superpage_05.S/ref/Reference-sail_c_simulator.signature ref.elf > misaligned_superpage_05.log 2>&1;

.PHONY : TARGET21
TARGET21 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/misaligned_superpage/misaligned_superpage_06.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/misaligned_superpage/misaligned_superpage_06.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/misaligned_superpage/misaligned_superpage_06.S/ref/Reference-sail_c_simulator.signature ref.elf > misaligned_superpage_06.log 2>&1;

.PHONY : TARGET22
TARGET22 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/misaligned_superpage/misaligned_superpage_10.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/misaligned_superpage/misaligned_superpage_10.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/misaligned_superpage/misaligned_superpage_10.S/ref/Reference-sail_c_simulator.signature ref.elf > misaligned_superpage_10.log 2>&1;

.PHONY : TARGET23
TARGET23 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/misaligned_superpage/misaligned_superpage_11.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/misaligned_superpage/misaligned_superpage_11.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/misaligned_superpage/misaligned_superpage_11.S/ref/Reference-sail_c_simulator.signature ref.elf > misaligned_superpage_11.log 2>&1;

.PHONY : TARGET24
TARGET24 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/misaligned_superpage/misaligned_superpage_12.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/misaligned_superpage/misaligned_superpage_12.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/misaligned_superpage/misaligned_superpage_12.S/ref/Reference-sail_c_simulator.signature ref.elf > misaligned_superpage_12.log 2>&1;

.PHONY : TARGET25
TARGET25 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/misaligned_superpage/misaligned_superpage_7.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/misaligned_superpage/misaligned_superpage_7.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/misaligned_superpage/misaligned_superpage_7.S/ref/Reference-sail_c_simulator.signature ref.elf > misaligned_superpage_7.log 2>&1;

.PHONY : TARGET26
TARGET26 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/misaligned_superpage/misaligned_superpage_8.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/misaligned_superpage/misaligned_superpage_8.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/misaligned_superpage/misaligned_superpage_8.S/ref/Reference-sail_c_simulator.signature ref.elf > misaligned_superpage_8.log 2>&1;

.PHONY : TARGET27
TARGET27 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/misaligned_superpage/misaligned_superpage_9.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/misaligned_superpage/misaligned_superpage_9.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/misaligned_superpage/misaligned_superpage_9.S/ref/Reference-sail_c_simulator.signature ref.elf > misaligned_superpage_9.log 2>&1;

.PHONY : TARGET28
TARGET28 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_set_tests/pte_u_bit_set_01.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_set_tests/pte_u_bit_set_01.S/ref/Reference-sail_c_simulator.signature ref.elf > pte_u_bit_set_01.log 2>&1;

.PHONY : TARGET29
TARGET29 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_set_tests/pte_u_bit_set_02.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_set_tests/pte_u_bit_set_02.S/ref/Reference-sail_c_simulator.signature ref.elf > pte_u_bit_set_02.log 2>&1;

.PHONY : TARGET30
TARGET30 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_set_tests/pte_u_bit_set_03.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_set_tests/pte_u_bit_set_03.S/ref/Reference-sail_c_simulator.signature ref.elf > pte_u_bit_set_03.log 2>&1;

.PHONY : TARGET31
TARGET31 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_set_tests/pte_u_bit_set_04.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_04.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_set_tests/pte_u_bit_set_04.S/ref/Reference-sail_c_simulator.signature ref.elf > pte_u_bit_set_04.log 2>&1;

.PHONY : TARGET32
TARGET32 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_set_tests/pte_u_bit_set_05.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_05.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_set_tests/pte_u_bit_set_05.S/ref/Reference-sail_c_simulator.signature ref.elf > pte_u_bit_set_05.log 2>&1;

.PHONY : TARGET33
TARGET33 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_set_tests/pte_u_bit_set_06.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_06.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_set_tests/pte_u_bit_set_06.S/ref/Reference-sail_c_simulator.signature ref.elf > pte_u_bit_set_06.log 2>&1;

.PHONY : TARGET34
TARGET34 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_set_tests/pte_u_bit_set_07.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_07.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_set_tests/pte_u_bit_set_07.S/ref/Reference-sail_c_simulator.signature ref.elf > pte_u_bit_set_07.log 2>&1;

.PHONY : TARGET35
TARGET35 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_set_tests/pte_u_bit_set_08.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_08.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_set_tests/pte_u_bit_set_08.S/ref/Reference-sail_c_simulator.signature ref.elf > pte_u_bit_set_08.log 2>&1;

.PHONY : TARGET36
TARGET36 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_unset_tests/pte_u_bit_unset_01.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_unset_tests/pte_u_bit_unset_01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_unset_tests/pte_u_bit_unset_01.S/ref/Reference-sail_c_simulator.signature ref.elf > pte_u_bit_unset_01.log 2>&1;

.PHONY : TARGET37
TARGET37 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_unset_tests/pte_u_bit_unset_02.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_unset_tests/pte_u_bit_unset_02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_unset_tests/pte_u_bit_unset_02.S/ref/Reference-sail_c_simulator.signature ref.elf > pte_u_bit_unset_02.log 2>&1;

.PHONY : TARGET38
TARGET38 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_unset_tests/pte_u_bit_unset_03.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_unset_tests/pte_u_bit_unset_03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_unset_tests/pte_u_bit_unset_03.S/ref/Reference-sail_c_simulator.signature ref.elf > pte_u_bit_unset_03.log 2>&1;

.PHONY : TARGET39
TARGET39 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_unset_tests/pte_u_bit_unset_04.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_unset_tests/pte_u_bit_unset_04.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_unset_tests/pte_u_bit_unset_04.S/ref/Reference-sail_c_simulator.signature ref.elf > pte_u_bit_unset_04.log 2>&1;

.PHONY : TARGET40
TARGET40 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_unset_tests/pte_u_bit_unset_05.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_unset_tests/pte_u_bit_unset_05.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_unset_tests/pte_u_bit_unset_05.S/ref/Reference-sail_c_simulator.signature ref.elf > pte_u_bit_unset_05.log 2>&1;

.PHONY : TARGET41
TARGET41 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_unset_tests/pte_u_bit_unset_06.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_unset_tests/pte_u_bit_unset_06.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_unset_tests/pte_u_bit_unset_06.S/ref/Reference-sail_c_simulator.signature ref.elf > pte_u_bit_unset_06.log 2>&1;

.PHONY : TARGET42
TARGET42 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_unset_tests/pte_u_bit_unset_07.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_unset_tests/pte_u_bit_unset_07.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_unset_tests/pte_u_bit_unset_07.S/ref/Reference-sail_c_simulator.signature ref.elf > pte_u_bit_unset_07.log 2>&1;

.PHONY : TARGET43
TARGET43 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_unset_tests/pte_u_bit_unset_08.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_unset_tests/pte_u_bit_unset_08.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/u_bit_unset_tests/pte_u_bit_unset_08.S/ref/Reference-sail_c_simulator.signature ref.elf > pte_u_bit_unset_08.log 2>&1;

.PHONY : TARGET44
TARGET44 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_01.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/valid_bit_tests/invalid_pte_01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_01.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_01.log 2>&1;

.PHONY : TARGET45
TARGET45 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_02.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/valid_bit_tests/invalid_pte_02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_02.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_02.log 2>&1;

.PHONY : TARGET46
TARGET46 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_03.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/valid_bit_tests/invalid_pte_03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_03.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_03.log 2>&1;

.PHONY : TARGET47
TARGET47 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_04.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/valid_bit_tests/invalid_pte_04.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_04.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_04.log 2>&1;

.PHONY : TARGET48
TARGET48 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_05.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/valid_bit_tests/invalid_pte_05.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_05.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_05.log 2>&1;

.PHONY : TARGET49
TARGET49 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_06.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/valid_bit_tests/invalid_pte_06.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_06.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_06.log 2>&1;

.PHONY : TARGET50
TARGET50 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_07.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/valid_bit_tests/invalid_pte_07.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_07.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_07.log 2>&1;

.PHONY : TARGET51
TARGET51 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_08.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/valid_bit_tests/invalid_pte_08.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_08.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_08.log 2>&1;

.PHONY : TARGET52
TARGET52 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_09.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/valid_bit_tests/invalid_pte_09.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_09.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_09.log 2>&1;

.PHONY : TARGET53
TARGET53 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_10.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/valid_bit_tests/invalid_pte_10.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_10.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_10.log 2>&1;

.PHONY : TARGET54
TARGET54 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_11.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/valid_bit_tests/invalid_pte_11.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_11.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_11.log 2>&1;

.PHONY : TARGET55
TARGET55 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_12.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/valid_bit_tests/invalid_pte_12.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_12.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_12.log 2>&1;

.PHONY : TARGET56
TARGET56 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_13.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/valid_bit_tests/invalid_pte_13.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_13.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_13.log 2>&1;

.PHONY : TARGET57
TARGET57 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_14.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/valid_bit_tests/invalid_pte_14.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_14.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_14.log 2>&1;

.PHONY : TARGET58
TARGET58 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_15.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/valid_bit_tests/invalid_pte_15.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_15.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_15.log 2>&1;

.PHONY : TARGET59
TARGET59 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_16.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/valid_bit_tests/invalid_pte_16.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/valid_bit_tests/invalid_pte_16.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_16.log 2>&1;