// Seed: 2681832368
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6 = id_3;
  assign id_2 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output wire id_2,
    input supply0 id_3,
    output supply0 id_4,
    output wire id_5,
    output supply1 id_6,
    input uwire id_7,
    input wire id_8,
    output wor id_9,
    input wire id_10,
    output tri id_11,
    input supply1 id_12,
    output wand id_13,
    input tri0 id_14,
    input tri1 id_15,
    input tri1 id_16,
    output tri0 id_17,
    output supply1 id_18,
    input wand id_19,
    input tri1 id_20
);
  uwire id_22;
  module_0(
      id_22, id_22, id_22, id_22, id_22
  );
  wire id_23 = id_16;
  wire id_24 = id_24;
  assign id_18 = !id_22;
endmodule
