-- TB EXAMPLE PFRL 2023-2024

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use std.textio.all;

entity project_tb is
end project_tb;

architecture project_tb_arch of project_tb is
    constant CLOCK_PERIOD : time := 20 ns;
    signal tb_clk : std_logic := '0';
    signal tb_rst, tb_start, tb_done : std_logic;
    signal tb_add : std_logic_vector(15 downto 0);
    signal tb_k   : std_logic_vector(9 downto 0);

    signal tb_o_mem_addr, exc_o_mem_addr, init_o_mem_addr : std_logic_vector(15 downto 0);
    signal tb_o_mem_data, exc_o_mem_data, init_o_mem_data : std_logic_vector(7 downto 0);
    signal tb_i_mem_data : std_logic_vector(7 downto 0);
    signal tb_o_mem_we, tb_o_mem_en, exc_o_mem_we, exc_o_mem_en, init_o_mem_we, init_o_mem_en : std_logic;

    type ram_type is array (65535 downto 0) of std_logic_vector(7 downto 0);
    signal RAM : ram_type := (OTHERS => "00000000");

constant SCENARIO_LENGTH : integer := 200;
    type scenario_type is array (0 to SCENARIO_LENGTH*2-1) of integer;

signal scenario_input : scenario_type := (78,0,0,0,146,0,0,0,129,0,244,0,0,0,122,0,98,0,82,0,144,0,215,0,15,0,0,0,81,0,229,0,123,0,169,0,0,0,0,0,52,0,237,0,98,0,114,0,196,0,137,0,27,0,176,0,38,0,0,0,113,0,78,0,232,0,157,0,147,0,0,0,159,0,69,0,139,0,109,0,79,0,32,0,141,0,212,0,0,0,172,0,88,0,0,0,121,0,22,0,14,0,74,0,238,0,96,0,191,0,3,0,93,0,249,0,0,0,216,0,148,0,115,0,125,0,5,0,74,0,53,0,0,0,217,0,217,0,234,0,199,0,0,0,42,0,0,0,101,0,143,0,81,0,39,0,0,0,177,0,0,0,129,0,0,0,2,0,252,0,0,0,200,0,112,0,55,0,163,0,97,0,0,0,244,0,149,0,66,0,149,0,141,0,145,0,197,0,15,0,102,0,165,0,43,0,0,0,0,0,151,0,17,0,100,0,57,0,0,0,0,0,0,0,237,0,173,0,0,0,128,0,205,0,4,0,0,0,234,0,208,0,161,0,0,0,55,0,220,0,253,0,85,0,232,0,100,0,0,0,131,0,103,0,0,0,21,0,0,0,202,0,98,0,204,0,255,0,104,0,242,0,81,0,130,0,125,0,49,0,0,0,55,0,95,0,255,0,207,0,248,0,0,0,109,0,220,0,198,0,71,0,38,0,0,0,175,0,144,0,202,0,0,0,0,0,54,0,0,0,130,0,235,0,179,0,0,0,239,0,195,0,0,0,18,0,66,0,22,0,214,0,151,0,131,0,104,0,108,0,163,0,154,0,0,0,159,0,220,0,0,0,0,0,162,0,0,0,45,0,162,0,132,0,45,0,65,0,45,0,0,0,125,0,121,0,83,0,43,0);
signal scenario_full  : scenario_type := (78,31,78,30,146,31,146,30,129,31,244,31,244,30,122,31,98,31,82,31,144,31,215,31,15,31,15,30,81,31,229,31,123,31,169,31,169,30,169,29,52,31,237,31,98,31,114,31,196,31,137,31,27,31,176,31,38,31,38,30,113,31,78,31,232,31,157,31,147,31,147,30,159,31,69,31,139,31,109,31,79,31,32,31,141,31,212,31,212,30,172,31,88,31,88,30,121,31,22,31,14,31,74,31,238,31,96,31,191,31,3,31,93,31,249,31,249,30,216,31,148,31,115,31,125,31,5,31,74,31,53,31,53,30,217,31,217,31,234,31,199,31,199,30,42,31,42,30,101,31,143,31,81,31,39,31,39,30,177,31,177,30,129,31,129,30,2,31,252,31,252,30,200,31,112,31,55,31,163,31,97,31,97,30,244,31,149,31,66,31,149,31,141,31,145,31,197,31,15,31,102,31,165,31,43,31,43,30,43,29,151,31,17,31,100,31,57,31,57,30,57,29,57,28,237,31,173,31,173,30,128,31,205,31,4,31,4,30,234,31,208,31,161,31,161,30,55,31,220,31,253,31,85,31,232,31,100,31,100,30,131,31,103,31,103,30,21,31,21,30,202,31,98,31,204,31,255,31,104,31,242,31,81,31,130,31,125,31,49,31,49,30,55,31,95,31,255,31,207,31,248,31,248,30,109,31,220,31,198,31,71,31,38,31,38,30,175,31,144,31,202,31,202,30,202,29,54,31,54,30,130,31,235,31,179,31,179,30,239,31,195,31,195,30,18,31,66,31,22,31,214,31,151,31,131,31,104,31,108,31,163,31,154,31,154,30,159,31,220,31,220,30,220,29,162,31,162,30,45,31,162,31,132,31,45,31,65,31,45,31,45,30,125,31,121,31,83,31,43,31);

    signal memory_control : std_logic := '0';
    
    constant SCENARIO_ADDRESS : integer := 1234;

    component project_reti_logiche is
        port (
                i_clk : in std_logic;
                i_rst : in std_logic;
                i_start : in std_logic;
                i_add : in std_logic_vector(15 downto 0);
                i_k   : in std_logic_vector(9 downto 0);
                
                o_done : out std_logic;
                
                o_mem_addr : out std_logic_vector(15 downto 0);
                i_mem_data : in  std_logic_vector(7 downto 0);
                o_mem_data : out std_logic_vector(7 downto 0);
                o_mem_we   : out std_logic;
                o_mem_en   : out std_logic
        );
    end component project_reti_logiche;

begin
    UUT : project_reti_logiche
    port map(
                i_clk   => tb_clk,
                i_rst   => tb_rst,
                i_start => tb_start,
                i_add   => tb_add,
                i_k     => tb_k,
                
                o_done => tb_done,
                
                o_mem_addr => exc_o_mem_addr,
                i_mem_data => tb_i_mem_data,
                o_mem_data => exc_o_mem_data,
                o_mem_we   => exc_o_mem_we,
                o_mem_en   => exc_o_mem_en
    );

    -- Clock generation
    tb_clk <= not tb_clk after CLOCK_PERIOD/2;

    -- Process related to the memory
    MEM : process (tb_clk)
    begin
        if tb_clk'event and tb_clk = '1' then
            if tb_o_mem_en = '1' then
                if tb_o_mem_we = '1' then
                    RAM(to_integer(unsigned(tb_o_mem_addr))) <= tb_o_mem_data after 1 ns;
                    tb_i_mem_data <= tb_o_mem_data after 1 ns;
                else
                    tb_i_mem_data <= RAM(to_integer(unsigned(tb_o_mem_addr))) after 1 ns;
                end if;
            end if;
        end if;
    end process;
    
    memory_signal_swapper : process(memory_control, init_o_mem_addr, init_o_mem_data,
                                    init_o_mem_en,  init_o_mem_we,   exc_o_mem_addr,
                                    exc_o_mem_data, exc_o_mem_en, exc_o_mem_we)
    begin
        -- This is necessary for the testbench to work: we swap the memory
        -- signals from the component to the testbench when needed.
    
        tb_o_mem_addr <= init_o_mem_addr;
        tb_o_mem_data <= init_o_mem_data;
        tb_o_mem_en   <= init_o_mem_en;
        tb_o_mem_we   <= init_o_mem_we;

        if memory_control = '1' then
            tb_o_mem_addr <= exc_o_mem_addr;
            tb_o_mem_data <= exc_o_mem_data;
            tb_o_mem_en   <= exc_o_mem_en;
            tb_o_mem_we   <= exc_o_mem_we;
        end if;
    end process;
    
    -- This process provides the correct scenario on the signal controlled by the TB
    create_scenario : process
    begin
        wait for 50 ns;

        -- Signal initialization and reset of the component
        tb_start <= '0';
        tb_add <= (others=>'0');
        tb_k   <= (others=>'0');
        tb_rst <= '1';
        
        -- Wait some time for the component to reset...
        wait for 50 ns;
        
        tb_rst <= '0';
        memory_control <= '0';  -- Memory controlled by the testbench
        
        wait until falling_edge(tb_clk); -- Skew the testbench transitions with respect to the clock

        -- Configure the memory        
        for i in 0 to SCENARIO_LENGTH*2-1 loop
            init_o_mem_addr<= std_logic_vector(to_unsigned(SCENARIO_ADDRESS+i, 16));
            init_o_mem_data<= std_logic_vector(to_unsigned(scenario_input(i),8));
            init_o_mem_en  <= '1';
            init_o_mem_we  <= '1';
            wait until rising_edge(tb_clk);   
        end loop;
        
        wait until falling_edge(tb_clk);

        memory_control <= '1';  -- Memory controlled by the component
        
        tb_add <= std_logic_vector(to_unsigned(SCENARIO_ADDRESS, 16));
        tb_k   <= std_logic_vector(to_unsigned(SCENARIO_LENGTH, 10));
        
        tb_start <= '1';

        while tb_done /= '1' loop                
            wait until rising_edge(tb_clk);
        end loop;

        wait for 5 ns;
        
        tb_start <= '0';
        
        wait;
        
    end process;

    -- Process without sensitivity list designed to test the actual component.
    test_routine : process
    begin

        wait until tb_rst = '1';
        wait for 25 ns;
        assert tb_done = '0' report "TEST FALLITO o_done !=0 during reset" severity failure;
        wait until tb_rst = '0';

        wait until falling_edge(tb_clk);
        assert tb_done = '0' report "TEST FALLITO o_done !=0 after reset before start" severity failure;
        
        wait until rising_edge(tb_start);

        while tb_done /= '1' loop                
            wait until rising_edge(tb_clk);
        end loop;

        assert tb_o_mem_en = '0' or tb_o_mem_we = '0' report "TEST FALLITO o_mem_en !=0 memory should not be written after done." severity failure;

        for i in 0 to SCENARIO_LENGTH*2-1 loop
            assert RAM(SCENARIO_ADDRESS+i) = std_logic_vector(to_unsigned(scenario_full(i),8)) report "TEST FALLITO @ OFFSET=" & integer'image(i) & " expected= " & integer'image(scenario_full(i)) & " actual=" & integer'image(to_integer(unsigned(RAM(i)))) severity failure;
        end loop;

        wait until falling_edge(tb_start);
        assert tb_done = '1' report "TEST FALLITO o_done !=0 after reset before start" severity failure;
        wait until falling_edge(tb_done);

        assert false report "Simulation Ended! TEST PASSATO (EXAMPLE)" severity failure;
    end process;

end architecture;
