/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module mno_flat(nxtCST_0, nxtCST_1, nxtCST_2, nxtCST_3, nxtCST_4, nxtCST_5, CST_0, CST_1, CST_2, CST_3, CST_4, CST_5, IST_0, IST_1, IST_2, IST_3, RD_OP_N, missAll, IS_VAL, BurstCounter_2, BurstCounter_3
, otherBusy, anyAck, WasWrite, Kseg1, EXT_ICREQRAM_R, InvalPending);
  output nxtCST_0;
  wire nxtCST_0;
  output nxtCST_1;
  wire nxtCST_1;
  output nxtCST_2;
  wire nxtCST_2;
  output nxtCST_3;
  wire nxtCST_3;
  output nxtCST_4;
  wire nxtCST_4;
  output nxtCST_5;
  wire nxtCST_5;
  input CST_0;
  wire CST_0;
  input CST_1;
  wire CST_1;
  input CST_2;
  wire CST_2;
  input CST_3;
  wire CST_3;
  input CST_4;
  wire CST_4;
  input CST_5;
  wire CST_5;
  input IST_0;
  wire IST_0;
  input IST_1;
  wire IST_1;
  input IST_2;
  wire IST_2;
  input IST_3;
  wire IST_3;
  input RD_OP_N;
  wire RD_OP_N;
  input missAll;
  wire missAll;
  input IS_VAL;
  wire IS_VAL;
  input BurstCounter_2;
  wire BurstCounter_2;
  input BurstCounter_3;
  wire BurstCounter_3;
  input otherBusy;
  wire otherBusy;
  input anyAck;
  wire anyAck;
  input WasWrite;
  wire WasWrite;
  input Kseg1;
  wire Kseg1;
  input EXT_ICREQRAM_R;
  wire EXT_ICREQRAM_R;
  input InvalPending;
  wire InvalPending;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  assign _000_ = _020_ & _021_;
  assign _001_ = _022_ & _040_;
  assign _002_ = _000_ & _043_;
  assign _003_ = _024_ & missAll;
  assign _004_ = _003_ & _025_;
  assign _005_ = _004_ & _026_;
  assign _006_ = _005_ & _027_;
  assign _007_ = _006_ & _028_;
  assign _008_ = _007_ & _029_;
  assign _009_ = _030_ & _031_;
  assign _010_ = _009_ & _032_;
  assign _011_ = _010_ & _033_;
  assign _012_ = _011_ & _034_;
  assign _013_ = _012_ & Kseg1;
  assign _014_ = _035_ & EXT_ICREQRAM_R;
  assign _015_ = _014_ & _036_;
  assign _016_ = IS_VAL & _017_;
  assign _017_ = { BurstCounter_3, BurstCounter_2 } == 2'h3;
  assign _018_ = { BurstCounter_3, BurstCounter_2 } != 2'h3;
  assign _019_ = ~ IST_2;
  assign _020_ = ~ InvalPending;
  assign _021_ = ~ EXT_ICREQRAM_R;
  assign _022_ = ~ RD_OP_N;
  assign _023_ = ~ missAll;
  assign _024_ = ~ InvalPending;
  assign _025_ = ~ RD_OP_N;
  assign _026_ = ~ otherBusy;
  assign _027_ = ~ anyAck;
  assign _028_ = ~ WasWrite;
  assign _029_ = ~ Kseg1;
  assign _030_ = ~ InvalPending;
  assign _031_ = ~ RD_OP_N;
  assign _032_ = ~ otherBusy;
  assign _033_ = ~ anyAck;
  assign _034_ = ~ WasWrite;
  assign _035_ = ~ InvalPending;
  assign _036_ = ~ missAll;
  assign _037_ = ~ IS_VAL;
  assign _038_ = ~ IS_VAL;
  assign _039_ = ~ EXT_ICREQRAM_R;
  assign _040_ = _023_ | WasWrite;
  assign _041_ = RD_OP_N | _001_;
  assign _042_ = _041_ | anyAck;
  assign _043_ = _042_ | otherBusy;
  assign _044_ = _037_ | _018_;
  assign _045_ = CST_5 ? EXT_ICREQRAM_R : 1'h0;
  assign _046_ = CST_4 ? 1'h0 : _045_;
  assign _047_ = CST_3 ? 1'h0 : _046_;
  assign _048_ = CST_2 ? 1'h0 : _047_;
  assign _049_ = CST_1 ? _015_ : _048_;
  assign nxtCST_5 = CST_0 ? 1'h0 : _049_;
  assign _050_ = CST_3 ? _044_ : 1'h0;
  assign _051_ = CST_2 ? 1'h0 : _050_;
  assign _052_ = CST_1 ? _008_ : _051_;
  assign nxtCST_3 = CST_0 ? 1'h0 : _052_;
  assign _053_ = CST_2 ? 1'h1 : 1'h0;
  assign _054_ = CST_1 ? _002_ : _053_;
  assign nxtCST_1 = CST_0 ? IST_2 : _054_;
  assign _055_ = CST_5 ? _039_ : 1'h0;
  assign _056_ = CST_4 ? IS_VAL : _055_;
  assign _057_ = CST_3 ? _016_ : _056_;
  assign _058_ = CST_2 ? 1'h0 : _057_;
  assign _059_ = CST_1 ? 1'h0 : _058_;
  assign nxtCST_2 = CST_0 ? 1'h0 : _059_;
  assign _060_ = CST_4 ? _038_ : 1'h0;
  assign _061_ = CST_3 ? 1'h0 : _060_;
  assign _062_ = CST_2 ? 1'h0 : _061_;
  assign _063_ = CST_1 ? _013_ : _062_;
  assign nxtCST_4 = CST_0 ? 1'h0 : _063_;
  assign _064_ = CST_1 ? InvalPending : 1'h0;
  assign nxtCST_0 = CST_0 ? _019_ : _064_;
endmodule
