// Seed: 1416554540
module module_0 (
    input supply1 id_0,
    input wor id_1,
    output wand id_2,
    output tri id_3,
    output wor id_4,
    input tri id_5,
    output tri1 id_6,
    output tri id_7
);
  assign id_3 = 1 || -1'b0;
  assign module_1.id_31 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri0 id_2,
    input wor id_3,
    output wand id_4,
    input supply0 id_5,
    input wand id_6,
    input tri id_7
    , id_36,
    input supply1 id_8,
    output supply0 id_9,
    output supply1 id_10,
    output tri0 id_11,
    input tri0 id_12,
    input tri1 id_13,
    input tri0 id_14,
    input tri id_15,
    input tri id_16,
    output uwire id_17,
    input tri1 id_18,
    output supply1 id_19,
    input tri1 id_20,
    input wire id_21,
    input wire id_22,
    output supply1 id_23,
    input tri id_24,
    input tri id_25,
    input supply0 id_26,
    output uwire id_27,
    output uwire id_28,
    input uwire id_29,
    input wor id_30,
    output wor id_31,
    input uwire id_32,
    input uwire id_33,
    output tri id_34
);
  logic id_37;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_10,
      id_27,
      id_34,
      id_13,
      id_10,
      id_28
  );
endmodule
