Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d098bcef5763448a8fb6a7aa2ac877ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_ConvLayer_func_impl xil_defaultlib.tb_ConvLayer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'mg_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:966]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'mg_output_addrb_kernel' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:976]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ap_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/PreLoader.v:775]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ap_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/PreLoader.v:787]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'result' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/PreLoader.v:805]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ap_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvUnit_v2.v:1081]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cp_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvUnit_v2.v:1090]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'au_input_ksize' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvUnit_v2.v:1102]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'rq_input_qin' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvUnit_v2.v:1116]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'rq_input_qw' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvUnit_v2.v:1117]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'rq_input_qout' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvUnit_v2.v:1118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ap_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvUnit_v2.v:1132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ap_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/PreLoader.v:834]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addra' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/PreLoader.v:844]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addrb' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/PreLoader.v:848]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ap_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/PreLoader.v:859]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'mg_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:995]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'mg_output_addrb_kernel' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1005]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'mg_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1024]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'mg_output_addrb_kernel' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1034]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'mg_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1053]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'mg_output_addrb_kernel' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1063]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'mg_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1082]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'mg_output_addrb_kernel' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1092]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'mg_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1111]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'mg_output_addrb_kernel' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'mg_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1140]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'mg_output_addrb_kernel' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1150]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'mg_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1169]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'mg_output_addrb_kernel' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1179]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'addra' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1196]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'addrb' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1200]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ap_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1307]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ap_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1341]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 7 for port 'addra' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/IncreaseBuf.v:308]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 7 for port 'addrb' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/IncreaseBuf.v:314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ap_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/IncreaseBuf.v:326]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ap_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1465]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addra' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enb' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addrb' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v:114]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addra' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'dina' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addrb' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v:126]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addra' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enb' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v:137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addrb' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v:138]
WARNING: [VRFC 10-5021] port 'pwropt' is not connected on this instance [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cp_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1315]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cp_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1326]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'sa_input_datashiftin' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ShiftMatrix.v:176]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'sa_input_datashiftin' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ShiftMatrix.v:185]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'sa_input_datashiftin' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ShiftMatrix.v:194]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'sa_input_datashiftin' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ShiftMatrix.v:203]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'sa_input_datashiftin' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ShiftMatrix.v:212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'sa_input_stride' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/LoadBlock.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'sa_input_datashiftin' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/LoadBlock.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'sa_input_stride' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/LoadBlock.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'sa_input_datashiftin' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/LoadBlock.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'sa_input_stride' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/LoadBlock.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'sa_input_datashiftin' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/LoadBlock.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'sa_input_stride' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/LoadBlock.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'sa_input_datashiftin' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/LoadBlock.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'sa_input_stride' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/LoadBlock.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'sa_input_datashiftin' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/LoadBlock.v:136]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ActivePipeline_default
Compiling module xil_defaultlib.ShiftArray
Compiling module xil_defaultlib.ShiftMatrix
Compiling module xil_defaultlib.LoadBlock
Compiling module xil_defaultlib.mult_unit_v2
Compiling module xil_defaultlib.ControlPipeline
Compiling module xil_defaultlib.add_unit
Compiling module xil_defaultlib.ReluQuantization
Compiling module xil_defaultlib.ConvUnit_v2_default
Compiling module xil_defaultlib.PaddingArray
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_MODE="SDP...
Compiling module unisims_ver.RAMB36E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.blk_mem_input_buffer_blk_mem_gen...
Compiling module xil_defaultlib.blk_mem_input_buffer_blk_mem_gen...
Compiling module xil_defaultlib.blk_mem_input_buffer_blk_mem_gen...
Compiling module xil_defaultlib.blk_mem_input_buffer_blk_mem_gen...
Compiling module xil_defaultlib.blk_mem_input_buffer_blk_mem_gen...
Compiling module xil_defaultlib.blk_mem_input_buffer_blk_mem_gen...
Compiling module xil_defaultlib.blk_mem_input_buffer
Compiling module xil_defaultlib.ActivePipeline(WIDTH=4)
Compiling module xil_defaultlib.MemoryGate
Compiling module xil_defaultlib.blk_mem_cl_act_buf_blk_mem_gen_p...
Compiling module xil_defaultlib.blk_mem_cl_act_buf_blk_mem_gen_p...
Compiling module xil_defaultlib.blk_mem_cl_act_buf_blk_mem_gen_g...
Compiling module xil_defaultlib.blk_mem_cl_act_buf_blk_mem_gen_t...
Compiling module xil_defaultlib.blk_mem_cl_act_buf_blk_mem_gen_v...
Compiling module xil_defaultlib.blk_mem_cl_act_buf_blk_mem_gen_v...
Compiling module xil_defaultlib.blk_mem_cl_act_buf
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RAM_MODE="SDP...
Compiling module unisims_ver.RAMB18E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.blk_mem_cl_kernel_buf_blk_mem_ge...
Compiling module xil_defaultlib.blk_mem_cl_kernel_buf_blk_mem_ge...
Compiling module xil_defaultlib.blk_mem_cl_kernel_buf_blk_mem_ge...
Compiling module xil_defaultlib.blk_mem_cl_kernel_buf_blk_mem_ge...
Compiling module xil_defaultlib.blk_mem_cl_kernel_buf_blk_mem_ge...
Compiling module xil_defaultlib.blk_mem_cl_kernel_buf_blk_mem_ge...
Compiling module xil_defaultlib.blk_mem_cl_kernel_buf
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.blk_mem_increase_buf_blk_mem_gen...
Compiling module xil_defaultlib.blk_mem_increase_buf_blk_mem_gen...
Compiling module xil_defaultlib.blk_mem_increase_buf_blk_mem_gen...
Compiling module xil_defaultlib.blk_mem_increase_buf_blk_mem_gen...
Compiling module xil_defaultlib.blk_mem_increase_buf_blk_mem_gen...
Compiling module xil_defaultlib.blk_mem_increase_buf_blk_mem_gen...
Compiling module xil_defaultlib.blk_mem_increase_buf_blk_mem_gen...
Compiling module xil_defaultlib.blk_mem_increase_buf_blk_mem_gen...
Compiling module xil_defaultlib.blk_mem_increase_buf
Compiling module xil_defaultlib.IncreaseBuf
Compiling module xil_defaultlib.ConvLayer
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDCE(INIT=1'b1)
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.blk_mem_kernel_blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_kernel_blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_kernel_blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_kernel_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_kernel_blk_mem_gen_v8_4_...
Compiling module xil_defaultlib.blk_mem_kernel_blk_mem_gen_v8_4_...
Compiling module xil_defaultlib.blk_mem_kernel
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.blk_mem_act_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.blk_mem_act_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b011001100...
Compiling module xil_defaultlib.blk_mem_act_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.blk_mem_act_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b011001100...
Compiling module xil_defaultlib.blk_mem_act_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.blk_mem_act_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b011001100...
Compiling module xil_defaultlib.blk_mem_act_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.blk_mem_act_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111101011...
Compiling module xil_defaultlib.blk_mem_act_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.blk_mem_act_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.blk_mem_act_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.blk_mem_act_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010011001...
Compiling module xil_defaultlib.blk_mem_act_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.blk_mem_act_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100000...
Compiling module xil_defaultlib.blk_mem_act_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.blk_mem_act_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.blk_mem_act_blk_mem_gen_generic_...
Compiling module xil_defaultlib.blk_mem_act_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_act_blk_mem_gen_v8_4_4_s...
Compiling module xil_defaultlib.blk_mem_act_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.blk_mem_act
Compiling module xil_defaultlib.tb_ConvLayer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ConvLayer_func_impl
