
---------- Begin Simulation Statistics ----------
final_tick                                28390560000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 213664                       # Simulator instruction rate (inst/s)
host_mem_usage                                4437596                       # Number of bytes of host memory used
host_op_rate                                   374283                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    85.46                       # Real time elapsed on the host
host_tick_rate                              332216354                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    18259321                       # Number of instructions simulated
sim_ops                                      31985498                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028391                       # Number of seconds simulated
sim_ticks                                 28390560000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               38                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               79                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     79                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    8259321                       # Number of instructions committed
system.cpu0.committedOps                     15622037                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.874792                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2895823                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2074370                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        27628                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1519538                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1049                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       29854709                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.145459                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2784337                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          221                       # TLB misses on write requests
system.cpu0.numCycles                        56781115                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              32586      0.21%      0.21% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               12254249     78.44%     78.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 32736      0.21%     78.86% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.87% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                20711      0.13%     79.00% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     79.00% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     79.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     79.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     79.00% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     79.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     79.00% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     79.00% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     79.01% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     79.01% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 23070      0.15%     79.16% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                94274      0.60%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1696629     10.86%     90.63% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1377468      8.82%     99.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            54330      0.35%     99.79% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           32028      0.21%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                15622037                       # Class of committed instruction
system.cpu0.tickCycles                       26926406                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   38                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              5.678112                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5149803                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1469159                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2718                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     672209                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           88                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       24064529                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.176115                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4763332                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          252                       # TLB misses on write requests
system.cpu1.numCycles                        56781120                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16363461                       # Class of committed instruction
system.cpu1.tickCycles                       32716591                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       188949                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        378923                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2241876                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2052                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4483817                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2052                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             153535                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        92240                       # Transaction distribution
system.membus.trans_dist::CleanEvict            96709                       # Transaction distribution
system.membus.trans_dist::ReadExReq             36439                       # Transaction distribution
system.membus.trans_dist::ReadExResp            36439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        153535                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       568897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       568897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 568897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     18061696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     18061696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18061696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            189974                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  189974    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              189974                       # Request fanout histogram
system.membus.reqLayer4.occupancy           808065000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1006093750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  28390560000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1425864                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1425864                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1425864                       # number of overall hits
system.cpu0.icache.overall_hits::total        1425864                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1358420                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1358420                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1358420                       # number of overall misses
system.cpu0.icache.overall_misses::total      1358420                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  18539070000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  18539070000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  18539070000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  18539070000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2784284                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2784284                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2784284                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2784284                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.487888                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.487888                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.487888                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.487888                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13647.524330                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13647.524330                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13647.524330                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13647.524330                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1358403                       # number of writebacks
system.cpu0.icache.writebacks::total          1358403                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1358420                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1358420                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1358420                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1358420                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  17180651000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  17180651000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  17180651000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  17180651000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.487888                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.487888                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.487888                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.487888                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12647.525066                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12647.525066                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12647.525066                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12647.525066                       # average overall mshr miss latency
system.cpu0.icache.replacements               1358403                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1425864                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1425864                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1358420                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1358420                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  18539070000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  18539070000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2784284                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2784284                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.487888                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.487888                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13647.524330                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13647.524330                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1358420                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1358420                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  17180651000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  17180651000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.487888                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.487888                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12647.525066                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12647.525066                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  28390560000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999487                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2784283                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1358419                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.049650                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999487                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999968                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999968                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         23632691                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        23632691                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28390560000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28390560000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28390560000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28390560000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28390560000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28390560000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      2819943                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2819943                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      2819943                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2819943                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       603535                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        603535                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       603535                       # number of overall misses
system.cpu0.dcache.overall_misses::total       603535                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  11932423500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11932423500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  11932423500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11932423500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3423478                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3423478                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3423478                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3423478                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.176293                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.176293                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.176293                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.176293                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19770.889012                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19770.889012                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19770.889012                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19770.889012                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       336389                       # number of writebacks
system.cpu0.dcache.writebacks::total           336389                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        71517                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        71517                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        71517                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        71517                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       532018                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       532018                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       532018                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       532018                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   9387878000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9387878000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   9387878000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9387878000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.155403                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.155403                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.155403                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.155403                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17645.790180                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17645.790180                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17645.790180                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17645.790180                       # average overall mshr miss latency
system.cpu0.dcache.replacements                532002                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1625327                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1625327                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       389162                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       389162                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   5943539500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5943539500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2014489                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2014489                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.193181                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.193181                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 15272.661514                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15272.661514                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        15037                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        15037                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       374125                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       374125                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   5346165000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5346165000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.185717                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.185717                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14289.782827                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14289.782827                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1194616                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1194616                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       214373                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       214373                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   5988884000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   5988884000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1408989                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1408989                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.152147                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.152147                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27936.745766                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27936.745766                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        56480                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        56480                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       157893                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       157893                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4041713000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4041713000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.112061                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.112061                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25597.797242                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25597.797242                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  28390560000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999518                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3351961                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           532018                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.300465                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999518                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999970                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         27919842                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        27919842                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28390560000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  28390560000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28390560000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4692137                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4692137                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4692137                       # number of overall hits
system.cpu1.icache.overall_hits::total        4692137                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        71131                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         71131                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        71131                       # number of overall misses
system.cpu1.icache.overall_misses::total        71131                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1513192500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1513192500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1513192500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1513192500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4763268                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4763268                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4763268                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4763268                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.014933                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.014933                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.014933                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.014933                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 21273.319650                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21273.319650                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 21273.319650                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21273.319650                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        71115                       # number of writebacks
system.cpu1.icache.writebacks::total            71115                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        71131                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        71131                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        71131                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        71131                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1442061500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1442061500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1442061500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1442061500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.014933                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.014933                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.014933                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.014933                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 20273.319650                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20273.319650                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 20273.319650                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20273.319650                       # average overall mshr miss latency
system.cpu1.icache.replacements                 71115                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4692137                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4692137                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        71131                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        71131                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1513192500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1513192500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4763268                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4763268                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.014933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.014933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 21273.319650                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21273.319650                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        71131                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        71131                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1442061500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1442061500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.014933                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.014933                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 20273.319650                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20273.319650                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  28390560000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999476                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4763268                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            71131                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            66.964727                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999476                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999967                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999967                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38177275                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38177275                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28390560000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28390560000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28390560000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28390560000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28390560000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28390560000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1810486                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1810486                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1810543                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1810543                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       290347                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        290347                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       290404                       # number of overall misses
system.cpu1.dcache.overall_misses::total       290404                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  13008494500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13008494500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  13008494500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13008494500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2100833                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2100833                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2100947                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2100947                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.138206                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.138206                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.138225                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.138225                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 44803.268158                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44803.268158                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 44794.474250                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44794.474250                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       195962                       # number of writebacks
system.cpu1.dcache.writebacks::total           195962                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        10032                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10032                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        10032                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10032                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       280315                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       280315                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       280372                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       280372                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  12180389500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12180389500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  12181569000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  12181569000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.133430                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.133430                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.133450                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.133450                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 43452.507001                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 43452.507001                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 43447.879959                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 43447.879959                       # average overall mshr miss latency
system.cpu1.dcache.replacements                280356                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1192729                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1192729                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       269892                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       269892                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  11900641000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11900641000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1462621                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1462621                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.184526                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.184526                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 44094.085782                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44094.085782                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1463                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1463                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       268429                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       268429                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  11565561000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11565561000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.183526                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.183526                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 43086.108431                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43086.108431                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       617757                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        617757                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        20455                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        20455                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1107853500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1107853500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032050                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032050                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 54160.523099                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 54160.523099                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8569                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8569                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        11886                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11886                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    614828500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    614828500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 51727.115935                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 51727.115935                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data      1179500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      1179500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 20692.982456                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 20692.982456                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  28390560000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999504                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2090915                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           280372                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.457646                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999504                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999969                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17087948                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17087948                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28390560000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  28390560000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28390560000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1347338                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              493813                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               63737                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              147079                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2051967                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1347338                       # number of overall hits
system.l2.overall_hits::.cpu0.data             493813                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              63737                       # number of overall hits
system.l2.overall_hits::.cpu1.data             147079                       # number of overall hits
system.l2.overall_hits::total                 2051967                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             11082                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             38205                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7394                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            133293                       # number of demand (read+write) misses
system.l2.demand_misses::total                 189974                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            11082                       # number of overall misses
system.l2.overall_misses::.cpu0.data            38205                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7394                       # number of overall misses
system.l2.overall_misses::.cpu1.data           133293                       # number of overall misses
system.l2.overall_misses::total                189974                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    944623500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3152950500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    602071500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  10190769500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14890415000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    944623500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3152950500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    602071500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  10190769500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14890415000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1358420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          532018                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           71131                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          280372                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2241941                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1358420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         532018                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          71131                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         280372                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2241941                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.008158                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.071811                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.103949                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.475415                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.084736                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.008158                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.071811                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.103949                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.475415                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.084736                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85239.442339                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 82527.169219                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81427.035434                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 76453.898554                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78381.331130                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85239.442339                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 82527.169219                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81427.035434                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 76453.898554                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78381.331130                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               92240                       # number of writebacks
system.l2.writebacks::total                     92240                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        11082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        38205                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       133293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            189974                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        11082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        38205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       133293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           189974                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    833803500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   2770900500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    528131500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   8857839500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12990675000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    833803500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   2770900500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    528131500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   8857839500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12990675000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.008158                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.071811                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.103949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.475415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.084736                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.008158                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.071811                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.103949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.475415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.084736                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75239.442339                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 72527.169219                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71427.035434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 66453.898554                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68381.331130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75239.442339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 72527.169219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71427.035434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 66453.898554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68381.331130                       # average overall mshr miss latency
system.l2.replacements                         190986                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       532351                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           532351                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       532351                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       532351                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1429518                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1429518                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1429518                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1429518                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           15                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            15                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           128510                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             4830                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                133340                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          29383                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           7056                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               36439                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2437797500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    543679500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2981477000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       157893                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        11886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            169779                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.186094                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.593640                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.214626                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82966.255998                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 77052.083333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81821.043388                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        29383                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7056                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          36439                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2143967500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    473119500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2617087000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.186094                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.593640                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.214626                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 72966.255998                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 67052.083333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71821.043388                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1347338                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         63737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1411075                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        11082                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7394                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18476                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    944623500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    602071500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1546695000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1358420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        71131                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1429551                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.008158                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.103949                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012924                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85239.442339                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81427.035434                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83713.736740                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        11082                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7394                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18476                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    833803500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    528131500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1361935000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.008158                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.103949                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.012924                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75239.442339                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71427.035434                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73713.736740                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       365303                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       142249                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            507552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         8822                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       126237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          135059                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    715153000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   9647090000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10362243000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       374125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       268486                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        642611                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.023580                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.470181                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.210172                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81064.724552                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 76420.463097                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76723.824403                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         8822                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       126237                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       135059                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    626933000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   8384720000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9011653000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023580                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.470181                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.210172                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71064.724552                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 66420.463097                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66723.824403                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  28390560000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.241706                       # Cycle average of tags in use
system.l2.tags.total_refs                     4483802                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    192010                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     23.351919                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.794094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      164.084914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      329.450679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       42.162250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      465.749770                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.021283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.160239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.321729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.041174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.454834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999259                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          258                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          351                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  36062546                       # Number of tag accesses
system.l2.tags.data_accesses                 36062546                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28390560000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        709248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2445120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        473216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       8530752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12158336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       709248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       473216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1182464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5903360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5903360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          11082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          38205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         133293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              189974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        92240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              92240                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         24981825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         86124402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         16668076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        300478469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             428252771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     24981825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     16668076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         41649901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      207933905                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            207933905                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      207933905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        24981825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        86124402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        16668076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       300478469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            636186676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     91889.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     11082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     37057.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    130504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000356200750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5461                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5461                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              464389                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              86513                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      189974                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      92240                       # Number of write requests accepted
system.mem_ctrls.readBursts                    189974                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    92240                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3937                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   351                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             47411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             26945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             20842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2721                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1724185500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  930185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5212379250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9267.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28017.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   150175                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   78542                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                189974                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                92240                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  166024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    361.650628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   218.450425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   350.827161                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14455     29.40%     29.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12239     24.89%     54.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5531     11.25%     65.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3375      6.86%     72.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2091      4.25%     76.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1587      3.23%     79.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1079      2.19%     82.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          921      1.87%     83.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7896     16.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49174                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.063908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.853233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.034025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           4462     81.71%     81.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          937     17.16%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           48      0.88%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            6      0.11%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            3      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5461                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5461                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.820729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.790377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.023129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3188     58.38%     58.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              273      5.00%     63.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1821     33.35%     96.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              154      2.82%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.40%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5461                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11906368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  251968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5878912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12158336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5903360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       419.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       207.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    428.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    207.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   28390545000                       # Total gap between requests
system.mem_ctrls.avgGap                     100599.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       709248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2371648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       473216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      8352256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5878912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 24981824.944629482925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 83536499.456157267094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 16668075.585687637329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 294191308.660343468189                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 207072773.485271155834                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        11082                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        38205                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7394                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       133293                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        92240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    378008250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1209153250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    224866000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   3400351750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 686859487750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34110.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31649.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30411.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     25510.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7446438.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            141343440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             75125820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           413470260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          151672320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2240977440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10130784420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2370788160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15524161860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.807173                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6068007750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    947960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  21374592250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            209787480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            111489510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           914833920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          327826440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2240977440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11895411510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        884786400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16585112700                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        584.177019                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2188066500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    947960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25254533500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  28390560000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2072161                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       624591                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1429518                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          378753                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           169779                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          169779                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1429551                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       642611                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4075242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1596038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       213377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       841100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6725757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    173876608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     55578048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9103744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     30485376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              269043776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          190986                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5903360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2432927                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000843                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029030                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2430875     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2052      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2432927                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4203777500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         422803000                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         106839213                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         798138776                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2037708340                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  28390560000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
