entity arbitar is
  
  port (
    clk,reset,r0,r1: in std_logic;
    g0,g1: out std_logic);
    

end entity arbitar;

architecture rtl of arbitar is

  type moguca_stanja is (waitr, grant1, grant0);
  signal stanje : moguca_stanja;

  
begin  -- architecture rtl

  rad_fsm: process is
  begin
    if reset = '1' then
      stanje <= waitr;
    elsif
      rising_edge(clk) then --ako je rastuca ivica onda radi stvari dole
      if (not r0) and (not r1) then
        stanje <= waitr;
        elsif 
       

  

end architecture rtl;
