|flappybird
red_out <= VGA_SYNC:inst1.red_out
clk => pll:inst3.refclk
pb0 => fsm:inst8.reset
pb2 => fsm:inst8.pb2
pb3 => fsm:inst8.pb3
pb1 => bouncy_ball:inst.pb1
PS2_DAT <> MOUSE:inst2.mouse_data
PS2_CLK <> MOUSE:inst2.mouse_clk
switches[0] => background:inst11.switches[0]
switches[1] => background:inst11.switches[1]
switches[2] => background:inst11.switches[2]
green_out <= VGA_SYNC:inst1.green_out
blue_out <= VGA_SYNC:inst1.blue_out
horiz_sync_out <= VGA_SYNC:inst1.horiz_sync_out
vert_sync_out <= VGA_SYNC:inst1.vert_sync_out
HEX0[0] <= BCD_to_SevenSeg:inst6.SevenSeg_out[0]
HEX0[1] <= BCD_to_SevenSeg:inst6.SevenSeg_out[1]
HEX0[2] <= BCD_to_SevenSeg:inst6.SevenSeg_out[2]
HEX0[3] <= BCD_to_SevenSeg:inst6.SevenSeg_out[3]
HEX0[4] <= BCD_to_SevenSeg:inst6.SevenSeg_out[4]
HEX0[5] <= BCD_to_SevenSeg:inst6.SevenSeg_out[5]
HEX0[6] <= BCD_to_SevenSeg:inst6.SevenSeg_out[6]
HEX1[0] <= BCD_to_SevenSeg:inst7.SevenSeg_out[0]
HEX1[1] <= BCD_to_SevenSeg:inst7.SevenSeg_out[1]
HEX1[2] <= BCD_to_SevenSeg:inst7.SevenSeg_out[2]
HEX1[3] <= BCD_to_SevenSeg:inst7.SevenSeg_out[3]
HEX1[4] <= BCD_to_SevenSeg:inst7.SevenSeg_out[4]
HEX1[5] <= BCD_to_SevenSeg:inst7.SevenSeg_out[5]
HEX1[6] <= BCD_to_SevenSeg:inst7.SevenSeg_out[6]
LEDR[0] <= left_click.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= MOUSE:inst2.right_button


|flappybird|VGA_SYNC:inst1
clock_25Mhz => vert_sync_out~reg0.CLK
clock_25Mhz => horiz_sync_out~reg0.CLK
clock_25Mhz => blue_out~reg0.CLK
clock_25Mhz => green_out~reg0.CLK
clock_25Mhz => red_out~reg0.CLK
clock_25Mhz => pixel_row[0]~reg0.CLK
clock_25Mhz => pixel_row[1]~reg0.CLK
clock_25Mhz => pixel_row[2]~reg0.CLK
clock_25Mhz => pixel_row[3]~reg0.CLK
clock_25Mhz => pixel_row[4]~reg0.CLK
clock_25Mhz => pixel_row[5]~reg0.CLK
clock_25Mhz => pixel_row[6]~reg0.CLK
clock_25Mhz => pixel_row[7]~reg0.CLK
clock_25Mhz => pixel_row[8]~reg0.CLK
clock_25Mhz => pixel_row[9]~reg0.CLK
clock_25Mhz => video_on_v.CLK
clock_25Mhz => pixel_column[0]~reg0.CLK
clock_25Mhz => pixel_column[1]~reg0.CLK
clock_25Mhz => pixel_column[2]~reg0.CLK
clock_25Mhz => pixel_column[3]~reg0.CLK
clock_25Mhz => pixel_column[4]~reg0.CLK
clock_25Mhz => pixel_column[5]~reg0.CLK
clock_25Mhz => pixel_column[6]~reg0.CLK
clock_25Mhz => pixel_column[7]~reg0.CLK
clock_25Mhz => pixel_column[8]~reg0.CLK
clock_25Mhz => pixel_column[9]~reg0.CLK
clock_25Mhz => video_on_h.CLK
clock_25Mhz => vert_sync.CLK
clock_25Mhz => v_count[0].CLK
clock_25Mhz => v_count[1].CLK
clock_25Mhz => v_count[2].CLK
clock_25Mhz => v_count[3].CLK
clock_25Mhz => v_count[4].CLK
clock_25Mhz => v_count[5].CLK
clock_25Mhz => v_count[6].CLK
clock_25Mhz => v_count[7].CLK
clock_25Mhz => v_count[8].CLK
clock_25Mhz => v_count[9].CLK
clock_25Mhz => horiz_sync.CLK
clock_25Mhz => h_count[0].CLK
clock_25Mhz => h_count[1].CLK
clock_25Mhz => h_count[2].CLK
clock_25Mhz => h_count[3].CLK
clock_25Mhz => h_count[4].CLK
clock_25Mhz => h_count[5].CLK
clock_25Mhz => h_count[6].CLK
clock_25Mhz => h_count[7].CLK
clock_25Mhz => h_count[8].CLK
clock_25Mhz => h_count[9].CLK
red => red_out.IN1
green => green_out.IN1
blue => blue_out.IN1
red_out <= red_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
horiz_sync_out <= horiz_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|pll:inst3
refclk => pll_0002:pll_inst.refclk
rst => pll_0002:pll_inst.rst
outclk_0 <= pll_0002:pll_inst.outclk_0
locked <= pll_0002:pll_inst.locked


|flappybird|pll:inst3|pll_0002:pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|flappybird|pll:inst3|pll_0002:pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|flappybird|rgb_output:inst10
rgb_out[0] <= rgb_multiplexer:inst6.rgb_out[0]
rgb_out[1] <= rgb_multiplexer:inst6.rgb_out[1]
rgb_out[2] <= rgb_multiplexer:inst6.rgb_out[2]
menu_on => rgb_multiplexer:inst6.select_bit
game_over_on => rgb_multiplexer:inst7.select_bit
hearts_on => rgb_multiplexer:inst8.select_bit
score_on => rgb_multiplexer:inst5.select_bit
text_on => rgb_multiplexer:inst2.select_bit
ball_on => rgb_multiplexer:inst1.select_bit
pipe_on => rgb_multiplexer:inst.select_bit
background_on => rgb_multiplexer:inst3.select_bit
background_rgb[0] => rgb_multiplexer:inst3.rgb_in_1[0]
background_rgb[1] => rgb_multiplexer:inst3.rgb_in_1[1]
background_rgb[2] => rgb_multiplexer:inst3.rgb_in_1[2]
pipes_rgb[0] => rgb_multiplexer:inst.rgb_in_1[0]
pipes_rgb[1] => rgb_multiplexer:inst.rgb_in_1[1]
pipes_rgb[2] => rgb_multiplexer:inst.rgb_in_1[2]
ball_rgb[0] => rgb_multiplexer:inst1.rgb_in_1[0]
ball_rgb[1] => rgb_multiplexer:inst1.rgb_in_1[1]
ball_rgb[2] => rgb_multiplexer:inst1.rgb_in_1[2]
text_rgb[0] => rgb_multiplexer:inst2.rgb_in_1[0]
text_rgb[1] => rgb_multiplexer:inst2.rgb_in_1[1]
text_rgb[2] => rgb_multiplexer:inst2.rgb_in_1[2]
score_rgb[0] => rgb_multiplexer:inst5.rgb_in_1[0]
score_rgb[1] => rgb_multiplexer:inst5.rgb_in_1[1]
score_rgb[2] => rgb_multiplexer:inst5.rgb_in_1[2]
hearts_rgb[0] => rgb_multiplexer:inst8.rgb_in_1[0]
hearts_rgb[1] => rgb_multiplexer:inst8.rgb_in_1[1]
hearts_rgb[2] => rgb_multiplexer:inst8.rgb_in_1[2]
game_over_rgb[0] => rgb_multiplexer:inst7.rgb_in_1[0]
game_over_rgb[1] => rgb_multiplexer:inst7.rgb_in_1[1]
game_over_rgb[2] => rgb_multiplexer:inst7.rgb_in_1[2]
menu_rgb[0] => rgb_multiplexer:inst6.rgb_in_1[0]
menu_rgb[1] => rgb_multiplexer:inst6.rgb_in_1[1]
menu_rgb[2] => rgb_multiplexer:inst6.rgb_in_1[2]


|flappybird|rgb_output:inst10|rgb_multiplexer:inst6
select_bit => rgb_out.OUTPUTSELECT
select_bit => rgb_out.OUTPUTSELECT
select_bit => rgb_out.OUTPUTSELECT
rgb_in_0[0] => rgb_out.DATAA
rgb_in_0[1] => rgb_out.DATAA
rgb_in_0[2] => rgb_out.DATAA
rgb_in_1[0] => rgb_out.DATAB
rgb_in_1[1] => rgb_out.DATAB
rgb_in_1[2] => rgb_out.DATAB
rgb_out[0] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[1] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[2] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|rgb_output:inst10|rgb_multiplexer:inst7
select_bit => rgb_out.OUTPUTSELECT
select_bit => rgb_out.OUTPUTSELECT
select_bit => rgb_out.OUTPUTSELECT
rgb_in_0[0] => rgb_out.DATAA
rgb_in_0[1] => rgb_out.DATAA
rgb_in_0[2] => rgb_out.DATAA
rgb_in_1[0] => rgb_out.DATAB
rgb_in_1[1] => rgb_out.DATAB
rgb_in_1[2] => rgb_out.DATAB
rgb_out[0] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[1] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[2] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|rgb_output:inst10|rgb_multiplexer:inst8
select_bit => rgb_out.OUTPUTSELECT
select_bit => rgb_out.OUTPUTSELECT
select_bit => rgb_out.OUTPUTSELECT
rgb_in_0[0] => rgb_out.DATAA
rgb_in_0[1] => rgb_out.DATAA
rgb_in_0[2] => rgb_out.DATAA
rgb_in_1[0] => rgb_out.DATAB
rgb_in_1[1] => rgb_out.DATAB
rgb_in_1[2] => rgb_out.DATAB
rgb_out[0] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[1] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[2] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|rgb_output:inst10|rgb_multiplexer:inst5
select_bit => rgb_out.OUTPUTSELECT
select_bit => rgb_out.OUTPUTSELECT
select_bit => rgb_out.OUTPUTSELECT
rgb_in_0[0] => rgb_out.DATAA
rgb_in_0[1] => rgb_out.DATAA
rgb_in_0[2] => rgb_out.DATAA
rgb_in_1[0] => rgb_out.DATAB
rgb_in_1[1] => rgb_out.DATAB
rgb_in_1[2] => rgb_out.DATAB
rgb_out[0] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[1] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[2] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|rgb_output:inst10|rgb_multiplexer:inst2
select_bit => rgb_out.OUTPUTSELECT
select_bit => rgb_out.OUTPUTSELECT
select_bit => rgb_out.OUTPUTSELECT
rgb_in_0[0] => rgb_out.DATAA
rgb_in_0[1] => rgb_out.DATAA
rgb_in_0[2] => rgb_out.DATAA
rgb_in_1[0] => rgb_out.DATAB
rgb_in_1[1] => rgb_out.DATAB
rgb_in_1[2] => rgb_out.DATAB
rgb_out[0] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[1] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[2] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|rgb_output:inst10|rgb_multiplexer:inst1
select_bit => rgb_out.OUTPUTSELECT
select_bit => rgb_out.OUTPUTSELECT
select_bit => rgb_out.OUTPUTSELECT
rgb_in_0[0] => rgb_out.DATAA
rgb_in_0[1] => rgb_out.DATAA
rgb_in_0[2] => rgb_out.DATAA
rgb_in_1[0] => rgb_out.DATAB
rgb_in_1[1] => rgb_out.DATAB
rgb_in_1[2] => rgb_out.DATAB
rgb_out[0] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[1] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[2] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|rgb_output:inst10|rgb_multiplexer:inst
select_bit => rgb_out.OUTPUTSELECT
select_bit => rgb_out.OUTPUTSELECT
select_bit => rgb_out.OUTPUTSELECT
rgb_in_0[0] => rgb_out.DATAA
rgb_in_0[1] => rgb_out.DATAA
rgb_in_0[2] => rgb_out.DATAA
rgb_in_1[0] => rgb_out.DATAB
rgb_in_1[1] => rgb_out.DATAB
rgb_in_1[2] => rgb_out.DATAB
rgb_out[0] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[1] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[2] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|rgb_output:inst10|rgb_multiplexer:inst3
select_bit => rgb_out.OUTPUTSELECT
select_bit => rgb_out.OUTPUTSELECT
select_bit => rgb_out.OUTPUTSELECT
rgb_in_0[0] => rgb_out.DATAA
rgb_in_0[1] => rgb_out.DATAA
rgb_in_0[2] => rgb_out.DATAA
rgb_in_1[0] => rgb_out.DATAB
rgb_in_1[1] => rgb_out.DATAB
rgb_in_1[2] => rgb_out.DATAB
rgb_out[0] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[1] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[2] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|menu:inst17
clock => char_rom:char_rom_inst.clock
clock => text_enable_temp.CLK
clock => text_rgb[0].CLK
clock => text_rgb[1].CLK
clock => text_rgb[2].CLK
clock => font_row[0].CLK
clock => font_row[1].CLK
clock => font_row[2].CLK
clock => font_col[0].CLK
clock => font_col[1].CLK
clock => font_col[2].CLK
clock => char_address[0].CLK
clock => char_address[1].CLK
clock => char_address[2].CLK
clock => char_address[3].CLK
clock => char_address[4].CLK
clock => char_address[5].CLK
pixel_column[0] => LessThan0.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[0] => LessThan2.IN20
pixel_column[0] => LessThan3.IN20
pixel_column[0] => LessThan4.IN20
pixel_column[0] => LessThan5.IN20
pixel_column[0] => LessThan6.IN20
pixel_column[0] => LessThan7.IN20
pixel_column[0] => LessThan8.IN20
pixel_column[0] => LessThan9.IN20
pixel_column[0] => LessThan12.IN20
pixel_column[0] => LessThan13.IN20
pixel_column[0] => LessThan14.IN20
pixel_column[0] => LessThan15.IN20
pixel_column[0] => LessThan16.IN20
pixel_column[0] => LessThan17.IN20
pixel_column[0] => LessThan18.IN20
pixel_column[0] => LessThan19.IN20
pixel_column[0] => LessThan20.IN20
pixel_column[0] => LessThan21.IN20
pixel_column[0] => LessThan24.IN20
pixel_column[0] => LessThan25.IN20
pixel_column[0] => LessThan26.IN20
pixel_column[0] => LessThan27.IN20
pixel_column[0] => LessThan30.IN20
pixel_column[0] => LessThan31.IN20
pixel_column[0] => LessThan32.IN20
pixel_column[0] => LessThan33.IN20
pixel_column[0] => LessThan34.IN20
pixel_column[0] => LessThan35.IN20
pixel_column[0] => LessThan36.IN20
pixel_column[0] => LessThan37.IN20
pixel_column[0] => LessThan38.IN20
pixel_column[0] => LessThan39.IN20
pixel_column[0] => LessThan40.IN20
pixel_column[0] => LessThan41.IN20
pixel_column[0] => LessThan42.IN20
pixel_column[0] => LessThan43.IN20
pixel_column[0] => LessThan44.IN20
pixel_column[0] => LessThan45.IN20
pixel_column[0] => LessThan46.IN20
pixel_column[0] => LessThan47.IN20
pixel_column[0] => LessThan48.IN20
pixel_column[0] => LessThan49.IN20
pixel_column[1] => LessThan0.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[1] => LessThan2.IN19
pixel_column[1] => LessThan3.IN19
pixel_column[1] => LessThan4.IN19
pixel_column[1] => LessThan5.IN19
pixel_column[1] => LessThan6.IN19
pixel_column[1] => LessThan7.IN19
pixel_column[1] => LessThan8.IN19
pixel_column[1] => LessThan9.IN19
pixel_column[1] => LessThan12.IN19
pixel_column[1] => LessThan13.IN19
pixel_column[1] => LessThan14.IN19
pixel_column[1] => LessThan15.IN19
pixel_column[1] => LessThan16.IN19
pixel_column[1] => LessThan17.IN19
pixel_column[1] => LessThan18.IN19
pixel_column[1] => LessThan19.IN19
pixel_column[1] => LessThan20.IN19
pixel_column[1] => LessThan21.IN19
pixel_column[1] => LessThan24.IN19
pixel_column[1] => LessThan25.IN19
pixel_column[1] => LessThan26.IN19
pixel_column[1] => LessThan27.IN19
pixel_column[1] => LessThan30.IN19
pixel_column[1] => LessThan31.IN19
pixel_column[1] => LessThan32.IN19
pixel_column[1] => LessThan33.IN19
pixel_column[1] => LessThan34.IN19
pixel_column[1] => LessThan35.IN19
pixel_column[1] => LessThan36.IN19
pixel_column[1] => LessThan37.IN19
pixel_column[1] => LessThan38.IN19
pixel_column[1] => LessThan39.IN19
pixel_column[1] => LessThan40.IN19
pixel_column[1] => LessThan41.IN19
pixel_column[1] => LessThan42.IN19
pixel_column[1] => LessThan43.IN19
pixel_column[1] => LessThan44.IN19
pixel_column[1] => LessThan45.IN19
pixel_column[1] => LessThan46.IN19
pixel_column[1] => LessThan47.IN19
pixel_column[1] => LessThan48.IN19
pixel_column[1] => LessThan49.IN19
pixel_column[1] => font_col.DATAA
pixel_column[2] => LessThan0.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[2] => LessThan2.IN18
pixel_column[2] => LessThan3.IN18
pixel_column[2] => LessThan4.IN18
pixel_column[2] => LessThan5.IN18
pixel_column[2] => LessThan6.IN18
pixel_column[2] => LessThan7.IN18
pixel_column[2] => LessThan8.IN18
pixel_column[2] => LessThan9.IN18
pixel_column[2] => LessThan12.IN18
pixel_column[2] => LessThan13.IN18
pixel_column[2] => LessThan14.IN18
pixel_column[2] => LessThan15.IN18
pixel_column[2] => LessThan16.IN18
pixel_column[2] => LessThan17.IN18
pixel_column[2] => LessThan18.IN18
pixel_column[2] => LessThan19.IN18
pixel_column[2] => LessThan20.IN18
pixel_column[2] => LessThan21.IN18
pixel_column[2] => LessThan24.IN18
pixel_column[2] => LessThan25.IN18
pixel_column[2] => LessThan26.IN18
pixel_column[2] => LessThan27.IN18
pixel_column[2] => LessThan30.IN18
pixel_column[2] => LessThan31.IN18
pixel_column[2] => LessThan32.IN18
pixel_column[2] => LessThan33.IN18
pixel_column[2] => LessThan34.IN18
pixel_column[2] => LessThan35.IN18
pixel_column[2] => LessThan36.IN18
pixel_column[2] => LessThan37.IN18
pixel_column[2] => LessThan38.IN18
pixel_column[2] => LessThan39.IN18
pixel_column[2] => LessThan40.IN18
pixel_column[2] => LessThan41.IN18
pixel_column[2] => LessThan42.IN18
pixel_column[2] => LessThan43.IN18
pixel_column[2] => LessThan44.IN18
pixel_column[2] => LessThan45.IN18
pixel_column[2] => LessThan46.IN18
pixel_column[2] => LessThan47.IN18
pixel_column[2] => LessThan48.IN18
pixel_column[2] => LessThan49.IN18
pixel_column[2] => font_col.DATAA
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[3] => LessThan0.IN17
pixel_column[3] => LessThan1.IN17
pixel_column[3] => LessThan2.IN17
pixel_column[3] => LessThan3.IN17
pixel_column[3] => LessThan4.IN17
pixel_column[3] => LessThan5.IN17
pixel_column[3] => LessThan6.IN17
pixel_column[3] => LessThan7.IN17
pixel_column[3] => LessThan8.IN17
pixel_column[3] => LessThan9.IN17
pixel_column[3] => LessThan12.IN17
pixel_column[3] => LessThan13.IN17
pixel_column[3] => Add12.IN14
pixel_column[3] => LessThan14.IN17
pixel_column[3] => LessThan15.IN17
pixel_column[3] => Add13.IN14
pixel_column[3] => LessThan16.IN17
pixel_column[3] => LessThan17.IN17
pixel_column[3] => Add14.IN14
pixel_column[3] => LessThan18.IN17
pixel_column[3] => LessThan19.IN17
pixel_column[3] => Add15.IN14
pixel_column[3] => LessThan20.IN17
pixel_column[3] => LessThan21.IN17
pixel_column[3] => Add16.IN14
pixel_column[3] => LessThan24.IN17
pixel_column[3] => LessThan25.IN17
pixel_column[3] => LessThan26.IN17
pixel_column[3] => LessThan27.IN17
pixel_column[3] => LessThan30.IN17
pixel_column[3] => LessThan31.IN17
pixel_column[3] => LessThan32.IN17
pixel_column[3] => LessThan33.IN17
pixel_column[3] => LessThan34.IN17
pixel_column[3] => LessThan35.IN17
pixel_column[3] => LessThan36.IN17
pixel_column[3] => LessThan37.IN17
pixel_column[3] => LessThan38.IN17
pixel_column[3] => LessThan39.IN17
pixel_column[3] => LessThan40.IN17
pixel_column[3] => LessThan41.IN17
pixel_column[3] => LessThan42.IN17
pixel_column[3] => LessThan43.IN17
pixel_column[3] => LessThan44.IN17
pixel_column[3] => LessThan45.IN17
pixel_column[3] => LessThan46.IN17
pixel_column[3] => LessThan47.IN17
pixel_column[3] => LessThan48.IN17
pixel_column[3] => LessThan49.IN17
pixel_column[3] => font_col.DATAA
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[4] => LessThan0.IN16
pixel_column[4] => LessThan1.IN16
pixel_column[4] => Add0.IN12
pixel_column[4] => LessThan2.IN16
pixel_column[4] => LessThan3.IN16
pixel_column[4] => Add1.IN12
pixel_column[4] => LessThan4.IN16
pixel_column[4] => Add2.IN12
pixel_column[4] => Add3.IN12
pixel_column[4] => Add4.IN12
pixel_column[4] => Add5.IN12
pixel_column[4] => Add6.IN12
pixel_column[4] => Add7.IN12
pixel_column[4] => LessThan5.IN16
pixel_column[4] => Add8.IN12
pixel_column[4] => LessThan6.IN16
pixel_column[4] => LessThan7.IN16
pixel_column[4] => Add9.IN12
pixel_column[4] => LessThan8.IN16
pixel_column[4] => LessThan9.IN16
pixel_column[4] => Add10.IN12
pixel_column[4] => LessThan12.IN16
pixel_column[4] => LessThan13.IN16
pixel_column[4] => Add12.IN13
pixel_column[4] => LessThan14.IN16
pixel_column[4] => LessThan15.IN16
pixel_column[4] => Add13.IN13
pixel_column[4] => LessThan16.IN16
pixel_column[4] => LessThan17.IN16
pixel_column[4] => Add14.IN13
pixel_column[4] => LessThan18.IN16
pixel_column[4] => LessThan19.IN16
pixel_column[4] => Add15.IN13
pixel_column[4] => LessThan20.IN16
pixel_column[4] => LessThan21.IN16
pixel_column[4] => Add16.IN13
pixel_column[4] => LessThan24.IN16
pixel_column[4] => LessThan25.IN16
pixel_column[4] => LessThan26.IN16
pixel_column[4] => LessThan27.IN16
pixel_column[4] => LessThan30.IN16
pixel_column[4] => LessThan31.IN16
pixel_column[4] => LessThan32.IN16
pixel_column[4] => LessThan33.IN16
pixel_column[4] => LessThan34.IN16
pixel_column[4] => LessThan35.IN16
pixel_column[4] => LessThan36.IN16
pixel_column[4] => LessThan37.IN16
pixel_column[4] => LessThan38.IN16
pixel_column[4] => LessThan39.IN16
pixel_column[4] => LessThan40.IN16
pixel_column[4] => LessThan41.IN16
pixel_column[4] => LessThan42.IN16
pixel_column[4] => LessThan43.IN16
pixel_column[4] => LessThan44.IN16
pixel_column[4] => LessThan45.IN16
pixel_column[4] => LessThan46.IN16
pixel_column[4] => LessThan47.IN16
pixel_column[4] => LessThan48.IN16
pixel_column[4] => LessThan49.IN16
pixel_column[5] => LessThan0.IN15
pixel_column[5] => LessThan1.IN15
pixel_column[5] => Add0.IN11
pixel_column[5] => LessThan2.IN15
pixel_column[5] => LessThan3.IN15
pixel_column[5] => Add1.IN11
pixel_column[5] => LessThan4.IN15
pixel_column[5] => Add2.IN11
pixel_column[5] => Add3.IN11
pixel_column[5] => Add4.IN11
pixel_column[5] => Add5.IN11
pixel_column[5] => Add6.IN11
pixel_column[5] => Add7.IN11
pixel_column[5] => LessThan5.IN15
pixel_column[5] => Add8.IN11
pixel_column[5] => LessThan6.IN15
pixel_column[5] => LessThan7.IN15
pixel_column[5] => Add9.IN11
pixel_column[5] => LessThan8.IN15
pixel_column[5] => LessThan9.IN15
pixel_column[5] => Add10.IN11
pixel_column[5] => LessThan12.IN15
pixel_column[5] => LessThan13.IN15
pixel_column[5] => Add12.IN12
pixel_column[5] => LessThan14.IN15
pixel_column[5] => LessThan15.IN15
pixel_column[5] => Add13.IN12
pixel_column[5] => LessThan16.IN15
pixel_column[5] => LessThan17.IN15
pixel_column[5] => Add14.IN12
pixel_column[5] => LessThan18.IN15
pixel_column[5] => LessThan19.IN15
pixel_column[5] => Add15.IN12
pixel_column[5] => LessThan20.IN15
pixel_column[5] => LessThan21.IN15
pixel_column[5] => Add16.IN12
pixel_column[5] => LessThan24.IN15
pixel_column[5] => LessThan25.IN15
pixel_column[5] => LessThan26.IN15
pixel_column[5] => LessThan27.IN15
pixel_column[5] => LessThan30.IN15
pixel_column[5] => LessThan31.IN15
pixel_column[5] => LessThan32.IN15
pixel_column[5] => LessThan33.IN15
pixel_column[5] => LessThan34.IN15
pixel_column[5] => LessThan35.IN15
pixel_column[5] => LessThan36.IN15
pixel_column[5] => LessThan37.IN15
pixel_column[5] => LessThan38.IN15
pixel_column[5] => LessThan39.IN15
pixel_column[5] => LessThan40.IN15
pixel_column[5] => LessThan41.IN15
pixel_column[5] => LessThan42.IN15
pixel_column[5] => LessThan43.IN15
pixel_column[5] => LessThan44.IN15
pixel_column[5] => LessThan45.IN15
pixel_column[5] => LessThan46.IN15
pixel_column[5] => LessThan47.IN15
pixel_column[5] => LessThan48.IN15
pixel_column[5] => LessThan49.IN15
pixel_column[6] => LessThan0.IN14
pixel_column[6] => LessThan1.IN14
pixel_column[6] => Add0.IN10
pixel_column[6] => LessThan2.IN14
pixel_column[6] => LessThan3.IN14
pixel_column[6] => Add1.IN10
pixel_column[6] => LessThan4.IN14
pixel_column[6] => Add2.IN10
pixel_column[6] => Add3.IN10
pixel_column[6] => Add4.IN10
pixel_column[6] => Add5.IN10
pixel_column[6] => Add6.IN10
pixel_column[6] => Add7.IN10
pixel_column[6] => LessThan5.IN14
pixel_column[6] => Add8.IN10
pixel_column[6] => LessThan6.IN14
pixel_column[6] => LessThan7.IN14
pixel_column[6] => Add9.IN10
pixel_column[6] => LessThan8.IN14
pixel_column[6] => LessThan9.IN14
pixel_column[6] => Add10.IN10
pixel_column[6] => LessThan12.IN14
pixel_column[6] => LessThan13.IN14
pixel_column[6] => Add12.IN11
pixel_column[6] => LessThan14.IN14
pixel_column[6] => LessThan15.IN14
pixel_column[6] => Add13.IN11
pixel_column[6] => LessThan16.IN14
pixel_column[6] => LessThan17.IN14
pixel_column[6] => Add14.IN11
pixel_column[6] => LessThan18.IN14
pixel_column[6] => LessThan19.IN14
pixel_column[6] => Add15.IN11
pixel_column[6] => LessThan20.IN14
pixel_column[6] => LessThan21.IN14
pixel_column[6] => Add16.IN11
pixel_column[6] => LessThan24.IN14
pixel_column[6] => LessThan25.IN14
pixel_column[6] => LessThan26.IN14
pixel_column[6] => LessThan27.IN14
pixel_column[6] => LessThan30.IN14
pixel_column[6] => LessThan31.IN14
pixel_column[6] => LessThan32.IN14
pixel_column[6] => LessThan33.IN14
pixel_column[6] => LessThan34.IN14
pixel_column[6] => LessThan35.IN14
pixel_column[6] => LessThan36.IN14
pixel_column[6] => LessThan37.IN14
pixel_column[6] => LessThan38.IN14
pixel_column[6] => LessThan39.IN14
pixel_column[6] => LessThan40.IN14
pixel_column[6] => LessThan41.IN14
pixel_column[6] => LessThan42.IN14
pixel_column[6] => LessThan43.IN14
pixel_column[6] => LessThan44.IN14
pixel_column[6] => LessThan45.IN14
pixel_column[6] => LessThan46.IN14
pixel_column[6] => LessThan47.IN14
pixel_column[6] => LessThan48.IN14
pixel_column[6] => LessThan49.IN14
pixel_column[7] => LessThan0.IN13
pixel_column[7] => LessThan1.IN13
pixel_column[7] => Add0.IN9
pixel_column[7] => LessThan2.IN13
pixel_column[7] => LessThan3.IN13
pixel_column[7] => Add1.IN9
pixel_column[7] => LessThan4.IN13
pixel_column[7] => Add2.IN9
pixel_column[7] => Add3.IN9
pixel_column[7] => Add4.IN9
pixel_column[7] => Add5.IN9
pixel_column[7] => Add6.IN9
pixel_column[7] => Add7.IN9
pixel_column[7] => LessThan5.IN13
pixel_column[7] => Add8.IN9
pixel_column[7] => LessThan6.IN13
pixel_column[7] => LessThan7.IN13
pixel_column[7] => Add9.IN9
pixel_column[7] => LessThan8.IN13
pixel_column[7] => LessThan9.IN13
pixel_column[7] => Add10.IN9
pixel_column[7] => LessThan12.IN13
pixel_column[7] => LessThan13.IN13
pixel_column[7] => Add12.IN10
pixel_column[7] => LessThan14.IN13
pixel_column[7] => LessThan15.IN13
pixel_column[7] => Add13.IN10
pixel_column[7] => LessThan16.IN13
pixel_column[7] => LessThan17.IN13
pixel_column[7] => Add14.IN10
pixel_column[7] => LessThan18.IN13
pixel_column[7] => LessThan19.IN13
pixel_column[7] => Add15.IN10
pixel_column[7] => LessThan20.IN13
pixel_column[7] => LessThan21.IN13
pixel_column[7] => Add16.IN10
pixel_column[7] => LessThan24.IN13
pixel_column[7] => LessThan25.IN13
pixel_column[7] => LessThan26.IN13
pixel_column[7] => LessThan27.IN13
pixel_column[7] => LessThan30.IN13
pixel_column[7] => LessThan31.IN13
pixel_column[7] => LessThan32.IN13
pixel_column[7] => LessThan33.IN13
pixel_column[7] => LessThan34.IN13
pixel_column[7] => LessThan35.IN13
pixel_column[7] => LessThan36.IN13
pixel_column[7] => LessThan37.IN13
pixel_column[7] => LessThan38.IN13
pixel_column[7] => LessThan39.IN13
pixel_column[7] => LessThan40.IN13
pixel_column[7] => LessThan41.IN13
pixel_column[7] => LessThan42.IN13
pixel_column[7] => LessThan43.IN13
pixel_column[7] => LessThan44.IN13
pixel_column[7] => LessThan45.IN13
pixel_column[7] => LessThan46.IN13
pixel_column[7] => LessThan47.IN13
pixel_column[7] => LessThan48.IN13
pixel_column[7] => LessThan49.IN13
pixel_column[8] => LessThan0.IN12
pixel_column[8] => LessThan1.IN12
pixel_column[8] => Add0.IN8
pixel_column[8] => LessThan2.IN12
pixel_column[8] => LessThan3.IN12
pixel_column[8] => Add1.IN8
pixel_column[8] => LessThan4.IN12
pixel_column[8] => Add2.IN8
pixel_column[8] => Add3.IN8
pixel_column[8] => Add4.IN8
pixel_column[8] => Add5.IN8
pixel_column[8] => Add6.IN8
pixel_column[8] => Add7.IN8
pixel_column[8] => LessThan5.IN12
pixel_column[8] => Add8.IN8
pixel_column[8] => LessThan6.IN12
pixel_column[8] => LessThan7.IN12
pixel_column[8] => Add9.IN8
pixel_column[8] => LessThan8.IN12
pixel_column[8] => LessThan9.IN12
pixel_column[8] => Add10.IN8
pixel_column[8] => LessThan12.IN12
pixel_column[8] => LessThan13.IN12
pixel_column[8] => Add12.IN9
pixel_column[8] => LessThan14.IN12
pixel_column[8] => LessThan15.IN12
pixel_column[8] => Add13.IN9
pixel_column[8] => LessThan16.IN12
pixel_column[8] => LessThan17.IN12
pixel_column[8] => Add14.IN9
pixel_column[8] => LessThan18.IN12
pixel_column[8] => LessThan19.IN12
pixel_column[8] => Add15.IN9
pixel_column[8] => LessThan20.IN12
pixel_column[8] => LessThan21.IN12
pixel_column[8] => Add16.IN9
pixel_column[8] => LessThan24.IN12
pixel_column[8] => LessThan25.IN12
pixel_column[8] => LessThan26.IN12
pixel_column[8] => LessThan27.IN12
pixel_column[8] => LessThan30.IN12
pixel_column[8] => LessThan31.IN12
pixel_column[8] => LessThan32.IN12
pixel_column[8] => LessThan33.IN12
pixel_column[8] => LessThan34.IN12
pixel_column[8] => LessThan35.IN12
pixel_column[8] => LessThan36.IN12
pixel_column[8] => LessThan37.IN12
pixel_column[8] => LessThan38.IN12
pixel_column[8] => LessThan39.IN12
pixel_column[8] => LessThan40.IN12
pixel_column[8] => LessThan41.IN12
pixel_column[8] => LessThan42.IN12
pixel_column[8] => LessThan43.IN12
pixel_column[8] => LessThan44.IN12
pixel_column[8] => LessThan45.IN12
pixel_column[8] => LessThan46.IN12
pixel_column[8] => LessThan47.IN12
pixel_column[8] => LessThan48.IN12
pixel_column[8] => LessThan49.IN12
pixel_column[9] => LessThan0.IN11
pixel_column[9] => LessThan1.IN11
pixel_column[9] => Add0.IN7
pixel_column[9] => LessThan2.IN11
pixel_column[9] => LessThan3.IN11
pixel_column[9] => Add1.IN7
pixel_column[9] => LessThan4.IN11
pixel_column[9] => Add2.IN7
pixel_column[9] => Add3.IN7
pixel_column[9] => Add4.IN7
pixel_column[9] => Add5.IN7
pixel_column[9] => Add6.IN7
pixel_column[9] => Add7.IN7
pixel_column[9] => LessThan5.IN11
pixel_column[9] => Add8.IN7
pixel_column[9] => LessThan6.IN11
pixel_column[9] => LessThan7.IN11
pixel_column[9] => Add9.IN7
pixel_column[9] => LessThan8.IN11
pixel_column[9] => LessThan9.IN11
pixel_column[9] => Add10.IN7
pixel_column[9] => LessThan12.IN11
pixel_column[9] => LessThan13.IN11
pixel_column[9] => Add12.IN8
pixel_column[9] => LessThan14.IN11
pixel_column[9] => LessThan15.IN11
pixel_column[9] => Add13.IN8
pixel_column[9] => LessThan16.IN11
pixel_column[9] => LessThan17.IN11
pixel_column[9] => Add14.IN8
pixel_column[9] => LessThan18.IN11
pixel_column[9] => LessThan19.IN11
pixel_column[9] => Add15.IN8
pixel_column[9] => LessThan20.IN11
pixel_column[9] => LessThan21.IN11
pixel_column[9] => Add16.IN8
pixel_column[9] => LessThan24.IN11
pixel_column[9] => LessThan25.IN11
pixel_column[9] => LessThan26.IN11
pixel_column[9] => LessThan27.IN11
pixel_column[9] => LessThan30.IN11
pixel_column[9] => LessThan31.IN11
pixel_column[9] => LessThan32.IN11
pixel_column[9] => LessThan33.IN11
pixel_column[9] => LessThan34.IN11
pixel_column[9] => LessThan35.IN11
pixel_column[9] => LessThan36.IN11
pixel_column[9] => LessThan37.IN11
pixel_column[9] => LessThan38.IN11
pixel_column[9] => LessThan39.IN11
pixel_column[9] => LessThan40.IN11
pixel_column[9] => LessThan41.IN11
pixel_column[9] => LessThan42.IN11
pixel_column[9] => LessThan43.IN11
pixel_column[9] => LessThan44.IN11
pixel_column[9] => LessThan45.IN11
pixel_column[9] => LessThan46.IN11
pixel_column[9] => LessThan47.IN11
pixel_column[9] => LessThan48.IN11
pixel_column[9] => LessThan49.IN11
pixel_row[0] => LessThan10.IN20
pixel_row[0] => LessThan11.IN20
pixel_row[0] => LessThan22.IN20
pixel_row[0] => LessThan23.IN20
pixel_row[0] => LessThan28.IN20
pixel_row[0] => LessThan29.IN20
pixel_row[0] => LessThan50.IN20
pixel_row[0] => LessThan51.IN20
pixel_row[1] => LessThan10.IN19
pixel_row[1] => LessThan11.IN19
pixel_row[1] => LessThan22.IN19
pixel_row[1] => LessThan23.IN19
pixel_row[1] => LessThan28.IN19
pixel_row[1] => LessThan29.IN19
pixel_row[1] => LessThan50.IN19
pixel_row[1] => LessThan51.IN19
pixel_row[1] => font_row.DATAA
pixel_row[2] => LessThan10.IN18
pixel_row[2] => LessThan11.IN18
pixel_row[2] => LessThan22.IN18
pixel_row[2] => LessThan23.IN18
pixel_row[2] => LessThan28.IN18
pixel_row[2] => LessThan29.IN18
pixel_row[2] => LessThan50.IN18
pixel_row[2] => LessThan51.IN18
pixel_row[2] => font_row.DATAA
pixel_row[2] => font_row.DATAB
pixel_row[2] => font_row.DATAB
pixel_row[2] => font_row.DATAB
pixel_row[2] => font_row.DATAB
pixel_row[2] => font_row.DATAB
pixel_row[2] => font_row.DATAB
pixel_row[2] => font_row.DATAB
pixel_row[2] => font_row.DATAB
pixel_row[2] => font_row.DATAB
pixel_row[2] => font_row.DATAB
pixel_row[2] => font_row.DATAB
pixel_row[3] => LessThan10.IN17
pixel_row[3] => LessThan11.IN17
pixel_row[3] => Add11.IN14
pixel_row[3] => LessThan22.IN17
pixel_row[3] => LessThan23.IN17
pixel_row[3] => Add17.IN14
pixel_row[3] => LessThan28.IN17
pixel_row[3] => LessThan29.IN17
pixel_row[3] => Add18.IN14
pixel_row[3] => LessThan50.IN17
pixel_row[3] => LessThan51.IN17
pixel_row[3] => font_row.DATAA
pixel_row[4] => LessThan10.IN16
pixel_row[4] => LessThan11.IN16
pixel_row[4] => Add11.IN13
pixel_row[4] => LessThan22.IN16
pixel_row[4] => LessThan23.IN16
pixel_row[4] => Add17.IN13
pixel_row[4] => LessThan28.IN16
pixel_row[4] => LessThan29.IN16
pixel_row[4] => Add18.IN13
pixel_row[4] => LessThan50.IN16
pixel_row[4] => LessThan51.IN16
pixel_row[5] => LessThan10.IN15
pixel_row[5] => LessThan11.IN15
pixel_row[5] => Add11.IN12
pixel_row[5] => LessThan22.IN15
pixel_row[5] => LessThan23.IN15
pixel_row[5] => Add17.IN12
pixel_row[5] => LessThan28.IN15
pixel_row[5] => LessThan29.IN15
pixel_row[5] => Add18.IN12
pixel_row[5] => LessThan50.IN15
pixel_row[5] => LessThan51.IN15
pixel_row[6] => LessThan10.IN14
pixel_row[6] => LessThan11.IN14
pixel_row[6] => Add11.IN11
pixel_row[6] => LessThan22.IN14
pixel_row[6] => LessThan23.IN14
pixel_row[6] => Add17.IN11
pixel_row[6] => LessThan28.IN14
pixel_row[6] => LessThan29.IN14
pixel_row[6] => Add18.IN11
pixel_row[6] => LessThan50.IN14
pixel_row[6] => LessThan51.IN14
pixel_row[7] => LessThan10.IN13
pixel_row[7] => LessThan11.IN13
pixel_row[7] => Add11.IN10
pixel_row[7] => LessThan22.IN13
pixel_row[7] => LessThan23.IN13
pixel_row[7] => Add17.IN10
pixel_row[7] => LessThan28.IN13
pixel_row[7] => LessThan29.IN13
pixel_row[7] => Add18.IN10
pixel_row[7] => LessThan50.IN13
pixel_row[7] => LessThan51.IN13
pixel_row[8] => LessThan10.IN12
pixel_row[8] => LessThan11.IN12
pixel_row[8] => Add11.IN9
pixel_row[8] => LessThan22.IN12
pixel_row[8] => LessThan23.IN12
pixel_row[8] => Add17.IN9
pixel_row[8] => LessThan28.IN12
pixel_row[8] => LessThan29.IN12
pixel_row[8] => Add18.IN9
pixel_row[8] => LessThan50.IN12
pixel_row[8] => LessThan51.IN12
pixel_row[9] => LessThan10.IN11
pixel_row[9] => LessThan11.IN11
pixel_row[9] => Add11.IN8
pixel_row[9] => LessThan22.IN11
pixel_row[9] => LessThan23.IN11
pixel_row[9] => Add17.IN8
pixel_row[9] => LessThan28.IN11
pixel_row[9] => LessThan29.IN11
pixel_row[9] => Add18.IN8
pixel_row[9] => LessThan50.IN11
pixel_row[9] => LessThan51.IN11
state[0] => Equal0.IN1
state[1] => Equal0.IN0
text_enable <= text_enable.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[0] <= vga_rgb[0].DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[1] <= vga_rgb[1].DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[2] <= vga_rgb[2].DB_MAX_OUTPUT_PORT_TYPE


|flappybird|menu:inst17|char_rom:char_rom_inst
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|menu:inst17|char_rom:char_rom_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappybird|menu:inst17|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|flappybird|fsm:inst8
clk => reset_out~reg0.CLK
clk => current_state~1.DATAIN
reset => reset_out~reg0.PRESET
reset => current_state~3.DATAIN
pb2 => next_state.OUTPUTSELECT
pb2 => next_state.OUTPUTSELECT
pb2 => life[1].IN0
pb2 => Selector6.IN1
pb2 => Selector1.IN0
pb2 => Selector2.IN1
pb3 => next_state.DATAA
pb3 => next_state.DATAA
pb3 => life[1].IN1
collision => process_1.IN1
collision => Selector3.IN3
collision => collision_buffer.DATAIN
collision => next_state.game_over.DATAA
collision => Selector5.IN3
state_out[0] <= state_out.DB_MAX_OUTPUT_PORT_TYPE
state_out[1] <= state_out.DB_MAX_OUTPUT_PORT_TYPE
reset_out <= reset_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
lives[0] <= life[0].DB_MAX_OUTPUT_PORT_TYPE
lives[1] <= life[1].DB_MAX_OUTPUT_PORT_TYPE


|flappybird|display_obstacle:inst18
clock => pipe_on~reg0.CLK
clock => rgb_output[0]~reg0.CLK
clock => rgb_output[1]~reg0.CLK
clock => rgb_output[2]~reg0.CLK
vert_sync => pipes:pipes1.vert_sync
vert_sync => pipes:pipes2.vert_sync
pixel_row[0] => pipes:pipes1.pixel_row[0]
pixel_row[0] => pipes:pipes2.pixel_row[0]
pixel_row[1] => pipes:pipes1.pixel_row[1]
pixel_row[1] => pipes:pipes2.pixel_row[1]
pixel_row[2] => pipes:pipes1.pixel_row[2]
pixel_row[2] => pipes:pipes2.pixel_row[2]
pixel_row[3] => pipes:pipes1.pixel_row[3]
pixel_row[3] => pipes:pipes2.pixel_row[3]
pixel_row[4] => pipes:pipes1.pixel_row[4]
pixel_row[4] => pipes:pipes2.pixel_row[4]
pixel_row[5] => pipes:pipes1.pixel_row[5]
pixel_row[5] => pipes:pipes2.pixel_row[5]
pixel_row[6] => pipes:pipes1.pixel_row[6]
pixel_row[6] => pipes:pipes2.pixel_row[6]
pixel_row[7] => pipes:pipes1.pixel_row[7]
pixel_row[7] => pipes:pipes2.pixel_row[7]
pixel_row[8] => pipes:pipes1.pixel_row[8]
pixel_row[8] => pipes:pipes2.pixel_row[8]
pixel_row[9] => pipes:pipes1.pixel_row[9]
pixel_row[9] => pipes:pipes2.pixel_row[9]
pixel_column[0] => pipes:pipes1.pixel_column[0]
pixel_column[0] => pipes:pipes2.pixel_column[0]
pixel_column[1] => pipes:pipes1.pixel_column[1]
pixel_column[1] => pipes:pipes2.pixel_column[1]
pixel_column[2] => pipes:pipes1.pixel_column[2]
pixel_column[2] => pipes:pipes2.pixel_column[2]
pixel_column[3] => pipes:pipes1.pixel_column[3]
pixel_column[3] => pipes:pipes2.pixel_column[3]
pixel_column[4] => pipes:pipes1.pixel_column[4]
pixel_column[4] => pipes:pipes2.pixel_column[4]
pixel_column[5] => pipes:pipes1.pixel_column[5]
pixel_column[5] => pipes:pipes2.pixel_column[5]
pixel_column[6] => pipes:pipes1.pixel_column[6]
pixel_column[6] => pipes:pipes2.pixel_column[6]
pixel_column[7] => pipes:pipes1.pixel_column[7]
pixel_column[7] => pipes:pipes2.pixel_column[7]
pixel_column[8] => pipes:pipes1.pixel_column[8]
pixel_column[8] => pipes:pipes2.pixel_column[8]
pixel_column[9] => pipes:pipes1.pixel_column[9]
pixel_column[9] => pipes:pipes2.pixel_column[9]
start => pipes:pipes1.start
start => pipes:pipes2.start
reset => pipes:pipes1.reset
reset => pipes:pipes2.reset
ball_y_pos[0] => pipes:pipes1.ball_y_pos[0]
ball_y_pos[0] => pipes:pipes2.ball_y_pos[0]
ball_y_pos[1] => pipes:pipes1.ball_y_pos[1]
ball_y_pos[1] => pipes:pipes2.ball_y_pos[1]
ball_y_pos[2] => pipes:pipes1.ball_y_pos[2]
ball_y_pos[2] => pipes:pipes2.ball_y_pos[2]
ball_y_pos[3] => pipes:pipes1.ball_y_pos[3]
ball_y_pos[3] => pipes:pipes2.ball_y_pos[3]
ball_y_pos[4] => pipes:pipes1.ball_y_pos[4]
ball_y_pos[4] => pipes:pipes2.ball_y_pos[4]
ball_y_pos[5] => pipes:pipes1.ball_y_pos[5]
ball_y_pos[5] => pipes:pipes2.ball_y_pos[5]
ball_y_pos[6] => pipes:pipes1.ball_y_pos[6]
ball_y_pos[6] => pipes:pipes2.ball_y_pos[6]
ball_y_pos[7] => pipes:pipes1.ball_y_pos[7]
ball_y_pos[7] => pipes:pipes2.ball_y_pos[7]
ball_y_pos[8] => pipes:pipes1.ball_y_pos[8]
ball_y_pos[8] => pipes:pipes2.ball_y_pos[8]
ball_y_pos[9] => pipes:pipes1.ball_y_pos[9]
ball_y_pos[9] => pipes:pipes2.ball_y_pos[9]
state[0] => pipes:pipes1.state[0]
state[0] => pipes:pipes2.state[0]
state[1] => pipes:pipes1.state[1]
state[1] => pipes:pipes2.state[1]
score_in[0] => pipes:pipes1.score[0]
score_in[0] => pipes:pipes2.score[0]
score_in[1] => pipes:pipes1.score[1]
score_in[1] => pipes:pipes2.score[1]
score_in[2] => pipes:pipes1.score[2]
score_in[2] => pipes:pipes2.score[2]
score_in[3] => pipes:pipes1.score[3]
score_in[3] => pipes:pipes2.score[3]
score_in[4] => pipes:pipes1.score[4]
score_in[4] => pipes:pipes2.score[4]
score_in[5] => pipes:pipes1.score[5]
score_in[5] => pipes:pipes2.score[5]
score_in[6] => pipes:pipes1.score[6]
score_in[6] => pipes:pipes2.score[6]
rgb_output[0] <= rgb_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_output[1] <= rgb_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_output[2] <= rgb_output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_on <= pipe_on~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_track <= score_track.DB_MAX_OUTPUT_PORT_TYPE
collision <= collision.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|display_obstacle:inst18|pipes:pipes1
vert_sync => collision_detected.CLK
vert_sync => lfsr_clk.CLK
vert_sync => pipe_x_position[0].CLK
vert_sync => pipe_x_position[1].CLK
vert_sync => pipe_x_position[2].CLK
vert_sync => pipe_x_position[3].CLK
vert_sync => pipe_x_position[4].CLK
vert_sync => pipe_x_position[5].CLK
vert_sync => pipe_x_position[6].CLK
vert_sync => pipe_x_position[7].CLK
vert_sync => pipe_x_position[8].CLK
vert_sync => pipe_x_position[9].CLK
pixel_row[0] => LessThan2.IN19
pixel_row[0] => LessThan3.IN19
pixel_row[1] => LessThan2.IN18
pixel_row[1] => LessThan3.IN18
pixel_row[2] => LessThan2.IN17
pixel_row[2] => LessThan3.IN17
pixel_row[3] => LessThan2.IN16
pixel_row[3] => LessThan3.IN16
pixel_row[4] => LessThan2.IN15
pixel_row[4] => LessThan3.IN15
pixel_row[5] => LessThan2.IN14
pixel_row[5] => LessThan3.IN14
pixel_row[6] => LessThan2.IN13
pixel_row[6] => LessThan3.IN13
pixel_row[7] => LessThan2.IN12
pixel_row[7] => LessThan3.IN12
pixel_row[8] => LessThan2.IN11
pixel_row[8] => LessThan3.IN11
pixel_row[9] => LessThan2.IN10
pixel_row[9] => LessThan3.IN10
pixel_column[0] => LessThan0.IN18
pixel_column[0] => LessThan1.IN10
pixel_column[1] => LessThan0.IN17
pixel_column[1] => LessThan1.IN9
pixel_column[2] => LessThan0.IN16
pixel_column[2] => LessThan1.IN8
pixel_column[3] => LessThan0.IN15
pixel_column[3] => LessThan1.IN7
pixel_column[4] => LessThan0.IN14
pixel_column[4] => LessThan1.IN6
pixel_column[5] => LessThan0.IN13
pixel_column[5] => LessThan1.IN5
pixel_column[6] => LessThan0.IN12
pixel_column[6] => LessThan1.IN4
pixel_column[7] => LessThan0.IN11
pixel_column[7] => LessThan1.IN3
pixel_column[8] => LessThan0.IN10
pixel_column[8] => LessThan1.IN2
pixel_column[9] => LessThan0.IN9
pixel_column[9] => LessThan1.IN1
start_x_pos[0] => pipe_x_position[0].ADATA
start_x_pos[1] => pipe_x_position[1].ADATA
start_x_pos[2] => pipe_x_position[2].ADATA
start_x_pos[3] => pipe_x_position[3].ADATA
start_x_pos[4] => pipe_x_position[4].ADATA
start_x_pos[5] => pipe_x_position[5].ADATA
start_x_pos[6] => pipe_x_position[6].ADATA
start_x_pos[7] => pipe_x_position[7].ADATA
start_x_pos[8] => pipe_x_position[8].ADATA
start_x_pos[9] => pipe_x_position[9].ADATA
score[0] => LessThan6.IN14
score[0] => LessThan7.IN14
score[0] => LessThan8.IN14
score[0] => LessThan9.IN14
score[1] => LessThan6.IN13
score[1] => LessThan7.IN13
score[1] => LessThan8.IN13
score[1] => LessThan9.IN13
score[2] => LessThan6.IN12
score[2] => LessThan7.IN12
score[2] => LessThan8.IN12
score[2] => LessThan9.IN12
score[3] => LessThan6.IN11
score[3] => LessThan7.IN11
score[3] => LessThan8.IN11
score[3] => LessThan9.IN11
score[4] => LessThan6.IN10
score[4] => LessThan7.IN10
score[4] => LessThan8.IN10
score[4] => LessThan9.IN10
score[5] => LessThan6.IN9
score[5] => LessThan7.IN9
score[5] => LessThan8.IN9
score[5] => LessThan9.IN9
score[6] => LessThan6.IN8
score[6] => LessThan7.IN8
score[6] => LessThan8.IN8
score[6] => LessThan9.IN8
lfsr_seed[0] => lfsr:random_number.seed[0]
lfsr_seed[1] => lfsr:random_number.seed[1]
lfsr_seed[2] => lfsr:random_number.seed[2]
lfsr_seed[3] => lfsr:random_number.seed[3]
lfsr_seed[4] => lfsr:random_number.seed[4]
lfsr_seed[5] => lfsr:random_number.seed[5]
lfsr_seed[6] => lfsr:random_number.seed[6]
lfsr_seed[7] => lfsr:random_number.seed[7]
start => move_pipe.IN1
reset => collision_detected.ACLR
reset => lfsr_clk.PRESET
reset => pipe_x_position[0].ALOAD
reset => pipe_x_position[1].ALOAD
reset => pipe_x_position[2].ALOAD
reset => pipe_x_position[3].ALOAD
reset => pipe_x_position[4].ALOAD
reset => pipe_x_position[5].ALOAD
reset => pipe_x_position[6].ALOAD
reset => pipe_x_position[7].ALOAD
reset => pipe_x_position[8].ALOAD
reset => pipe_x_position[9].ALOAD
ball_y_pos[0] => ~NO_FANOUT~
ball_y_pos[1] => ~NO_FANOUT~
ball_y_pos[2] => ~NO_FANOUT~
ball_y_pos[3] => ~NO_FANOUT~
ball_y_pos[4] => ~NO_FANOUT~
ball_y_pos[5] => ~NO_FANOUT~
ball_y_pos[6] => ~NO_FANOUT~
ball_y_pos[7] => ~NO_FANOUT~
ball_y_pos[8] => ~NO_FANOUT~
ball_y_pos[9] => ~NO_FANOUT~
state[0] => Equal0.IN1
state[0] => Equal1.IN0
state[0] => Equal2.IN1
state[0] => Equal3.IN1
state[1] => Equal0.IN0
state[1] => Equal1.IN1
state[1] => Equal2.IN0
state[1] => Equal3.IN0
pipes_rgb[0] <= <GND>
pipes_rgb[1] <= pipe_on_temp.DB_MAX_OUTPUT_PORT_TYPE
pipes_rgb[2] <= <GND>
pipe_on <= pipe_on_temp.DB_MAX_OUTPUT_PORT_TYPE
score_track <= score_track.DB_MAX_OUTPUT_PORT_TYPE
collision <= collision_detected.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|display_obstacle:inst18|pipes:pipes1|lfsr:random_number
clock => reset.CLK
clock => lfsr_reg[0].CLK
clock => lfsr_reg[1].CLK
clock => lfsr_reg[2].CLK
clock => lfsr_reg[3].CLK
clock => lfsr_reg[4].CLK
clock => lfsr_reg[5].CLK
clock => lfsr_reg[6].CLK
clock => lfsr_reg[7].CLK
seed[0] => lfsr_reg.DATAB
seed[1] => lfsr_reg.DATAB
seed[2] => lfsr_reg.DATAB
seed[3] => lfsr_reg.DATAB
seed[4] => lfsr_reg.DATAB
seed[5] => lfsr_reg.DATAB
seed[6] => lfsr_reg.DATAB
seed[7] => lfsr_reg.DATAB
lfsr_out[0] <= lfsr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[1] <= lfsr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[2] <= lfsr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[3] <= lfsr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[4] <= lfsr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[5] <= lfsr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[6] <= lfsr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[7] <= lfsr_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|flappybird|display_obstacle:inst18|pipes:pipes2
vert_sync => collision_detected.CLK
vert_sync => lfsr_clk.CLK
vert_sync => pipe_x_position[0].CLK
vert_sync => pipe_x_position[1].CLK
vert_sync => pipe_x_position[2].CLK
vert_sync => pipe_x_position[3].CLK
vert_sync => pipe_x_position[4].CLK
vert_sync => pipe_x_position[5].CLK
vert_sync => pipe_x_position[6].CLK
vert_sync => pipe_x_position[7].CLK
vert_sync => pipe_x_position[8].CLK
vert_sync => pipe_x_position[9].CLK
pixel_row[0] => LessThan2.IN19
pixel_row[0] => LessThan3.IN19
pixel_row[1] => LessThan2.IN18
pixel_row[1] => LessThan3.IN18
pixel_row[2] => LessThan2.IN17
pixel_row[2] => LessThan3.IN17
pixel_row[3] => LessThan2.IN16
pixel_row[3] => LessThan3.IN16
pixel_row[4] => LessThan2.IN15
pixel_row[4] => LessThan3.IN15
pixel_row[5] => LessThan2.IN14
pixel_row[5] => LessThan3.IN14
pixel_row[6] => LessThan2.IN13
pixel_row[6] => LessThan3.IN13
pixel_row[7] => LessThan2.IN12
pixel_row[7] => LessThan3.IN12
pixel_row[8] => LessThan2.IN11
pixel_row[8] => LessThan3.IN11
pixel_row[9] => LessThan2.IN10
pixel_row[9] => LessThan3.IN10
pixel_column[0] => LessThan0.IN18
pixel_column[0] => LessThan1.IN10
pixel_column[1] => LessThan0.IN17
pixel_column[1] => LessThan1.IN9
pixel_column[2] => LessThan0.IN16
pixel_column[2] => LessThan1.IN8
pixel_column[3] => LessThan0.IN15
pixel_column[3] => LessThan1.IN7
pixel_column[4] => LessThan0.IN14
pixel_column[4] => LessThan1.IN6
pixel_column[5] => LessThan0.IN13
pixel_column[5] => LessThan1.IN5
pixel_column[6] => LessThan0.IN12
pixel_column[6] => LessThan1.IN4
pixel_column[7] => LessThan0.IN11
pixel_column[7] => LessThan1.IN3
pixel_column[8] => LessThan0.IN10
pixel_column[8] => LessThan1.IN2
pixel_column[9] => LessThan0.IN9
pixel_column[9] => LessThan1.IN1
start_x_pos[0] => pipe_x_position[0].ADATA
start_x_pos[1] => pipe_x_position[1].ADATA
start_x_pos[2] => pipe_x_position[2].ADATA
start_x_pos[3] => pipe_x_position[3].ADATA
start_x_pos[4] => pipe_x_position[4].ADATA
start_x_pos[5] => pipe_x_position[5].ADATA
start_x_pos[6] => pipe_x_position[6].ADATA
start_x_pos[7] => pipe_x_position[7].ADATA
start_x_pos[8] => pipe_x_position[8].ADATA
start_x_pos[9] => pipe_x_position[9].ADATA
score[0] => LessThan6.IN14
score[0] => LessThan7.IN14
score[0] => LessThan8.IN14
score[0] => LessThan9.IN14
score[1] => LessThan6.IN13
score[1] => LessThan7.IN13
score[1] => LessThan8.IN13
score[1] => LessThan9.IN13
score[2] => LessThan6.IN12
score[2] => LessThan7.IN12
score[2] => LessThan8.IN12
score[2] => LessThan9.IN12
score[3] => LessThan6.IN11
score[3] => LessThan7.IN11
score[3] => LessThan8.IN11
score[3] => LessThan9.IN11
score[4] => LessThan6.IN10
score[4] => LessThan7.IN10
score[4] => LessThan8.IN10
score[4] => LessThan9.IN10
score[5] => LessThan6.IN9
score[5] => LessThan7.IN9
score[5] => LessThan8.IN9
score[5] => LessThan9.IN9
score[6] => LessThan6.IN8
score[6] => LessThan7.IN8
score[6] => LessThan8.IN8
score[6] => LessThan9.IN8
lfsr_seed[0] => lfsr:random_number.seed[0]
lfsr_seed[1] => lfsr:random_number.seed[1]
lfsr_seed[2] => lfsr:random_number.seed[2]
lfsr_seed[3] => lfsr:random_number.seed[3]
lfsr_seed[4] => lfsr:random_number.seed[4]
lfsr_seed[5] => lfsr:random_number.seed[5]
lfsr_seed[6] => lfsr:random_number.seed[6]
lfsr_seed[7] => lfsr:random_number.seed[7]
start => move_pipe.IN1
reset => collision_detected.ACLR
reset => lfsr_clk.PRESET
reset => pipe_x_position[0].ALOAD
reset => pipe_x_position[1].ALOAD
reset => pipe_x_position[2].ALOAD
reset => pipe_x_position[3].ALOAD
reset => pipe_x_position[4].ALOAD
reset => pipe_x_position[5].ALOAD
reset => pipe_x_position[6].ALOAD
reset => pipe_x_position[7].ALOAD
reset => pipe_x_position[8].ALOAD
reset => pipe_x_position[9].ALOAD
ball_y_pos[0] => ~NO_FANOUT~
ball_y_pos[1] => ~NO_FANOUT~
ball_y_pos[2] => ~NO_FANOUT~
ball_y_pos[3] => ~NO_FANOUT~
ball_y_pos[4] => ~NO_FANOUT~
ball_y_pos[5] => ~NO_FANOUT~
ball_y_pos[6] => ~NO_FANOUT~
ball_y_pos[7] => ~NO_FANOUT~
ball_y_pos[8] => ~NO_FANOUT~
ball_y_pos[9] => ~NO_FANOUT~
state[0] => Equal0.IN1
state[0] => Equal1.IN0
state[0] => Equal2.IN1
state[0] => Equal3.IN1
state[1] => Equal0.IN0
state[1] => Equal1.IN1
state[1] => Equal2.IN0
state[1] => Equal3.IN0
pipes_rgb[0] <= <GND>
pipes_rgb[1] <= pipe_on_temp.DB_MAX_OUTPUT_PORT_TYPE
pipes_rgb[2] <= <GND>
pipe_on <= pipe_on_temp.DB_MAX_OUTPUT_PORT_TYPE
score_track <= score_track.DB_MAX_OUTPUT_PORT_TYPE
collision <= collision_detected.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|display_obstacle:inst18|pipes:pipes2|lfsr:random_number
clock => reset.CLK
clock => lfsr_reg[0].CLK
clock => lfsr_reg[1].CLK
clock => lfsr_reg[2].CLK
clock => lfsr_reg[3].CLK
clock => lfsr_reg[4].CLK
clock => lfsr_reg[5].CLK
clock => lfsr_reg[6].CLK
clock => lfsr_reg[7].CLK
seed[0] => lfsr_reg.DATAB
seed[1] => lfsr_reg.DATAB
seed[2] => lfsr_reg.DATAB
seed[3] => lfsr_reg.DATAB
seed[4] => lfsr_reg.DATAB
seed[5] => lfsr_reg.DATAB
seed[6] => lfsr_reg.DATAB
seed[7] => lfsr_reg.DATAB
lfsr_out[0] <= lfsr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[1] <= lfsr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[2] <= lfsr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[3] <= lfsr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[4] <= lfsr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[5] <= lfsr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[6] <= lfsr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[7] <= lfsr_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|flappybird|bouncy_ball:inst
pb1 => ball_rgb[2].DATAIN
clk => ~NO_FANOUT~
vert_sync => ball_y_pos_out[0]~reg0.CLK
vert_sync => ball_y_pos_out[1]~reg0.CLK
vert_sync => ball_y_pos_out[2]~reg0.CLK
vert_sync => ball_y_pos_out[3]~reg0.CLK
vert_sync => ball_y_pos_out[4]~reg0.CLK
vert_sync => ball_y_pos_out[5]~reg0.CLK
vert_sync => ball_y_pos_out[6]~reg0.CLK
vert_sync => ball_y_pos_out[7]~reg0.CLK
vert_sync => ball_y_pos_out[8]~reg0.CLK
vert_sync => ball_y_pos_out[9]~reg0.CLK
vert_sync => left_click_prev.CLK
vert_sync => start_game.CLK
vert_sync => ball_y_motion[0].CLK
vert_sync => ball_y_motion[1].CLK
vert_sync => ball_y_motion[2].CLK
vert_sync => ball_y_motion[3].CLK
vert_sync => ball_y_motion[4].CLK
vert_sync => ball_y_motion[5].CLK
vert_sync => ball_y_motion[6].CLK
vert_sync => ball_y_motion[7].CLK
vert_sync => ball_y_motion[8].CLK
vert_sync => ball_y_motion[9].CLK
vert_sync => ball_y_pos[0].CLK
vert_sync => ball_y_pos[1].CLK
vert_sync => ball_y_pos[2].CLK
vert_sync => ball_y_pos[3].CLK
vert_sync => ball_y_pos[4].CLK
vert_sync => ball_y_pos[5].CLK
vert_sync => ball_y_pos[6].CLK
vert_sync => ball_y_pos[7].CLK
vert_sync => ball_y_pos[8].CLK
vert_sync => ball_y_pos[9].CLK
left_click => Move_Ball.IN1
left_click => left_click_prev.DATAIN
pixel_row[0] => Add2.IN20
pixel_row[0] => LessThan3.IN22
pixel_row[1] => Add2.IN19
pixel_row[1] => LessThan3.IN21
pixel_row[2] => Add2.IN18
pixel_row[2] => LessThan3.IN20
pixel_row[3] => Add2.IN17
pixel_row[3] => LessThan3.IN19
pixel_row[4] => Add2.IN16
pixel_row[4] => LessThan3.IN18
pixel_row[5] => Add2.IN15
pixel_row[5] => LessThan3.IN17
pixel_row[6] => Add2.IN14
pixel_row[6] => LessThan3.IN16
pixel_row[7] => Add2.IN13
pixel_row[7] => LessThan3.IN15
pixel_row[8] => Add2.IN12
pixel_row[8] => LessThan3.IN14
pixel_row[9] => Add2.IN11
pixel_row[9] => LessThan3.IN13
pixel_column[0] => Add0.IN22
pixel_column[0] => LessThan1.IN24
pixel_column[1] => Add0.IN21
pixel_column[1] => LessThan1.IN23
pixel_column[2] => Add0.IN20
pixel_column[2] => LessThan1.IN22
pixel_column[3] => Add0.IN19
pixel_column[3] => LessThan1.IN21
pixel_column[4] => Add0.IN18
pixel_column[4] => LessThan1.IN20
pixel_column[5] => Add0.IN17
pixel_column[5] => LessThan1.IN19
pixel_column[6] => Add0.IN16
pixel_column[6] => LessThan1.IN18
pixel_column[7] => Add0.IN15
pixel_column[7] => LessThan1.IN17
pixel_column[8] => Add0.IN14
pixel_column[8] => LessThan1.IN16
pixel_column[9] => Add0.IN13
pixel_column[9] => LessThan1.IN15
state[0] => Equal0.IN3
state[0] => Equal1.IN3
state[0] => Equal2.IN3
state[1] => Equal0.IN2
state[1] => Equal1.IN2
state[1] => Equal2.IN2
reset => start_game.ACLR
reset => ball_y_motion[0].ACLR
reset => ball_y_motion[1].ACLR
reset => ball_y_motion[2].ACLR
reset => ball_y_motion[3].ACLR
reset => ball_y_motion[4].ACLR
reset => ball_y_motion[5].ACLR
reset => ball_y_motion[6].ACLR
reset => ball_y_motion[7].ACLR
reset => ball_y_motion[8].ACLR
reset => ball_y_motion[9].ACLR
reset => ball_y_pos[0].ACLR
reset => ball_y_pos[1].ACLR
reset => ball_y_pos[2].ACLR
reset => ball_y_pos[3].ACLR
reset => ball_y_pos[4].PRESET
reset => ball_y_pos[5].PRESET
reset => ball_y_pos[6].PRESET
reset => ball_y_pos[7].PRESET
reset => ball_y_pos[8].ACLR
reset => ball_y_pos[9].ACLR
reset => ball_y_pos_out[0]~reg0.ENA
reset => left_click_prev.ENA
reset => ball_y_pos_out[9]~reg0.ENA
reset => ball_y_pos_out[8]~reg0.ENA
reset => ball_y_pos_out[7]~reg0.ENA
reset => ball_y_pos_out[6]~reg0.ENA
reset => ball_y_pos_out[5]~reg0.ENA
reset => ball_y_pos_out[4]~reg0.ENA
reset => ball_y_pos_out[3]~reg0.ENA
reset => ball_y_pos_out[2]~reg0.ENA
reset => ball_y_pos_out[1]~reg0.ENA
ball_rgb[0] <= <GND>
ball_rgb[1] <= <VCC>
ball_rgb[2] <= pb1.DB_MAX_OUTPUT_PORT_TYPE
ball_on <= ball_on_temp.DB_MAX_OUTPUT_PORT_TYPE
start <= start_game.DB_MAX_OUTPUT_PORT_TYPE
ball_y_pos_out[0] <= ball_y_pos_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y_pos_out[1] <= ball_y_pos_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y_pos_out[2] <= ball_y_pos_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y_pos_out[3] <= ball_y_pos_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y_pos_out[4] <= ball_y_pos_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y_pos_out[5] <= ball_y_pos_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y_pos_out[6] <= ball_y_pos_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y_pos_out[7] <= ball_y_pos_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y_pos_out[8] <= ball_y_pos_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y_pos_out[9] <= ball_y_pos_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|MOUSE:inst2
clock_25Mhz => MOUSE_CLK_FILTER.CLK
clock_25Mhz => filter[0].CLK
clock_25Mhz => filter[1].CLK
clock_25Mhz => filter[2].CLK
clock_25Mhz => filter[3].CLK
clock_25Mhz => filter[4].CLK
clock_25Mhz => filter[5].CLK
clock_25Mhz => filter[6].CLK
clock_25Mhz => filter[7].CLK
clock_25Mhz => CHAROUT[0].CLK
clock_25Mhz => CHAROUT[1].CLK
clock_25Mhz => CHAROUT[2].CLK
clock_25Mhz => CHAROUT[3].CLK
clock_25Mhz => CHAROUT[4].CLK
clock_25Mhz => CHAROUT[5].CLK
clock_25Mhz => CHAROUT[6].CLK
clock_25Mhz => CHAROUT[7].CLK
clock_25Mhz => send_data.CLK
clock_25Mhz => inhibit_wait_count[0].CLK
clock_25Mhz => inhibit_wait_count[1].CLK
clock_25Mhz => inhibit_wait_count[2].CLK
clock_25Mhz => inhibit_wait_count[3].CLK
clock_25Mhz => inhibit_wait_count[4].CLK
clock_25Mhz => inhibit_wait_count[5].CLK
clock_25Mhz => inhibit_wait_count[6].CLK
clock_25Mhz => inhibit_wait_count[7].CLK
clock_25Mhz => inhibit_wait_count[8].CLK
clock_25Mhz => inhibit_wait_count[9].CLK
clock_25Mhz => inhibit_wait_count[10].CLK
clock_25Mhz => inhibit_wait_count[11].CLK
clock_25Mhz => mouse_state~7.DATAIN
reset => right_button~reg0.ACLR
reset => left_button~reg0.ACLR
reset => PACKET_COUNT[0].ACLR
reset => PACKET_COUNT[1].ACLR
reset => READ_CHAR.ACLR
reset => INCNT[0].ACLR
reset => INCNT[1].ACLR
reset => INCNT[2].ACLR
reset => INCNT[3].ACLR
reset => send_data.ACLR
reset => inhibit_wait_count[0].ACLR
reset => inhibit_wait_count[1].ACLR
reset => inhibit_wait_count[2].ACLR
reset => inhibit_wait_count[3].ACLR
reset => inhibit_wait_count[4].ACLR
reset => inhibit_wait_count[5].ACLR
reset => inhibit_wait_count[6].ACLR
reset => inhibit_wait_count[7].ACLR
reset => inhibit_wait_count[8].ACLR
reset => inhibit_wait_count[9].ACLR
reset => inhibit_wait_count[10].ACLR
reset => inhibit_wait_count[11].ACLR
reset => mouse_state~9.DATAIN
reset => CHAROUT[7].ENA
reset => CHAROUT[6].ENA
reset => CHAROUT[5].ENA
reset => CHAROUT[4].ENA
reset => CHAROUT[3].ENA
reset => CHAROUT[2].ENA
reset => CHAROUT[1].ENA
reset => CHAROUT[0].ENA
reset => iready_set.ENA
reset => SHIFTIN[8].ENA
reset => SHIFTIN[7].ENA
reset => SHIFTIN[6].ENA
reset => SHIFTIN[5].ENA
reset => SHIFTIN[4].ENA
reset => SHIFTIN[3].ENA
reset => SHIFTIN[2].ENA
reset => SHIFTIN[1].ENA
reset => SHIFTIN[0].ENA
reset => cursor_column[9].ENA
reset => cursor_column[8].ENA
reset => cursor_column[7].ENA
reset => cursor_column[6].ENA
reset => cursor_column[5].ENA
reset => cursor_column[4].ENA
reset => cursor_column[3].ENA
reset => cursor_column[2].ENA
reset => cursor_column[1].ENA
reset => cursor_column[0].ENA
reset => cursor_row[9].ENA
reset => cursor_row[8].ENA
reset => cursor_row[7].ENA
reset => cursor_row[6].ENA
reset => cursor_row[5].ENA
reset => cursor_row[4].ENA
reset => cursor_row[3].ENA
reset => cursor_row[2].ENA
reset => cursor_row[1].ENA
reset => cursor_row[0].ENA
reset => new_cursor_column[9].ENA
reset => new_cursor_column[8].ENA
reset => new_cursor_column[7].ENA
reset => new_cursor_column[6].ENA
reset => new_cursor_column[5].ENA
reset => new_cursor_column[4].ENA
reset => new_cursor_column[3].ENA
reset => new_cursor_column[2].ENA
reset => new_cursor_column[1].ENA
reset => new_cursor_column[0].ENA
reset => new_cursor_row[9].ENA
reset => new_cursor_row[8].ENA
reset => new_cursor_row[7].ENA
reset => new_cursor_row[6].ENA
reset => new_cursor_row[5].ENA
reset => new_cursor_row[4].ENA
reset => new_cursor_row[3].ENA
reset => new_cursor_row[2].ENA
reset => new_cursor_row[1].ENA
reset => PACKET_CHAR3[0].ENA
reset => new_cursor_row[0].ENA
reset => PACKET_CHAR1[1].ENA
reset => PACKET_CHAR1[0].ENA
reset => PACKET_CHAR2[7].ENA
reset => PACKET_CHAR2[6].ENA
reset => PACKET_CHAR2[5].ENA
reset => PACKET_CHAR2[4].ENA
reset => PACKET_CHAR2[3].ENA
reset => PACKET_CHAR2[2].ENA
reset => PACKET_CHAR2[1].ENA
reset => PACKET_CHAR2[0].ENA
reset => PACKET_CHAR3[7].ENA
reset => PACKET_CHAR3[6].ENA
reset => PACKET_CHAR3[5].ENA
reset => PACKET_CHAR3[4].ENA
reset => PACKET_CHAR3[3].ENA
reset => PACKET_CHAR3[2].ENA
reset => PACKET_CHAR3[1].ENA
mouse_data <> mouse_data
mouse_clk <> mouse_clk
left_button <= left_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_button <= right_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[0] <= cursor_row[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[1] <= cursor_row[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[2] <= cursor_row[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[3] <= cursor_row[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[4] <= cursor_row[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[5] <= cursor_row[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[6] <= cursor_row[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[7] <= cursor_row[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[8] <= cursor_row[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[9] <= cursor_row[9].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[0] <= cursor_column[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[1] <= cursor_column[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[2] <= cursor_column[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[3] <= cursor_column[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[4] <= cursor_column[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[5] <= cursor_column[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[6] <= cursor_column[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[7] <= cursor_column[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[8] <= cursor_column[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[9] <= cursor_column[9].DB_MAX_OUTPUT_PORT_TYPE


|flappybird|score:inst16
clock => char_rom:char_rom_inst.clock
clock => score_out[0]~reg0.CLK
clock => score_out[1]~reg0.CLK
clock => score_out[2]~reg0.CLK
clock => score_out[3]~reg0.CLK
clock => score_out[4]~reg0.CLK
clock => score_out[5]~reg0.CLK
clock => score_out[6]~reg0.CLK
clock => text_enable_temp.CLK
clock => text_rgb[0].CLK
clock => text_rgb[1].CLK
clock => text_rgb[2].CLK
clock => font_row[0].CLK
clock => font_row[1].CLK
clock => font_row[2].CLK
clock => font_col[0].CLK
clock => font_col[1].CLK
clock => font_col[2].CLK
clock => char_address[0].CLK
clock => char_address[1].CLK
clock => char_address[2].CLK
clock => char_address[3].CLK
clock => char_address[4].CLK
clock => char_address[5].CLK
clock => tens[0].CLK
clock => tens[1].CLK
clock => tens[2].CLK
clock => tens[3].CLK
clock => ones[0].CLK
clock => ones[1].CLK
clock => ones[2].CLK
clock => ones[3].CLK
clock => last_score_track.CLK
clock => score[0].CLK
clock => score[1].CLK
clock => score[2].CLK
clock => score[3].CLK
clock => score[4].CLK
clock => score[5].CLK
clock => score[6].CLK
score_track => get_characters.IN1
score_track => last_score_track.DATAIN
pixel_column[0] => LessThan0.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[0] => LessThan2.IN20
pixel_column[0] => LessThan3.IN20
pixel_column[1] => LessThan0.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[1] => LessThan2.IN19
pixel_column[1] => LessThan3.IN19
pixel_column[1] => font_col.DATAA
pixel_column[2] => LessThan0.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[2] => LessThan2.IN18
pixel_column[2] => LessThan3.IN18
pixel_column[2] => font_col.DATAA
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[3] => LessThan0.IN17
pixel_column[3] => LessThan1.IN17
pixel_column[3] => LessThan2.IN17
pixel_column[3] => LessThan3.IN17
pixel_column[3] => font_col.DATAA
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[4] => LessThan0.IN16
pixel_column[4] => LessThan1.IN16
pixel_column[4] => Add1.IN12
pixel_column[4] => LessThan2.IN16
pixel_column[4] => LessThan3.IN16
pixel_column[4] => Add2.IN12
pixel_column[5] => LessThan0.IN15
pixel_column[5] => LessThan1.IN15
pixel_column[5] => Add1.IN11
pixel_column[5] => LessThan2.IN15
pixel_column[5] => LessThan3.IN15
pixel_column[5] => Add2.IN11
pixel_column[6] => LessThan0.IN14
pixel_column[6] => LessThan1.IN14
pixel_column[6] => Add1.IN10
pixel_column[6] => LessThan2.IN14
pixel_column[6] => LessThan3.IN14
pixel_column[6] => Add2.IN10
pixel_column[7] => LessThan0.IN13
pixel_column[7] => LessThan1.IN13
pixel_column[7] => Add1.IN9
pixel_column[7] => LessThan2.IN13
pixel_column[7] => LessThan3.IN13
pixel_column[7] => Add2.IN9
pixel_column[8] => LessThan0.IN12
pixel_column[8] => LessThan1.IN12
pixel_column[8] => Add1.IN8
pixel_column[8] => LessThan2.IN12
pixel_column[8] => LessThan3.IN12
pixel_column[8] => Add2.IN8
pixel_column[9] => LessThan0.IN11
pixel_column[9] => LessThan1.IN11
pixel_column[9] => Add1.IN7
pixel_column[9] => LessThan2.IN11
pixel_column[9] => LessThan3.IN11
pixel_column[9] => Add2.IN7
pixel_row[0] => LessThan4.IN20
pixel_row[0] => LessThan5.IN20
pixel_row[1] => LessThan4.IN19
pixel_row[1] => LessThan5.IN19
pixel_row[1] => font_row.DATAA
pixel_row[2] => LessThan4.IN18
pixel_row[2] => LessThan5.IN18
pixel_row[2] => Add3.IN16
pixel_row[2] => font_row.DATAA
pixel_row[3] => LessThan4.IN17
pixel_row[3] => LessThan5.IN17
pixel_row[3] => Add3.IN15
pixel_row[3] => font_row.DATAA
pixel_row[4] => LessThan4.IN16
pixel_row[4] => LessThan5.IN16
pixel_row[4] => Add3.IN14
pixel_row[5] => LessThan4.IN15
pixel_row[5] => LessThan5.IN15
pixel_row[5] => Add3.IN13
pixel_row[6] => LessThan4.IN14
pixel_row[6] => LessThan5.IN14
pixel_row[6] => Add3.IN12
pixel_row[7] => LessThan4.IN13
pixel_row[7] => LessThan5.IN13
pixel_row[7] => Add3.IN11
pixel_row[8] => LessThan4.IN12
pixel_row[8] => LessThan5.IN12
pixel_row[8] => Add3.IN10
pixel_row[9] => LessThan4.IN11
pixel_row[9] => LessThan5.IN11
pixel_row[9] => Add3.IN9
text_enable <= text_enable_temp.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[0] <= vga_rgb[0].DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[1] <= vga_rgb[1].DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[2] <= vga_rgb[2].DB_MAX_OUTPUT_PORT_TYPE
score_out[0] <= score_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_out[1] <= score_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_out[2] <= score_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_out[3] <= score_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_out[4] <= score_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_out[5] <= score_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_out[6] <= score_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|score:inst16|char_rom:char_rom_inst
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|score:inst16|char_rom:char_rom_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappybird|score:inst16|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|flappybird|game_over:inst12
clock => char_rom:char_rom_inst.clock
clock => text_enable_temp.CLK
clock => text_rgb[0].CLK
clock => text_rgb[1].CLK
clock => text_rgb[2].CLK
clock => font_row[0].CLK
clock => font_row[1].CLK
clock => font_row[2].CLK
clock => font_col[0].CLK
clock => font_col[1].CLK
clock => font_col[2].CLK
clock => char_address[0].CLK
clock => char_address[1].CLK
clock => char_address[2].CLK
clock => char_address[3].CLK
clock => char_address[4].CLK
clock => char_address[5].CLK
pixel_column[0] => LessThan0.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[0] => LessThan2.IN20
pixel_column[0] => LessThan3.IN20
pixel_column[0] => LessThan4.IN20
pixel_column[0] => LessThan5.IN20
pixel_column[0] => LessThan6.IN20
pixel_column[0] => LessThan7.IN20
pixel_column[0] => LessThan8.IN20
pixel_column[0] => LessThan9.IN20
pixel_column[0] => LessThan10.IN20
pixel_column[0] => LessThan11.IN20
pixel_column[0] => LessThan12.IN20
pixel_column[0] => LessThan13.IN20
pixel_column[0] => LessThan14.IN20
pixel_column[0] => LessThan15.IN20
pixel_column[0] => LessThan16.IN20
pixel_column[0] => LessThan17.IN20
pixel_column[1] => LessThan0.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[1] => LessThan2.IN19
pixel_column[1] => LessThan3.IN19
pixel_column[1] => LessThan4.IN19
pixel_column[1] => LessThan5.IN19
pixel_column[1] => LessThan6.IN19
pixel_column[1] => LessThan7.IN19
pixel_column[1] => LessThan8.IN19
pixel_column[1] => LessThan9.IN19
pixel_column[1] => LessThan10.IN19
pixel_column[1] => LessThan11.IN19
pixel_column[1] => LessThan12.IN19
pixel_column[1] => LessThan13.IN19
pixel_column[1] => LessThan14.IN19
pixel_column[1] => LessThan15.IN19
pixel_column[1] => LessThan16.IN19
pixel_column[1] => LessThan17.IN19
pixel_column[1] => font_col.DATAA
pixel_column[2] => LessThan0.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[2] => LessThan2.IN18
pixel_column[2] => LessThan3.IN18
pixel_column[2] => LessThan4.IN18
pixel_column[2] => LessThan5.IN18
pixel_column[2] => LessThan6.IN18
pixel_column[2] => LessThan7.IN18
pixel_column[2] => LessThan8.IN18
pixel_column[2] => LessThan9.IN18
pixel_column[2] => LessThan10.IN18
pixel_column[2] => LessThan11.IN18
pixel_column[2] => LessThan12.IN18
pixel_column[2] => LessThan13.IN18
pixel_column[2] => LessThan14.IN18
pixel_column[2] => LessThan15.IN18
pixel_column[2] => LessThan16.IN18
pixel_column[2] => LessThan17.IN18
pixel_column[2] => font_col.DATAA
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[3] => LessThan0.IN17
pixel_column[3] => LessThan1.IN17
pixel_column[3] => LessThan2.IN17
pixel_column[3] => LessThan3.IN17
pixel_column[3] => LessThan4.IN17
pixel_column[3] => LessThan5.IN17
pixel_column[3] => LessThan6.IN17
pixel_column[3] => LessThan7.IN17
pixel_column[3] => LessThan8.IN17
pixel_column[3] => LessThan9.IN17
pixel_column[3] => LessThan10.IN17
pixel_column[3] => LessThan11.IN17
pixel_column[3] => LessThan12.IN17
pixel_column[3] => LessThan13.IN17
pixel_column[3] => LessThan14.IN17
pixel_column[3] => LessThan15.IN17
pixel_column[3] => LessThan16.IN17
pixel_column[3] => LessThan17.IN17
pixel_column[3] => font_col.DATAA
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[4] => LessThan0.IN16
pixel_column[4] => LessThan1.IN16
pixel_column[4] => Add0.IN12
pixel_column[4] => LessThan2.IN16
pixel_column[4] => LessThan3.IN16
pixel_column[4] => Add1.IN12
pixel_column[4] => LessThan4.IN16
pixel_column[4] => LessThan5.IN16
pixel_column[4] => Add2.IN12
pixel_column[4] => LessThan6.IN16
pixel_column[4] => LessThan7.IN16
pixel_column[4] => Add3.IN12
pixel_column[4] => LessThan8.IN16
pixel_column[4] => LessThan9.IN16
pixel_column[4] => Add4.IN12
pixel_column[4] => LessThan10.IN16
pixel_column[4] => LessThan11.IN16
pixel_column[4] => Add5.IN12
pixel_column[4] => LessThan12.IN16
pixel_column[4] => LessThan13.IN16
pixel_column[4] => Add6.IN12
pixel_column[4] => LessThan14.IN16
pixel_column[4] => LessThan15.IN16
pixel_column[4] => Add7.IN12
pixel_column[4] => LessThan16.IN16
pixel_column[4] => LessThan17.IN16
pixel_column[4] => Add8.IN12
pixel_column[5] => LessThan0.IN15
pixel_column[5] => LessThan1.IN15
pixel_column[5] => Add0.IN11
pixel_column[5] => LessThan2.IN15
pixel_column[5] => LessThan3.IN15
pixel_column[5] => Add1.IN11
pixel_column[5] => LessThan4.IN15
pixel_column[5] => LessThan5.IN15
pixel_column[5] => Add2.IN11
pixel_column[5] => LessThan6.IN15
pixel_column[5] => LessThan7.IN15
pixel_column[5] => Add3.IN11
pixel_column[5] => LessThan8.IN15
pixel_column[5] => LessThan9.IN15
pixel_column[5] => Add4.IN11
pixel_column[5] => LessThan10.IN15
pixel_column[5] => LessThan11.IN15
pixel_column[5] => Add5.IN11
pixel_column[5] => LessThan12.IN15
pixel_column[5] => LessThan13.IN15
pixel_column[5] => Add6.IN11
pixel_column[5] => LessThan14.IN15
pixel_column[5] => LessThan15.IN15
pixel_column[5] => Add7.IN11
pixel_column[5] => LessThan16.IN15
pixel_column[5] => LessThan17.IN15
pixel_column[5] => Add8.IN11
pixel_column[6] => LessThan0.IN14
pixel_column[6] => LessThan1.IN14
pixel_column[6] => Add0.IN10
pixel_column[6] => LessThan2.IN14
pixel_column[6] => LessThan3.IN14
pixel_column[6] => Add1.IN10
pixel_column[6] => LessThan4.IN14
pixel_column[6] => LessThan5.IN14
pixel_column[6] => Add2.IN10
pixel_column[6] => LessThan6.IN14
pixel_column[6] => LessThan7.IN14
pixel_column[6] => Add3.IN10
pixel_column[6] => LessThan8.IN14
pixel_column[6] => LessThan9.IN14
pixel_column[6] => Add4.IN10
pixel_column[6] => LessThan10.IN14
pixel_column[6] => LessThan11.IN14
pixel_column[6] => Add5.IN10
pixel_column[6] => LessThan12.IN14
pixel_column[6] => LessThan13.IN14
pixel_column[6] => Add6.IN10
pixel_column[6] => LessThan14.IN14
pixel_column[6] => LessThan15.IN14
pixel_column[6] => Add7.IN10
pixel_column[6] => LessThan16.IN14
pixel_column[6] => LessThan17.IN14
pixel_column[6] => Add8.IN10
pixel_column[7] => LessThan0.IN13
pixel_column[7] => LessThan1.IN13
pixel_column[7] => Add0.IN9
pixel_column[7] => LessThan2.IN13
pixel_column[7] => LessThan3.IN13
pixel_column[7] => Add1.IN9
pixel_column[7] => LessThan4.IN13
pixel_column[7] => LessThan5.IN13
pixel_column[7] => Add2.IN9
pixel_column[7] => LessThan6.IN13
pixel_column[7] => LessThan7.IN13
pixel_column[7] => Add3.IN9
pixel_column[7] => LessThan8.IN13
pixel_column[7] => LessThan9.IN13
pixel_column[7] => Add4.IN9
pixel_column[7] => LessThan10.IN13
pixel_column[7] => LessThan11.IN13
pixel_column[7] => Add5.IN9
pixel_column[7] => LessThan12.IN13
pixel_column[7] => LessThan13.IN13
pixel_column[7] => Add6.IN9
pixel_column[7] => LessThan14.IN13
pixel_column[7] => LessThan15.IN13
pixel_column[7] => Add7.IN9
pixel_column[7] => LessThan16.IN13
pixel_column[7] => LessThan17.IN13
pixel_column[7] => Add8.IN9
pixel_column[8] => LessThan0.IN12
pixel_column[8] => LessThan1.IN12
pixel_column[8] => Add0.IN8
pixel_column[8] => LessThan2.IN12
pixel_column[8] => LessThan3.IN12
pixel_column[8] => Add1.IN8
pixel_column[8] => LessThan4.IN12
pixel_column[8] => LessThan5.IN12
pixel_column[8] => Add2.IN8
pixel_column[8] => LessThan6.IN12
pixel_column[8] => LessThan7.IN12
pixel_column[8] => Add3.IN8
pixel_column[8] => LessThan8.IN12
pixel_column[8] => LessThan9.IN12
pixel_column[8] => Add4.IN8
pixel_column[8] => LessThan10.IN12
pixel_column[8] => LessThan11.IN12
pixel_column[8] => Add5.IN8
pixel_column[8] => LessThan12.IN12
pixel_column[8] => LessThan13.IN12
pixel_column[8] => Add6.IN8
pixel_column[8] => LessThan14.IN12
pixel_column[8] => LessThan15.IN12
pixel_column[8] => Add7.IN8
pixel_column[8] => LessThan16.IN12
pixel_column[8] => LessThan17.IN12
pixel_column[8] => Add8.IN8
pixel_column[9] => LessThan0.IN11
pixel_column[9] => LessThan1.IN11
pixel_column[9] => Add0.IN7
pixel_column[9] => LessThan2.IN11
pixel_column[9] => LessThan3.IN11
pixel_column[9] => Add1.IN7
pixel_column[9] => LessThan4.IN11
pixel_column[9] => LessThan5.IN11
pixel_column[9] => Add2.IN7
pixel_column[9] => LessThan6.IN11
pixel_column[9] => LessThan7.IN11
pixel_column[9] => Add3.IN7
pixel_column[9] => LessThan8.IN11
pixel_column[9] => LessThan9.IN11
pixel_column[9] => Add4.IN7
pixel_column[9] => LessThan10.IN11
pixel_column[9] => LessThan11.IN11
pixel_column[9] => Add5.IN7
pixel_column[9] => LessThan12.IN11
pixel_column[9] => LessThan13.IN11
pixel_column[9] => Add6.IN7
pixel_column[9] => LessThan14.IN11
pixel_column[9] => LessThan15.IN11
pixel_column[9] => Add7.IN7
pixel_column[9] => LessThan16.IN11
pixel_column[9] => LessThan17.IN11
pixel_column[9] => Add8.IN7
pixel_row[0] => LessThan18.IN20
pixel_row[0] => LessThan19.IN20
pixel_row[1] => LessThan18.IN19
pixel_row[1] => LessThan19.IN19
pixel_row[1] => font_row.DATAA
pixel_row[2] => LessThan18.IN18
pixel_row[2] => LessThan19.IN18
pixel_row[2] => font_row.DATAA
pixel_row[2] => font_row.DATAB
pixel_row[2] => font_row.DATAB
pixel_row[2] => font_row.DATAB
pixel_row[2] => font_row.DATAB
pixel_row[2] => font_row.DATAB
pixel_row[2] => font_row.DATAB
pixel_row[2] => font_row.DATAB
pixel_row[2] => font_row.DATAB
pixel_row[2] => font_row.DATAB
pixel_row[3] => LessThan18.IN17
pixel_row[3] => LessThan19.IN17
pixel_row[3] => Add9.IN14
pixel_row[3] => font_row.DATAA
pixel_row[4] => LessThan18.IN16
pixel_row[4] => LessThan19.IN16
pixel_row[4] => Add9.IN13
pixel_row[5] => LessThan18.IN15
pixel_row[5] => LessThan19.IN15
pixel_row[5] => Add9.IN12
pixel_row[6] => LessThan18.IN14
pixel_row[6] => LessThan19.IN14
pixel_row[6] => Add9.IN11
pixel_row[7] => LessThan18.IN13
pixel_row[7] => LessThan19.IN13
pixel_row[7] => Add9.IN10
pixel_row[8] => LessThan18.IN12
pixel_row[8] => LessThan19.IN12
pixel_row[8] => Add9.IN9
pixel_row[9] => LessThan18.IN11
pixel_row[9] => LessThan19.IN11
pixel_row[9] => Add9.IN8
state[0] => Equal0.IN1
state[1] => Equal0.IN0
text_enable <= text_enable.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[0] <= vga_rgb[0].DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[1] <= vga_rgb[1].DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[2] <= vga_rgb[2].DB_MAX_OUTPUT_PORT_TYPE


|flappybird|game_over:inst12|char_rom:char_rom_inst
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|game_over:inst12|char_rom:char_rom_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappybird|game_over:inst12|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|flappybird|hearts:inst9
clock => char_rom:char_rom_inst.clock
clock => text_enable_temp.CLK
clock => text_rgb[0].CLK
clock => text_rgb[1].CLK
clock => text_rgb[2].CLK
clock => font_row[0].CLK
clock => font_row[1].CLK
clock => font_row[2].CLK
clock => font_col[0].CLK
clock => font_col[1].CLK
clock => font_col[2].CLK
clock => char_address[0].CLK
clock => char_address[1].CLK
clock => char_address[2].CLK
clock => char_address[3].CLK
clock => char_address[4].CLK
clock => char_address[5].CLK
lives[0] => Equal0.IN1
lives[0] => Equal1.IN0
lives[0] => Equal2.IN1
lives[1] => Equal0.IN0
lives[1] => Equal1.IN1
lives[1] => Equal2.IN0
state[0] => Equal3.IN1
state[1] => Equal3.IN0
pixel_column[0] => LessThan0.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[0] => LessThan2.IN20
pixel_column[0] => LessThan3.IN20
pixel_column[0] => LessThan4.IN20
pixel_column[0] => LessThan5.IN20
pixel_column[1] => LessThan0.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[1] => Add0.IN18
pixel_column[1] => font_col.DATAA
pixel_column[1] => LessThan2.IN19
pixel_column[1] => LessThan3.IN19
pixel_column[1] => font_col.DATAA
pixel_column[1] => LessThan4.IN19
pixel_column[1] => LessThan5.IN19
pixel_column[1] => Add2.IN18
pixel_column[1] => font_col.DATAA
pixel_column[1] => font_col.DATAA
pixel_column[2] => LessThan0.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[2] => Add0.IN17
pixel_column[2] => font_col.DATAA
pixel_column[2] => LessThan2.IN18
pixel_column[2] => LessThan3.IN18
pixel_column[2] => Add1.IN16
pixel_column[2] => font_col.DATAA
pixel_column[2] => LessThan4.IN18
pixel_column[2] => LessThan5.IN18
pixel_column[2] => Add2.IN17
pixel_column[2] => font_col.DATAA
pixel_column[2] => font_col.DATAA
pixel_column[3] => LessThan0.IN17
pixel_column[3] => LessThan1.IN17
pixel_column[3] => Add0.IN16
pixel_column[3] => font_col.DATAA
pixel_column[3] => LessThan2.IN17
pixel_column[3] => LessThan3.IN17
pixel_column[3] => Add1.IN15
pixel_column[3] => font_col.DATAA
pixel_column[3] => LessThan4.IN17
pixel_column[3] => LessThan5.IN17
pixel_column[3] => Add2.IN16
pixel_column[3] => font_col.DATAA
pixel_column[3] => font_col.DATAA
pixel_column[4] => LessThan0.IN16
pixel_column[4] => LessThan1.IN16
pixel_column[4] => Add0.IN15
pixel_column[4] => LessThan2.IN16
pixel_column[4] => LessThan3.IN16
pixel_column[4] => Add1.IN14
pixel_column[4] => LessThan4.IN16
pixel_column[4] => LessThan5.IN16
pixel_column[4] => Add2.IN15
pixel_column[5] => LessThan0.IN15
pixel_column[5] => LessThan1.IN15
pixel_column[5] => Add0.IN14
pixel_column[5] => LessThan2.IN15
pixel_column[5] => LessThan3.IN15
pixel_column[5] => Add1.IN13
pixel_column[5] => LessThan4.IN15
pixel_column[5] => LessThan5.IN15
pixel_column[5] => Add2.IN14
pixel_column[6] => LessThan0.IN14
pixel_column[6] => LessThan1.IN14
pixel_column[6] => Add0.IN13
pixel_column[6] => LessThan2.IN14
pixel_column[6] => LessThan3.IN14
pixel_column[6] => Add1.IN12
pixel_column[6] => LessThan4.IN14
pixel_column[6] => LessThan5.IN14
pixel_column[6] => Add2.IN13
pixel_column[7] => LessThan0.IN13
pixel_column[7] => LessThan1.IN13
pixel_column[7] => Add0.IN12
pixel_column[7] => LessThan2.IN13
pixel_column[7] => LessThan3.IN13
pixel_column[7] => Add1.IN11
pixel_column[7] => LessThan4.IN13
pixel_column[7] => LessThan5.IN13
pixel_column[7] => Add2.IN12
pixel_column[8] => LessThan0.IN12
pixel_column[8] => LessThan1.IN12
pixel_column[8] => Add0.IN11
pixel_column[8] => LessThan2.IN12
pixel_column[8] => LessThan3.IN12
pixel_column[8] => Add1.IN10
pixel_column[8] => LessThan4.IN12
pixel_column[8] => LessThan5.IN12
pixel_column[8] => Add2.IN11
pixel_column[9] => LessThan0.IN11
pixel_column[9] => LessThan1.IN11
pixel_column[9] => Add0.IN10
pixel_column[9] => LessThan2.IN11
pixel_column[9] => LessThan3.IN11
pixel_column[9] => Add1.IN9
pixel_column[9] => LessThan4.IN11
pixel_column[9] => LessThan5.IN11
pixel_column[9] => Add2.IN10
pixel_row[0] => LessThan6.IN20
pixel_row[0] => LessThan7.IN20
pixel_row[1] => font_row.DATAA
pixel_row[1] => font_row.DATAA
pixel_row[1] => LessThan6.IN19
pixel_row[1] => LessThan7.IN19
pixel_row[1] => font_row.DATAA
pixel_row[1] => font_row.DATAA
pixel_row[2] => font_row.DATAA
pixel_row[2] => font_row.DATAA
pixel_row[2] => LessThan6.IN18
pixel_row[2] => LessThan7.IN18
pixel_row[2] => Add3.IN16
pixel_row[2] => font_row.DATAA
pixel_row[2] => font_row.DATAA
pixel_row[3] => font_row.DATAA
pixel_row[3] => font_row.DATAA
pixel_row[3] => LessThan6.IN17
pixel_row[3] => LessThan7.IN17
pixel_row[3] => Add3.IN15
pixel_row[3] => font_row.DATAA
pixel_row[3] => font_row.DATAA
pixel_row[4] => LessThan6.IN16
pixel_row[4] => LessThan7.IN16
pixel_row[4] => Add3.IN14
pixel_row[5] => LessThan6.IN15
pixel_row[5] => LessThan7.IN15
pixel_row[5] => Add3.IN13
pixel_row[6] => LessThan6.IN14
pixel_row[6] => LessThan7.IN14
pixel_row[6] => Add3.IN12
pixel_row[7] => LessThan6.IN13
pixel_row[7] => LessThan7.IN13
pixel_row[7] => Add3.IN11
pixel_row[8] => LessThan6.IN12
pixel_row[8] => LessThan7.IN12
pixel_row[8] => Add3.IN10
pixel_row[9] => LessThan6.IN11
pixel_row[9] => LessThan7.IN11
pixel_row[9] => Add3.IN9
text_enable <= text_enable.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[0] <= vga_rgb[0].DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[1] <= vga_rgb[1].DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[2] <= vga_rgb[2].DB_MAX_OUTPUT_PORT_TYPE


|flappybird|hearts:inst9|char_rom:char_rom_inst
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|hearts:inst9|char_rom:char_rom_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappybird|hearts:inst9|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|flappybird|text:inst14
clock => char_rom:char_rom_inst.clock
clock => text_enable_temp.CLK
clock => text_rgb[0].CLK
clock => text_rgb[1].CLK
clock => text_rgb[2].CLK
clock => font_row[0].CLK
clock => font_row[1].CLK
clock => font_row[2].CLK
clock => font_col[0].CLK
clock => font_col[1].CLK
clock => font_col[2].CLK
clock => char_address[0].CLK
clock => char_address[1].CLK
clock => char_address[2].CLK
clock => char_address[3].CLK
clock => char_address[4].CLK
clock => char_address[5].CLK
pixel_column[0] => LessThan0.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[0] => LessThan2.IN20
pixel_column[0] => LessThan3.IN20
pixel_column[0] => LessThan4.IN20
pixel_column[0] => LessThan5.IN20
pixel_column[0] => LessThan6.IN20
pixel_column[0] => LessThan12.IN20
pixel_column[0] => LessThan13.IN20
pixel_column[0] => LessThan14.IN20
pixel_column[0] => LessThan15.IN20
pixel_column[0] => LessThan16.IN20
pixel_column[0] => LessThan17.IN20
pixel_column[0] => LessThan18.IN20
pixel_column[0] => LessThan19.IN20
pixel_column[0] => LessThan20.IN20
pixel_column[0] => LessThan21.IN20
pixel_column[1] => LessThan0.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[1] => LessThan2.IN19
pixel_column[1] => LessThan3.IN19
pixel_column[1] => LessThan4.IN19
pixel_column[1] => LessThan5.IN19
pixel_column[1] => LessThan6.IN19
pixel_column[1] => LessThan12.IN19
pixel_column[1] => LessThan13.IN19
pixel_column[1] => LessThan14.IN19
pixel_column[1] => LessThan15.IN19
pixel_column[1] => LessThan16.IN19
pixel_column[1] => LessThan17.IN19
pixel_column[1] => LessThan18.IN19
pixel_column[1] => LessThan19.IN19
pixel_column[1] => LessThan20.IN19
pixel_column[1] => LessThan21.IN19
pixel_column[1] => font_col.DATAA
pixel_column[1] => font_col.DATAB
pixel_column[1] => font_col.DATAB
pixel_column[1] => font_col.DATAB
pixel_column[1] => font_col.DATAB
pixel_column[1] => font_col.DATAB
pixel_column[1] => font_col.DATAB
pixel_column[1] => font_col.DATAB
pixel_column[2] => LessThan0.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[2] => LessThan2.IN18
pixel_column[2] => LessThan3.IN18
pixel_column[2] => LessThan4.IN18
pixel_column[2] => LessThan5.IN18
pixel_column[2] => LessThan6.IN18
pixel_column[2] => LessThan12.IN18
pixel_column[2] => LessThan13.IN18
pixel_column[2] => LessThan14.IN18
pixel_column[2] => LessThan15.IN18
pixel_column[2] => LessThan16.IN18
pixel_column[2] => LessThan17.IN18
pixel_column[2] => LessThan18.IN18
pixel_column[2] => LessThan19.IN18
pixel_column[2] => LessThan20.IN18
pixel_column[2] => LessThan21.IN18
pixel_column[2] => font_col.DATAA
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAB
pixel_column[3] => LessThan0.IN17
pixel_column[3] => LessThan1.IN17
pixel_column[3] => LessThan2.IN17
pixel_column[3] => LessThan3.IN17
pixel_column[3] => LessThan4.IN17
pixel_column[3] => LessThan5.IN17
pixel_column[3] => LessThan6.IN17
pixel_column[3] => LessThan12.IN17
pixel_column[3] => LessThan13.IN17
pixel_column[3] => LessThan14.IN17
pixel_column[3] => LessThan15.IN17
pixel_column[3] => LessThan16.IN17
pixel_column[3] => LessThan17.IN17
pixel_column[3] => LessThan18.IN17
pixel_column[3] => LessThan19.IN17
pixel_column[3] => LessThan20.IN17
pixel_column[3] => LessThan21.IN17
pixel_column[3] => font_col.DATAA
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAB
pixel_column[4] => LessThan0.IN16
pixel_column[4] => LessThan1.IN16
pixel_column[4] => LessThan2.IN16
pixel_column[4] => LessThan3.IN16
pixel_column[4] => LessThan4.IN16
pixel_column[4] => LessThan5.IN16
pixel_column[4] => LessThan6.IN16
pixel_column[4] => LessThan12.IN16
pixel_column[4] => LessThan13.IN16
pixel_column[4] => LessThan14.IN16
pixel_column[4] => LessThan15.IN16
pixel_column[4] => LessThan16.IN16
pixel_column[4] => LessThan17.IN16
pixel_column[4] => LessThan18.IN16
pixel_column[4] => LessThan19.IN16
pixel_column[4] => LessThan20.IN16
pixel_column[4] => LessThan21.IN16
pixel_column[4] => font_col.DATAB
pixel_column[4] => font_col.DATAB
pixel_column[4] => font_col.DATAB
pixel_column[4] => font_col.DATAB
pixel_column[4] => font_col.DATAB
pixel_column[5] => LessThan0.IN15
pixel_column[5] => LessThan1.IN15
pixel_column[5] => LessThan2.IN15
pixel_column[5] => LessThan3.IN15
pixel_column[5] => LessThan4.IN15
pixel_column[5] => LessThan5.IN15
pixel_column[5] => LessThan6.IN15
pixel_column[5] => LessThan12.IN15
pixel_column[5] => LessThan13.IN15
pixel_column[5] => LessThan14.IN15
pixel_column[5] => LessThan15.IN15
pixel_column[5] => LessThan16.IN15
pixel_column[5] => LessThan17.IN15
pixel_column[5] => LessThan18.IN15
pixel_column[5] => LessThan19.IN15
pixel_column[5] => LessThan20.IN15
pixel_column[5] => LessThan21.IN15
pixel_column[6] => LessThan0.IN14
pixel_column[6] => LessThan1.IN14
pixel_column[6] => LessThan2.IN14
pixel_column[6] => LessThan3.IN14
pixel_column[6] => LessThan4.IN14
pixel_column[6] => LessThan5.IN14
pixel_column[6] => LessThan6.IN14
pixel_column[6] => LessThan12.IN14
pixel_column[6] => LessThan13.IN14
pixel_column[6] => LessThan14.IN14
pixel_column[6] => LessThan15.IN14
pixel_column[6] => LessThan16.IN14
pixel_column[6] => LessThan17.IN14
pixel_column[6] => LessThan18.IN14
pixel_column[6] => LessThan19.IN14
pixel_column[6] => LessThan20.IN14
pixel_column[6] => LessThan21.IN14
pixel_column[7] => LessThan0.IN13
pixel_column[7] => LessThan1.IN13
pixel_column[7] => LessThan2.IN13
pixel_column[7] => LessThan3.IN13
pixel_column[7] => LessThan4.IN13
pixel_column[7] => LessThan5.IN13
pixel_column[7] => LessThan6.IN13
pixel_column[7] => LessThan12.IN13
pixel_column[7] => LessThan13.IN13
pixel_column[7] => LessThan14.IN13
pixel_column[7] => LessThan15.IN13
pixel_column[7] => LessThan16.IN13
pixel_column[7] => LessThan17.IN13
pixel_column[7] => LessThan18.IN13
pixel_column[7] => LessThan19.IN13
pixel_column[7] => LessThan20.IN13
pixel_column[7] => LessThan21.IN13
pixel_column[8] => LessThan0.IN12
pixel_column[8] => LessThan1.IN12
pixel_column[8] => LessThan2.IN12
pixel_column[8] => LessThan3.IN12
pixel_column[8] => LessThan4.IN12
pixel_column[8] => LessThan5.IN12
pixel_column[8] => LessThan6.IN12
pixel_column[8] => LessThan12.IN12
pixel_column[8] => LessThan13.IN12
pixel_column[8] => LessThan14.IN12
pixel_column[8] => LessThan15.IN12
pixel_column[8] => LessThan16.IN12
pixel_column[8] => LessThan17.IN12
pixel_column[8] => LessThan18.IN12
pixel_column[8] => LessThan19.IN12
pixel_column[8] => LessThan20.IN12
pixel_column[8] => LessThan21.IN12
pixel_column[9] => LessThan0.IN11
pixel_column[9] => LessThan1.IN11
pixel_column[9] => LessThan2.IN11
pixel_column[9] => LessThan3.IN11
pixel_column[9] => LessThan4.IN11
pixel_column[9] => LessThan5.IN11
pixel_column[9] => LessThan6.IN11
pixel_column[9] => LessThan12.IN11
pixel_column[9] => LessThan13.IN11
pixel_column[9] => LessThan14.IN11
pixel_column[9] => LessThan15.IN11
pixel_column[9] => LessThan16.IN11
pixel_column[9] => LessThan17.IN11
pixel_column[9] => LessThan18.IN11
pixel_column[9] => LessThan19.IN11
pixel_column[9] => LessThan20.IN11
pixel_column[9] => LessThan21.IN11
pixel_row[0] => LessThan7.IN20
pixel_row[0] => LessThan8.IN20
pixel_row[0] => LessThan22.IN20
pixel_row[0] => LessThan23.IN20
pixel_row[1] => LessThan7.IN19
pixel_row[1] => LessThan8.IN19
pixel_row[1] => LessThan22.IN19
pixel_row[1] => LessThan23.IN19
pixel_row[1] => font_row.DATAA
pixel_row[1] => font_row.DATAB
pixel_row[1] => font_row.DATAB
pixel_row[1] => font_row.DATAB
pixel_row[1] => font_row.DATAB
pixel_row[1] => font_row.DATAB
pixel_row[1] => font_row.DATAB
pixel_row[1] => font_row.DATAB
pixel_row[2] => LessThan7.IN18
pixel_row[2] => LessThan8.IN18
pixel_row[2] => LessThan22.IN18
pixel_row[2] => LessThan23.IN18
pixel_row[2] => Add0.IN16
pixel_row[2] => font_row.DATAA
pixel_row[2] => font_row.DATAB
pixel_row[2] => font_row.DATAB
pixel_row[2] => font_row.DATAB
pixel_row[2] => font_row.DATAB
pixel_row[2] => font_row.DATAB
pixel_row[2] => font_row.DATAB
pixel_row[2] => font_row.DATAB
pixel_row[3] => LessThan7.IN17
pixel_row[3] => LessThan8.IN17
pixel_row[3] => LessThan22.IN17
pixel_row[3] => LessThan23.IN17
pixel_row[3] => Add0.IN15
pixel_row[3] => font_row.DATAA
pixel_row[3] => font_row.DATAB
pixel_row[3] => font_row.DATAB
pixel_row[3] => font_row.DATAB
pixel_row[3] => font_row.DATAB
pixel_row[3] => font_row.DATAB
pixel_row[3] => font_row.DATAB
pixel_row[3] => font_row.DATAB
pixel_row[4] => LessThan7.IN16
pixel_row[4] => LessThan8.IN16
pixel_row[4] => LessThan22.IN16
pixel_row[4] => LessThan23.IN16
pixel_row[4] => Add0.IN14
pixel_row[5] => LessThan7.IN15
pixel_row[5] => LessThan8.IN15
pixel_row[5] => LessThan22.IN15
pixel_row[5] => LessThan23.IN15
pixel_row[5] => Add0.IN13
pixel_row[6] => LessThan7.IN14
pixel_row[6] => LessThan8.IN14
pixel_row[6] => LessThan22.IN14
pixel_row[6] => LessThan23.IN14
pixel_row[6] => Add0.IN12
pixel_row[7] => LessThan7.IN13
pixel_row[7] => LessThan8.IN13
pixel_row[7] => LessThan22.IN13
pixel_row[7] => LessThan23.IN13
pixel_row[7] => Add0.IN11
pixel_row[8] => LessThan7.IN12
pixel_row[8] => LessThan8.IN12
pixel_row[8] => LessThan22.IN12
pixel_row[8] => LessThan23.IN12
pixel_row[8] => Add0.IN10
pixel_row[9] => LessThan7.IN11
pixel_row[9] => LessThan8.IN11
pixel_row[9] => LessThan22.IN11
pixel_row[9] => LessThan23.IN11
pixel_row[9] => Add0.IN9
score[0] => LessThan9.IN14
score[0] => LessThan10.IN14
score[0] => LessThan11.IN14
score[1] => LessThan9.IN13
score[1] => LessThan10.IN13
score[1] => LessThan11.IN13
score[2] => LessThan9.IN12
score[2] => LessThan10.IN12
score[2] => LessThan11.IN12
score[3] => LessThan9.IN11
score[3] => LessThan10.IN11
score[3] => LessThan11.IN11
score[4] => LessThan9.IN10
score[4] => LessThan10.IN10
score[4] => LessThan11.IN10
score[5] => LessThan9.IN9
score[5] => LessThan10.IN9
score[5] => LessThan11.IN9
score[6] => LessThan9.IN8
score[6] => LessThan10.IN8
score[6] => LessThan11.IN8
text_enable <= text_enable_temp.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[0] <= vga_rgb[0].DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[1] <= vga_rgb[1].DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[2] <= vga_rgb[2].DB_MAX_OUTPUT_PORT_TYPE


|flappybird|text:inst14|char_rom:char_rom_inst
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|text:inst14|char_rom:char_rom_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappybird|text:inst14|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|flappybird|background:inst11
vert_sync => ~NO_FANOUT~
pixel_row[0] => ~NO_FANOUT~
pixel_row[1] => ~NO_FANOUT~
pixel_row[2] => ~NO_FANOUT~
pixel_row[3] => ~NO_FANOUT~
pixel_row[4] => ~NO_FANOUT~
pixel_row[5] => ~NO_FANOUT~
pixel_row[6] => ~NO_FANOUT~
pixel_row[7] => ~NO_FANOUT~
pixel_row[8] => ~NO_FANOUT~
pixel_row[9] => ~NO_FANOUT~
pixel_column[0] => ~NO_FANOUT~
pixel_column[1] => ~NO_FANOUT~
pixel_column[2] => ~NO_FANOUT~
pixel_column[3] => ~NO_FANOUT~
pixel_column[4] => ~NO_FANOUT~
pixel_column[5] => ~NO_FANOUT~
pixel_column[6] => ~NO_FANOUT~
pixel_column[7] => ~NO_FANOUT~
pixel_column[8] => ~NO_FANOUT~
pixel_column[9] => ~NO_FANOUT~
switches[0] => background_rgb[0].DATAIN
switches[1] => background_rgb[1].DATAIN
switches[2] => background_rgb[2].DATAIN
background_rgb[0] <= switches[0].DB_MAX_OUTPUT_PORT_TYPE
background_rgb[1] <= switches[1].DB_MAX_OUTPUT_PORT_TYPE
background_rgb[2] <= switches[2].DB_MAX_OUTPUT_PORT_TYPE
background_on <= <VCC>


|flappybird|BCD_to_SevenSeg:inst6
BCD_digit[0] => Equal0.IN3
BCD_digit[0] => Equal1.IN3
BCD_digit[0] => Equal2.IN2
BCD_digit[0] => Equal3.IN3
BCD_digit[0] => Equal4.IN1
BCD_digit[0] => Equal5.IN3
BCD_digit[0] => Equal6.IN2
BCD_digit[0] => Equal7.IN3
BCD_digit[0] => Equal8.IN2
BCD_digit[0] => Equal9.IN3
BCD_digit[1] => Equal0.IN2
BCD_digit[1] => Equal1.IN1
BCD_digit[1] => Equal2.IN1
BCD_digit[1] => Equal3.IN2
BCD_digit[1] => Equal4.IN3
BCD_digit[1] => Equal5.IN1
BCD_digit[1] => Equal6.IN1
BCD_digit[1] => Equal7.IN2
BCD_digit[1] => Equal8.IN3
BCD_digit[1] => Equal9.IN2
BCD_digit[2] => Equal0.IN1
BCD_digit[2] => Equal1.IN0
BCD_digit[2] => Equal2.IN0
BCD_digit[2] => Equal3.IN1
BCD_digit[2] => Equal4.IN2
BCD_digit[2] => Equal5.IN2
BCD_digit[2] => Equal6.IN3
BCD_digit[2] => Equal7.IN1
BCD_digit[2] => Equal8.IN1
BCD_digit[2] => Equal9.IN1
BCD_digit[3] => Equal0.IN0
BCD_digit[3] => Equal1.IN2
BCD_digit[3] => Equal2.IN3
BCD_digit[3] => Equal3.IN0
BCD_digit[3] => Equal4.IN0
BCD_digit[3] => Equal5.IN0
BCD_digit[3] => Equal6.IN0
BCD_digit[3] => Equal7.IN0
BCD_digit[3] => Equal8.IN0
BCD_digit[3] => Equal9.IN0
SevenSeg_out[0] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[1] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[2] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[3] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[4] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[5] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[6] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|BCD_to_SevenSeg:inst7
BCD_digit[0] => Equal0.IN3
BCD_digit[0] => Equal1.IN3
BCD_digit[0] => Equal2.IN2
BCD_digit[0] => Equal3.IN3
BCD_digit[0] => Equal4.IN1
BCD_digit[0] => Equal5.IN3
BCD_digit[0] => Equal6.IN2
BCD_digit[0] => Equal7.IN3
BCD_digit[0] => Equal8.IN2
BCD_digit[0] => Equal9.IN3
BCD_digit[1] => Equal0.IN2
BCD_digit[1] => Equal1.IN1
BCD_digit[1] => Equal2.IN1
BCD_digit[1] => Equal3.IN2
BCD_digit[1] => Equal4.IN3
BCD_digit[1] => Equal5.IN1
BCD_digit[1] => Equal6.IN1
BCD_digit[1] => Equal7.IN2
BCD_digit[1] => Equal8.IN3
BCD_digit[1] => Equal9.IN2
BCD_digit[2] => Equal0.IN1
BCD_digit[2] => Equal1.IN0
BCD_digit[2] => Equal2.IN0
BCD_digit[2] => Equal3.IN1
BCD_digit[2] => Equal4.IN2
BCD_digit[2] => Equal5.IN2
BCD_digit[2] => Equal6.IN3
BCD_digit[2] => Equal7.IN1
BCD_digit[2] => Equal8.IN1
BCD_digit[2] => Equal9.IN1
BCD_digit[3] => Equal0.IN0
BCD_digit[3] => Equal1.IN2
BCD_digit[3] => Equal2.IN3
BCD_digit[3] => Equal3.IN0
BCD_digit[3] => Equal4.IN0
BCD_digit[3] => Equal5.IN0
BCD_digit[3] => Equal6.IN0
BCD_digit[3] => Equal7.IN0
BCD_digit[3] => Equal8.IN0
BCD_digit[3] => Equal9.IN0
SevenSeg_out[0] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[1] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[2] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[3] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[4] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[5] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[6] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE


