// Seed: 256181161
`timescale 1 ps / 1ps
module module_0;
  always @(posedge id_0) begin
    id_0#(.id_1(1'b0)) <= id_1;
    id_1 <= 1;
    id_1 <= 1 & id_1;
  end
  reg id_2;
  assign id_0 = id_2;
endmodule
