
*** Running vivado
    with args -log soc_btn_fnd_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source soc_btn_fnd_wrapper.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Sep  3 10:25:50 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source soc_btn_fnd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1486.066 ; gain = 42.840 ; free physical = 6628 ; free virtual = 11456
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/psh/tools/Vivado/2024.2/data/ip'.
Command: link_design -top soc_btn_fnd_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_axi_gpio_1_0/soc_btn_fnd_axi_gpio_1_0.dcp' for cell 'soc_btn_fnd_i/axi_gpio_btn'
INFO: [Project 1-454] Reading design checkpoint '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_axi_gpio_0_0/soc_btn_fnd_axi_gpio_0_0.dcp' for cell 'soc_btn_fnd_i/axi_gpio_fnd'
INFO: [Project 1-454] Reading design checkpoint '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_axi_smc_0/soc_btn_fnd_axi_smc_0.dcp' for cell 'soc_btn_fnd_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_axi_uartlite_0_0/soc_btn_fnd_axi_uartlite_0_0.dcp' for cell 'soc_btn_fnd_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_clk_wiz_0/soc_btn_fnd_clk_wiz_0.dcp' for cell 'soc_btn_fnd_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_mdm_1_0/soc_btn_fnd_mdm_1_0.dcp' for cell 'soc_btn_fnd_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_microblaze_riscv_0_0/soc_btn_fnd_microblaze_riscv_0_0.dcp' for cell 'soc_btn_fnd_i/microblaze_riscv_0'
INFO: [Project 1-454] Reading design checkpoint '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_proc_sys_reset_0_0/soc_btn_fnd_proc_sys_reset_0_0.dcp' for cell 'soc_btn_fnd_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_dlmb_bram_if_cntlr_0/soc_btn_fnd_dlmb_bram_if_cntlr_0.dcp' for cell 'soc_btn_fnd_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_dlmb_v10_0/soc_btn_fnd_dlmb_v10_0.dcp' for cell 'soc_btn_fnd_i/microblaze_riscv_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_ilmb_bram_if_cntlr_0/soc_btn_fnd_ilmb_bram_if_cntlr_0.dcp' for cell 'soc_btn_fnd_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_ilmb_v10_0/soc_btn_fnd_ilmb_v10_0.dcp' for cell 'soc_btn_fnd_i/microblaze_riscv_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_lmb_bram_0/soc_btn_fnd_lmb_bram_0.dcp' for cell 'soc_btn_fnd_i/microblaze_riscv_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 1763.559 ; gain = 0.000 ; free physical = 6344 ; free virtual = 11175
INFO: [Netlist 29-17] Analyzing 267 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_proc_sys_reset_0_0/soc_btn_fnd_proc_sys_reset_0_0_board.xdc] for cell 'soc_btn_fnd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_proc_sys_reset_0_0/soc_btn_fnd_proc_sys_reset_0_0_board.xdc] for cell 'soc_btn_fnd_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_proc_sys_reset_0_0/soc_btn_fnd_proc_sys_reset_0_0.xdc] for cell 'soc_btn_fnd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_proc_sys_reset_0_0/soc_btn_fnd_proc_sys_reset_0_0.xdc] for cell 'soc_btn_fnd_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_clk_wiz_0/soc_btn_fnd_clk_wiz_0_board.xdc] for cell 'soc_btn_fnd_i/clk_wiz/inst'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_clk_wiz_0/soc_btn_fnd_clk_wiz_0_board.xdc] for cell 'soc_btn_fnd_i/clk_wiz/inst'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_clk_wiz_0/soc_btn_fnd_clk_wiz_0.xdc] for cell 'soc_btn_fnd_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_clk_wiz_0/soc_btn_fnd_clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_clk_wiz_0/soc_btn_fnd_clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2489.977 ; gain = 486.766 ; free physical = 5931 ; free virtual = 10778
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_clk_wiz_0/soc_btn_fnd_clk_wiz_0.xdc] for cell 'soc_btn_fnd_i/clk_wiz/inst'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_microblaze_riscv_0_0/soc_btn_fnd_microblaze_riscv_0_0.xdc] for cell 'soc_btn_fnd_i/microblaze_riscv_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_microblaze_riscv_0_0/soc_btn_fnd_microblaze_riscv_0_0.xdc] for cell 'soc_btn_fnd_i/microblaze_riscv_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_axi_uartlite_0_0/soc_btn_fnd_axi_uartlite_0_0_board.xdc] for cell 'soc_btn_fnd_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_axi_uartlite_0_0/soc_btn_fnd_axi_uartlite_0_0_board.xdc] for cell 'soc_btn_fnd_i/axi_uartlite_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_axi_uartlite_0_0/soc_btn_fnd_axi_uartlite_0_0.xdc] for cell 'soc_btn_fnd_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_axi_uartlite_0_0/soc_btn_fnd_axi_uartlite_0_0.xdc] for cell 'soc_btn_fnd_i/axi_uartlite_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_axi_smc_0/bd_0/ip/ip_1/bd_67cd_psr_aclk_0_board.xdc] for cell 'soc_btn_fnd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_axi_smc_0/bd_0/ip/ip_1/bd_67cd_psr_aclk_0_board.xdc] for cell 'soc_btn_fnd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_axi_smc_0/bd_0/ip/ip_1/bd_67cd_psr_aclk_0.xdc] for cell 'soc_btn_fnd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_axi_smc_0/bd_0/ip/ip_1/bd_67cd_psr_aclk_0.xdc] for cell 'soc_btn_fnd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_axi_smc_0/smartconnect.xdc] for cell 'soc_btn_fnd_i/axi_smc/inst'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_axi_smc_0/smartconnect.xdc] for cell 'soc_btn_fnd_i/axi_smc/inst'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_axi_gpio_0_0/soc_btn_fnd_axi_gpio_0_0_board.xdc] for cell 'soc_btn_fnd_i/axi_gpio_fnd/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_axi_gpio_0_0/soc_btn_fnd_axi_gpio_0_0_board.xdc] for cell 'soc_btn_fnd_i/axi_gpio_fnd/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_axi_gpio_0_0/soc_btn_fnd_axi_gpio_0_0.xdc] for cell 'soc_btn_fnd_i/axi_gpio_fnd/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_axi_gpio_0_0/soc_btn_fnd_axi_gpio_0_0.xdc] for cell 'soc_btn_fnd_i/axi_gpio_fnd/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_axi_gpio_1_0/soc_btn_fnd_axi_gpio_1_0_board.xdc] for cell 'soc_btn_fnd_i/axi_gpio_btn/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_axi_gpio_1_0/soc_btn_fnd_axi_gpio_1_0_board.xdc] for cell 'soc_btn_fnd_i/axi_gpio_btn/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_axi_gpio_1_0/soc_btn_fnd_axi_gpio_1_0.xdc] for cell 'soc_btn_fnd_i/axi_gpio_btn/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_axi_gpio_1_0/soc_btn_fnd_axi_gpio_1_0.xdc] for cell 'soc_btn_fnd_i/axi_gpio_btn/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_mdm_1_0/soc_btn_fnd_mdm_1_0.xdc] for cell 'soc_btn_fnd_i/mdm_1/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_mdm_1_0/soc_btn_fnd_mdm_1_0.xdc] for cell 'soc_btn_fnd_i/mdm_1/U0'
INFO: [Project 1-1714] 56 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'soc_btn_fnd_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/psh/work/project_9/project_9.gen/sources_1/bd/soc_btn_fnd/ip/soc_btn_fnd_microblaze_riscv_0_0/data/riscv_bootloop.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2489.977 ; gain = 0.000 ; free physical = 5802 ; free virtual = 10688
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2489.977 ; gain = 948.176 ; free physical = 5802 ; free virtual = 10688
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2545.336 ; gain = 55.359 ; free physical = 5663 ; free virtual = 10542

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2894bd45b

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2545.336 ; gain = 0.000 ; free physical = 5678 ; free virtual = 10557

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2894bd45b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2860.234 ; gain = 0.000 ; free physical = 5373 ; free virtual = 10254

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2894bd45b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2860.234 ; gain = 0.000 ; free physical = 5373 ; free virtual = 10254
Phase 1 Initialization | Checksum: 2894bd45b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2860.234 ; gain = 0.000 ; free physical = 5373 ; free virtual = 10254

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2894bd45b

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2860.234 ; gain = 0.000 ; free physical = 5368 ; free virtual = 10248

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2894bd45b

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2860.234 ; gain = 0.000 ; free physical = 5365 ; free virtual = 10245
Phase 2 Timer Update And Timing Data Collection | Checksum: 2894bd45b

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2860.234 ; gain = 0.000 ; free physical = 5363 ; free virtual = 10243

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 23 pins
INFO: [Opt 31-138] Pushed 10 inverter(s) to 33 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 211d7b22c

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2860.234 ; gain = 0.000 ; free physical = 5359 ; free virtual = 10239
Retarget | Checksum: 211d7b22c
INFO: [Opt 31-389] Phase Retarget created 116 cells and removed 192 cells
INFO: [Opt 31-1021] In phase Retarget, 107 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1e99654ab

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2860.234 ; gain = 0.000 ; free physical = 5359 ; free virtual = 10239
Constant propagation | Checksum: 1e99654ab
INFO: [Opt 31-389] Phase Constant propagation created 12 cells and removed 43 cells
INFO: [Opt 31-1021] In phase Constant propagation, 101 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2860.234 ; gain = 0.000 ; free physical = 5359 ; free virtual = 10239
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2860.234 ; gain = 0.000 ; free physical = 5359 ; free virtual = 10239
Phase 5 Sweep | Checksum: 22602db19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2860.234 ; gain = 0.000 ; free physical = 5359 ; free virtual = 10239
Sweep | Checksum: 22602db19
INFO: [Opt 31-389] Phase Sweep created 14 cells and removed 213 cells
INFO: [Opt 31-1021] In phase Sweep, 126 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG soc_btn_fnd_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst to drive 51 load(s) on clock net soc_btn_fnd_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 21da3110d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2892.250 ; gain = 32.016 ; free physical = 5359 ; free virtual = 10240
BUFG optimization | Checksum: 21da3110d
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 21da3110d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2892.250 ; gain = 32.016 ; free physical = 5359 ; free virtual = 10240
Shift Register Optimization | Checksum: 21da3110d
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1adc8d582

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2892.250 ; gain = 32.016 ; free physical = 5359 ; free virtual = 10240
Post Processing Netlist | Checksum: 1adc8d582
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 121 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1cf9c0b4c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2892.250 ; gain = 32.016 ; free physical = 5359 ; free virtual = 10240

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2892.250 ; gain = 0.000 ; free physical = 5359 ; free virtual = 10240
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1cf9c0b4c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2892.250 ; gain = 32.016 ; free physical = 5359 ; free virtual = 10240
Phase 9 Finalization | Checksum: 1cf9c0b4c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2892.250 ; gain = 32.016 ; free physical = 5359 ; free virtual = 10240
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             116  |             192  |                                            107  |
|  Constant propagation         |              12  |              43  |                                            101  |
|  Sweep                        |              14  |             213  |                                            126  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            121  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1cf9c0b4c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2892.250 ; gain = 32.016 ; free physical = 5359 ; free virtual = 10240

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 1cf9c0b4c

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5280 ; free virtual = 10166
Ending Power Optimization Task | Checksum: 1cf9c0b4c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3160.203 ; gain = 267.953 ; free physical = 5280 ; free virtual = 10166

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cf9c0b4c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5279 ; free virtual = 10165

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5279 ; free virtual = 10165
Ending Netlist Obfuscation Task | Checksum: 1cf9c0b4c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5279 ; free virtual = 10165
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3160.203 ; gain = 670.227 ; free physical = 5279 ; free virtual = 10165
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_btn_fnd_wrapper_drc_opted.rpt -pb soc_btn_fnd_wrapper_drc_opted.pb -rpx soc_btn_fnd_wrapper_drc_opted.rpx
Command: report_drc -file soc_btn_fnd_wrapper_drc_opted.rpt -pb soc_btn_fnd_wrapper_drc_opted.pb -rpx soc_btn_fnd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/work/project_9/project_9.runs/impl_1/soc_btn_fnd_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5277 ; free virtual = 10176
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5277 ; free virtual = 10176
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5276 ; free virtual = 10175
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5276 ; free virtual = 10175
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5276 ; free virtual = 10175
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5276 ; free virtual = 10176
Write Physdb Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5276 ; free virtual = 10176
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/soc_btn_fnd_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5252 ; free virtual = 10155
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1bad4362b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5252 ; free virtual = 10155
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5257 ; free virtual = 10161

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 129b4e0dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5244 ; free virtual = 10149

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 162eddd0b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5275 ; free virtual = 10182

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 162eddd0b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5275 ; free virtual = 10182
Phase 1 Placer Initialization | Checksum: 162eddd0b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5275 ; free virtual = 10182

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 201fb744f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5300 ; free virtual = 10209

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f5e9b411

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5299 ; free virtual = 10208

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f5e9b411

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5299 ; free virtual = 10208

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1c918e158

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5320 ; free virtual = 10230

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1427a755f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5320 ; free virtual = 10230

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 8 LUTNM shape to break, 189 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 6, two critical 2, total 8, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 85 nets or LUTs. Breaked 8 LUTs, combined 77 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 2 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5311 ; free virtual = 10225

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            8  |             77  |                    85  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            8  |             77  |                    85  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 134166867

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5310 ; free virtual = 10225
Phase 2.5 Global Place Phase2 | Checksum: 175576ba0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5305 ; free virtual = 10225
Phase 2 Global Placement | Checksum: 175576ba0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5305 ; free virtual = 10225

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b1f150ec

Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5303 ; free virtual = 10223

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2551f9384

Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5306 ; free virtual = 10227

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19996d515

Time (s): cpu = 00:00:34 ; elapsed = 00:00:09 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5309 ; free virtual = 10229

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2834b8c07

Time (s): cpu = 00:00:34 ; elapsed = 00:00:09 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5309 ; free virtual = 10230

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c61656b3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:10 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5301 ; free virtual = 10223

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14715a96f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:12 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5410 ; free virtual = 10214

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 197d52cb1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5410 ; free virtual = 10214

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18906b795

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5410 ; free virtual = 10214
Phase 3 Detail Placement | Checksum: 18906b795

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5410 ; free virtual = 10214

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 269ae0414

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.265 | TNS=-0.639 |
Phase 1 Physical Synthesis Initialization | Checksum: 141519d86

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5330 ; free virtual = 10174
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1d826305c

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5327 ; free virtual = 10171
Phase 4.1.1.1 BUFG Insertion | Checksum: 269ae0414

Time (s): cpu = 00:00:46 ; elapsed = 00:00:15 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5324 ; free virtual = 10169

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.593. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 238b969b8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:17 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5290 ; free virtual = 10128

Time (s): cpu = 00:00:48 ; elapsed = 00:00:17 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5290 ; free virtual = 10128
Phase 4.1 Post Commit Optimization | Checksum: 238b969b8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:17 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5290 ; free virtual = 10128

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 238b969b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:17 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5290 ; free virtual = 10128

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 238b969b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:17 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5288 ; free virtual = 10127
Phase 4.3 Placer Reporting | Checksum: 238b969b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:17 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5274 ; free virtual = 10116

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5274 ; free virtual = 10116

Time (s): cpu = 00:00:49 ; elapsed = 00:00:17 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5274 ; free virtual = 10116
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d74b4295

Time (s): cpu = 00:00:49 ; elapsed = 00:00:17 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5274 ; free virtual = 10116
Ending Placer Task | Checksum: 1794de13a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:17 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5267 ; free virtual = 10116
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:18 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5267 ; free virtual = 10117
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file soc_btn_fnd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5232 ; free virtual = 10082
INFO: [Vivado 12-24828] Executing command : report_utilization -file soc_btn_fnd_wrapper_utilization_placed.rpt -pb soc_btn_fnd_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file soc_btn_fnd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5210 ; free virtual = 10059
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5210 ; free virtual = 10060
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5202 ; free virtual = 10056
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5202 ; free virtual = 10056
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5202 ; free virtual = 10057
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5201 ; free virtual = 10057
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5201 ; free virtual = 10058
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5201 ; free virtual = 10057
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/soc_btn_fnd_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5094 ; free virtual = 9958
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.593 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5094 ; free virtual = 9958
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5091 ; free virtual = 9961
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5091 ; free virtual = 9961
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5091 ; free virtual = 9961
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5091 ; free virtual = 9962
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5091 ; free virtual = 9962
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5091 ; free virtual = 9962
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/soc_btn_fnd_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b4008c7a ConstDB: 0 ShapeSum: 24cbf869 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: f8724a1c | NumContArr: bfb9ea2e | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 33d7e2984

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5057 ; free virtual = 10020

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 33d7e2984

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5057 ; free virtual = 10021

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 33d7e2984

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5057 ; free virtual = 10021
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2b6623b0d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5044 ; free virtual = 10004
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.824  | TNS=0.000  | WHS=-0.190 | THS=-38.911|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00366738 %
  Global Horizontal Routing Utilization  = 0.00117126 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4832
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4832
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2a24178ea

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5042 ; free virtual = 10007

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2a24178ea

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5042 ; free virtual = 10007

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2a769afc4

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5002 ; free virtual = 9977
Phase 4 Initial Routing | Checksum: 2a769afc4

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5002 ; free virtual = 9977

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1286
 Number of Nodes with overlaps = 302
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.504  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1711e1994

Time (s): cpu = 00:01:01 ; elapsed = 00:00:35 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5100 ; free virtual = 9985

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.568  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 22e2327f7

Time (s): cpu = 00:01:01 ; elapsed = 00:00:36 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5102 ; free virtual = 9986
Phase 5 Rip-up And Reroute | Checksum: 22e2327f7

Time (s): cpu = 00:01:01 ; elapsed = 00:00:36 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5102 ; free virtual = 9986

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 22e2327f7

Time (s): cpu = 00:01:01 ; elapsed = 00:00:36 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5101 ; free virtual = 9985

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22e2327f7

Time (s): cpu = 00:01:02 ; elapsed = 00:00:36 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5101 ; free virtual = 9985
Phase 6 Delay and Skew Optimization | Checksum: 22e2327f7

Time (s): cpu = 00:01:02 ; elapsed = 00:00:36 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5101 ; free virtual = 9985

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.647  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 279bbe2ce

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5107 ; free virtual = 9991
Phase 7 Post Hold Fix | Checksum: 279bbe2ce

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5107 ; free virtual = 9991

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.23822 %
  Global Horizontal Routing Utilization  = 2.56507 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 279bbe2ce

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5107 ; free virtual = 9991

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 279bbe2ce

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5106 ; free virtual = 9991

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 20860796b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5104 ; free virtual = 9994

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 20860796b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5104 ; free virtual = 9994

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.647  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 20860796b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5103 ; free virtual = 9994
Total Elapsed time in route_design: 36.66 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 18a8e26b1

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5103 ; free virtual = 9994
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 18a8e26b1

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5103 ; free virtual = 9994

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 3160.203 ; gain = 0.000 ; free physical = 5103 ; free virtual = 9994
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_btn_fnd_wrapper_drc_routed.rpt -pb soc_btn_fnd_wrapper_drc_routed.pb -rpx soc_btn_fnd_wrapper_drc_routed.rpx
Command: report_drc -file soc_btn_fnd_wrapper_drc_routed.rpt -pb soc_btn_fnd_wrapper_drc_routed.pb -rpx soc_btn_fnd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/work/project_9/project_9.runs/impl_1/soc_btn_fnd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file soc_btn_fnd_wrapper_methodology_drc_routed.rpt -pb soc_btn_fnd_wrapper_methodology_drc_routed.pb -rpx soc_btn_fnd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file soc_btn_fnd_wrapper_methodology_drc_routed.rpt -pb soc_btn_fnd_wrapper_methodology_drc_routed.pb -rpx soc_btn_fnd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/psh/work/project_9/project_9.runs/impl_1/soc_btn_fnd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file soc_btn_fnd_wrapper_timing_summary_routed.rpt -pb soc_btn_fnd_wrapper_timing_summary_routed.pb -rpx soc_btn_fnd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file soc_btn_fnd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file soc_btn_fnd_wrapper_route_status.rpt -pb soc_btn_fnd_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file soc_btn_fnd_wrapper_bus_skew_routed.rpt -pb soc_btn_fnd_wrapper_bus_skew_routed.pb -rpx soc_btn_fnd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file soc_btn_fnd_wrapper_power_routed.rpt -pb soc_btn_fnd_wrapper_power_summary_routed.pb -rpx soc_btn_fnd_wrapper_power_routed.rpx
Command: report_power -file soc_btn_fnd_wrapper_power_routed.rpt -pb soc_btn_fnd_wrapper_power_summary_routed.pb -rpx soc_btn_fnd_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
149 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file soc_btn_fnd_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:43 ; elapsed = 00:00:11 . Memory (MB): peak = 3266.867 ; gain = 106.664 ; free physical = 5016 ; free virtual = 9948
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3266.867 ; gain = 0.000 ; free physical = 5020 ; free virtual = 9947
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3266.867 ; gain = 0.000 ; free physical = 5005 ; free virtual = 9939
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3266.867 ; gain = 0.000 ; free physical = 5005 ; free virtual = 9939
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3266.867 ; gain = 0.000 ; free physical = 5004 ; free virtual = 9939
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3266.867 ; gain = 0.000 ; free physical = 5004 ; free virtual = 9939
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3266.867 ; gain = 0.000 ; free physical = 5004 ; free virtual = 9940
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3266.867 ; gain = 0.000 ; free physical = 5004 ; free virtual = 9940
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/soc_btn_fnd_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force soc_btn_fnd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 11631456 bits.
Writing bitstream ./soc_btn_fnd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
161 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 3524.637 ; gain = 153.719 ; free physical = 5174 ; free virtual = 10172
INFO: [Common 17-206] Exiting Vivado at Wed Sep  3 10:28:13 2025...
