{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 20 15:11:06 2025 " "Info: Processing started: Sun Apr 20 15:11:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hw2 -c hw2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off hw2 -c hw2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "hw2 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design hw2" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 35 " "Warning: No exact pin location assignment(s) for 35 pins of 35 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[0\] " "Info: Pin Y\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y[0] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[1\] " "Info: Pin Y\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y[1] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[2\] " "Info: Pin Y\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y[2] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[3\] " "Info: Pin Y\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y[3] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[4\] " "Info: Pin Y\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y[4] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[5\] " "Info: Pin Y\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y[5] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[6\] " "Info: Pin Y\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y[6] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[7\] " "Info: Pin Y\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y[7] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[8\] " "Info: Pin Y\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y[8] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[9\] " "Info: Pin Y\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y[9] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[10\] " "Info: Pin Y\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y[10] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[11\] " "Info: Pin Y\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y[11] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[12\] " "Info: Pin Y\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y[12] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[13\] " "Info: Pin Y\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y[13] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[14\] " "Info: Pin Y\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y[14] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[15\] " "Info: Pin Y\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y[15] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { clk } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Info: Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { B[0] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Info: Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { A[0] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Info: Pin A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { A[7] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Info: Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { B[1] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Info: Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { B[2] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Info: Pin B\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { B[7] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Info: Pin B\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { B[6] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Info: Pin B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { B[4] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Info: Pin B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { B[5] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Info: Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { B[3] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Info: Pin A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { A[6] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Info: Pin A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { A[5] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Info: Pin A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { A[4] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Info: Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { A[3] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Info: Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { A[2] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Info: Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { A[1] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Info: Pin S\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { S[1] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Info: Pin S\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { S[0] } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { clk } } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Start inferring scan chains for DSP blocks" {  } {  } 1 0 "Start inferring scan chains for DSP blocks" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Inferring scan chains for DSP blocks is complete" {  } {  } 1 0 "Inferring scan chains for DSP blocks is complete" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 DSP block multiplier " "Extra Info: Packed 16 registers into blocks of type DSP block multiplier" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Extra Info: Created 16 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 3.3V 18 16 0 " "Info: Number of I/O pins in group: 34 (unused VREF, 3.3V VCCIO, 18 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "12.302 ns register register " "Info: Estimated most critical path is register to register delay of 12.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D_FF:DFF_B\|Q\[0\]~_Duplicate_1 1 REG LAB_X33_Y12 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X33_Y12; Fanout = 20; REG Node = 'D_FF:DFF_B\|Q\[0\]~_Duplicate_1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_FF:DFF_B|Q[0]~_Duplicate_1 } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/D_FF.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.172 ns) 0.617 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_0_result_int\[0\]~3 2 COMB LAB_X34_Y12 1 " "Info: 2: + IC(0.445 ns) + CELL(0.172 ns) = 0.617 ns; Loc. = LAB_X34_Y12; Fanout = 1; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_0_result_int\[0\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { D_FF:DFF_B|Q[0]~_Duplicate_1 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[0]~3 } "NODE_NAME" } } { "db/alt_u_div_21f.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw2/db/alt_u_div_21f.tdf" 30 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.312 ns) 0.929 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_0_result_int\[1\]~5 3 COMB LAB_X34_Y12 1 " "Info: 3: + IC(0.000 ns) + CELL(0.312 ns) = 0.929 ns; Loc. = LAB_X34_Y12; Fanout = 1; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_0_result_int\[1\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.312 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[0]~3 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[1]~5 } "NODE_NAME" } } { "db/alt_u_div_21f.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw2/db/alt_u_div_21f.tdf" 30 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.378 ns) 1.424 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|selnose\[0\] 4 COMB LAB_X33_Y12 4 " "Info: 4: + IC(0.117 ns) + CELL(0.378 ns) = 1.424 ns; Loc. = LAB_X33_Y12; Fanout = 4; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|selnose\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[1]~5 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[0] } "NODE_NAME" } } { "db/alt_u_div_21f.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw2/db/alt_u_div_21f.tdf" 79 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.351 ns) 2.038 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_1_result_int\[1\]~7 5 COMB LAB_X33_Y12 1 " "Info: 5: + IC(0.263 ns) + CELL(0.351 ns) = 2.038 ns; Loc. = LAB_X33_Y12; Fanout = 1; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_1_result_int\[1\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.614 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[0] My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[1]~7 } "NODE_NAME" } } { "db/alt_u_div_21f.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw2/db/alt_u_div_21f.tdf" 35 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.312 ns) 2.350 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_1_result_int\[2\]~9 6 COMB LAB_X33_Y12 1 " "Info: 6: + IC(0.000 ns) + CELL(0.312 ns) = 2.350 ns; Loc. = LAB_X33_Y12; Fanout = 1; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_1_result_int\[2\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.312 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[1]~7 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[2]~9 } "NODE_NAME" } } { "db/alt_u_div_21f.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw2/db/alt_u_div_21f.tdf" 35 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 2.751 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|selnose\[9\] 7 COMB LAB_X33_Y12 8 " "Info: 7: + IC(0.129 ns) + CELL(0.272 ns) = 2.751 ns; Loc. = LAB_X33_Y12; Fanout = 8; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|selnose\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[2]~9 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[9] } "NODE_NAME" } } { "db/alt_u_div_21f.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw2/db/alt_u_div_21f.tdf" 79 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.516 ns) 3.530 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_2_result_int\[1\]~6 8 COMB LAB_X33_Y12 2 " "Info: 8: + IC(0.263 ns) + CELL(0.516 ns) = 3.530 ns; Loc. = LAB_X33_Y12; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_2_result_int\[1\]~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.779 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[9] My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[1]~6 } "NODE_NAME" } } { "db/alt_u_div_21f.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw2/db/alt_u_div_21f.tdf" 40 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.565 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_2_result_int\[2\]~10 9 COMB LAB_X33_Y12 1 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 3.565 ns; Loc. = LAB_X33_Y12; Fanout = 1; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_2_result_int\[2\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[1]~6 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[2]~10 } "NODE_NAME" } } { "db/alt_u_div_21f.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw2/db/alt_u_div_21f.tdf" 40 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.690 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_2_result_int\[3\]~13 10 COMB LAB_X33_Y12 7 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 3.690 ns; Loc. = LAB_X33_Y12; Fanout = 7; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_2_result_int\[3\]~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[2]~10 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[3]~13 } "NODE_NAME" } } { "db/alt_u_div_21f.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw2/db/alt_u_div_21f.tdf" 40 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.516 ns) 4.877 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_4~10 11 COMB LAB_X31_Y12 2 " "Info: 11: + IC(0.671 ns) + CELL(0.516 ns) = 4.877 ns; Loc. = LAB_X31_Y12; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_4~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[3]~13 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.912 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_4~14 12 COMB LAB_X31_Y12 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 4.912 ns; Loc. = LAB_X31_Y12; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_4~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~10 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.947 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_4~18 13 COMB LAB_X31_Y12 1 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 4.947 ns; Loc. = LAB_X31_Y12; Fanout = 1; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_4~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~14 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.072 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_4~21 14 COMB LAB_X31_Y12 8 " "Info: 14: + IC(0.000 ns) + CELL(0.125 ns) = 5.072 ns; Loc. = LAB_X31_Y12; Fanout = 8; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_4~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~18 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.545 ns) 6.295 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_5~10 15 COMB LAB_X34_Y12 2 " "Info: 15: + IC(0.678 ns) + CELL(0.545 ns) = 6.295 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_5~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~21 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.330 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_5~14 16 COMB LAB_X34_Y12 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 6.330 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_5~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~10 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.365 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_5~18 17 COMB LAB_X34_Y12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 6.365 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_5~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~14 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.400 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_5~22 18 COMB LAB_X34_Y12 1 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 6.400 ns; Loc. = LAB_X34_Y12; Fanout = 1; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_5~22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~18 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.525 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_5~25 19 COMB LAB_X34_Y12 10 " "Info: 19: + IC(0.000 ns) + CELL(0.125 ns) = 6.525 ns; Loc. = LAB_X34_Y12; Fanout = 10; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_5~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~22 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.545 ns) 7.491 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_6~10 20 COMB LAB_X35_Y12 2 " "Info: 20: + IC(0.421 ns) + CELL(0.545 ns) = 7.491 ns; Loc. = LAB_X35_Y12; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_6~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~25 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.526 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_6~14 21 COMB LAB_X35_Y12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 7.526 ns; Loc. = LAB_X35_Y12; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_6~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~10 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.561 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_6~18 22 COMB LAB_X35_Y12 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 7.561 ns; Loc. = LAB_X35_Y12; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_6~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~14 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.596 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_6~22 23 COMB LAB_X35_Y12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 7.596 ns; Loc. = LAB_X35_Y12; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_6~22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~18 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.631 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_6~26 24 COMB LAB_X35_Y12 1 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 7.631 ns; Loc. = LAB_X35_Y12; Fanout = 1; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_6~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~22 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.756 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_6~29 25 COMB LAB_X35_Y12 11 " "Info: 25: + IC(0.000 ns) + CELL(0.125 ns) = 7.756 ns; Loc. = LAB_X35_Y12; Fanout = 11; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_6~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~26 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.272 ns) 8.557 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|StageOut\[42\]~140 26 COMB LAB_X35_Y10 5 " "Info: 26: + IC(0.529 ns) + CELL(0.272 ns) = 8.557 ns; Loc. = LAB_X35_Y10; Fanout = 5; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|StageOut\[42\]~140'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~29 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[42]~140 } "NODE_NAME" } } { "db/alt_u_div_21f.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw2/db/alt_u_div_21f.tdf" 82 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.350 ns) 9.130 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_7~18 27 COMB LAB_X34_Y10 2 " "Info: 27: + IC(0.223 ns) + CELL(0.350 ns) = 9.130 ns; Loc. = LAB_X34_Y10; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_7~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[42]~140 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.165 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_7~22 28 COMB LAB_X34_Y10 2 " "Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 9.165 ns; Loc. = LAB_X34_Y10; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_7~22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~18 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.200 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_7~26 29 COMB LAB_X34_Y10 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 9.200 ns; Loc. = LAB_X34_Y10; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_7~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~22 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.235 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_7~30 30 COMB LAB_X34_Y10 1 " "Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 9.235 ns; Loc. = LAB_X34_Y10; Fanout = 1; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_7~30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~26 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 9.360 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_7~33 31 COMB LAB_X34_Y10 13 " "Info: 31: + IC(0.000 ns) + CELL(0.125 ns) = 9.360 ns; Loc. = LAB_X34_Y10; Fanout = 13; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_7~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~30 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.053 ns) 9.855 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|StageOut\[50\]~143 32 COMB LAB_X35_Y10 3 " "Info: 32: + IC(0.442 ns) + CELL(0.053 ns) = 9.855 ns; Loc. = LAB_X35_Y10; Fanout = 3; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|StageOut\[50\]~143'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~33 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[50]~143 } "NODE_NAME" } } { "db/alt_u_div_21f.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw2/db/alt_u_div_21f.tdf" 82 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.350 ns) 10.707 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_8~18 33 COMB LAB_X34_Y11 2 " "Info: 33: + IC(0.502 ns) + CELL(0.350 ns) = 10.707 ns; Loc. = LAB_X34_Y11; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_8~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[50]~143 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.742 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_8~22 34 COMB LAB_X34_Y11 2 " "Info: 34: + IC(0.000 ns) + CELL(0.035 ns) = 10.742 ns; Loc. = LAB_X34_Y11; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_8~22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~18 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.777 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_8~26 35 COMB LAB_X34_Y11 2 " "Info: 35: + IC(0.000 ns) + CELL(0.035 ns) = 10.777 ns; Loc. = LAB_X34_Y11; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_8~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~22 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.812 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_8~30 36 COMB LAB_X34_Y11 2 " "Info: 36: + IC(0.000 ns) + CELL(0.035 ns) = 10.812 ns; Loc. = LAB_X34_Y11; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_8~30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~26 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.847 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_8~34 37 COMB LAB_X34_Y11 1 " "Info: 37: + IC(0.000 ns) + CELL(0.035 ns) = 10.847 ns; Loc. = LAB_X34_Y11; Fanout = 1; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_8~34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~30 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 10.972 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_8~37 38 COMB LAB_X34_Y11 8 " "Info: 38: + IC(0.000 ns) + CELL(0.125 ns) = 10.972 ns; Loc. = LAB_X34_Y11; Fanout = 8; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_8~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~34 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.272 ns) 11.746 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|StageOut\[59\]~148 39 COMB LAB_X35_Y10 1 " "Info: 39: + IC(0.502 ns) + CELL(0.272 ns) = 11.746 ns; Loc. = LAB_X35_Y10; Fanout = 1; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|StageOut\[59\]~148'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~37 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[59]~148 } "NODE_NAME" } } { "db/alt_u_div_21f.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw2/db/alt_u_div_21f.tdf" 82 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 12.147 ns My_ckt_1:U1\|Mux12~0 40 COMB LAB_X35_Y10 1 " "Info: 40: + IC(0.129 ns) + CELL(0.272 ns) = 12.147 ns; Loc. = LAB_X35_Y10; Fanout = 1; COMB Node = 'My_ckt_1:U1\|Mux12~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[59]~148 My_ckt_1:U1|Mux12~0 } "NODE_NAME" } } { "My_ckt_1.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 12.302 ns D_FF:DFF_Y\|Q\[3\] 41 REG LAB_X35_Y10 1 " "Info: 41: + IC(0.000 ns) + CELL(0.155 ns) = 12.302 ns; Loc. = LAB_X35_Y10; Fanout = 1; REG Node = 'D_FF:DFF_Y\|Q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { My_ckt_1:U1|Mux12~0 D_FF:DFF_Y|Q[3] } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/D_FF.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.988 ns ( 56.80 % ) " "Info: Total cell delay = 6.988 ns ( 56.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.314 ns ( 43.20 % ) " "Info: Total interconnect delay = 5.314 ns ( 43.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.302 ns" { D_FF:DFF_B|Q[0]~_Duplicate_1 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[0]~3 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[1]~5 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[0] My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[1]~7 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[2]~9 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[9] My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[1]~6 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[2]~10 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[3]~13 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~10 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~14 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~18 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~21 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~10 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~14 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~18 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~22 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~25 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~10 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~14 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~18 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~22 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~26 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~29 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[42]~140 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~18 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~22 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~26 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~30 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~33 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[50]~143 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~18 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~22 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~26 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~30 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~34 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~37 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[59]~148 My_ckt_1:U1|Mux12~0 D_FF:DFF_Y|Q[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X27_Y0 X40_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X27_Y0 to location X40_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_POST_FIT_LOGIC_DUPLICATION" "3 " "Info: Duplicated 3 combinational logic cells to improve design speed or routability" {  } {  } 0 0 "Duplicated %1!d! combinational logic cells to improve design speed or routability" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[0\] 0 " "Info: Pin \"Y\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[1\] 0 " "Info: Pin \"Y\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[2\] 0 " "Info: Pin \"Y\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[3\] 0 " "Info: Pin \"Y\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[4\] 0 " "Info: Pin \"Y\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[5\] 0 " "Info: Pin \"Y\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[6\] 0 " "Info: Pin \"Y\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[7\] 0 " "Info: Pin \"Y\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[8\] 0 " "Info: Pin \"Y\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[9\] 0 " "Info: Pin \"Y\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[10\] 0 " "Info: Pin \"Y\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[11\] 0 " "Info: Pin \"Y\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[12\] 0 " "Info: Pin \"Y\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[13\] 0 " "Info: Pin \"Y\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[14\] 0 " "Info: Pin \"Y\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[15\] 0 " "Info: Pin \"Y\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "295 " "Info: Peak virtual memory: 295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 20 15:11:08 2025 " "Info: Processing ended: Sun Apr 20 15:11:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
