{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669475344126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669475344126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 16:09:03 2022 " "Processing started: Sat Nov 26 16:09:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669475344126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475344126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hackathon -c hackathon " "Command: quartus_map --read_settings_files=on --write_settings_files=off hackathon -c hackathon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475344126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669475344864 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669475344864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475363947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475363947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/eth_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/eth_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_fifo " "Found entity 1: eth_fifo" {  } { { "../src/eth_fifo.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/eth_fifo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475363949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475363949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/uart_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/uart_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_fifo " "Found entity 1: uart_fifo" {  } { { "../src/uart_fifo.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_fifo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475363950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475363950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/cdc_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/cdc_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cdc_pipeline " "Found entity 1: cdc_pipeline" {  } { { "../src/cdc_pipeline.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/cdc_pipeline.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475363952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475363952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/crc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/crc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crc " "Found entity 1: crc" {  } { { "../src/crc.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/crc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475363954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475363954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA mac_rx.sv(23) " "Verilog HDL Declaration information at mac_rx.sv(23): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "../src/mac_rx.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_rx.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669475363956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/mac_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/mac_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac_rx " "Found entity 1: mac_rx" {  } { { "../src/mac_rx.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_rx.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475363956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475363956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/mac_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/mac_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac_tx " "Found entity 1: mac_tx" {  } { { "../src/mac_tx.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475363958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475363958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/mac_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/mac_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac_wrapper " "Found entity 1: mac_wrapper" {  } { { "../src/mac_wrapper.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475363960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475363960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/reset_release.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/reset_release.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset_release " "Found entity 1: reset_release" {  } { { "../src/reset_release.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/reset_release.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475363961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475363961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/uart_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/uart_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_counter " "Found entity 1: uart_counter" {  } { { "../src/uart_counter.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_counter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475363963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475363963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data uart_rx.sv(25) " "Verilog HDL Declaration information at uart_rx.sv(25): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "../src/uart_rx.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_rx.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669475363964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../src/uart_rx.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_rx.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475363965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475363965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../src/uart_tx.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_tx.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475363967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475363967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/uart_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/uart_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wrapper " "Found entity 1: uart_wrapper" {  } { { "../src/uart_wrapper.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475363968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475363968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../src/control.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475363970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475363970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/debug_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/debug_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug_port " "Found entity 1: debug_port" {  } { { "../src/debug_port.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/debug_port.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475363971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475363971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/mhp.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/mhp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mhp " "Found entity 1: mhp" {  } { { "../src/mhp.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mhp.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475363973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475363973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/task_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/task_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 task_manager " "Found entity 1: task_manager" {  } { { "../src/task_manager.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/task_manager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475363975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475363975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/tb/tb_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/tb/tb_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top " "Found entity 1: tb_top" {  } { { "../src/tb/tb_top.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/tb/tb_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475363977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475363977 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669475364084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_release reset_release:reset_release " "Elaborating entity \"reset_release\" for hierarchy \"reset_release:reset_release\"" {  } { { "../src/top.v" "reset_release" { Text "D:/FPGAHackathon/hackathon_base-master/src/top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475364094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wrapper uart_wrapper:uart_wrapper " "Elaborating entity \"uart_wrapper\" for hierarchy \"uart_wrapper:uart_wrapper\"" {  } { { "../src/top.v" "uart_wrapper" { Text "D:/FPGAHackathon/hackathon_base-master/src/top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475364099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_fifo uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo " "Elaborating entity \"uart_fifo\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\"" {  } { { "../src/uart_wrapper.sv" "tx_fifo" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_wrapper.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475364102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256 " "Elaborating entity \"scfifo\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\"" {  } { { "../src/uart_fifo.v" "scfifo8bx256" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_fifo.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475364641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256 " "Elaborated megafunction instantiation \"uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\"" {  } { { "../src/uart_fifo.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_fifo.v" 30 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475364704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256 " "Instantiated megafunction \"uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669475364711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669475364711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669475364711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669475364711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669475364711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669475364711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669475364711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669475364711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669475364711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669475364711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669475364711 ""}  } { { "../src/uart_fifo.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_fifo.v" 30 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669475364711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s0b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s0b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s0b1 " "Found entity 1: scfifo_s0b1" {  } { { "db/scfifo_s0b1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/scfifo_s0b1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475364867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475364867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s0b1 uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated " "Elaborating entity \"scfifo_s0b1\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475364868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_foa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_foa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_foa1 " "Found entity 1: a_dpfifo_foa1" {  } { { "db/a_dpfifo_foa1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_dpfifo_foa1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475364886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475364886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_foa1 uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo " "Elaborating entity \"a_dpfifo_foa1\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\"" {  } { { "db/scfifo_s0b1.tdf" "dpfifo" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/scfifo_s0b1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475364887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nhn1 " "Found entity 1: altsyncram_nhn1" {  } { { "db/altsyncram_nhn1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_nhn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475364986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475364986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nhn1 uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram " "Elaborating entity \"altsyncram_nhn1\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\"" {  } { { "db/a_dpfifo_foa1.tdf" "FIFOram" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_dpfifo_foa1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475364987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7l8 " "Found entity 1: cmpr_7l8" {  } { { "db/cmpr_7l8.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/cmpr_7l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475365069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475365069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_foa1.tdf" "almost_full_comparer" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_dpfifo_foa1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475365070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|cmpr_7l8:three_comparison " "Elaborating entity \"cmpr_7l8\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|cmpr_7l8:three_comparison\"" {  } { { "db/a_dpfifo_foa1.tdf" "three_comparison" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_dpfifo_foa1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475365073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475365155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475365155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|cntr_i2b:rd_ptr_msb " "Elaborating entity \"cntr_i2b\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|cntr_i2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_foa1.tdf" "rd_ptr_msb" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_dpfifo_foa1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475365158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v27 " "Found entity 1: cntr_v27" {  } { { "db/cntr_v27.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/cntr_v27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475365240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475365240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v27 uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|cntr_v27:usedw_counter " "Elaborating entity \"cntr_v27\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|cntr_v27:usedw_counter\"" {  } { { "db/a_dpfifo_foa1.tdf" "usedw_counter" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_dpfifo_foa1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475365240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j2b " "Found entity 1: cntr_j2b" {  } { { "db/cntr_j2b.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/cntr_j2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475365322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475365322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j2b uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|cntr_j2b:wr_ptr " "Elaborating entity \"cntr_j2b\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_fifo:tx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|cntr_j2b:wr_ptr\"" {  } { { "db/a_dpfifo_foa1.tdf" "wr_ptr" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_dpfifo_foa1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475365323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_wrapper:uart_wrapper\|uart_tx:uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_tx:uart_tx\"" {  } { { "../src/uart_wrapper.sv" "uart_tx" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_wrapper.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475365328 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_tx.sv(55) " "Verilog HDL Case Statement information at uart_tx.sv(55): all case item expressions in this case statement are onehot" {  } { { "../src/uart_tx.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_tx.sv" 55 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1669475365330 "|top|uart_wrapper:uart_wrapper|uart_tx:uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_counter uart_wrapper:uart_wrapper\|uart_tx:uart_tx\|uart_counter:ctx " "Elaborating entity \"uart_counter\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_tx:uart_tx\|uart_counter:ctx\"" {  } { { "../src/uart_tx.sv" "ctx" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_tx.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475365330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_counter uart_wrapper:uart_wrapper\|uart_tx:uart_tx\|uart_counter:data_count " "Elaborating entity \"uart_counter\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_tx:uart_tx\|uart_counter:data_count\"" {  } { { "../src/uart_tx.sv" "data_count" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_tx.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475365333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_wrapper:uart_wrapper\|uart_rx:uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_wrapper:uart_wrapper\|uart_rx:uart_rx\"" {  } { { "../src/uart_wrapper.sv" "uart_rx" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_wrapper.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475365336 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_rx.sv(42) " "Verilog HDL assignment warning at uart_rx.sv(42): truncated value with size 32 to match size of target (1)" {  } { { "../src/uart_rx.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_rx.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669475365338 "|top|uart_wrapper:uart_wrapper|uart_rx:uart_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdc_pipeline cdc_pipeline:reset_phy_pipe " "Elaborating entity \"cdc_pipeline\" for hierarchy \"cdc_pipeline:reset_phy_pipe\"" {  } { { "../src/top.v" "reset_phy_pipe" { Text "D:/FPGAHackathon/hackathon_base-master/src/top.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475365648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_wrapper mac_wrapper:mac_wrapper " "Elaborating entity \"mac_wrapper\" for hierarchy \"mac_wrapper:mac_wrapper\"" {  } { { "../src/top.v" "mac_wrapper" { Text "D:/FPGAHackathon/hackathon_base-master/src/top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475365650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_rx mac_wrapper:mac_wrapper\|mac_rx:mac_rx " "Elaborating entity \"mac_rx\" for hierarchy \"mac_wrapper:mac_wrapper\|mac_rx:mac_rx\"" {  } { { "../src/mac_wrapper.sv" "mac_rx" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_wrapper.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475365652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mac_rx.sv(47) " "Verilog HDL assignment warning at mac_rx.sv(47): truncated value with size 32 to match size of target (1)" {  } { { "../src/mac_rx.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_rx.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669475365656 "|top|mac_wrapper:mac_wrapper|mac_rx:mac_rx"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dst_mac_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dst_mac_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1669475365656 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "etype " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"etype\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1669475365656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_fifo mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo " "Elaborating entity \"eth_fifo\" for hierarchy \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\"" {  } { { "../src/mac_wrapper.sv" "rx_fifo" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_wrapper.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475365657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048 " "Elaborating entity \"dcfifo\" for hierarchy \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\"" {  } { { "../src/eth_fifo.v" "dcfifo8bx2048" { Text "D:/FPGAHackathon/hackathon_base-master/src/eth_fifo.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475366137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048 " "Elaborated megafunction instantiation \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\"" {  } { { "../src/eth_fifo.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/eth_fifo.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475366138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048 " "Instantiated megafunction \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669475366138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669475366138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669475366138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669475366138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669475366138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669475366138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669475366138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669475366138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669475366138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669475366138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669475366138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669475366138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669475366138 ""}  } { { "../src/eth_fifo.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/eth_fifo.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669475366138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_82q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_82q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_82q1 " "Found entity 1: dcfifo_82q1" {  } { { "db/dcfifo_82q1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dcfifo_82q1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475366218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475366218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_82q1 mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated " "Elaborating entity \"dcfifo_82q1\" for hierarchy \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475366219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pv6 " "Found entity 1: a_graycounter_pv6" {  } { { "db/a_graycounter_pv6.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_graycounter_pv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475366300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475366300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pv6 mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|a_graycounter_pv6:rdptr_g1p " "Elaborating entity \"a_graycounter_pv6\" for hierarchy \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|a_graycounter_pv6:rdptr_g1p\"" {  } { { "db/dcfifo_82q1.tdf" "rdptr_g1p" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dcfifo_82q1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475366301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ldc " "Found entity 1: a_graycounter_ldc" {  } { { "db/a_graycounter_ldc.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_graycounter_ldc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475366387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475366387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ldc mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|a_graycounter_ldc:wrptr_g1p " "Elaborating entity \"a_graycounter_ldc\" for hierarchy \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|a_graycounter_ldc:wrptr_g1p\"" {  } { { "db/dcfifo_82q1.tdf" "wrptr_g1p" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dcfifo_82q1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475366388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s5d1 " "Found entity 1: altsyncram_s5d1" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_s5d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475366478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475366478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s5d1 mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|altsyncram_s5d1:fifo_ram " "Elaborating entity \"altsyncram_s5d1\" for hierarchy \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|altsyncram_s5d1:fifo_ram\"" {  } { { "db/dcfifo_82q1.tdf" "fifo_ram" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dcfifo_82q1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475366478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475366492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475366492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_82q1.tdf" "rdaclr" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dcfifo_82q1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475366493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475366509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475366509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_82q1.tdf" "rs_dgwp" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dcfifo_82q1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475366510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475366523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475366523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe14 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe14\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe14" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475366524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/alt_synch_pipe_bpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475366539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475366539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_82q1.tdf" "ws_dgrp" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dcfifo_82q1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475366539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475366552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475366552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe17 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe17\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe17" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/alt_synch_pipe_bpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475366553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b06 " "Found entity 1: cmpr_b06" {  } { { "db/cmpr_b06.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/cmpr_b06.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475366639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475366639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b06 mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|cmpr_b06:rdempty_eq_comp " "Elaborating entity \"cmpr_b06\" for hierarchy \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|cmpr_b06:rdempty_eq_comp\"" {  } { { "db/dcfifo_82q1.tdf" "rdempty_eq_comp" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dcfifo_82q1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475366640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_tx mac_wrapper:mac_wrapper\|mac_tx:mac_tx " "Elaborating entity \"mac_tx\" for hierarchy \"mac_wrapper:mac_wrapper\|mac_tx:mac_tx\"" {  } { { "../src/mac_wrapper.sv" "mac_tx" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_wrapper.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475367180 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bdata mac_tx.sv(70) " "Verilog HDL or VHDL warning at mac_tx.sv(70): object \"bdata\" assigned a value but never read" {  } { { "../src/mac_tx.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669475367187 "|top|mac_wrapper:mac_wrapper|mac_tx:mac_tx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bcrc mac_tx.sv(72) " "Verilog HDL or VHDL warning at mac_tx.sv(72): object \"bcrc\" assigned a value but never read" {  } { { "../src/mac_tx.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669475367187 "|top|mac_wrapper:mac_wrapper|mac_tx:mac_tx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p_bits mac_tx.sv(74) " "Verilog HDL or VHDL warning at mac_tx.sv(74): object \"p_bits\" assigned a value but never read" {  } { { "../src/mac_tx.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669475367188 "|top|mac_wrapper:mac_wrapper|mac_tx:mac_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mac_tx.sv(48) " "Verilog HDL assignment warning at mac_tx.sv(48): truncated value with size 32 to match size of target (1)" {  } { { "../src/mac_tx.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669475367188 "|top|mac_wrapper:mac_wrapper|mac_tx:mac_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mac_tx.sv(129) " "Verilog HDL assignment warning at mac_tx.sv(129): truncated value with size 32 to match size of target (1)" {  } { { "../src/mac_tx.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669475367188 "|top|mac_wrapper:mac_wrapper|mac_tx:mac_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mac_tx.sv(130) " "Verilog HDL assignment warning at mac_tx.sv(130): truncated value with size 32 to match size of target (1)" {  } { { "../src/mac_tx.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669475367188 "|top|mac_wrapper:mac_wrapper|mac_tx:mac_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mac_tx.sv(134) " "Verilog HDL assignment warning at mac_tx.sv(134): truncated value with size 32 to match size of target (4)" {  } { { "../src/mac_tx.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669475367188 "|top|mac_wrapper:mac_wrapper|mac_tx:mac_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 mac_tx.sv(169) " "Verilog HDL assignment warning at mac_tx.sv(169): truncated value with size 32 to match size of target (11)" {  } { { "../src/mac_tx.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669475367188 "|top|mac_wrapper:mac_wrapper|mac_tx:mac_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mac_tx.sv(178) " "Verilog HDL assignment warning at mac_tx.sv(178): truncated value with size 32 to match size of target (4)" {  } { { "../src/mac_tx.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669475367188 "|top|mac_wrapper:mac_wrapper|mac_tx:mac_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 mac_tx.sv(220) " "Verilog HDL assignment warning at mac_tx.sv(220): truncated value with size 2 to match size of target (1)" {  } { { "../src/mac_tx.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669475367188 "|top|mac_wrapper:mac_wrapper|mac_tx:mac_tx"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_dst_mac " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_dst_mac\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1669475367189 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "header.src_mac " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"header.src_mac\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1669475367189 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "header.dst_mac " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"header.dst_mac\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1669475367189 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_dst_mac " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_dst_mac\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1669475367189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc mac_wrapper:mac_wrapper\|mac_tx:mac_tx\|crc:add_crc " "Elaborating entity \"crc\" for hierarchy \"mac_wrapper:mac_wrapper\|mac_tx:mac_tx\|crc:add_crc\"" {  } { { "../src/mac_tx.sv" "add_crc" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475367190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:main " "Elaborating entity \"control\" for hierarchy \"control:main\"" {  } { { "../src/top.v" "main" { Text "D:/FPGAHackathon/hackathon_base-master/src/top.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475367193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "task_manager control:main\|task_manager:task_manager " "Elaborating entity \"task_manager\" for hierarchy \"control:main\|task_manager:task_manager\"" {  } { { "../src/control.v" "task_manager" { Text "D:/FPGAHackathon/hackathon_base-master/src/control.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475367229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mhp control:main\|task_manager:task_manager\|mhp:protocol " "Elaborating entity \"mhp\" for hierarchy \"control:main\|task_manager:task_manager\|mhp:protocol\"" {  } { { "../src/task_manager.v" "protocol" { Text "D:/FPGAHackathon/hackathon_base-master/src/task_manager.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475367232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug_port control:main\|debug_port:debug_port " "Elaborating entity \"debug_port\" for hierarchy \"control:main\|debug_port:debug_port\"" {  } { { "../src/control.v" "debug_port" { Text "D:/FPGAHackathon/hackathon_base-master/src/control.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475367235 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_rreq debug_port.v(15) " "Output port \"o_rreq\" at debug_port.v(15) has no driver" {  } { { "../src/debug_port.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/debug_port.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669475367239 "|top|control:main|debug_port:debug_port"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_s5d1.tdf" 42 2 0 } } { "db/dcfifo_82q1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dcfifo_82q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../src/eth_fifo.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/eth_fifo.v" 33 0 0 } } { "../src/mac_wrapper.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_wrapper.sv" 66 0 0 } } { "../src/top.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/top.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669475367544 "|top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[1\] " "Synthesized away node \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_s5d1.tdf" 74 2 0 } } { "db/dcfifo_82q1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dcfifo_82q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../src/eth_fifo.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/eth_fifo.v" 33 0 0 } } { "../src/mac_wrapper.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_wrapper.sv" 66 0 0 } } { "../src/top.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/top.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669475367544 "|top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[2\] " "Synthesized away node \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_s5d1.tdf" 106 2 0 } } { "db/dcfifo_82q1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dcfifo_82q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../src/eth_fifo.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/eth_fifo.v" 33 0 0 } } { "../src/mac_wrapper.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_wrapper.sv" 66 0 0 } } { "../src/top.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/top.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669475367544 "|top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[3\] " "Synthesized away node \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_s5d1.tdf" 138 2 0 } } { "db/dcfifo_82q1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dcfifo_82q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../src/eth_fifo.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/eth_fifo.v" 33 0 0 } } { "../src/mac_wrapper.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_wrapper.sv" 66 0 0 } } { "../src/top.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/top.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669475367544 "|top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[4\] " "Synthesized away node \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_s5d1.tdf" 170 2 0 } } { "db/dcfifo_82q1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dcfifo_82q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../src/eth_fifo.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/eth_fifo.v" 33 0 0 } } { "../src/mac_wrapper.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_wrapper.sv" 66 0 0 } } { "../src/top.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/top.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669475367544 "|top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[5\] " "Synthesized away node \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_s5d1.tdf" 202 2 0 } } { "db/dcfifo_82q1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dcfifo_82q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../src/eth_fifo.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/eth_fifo.v" 33 0 0 } } { "../src/mac_wrapper.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_wrapper.sv" 66 0 0 } } { "../src/top.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/top.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669475367544 "|top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[6\] " "Synthesized away node \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_s5d1.tdf" 234 2 0 } } { "db/dcfifo_82q1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dcfifo_82q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../src/eth_fifo.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/eth_fifo.v" 33 0 0 } } { "../src/mac_wrapper.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_wrapper.sv" 66 0 0 } } { "../src/top.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/top.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669475367544 "|top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[7\] " "Synthesized away node \"mac_wrapper:mac_wrapper\|eth_fifo:rx_fifo\|dcfifo:dcfifo8bx2048\|dcfifo_82q1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_s5d1.tdf" 266 2 0 } } { "db/dcfifo_82q1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dcfifo_82q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../src/eth_fifo.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/eth_fifo.v" 33 0 0 } } { "../src/mac_wrapper.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_wrapper.sv" 66 0 0 } } { "../src/top.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/top.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669475367544 "|top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[0\] " "Synthesized away node \"uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_nhn1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_nhn1.tdf" 40 2 0 } } { "db/a_dpfifo_foa1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_dpfifo_foa1.tdf" 45 2 0 } } { "db/scfifo_s0b1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/scfifo_s0b1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/uart_fifo.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_fifo.v" 30 0 0 } } { "../src/uart_wrapper.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_wrapper.sv" 93 0 0 } } { "../src/top.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/top.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669475367544 "|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[1\] " "Synthesized away node \"uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_nhn1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_nhn1.tdf" 72 2 0 } } { "db/a_dpfifo_foa1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_dpfifo_foa1.tdf" 45 2 0 } } { "db/scfifo_s0b1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/scfifo_s0b1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/uart_fifo.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_fifo.v" 30 0 0 } } { "../src/uart_wrapper.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_wrapper.sv" 93 0 0 } } { "../src/top.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/top.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669475367544 "|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[2\] " "Synthesized away node \"uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_nhn1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_nhn1.tdf" 104 2 0 } } { "db/a_dpfifo_foa1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_dpfifo_foa1.tdf" 45 2 0 } } { "db/scfifo_s0b1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/scfifo_s0b1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/uart_fifo.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_fifo.v" 30 0 0 } } { "../src/uart_wrapper.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_wrapper.sv" 93 0 0 } } { "../src/top.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/top.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669475367544 "|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[3\] " "Synthesized away node \"uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_nhn1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_nhn1.tdf" 136 2 0 } } { "db/a_dpfifo_foa1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_dpfifo_foa1.tdf" 45 2 0 } } { "db/scfifo_s0b1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/scfifo_s0b1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/uart_fifo.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_fifo.v" 30 0 0 } } { "../src/uart_wrapper.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_wrapper.sv" 93 0 0 } } { "../src/top.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/top.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669475367544 "|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[4\] " "Synthesized away node \"uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_nhn1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_nhn1.tdf" 168 2 0 } } { "db/a_dpfifo_foa1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_dpfifo_foa1.tdf" 45 2 0 } } { "db/scfifo_s0b1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/scfifo_s0b1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/uart_fifo.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_fifo.v" 30 0 0 } } { "../src/uart_wrapper.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_wrapper.sv" 93 0 0 } } { "../src/top.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/top.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669475367544 "|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[5\] " "Synthesized away node \"uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_nhn1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_nhn1.tdf" 200 2 0 } } { "db/a_dpfifo_foa1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_dpfifo_foa1.tdf" 45 2 0 } } { "db/scfifo_s0b1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/scfifo_s0b1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/uart_fifo.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_fifo.v" 30 0 0 } } { "../src/uart_wrapper.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_wrapper.sv" 93 0 0 } } { "../src/top.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/top.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669475367544 "|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[6\] " "Synthesized away node \"uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_nhn1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_nhn1.tdf" 232 2 0 } } { "db/a_dpfifo_foa1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_dpfifo_foa1.tdf" 45 2 0 } } { "db/scfifo_s0b1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/scfifo_s0b1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/uart_fifo.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_fifo.v" 30 0 0 } } { "../src/uart_wrapper.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_wrapper.sv" 93 0 0 } } { "../src/top.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/top.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669475367544 "|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[7\] " "Synthesized away node \"uart_wrapper:uart_wrapper\|uart_fifo:rx_fifo\|scfifo:scfifo8bx256\|scfifo_s0b1:auto_generated\|a_dpfifo_foa1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_nhn1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_nhn1.tdf" 264 2 0 } } { "db/a_dpfifo_foa1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_dpfifo_foa1.tdf" 45 2 0 } } { "db/scfifo_s0b1.tdf" "" { Text "D:/FPGAHackathon/hackathon_base-master/quartus_project/db/scfifo_s0b1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/uart_fifo.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_fifo.v" 30 0 0 } } { "../src/uart_wrapper.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_wrapper.sv" 93 0 0 } } { "../src/top.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/top.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669475367544 "|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1669475367544 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1669475367544 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669475369350 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669475370110 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "117 " "117 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669475370794 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGAHackathon/hackathon_base-master/quartus_project/output_files/hackathon.map.smsg " "Generated suppressed messages file D:/FPGAHackathon/hackathon_base-master/quartus_project/output_files/hackathon.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475370959 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669475371234 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669475371234 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "No output dependent on input pin \"UART_RX\"" {  } { { "../src/top.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669475371484 "|top|UART_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669475371484 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "781 " "Implemented 781 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669475371490 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669475371490 ""} { "Info" "ICUT_CUT_TM_LCELLS" "755 " "Implemented 755 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669475371490 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669475371490 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669475371490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "672 " "Peak virtual memory: 672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669475371531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 26 16:09:31 2022 " "Processing ended: Sat Nov 26 16:09:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669475371531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669475371531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669475371531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475371531 ""}
