Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Oct  9 14:04:38 2021
| Host         : DESKTOP-UO0UJ9M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.262        0.000                      0                 2242        0.011        0.000                      0                 2242        4.020        0.000                       0                  1075  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.262        0.000                      0                 2242        0.011        0.000                      0                 2242        4.020        0.000                       0                  1075  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 3.987ns (46.173%)  route 4.648ns (53.827%))
  Logic Levels:           13  (CARRY4=5 LUT2=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        1.675     2.983    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y47         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg1_reg[24]/Q
                         net (fo=15, routed)          1.029     4.530    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/B[0]
    SLICE_X17Y49         LUT6 (Prop_lut6_I1_O)        0.124     4.654 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry__0_i_1/O
                         net (fo=2, routed)           0.871     5.525    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry__0_i_1_n_0
    SLICE_X16Y49         LUT2 (Prop_lut2_I0_O)        0.124     5.649 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.649    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry__0_i_5_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.001 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry__0/O[3]
                         net (fo=2, routed)           0.659     6.660    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry__0_n_4
    SLICE_X17Y49         LUT4 (Prop_lut4_I3_O)        0.335     6.995 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__35_carry__0_i_2/O
                         net (fo=1, routed)           0.299     7.294    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__35_carry__0_i_2_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I2_O)        0.326     7.620 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.620    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__35_carry__0_i_1_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.867 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__35_carry__0/O[0]
                         net (fo=1, routed)           0.488     8.356    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__35_carry__0_n_7
    SLICE_X17Y45         LUT2 (Prop_lut2_I1_O)        0.299     8.655 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.655    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum_carry__0_i_1_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.903 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum_carry__0/O[3]
                         net (fo=1, routed)           0.456     9.358    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum_carry__0_n_4
    SLICE_X15Y45         LUT2 (Prop_lut2_I1_O)        0.306     9.664 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__21_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.664    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__21_carry__0_i_1_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.912 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__21_carry__0/O[3]
                         net (fo=1, routed)           0.418    10.331    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/C[7]
    SLICE_X14Y45         LUT2 (Prop_lut2_I1_O)        0.306    10.637 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__43_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.637    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__43_carry__0_i_1_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.885 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__43_carry__0/O[3]
                         net (fo=1, routed)           0.427    11.312    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum[7]
    SLICE_X16Y45         LUT6 (Prop_lut6_I3_O)        0.306    11.618 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    11.618    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X16Y45         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        1.500    12.692    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y45         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.265    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X16Y45         FDRE (Setup_fdre_C_D)        0.077    12.880    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.880    
                         arrival time                         -11.618    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.352ns  (logic 4.176ns (50.001%)  route 4.176ns (49.999%))
  Logic Levels:           12  (CARRY4=5 LUT2=4 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        1.673     2.981    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y43         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=12, routed)          1.025     4.524    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[3]
    SLICE_X19Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.648 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result4__0_carry__0_i_3/O
                         net (fo=2, routed)           0.584     5.232    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result4__0_carry__0_i_3_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.356 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result4__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.356    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result4__0_carry__0_i_7_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.603 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result4__0_carry__0/O[0]
                         net (fo=2, routed)           0.590     6.194    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result4__0_carry__0_n_7
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.299     6.493 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result4__35_carry_i_4/O
                         net (fo=1, routed)           0.000     6.493    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result4__35_carry_i_4_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.073 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result4__35_carry/O[2]
                         net (fo=2, routed)           0.728     7.801    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result4__35_carry_n_5
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.302     8.103 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.103    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum_carry__0_i_3_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.683 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum_carry__0/O[2]
                         net (fo=1, routed)           0.302     8.985    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum_carry__0_n_5
    SLICE_X15Y45         LUT2 (Prop_lut2_I1_O)        0.302     9.287 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__21_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.287    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__21_carry__0_i_2_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.535 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__21_carry__0/O[2]
                         net (fo=1, routed)           0.492    10.027    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/C[6]
    SLICE_X14Y45         LUT2 (Prop_lut2_I1_O)        0.302    10.329 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__43_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.329    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__43_carry__0_i_2_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.577 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__43_carry__0/O[2]
                         net (fo=1, routed)           0.454    11.031    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum[6]
    SLICE_X16Y44         LUT6 (Prop_lut6_I3_O)        0.302    11.333 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    11.333    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X16Y44         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        1.500    12.692    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y44         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)        0.079    12.848    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                         -11.333    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.943ns  (required time - arrival time)
  Source:                 system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 3.901ns (49.020%)  route 4.057ns (50.980%))
  Logic Levels:           12  (CARRY4=6 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        1.675     2.983    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y48         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q
                         net (fo=11, routed)          0.874     4.375    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/A[2]
    SLICE_X16Y47         LUT6 (Prop_lut6_I2_O)        0.124     4.499 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry_i_1/O
                         net (fo=1, routed)           0.514     5.013    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry_i_1_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.409 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.409    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.628 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry__0/O[0]
                         net (fo=2, routed)           0.761     6.390    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry__0_n_7
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.295     6.685 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__35_carry_i_4/O
                         net (fo=1, routed)           0.000     6.685    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__35_carry_i_4_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.912 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__35_carry/O[1]
                         net (fo=1, routed)           0.548     7.459    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__35_carry_n_6
    SLICE_X17Y45         LUT2 (Prop_lut2_I1_O)        0.303     7.762 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.762    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum_carry__0_i_4_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.009 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum_carry__0/O[0]
                         net (fo=1, routed)           0.474     8.483    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum_carry__0_n_7
    SLICE_X15Y45         LUT2 (Prop_lut2_I1_O)        0.299     8.782 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__21_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.782    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__21_carry__0_i_4_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.029 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__21_carry__0/O[0]
                         net (fo=1, routed)           0.430     9.459    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/C[4]
    SLICE_X14Y45         LUT2 (Prop_lut2_I1_O)        0.299     9.758 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__43_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.758    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__43_carry__0_i_4_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.182 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__43_carry__0/O[1]
                         net (fo=1, routed)           0.456    10.638    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum[5]
    SLICE_X16Y44         LUT6 (Prop_lut6_I3_O)        0.303    10.941 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    10.941    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X16Y44         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        1.500    12.692    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y44         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.265    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)        0.081    12.884    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -10.941    
  -------------------------------------------------------------------
                         slack                                  1.943    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 3.720ns (48.618%)  route 3.931ns (51.382%))
  Logic Levels:           12  (CARRY4=6 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        1.675     2.983    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y48         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q
                         net (fo=11, routed)          0.874     4.375    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/A[2]
    SLICE_X16Y47         LUT6 (Prop_lut6_I2_O)        0.124     4.499 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry_i_1/O
                         net (fo=1, routed)           0.514     5.013    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry_i_1_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.409 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.409    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.628 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry__0/O[0]
                         net (fo=2, routed)           0.761     6.390    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry__0_n_7
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.295     6.685 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__35_carry_i_4/O
                         net (fo=1, routed)           0.000     6.685    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__35_carry_i_4_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.912 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__35_carry/O[1]
                         net (fo=1, routed)           0.548     7.459    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__35_carry_n_6
    SLICE_X17Y45         LUT2 (Prop_lut2_I1_O)        0.303     7.762 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.762    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum_carry__0_i_4_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.009 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum_carry__0/O[0]
                         net (fo=1, routed)           0.474     8.483    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum_carry__0_n_7
    SLICE_X15Y45         LUT2 (Prop_lut2_I1_O)        0.299     8.782 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__21_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.782    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__21_carry__0_i_4_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.029 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__21_carry__0/O[0]
                         net (fo=1, routed)           0.430     9.459    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/C[4]
    SLICE_X14Y45         LUT2 (Prop_lut2_I1_O)        0.299     9.758 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__43_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.758    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__43_carry__0_i_4_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.005 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__43_carry__0/O[0]
                         net (fo=1, routed)           0.331    10.335    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum[4]
    SLICE_X16Y44         LUT6 (Prop_lut6_I3_O)        0.299    10.634 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    10.634    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X16Y44         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        1.500    12.692    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y44         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.265    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)        0.077    12.880    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.880    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.863ns  (required time - arrival time)
  Source:                 system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.989ns  (logic 3.408ns (48.763%)  route 3.581ns (51.237%))
  Logic Levels:           9  (CARRY4=4 LUT2=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        1.674     2.982    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y46         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg0_reg[24]/Q
                         net (fo=13, routed)          0.766     4.266    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/A[0]
    SLICE_X16Y48         LUT2 (Prop_lut2_I0_O)        0.124     4.390 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.390    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry_i_7_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     4.642 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry/O[0]
                         net (fo=1, routed)           0.908     5.550    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry_n_7
    SLICE_X17Y44         LUT2 (Prop_lut2_I1_O)        0.295     5.845 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum_carry_i_5/O
                         net (fo=1, routed)           0.000     5.845    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum_carry_i_5_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.092 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum_carry/O[0]
                         net (fo=1, routed)           0.808     6.900    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum_carry_n_7
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.299     7.199 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__21_carry_i_4/O
                         net (fo=1, routed)           0.000     7.199    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__21_carry_i_4_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.623 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__21_carry/O[1]
                         net (fo=1, routed)           0.644     8.267    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/C[1]
    SLICE_X14Y44         LUT2 (Prop_lut2_I1_O)        0.303     8.570 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__43_carry_i_3/O
                         net (fo=1, routed)           0.000     8.570    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__43_carry_i_3_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.210 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__43_carry/O[3]
                         net (fo=1, routed)           0.455     9.665    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum[3]
    SLICE_X18Y43         LUT6 (Prop_lut6_I3_O)        0.306     9.971 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     9.971    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X18Y43         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        1.500    12.692    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y43         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.265    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X18Y43         FDRE (Setup_fdre_C_D)        0.031    12.834    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  2.863    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 3.344ns (48.393%)  route 3.566ns (51.607%))
  Logic Levels:           9  (CARRY4=4 LUT2=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        1.674     2.982    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y46         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg0_reg[24]/Q
                         net (fo=13, routed)          0.766     4.266    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/A[0]
    SLICE_X16Y48         LUT2 (Prop_lut2_I0_O)        0.124     4.390 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.390    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry_i_7_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     4.642 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry/O[0]
                         net (fo=1, routed)           0.908     5.550    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/result1__0_carry_n_7
    SLICE_X17Y44         LUT2 (Prop_lut2_I1_O)        0.295     5.845 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum_carry_i_5/O
                         net (fo=1, routed)           0.000     5.845    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum_carry_i_5_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.092 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum_carry/O[0]
                         net (fo=1, routed)           0.808     6.900    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum_carry_n_7
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.299     7.199 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__21_carry_i_4/O
                         net (fo=1, routed)           0.000     7.199    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__21_carry_i_4_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.623 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__21_carry/O[1]
                         net (fo=1, routed)           0.644     8.267    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/C[1]
    SLICE_X14Y44         LUT2 (Prop_lut2_I1_O)        0.303     8.570 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__43_carry_i_3/O
                         net (fo=1, routed)           0.000     8.570    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__43_carry_i_3_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.150 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum__43_carry/O[2]
                         net (fo=1, routed)           0.440     9.590    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/i_sum[2]
    SLICE_X18Y43         LUT6 (Prop_lut6_I3_O)        0.302     9.892 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     9.892    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X18Y43         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        1.500    12.692    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y43         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.265    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X18Y43         FDRE (Setup_fdre_C_D)        0.031    12.834    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg1_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 1.706ns (27.001%)  route 4.612ns (72.999%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.665     6.072    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.196 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=6, routed)           1.012     7.208    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X16Y41         LUT4 (Prop_lut4_I0_O)        0.124     7.332 f  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=12, routed)          1.251     8.583    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X10Y48         LUT4 (Prop_lut4_I3_O)        0.124     8.707 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           0.684     9.391    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg1_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        1.498    12.690    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y50         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X11Y50         FDRE (Setup_fdre_C_CE)      -0.205    12.447    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg1_reg[16]
  -------------------------------------------------------------------
                         required time                         12.447    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg3_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 1.706ns (26.811%)  route 4.657ns (73.189%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.665     6.072    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.196 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=6, routed)           1.012     7.208    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X16Y41         LUT4 (Prop_lut4_I0_O)        0.124     7.332 f  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=12, routed)          1.295     8.626    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X10Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.750 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.685     9.436    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X11Y43         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg3_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        1.507    12.699    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg3_reg[11]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X11Y43         FDRE (Setup_fdre_C_CE)      -0.205    12.571    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg3_reg[11]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg3_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 1.706ns (26.811%)  route 4.657ns (73.189%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.665     6.072    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.196 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=6, routed)           1.012     7.208    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X16Y41         LUT4 (Prop_lut4_I0_O)        0.124     7.332 f  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=12, routed)          1.295     8.626    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X10Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.750 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.685     9.436    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X11Y43         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg3_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        1.507    12.699    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X11Y43         FDRE (Setup_fdre_C_CE)      -0.205    12.571    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg3_reg[12]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg0_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 1.706ns (26.723%)  route 4.678ns (73.277%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.665     6.072    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.196 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=6, routed)           1.012     7.208    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X16Y41         LUT4 (Prop_lut4_I0_O)        0.124     7.332 f  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=12, routed)          1.251     8.583    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X10Y48         LUT4 (Prop_lut4_I3_O)        0.124     8.707 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.750     9.457    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0
    SLICE_X12Y48         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg0_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        1.508    12.700    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y48         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X12Y48         FDRE (Setup_fdre_C_CE)      -0.169    12.608    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg0_reg[16]
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  3.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 system_i/leds/U0/ip2bus_data_i_D1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.678%)  route 0.158ns (55.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        0.559     0.900    system_i/leds/U0/s_axi_aclk
    SLICE_X23Y41         FDRE                                         r  system_i/leds/U0/ip2bus_data_i_D1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  system_i/leds/U0/ip2bus_data_i_D1_reg[28]/Q
                         net (fo=1, routed)           0.158     1.186    system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[3]
    SLICE_X20Y42         FDRE                                         r  system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        0.829     1.199    system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y42         FDRE                                         r  system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y42         FDRE (Hold_fdre_C_D)         0.010     1.175    system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.227ns (55.840%)  route 0.180ns (44.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        0.582     0.923    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.180     1.230    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X2Y47          LUT4 (Prop_lut4_I3_O)        0.099     1.329 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.329    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X2Y47          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        0.854     1.224    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y47          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.092     1.287    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.366%)  route 0.215ns (62.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        0.586     0.927    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.215     1.269    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][28]
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        0.853     1.223    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.025     1.219    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/buttons/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.246ns (59.673%)  route 0.166ns (40.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        0.557     0.898    system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y37         FDRE                                         r  system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.148     1.046 r  system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=5, routed)           0.166     1.212    system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q[0]
    SLICE_X22Y37         LUT6 (Prop_lut6_I1_O)        0.098     1.310 r  system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.310    system_i/buttons/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]_0
    SLICE_X22Y37         FDRE                                         r  system_i/buttons/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        0.824     1.194    system_i/buttons/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y37         FDRE                                         r  system_i/buttons/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[29]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X22Y37         FDRE (Hold_fdre_C_D)         0.091     1.251    system_i/buttons/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.422%)  route 0.236ns (62.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        0.586     0.927    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.236     1.303    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][23]
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        0.853     1.223    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.047     1.241    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.029%)  route 0.192ns (59.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.192     1.244    system_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        0.893     1.263    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.054     1.180    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.604%)  route 0.234ns (62.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.234     1.300    system_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        0.893     1.263    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.684%)  route 0.195ns (60.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.195     1.247    system_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        0.893     1.263    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.054     1.180    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.773%)  route 0.160ns (53.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.160     1.226    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X4Y50          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        0.853     1.223    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y50          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.282     0.941    
    SLICE_X4Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.124    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        0.566     0.907    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y45         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg3_reg[8]/Q
                         net (fo=1, routed)           0.056     1.104    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/slv_reg3[8]
    SLICE_X10Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.149 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     1.149    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X10Y45         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1075, routed)        0.834     1.204    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y45         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism             -0.284     0.920    
    SLICE_X10Y45         FDRE (Hold_fdre_C_D)         0.120     1.039    system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X18Y36   system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X18Y36   system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X18Y36   system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X18Y36   system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X18Y38   system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X17Y43   system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y45   system_i/matrix_ip/U0/matrix_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y40    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y43    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y49    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y49    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y49    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y50    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y50    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y50    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y50    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y50    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y50    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y50    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y49    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y49    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y49    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y49    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y39   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y39   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y42   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y42   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



