

================================================================
== Vitis HLS Report for 'atax_Pipeline_lp3_lp4'
================================================================
* Date:           Mon Dec  2 12:52:38 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.114 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1033|     1033|  10.330 us|  10.330 us|  1033|  1033|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp3_lp4  |     1031|     1031|         9|          1|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [src/atax.c:5]   --->   Operation 12 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/atax.c:5]   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten7"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 0, i7 %i" [src/atax.c:5]   --->   Operation 16 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 0, i7 %j_1" [src/atax.c:5]   --->   Operation 17 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc61"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i11 %indvar_flatten7" [src/atax.c:26]   --->   Operation 19 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%icmp_ln26 = icmp_eq  i11 %indvar_flatten7_load, i11 1024" [src/atax.c:26]   --->   Operation 20 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%add_ln26_1 = add i11 %indvar_flatten7_load, i11 1" [src/atax.c:26]   --->   Operation 21 'add' 'add_ln26_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc64, void %for.inc74.preheader.exitStub" [src/atax.c:26]   --->   Operation 22 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j_1_load = load i7 %j_1" [src/atax.c:5]   --->   Operation 23 'load' 'j_1_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/atax.c:26]   --->   Operation 24 'load' 'i_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.77ns)   --->   "%add_ln26 = add i7 %i_load, i7 1" [src/atax.c:26]   --->   Operation 25 'add' 'add_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_1_load, i32 6" [src/atax.c:27]   --->   Operation 26 'bitselect' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.36ns)   --->   "%select_ln5 = select i1 %tmp, i7 0, i7 %j_1_load" [src/atax.c:5]   --->   Operation 27 'select' 'select_ln5' <Predicate = (!icmp_ln26)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.36ns)   --->   "%select_ln26 = select i1 %tmp, i7 %add_ln26, i7 %i_load" [src/atax.c:26]   --->   Operation 28 'select' 'select_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i7 %select_ln26" [src/atax.c:26]   --->   Operation 29 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i7 %select_ln26" [src/atax.c:26]   --->   Operation 30 'zext' 'zext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %zext_ln26" [src/atax.c:26]   --->   Operation 31 'getelementptr' 'tmp1_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%empty = load i6 %tmp1_addr" [src/atax.c:26]   --->   Operation 32 'load' 'empty' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln5_4 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln5, i32 1, i32 5" [src/atax.c:5]   --->   Operation 33 'partselect' 'lshr_ln5_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln26, i5 %lshr_ln5_4" [src/atax.c:28]   --->   Operation 34 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i11 %tmp_5" [src/atax.c:28]   --->   Operation 35 'zext' 'zext_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln28" [src/atax.c:28]   --->   Operation 36 'getelementptr' 'buff_A_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln28" [src/atax.c:28]   --->   Operation 37 'getelementptr' 'buff_A_1_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln5_5 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln5, i32 2, i32 5" [src/atax.c:5]   --->   Operation 38 'partselect' 'lshr_ln5_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/atax.c:28]   --->   Operation 39 'load' 'buff_A_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln28 = or i5 %lshr_ln5_4, i5 1" [src/atax.c:28]   --->   Operation 40 'or' 'or_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln26, i5 %or_ln28" [src/atax.c:28]   --->   Operation 41 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i11 %tmp_6" [src/atax.c:28]   --->   Operation 42 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%buff_A_addr_1 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln28_1" [src/atax.c:28]   --->   Operation 43 'getelementptr' 'buff_A_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%buff_A_1_addr_1 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln28_1" [src/atax.c:28]   --->   Operation 44 'getelementptr' 'buff_A_1_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/atax.c:28]   --->   Operation 45 'load' 'buff_A_1_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%buff_A_load_1 = load i11 %buff_A_addr_1" [src/atax.c:28]   --->   Operation 46 'load' 'buff_A_load_1' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i11 %buff_A_1_addr_1" [src/atax.c:28]   --->   Operation 47 'load' 'buff_A_1_load_1' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 48 [1/1] (0.77ns)   --->   "%add_ln27 = add i7 %select_ln5, i7 4" [src/atax.c:27]   --->   Operation 48 'add' 'add_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln26 = store i11 %add_ln26_1, i11 %indvar_flatten7" [src/atax.c:26]   --->   Operation 49 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 %select_ln26, i7 %i" [src/atax.c:5]   --->   Operation 50 'store' 'store_ln5' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 %add_ln27, i7 %j_1" [src/atax.c:5]   --->   Operation 51 'store' 'store_ln5' <Predicate = (!icmp_ln26)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 52 [1/2] (1.23ns)   --->   "%empty = load i6 %tmp1_addr" [src/atax.c:26]   --->   Operation 52 'load' 'empty' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 53 [1/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/atax.c:28]   --->   Operation 53 'load' 'buff_A_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 54 [1/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/atax.c:28]   --->   Operation 54 'load' 'buff_A_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 55 [1/2] (1.23ns)   --->   "%buff_A_load_1 = load i11 %buff_A_addr_1" [src/atax.c:28]   --->   Operation 55 'load' 'buff_A_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 56 [1/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i11 %buff_A_1_addr_1" [src/atax.c:28]   --->   Operation 56 'load' 'buff_A_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 57 [3/3] (7.01ns)   --->   "%mul1 = fmul i32 %buff_A_load, i32 %empty" [src/atax.c:28]   --->   Operation 57 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [3/3] (7.01ns)   --->   "%mul57_1 = fmul i32 %buff_A_1_load, i32 %empty" [src/atax.c:28]   --->   Operation 58 'fmul' 'mul57_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [3/3] (7.01ns)   --->   "%mul57_2 = fmul i32 %buff_A_load_1, i32 %empty" [src/atax.c:28]   --->   Operation 59 'fmul' 'mul57_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [3/3] (7.01ns)   --->   "%mul57_3 = fmul i32 %buff_A_1_load_1, i32 %empty" [src/atax.c:28]   --->   Operation 60 'fmul' 'mul57_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 61 [2/3] (7.01ns)   --->   "%mul1 = fmul i32 %buff_A_load, i32 %empty" [src/atax.c:28]   --->   Operation 61 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [2/3] (7.01ns)   --->   "%mul57_1 = fmul i32 %buff_A_1_load, i32 %empty" [src/atax.c:28]   --->   Operation 62 'fmul' 'mul57_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [2/3] (7.01ns)   --->   "%mul57_2 = fmul i32 %buff_A_load_1, i32 %empty" [src/atax.c:28]   --->   Operation 63 'fmul' 'mul57_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [2/3] (7.01ns)   --->   "%mul57_3 = fmul i32 %buff_A_1_load_1, i32 %empty" [src/atax.c:28]   --->   Operation 64 'fmul' 'mul57_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i4 %lshr_ln5_5" [src/atax.c:5]   --->   Operation 65 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%buff_y_out_addr = getelementptr i32 %buff_y_out, i64 0, i64 %zext_ln5" [src/atax.c:28]   --->   Operation 66 'getelementptr' 'buff_y_out_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (0.67ns)   --->   "%buff_y_out_load = load i4 %buff_y_out_addr" [src/atax.c:28]   --->   Operation 67 'load' 'buff_y_out_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 68 [1/3] (7.01ns)   --->   "%mul1 = fmul i32 %buff_A_load, i32 %empty" [src/atax.c:28]   --->   Operation 68 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%buff_y_out_1_addr = getelementptr i32 %buff_y_out_1, i64 0, i64 %zext_ln5" [src/atax.c:28]   --->   Operation 69 'getelementptr' 'buff_y_out_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%buff_y_out_2_addr = getelementptr i32 %buff_y_out_2, i64 0, i64 %zext_ln5" [src/atax.c:28]   --->   Operation 70 'getelementptr' 'buff_y_out_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%buff_y_out_3_addr = getelementptr i32 %buff_y_out_3, i64 0, i64 %zext_ln5" [src/atax.c:28]   --->   Operation 71 'getelementptr' 'buff_y_out_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/3] (7.01ns)   --->   "%mul57_1 = fmul i32 %buff_A_1_load, i32 %empty" [src/atax.c:28]   --->   Operation 72 'fmul' 'mul57_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/3] (7.01ns)   --->   "%mul57_2 = fmul i32 %buff_A_load_1, i32 %empty" [src/atax.c:28]   --->   Operation 73 'fmul' 'mul57_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/3] (7.01ns)   --->   "%mul57_3 = fmul i32 %buff_A_1_load_1, i32 %empty" [src/atax.c:28]   --->   Operation 74 'fmul' 'mul57_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [2/2] (0.67ns)   --->   "%buff_y_out_1_load = load i4 %buff_y_out_1_addr" [src/atax.c:28]   --->   Operation 75 'load' 'buff_y_out_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 76 [2/2] (0.67ns)   --->   "%buff_y_out_2_load = load i4 %buff_y_out_2_addr" [src/atax.c:28]   --->   Operation 76 'load' 'buff_y_out_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 77 [2/2] (0.67ns)   --->   "%buff_y_out_3_load = load i4 %buff_y_out_3_addr" [src/atax.c:28]   --->   Operation 77 'load' 'buff_y_out_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 7.11>
ST_6 : Operation 78 [1/2] (0.67ns)   --->   "%buff_y_out_load = load i4 %buff_y_out_addr" [src/atax.c:28]   --->   Operation 78 'load' 'buff_y_out_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 79 [4/4] (6.43ns)   --->   "%add1 = fadd i32 %buff_y_out_load, i32 %mul1" [src/atax.c:28]   --->   Operation 79 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/2] (0.67ns)   --->   "%buff_y_out_1_load = load i4 %buff_y_out_1_addr" [src/atax.c:28]   --->   Operation 80 'load' 'buff_y_out_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 81 [4/4] (6.43ns)   --->   "%add58_1 = fadd i32 %buff_y_out_1_load, i32 %mul57_1" [src/atax.c:28]   --->   Operation 81 'fadd' 'add58_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/2] (0.67ns)   --->   "%buff_y_out_2_load = load i4 %buff_y_out_2_addr" [src/atax.c:28]   --->   Operation 82 'load' 'buff_y_out_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 83 [4/4] (6.43ns)   --->   "%add58_2 = fadd i32 %buff_y_out_2_load, i32 %mul57_2" [src/atax.c:28]   --->   Operation 83 'fadd' 'add58_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/2] (0.67ns)   --->   "%buff_y_out_3_load = load i4 %buff_y_out_3_addr" [src/atax.c:28]   --->   Operation 84 'load' 'buff_y_out_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 85 [4/4] (6.43ns)   --->   "%add58_3 = fadd i32 %buff_y_out_3_load, i32 %mul57_3" [src/atax.c:28]   --->   Operation 85 'fadd' 'add58_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 86 [3/4] (6.43ns)   --->   "%add1 = fadd i32 %buff_y_out_load, i32 %mul1" [src/atax.c:28]   --->   Operation 86 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [3/4] (6.43ns)   --->   "%add58_1 = fadd i32 %buff_y_out_1_load, i32 %mul57_1" [src/atax.c:28]   --->   Operation 87 'fadd' 'add58_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [3/4] (6.43ns)   --->   "%add58_2 = fadd i32 %buff_y_out_2_load, i32 %mul57_2" [src/atax.c:28]   --->   Operation 88 'fadd' 'add58_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [3/4] (6.43ns)   --->   "%add58_3 = fadd i32 %buff_y_out_3_load, i32 %mul57_3" [src/atax.c:28]   --->   Operation 89 'fadd' 'add58_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 90 [2/4] (6.43ns)   --->   "%add1 = fadd i32 %buff_y_out_load, i32 %mul1" [src/atax.c:28]   --->   Operation 90 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [2/4] (6.43ns)   --->   "%add58_1 = fadd i32 %buff_y_out_1_load, i32 %mul57_1" [src/atax.c:28]   --->   Operation 91 'fadd' 'add58_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [2/4] (6.43ns)   --->   "%add58_2 = fadd i32 %buff_y_out_2_load, i32 %mul57_2" [src/atax.c:28]   --->   Operation 92 'fadd' 'add58_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [2/4] (6.43ns)   --->   "%add58_3 = fadd i32 %buff_y_out_3_load, i32 %mul57_3" [src/atax.c:28]   --->   Operation 93 'fadd' 'add58_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 106 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.11>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp3_lp4_str"   --->   Operation 94 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 95 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/atax_opt_8df7f2f6bfcce5e6c5fbcbdfd0467640/opt.tcl:11]   --->   Operation 96 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/4] (6.43ns)   --->   "%add1 = fadd i32 %buff_y_out_load, i32 %mul1" [src/atax.c:28]   --->   Operation 97 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/4] (6.43ns)   --->   "%add58_1 = fadd i32 %buff_y_out_1_load, i32 %mul57_1" [src/atax.c:28]   --->   Operation 98 'fadd' 'add58_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/4] (6.43ns)   --->   "%add58_2 = fadd i32 %buff_y_out_2_load, i32 %mul57_2" [src/atax.c:28]   --->   Operation 99 'fadd' 'add58_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/4] (6.43ns)   --->   "%add58_3 = fadd i32 %buff_y_out_3_load, i32 %mul57_3" [src/atax.c:28]   --->   Operation 100 'fadd' 'add58_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.67ns)   --->   "%store_ln28 = store i32 %add1, i4 %buff_y_out_addr" [src/atax.c:28]   --->   Operation 101 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 102 [1/1] (0.67ns)   --->   "%store_ln28 = store i32 %add58_1, i4 %buff_y_out_1_addr" [src/atax.c:28]   --->   Operation 102 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 103 [1/1] (0.67ns)   --->   "%store_ln28 = store i32 %add58_2, i4 %buff_y_out_2_addr" [src/atax.c:28]   --->   Operation 103 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 104 [1/1] (0.67ns)   --->   "%store_ln28 = store i32 %add58_3, i4 %buff_y_out_3_addr" [src/atax.c:28]   --->   Operation 104 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc61" [src/atax.c:27]   --->   Operation 105 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.797ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln5', src/atax.c:5) of constant 0 on local variable 'i', src/atax.c:5 [12]  (0.427 ns)
	'load' operation 7 bit ('i_load', src/atax.c:26) on local variable 'i', src/atax.c:5 [22]  (0.000 ns)
	'add' operation 7 bit ('add_ln26', src/atax.c:26) [23]  (0.773 ns)
	'select' operation 7 bit ('select_ln26', src/atax.c:26) [28]  (0.360 ns)
	'getelementptr' operation 6 bit ('tmp1_addr', src/atax.c:26) [31]  (0.000 ns)
	'load' operation 32 bit ('empty', src/atax.c:26) on array 'tmp1' [32]  (1.237 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('empty', src/atax.c:26) on array 'tmp1' [32]  (1.237 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', src/atax.c:28) [44]  (7.016 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', src/atax.c:28) [44]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', src/atax.c:28) [44]  (7.016 ns)

 <State 6>: 7.114ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_y_out_load', src/atax.c:28) on array 'buff_y_out' [42]  (0.677 ns)
	'fadd' operation 32 bit ('add1', src/atax.c:28) [45]  (6.437 ns)

 <State 7>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', src/atax.c:28) [45]  (6.437 ns)

 <State 8>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', src/atax.c:28) [45]  (6.437 ns)

 <State 9>: 7.114ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', src/atax.c:28) [45]  (6.437 ns)
	'store' operation 0 bit ('store_ln28', src/atax.c:28) of variable 'add1', src/atax.c:28 on array 'buff_y_out' [66]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
