
Magisterka.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000168d8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000830  08016ab8  08016ab8  00017ab8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080172e8  080172e8  00019388  2**0
                  CONTENTS
  4 .ARM          00000008  080172e8  080172e8  000182e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080172f0  080172f0  00019388  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080172f0  080172f0  000182f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080172f4  080172f4  000182f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000388  20000000  080172f8  00019000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002310  20000388  08017680  00019388  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002698  08017680  00019698  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00019388  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025530  00000000  00000000  000193b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004ebf  00000000  00000000  0003e8e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f18  00000000  00000000  000437a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017f4  00000000  00000000  000456c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d55c  00000000  00000000  00046eb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026638  00000000  00000000  00074410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011f045  00000000  00000000  0009aa48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001b9a8d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009f90  00000000  00000000  001b9ad0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  001c3a60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000388 	.word	0x20000388
 80001fc:	00000000 	.word	0x00000000
 8000200:	08016aa0 	.word	0x08016aa0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000038c 	.word	0x2000038c
 800021c:	08016aa0 	.word	0x08016aa0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	0000      	movs	r0, r0
	...

08001038 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001038:	b5b0      	push	{r4, r5, r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800103e:	f003 f8e2 	bl	8004206 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001042:	f000 fbd1 	bl	80017e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001046:	f001 f9f3 	bl	8002430 <MX_GPIO_Init>
  MX_DMA_Init();
 800104a:	f001 f9a7 	bl	800239c <MX_DMA_Init>
  MX_ADC3_Init();
 800104e:	f000 fc91 	bl	8001974 <MX_ADC3_Init>
  MX_ADC4_Init();
 8001052:	f000 fd5b 	bl	8001b0c <MX_ADC4_Init>
  MX_ADC5_Init();
 8001056:	f000 fdbf 	bl	8001bd8 <MX_ADC5_Init>
  MX_DAC1_Init();
 800105a:	f000 fe43 	bl	8001ce4 <MX_DAC1_Init>
  MX_DAC2_Init();
 800105e:	f000 fe8d 	bl	8001d7c <MX_DAC2_Init>
  MX_TIM1_Init();
 8001062:	f000 fec5 	bl	8001df0 <MX_TIM1_Init>
  MX_TIM8_Init();
 8001066:	f001 f843 	bl	80020f0 <MX_TIM8_Init>
  MX_UART4_Init();
 800106a:	f001 f94b 	bl	8002304 <MX_UART4_Init>
  MX_ADC1_Init();
 800106e:	f000 fc09 	bl	8001884 <MX_ADC1_Init>
  MX_TIM4_Init();
 8001072:	f000 ff4f 	bl	8001f14 <MX_TIM4_Init>
  MX_USB_Device_Init();
 8001076:	f00e fe41 	bl	800fcfc <MX_USB_Device_Init>
  MX_TIM15_Init();
 800107a:	f001 f8cb 	bl	8002214 <MX_TIM15_Init>
  MX_TIM16_Init();
 800107e:	f001 f91b 	bl	80022b8 <MX_TIM16_Init>
  MX_TIM7_Init();
 8001082:	f000 ffff 	bl	8002084 <MX_TIM7_Init>
  MX_TIM6_Init();
 8001086:	f000 ffbd 	bl	8002004 <MX_TIM6_Init>
  MX_CORDIC_Init();
 800108a:	f000 fe17 	bl	8001cbc <MX_CORDIC_Init>


  while (1)
  {

	  	  	  	  checkfaults = Check_Faults();
 800108e:	f001 fc5d 	bl	800294c <Check_Faults>
 8001092:	4603      	mov	r3, r0
 8001094:	461a      	mov	r2, r3
 8001096:	4b7a      	ldr	r3, [pc, #488]	@ (8001280 <main+0x248>)
 8001098:	701a      	strb	r2, [r3, #0]

	  	  	  	  if (dataReceivedFlag) {
 800109a:	4b7a      	ldr	r3, [pc, #488]	@ (8001284 <main+0x24c>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d004      	beq.n	80010ae <main+0x76>
	  	  	  	      // Process the data
	  	  	  	      ParseUSBCommand();  // Function to handle the received command
 80010a4:	f001 fff6 	bl	8003094 <ParseUSBCommand>

	  	  	  	      // Clear the flag after processing
	  	  	  	      dataReceivedFlag = 0;
 80010a8:	4b76      	ldr	r3, [pc, #472]	@ (8001284 <main+0x24c>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	701a      	strb	r2, [r3, #0]
	  	  	  	  }

	  	  	  	  interlock = HAL_GPIO_ReadPin(INTERLOCK_GPIO_Port, INTERLOCK_Pin);
 80010ae:	2104      	movs	r1, #4
 80010b0:	4875      	ldr	r0, [pc, #468]	@ (8001288 <main+0x250>)
 80010b2:	f005 fdbd 	bl	8006c30 <HAL_GPIO_ReadPin>
 80010b6:	4603      	mov	r3, r0
 80010b8:	461a      	mov	r2, r3
 80010ba:	4b74      	ldr	r3, [pc, #464]	@ (800128c <main+0x254>)
 80010bc:	701a      	strb	r2, [r3, #0]

	  	          if (interlock &&  start_program && !(checkfaults)) {
 80010be:	4b73      	ldr	r3, [pc, #460]	@ (800128c <main+0x254>)
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d00e      	beq.n	80010e4 <main+0xac>
 80010c6:	4b72      	ldr	r3, [pc, #456]	@ (8001290 <main+0x258>)
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d00a      	beq.n	80010e4 <main+0xac>
 80010ce:	4b6c      	ldr	r3, [pc, #432]	@ (8001280 <main+0x248>)
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d106      	bne.n	80010e4 <main+0xac>
	  	        	//USB_SendString("State: EVENT start_program \r\n");
	  	              event = EVENT_START;
 80010d6:	4b6f      	ldr	r3, [pc, #444]	@ (8001294 <main+0x25c>)
 80010d8:	2200      	movs	r2, #0
 80010da:	701a      	strb	r2, [r3, #0]
	  	              start_program = 0;
 80010dc:	4b6c      	ldr	r3, [pc, #432]	@ (8001290 <main+0x258>)
 80010de:	2200      	movs	r2, #0
 80010e0:	701a      	strb	r2, [r3, #0]
 80010e2:	e016      	b.n	8001112 <main+0xda>
	  	          }else if (interlock &&  stop_program && !(checkfaults)) {
 80010e4:	4b69      	ldr	r3, [pc, #420]	@ (800128c <main+0x254>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d00b      	beq.n	8001104 <main+0xcc>
 80010ec:	4b6a      	ldr	r3, [pc, #424]	@ (8001298 <main+0x260>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d007      	beq.n	8001104 <main+0xcc>
 80010f4:	4b62      	ldr	r3, [pc, #392]	@ (8001280 <main+0x248>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d103      	bne.n	8001104 <main+0xcc>
		  	        	//USB_SendString("State: EVENT start_program \r\n");
		  	              event = EVENT_SHUTDOWN;
 80010fc:	4b65      	ldr	r3, [pc, #404]	@ (8001294 <main+0x25c>)
 80010fe:	2203      	movs	r2, #3
 8001100:	701a      	strb	r2, [r3, #0]
 8001102:	e006      	b.n	8001112 <main+0xda>
		  	          }
	  	          else if (clear_fault) {
 8001104:	4b65      	ldr	r3, [pc, #404]	@ (800129c <main+0x264>)
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d002      	beq.n	8001112 <main+0xda>
	  	        	  /* clear fault condition */
	  	              event = EVENT_CLEAR_FAULT;
 800110c:	4b61      	ldr	r3, [pc, #388]	@ (8001294 <main+0x25c>)
 800110e:	2202      	movs	r2, #2
 8001110:	701a      	strb	r2, [r3, #0]
	  	          }

	  	         if (!interlock || checkfaults /* fault condition */)
 8001112:	4b5e      	ldr	r3, [pc, #376]	@ (800128c <main+0x254>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d003      	beq.n	8001122 <main+0xea>
 800111a:	4b59      	ldr	r3, [pc, #356]	@ (8001280 <main+0x248>)
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d002      	beq.n	8001128 <main+0xf0>
	  	       	 {
	  	       	  	event = EVENT_FAULT;
 8001122:	4b5c      	ldr	r3, [pc, #368]	@ (8001294 <main+0x25c>)
 8001124:	2201      	movs	r2, #1
 8001126:	701a      	strb	r2, [r3, #0]
	  	       	 }

	  	          // Handle the event and update the state
	  	          currentState = handle_event(currentState, event);
 8001128:	4b5d      	ldr	r3, [pc, #372]	@ (80012a0 <main+0x268>)
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	4a59      	ldr	r2, [pc, #356]	@ (8001294 <main+0x25c>)
 800112e:	7812      	ldrb	r2, [r2, #0]
 8001130:	4611      	mov	r1, r2
 8001132:	4618      	mov	r0, r3
 8001134:	f001 fac8 	bl	80026c8 <handle_event>
 8001138:	4603      	mov	r3, r0
 800113a:	461a      	mov	r2, r3
 800113c:	4b58      	ldr	r3, [pc, #352]	@ (80012a0 <main+0x268>)
 800113e:	701a      	strb	r2, [r3, #0]

	  	          // Perform actions based on the current state
	  	          switch (currentState) {
 8001140:	4b57      	ldr	r3, [pc, #348]	@ (80012a0 <main+0x268>)
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	2b04      	cmp	r3, #4
 8001146:	f200 82f5 	bhi.w	8001734 <main+0x6fc>
 800114a:	a201      	add	r2, pc, #4	@ (adr r2, 8001150 <main+0x118>)
 800114c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001150:	08001165 	.word	0x08001165
 8001154:	08001223 	.word	0x08001223
 8001158:	080012f5 	.word	0x080012f5
 800115c:	08001693 	.word	0x08001693
 8001160:	08001707 	.word	0x08001707
	  	              {
	  	            	//GPIOs
	  	            	//CUrrent Sensors OCD pin needed to go low in reset condition after fault event
	  	            	//HAL_GPIO_WritePin(CS_OCD_1_GPIO_Port, CS_OCD_1_Pin, GPIO_PIN_SET);
	  	            	//HAL_GPIO_WritePin(CS_OCD_2_GPIO_Port, CS_OCD_2_Pin, GPIO_PIN_SET);
	  	            	HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 1); // RESET =  1  = reset turn on IMPORTANT!! WAZNE!!!
 8001164:	2201      	movs	r2, #1
 8001166:	2104      	movs	r1, #4
 8001168:	484e      	ldr	r0, [pc, #312]	@ (80012a4 <main+0x26c>)
 800116a:	f005 fd79 	bl	8006c60 <HAL_GPIO_WritePin>

	  	            	HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, GPIO_PIN_RESET); // STOP
 800116e:	2200      	movs	r2, #0
 8001170:	2120      	movs	r1, #32
 8001172:	4845      	ldr	r0, [pc, #276]	@ (8001288 <main+0x250>)
 8001174:	f005 fd74 	bl	8006c60 <HAL_GPIO_WritePin>

	  	            	HAL_GPIO_WritePin(RESET_INTERLOCK_GPIO_Port, RESET_INTERLOCK_Pin, GPIO_PIN_SET);
 8001178:	2201      	movs	r2, #1
 800117a:	2120      	movs	r1, #32
 800117c:	484a      	ldr	r0, [pc, #296]	@ (80012a8 <main+0x270>)
 800117e:	f005 fd6f 	bl	8006c60 <HAL_GPIO_WritePin>
	  	            	HAL_Delay(1000);
 8001182:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001186:	f003 f8af 	bl	80042e8 <HAL_Delay>
	  	            	HAL_GPIO_WritePin(RESET_INTERLOCK_GPIO_Port, RESET_INTERLOCK_Pin, GPIO_PIN_RESET);
 800118a:	2200      	movs	r2, #0
 800118c:	2120      	movs	r1, #32
 800118e:	4846      	ldr	r0, [pc, #280]	@ (80012a8 <main+0x270>)
 8001190:	f005 fd66 	bl	8006c60 <HAL_GPIO_WritePin>
	  	            	  // Start PWM for delay time transfer to FPGA
	  	            	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001194:	2100      	movs	r1, #0
 8001196:	4845      	ldr	r0, [pc, #276]	@ (80012ac <main+0x274>)
 8001198:	f008 fcc0 	bl	8009b1c <HAL_TIM_PWM_Start>
	  	            	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 800119c:	2104      	movs	r1, #4
 800119e:	4844      	ldr	r0, [pc, #272]	@ (80012b0 <main+0x278>)
 80011a0:	f008 fcbc 	bl	8009b1c <HAL_TIM_PWM_Start>

	  	            	  //DAC for  current reference
	  	            	  ///DAC1_OUT1 	- MAX1
	  	            	  //DAC1_OUT2 	- MAX2
	  	            	  //DAC2_OUT1	- MIN
	  	            	HAL_DAC_Start(&hdac1,DAC1_CHANNEL_1);
 80011a4:	2100      	movs	r1, #0
 80011a6:	4843      	ldr	r0, [pc, #268]	@ (80012b4 <main+0x27c>)
 80011a8:	f004 fe92 	bl	8005ed0 <HAL_DAC_Start>
	  	            	HAL_DAC_Start(&hdac1,DAC1_CHANNEL_2);
 80011ac:	2110      	movs	r1, #16
 80011ae:	4841      	ldr	r0, [pc, #260]	@ (80012b4 <main+0x27c>)
 80011b0:	f004 fe8e 	bl	8005ed0 <HAL_DAC_Start>
	  	            	HAL_DAC_Start(&hdac2,DAC2_CHANNEL_1);
 80011b4:	2100      	movs	r1, #0
 80011b6:	4840      	ldr	r0, [pc, #256]	@ (80012b8 <main+0x280>)
 80011b8:	f004 fe8a 	bl	8005ed0 <HAL_DAC_Start>

	  	            	//if( HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, dac_buffer, BUFFER_SIZE, DAC_ALIGN_12B_R)!= HAL_OK) printf("error");
	  	            	//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2048);

	  	            	  // FAN PWM and 5s timer6 for check temperature and change duty cycle
	  	            	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80011bc:	2100      	movs	r1, #0
 80011be:	483f      	ldr	r0, [pc, #252]	@ (80012bc <main+0x284>)
 80011c0:	f008 fcac 	bl	8009b1c <HAL_TIM_PWM_Start>
	  	            	HAL_TIM_Base_Start_IT(&htim6);
 80011c4:	483e      	ldr	r0, [pc, #248]	@ (80012c0 <main+0x288>)
 80011c6:	f008 fbab 	bl	8009920 <HAL_TIM_Base_Start_IT>

	  	            	HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 80011ca:	217f      	movs	r1, #127	@ 0x7f
 80011cc:	483d      	ldr	r0, [pc, #244]	@ (80012c4 <main+0x28c>)
 80011ce:	f004 fbb1 	bl	8005934 <HAL_ADCEx_Calibration_Start>
	  	            	HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 80011d2:	217f      	movs	r1, #127	@ 0x7f
 80011d4:	483c      	ldr	r0, [pc, #240]	@ (80012c8 <main+0x290>)
 80011d6:	f004 fbad 	bl	8005934 <HAL_ADCEx_Calibration_Start>
	  	            	HAL_ADCEx_Calibration_Start(&hadc5, ADC_SINGLE_ENDED);
 80011da:	217f      	movs	r1, #127	@ 0x7f
 80011dc:	483b      	ldr	r0, [pc, #236]	@ (80012cc <main+0x294>)
 80011de:	f004 fba9 	bl	8005934 <HAL_ADCEx_Calibration_Start>

	  	            	HAL_ADC_Start_DMA(&hadc3, (uint32_t*)adc3_dma_buffer, 5);
 80011e2:	2205      	movs	r2, #5
 80011e4:	493a      	ldr	r1, [pc, #232]	@ (80012d0 <main+0x298>)
 80011e6:	4837      	ldr	r0, [pc, #220]	@ (80012c4 <main+0x28c>)
 80011e8:	f003 fca0 	bl	8004b2c <HAL_ADC_Start_DMA>
	  	            	HAL_ADC_Start_DMA(&hadc4, (uint32_t*)adc4_dma_buffer, 2);
 80011ec:	2202      	movs	r2, #2
 80011ee:	4939      	ldr	r1, [pc, #228]	@ (80012d4 <main+0x29c>)
 80011f0:	4835      	ldr	r0, [pc, #212]	@ (80012c8 <main+0x290>)
 80011f2:	f003 fc9b 	bl	8004b2c <HAL_ADC_Start_DMA>
	  	            	HAL_ADC_Start_DMA(&hadc5, (uint32_t*)adc5_dma_buffer, 10);
 80011f6:	220a      	movs	r2, #10
 80011f8:	4937      	ldr	r1, [pc, #220]	@ (80012d8 <main+0x2a0>)
 80011fa:	4834      	ldr	r0, [pc, #208]	@ (80012cc <main+0x294>)
 80011fc:	f003 fc96 	bl	8004b2c <HAL_ADC_Start_DMA>

	  	            	Set_PWM_DutyCycle(20);
 8001200:	2014      	movs	r0, #20
 8001202:	f001 fabb 	bl	800277c <Set_PWM_DutyCycle>

	  	            	current_sensor1_vref = adc3_dma_buffer[0];// reference for imax imin
 8001206:	4b32      	ldr	r3, [pc, #200]	@ (80012d0 <main+0x298>)
 8001208:	881b      	ldrh	r3, [r3, #0]
 800120a:	b29a      	uxth	r2, r3
 800120c:	4b33      	ldr	r3, [pc, #204]	@ (80012dc <main+0x2a4>)
 800120e:	801a      	strh	r2, [r3, #0]
	  	            	current_sensor2_vref = adc3_dma_buffer[1];// reference for imax imin
 8001210:	4b2f      	ldr	r3, [pc, #188]	@ (80012d0 <main+0x298>)
 8001212:	885b      	ldrh	r3, [r3, #2]
 8001214:	b29a      	uxth	r2, r3
 8001216:	4b32      	ldr	r3, [pc, #200]	@ (80012e0 <main+0x2a8>)
 8001218:	801a      	strh	r2, [r3, #0]

	  	            	currentState = STATE_STANDBY;
 800121a:	4b21      	ldr	r3, [pc, #132]	@ (80012a0 <main+0x268>)
 800121c:	2201      	movs	r2, #1
 800121e:	701a      	strb	r2, [r3, #0]
	  	              }
	  	                  break;
 8001220:	e28d      	b.n	800173e <main+0x706>
	  	              case STATE_STANDBY:
	  	                  // Wait for start_program signal
	  	              {
	  	            	//HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 0); // RESET =  0  = reset turn off
	  	            	//HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, 1); // START FPGA DANCE
	  	            	checkreads = Check_Ready();
 8001222:	f001 fbcd 	bl	80029c0 <Check_Ready>
 8001226:	4603      	mov	r3, r0
 8001228:	461a      	mov	r2, r3
 800122a:	4b2e      	ldr	r3, [pc, #184]	@ (80012e4 <main+0x2ac>)
 800122c:	701a      	strb	r2, [r3, #0]
	  	            	  if(start_program && interlock &&  !(checkfaults)   && checkreads){
 800122e:	4b18      	ldr	r3, [pc, #96]	@ (8001290 <main+0x258>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	2b00      	cmp	r3, #0
 8001234:	f000 8280 	beq.w	8001738 <main+0x700>
 8001238:	4b14      	ldr	r3, [pc, #80]	@ (800128c <main+0x254>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	2b00      	cmp	r3, #0
 800123e:	f000 827b 	beq.w	8001738 <main+0x700>
 8001242:	4b0f      	ldr	r3, [pc, #60]	@ (8001280 <main+0x248>)
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	2b00      	cmp	r3, #0
 8001248:	f040 8276 	bne.w	8001738 <main+0x700>
 800124c:	4b25      	ldr	r3, [pc, #148]	@ (80012e4 <main+0x2ac>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	2b00      	cmp	r3, #0
 8001252:	f000 8271 	beq.w	8001738 <main+0x700>
	  	            		  currentState = STATE_REGULATION;//STATE_SOFT_START;
 8001256:	4b12      	ldr	r3, [pc, #72]	@ (80012a0 <main+0x268>)
 8001258:	2202      	movs	r2, #2
 800125a:	701a      	strb	r2, [r3, #0]

		  	            	  if(once == 0){
 800125c:	4b22      	ldr	r3, [pc, #136]	@ (80012e8 <main+0x2b0>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	2b00      	cmp	r3, #0
 8001262:	f040 8269 	bne.w	8001738 <main+0x700>
		  	            	  //Start timer that start_program ramp and pi regulation
		  	            	HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 0); // RESET =  0  = reset turn off
 8001266:	2200      	movs	r2, #0
 8001268:	2104      	movs	r1, #4
 800126a:	480e      	ldr	r0, [pc, #56]	@ (80012a4 <main+0x26c>)
 800126c:	f005 fcf8 	bl	8006c60 <HAL_GPIO_WritePin>
		  	            	//HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, 1); // START FPGA DANCE
		  	            	HAL_TIM_Base_Start_IT(&htim15); // START TIM15 THATS IS MAIN CONTROL LOOP
 8001270:	481e      	ldr	r0, [pc, #120]	@ (80012ec <main+0x2b4>)
 8001272:	f008 fb55 	bl	8009920 <HAL_TIM_Base_Start_IT>
		  	            	//HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, 1); // START FPGA DANCE
		  	            	RAMP_FINISHED = 0;
 8001276:	4b1e      	ldr	r3, [pc, #120]	@ (80012f0 <main+0x2b8>)
 8001278:	2200      	movs	r2, #0
 800127a:	701a      	strb	r2, [r3, #0]
		  	            	//once = 1;
		  	            	  }
	  	            	  }

	  	              }
	  	                  break;
 800127c:	e25c      	b.n	8001738 <main+0x700>
 800127e:	bf00      	nop
 8001280:	20000b58 	.word	0x20000b58
 8001284:	20000b48 	.word	0x20000b48
 8001288:	48000800 	.word	0x48000800
 800128c:	20000b60 	.word	0x20000b60
 8001290:	20000b54 	.word	0x20000b54
 8001294:	20000018 	.word	0x20000018
 8001298:	20000b55 	.word	0x20000b55
 800129c:	20000b56 	.word	0x20000b56
 80012a0:	20000b57 	.word	0x20000b57
 80012a4:	48001400 	.word	0x48001400
 80012a8:	48001000 	.word	0x48001000
 80012ac:	20000784 	.word	0x20000784
 80012b0:	200008b4 	.word	0x200008b4
 80012b4:	2000069c 	.word	0x2000069c
 80012b8:	200006b0 	.word	0x200006b0
 80012bc:	200007d0 	.word	0x200007d0
 80012c0:	2000081c 	.word	0x2000081c
 80012c4:	20000410 	.word	0x20000410
 80012c8:	2000047c 	.word	0x2000047c
 80012cc:	200004e8 	.word	0x200004e8
 80012d0:	20000a48 	.word	0x20000a48
 80012d4:	20000a5c 	.word	0x20000a5c
 80012d8:	20000a70 	.word	0x20000a70
 80012dc:	20000a2c 	.word	0x20000a2c
 80012e0:	20000a2e 	.word	0x20000a2e
 80012e4:	20000b59 	.word	0x20000b59
 80012e8:	20000b5c 	.word	0x20000b5c
 80012ec:	20000900 	.word	0x20000900
 80012f0:	20000a60 	.word	0x20000a60

	  	              case STATE_REGULATION:
	  	                  // Maintain output voltage/current
	  	            	  // 20khz sample time of regulators Timer 15
	  	                  {
	  	                	  if(flag_control)
 80012f4:	4b64      	ldr	r3, [pc, #400]	@ (8001488 <main+0x450>)
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	f000 821f 	beq.w	800173c <main+0x704>
	  	                	  {
	  	                		  	  	input_vol = Low_pass_filter(input_voltage, input_vol);
 80012fe:	4b63      	ldr	r3, [pc, #396]	@ (800148c <main+0x454>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	ee07 3a90 	vmov	s15, r3
 8001306:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800130a:	4b61      	ldr	r3, [pc, #388]	@ (8001490 <main+0x458>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	ee07 3a10 	vmov	s14, r3
 8001312:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8001316:	eef0 0a47 	vmov.f32	s1, s14
 800131a:	eeb0 0a67 	vmov.f32	s0, s15
 800131e:	f001 fdbb 	bl	8002e98 <Low_pass_filter>
 8001322:	eef0 7a40 	vmov.f32	s15, s0
 8001326:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800132a:	ee17 2a90 	vmov	r2, s15
 800132e:	4b58      	ldr	r3, [pc, #352]	@ (8001490 <main+0x458>)
 8001330:	601a      	str	r2, [r3, #0]
	  	                		  	  	output_vol = Low_pass_filter(output_voltage, output_vol);
 8001332:	4b58      	ldr	r3, [pc, #352]	@ (8001494 <main+0x45c>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	ee07 3a90 	vmov	s15, r3
 800133a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800133e:	4b56      	ldr	r3, [pc, #344]	@ (8001498 <main+0x460>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	ee07 3a10 	vmov	s14, r3
 8001346:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800134a:	eef0 0a47 	vmov.f32	s1, s14
 800134e:	eeb0 0a67 	vmov.f32	s0, s15
 8001352:	f001 fda1 	bl	8002e98 <Low_pass_filter>
 8001356:	eef0 7a40 	vmov.f32	s15, s0
 800135a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800135e:	ee17 2a90 	vmov	r2, s15
 8001362:	4b4d      	ldr	r3, [pc, #308]	@ (8001498 <main+0x460>)
 8001364:	601a      	str	r2, [r3, #0]
	  	                		Gv = (float)output_vol/(float)input_vol;//output_voltage/input_voltage;
 8001366:	4b4c      	ldr	r3, [pc, #304]	@ (8001498 <main+0x460>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	ee07 3a90 	vmov	s15, r3
 800136e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001372:	4b47      	ldr	r3, [pc, #284]	@ (8001490 <main+0x458>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	ee07 3a90 	vmov	s15, r3
 800137a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800137e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001382:	4b46      	ldr	r3, [pc, #280]	@ (800149c <main+0x464>)
 8001384:	edc3 7a00 	vstr	s15, [r3]

	  	                				if(Gv<2) //CZARY
 8001388:	4b44      	ldr	r3, [pc, #272]	@ (800149c <main+0x464>)
 800138a:	edd3 7a00 	vldr	s15, [r3]
 800138e:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001392:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800139a:	f140 8087 	bpl.w	80014ac <main+0x474>
	  	                				{
	  	                					delay_tr = acos(1-Gv)/wr;
 800139e:	4b3f      	ldr	r3, [pc, #252]	@ (800149c <main+0x464>)
 80013a0:	edd3 7a00 	vldr	s15, [r3]
 80013a4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80013a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013ac:	ee17 0a90 	vmov	r0, s15
 80013b0:	f7ff f8f2 	bl	8000598 <__aeabi_f2d>
 80013b4:	4602      	mov	r2, r0
 80013b6:	460b      	mov	r3, r1
 80013b8:	ec43 2b10 	vmov	d0, r2, r3
 80013bc:	f014 f954 	bl	8015668 <acos>
 80013c0:	ec51 0b10 	vmov	r0, r1, d0
 80013c4:	a32c      	add	r3, pc, #176	@ (adr r3, 8001478 <main+0x440>)
 80013c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ca:	f7ff fa67 	bl	800089c <__aeabi_ddiv>
 80013ce:	4602      	mov	r2, r0
 80013d0:	460b      	mov	r3, r1
 80013d2:	4610      	mov	r0, r2
 80013d4:	4619      	mov	r1, r3
 80013d6:	f7ff fc2f 	bl	8000c38 <__aeabi_d2f>
 80013da:	4603      	mov	r3, r0
 80013dc:	4a30      	ldr	r2, [pc, #192]	@ (80014a0 <main+0x468>)
 80013de:	6013      	str	r3, [r2, #0]
	  	                					imin = (int)(Imin_Factor*output_voltage*sqrt((2-Gv)/Gv)/Z); //[mA] Negative current needed to Zero voltage switching in resonance
 80013e0:	4b2c      	ldr	r3, [pc, #176]	@ (8001494 <main+0x45c>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	ee07 3a90 	vmov	s15, r3
 80013e8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80013ec:	4b2d      	ldr	r3, [pc, #180]	@ (80014a4 <main+0x46c>)
 80013ee:	edd3 7a00 	vldr	s15, [r3]
 80013f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013f6:	ee17 0a90 	vmov	r0, s15
 80013fa:	f7ff f8cd 	bl	8000598 <__aeabi_f2d>
 80013fe:	4604      	mov	r4, r0
 8001400:	460d      	mov	r5, r1
 8001402:	4b26      	ldr	r3, [pc, #152]	@ (800149c <main+0x464>)
 8001404:	edd3 7a00 	vldr	s15, [r3]
 8001408:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800140c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001410:	4b22      	ldr	r3, [pc, #136]	@ (800149c <main+0x464>)
 8001412:	edd3 7a00 	vldr	s15, [r3]
 8001416:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800141a:	ee16 0a90 	vmov	r0, s13
 800141e:	f7ff f8bb 	bl	8000598 <__aeabi_f2d>
 8001422:	4602      	mov	r2, r0
 8001424:	460b      	mov	r3, r1
 8001426:	ec43 2b10 	vmov	d0, r2, r3
 800142a:	f014 f9c1 	bl	80157b0 <sqrt>
 800142e:	ec53 2b10 	vmov	r2, r3, d0
 8001432:	4620      	mov	r0, r4
 8001434:	4629      	mov	r1, r5
 8001436:	f7ff f907 	bl	8000648 <__aeabi_dmul>
 800143a:	4602      	mov	r2, r0
 800143c:	460b      	mov	r3, r1
 800143e:	4610      	mov	r0, r2
 8001440:	4619      	mov	r1, r3
 8001442:	a30f      	add	r3, pc, #60	@ (adr r3, 8001480 <main+0x448>)
 8001444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001448:	f7ff fa28 	bl	800089c <__aeabi_ddiv>
 800144c:	4602      	mov	r2, r0
 800144e:	460b      	mov	r3, r1
 8001450:	4610      	mov	r0, r2
 8001452:	4619      	mov	r1, r3
 8001454:	f7ff fba8 	bl	8000ba8 <__aeabi_d2iz>
 8001458:	4603      	mov	r3, r0
 800145a:	461a      	mov	r2, r3
 800145c:	4b12      	ldr	r3, [pc, #72]	@ (80014a8 <main+0x470>)
 800145e:	601a      	str	r2, [r3, #0]
	  	                					if(imin>500) imin = 500;
 8001460:	4b11      	ldr	r3, [pc, #68]	@ (80014a8 <main+0x470>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001468:	d95b      	bls.n	8001522 <main+0x4ea>
 800146a:	4b0f      	ldr	r3, [pc, #60]	@ (80014a8 <main+0x470>)
 800146c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001470:	601a      	str	r2, [r3, #0]
 8001472:	e056      	b.n	8001522 <main+0x4ea>
 8001474:	f3af 8000 	nop.w
 8001478:	78000000 	.word	0x78000000
 800147c:	4190942a 	.word	0x4190942a
 8001480:	9374bc6a 	.word	0x9374bc6a
 8001484:	40624418 	.word	0x40624418
 8001488:	20000b6c 	.word	0x20000b6c
 800148c:	20000a3c 	.word	0x20000a3c
 8001490:	20000024 	.word	0x20000024
 8001494:	20000a54 	.word	0x20000a54
 8001498:	20000028 	.word	0x20000028
 800149c:	20000004 	.word	0x20000004
 80014a0:	20000a64 	.word	0x20000a64
 80014a4:	20000020 	.word	0x20000020
 80014a8:	20000a38 	.word	0x20000a38
	  	                				} else if(Gv>=2)
 80014ac:	4bac      	ldr	r3, [pc, #688]	@ (8001760 <main+0x728>)
 80014ae:	edd3 7a00 	vldr	s15, [r3]
 80014b2:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80014b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014be:	db30      	blt.n	8001522 <main+0x4ea>
	  	                				{
	  	                					delay_tr = (M_PI-acos(1/(Gv-1)))/wr;
 80014c0:	4ba7      	ldr	r3, [pc, #668]	@ (8001760 <main+0x728>)
 80014c2:	edd3 7a00 	vldr	s15, [r3]
 80014c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80014ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80014d2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80014d6:	ee16 0a90 	vmov	r0, s13
 80014da:	f7ff f85d 	bl	8000598 <__aeabi_f2d>
 80014de:	4602      	mov	r2, r0
 80014e0:	460b      	mov	r3, r1
 80014e2:	ec43 2b10 	vmov	d0, r2, r3
 80014e6:	f014 f8bf 	bl	8015668 <acos>
 80014ea:	ec53 2b10 	vmov	r2, r3, d0
 80014ee:	a194      	add	r1, pc, #592	@ (adr r1, 8001740 <main+0x708>)
 80014f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80014f4:	f7fe fef0 	bl	80002d8 <__aeabi_dsub>
 80014f8:	4602      	mov	r2, r0
 80014fa:	460b      	mov	r3, r1
 80014fc:	4610      	mov	r0, r2
 80014fe:	4619      	mov	r1, r3
 8001500:	a391      	add	r3, pc, #580	@ (adr r3, 8001748 <main+0x710>)
 8001502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001506:	f7ff f9c9 	bl	800089c <__aeabi_ddiv>
 800150a:	4602      	mov	r2, r0
 800150c:	460b      	mov	r3, r1
 800150e:	4610      	mov	r0, r2
 8001510:	4619      	mov	r1, r3
 8001512:	f7ff fb91 	bl	8000c38 <__aeabi_d2f>
 8001516:	4603      	mov	r3, r0
 8001518:	4a92      	ldr	r2, [pc, #584]	@ (8001764 <main+0x72c>)
 800151a:	6013      	str	r3, [r2, #0]
	  	                					imin = 0;
 800151c:	4b92      	ldr	r3, [pc, #584]	@ (8001768 <main+0x730>)
 800151e:	2200      	movs	r2, #0
 8001520:	601a      	str	r2, [r3, #0]
	  	                				}
	  	                				if(delay_tr<0.001){
 8001522:	4b90      	ldr	r3, [pc, #576]	@ (8001764 <main+0x72c>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4618      	mov	r0, r3
 8001528:	f7ff f836 	bl	8000598 <__aeabi_f2d>
 800152c:	a388      	add	r3, pc, #544	@ (adr r3, 8001750 <main+0x718>)
 800152e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001532:	f7ff fafb 	bl	8000b2c <__aeabi_dcmplt>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d01a      	beq.n	8001572 <main+0x53a>
	  	                				int delay_tr_freq = (int)(1/delay_tr);
 800153c:	4b89      	ldr	r3, [pc, #548]	@ (8001764 <main+0x72c>)
 800153e:	ed93 7a00 	vldr	s14, [r3]
 8001542:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001546:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800154a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800154e:	ee17 3a90 	vmov	r3, s15
 8001552:	607b      	str	r3, [r7, #4]
	  	                				if(delay_tr_freq>20000000) delay_tr_freq = 15000000;//10Mhz
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	4a85      	ldr	r2, [pc, #532]	@ (800176c <main+0x734>)
 8001558:	4293      	cmp	r3, r2
 800155a:	dd01      	ble.n	8001560 <main+0x528>
 800155c:	4b84      	ldr	r3, [pc, #528]	@ (8001770 <main+0x738>)
 800155e:	607b      	str	r3, [r7, #4]
	  	                				if(once == 0) Update_PWM_Frequency(&htim1, TIM_CHANNEL_1, 221454); // Set TIM1 CH1 to freq that is delay tr and send to fpga
 8001560:	4b84      	ldr	r3, [pc, #528]	@ (8001774 <main+0x73c>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d104      	bne.n	8001572 <main+0x53a>
 8001568:	4a83      	ldr	r2, [pc, #524]	@ (8001778 <main+0x740>)
 800156a:	2100      	movs	r1, #0
 800156c:	4883      	ldr	r0, [pc, #524]	@ (800177c <main+0x744>)
 800156e:	f001 f97d 	bl	800286c <Update_PWM_Frequency>
	  	                				}

	  	                				if(RAMP_FINISHED == 0) RAMP(); // Adding to Vramp stepping voltage to create starting ramp
 8001572:	4b83      	ldr	r3, [pc, #524]	@ (8001780 <main+0x748>)
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d101      	bne.n	800157e <main+0x546>
 800157a:	f001 fb6d 	bl	8002c58 <RAMP>

	  	                				regulatorPI(&imax1, &Integral_I, output_voltage, Vramp, LIM_PEAK_POS, LIM_PEAK_NEG, Kp, Ti, Ts);
 800157e:	4b81      	ldr	r3, [pc, #516]	@ (8001784 <main+0x74c>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	ee07 3a90 	vmov	s15, r3
 8001586:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800158a:	4b7f      	ldr	r3, [pc, #508]	@ (8001788 <main+0x750>)
 800158c:	881b      	ldrh	r3, [r3, #0]
 800158e:	ee07 3a10 	vmov	s14, r3
 8001592:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8001596:	4b7d      	ldr	r3, [pc, #500]	@ (800178c <main+0x754>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	ee06 3a90 	vmov	s13, r3
 800159e:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80015a2:	4b7b      	ldr	r3, [pc, #492]	@ (8001790 <main+0x758>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	ee06 3a10 	vmov	s12, r3
 80015aa:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 80015ae:	4b79      	ldr	r3, [pc, #484]	@ (8001794 <main+0x75c>)
 80015b0:	edd3 5a00 	vldr	s11, [r3]
 80015b4:	4b78      	ldr	r3, [pc, #480]	@ (8001798 <main+0x760>)
 80015b6:	ed93 5a00 	vldr	s10, [r3]
 80015ba:	ed9f 3a78 	vldr	s6, [pc, #480]	@ 800179c <main+0x764>
 80015be:	eef0 2a45 	vmov.f32	s5, s10
 80015c2:	eeb0 2a65 	vmov.f32	s4, s11
 80015c6:	eef0 1a46 	vmov.f32	s3, s12
 80015ca:	eeb0 1a66 	vmov.f32	s2, s13
 80015ce:	eef0 0a47 	vmov.f32	s1, s14
 80015d2:	eeb0 0a67 	vmov.f32	s0, s15
 80015d6:	4972      	ldr	r1, [pc, #456]	@ (80017a0 <main+0x768>)
 80015d8:	4872      	ldr	r0, [pc, #456]	@ (80017a4 <main+0x76c>)
 80015da:	f001 fb93 	bl	8002d04 <regulatorPI>

	  	                				if(output_voltage>40000)
 80015de:	4b69      	ldr	r3, [pc, #420]	@ (8001784 <main+0x74c>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f649 4240 	movw	r2, #40000	@ 0x9c40
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d93c      	bls.n	8001664 <main+0x62c>
	  	                				{
	  	                				delay_hc = (2*C_CAP*output_voltage)/imax1;
 80015ea:	4b66      	ldr	r3, [pc, #408]	@ (8001784 <main+0x74c>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7fe ffb0 	bl	8000554 <__aeabi_ui2d>
 80015f4:	a358      	add	r3, pc, #352	@ (adr r3, 8001758 <main+0x720>)
 80015f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015fa:	f7ff f825 	bl	8000648 <__aeabi_dmul>
 80015fe:	4602      	mov	r2, r0
 8001600:	460b      	mov	r3, r1
 8001602:	4614      	mov	r4, r2
 8001604:	461d      	mov	r5, r3
 8001606:	4b67      	ldr	r3, [pc, #412]	@ (80017a4 <main+0x76c>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4618      	mov	r0, r3
 800160c:	f7fe ffa2 	bl	8000554 <__aeabi_ui2d>
 8001610:	4602      	mov	r2, r0
 8001612:	460b      	mov	r3, r1
 8001614:	4620      	mov	r0, r4
 8001616:	4629      	mov	r1, r5
 8001618:	f7ff f940 	bl	800089c <__aeabi_ddiv>
 800161c:	4602      	mov	r2, r0
 800161e:	460b      	mov	r3, r1
 8001620:	4610      	mov	r0, r2
 8001622:	4619      	mov	r1, r3
 8001624:	f7ff fb08 	bl	8000c38 <__aeabi_d2f>
 8001628:	4603      	mov	r3, r0
 800162a:	4a5f      	ldr	r2, [pc, #380]	@ (80017a8 <main+0x770>)
 800162c:	6013      	str	r3, [r2, #0]
	  	                				int delay_hc_freq = (int)(1/delay_hc);
 800162e:	4b5e      	ldr	r3, [pc, #376]	@ (80017a8 <main+0x770>)
 8001630:	ed93 7a00 	vldr	s14, [r3]
 8001634:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001638:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800163c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001640:	ee17 3a90 	vmov	r3, s15
 8001644:	603b      	str	r3, [r7, #0]
	  	                				if(delay_hc_freq>20000000) delay_hc_freq = 15000000;//10Mhz jakis problem
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	4a48      	ldr	r2, [pc, #288]	@ (800176c <main+0x734>)
 800164a:	4293      	cmp	r3, r2
 800164c:	dd01      	ble.n	8001652 <main+0x61a>
 800164e:	4b48      	ldr	r3, [pc, #288]	@ (8001770 <main+0x738>)
 8001650:	603b      	str	r3, [r7, #0]
	  	                				if(once == 0) Update_PWM_Frequency(&htim8, TIM_CHANNEL_2, 7100000); // Set TIM8 CH1 o freq that is delay hc and send to fpga
 8001652:	4b48      	ldr	r3, [pc, #288]	@ (8001774 <main+0x73c>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d104      	bne.n	8001664 <main+0x62c>
 800165a:	4a54      	ldr	r2, [pc, #336]	@ (80017ac <main+0x774>)
 800165c:	2104      	movs	r1, #4
 800165e:	4854      	ldr	r0, [pc, #336]	@ (80017b0 <main+0x778>)
 8001660:	f001 f904 	bl	800286c <Update_PWM_Frequency>
	  	                				}

	  	                				imax2 = imax1 + imax2_sum;
 8001664:	4b4f      	ldr	r3, [pc, #316]	@ (80017a4 <main+0x76c>)
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	4b52      	ldr	r3, [pc, #328]	@ (80017b4 <main+0x77c>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4413      	add	r3, r2
 800166e:	4a52      	ldr	r2, [pc, #328]	@ (80017b8 <main+0x780>)
 8001670:	6013      	str	r3, [r2, #0]
	  	                				if(once == 0){
 8001672:	4b40      	ldr	r3, [pc, #256]	@ (8001774 <main+0x73c>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d107      	bne.n	800168a <main+0x652>
	  	                						//	HAL_Delay(10);
	  	                						HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, 1); // START FPGA DANCE
 800167a:	2201      	movs	r2, #1
 800167c:	2120      	movs	r1, #32
 800167e:	484f      	ldr	r0, [pc, #316]	@ (80017bc <main+0x784>)
 8001680:	f005 faee 	bl	8006c60 <HAL_GPIO_WritePin>
	  	                						once = 1;
 8001684:	4b3b      	ldr	r3, [pc, #236]	@ (8001774 <main+0x73c>)
 8001686:	2201      	movs	r2, #1
 8001688:	601a      	str	r2, [r3, #0]
	  	                						}

	  	                				flag_control = 0;
 800168a:	4b4d      	ldr	r3, [pc, #308]	@ (80017c0 <main+0x788>)
 800168c:	2200      	movs	r2, #0
 800168e:	701a      	strb	r2, [r3, #0]
	  	                	  }

	  	                  }
	  	                  break;
 8001690:	e054      	b.n	800173c <main+0x704>
	  	              case STATE_FAULT:
	  	                  // Handle fault condition
	  	            	  // Turn off all gate drivers and stop FPGA
	  	              {
	  	            	HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, GPIO_PIN_RESET); // STOP drives mosfet etc
 8001692:	2200      	movs	r2, #0
 8001694:	2120      	movs	r1, #32
 8001696:	4849      	ldr	r0, [pc, #292]	@ (80017bc <main+0x784>)
 8001698:	f005 fae2 	bl	8006c60 <HAL_GPIO_WritePin>

	  	            	//HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 1); // RESET =  1  = reset turn on IMPORTANT!! WAZNE!!!


	  	            	HAL_TIM_Base_Stop_IT(&htim15);
 800169c:	4849      	ldr	r0, [pc, #292]	@ (80017c4 <main+0x78c>)
 800169e:	f008 f9b7 	bl	8009a10 <HAL_TIM_Base_Stop_IT>

	  	            	HAL_GPIO_WritePin(NOT_RST_1_GPIO_Port,NOT_RST_1_Pin, GPIO_PIN_RESET);
 80016a2:	2200      	movs	r2, #0
 80016a4:	2180      	movs	r1, #128	@ 0x80
 80016a6:	4848      	ldr	r0, [pc, #288]	@ (80017c8 <main+0x790>)
 80016a8:	f005 fada 	bl	8006c60 <HAL_GPIO_WritePin>
	  	            	HAL_GPIO_WritePin(NOT_RST_2_GPIO_Port,NOT_RST_2_Pin, GPIO_PIN_RESET);
 80016ac:	2200      	movs	r2, #0
 80016ae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016b2:	4846      	ldr	r0, [pc, #280]	@ (80017cc <main+0x794>)
 80016b4:	f005 fad4 	bl	8006c60 <HAL_GPIO_WritePin>
	  	            	HAL_GPIO_WritePin(NOT_RST_3_GPIO_Port,NOT_RST_3_Pin, GPIO_PIN_RESET);
 80016b8:	2200      	movs	r2, #0
 80016ba:	2101      	movs	r1, #1
 80016bc:	4844      	ldr	r0, [pc, #272]	@ (80017d0 <main+0x798>)
 80016be:	f005 facf 	bl	8006c60 <HAL_GPIO_WritePin>
	  	            	HAL_GPIO_WritePin(NOT_RST_4_GPIO_Port,NOT_RST_4_Pin, GPIO_PIN_RESET);
 80016c2:	2200      	movs	r2, #0
 80016c4:	2140      	movs	r1, #64	@ 0x40
 80016c6:	483d      	ldr	r0, [pc, #244]	@ (80017bc <main+0x784>)
 80016c8:	f005 faca 	bl	8006c60 <HAL_GPIO_WritePin>

	  	            	HAL_GPIO_WritePin(CS_OCD_1_GPIO_Port, CS_OCD_1_Pin, GPIO_PIN_RESET);
 80016cc:	2200      	movs	r2, #0
 80016ce:	2102      	movs	r1, #2
 80016d0:	483e      	ldr	r0, [pc, #248]	@ (80017cc <main+0x794>)
 80016d2:	f005 fac5 	bl	8006c60 <HAL_GPIO_WritePin>
	  	            	HAL_GPIO_WritePin(CS_OCD_2_GPIO_Port, CS_OCD_2_Pin, GPIO_PIN_RESET);
 80016d6:	2200      	movs	r2, #0
 80016d8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016dc:	483d      	ldr	r0, [pc, #244]	@ (80017d4 <main+0x79c>)
 80016de:	f005 fabf 	bl	8006c60 <HAL_GPIO_WritePin>

	  	            	HAL_GPIO_WritePin(RESET_INTERLOCK_GPIO_Port, RESET_INTERLOCK_Pin, GPIO_PIN_SET);
 80016e2:	2201      	movs	r2, #1
 80016e4:	2120      	movs	r1, #32
 80016e6:	4839      	ldr	r0, [pc, #228]	@ (80017cc <main+0x794>)
 80016e8:	f005 faba 	bl	8006c60 <HAL_GPIO_WritePin>

	  	            	HAL_TIM_Base_Start(&htim7); // timer for reset OCD and INTERLOCK reset turn off
 80016ec:	483a      	ldr	r0, [pc, #232]	@ (80017d8 <main+0x7a0>)
 80016ee:	f008 f8a7 	bl	8009840 <HAL_TIM_Base_Start>


	  	            	once = 0;
 80016f2:	4b20      	ldr	r3, [pc, #128]	@ (8001774 <main+0x73c>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
	  	            	start_program = 0;
 80016f8:	4b38      	ldr	r3, [pc, #224]	@ (80017dc <main+0x7a4>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	701a      	strb	r2, [r3, #0]
	  	            	currentState = STATE_SHUTDOWN;
 80016fe:	4b38      	ldr	r3, [pc, #224]	@ (80017e0 <main+0x7a8>)
 8001700:	2204      	movs	r2, #4
 8001702:	701a      	strb	r2, [r3, #0]
	  	              }
	  	                  break;
 8001704:	e01b      	b.n	800173e <main+0x706>
	  	              case STATE_SHUTDOWN:
	  	                  // Safely shut down the converter
	  	              {
	  	            	HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, GPIO_PIN_RESET);
 8001706:	2200      	movs	r2, #0
 8001708:	2120      	movs	r1, #32
 800170a:	482c      	ldr	r0, [pc, #176]	@ (80017bc <main+0x784>)
 800170c:	f005 faa8 	bl	8006c60 <HAL_GPIO_WritePin>
	  	            	HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 1); // RESET =  1  = reset turn on IMPORTANT!! WAZNE!!!
 8001710:	2201      	movs	r2, #1
 8001712:	2104      	movs	r1, #4
 8001714:	482f      	ldr	r0, [pc, #188]	@ (80017d4 <main+0x79c>)
 8001716:	f005 faa3 	bl	8006c60 <HAL_GPIO_WritePin>
	  	            	HAL_TIM_Base_Stop_IT(&htim15);
 800171a:	482a      	ldr	r0, [pc, #168]	@ (80017c4 <main+0x78c>)
 800171c:	f008 f978 	bl	8009a10 <HAL_TIM_Base_Stop_IT>
	  	            	RAMP_FINISHED, once = 0;
 8001720:	4b14      	ldr	r3, [pc, #80]	@ (8001774 <main+0x73c>)
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
	  	            	imax1, imax2,vout, Vramp, delay_tr, delay_hc, Gv, Integral_I, prev_delta, input_vol, output_vol = 1;
 8001726:	4b2f      	ldr	r3, [pc, #188]	@ (80017e4 <main+0x7ac>)
 8001728:	2201      	movs	r2, #1
 800172a:	601a      	str	r2, [r3, #0]


	  	            	currentState = STATE_STANDBY;
 800172c:	4b2c      	ldr	r3, [pc, #176]	@ (80017e0 <main+0x7a8>)
 800172e:	2201      	movs	r2, #1
 8001730:	701a      	strb	r2, [r3, #0]
	  	              }

	  	                  break;
 8001732:	e004      	b.n	800173e <main+0x706>
	  	              default:
	  	                  break;
 8001734:	bf00      	nop
 8001736:	e4aa      	b.n	800108e <main+0x56>
	  	                  break;
 8001738:	bf00      	nop
 800173a:	e4a8      	b.n	800108e <main+0x56>
	  	                  break;
 800173c:	bf00      	nop
	  	  	  	  checkfaults = Check_Faults();
 800173e:	e4a6      	b.n	800108e <main+0x56>
 8001740:	54442d18 	.word	0x54442d18
 8001744:	400921fb 	.word	0x400921fb
 8001748:	78000000 	.word	0x78000000
 800174c:	4190942a 	.word	0x4190942a
 8001750:	d2f1a9fc 	.word	0xd2f1a9fc
 8001754:	3f50624d 	.word	0x3f50624d
 8001758:	e5c45270 	.word	0xe5c45270
 800175c:	3e32e5d9 	.word	0x3e32e5d9
 8001760:	20000004 	.word	0x20000004
 8001764:	20000a64 	.word	0x20000a64
 8001768:	20000a38 	.word	0x20000a38
 800176c:	01312d00 	.word	0x01312d00
 8001770:	00e4e1c0 	.word	0x00e4e1c0
 8001774:	20000b5c 	.word	0x20000b5c
 8001778:	0003610e 	.word	0x0003610e
 800177c:	20000784 	.word	0x20000784
 8001780:	20000a60 	.word	0x20000a60
 8001784:	20000a54 	.word	0x20000a54
 8001788:	20000a58 	.word	0x20000a58
 800178c:	20000010 	.word	0x20000010
 8001790:	20000014 	.word	0x20000014
 8001794:	20000008 	.word	0x20000008
 8001798:	2000000c 	.word	0x2000000c
 800179c:	3851b717 	.word	0x3851b717
 80017a0:	20000b4c 	.word	0x20000b4c
 80017a4:	20000a30 	.word	0x20000a30
 80017a8:	20000a68 	.word	0x20000a68
 80017ac:	006c5660 	.word	0x006c5660
 80017b0:	200008b4 	.word	0x200008b4
 80017b4:	20000a6c 	.word	0x20000a6c
 80017b8:	20000a34 	.word	0x20000a34
 80017bc:	48000800 	.word	0x48000800
 80017c0:	20000b6c 	.word	0x20000b6c
 80017c4:	20000900 	.word	0x20000900
 80017c8:	48000400 	.word	0x48000400
 80017cc:	48001000 	.word	0x48001000
 80017d0:	48000c00 	.word	0x48000c00
 80017d4:	48001400 	.word	0x48001400
 80017d8:	20000868 	.word	0x20000868
 80017dc:	20000b54 	.word	0x20000b54
 80017e0:	20000b57 	.word	0x20000b57
 80017e4:	20000028 	.word	0x20000028

080017e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b094      	sub	sp, #80	@ 0x50
 80017ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017ee:	f107 0318 	add.w	r3, r7, #24
 80017f2:	2238      	movs	r2, #56	@ 0x38
 80017f4:	2100      	movs	r1, #0
 80017f6:	4618      	mov	r0, r3
 80017f8:	f00f ff5d 	bl	80116b6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017fc:	1d3b      	adds	r3, r7, #4
 80017fe:	2200      	movs	r2, #0
 8001800:	601a      	str	r2, [r3, #0]
 8001802:	605a      	str	r2, [r3, #4]
 8001804:	609a      	str	r2, [r3, #8]
 8001806:	60da      	str	r2, [r3, #12]
 8001808:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800180a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800180e:	f006 ff8f 	bl	8008730 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8001812:	2322      	movs	r3, #34	@ 0x22
 8001814:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001816:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800181a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800181c:	2340      	movs	r3, #64	@ 0x40
 800181e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001820:	2301      	movs	r3, #1
 8001822:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001824:	2302      	movs	r3, #2
 8001826:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001828:	2302      	movs	r3, #2
 800182a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800182c:	2304      	movs	r3, #4
 800182e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 75;
 8001830:	234b      	movs	r3, #75	@ 0x4b
 8001832:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001834:	2302      	movs	r3, #2
 8001836:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001838:	2302      	movs	r3, #2
 800183a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800183c:	2302      	movs	r3, #2
 800183e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001840:	f107 0318 	add.w	r3, r7, #24
 8001844:	4618      	mov	r0, r3
 8001846:	f007 f827 	bl	8008898 <HAL_RCC_OscConfig>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8001850:	f001 fed6 	bl	8003600 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001854:	230f      	movs	r3, #15
 8001856:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001858:	2303      	movs	r3, #3
 800185a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800185c:	2300      	movs	r3, #0
 800185e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001860:	2300      	movs	r3, #0
 8001862:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001864:	2300      	movs	r3, #0
 8001866:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001868:	1d3b      	adds	r3, r7, #4
 800186a:	2104      	movs	r1, #4
 800186c:	4618      	mov	r0, r3
 800186e:	f007 fb25 	bl	8008ebc <HAL_RCC_ClockConfig>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001878:	f001 fec2 	bl	8003600 <Error_Handler>
  }
}
 800187c:	bf00      	nop
 800187e:	3750      	adds	r7, #80	@ 0x50
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}

08001884 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b08c      	sub	sp, #48	@ 0x30
 8001888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800188a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800188e:	2200      	movs	r2, #0
 8001890:	601a      	str	r2, [r3, #0]
 8001892:	605a      	str	r2, [r3, #4]
 8001894:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001896:	1d3b      	adds	r3, r7, #4
 8001898:	2220      	movs	r2, #32
 800189a:	2100      	movs	r1, #0
 800189c:	4618      	mov	r0, r3
 800189e:	f00f ff0a 	bl	80116b6 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80018a2:	4b32      	ldr	r3, [pc, #200]	@ (800196c <MX_ADC1_Init+0xe8>)
 80018a4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80018a8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80018aa:	4b30      	ldr	r3, [pc, #192]	@ (800196c <MX_ADC1_Init+0xe8>)
 80018ac:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80018b0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80018b2:	4b2e      	ldr	r3, [pc, #184]	@ (800196c <MX_ADC1_Init+0xe8>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018b8:	4b2c      	ldr	r3, [pc, #176]	@ (800196c <MX_ADC1_Init+0xe8>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80018be:	4b2b      	ldr	r3, [pc, #172]	@ (800196c <MX_ADC1_Init+0xe8>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80018c4:	4b29      	ldr	r3, [pc, #164]	@ (800196c <MX_ADC1_Init+0xe8>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80018ca:	4b28      	ldr	r3, [pc, #160]	@ (800196c <MX_ADC1_Init+0xe8>)
 80018cc:	2204      	movs	r2, #4
 80018ce:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80018d0:	4b26      	ldr	r3, [pc, #152]	@ (800196c <MX_ADC1_Init+0xe8>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80018d6:	4b25      	ldr	r3, [pc, #148]	@ (800196c <MX_ADC1_Init+0xe8>)
 80018d8:	2200      	movs	r2, #0
 80018da:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80018dc:	4b23      	ldr	r3, [pc, #140]	@ (800196c <MX_ADC1_Init+0xe8>)
 80018de:	2201      	movs	r2, #1
 80018e0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80018e2:	4b22      	ldr	r3, [pc, #136]	@ (800196c <MX_ADC1_Init+0xe8>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018ea:	4b20      	ldr	r3, [pc, #128]	@ (800196c <MX_ADC1_Init+0xe8>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80018f0:	4b1e      	ldr	r3, [pc, #120]	@ (800196c <MX_ADC1_Init+0xe8>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80018f6:	4b1d      	ldr	r3, [pc, #116]	@ (800196c <MX_ADC1_Init+0xe8>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80018fe:	4b1b      	ldr	r3, [pc, #108]	@ (800196c <MX_ADC1_Init+0xe8>)
 8001900:	2200      	movs	r2, #0
 8001902:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001904:	4b19      	ldr	r3, [pc, #100]	@ (800196c <MX_ADC1_Init+0xe8>)
 8001906:	2200      	movs	r2, #0
 8001908:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800190c:	4817      	ldr	r0, [pc, #92]	@ (800196c <MX_ADC1_Init+0xe8>)
 800190e:	f002 ff51 	bl	80047b4 <HAL_ADC_Init>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8001918:	f001 fe72 	bl	8003600 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800191c:	2300      	movs	r3, #0
 800191e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001920:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001924:	4619      	mov	r1, r3
 8001926:	4811      	ldr	r0, [pc, #68]	@ (800196c <MX_ADC1_Init+0xe8>)
 8001928:	f004 f866 	bl	80059f8 <HAL_ADCEx_MultiModeConfigChannel>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001932:	f001 fe65 	bl	8003600 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001936:	4b0e      	ldr	r3, [pc, #56]	@ (8001970 <MX_ADC1_Init+0xec>)
 8001938:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800193a:	2306      	movs	r3, #6
 800193c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 800193e:	2307      	movs	r3, #7
 8001940:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001942:	237f      	movs	r3, #127	@ 0x7f
 8001944:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001946:	2304      	movs	r3, #4
 8001948:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800194a:	2300      	movs	r3, #0
 800194c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800194e:	1d3b      	adds	r3, r7, #4
 8001950:	4619      	mov	r1, r3
 8001952:	4806      	ldr	r0, [pc, #24]	@ (800196c <MX_ADC1_Init+0xe8>)
 8001954:	f003 f9d2 	bl	8004cfc <HAL_ADC_ConfigChannel>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800195e:	f001 fe4f 	bl	8003600 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001962:	bf00      	nop
 8001964:	3730      	adds	r7, #48	@ 0x30
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	200003a4 	.word	0x200003a4
 8001970:	cb840000 	.word	0xcb840000

08001974 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b08c      	sub	sp, #48	@ 0x30
 8001978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800197a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800197e:	2200      	movs	r2, #0
 8001980:	601a      	str	r2, [r3, #0]
 8001982:	605a      	str	r2, [r3, #4]
 8001984:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001986:	1d3b      	adds	r3, r7, #4
 8001988:	2220      	movs	r2, #32
 800198a:	2100      	movs	r1, #0
 800198c:	4618      	mov	r0, r3
 800198e:	f00f fe92 	bl	80116b6 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8001992:	4b57      	ldr	r3, [pc, #348]	@ (8001af0 <MX_ADC3_Init+0x17c>)
 8001994:	4a57      	ldr	r2, [pc, #348]	@ (8001af4 <MX_ADC3_Init+0x180>)
 8001996:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 8001998:	4b55      	ldr	r3, [pc, #340]	@ (8001af0 <MX_ADC3_Init+0x17c>)
 800199a:	f44f 12a0 	mov.w	r2, #1310720	@ 0x140000
 800199e:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80019a0:	4b53      	ldr	r3, [pc, #332]	@ (8001af0 <MX_ADC3_Init+0x17c>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019a6:	4b52      	ldr	r3, [pc, #328]	@ (8001af0 <MX_ADC3_Init+0x17c>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 80019ac:	4b50      	ldr	r3, [pc, #320]	@ (8001af0 <MX_ADC3_Init+0x17c>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80019b2:	4b4f      	ldr	r3, [pc, #316]	@ (8001af0 <MX_ADC3_Init+0x17c>)
 80019b4:	2201      	movs	r2, #1
 80019b6:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80019b8:	4b4d      	ldr	r3, [pc, #308]	@ (8001af0 <MX_ADC3_Init+0x17c>)
 80019ba:	2204      	movs	r2, #4
 80019bc:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80019be:	4b4c      	ldr	r3, [pc, #304]	@ (8001af0 <MX_ADC3_Init+0x17c>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = ENABLE;
 80019c4:	4b4a      	ldr	r3, [pc, #296]	@ (8001af0 <MX_ADC3_Init+0x17c>)
 80019c6:	2201      	movs	r2, #1
 80019c8:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 5;
 80019ca:	4b49      	ldr	r3, [pc, #292]	@ (8001af0 <MX_ADC3_Init+0x17c>)
 80019cc:	2205      	movs	r2, #5
 80019ce:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80019d0:	4b47      	ldr	r3, [pc, #284]	@ (8001af0 <MX_ADC3_Init+0x17c>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019d8:	4b45      	ldr	r3, [pc, #276]	@ (8001af0 <MX_ADC3_Init+0x17c>)
 80019da:	2200      	movs	r2, #0
 80019dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80019de:	4b44      	ldr	r3, [pc, #272]	@ (8001af0 <MX_ADC3_Init+0x17c>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.DMAContinuousRequests = ENABLE;
 80019e4:	4b42      	ldr	r3, [pc, #264]	@ (8001af0 <MX_ADC3_Init+0x17c>)
 80019e6:	2201      	movs	r2, #1
 80019e8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80019ec:	4b40      	ldr	r3, [pc, #256]	@ (8001af0 <MX_ADC3_Init+0x17c>)
 80019ee:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80019f2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 80019f4:	4b3e      	ldr	r3, [pc, #248]	@ (8001af0 <MX_ADC3_Init+0x17c>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80019fc:	483c      	ldr	r0, [pc, #240]	@ (8001af0 <MX_ADC3_Init+0x17c>)
 80019fe:	f002 fed9 	bl	80047b4 <HAL_ADC_Init>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <MX_ADC3_Init+0x98>
  {
    Error_Handler();
 8001a08:	f001 fdfa 	bl	8003600 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8001a10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a14:	4619      	mov	r1, r3
 8001a16:	4836      	ldr	r0, [pc, #216]	@ (8001af0 <MX_ADC3_Init+0x17c>)
 8001a18:	f003 ffee 	bl	80059f8 <HAL_ADCEx_MultiModeConfigChannel>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <MX_ADC3_Init+0xb2>
  {
    Error_Handler();
 8001a22:	f001 fded 	bl	8003600 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001a26:	4b34      	ldr	r3, [pc, #208]	@ (8001af8 <MX_ADC3_Init+0x184>)
 8001a28:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a2a:	2306      	movs	r3, #6
 8001a2c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001a32:	237f      	movs	r3, #127	@ 0x7f
 8001a34:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_1;
 8001a36:	2300      	movs	r3, #0
 8001a38:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 38;
 8001a3a:	2326      	movs	r3, #38	@ 0x26
 8001a3c:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC_OFFSET_SIGN_POSITIVE;
 8001a3e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001a42:	61fb      	str	r3, [r7, #28]
  sConfig.OffsetSaturation = DISABLE;
 8001a44:	2300      	movs	r3, #0
 8001a46:	f887 3020 	strb.w	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001a4a:	1d3b      	adds	r3, r7, #4
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	4828      	ldr	r0, [pc, #160]	@ (8001af0 <MX_ADC3_Init+0x17c>)
 8001a50:	f003 f954 	bl	8004cfc <HAL_ADC_ConfigChannel>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <MX_ADC3_Init+0xea>
  {
    Error_Handler();
 8001a5a:	f001 fdd1 	bl	8003600 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001a5e:	4b27      	ldr	r3, [pc, #156]	@ (8001afc <MX_ADC3_Init+0x188>)
 8001a60:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001a62:	230c      	movs	r3, #12
 8001a64:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_2;
 8001a66:	2301      	movs	r3, #1
 8001a68:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 37;
 8001a6a:	2325      	movs	r3, #37	@ 0x25
 8001a6c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001a6e:	1d3b      	adds	r3, r7, #4
 8001a70:	4619      	mov	r1, r3
 8001a72:	481f      	ldr	r0, [pc, #124]	@ (8001af0 <MX_ADC3_Init+0x17c>)
 8001a74:	f003 f942 	bl	8004cfc <HAL_ADC_ConfigChannel>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d001      	beq.n	8001a82 <MX_ADC3_Init+0x10e>
  {
    Error_Handler();
 8001a7e:	f001 fdbf 	bl	8003600 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001a82:	4b1f      	ldr	r3, [pc, #124]	@ (8001b00 <MX_ADC3_Init+0x18c>)
 8001a84:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001a86:	2312      	movs	r3, #18
 8001a88:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_3;
 8001a8a:	2302      	movs	r3, #2
 8001a8c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 8;
 8001a8e:	2308      	movs	r3, #8
 8001a90:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001a92:	1d3b      	adds	r3, r7, #4
 8001a94:	4619      	mov	r1, r3
 8001a96:	4816      	ldr	r0, [pc, #88]	@ (8001af0 <MX_ADC3_Init+0x17c>)
 8001a98:	f003 f930 	bl	8004cfc <HAL_ADC_ConfigChannel>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d001      	beq.n	8001aa6 <MX_ADC3_Init+0x132>
  {
    Error_Handler();
 8001aa2:	f001 fdad 	bl	8003600 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001aa6:	4b17      	ldr	r3, [pc, #92]	@ (8001b04 <MX_ADC3_Init+0x190>)
 8001aa8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001aaa:	2318      	movs	r3, #24
 8001aac:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001aae:	2304      	movs	r3, #4
 8001ab0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001ab6:	1d3b      	adds	r3, r7, #4
 8001ab8:	4619      	mov	r1, r3
 8001aba:	480d      	ldr	r0, [pc, #52]	@ (8001af0 <MX_ADC3_Init+0x17c>)
 8001abc:	f003 f91e 	bl	8004cfc <HAL_ADC_ConfigChannel>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d001      	beq.n	8001aca <MX_ADC3_Init+0x156>
  {
    Error_Handler();
 8001ac6:	f001 fd9b 	bl	8003600 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001aca:	4b0f      	ldr	r3, [pc, #60]	@ (8001b08 <MX_ADC3_Init+0x194>)
 8001acc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001ace:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ad2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001ad4:	1d3b      	adds	r3, r7, #4
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	4805      	ldr	r0, [pc, #20]	@ (8001af0 <MX_ADC3_Init+0x17c>)
 8001ada:	f003 f90f 	bl	8004cfc <HAL_ADC_ConfigChannel>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <MX_ADC3_Init+0x174>
  {
    Error_Handler();
 8001ae4:	f001 fd8c 	bl	8003600 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001ae8:	bf00      	nop
 8001aea:	3730      	adds	r7, #48	@ 0x30
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	20000410 	.word	0x20000410
 8001af4:	50000400 	.word	0x50000400
 8001af8:	04300002 	.word	0x04300002
 8001afc:	08600004 	.word	0x08600004
 8001b00:	0c900008 	.word	0x0c900008
 8001b04:	10c00010 	.word	0x10c00010
 8001b08:	14f00020 	.word	0x14f00020

08001b0c <MX_ADC4_Init>:
  * @brief ADC4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC4_Init(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b088      	sub	sp, #32
 8001b10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b12:	463b      	mov	r3, r7
 8001b14:	2220      	movs	r2, #32
 8001b16:	2100      	movs	r1, #0
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f00f fdcc 	bl	80116b6 <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 8001b1e:	4b2b      	ldr	r3, [pc, #172]	@ (8001bcc <MX_ADC4_Init+0xc0>)
 8001b20:	4a2b      	ldr	r2, [pc, #172]	@ (8001bd0 <MX_ADC4_Init+0xc4>)
 8001b22:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 8001b24:	4b29      	ldr	r3, [pc, #164]	@ (8001bcc <MX_ADC4_Init+0xc0>)
 8001b26:	f44f 12a0 	mov.w	r2, #1310720	@ 0x140000
 8001b2a:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 8001b2c:	4b27      	ldr	r3, [pc, #156]	@ (8001bcc <MX_ADC4_Init+0xc0>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b32:	4b26      	ldr	r3, [pc, #152]	@ (8001bcc <MX_ADC4_Init+0xc0>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	60da      	str	r2, [r3, #12]
  hadc4.Init.GainCompensation = 0;
 8001b38:	4b24      	ldr	r3, [pc, #144]	@ (8001bcc <MX_ADC4_Init+0xc0>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	611a      	str	r2, [r3, #16]
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b3e:	4b23      	ldr	r3, [pc, #140]	@ (8001bcc <MX_ADC4_Init+0xc0>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	615a      	str	r2, [r3, #20]
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b44:	4b21      	ldr	r3, [pc, #132]	@ (8001bcc <MX_ADC4_Init+0xc0>)
 8001b46:	2204      	movs	r2, #4
 8001b48:	619a      	str	r2, [r3, #24]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 8001b4a:	4b20      	ldr	r3, [pc, #128]	@ (8001bcc <MX_ADC4_Init+0xc0>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	771a      	strb	r2, [r3, #28]
  hadc4.Init.ContinuousConvMode = ENABLE;
 8001b50:	4b1e      	ldr	r3, [pc, #120]	@ (8001bcc <MX_ADC4_Init+0xc0>)
 8001b52:	2201      	movs	r2, #1
 8001b54:	775a      	strb	r2, [r3, #29]
  hadc4.Init.NbrOfConversion = 1;
 8001b56:	4b1d      	ldr	r3, [pc, #116]	@ (8001bcc <MX_ADC4_Init+0xc0>)
 8001b58:	2201      	movs	r2, #1
 8001b5a:	621a      	str	r2, [r3, #32]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 8001b5c:	4b1b      	ldr	r3, [pc, #108]	@ (8001bcc <MX_ADC4_Init+0xc0>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b64:	4b19      	ldr	r3, [pc, #100]	@ (8001bcc <MX_ADC4_Init+0xc0>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b6a:	4b18      	ldr	r3, [pc, #96]	@ (8001bcc <MX_ADC4_Init+0xc0>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc4.Init.DMAContinuousRequests = ENABLE;
 8001b70:	4b16      	ldr	r3, [pc, #88]	@ (8001bcc <MX_ADC4_Init+0xc0>)
 8001b72:	2201      	movs	r2, #1
 8001b74:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001b78:	4b14      	ldr	r3, [pc, #80]	@ (8001bcc <MX_ADC4_Init+0xc0>)
 8001b7a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001b7e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 8001b80:	4b12      	ldr	r3, [pc, #72]	@ (8001bcc <MX_ADC4_Init+0xc0>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8001b88:	4810      	ldr	r0, [pc, #64]	@ (8001bcc <MX_ADC4_Init+0xc0>)
 8001b8a:	f002 fe13 	bl	80047b4 <HAL_ADC_Init>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <MX_ADC4_Init+0x8c>
  {
    Error_Handler();
 8001b94:	f001 fd34 	bl	8003600 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001b98:	4b0e      	ldr	r3, [pc, #56]	@ (8001bd4 <MX_ADC4_Init+0xc8>)
 8001b9a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b9c:	2306      	movs	r3, #6
 8001b9e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001ba0:	2307      	movs	r3, #7
 8001ba2:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001ba4:	237f      	movs	r3, #127	@ 0x7f
 8001ba6:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001ba8:	2304      	movs	r3, #4
 8001baa:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001bac:	2300      	movs	r3, #0
 8001bae:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8001bb0:	463b      	mov	r3, r7
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4805      	ldr	r0, [pc, #20]	@ (8001bcc <MX_ADC4_Init+0xc0>)
 8001bb6:	f003 f8a1 	bl	8004cfc <HAL_ADC_ConfigChannel>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <MX_ADC4_Init+0xb8>
  {
    Error_Handler();
 8001bc0:	f001 fd1e 	bl	8003600 <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 8001bc4:	bf00      	nop
 8001bc6:	3720      	adds	r7, #32
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	2000047c 	.word	0x2000047c
 8001bd0:	50000500 	.word	0x50000500
 8001bd4:	04300002 	.word	0x04300002

08001bd8 <MX_ADC5_Init>:
  * @brief ADC5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC5_Init(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b088      	sub	sp, #32
 8001bdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC5_Init 0 */

  /* USER CODE END ADC5_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001bde:	463b      	mov	r3, r7
 8001be0:	2220      	movs	r2, #32
 8001be2:	2100      	movs	r1, #0
 8001be4:	4618      	mov	r0, r3
 8001be6:	f00f fd66 	bl	80116b6 <memset>

  /* USER CODE END ADC5_Init 1 */

  /** Common config
  */
  hadc5.Instance = ADC5;
 8001bea:	4b31      	ldr	r3, [pc, #196]	@ (8001cb0 <MX_ADC5_Init+0xd8>)
 8001bec:	4a31      	ldr	r2, [pc, #196]	@ (8001cb4 <MX_ADC5_Init+0xdc>)
 8001bee:	601a      	str	r2, [r3, #0]
  hadc5.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 8001bf0:	4b2f      	ldr	r3, [pc, #188]	@ (8001cb0 <MX_ADC5_Init+0xd8>)
 8001bf2:	f44f 12a0 	mov.w	r2, #1310720	@ 0x140000
 8001bf6:	605a      	str	r2, [r3, #4]
  hadc5.Init.Resolution = ADC_RESOLUTION_12B;
 8001bf8:	4b2d      	ldr	r3, [pc, #180]	@ (8001cb0 <MX_ADC5_Init+0xd8>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	609a      	str	r2, [r3, #8]
  hadc5.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001bfe:	4b2c      	ldr	r3, [pc, #176]	@ (8001cb0 <MX_ADC5_Init+0xd8>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	60da      	str	r2, [r3, #12]
  hadc5.Init.GainCompensation = 0;
 8001c04:	4b2a      	ldr	r3, [pc, #168]	@ (8001cb0 <MX_ADC5_Init+0xd8>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	611a      	str	r2, [r3, #16]
  hadc5.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001c0a:	4b29      	ldr	r3, [pc, #164]	@ (8001cb0 <MX_ADC5_Init+0xd8>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	615a      	str	r2, [r3, #20]
  hadc5.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c10:	4b27      	ldr	r3, [pc, #156]	@ (8001cb0 <MX_ADC5_Init+0xd8>)
 8001c12:	2204      	movs	r2, #4
 8001c14:	619a      	str	r2, [r3, #24]
  hadc5.Init.LowPowerAutoWait = DISABLE;
 8001c16:	4b26      	ldr	r3, [pc, #152]	@ (8001cb0 <MX_ADC5_Init+0xd8>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	771a      	strb	r2, [r3, #28]
  hadc5.Init.ContinuousConvMode = ENABLE;
 8001c1c:	4b24      	ldr	r3, [pc, #144]	@ (8001cb0 <MX_ADC5_Init+0xd8>)
 8001c1e:	2201      	movs	r2, #1
 8001c20:	775a      	strb	r2, [r3, #29]
  hadc5.Init.NbrOfConversion = 1;
 8001c22:	4b23      	ldr	r3, [pc, #140]	@ (8001cb0 <MX_ADC5_Init+0xd8>)
 8001c24:	2201      	movs	r2, #1
 8001c26:	621a      	str	r2, [r3, #32]
  hadc5.Init.DiscontinuousConvMode = DISABLE;
 8001c28:	4b21      	ldr	r3, [pc, #132]	@ (8001cb0 <MX_ADC5_Init+0xd8>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc5.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c30:	4b1f      	ldr	r3, [pc, #124]	@ (8001cb0 <MX_ADC5_Init+0xd8>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc5.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c36:	4b1e      	ldr	r3, [pc, #120]	@ (8001cb0 <MX_ADC5_Init+0xd8>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc5.Init.DMAContinuousRequests = ENABLE;
 8001c3c:	4b1c      	ldr	r3, [pc, #112]	@ (8001cb0 <MX_ADC5_Init+0xd8>)
 8001c3e:	2201      	movs	r2, #1
 8001c40:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc5.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001c44:	4b1a      	ldr	r3, [pc, #104]	@ (8001cb0 <MX_ADC5_Init+0xd8>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc5.Init.OversamplingMode = ENABLE;
 8001c4a:	4b19      	ldr	r3, [pc, #100]	@ (8001cb0 <MX_ADC5_Init+0xd8>)
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc5.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_256;
 8001c52:	4b17      	ldr	r3, [pc, #92]	@ (8001cb0 <MX_ADC5_Init+0xd8>)
 8001c54:	221c      	movs	r2, #28
 8001c56:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc5.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_8;
 8001c58:	4b15      	ldr	r3, [pc, #84]	@ (8001cb0 <MX_ADC5_Init+0xd8>)
 8001c5a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c5e:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc5.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001c60:	4b13      	ldr	r3, [pc, #76]	@ (8001cb0 <MX_ADC5_Init+0xd8>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	64da      	str	r2, [r3, #76]	@ 0x4c
  hadc5.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8001c66:	4b12      	ldr	r3, [pc, #72]	@ (8001cb0 <MX_ADC5_Init+0xd8>)
 8001c68:	2201      	movs	r2, #1
 8001c6a:	651a      	str	r2, [r3, #80]	@ 0x50
  if (HAL_ADC_Init(&hadc5) != HAL_OK)
 8001c6c:	4810      	ldr	r0, [pc, #64]	@ (8001cb0 <MX_ADC5_Init+0xd8>)
 8001c6e:	f002 fda1 	bl	80047b4 <HAL_ADC_Init>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d001      	beq.n	8001c7c <MX_ADC5_Init+0xa4>
  {
    Error_Handler();
 8001c78:	f001 fcc2 	bl	8003600 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001c7c:	4b0e      	ldr	r3, [pc, #56]	@ (8001cb8 <MX_ADC5_Init+0xe0>)
 8001c7e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001c80:	2306      	movs	r3, #6
 8001c82:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001c84:	2300      	movs	r3, #0
 8001c86:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001c88:	237f      	movs	r3, #127	@ 0x7f
 8001c8a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001c8c:	2304      	movs	r3, #4
 8001c8e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001c90:	2300      	movs	r3, #0
 8001c92:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 8001c94:	463b      	mov	r3, r7
 8001c96:	4619      	mov	r1, r3
 8001c98:	4805      	ldr	r0, [pc, #20]	@ (8001cb0 <MX_ADC5_Init+0xd8>)
 8001c9a:	f003 f82f 	bl	8004cfc <HAL_ADC_ConfigChannel>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d001      	beq.n	8001ca8 <MX_ADC5_Init+0xd0>
  {
    Error_Handler();
 8001ca4:	f001 fcac 	bl	8003600 <Error_Handler>
  }
  /* USER CODE BEGIN ADC5_Init 2 */

  /* USER CODE END ADC5_Init 2 */

}
 8001ca8:	bf00      	nop
 8001caa:	3720      	adds	r7, #32
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	200004e8 	.word	0x200004e8
 8001cb4:	50000600 	.word	0x50000600
 8001cb8:	04300002 	.word	0x04300002

08001cbc <MX_CORDIC_Init>:
  * @brief CORDIC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CORDIC_Init(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 8001cc0:	4b06      	ldr	r3, [pc, #24]	@ (8001cdc <MX_CORDIC_Init+0x20>)
 8001cc2:	4a07      	ldr	r2, [pc, #28]	@ (8001ce0 <MX_CORDIC_Init+0x24>)
 8001cc4:	601a      	str	r2, [r3, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 8001cc6:	4805      	ldr	r0, [pc, #20]	@ (8001cdc <MX_CORDIC_Init+0x20>)
 8001cc8:	f003 ff9e 	bl	8005c08 <HAL_CORDIC_Init>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <MX_CORDIC_Init+0x1a>
  {
    Error_Handler();
 8001cd2:	f001 fc95 	bl	8003600 <Error_Handler>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 8001cd6:	bf00      	nop
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	20000674 	.word	0x20000674
 8001ce0:	40020c00 	.word	0x40020c00

08001ce4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b08c      	sub	sp, #48	@ 0x30
 8001ce8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001cea:	463b      	mov	r3, r7
 8001cec:	2230      	movs	r2, #48	@ 0x30
 8001cee:	2100      	movs	r1, #0
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f00f fce0 	bl	80116b6 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001cf6:	4b1e      	ldr	r3, [pc, #120]	@ (8001d70 <MX_DAC1_Init+0x8c>)
 8001cf8:	4a1e      	ldr	r2, [pc, #120]	@ (8001d74 <MX_DAC1_Init+0x90>)
 8001cfa:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001cfc:	481c      	ldr	r0, [pc, #112]	@ (8001d70 <MX_DAC1_Init+0x8c>)
 8001cfe:	f004 f8c4 	bl	8005e8a <HAL_DAC_Init>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001d08:	f001 fc7a 	bl	8003600 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001d0c:	2302      	movs	r3, #2
 8001d0e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001d10:	2300      	movs	r3, #0
 8001d12:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001d14:	2300      	movs	r3, #0
 8001d16:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001d20:	2300      	movs	r3, #0
 8001d22:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001d24:	2300      	movs	r3, #0
 8001d26:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001d30:	463b      	mov	r3, r7
 8001d32:	2200      	movs	r2, #0
 8001d34:	4619      	mov	r1, r3
 8001d36:	480e      	ldr	r0, [pc, #56]	@ (8001d70 <MX_DAC1_Init+0x8c>)
 8001d38:	f004 f9c4 	bl	80060c4 <HAL_DAC_ConfigChannel>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8001d42:	f001 fc5d 	bl	8003600 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001d46:	463b      	mov	r3, r7
 8001d48:	2210      	movs	r2, #16
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	4808      	ldr	r0, [pc, #32]	@ (8001d70 <MX_DAC1_Init+0x8c>)
 8001d4e:	f004 f9b9 	bl	80060c4 <HAL_DAC_ConfigChannel>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d001      	beq.n	8001d5c <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8001d58:	f001 fc52 	bl	8003600 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */
  __HAL_LINKDMA(&hdac1, DMA_Handle1, hdma_dac1_ch1);
 8001d5c:	4b04      	ldr	r3, [pc, #16]	@ (8001d70 <MX_DAC1_Init+0x8c>)
 8001d5e:	4a06      	ldr	r2, [pc, #24]	@ (8001d78 <MX_DAC1_Init+0x94>)
 8001d60:	609a      	str	r2, [r3, #8]
 8001d62:	4b05      	ldr	r3, [pc, #20]	@ (8001d78 <MX_DAC1_Init+0x94>)
 8001d64:	4a02      	ldr	r2, [pc, #8]	@ (8001d70 <MX_DAC1_Init+0x8c>)
 8001d66:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END DAC1_Init 2 */

}
 8001d68:	bf00      	nop
 8001d6a:	3730      	adds	r7, #48	@ 0x30
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	2000069c 	.word	0x2000069c
 8001d74:	50000800 	.word	0x50000800
 8001d78:	200006c4 	.word	0x200006c4

08001d7c <MX_DAC2_Init>:
  * @brief DAC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC2_Init(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b08c      	sub	sp, #48	@ 0x30
 8001d80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001d82:	463b      	mov	r3, r7
 8001d84:	2230      	movs	r2, #48	@ 0x30
 8001d86:	2100      	movs	r1, #0
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f00f fc94 	bl	80116b6 <memset>

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 8001d8e:	4b16      	ldr	r3, [pc, #88]	@ (8001de8 <MX_DAC2_Init+0x6c>)
 8001d90:	4a16      	ldr	r2, [pc, #88]	@ (8001dec <MX_DAC2_Init+0x70>)
 8001d92:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8001d94:	4814      	ldr	r0, [pc, #80]	@ (8001de8 <MX_DAC2_Init+0x6c>)
 8001d96:	f004 f878 	bl	8005e8a <HAL_DAC_Init>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 8001da0:	f001 fc2e 	bl	8003600 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001da4:	2302      	movs	r3, #2
 8001da6:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001da8:	2300      	movs	r3, #0
 8001daa:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001dac:	2300      	movs	r3, #0
 8001dae:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001db0:	2300      	movs	r3, #0
 8001db2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001db4:	2300      	movs	r3, #0
 8001db6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001db8:	2300      	movs	r3, #0
 8001dba:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001dc8:	463b      	mov	r3, r7
 8001dca:	2200      	movs	r2, #0
 8001dcc:	4619      	mov	r1, r3
 8001dce:	4806      	ldr	r0, [pc, #24]	@ (8001de8 <MX_DAC2_Init+0x6c>)
 8001dd0:	f004 f978 	bl	80060c4 <HAL_DAC_ConfigChannel>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <MX_DAC2_Init+0x62>
  {
    Error_Handler();
 8001dda:	f001 fc11 	bl	8003600 <Error_Handler>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 8001dde:	bf00      	nop
 8001de0:	3730      	adds	r7, #48	@ 0x30
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	200006b0 	.word	0x200006b0
 8001dec:	50000c00 	.word	0x50000c00

08001df0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b098      	sub	sp, #96	@ 0x60
 8001df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001df6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	601a      	str	r2, [r3, #0]
 8001dfe:	605a      	str	r2, [r3, #4]
 8001e00:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e02:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001e06:	2200      	movs	r2, #0
 8001e08:	601a      	str	r2, [r3, #0]
 8001e0a:	605a      	str	r2, [r3, #4]
 8001e0c:	609a      	str	r2, [r3, #8]
 8001e0e:	60da      	str	r2, [r3, #12]
 8001e10:	611a      	str	r2, [r3, #16]
 8001e12:	615a      	str	r2, [r3, #20]
 8001e14:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e16:	1d3b      	adds	r3, r7, #4
 8001e18:	2234      	movs	r2, #52	@ 0x34
 8001e1a:	2100      	movs	r1, #0
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f00f fc4a 	bl	80116b6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e22:	4b3a      	ldr	r3, [pc, #232]	@ (8001f0c <MX_TIM1_Init+0x11c>)
 8001e24:	4a3a      	ldr	r2, [pc, #232]	@ (8001f10 <MX_TIM1_Init+0x120>)
 8001e26:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001e28:	4b38      	ldr	r3, [pc, #224]	@ (8001f0c <MX_TIM1_Init+0x11c>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e2e:	4b37      	ldr	r3, [pc, #220]	@ (8001f0c <MX_TIM1_Init+0x11c>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 210;
 8001e34:	4b35      	ldr	r3, [pc, #212]	@ (8001f0c <MX_TIM1_Init+0x11c>)
 8001e36:	22d2      	movs	r2, #210	@ 0xd2
 8001e38:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e3a:	4b34      	ldr	r3, [pc, #208]	@ (8001f0c <MX_TIM1_Init+0x11c>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e40:	4b32      	ldr	r3, [pc, #200]	@ (8001f0c <MX_TIM1_Init+0x11c>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e46:	4b31      	ldr	r3, [pc, #196]	@ (8001f0c <MX_TIM1_Init+0x11c>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001e4c:	482f      	ldr	r0, [pc, #188]	@ (8001f0c <MX_TIM1_Init+0x11c>)
 8001e4e:	f007 fe0e 	bl	8009a6e <HAL_TIM_PWM_Init>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001e58:	f001 fbd2 	bl	8003600 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001e60:	2300      	movs	r3, #0
 8001e62:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e64:	2300      	movs	r3, #0
 8001e66:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e68:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	4827      	ldr	r0, [pc, #156]	@ (8001f0c <MX_TIM1_Init+0x11c>)
 8001e70:	f008 ffa8 	bl	800adc4 <HAL_TIMEx_MasterConfigSynchronization>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d001      	beq.n	8001e7e <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8001e7a:	f001 fbc1 	bl	8003600 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e7e:	2360      	movs	r3, #96	@ 0x60
 8001e80:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001e82:	2300      	movs	r3, #0
 8001e84:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e86:	2300      	movs	r3, #0
 8001e88:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e92:	2300      	movs	r3, #0
 8001e94:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e96:	2300      	movs	r3, #0
 8001e98:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e9a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	481a      	ldr	r0, [pc, #104]	@ (8001f0c <MX_TIM1_Init+0x11c>)
 8001ea4:	f008 f89c 	bl	8009fe0 <HAL_TIM_PWM_ConfigChannel>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001eae:	f001 fba7 	bl	8003600 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001ec6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001eca:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001ed8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001edc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001eea:	1d3b      	adds	r3, r7, #4
 8001eec:	4619      	mov	r1, r3
 8001eee:	4807      	ldr	r0, [pc, #28]	@ (8001f0c <MX_TIM1_Init+0x11c>)
 8001ef0:	f008 fffe 	bl	800aef0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8001efa:	f001 fb81 	bl	8003600 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001efe:	4803      	ldr	r0, [pc, #12]	@ (8001f0c <MX_TIM1_Init+0x11c>)
 8001f00:	f001 ff1c 	bl	8003d3c <HAL_TIM_MspPostInit>

}
 8001f04:	bf00      	nop
 8001f06:	3760      	adds	r7, #96	@ 0x60
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	20000784 	.word	0x20000784
 8001f10:	40012c00 	.word	0x40012c00

08001f14 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b08e      	sub	sp, #56	@ 0x38
 8001f18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */
  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f1a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f1e:	2200      	movs	r2, #0
 8001f20:	601a      	str	r2, [r3, #0]
 8001f22:	605a      	str	r2, [r3, #4]
 8001f24:	609a      	str	r2, [r3, #8]
 8001f26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f28:	f107 031c 	add.w	r3, r7, #28
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	601a      	str	r2, [r3, #0]
 8001f30:	605a      	str	r2, [r3, #4]
 8001f32:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f34:	463b      	mov	r3, r7
 8001f36:	2200      	movs	r2, #0
 8001f38:	601a      	str	r2, [r3, #0]
 8001f3a:	605a      	str	r2, [r3, #4]
 8001f3c:	609a      	str	r2, [r3, #8]
 8001f3e:	60da      	str	r2, [r3, #12]
 8001f40:	611a      	str	r2, [r3, #16]
 8001f42:	615a      	str	r2, [r3, #20]
 8001f44:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001f46:	4b2d      	ldr	r3, [pc, #180]	@ (8001ffc <MX_TIM4_Init+0xe8>)
 8001f48:	4a2d      	ldr	r2, [pc, #180]	@ (8002000 <MX_TIM4_Init+0xec>)
 8001f4a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001f4c:	4b2b      	ldr	r3, [pc, #172]	@ (8001ffc <MX_TIM4_Init+0xe8>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f52:	4b2a      	ldr	r3, [pc, #168]	@ (8001ffc <MX_TIM4_Init+0xe8>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 679;
 8001f58:	4b28      	ldr	r3, [pc, #160]	@ (8001ffc <MX_TIM4_Init+0xe8>)
 8001f5a:	f240 22a7 	movw	r2, #679	@ 0x2a7
 8001f5e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f60:	4b26      	ldr	r3, [pc, #152]	@ (8001ffc <MX_TIM4_Init+0xe8>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f66:	4b25      	ldr	r3, [pc, #148]	@ (8001ffc <MX_TIM4_Init+0xe8>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001f6c:	4823      	ldr	r0, [pc, #140]	@ (8001ffc <MX_TIM4_Init+0xe8>)
 8001f6e:	f007 fc0f 	bl	8009790 <HAL_TIM_Base_Init>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d001      	beq.n	8001f7c <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001f78:	f001 fb42 	bl	8003600 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f7c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f80:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001f82:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f86:	4619      	mov	r1, r3
 8001f88:	481c      	ldr	r0, [pc, #112]	@ (8001ffc <MX_TIM4_Init+0xe8>)
 8001f8a:	f008 f93d 	bl	800a208 <HAL_TIM_ConfigClockSource>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d001      	beq.n	8001f98 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8001f94:	f001 fb34 	bl	8003600 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001f98:	4818      	ldr	r0, [pc, #96]	@ (8001ffc <MX_TIM4_Init+0xe8>)
 8001f9a:	f007 fd68 	bl	8009a6e <HAL_TIM_PWM_Init>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d001      	beq.n	8001fa8 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8001fa4:	f001 fb2c 	bl	8003600 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fac:	2300      	movs	r3, #0
 8001fae:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001fb0:	f107 031c 	add.w	r3, r7, #28
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	4811      	ldr	r0, [pc, #68]	@ (8001ffc <MX_TIM4_Init+0xe8>)
 8001fb8:	f008 ff04 	bl	800adc4 <HAL_TIMEx_MasterConfigSynchronization>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001fc2:	f001 fb1d 	bl	8003600 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fc6:	2360      	movs	r3, #96	@ 0x60
 8001fc8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001fd6:	463b      	mov	r3, r7
 8001fd8:	2200      	movs	r2, #0
 8001fda:	4619      	mov	r1, r3
 8001fdc:	4807      	ldr	r0, [pc, #28]	@ (8001ffc <MX_TIM4_Init+0xe8>)
 8001fde:	f007 ffff 	bl	8009fe0 <HAL_TIM_PWM_ConfigChannel>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d001      	beq.n	8001fec <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001fe8:	f001 fb0a 	bl	8003600 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001fec:	4803      	ldr	r0, [pc, #12]	@ (8001ffc <MX_TIM4_Init+0xe8>)
 8001fee:	f001 fea5 	bl	8003d3c <HAL_TIM_MspPostInit>

}
 8001ff2:	bf00      	nop
 8001ff4:	3738      	adds	r7, #56	@ 0x38
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	200007d0 	.word	0x200007d0
 8002000:	40000800 	.word	0x40000800

08002004 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800200a:	1d3b      	adds	r3, r7, #4
 800200c:	2200      	movs	r2, #0
 800200e:	601a      	str	r2, [r3, #0]
 8002010:	605a      	str	r2, [r3, #4]
 8002012:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002014:	4b19      	ldr	r3, [pc, #100]	@ (800207c <MX_TIM6_Init+0x78>)
 8002016:	4a1a      	ldr	r2, [pc, #104]	@ (8002080 <MX_TIM6_Init+0x7c>)
 8002018:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 11549;
 800201a:	4b18      	ldr	r3, [pc, #96]	@ (800207c <MX_TIM6_Init+0x78>)
 800201c:	f642 521d 	movw	r2, #11549	@ 0x2d1d
 8002020:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002022:	4b16      	ldr	r3, [pc, #88]	@ (800207c <MX_TIM6_Init+0x78>)
 8002024:	2200      	movs	r2, #0
 8002026:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 64934;
 8002028:	4b14      	ldr	r3, [pc, #80]	@ (800207c <MX_TIM6_Init+0x78>)
 800202a:	f64f 52a6 	movw	r2, #64934	@ 0xfda6
 800202e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002030:	4b12      	ldr	r3, [pc, #72]	@ (800207c <MX_TIM6_Init+0x78>)
 8002032:	2200      	movs	r2, #0
 8002034:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002036:	4811      	ldr	r0, [pc, #68]	@ (800207c <MX_TIM6_Init+0x78>)
 8002038:	f007 fbaa 	bl	8009790 <HAL_TIM_Base_Init>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002042:	f001 fadd 	bl	8003600 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002046:	2300      	movs	r3, #0
 8002048:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800204a:	2300      	movs	r3, #0
 800204c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800204e:	1d3b      	adds	r3, r7, #4
 8002050:	4619      	mov	r1, r3
 8002052:	480a      	ldr	r0, [pc, #40]	@ (800207c <MX_TIM6_Init+0x78>)
 8002054:	f008 feb6 	bl	800adc4 <HAL_TIMEx_MasterConfigSynchronization>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d001      	beq.n	8002062 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 800205e:	f001 facf 	bl	8003600 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002062:	2200      	movs	r2, #0
 8002064:	2100      	movs	r1, #0
 8002066:	2036      	movs	r0, #54	@ 0x36
 8002068:	f003 fedb 	bl	8005e22 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800206c:	2036      	movs	r0, #54	@ 0x36
 800206e:	f003 fef2 	bl	8005e56 <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM6_Init 2 */

}
 8002072:	bf00      	nop
 8002074:	3710      	adds	r7, #16
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	2000081c 	.word	0x2000081c
 8002080:	40001000 	.word	0x40001000

08002084 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b084      	sub	sp, #16
 8002088:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800208a:	1d3b      	adds	r3, r7, #4
 800208c:	2200      	movs	r2, #0
 800208e:	601a      	str	r2, [r3, #0]
 8002090:	605a      	str	r2, [r3, #4]
 8002092:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002094:	4b14      	ldr	r3, [pc, #80]	@ (80020e8 <MX_TIM7_Init+0x64>)
 8002096:	4a15      	ldr	r2, [pc, #84]	@ (80020ec <MX_TIM7_Init+0x68>)
 8002098:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 14999;
 800209a:	4b13      	ldr	r3, [pc, #76]	@ (80020e8 <MX_TIM7_Init+0x64>)
 800209c:	f643 2297 	movw	r2, #14999	@ 0x3a97
 80020a0:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020a2:	4b11      	ldr	r3, [pc, #68]	@ (80020e8 <MX_TIM7_Init+0x64>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 80020a8:	4b0f      	ldr	r3, [pc, #60]	@ (80020e8 <MX_TIM7_Init+0x64>)
 80020aa:	2209      	movs	r2, #9
 80020ac:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020ae:	4b0e      	ldr	r3, [pc, #56]	@ (80020e8 <MX_TIM7_Init+0x64>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80020b4:	480c      	ldr	r0, [pc, #48]	@ (80020e8 <MX_TIM7_Init+0x64>)
 80020b6:	f007 fb6b 	bl	8009790 <HAL_TIM_Base_Init>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d001      	beq.n	80020c4 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80020c0:	f001 fa9e 	bl	8003600 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020c4:	2300      	movs	r3, #0
 80020c6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020c8:	2300      	movs	r3, #0
 80020ca:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80020cc:	1d3b      	adds	r3, r7, #4
 80020ce:	4619      	mov	r1, r3
 80020d0:	4805      	ldr	r0, [pc, #20]	@ (80020e8 <MX_TIM7_Init+0x64>)
 80020d2:	f008 fe77 	bl	800adc4 <HAL_TIMEx_MasterConfigSynchronization>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d001      	beq.n	80020e0 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80020dc:	f001 fa90 	bl	8003600 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80020e0:	bf00      	nop
 80020e2:	3710      	adds	r7, #16
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	20000868 	.word	0x20000868
 80020ec:	40001400 	.word	0x40001400

080020f0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b098      	sub	sp, #96	@ 0x60
 80020f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020f6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80020fa:	2200      	movs	r2, #0
 80020fc:	601a      	str	r2, [r3, #0]
 80020fe:	605a      	str	r2, [r3, #4]
 8002100:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002102:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002106:	2200      	movs	r2, #0
 8002108:	601a      	str	r2, [r3, #0]
 800210a:	605a      	str	r2, [r3, #4]
 800210c:	609a      	str	r2, [r3, #8]
 800210e:	60da      	str	r2, [r3, #12]
 8002110:	611a      	str	r2, [r3, #16]
 8002112:	615a      	str	r2, [r3, #20]
 8002114:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002116:	1d3b      	adds	r3, r7, #4
 8002118:	2234      	movs	r2, #52	@ 0x34
 800211a:	2100      	movs	r1, #0
 800211c:	4618      	mov	r0, r3
 800211e:	f00f faca 	bl	80116b6 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002122:	4b3a      	ldr	r3, [pc, #232]	@ (800220c <MX_TIM8_Init+0x11c>)
 8002124:	4a3a      	ldr	r2, [pc, #232]	@ (8002210 <MX_TIM8_Init+0x120>)
 8002126:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002128:	4b38      	ldr	r3, [pc, #224]	@ (800220c <MX_TIM8_Init+0x11c>)
 800212a:	2200      	movs	r2, #0
 800212c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800212e:	4b37      	ldr	r3, [pc, #220]	@ (800220c <MX_TIM8_Init+0x11c>)
 8002130:	2200      	movs	r2, #0
 8002132:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 210;
 8002134:	4b35      	ldr	r3, [pc, #212]	@ (800220c <MX_TIM8_Init+0x11c>)
 8002136:	22d2      	movs	r2, #210	@ 0xd2
 8002138:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800213a:	4b34      	ldr	r3, [pc, #208]	@ (800220c <MX_TIM8_Init+0x11c>)
 800213c:	2200      	movs	r2, #0
 800213e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002140:	4b32      	ldr	r3, [pc, #200]	@ (800220c <MX_TIM8_Init+0x11c>)
 8002142:	2200      	movs	r2, #0
 8002144:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002146:	4b31      	ldr	r3, [pc, #196]	@ (800220c <MX_TIM8_Init+0x11c>)
 8002148:	2200      	movs	r2, #0
 800214a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800214c:	482f      	ldr	r0, [pc, #188]	@ (800220c <MX_TIM8_Init+0x11c>)
 800214e:	f007 fc8e 	bl	8009a6e <HAL_TIM_PWM_Init>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8002158:	f001 fa52 	bl	8003600 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800215c:	2300      	movs	r3, #0
 800215e:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002160:	2300      	movs	r3, #0
 8002162:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002164:	2300      	movs	r3, #0
 8002166:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002168:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800216c:	4619      	mov	r1, r3
 800216e:	4827      	ldr	r0, [pc, #156]	@ (800220c <MX_TIM8_Init+0x11c>)
 8002170:	f008 fe28 	bl	800adc4 <HAL_TIMEx_MasterConfigSynchronization>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d001      	beq.n	800217e <MX_TIM8_Init+0x8e>
  {
    Error_Handler();
 800217a:	f001 fa41 	bl	8003600 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800217e:	2360      	movs	r3, #96	@ 0x60
 8002180:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8002182:	2300      	movs	r3, #0
 8002184:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002186:	2300      	movs	r3, #0
 8002188:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800218a:	2300      	movs	r3, #0
 800218c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800218e:	2300      	movs	r3, #0
 8002190:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002192:	2300      	movs	r3, #0
 8002194:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002196:	2300      	movs	r3, #0
 8002198:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800219a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800219e:	2204      	movs	r2, #4
 80021a0:	4619      	mov	r1, r3
 80021a2:	481a      	ldr	r0, [pc, #104]	@ (800220c <MX_TIM8_Init+0x11c>)
 80021a4:	f007 ff1c 	bl	8009fe0 <HAL_TIM_PWM_ConfigChannel>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 80021ae:	f001 fa27 	bl	8003600 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80021b2:	2300      	movs	r3, #0
 80021b4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80021b6:	2300      	movs	r3, #0
 80021b8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80021ba:	2300      	movs	r3, #0
 80021bc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80021be:	2300      	movs	r3, #0
 80021c0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80021c2:	2300      	movs	r3, #0
 80021c4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80021c6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021ca:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80021cc:	2300      	movs	r3, #0
 80021ce:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80021d0:	2300      	movs	r3, #0
 80021d2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80021d4:	2300      	movs	r3, #0
 80021d6:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80021d8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80021dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80021de:	2300      	movs	r3, #0
 80021e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80021e2:	2300      	movs	r3, #0
 80021e4:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80021e6:	2300      	movs	r3, #0
 80021e8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80021ea:	1d3b      	adds	r3, r7, #4
 80021ec:	4619      	mov	r1, r3
 80021ee:	4807      	ldr	r0, [pc, #28]	@ (800220c <MX_TIM8_Init+0x11c>)
 80021f0:	f008 fe7e 	bl	800aef0 <HAL_TIMEx_ConfigBreakDeadTime>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <MX_TIM8_Init+0x10e>
  {
    Error_Handler();
 80021fa:	f001 fa01 	bl	8003600 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80021fe:	4803      	ldr	r0, [pc, #12]	@ (800220c <MX_TIM8_Init+0x11c>)
 8002200:	f001 fd9c 	bl	8003d3c <HAL_TIM_MspPostInit>

}
 8002204:	bf00      	nop
 8002206:	3760      	adds	r7, #96	@ 0x60
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	200008b4 	.word	0x200008b4
 8002210:	40013400 	.word	0x40013400

08002214 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b088      	sub	sp, #32
 8002218:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800221a:	f107 0310 	add.w	r3, r7, #16
 800221e:	2200      	movs	r2, #0
 8002220:	601a      	str	r2, [r3, #0]
 8002222:	605a      	str	r2, [r3, #4]
 8002224:	609a      	str	r2, [r3, #8]
 8002226:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002228:	1d3b      	adds	r3, r7, #4
 800222a:	2200      	movs	r2, #0
 800222c:	601a      	str	r2, [r3, #0]
 800222e:	605a      	str	r2, [r3, #4]
 8002230:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8002232:	4b1f      	ldr	r3, [pc, #124]	@ (80022b0 <MX_TIM15_Init+0x9c>)
 8002234:	4a1f      	ldr	r2, [pc, #124]	@ (80022b4 <MX_TIM15_Init+0xa0>)
 8002236:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1499;
 8002238:	4b1d      	ldr	r3, [pc, #116]	@ (80022b0 <MX_TIM15_Init+0x9c>)
 800223a:	f240 52db 	movw	r2, #1499	@ 0x5db
 800223e:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002240:	4b1b      	ldr	r3, [pc, #108]	@ (80022b0 <MX_TIM15_Init+0x9c>)
 8002242:	2200      	movs	r2, #0
 8002244:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 4;
 8002246:	4b1a      	ldr	r3, [pc, #104]	@ (80022b0 <MX_TIM15_Init+0x9c>)
 8002248:	2204      	movs	r2, #4
 800224a:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800224c:	4b18      	ldr	r3, [pc, #96]	@ (80022b0 <MX_TIM15_Init+0x9c>)
 800224e:	2200      	movs	r2, #0
 8002250:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8002252:	4b17      	ldr	r3, [pc, #92]	@ (80022b0 <MX_TIM15_Init+0x9c>)
 8002254:	2200      	movs	r2, #0
 8002256:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002258:	4b15      	ldr	r3, [pc, #84]	@ (80022b0 <MX_TIM15_Init+0x9c>)
 800225a:	2200      	movs	r2, #0
 800225c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 800225e:	4814      	ldr	r0, [pc, #80]	@ (80022b0 <MX_TIM15_Init+0x9c>)
 8002260:	f007 fa96 	bl	8009790 <HAL_TIM_Base_Init>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d001      	beq.n	800226e <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 800226a:	f001 f9c9 	bl	8003600 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800226e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002272:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8002274:	f107 0310 	add.w	r3, r7, #16
 8002278:	4619      	mov	r1, r3
 800227a:	480d      	ldr	r0, [pc, #52]	@ (80022b0 <MX_TIM15_Init+0x9c>)
 800227c:	f007 ffc4 	bl	800a208 <HAL_TIM_ConfigClockSource>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d001      	beq.n	800228a <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 8002286:	f001 f9bb 	bl	8003600 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800228a:	2300      	movs	r3, #0
 800228c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800228e:	2300      	movs	r3, #0
 8002290:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8002292:	1d3b      	adds	r3, r7, #4
 8002294:	4619      	mov	r1, r3
 8002296:	4806      	ldr	r0, [pc, #24]	@ (80022b0 <MX_TIM15_Init+0x9c>)
 8002298:	f008 fd94 	bl	800adc4 <HAL_TIMEx_MasterConfigSynchronization>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 80022a2:	f001 f9ad 	bl	8003600 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 80022a6:	bf00      	nop
 80022a8:	3720      	adds	r7, #32
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	20000900 	.word	0x20000900
 80022b4:	40014000 	.word	0x40014000

080022b8 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80022bc:	4b0f      	ldr	r3, [pc, #60]	@ (80022fc <MX_TIM16_Init+0x44>)
 80022be:	4a10      	ldr	r2, [pc, #64]	@ (8002300 <MX_TIM16_Init+0x48>)
 80022c0:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 14999;
 80022c2:	4b0e      	ldr	r3, [pc, #56]	@ (80022fc <MX_TIM16_Init+0x44>)
 80022c4:	f643 2297 	movw	r2, #14999	@ 0x3a97
 80022c8:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022ca:	4b0c      	ldr	r3, [pc, #48]	@ (80022fc <MX_TIM16_Init+0x44>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 9;
 80022d0:	4b0a      	ldr	r3, [pc, #40]	@ (80022fc <MX_TIM16_Init+0x44>)
 80022d2:	2209      	movs	r2, #9
 80022d4:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022d6:	4b09      	ldr	r3, [pc, #36]	@ (80022fc <MX_TIM16_Init+0x44>)
 80022d8:	2200      	movs	r2, #0
 80022da:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80022dc:	4b07      	ldr	r3, [pc, #28]	@ (80022fc <MX_TIM16_Init+0x44>)
 80022de:	2200      	movs	r2, #0
 80022e0:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022e2:	4b06      	ldr	r3, [pc, #24]	@ (80022fc <MX_TIM16_Init+0x44>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80022e8:	4804      	ldr	r0, [pc, #16]	@ (80022fc <MX_TIM16_Init+0x44>)
 80022ea:	f007 fa51 	bl	8009790 <HAL_TIM_Base_Init>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d001      	beq.n	80022f8 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 80022f4:	f001 f984 	bl	8003600 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80022f8:	bf00      	nop
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	2000094c 	.word	0x2000094c
 8002300:	40014400 	.word	0x40014400

08002304 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002308:	4b22      	ldr	r3, [pc, #136]	@ (8002394 <MX_UART4_Init+0x90>)
 800230a:	4a23      	ldr	r2, [pc, #140]	@ (8002398 <MX_UART4_Init+0x94>)
 800230c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800230e:	4b21      	ldr	r3, [pc, #132]	@ (8002394 <MX_UART4_Init+0x90>)
 8002310:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002314:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002316:	4b1f      	ldr	r3, [pc, #124]	@ (8002394 <MX_UART4_Init+0x90>)
 8002318:	2200      	movs	r2, #0
 800231a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800231c:	4b1d      	ldr	r3, [pc, #116]	@ (8002394 <MX_UART4_Init+0x90>)
 800231e:	2200      	movs	r2, #0
 8002320:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002322:	4b1c      	ldr	r3, [pc, #112]	@ (8002394 <MX_UART4_Init+0x90>)
 8002324:	2200      	movs	r2, #0
 8002326:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002328:	4b1a      	ldr	r3, [pc, #104]	@ (8002394 <MX_UART4_Init+0x90>)
 800232a:	220c      	movs	r2, #12
 800232c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800232e:	4b19      	ldr	r3, [pc, #100]	@ (8002394 <MX_UART4_Init+0x90>)
 8002330:	2200      	movs	r2, #0
 8002332:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002334:	4b17      	ldr	r3, [pc, #92]	@ (8002394 <MX_UART4_Init+0x90>)
 8002336:	2200      	movs	r2, #0
 8002338:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800233a:	4b16      	ldr	r3, [pc, #88]	@ (8002394 <MX_UART4_Init+0x90>)
 800233c:	2200      	movs	r2, #0
 800233e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002340:	4b14      	ldr	r3, [pc, #80]	@ (8002394 <MX_UART4_Init+0x90>)
 8002342:	2200      	movs	r2, #0
 8002344:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002346:	4b13      	ldr	r3, [pc, #76]	@ (8002394 <MX_UART4_Init+0x90>)
 8002348:	2200      	movs	r2, #0
 800234a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800234c:	4811      	ldr	r0, [pc, #68]	@ (8002394 <MX_UART4_Init+0x90>)
 800234e:	f008 fea9 	bl	800b0a4 <HAL_UART_Init>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d001      	beq.n	800235c <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8002358:	f001 f952 	bl	8003600 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800235c:	2100      	movs	r1, #0
 800235e:	480d      	ldr	r0, [pc, #52]	@ (8002394 <MX_UART4_Init+0x90>)
 8002360:	f009 fc44 	bl	800bbec <HAL_UARTEx_SetTxFifoThreshold>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d001      	beq.n	800236e <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 800236a:	f001 f949 	bl	8003600 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800236e:	2100      	movs	r1, #0
 8002370:	4808      	ldr	r0, [pc, #32]	@ (8002394 <MX_UART4_Init+0x90>)
 8002372:	f009 fc79 	bl	800bc68 <HAL_UARTEx_SetRxFifoThreshold>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d001      	beq.n	8002380 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 800237c:	f001 f940 	bl	8003600 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002380:	4804      	ldr	r0, [pc, #16]	@ (8002394 <MX_UART4_Init+0x90>)
 8002382:	f009 fbfa 	bl	800bb7a <HAL_UARTEx_DisableFifoMode>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 800238c:	f001 f938 	bl	8003600 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002390:	bf00      	nop
 8002392:	bd80      	pop	{r7, pc}
 8002394:	20000998 	.word	0x20000998
 8002398:	40004c00 	.word	0x40004c00

0800239c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80023a2:	4b22      	ldr	r3, [pc, #136]	@ (800242c <MX_DMA_Init+0x90>)
 80023a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023a6:	4a21      	ldr	r2, [pc, #132]	@ (800242c <MX_DMA_Init+0x90>)
 80023a8:	f043 0304 	orr.w	r3, r3, #4
 80023ac:	6493      	str	r3, [r2, #72]	@ 0x48
 80023ae:	4b1f      	ldr	r3, [pc, #124]	@ (800242c <MX_DMA_Init+0x90>)
 80023b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023b2:	f003 0304 	and.w	r3, r3, #4
 80023b6:	607b      	str	r3, [r7, #4]
 80023b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80023ba:	4b1c      	ldr	r3, [pc, #112]	@ (800242c <MX_DMA_Init+0x90>)
 80023bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023be:	4a1b      	ldr	r2, [pc, #108]	@ (800242c <MX_DMA_Init+0x90>)
 80023c0:	f043 0301 	orr.w	r3, r3, #1
 80023c4:	6493      	str	r3, [r2, #72]	@ 0x48
 80023c6:	4b19      	ldr	r3, [pc, #100]	@ (800242c <MX_DMA_Init+0x90>)
 80023c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023ca:	f003 0301 	and.w	r3, r3, #1
 80023ce:	603b      	str	r3, [r7, #0]
 80023d0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80023d2:	2200      	movs	r2, #0
 80023d4:	2100      	movs	r1, #0
 80023d6:	200b      	movs	r0, #11
 80023d8:	f003 fd23 	bl	8005e22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80023dc:	200b      	movs	r0, #11
 80023de:	f003 fd3a 	bl	8005e56 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80023e2:	2200      	movs	r2, #0
 80023e4:	2100      	movs	r1, #0
 80023e6:	200c      	movs	r0, #12
 80023e8:	f003 fd1b 	bl	8005e22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80023ec:	200c      	movs	r0, #12
 80023ee:	f003 fd32 	bl	8005e56 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80023f2:	2200      	movs	r2, #0
 80023f4:	2100      	movs	r1, #0
 80023f6:	200d      	movs	r0, #13
 80023f8:	f003 fd13 	bl	8005e22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80023fc:	200d      	movs	r0, #13
 80023fe:	f003 fd2a 	bl	8005e56 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8002402:	2200      	movs	r2, #0
 8002404:	2100      	movs	r1, #0
 8002406:	200e      	movs	r0, #14
 8002408:	f003 fd0b 	bl	8005e22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800240c:	200e      	movs	r0, #14
 800240e:	f003 fd22 	bl	8005e56 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8002412:	2200      	movs	r2, #0
 8002414:	2100      	movs	r1, #0
 8002416:	200f      	movs	r0, #15
 8002418:	f003 fd03 	bl	8005e22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800241c:	200f      	movs	r0, #15
 800241e:	f003 fd1a 	bl	8005e56 <HAL_NVIC_EnableIRQ>

}
 8002422:	bf00      	nop
 8002424:	3708      	adds	r7, #8
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	40021000 	.word	0x40021000

08002430 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b08c      	sub	sp, #48	@ 0x30
 8002434:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002436:	f107 031c 	add.w	r3, r7, #28
 800243a:	2200      	movs	r2, #0
 800243c:	601a      	str	r2, [r3, #0]
 800243e:	605a      	str	r2, [r3, #4]
 8002440:	609a      	str	r2, [r3, #8]
 8002442:	60da      	str	r2, [r3, #12]
 8002444:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002446:	4b9a      	ldr	r3, [pc, #616]	@ (80026b0 <MX_GPIO_Init+0x280>)
 8002448:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800244a:	4a99      	ldr	r2, [pc, #612]	@ (80026b0 <MX_GPIO_Init+0x280>)
 800244c:	f043 0310 	orr.w	r3, r3, #16
 8002450:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002452:	4b97      	ldr	r3, [pc, #604]	@ (80026b0 <MX_GPIO_Init+0x280>)
 8002454:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002456:	f003 0310 	and.w	r3, r3, #16
 800245a:	61bb      	str	r3, [r7, #24]
 800245c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800245e:	4b94      	ldr	r3, [pc, #592]	@ (80026b0 <MX_GPIO_Init+0x280>)
 8002460:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002462:	4a93      	ldr	r2, [pc, #588]	@ (80026b0 <MX_GPIO_Init+0x280>)
 8002464:	f043 0304 	orr.w	r3, r3, #4
 8002468:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800246a:	4b91      	ldr	r3, [pc, #580]	@ (80026b0 <MX_GPIO_Init+0x280>)
 800246c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800246e:	f003 0304 	and.w	r3, r3, #4
 8002472:	617b      	str	r3, [r7, #20]
 8002474:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002476:	4b8e      	ldr	r3, [pc, #568]	@ (80026b0 <MX_GPIO_Init+0x280>)
 8002478:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800247a:	4a8d      	ldr	r2, [pc, #564]	@ (80026b0 <MX_GPIO_Init+0x280>)
 800247c:	f043 0320 	orr.w	r3, r3, #32
 8002480:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002482:	4b8b      	ldr	r3, [pc, #556]	@ (80026b0 <MX_GPIO_Init+0x280>)
 8002484:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002486:	f003 0320 	and.w	r3, r3, #32
 800248a:	613b      	str	r3, [r7, #16]
 800248c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800248e:	4b88      	ldr	r3, [pc, #544]	@ (80026b0 <MX_GPIO_Init+0x280>)
 8002490:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002492:	4a87      	ldr	r2, [pc, #540]	@ (80026b0 <MX_GPIO_Init+0x280>)
 8002494:	f043 0301 	orr.w	r3, r3, #1
 8002498:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800249a:	4b85      	ldr	r3, [pc, #532]	@ (80026b0 <MX_GPIO_Init+0x280>)
 800249c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800249e:	f003 0301 	and.w	r3, r3, #1
 80024a2:	60fb      	str	r3, [r7, #12]
 80024a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024a6:	4b82      	ldr	r3, [pc, #520]	@ (80026b0 <MX_GPIO_Init+0x280>)
 80024a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024aa:	4a81      	ldr	r2, [pc, #516]	@ (80026b0 <MX_GPIO_Init+0x280>)
 80024ac:	f043 0302 	orr.w	r3, r3, #2
 80024b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024b2:	4b7f      	ldr	r3, [pc, #508]	@ (80026b0 <MX_GPIO_Init+0x280>)
 80024b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024b6:	f003 0302 	and.w	r3, r3, #2
 80024ba:	60bb      	str	r3, [r7, #8]
 80024bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80024be:	4b7c      	ldr	r3, [pc, #496]	@ (80026b0 <MX_GPIO_Init+0x280>)
 80024c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024c2:	4a7b      	ldr	r2, [pc, #492]	@ (80026b0 <MX_GPIO_Init+0x280>)
 80024c4:	f043 0308 	orr.w	r3, r3, #8
 80024c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024ca:	4b79      	ldr	r3, [pc, #484]	@ (80026b0 <MX_GPIO_Init+0x280>)
 80024cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024ce:	f003 0308 	and.w	r3, r3, #8
 80024d2:	607b      	str	r3, [r7, #4]
 80024d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_INTERLOCK_GPIO_Port, RESET_INTERLOCK_Pin, GPIO_PIN_RESET);
 80024d6:	2200      	movs	r2, #0
 80024d8:	2120      	movs	r1, #32
 80024da:	4876      	ldr	r0, [pc, #472]	@ (80026b4 <MX_GPIO_Init+0x284>)
 80024dc:	f004 fbc0 	bl	8006c60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_OCD_2_GPIO_Port, CS_OCD_2_Pin, GPIO_PIN_SET);
 80024e0:	2201      	movs	r2, #1
 80024e2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80024e6:	4874      	ldr	r0, [pc, #464]	@ (80026b8 <MX_GPIO_Init+0x288>)
 80024e8:	f004 fbba 	bl	8006c60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, GPIO_PIN_RESET);
 80024ec:	2200      	movs	r2, #0
 80024ee:	2104      	movs	r1, #4
 80024f0:	4871      	ldr	r0, [pc, #452]	@ (80026b8 <MX_GPIO_Init+0x288>)
 80024f2:	f004 fbb5 	bl	8006c60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, GPIO_PIN_RESET);
 80024f6:	2200      	movs	r2, #0
 80024f8:	2120      	movs	r1, #32
 80024fa:	4870      	ldr	r0, [pc, #448]	@ (80026bc <MX_GPIO_Init+0x28c>)
 80024fc:	f004 fbb0 	bl	8006c60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, NOT_RST_2_Pin|CS_OCD_1_Pin, GPIO_PIN_SET);
 8002500:	2201      	movs	r2, #1
 8002502:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8002506:	486b      	ldr	r0, [pc, #428]	@ (80026b4 <MX_GPIO_Init+0x284>)
 8002508:	f004 fbaa 	bl	8006c60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NOT_RST_4_GPIO_Port, NOT_RST_4_Pin, GPIO_PIN_SET);
 800250c:	2201      	movs	r2, #1
 800250e:	2140      	movs	r1, #64	@ 0x40
 8002510:	486a      	ldr	r0, [pc, #424]	@ (80026bc <MX_GPIO_Init+0x28c>)
 8002512:	f004 fba5 	bl	8006c60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NOT_RST_3_GPIO_Port, NOT_RST_3_Pin, GPIO_PIN_SET);
 8002516:	2201      	movs	r2, #1
 8002518:	2101      	movs	r1, #1
 800251a:	4869      	ldr	r0, [pc, #420]	@ (80026c0 <MX_GPIO_Init+0x290>)
 800251c:	f004 fba0 	bl	8006c60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NOT_RST_1_GPIO_Port, NOT_RST_1_Pin, GPIO_PIN_SET);
 8002520:	2201      	movs	r2, #1
 8002522:	2180      	movs	r1, #128	@ 0x80
 8002524:	4867      	ldr	r0, [pc, #412]	@ (80026c4 <MX_GPIO_Init+0x294>)
 8002526:	f004 fb9b 	bl	8006c60 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NOT_FAULT_1_Pin CS_FAULT_2_Pin NOT_FAULT_2_Pin CS_FAULT_1_Pin */
  GPIO_InitStruct.Pin = NOT_FAULT_1_Pin|CS_FAULT_2_Pin|NOT_FAULT_2_Pin|CS_FAULT_1_Pin;
 800252a:	f640 0315 	movw	r3, #2069	@ 0x815
 800252e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002530:	2300      	movs	r3, #0
 8002532:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002534:	2300      	movs	r3, #0
 8002536:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002538:	f107 031c 	add.w	r3, r7, #28
 800253c:	4619      	mov	r1, r3
 800253e:	485d      	ldr	r0, [pc, #372]	@ (80026b4 <MX_GPIO_Init+0x284>)
 8002540:	f004 f9f4 	bl	800692c <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_INTERLOCK_Pin */
  GPIO_InitStruct.Pin = RESET_INTERLOCK_Pin;
 8002544:	2320      	movs	r3, #32
 8002546:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002548:	2301      	movs	r3, #1
 800254a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254c:	2300      	movs	r3, #0
 800254e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002550:	2300      	movs	r3, #0
 8002552:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RESET_INTERLOCK_GPIO_Port, &GPIO_InitStruct);
 8002554:	f107 031c 	add.w	r3, r7, #28
 8002558:	4619      	mov	r1, r3
 800255a:	4856      	ldr	r0, [pc, #344]	@ (80026b4 <MX_GPIO_Init+0x284>)
 800255c:	f004 f9e6 	bl	800692c <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_OCD_2_Pin */
  GPIO_InitStruct.Pin = CS_OCD_2_Pin;
 8002560:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002564:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002566:	2311      	movs	r3, #17
 8002568:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800256a:	2300      	movs	r3, #0
 800256c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800256e:	2300      	movs	r3, #0
 8002570:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_OCD_2_GPIO_Port, &GPIO_InitStruct);
 8002572:	f107 031c 	add.w	r3, r7, #28
 8002576:	4619      	mov	r1, r3
 8002578:	484f      	ldr	r0, [pc, #316]	@ (80026b8 <MX_GPIO_Init+0x288>)
 800257a:	f004 f9d7 	bl	800692c <HAL_GPIO_Init>

  /*Configure GPIO pin : READY_3_Pin */
  GPIO_InitStruct.Pin = READY_3_Pin;
 800257e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002582:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002584:	2300      	movs	r3, #0
 8002586:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002588:	2300      	movs	r3, #0
 800258a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(READY_3_GPIO_Port, &GPIO_InitStruct);
 800258c:	f107 031c 	add.w	r3, r7, #28
 8002590:	4619      	mov	r1, r3
 8002592:	4849      	ldr	r0, [pc, #292]	@ (80026b8 <MX_GPIO_Init+0x288>)
 8002594:	f004 f9ca 	bl	800692c <HAL_GPIO_Init>

  /*Configure GPIO pins : INTERLOCK_Pin NOT_FAULT_4_Pin */
  GPIO_InitStruct.Pin = INTERLOCK_Pin|NOT_FAULT_4_Pin;
 8002598:	f44f 7301 	mov.w	r3, #516	@ 0x204
 800259c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800259e:	2300      	movs	r3, #0
 80025a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a2:	2300      	movs	r3, #0
 80025a4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025a6:	f107 031c 	add.w	r3, r7, #28
 80025aa:	4619      	mov	r1, r3
 80025ac:	4843      	ldr	r0, [pc, #268]	@ (80026bc <MX_GPIO_Init+0x28c>)
 80025ae:	f004 f9bd 	bl	800692c <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_FPGA_Pin */
  GPIO_InitStruct.Pin = RESET_FPGA_Pin;
 80025b2:	2304      	movs	r3, #4
 80025b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025b6:	2301      	movs	r3, #1
 80025b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ba:	2300      	movs	r3, #0
 80025bc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025be:	2300      	movs	r3, #0
 80025c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RESET_FPGA_GPIO_Port, &GPIO_InitStruct);
 80025c2:	f107 031c 	add.w	r3, r7, #28
 80025c6:	4619      	mov	r1, r3
 80025c8:	483b      	ldr	r0, [pc, #236]	@ (80026b8 <MX_GPIO_Init+0x288>)
 80025ca:	f004 f9af 	bl	800692c <HAL_GPIO_Init>

  /*Configure GPIO pin : START_STOP_FPGA_Pin */
  GPIO_InitStruct.Pin = START_STOP_FPGA_Pin;
 80025ce:	2320      	movs	r3, #32
 80025d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025d2:	2301      	movs	r3, #1
 80025d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d6:	2300      	movs	r3, #0
 80025d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025da:	2300      	movs	r3, #0
 80025dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(START_STOP_FPGA_GPIO_Port, &GPIO_InitStruct);
 80025de:	f107 031c 	add.w	r3, r7, #28
 80025e2:	4619      	mov	r1, r3
 80025e4:	4835      	ldr	r0, [pc, #212]	@ (80026bc <MX_GPIO_Init+0x28c>)
 80025e6:	f004 f9a1 	bl	800692c <HAL_GPIO_Init>

  /*Configure GPIO pin : READY_2_Pin */
  GPIO_InitStruct.Pin = READY_2_Pin;
 80025ea:	2301      	movs	r3, #1
 80025ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025ee:	2300      	movs	r3, #0
 80025f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f2:	2300      	movs	r3, #0
 80025f4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(READY_2_GPIO_Port, &GPIO_InitStruct);
 80025f6:	f107 031c 	add.w	r3, r7, #28
 80025fa:	4619      	mov	r1, r3
 80025fc:	4831      	ldr	r0, [pc, #196]	@ (80026c4 <MX_GPIO_Init+0x294>)
 80025fe:	f004 f995 	bl	800692c <HAL_GPIO_Init>

  /*Configure GPIO pins : NOT_RST_2_Pin CS_OCD_1_Pin */
  GPIO_InitStruct.Pin = NOT_RST_2_Pin|CS_OCD_1_Pin;
 8002602:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002606:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002608:	2311      	movs	r3, #17
 800260a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800260c:	2300      	movs	r3, #0
 800260e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002610:	2300      	movs	r3, #0
 8002612:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002614:	f107 031c 	add.w	r3, r7, #28
 8002618:	4619      	mov	r1, r3
 800261a:	4826      	ldr	r0, [pc, #152]	@ (80026b4 <MX_GPIO_Init+0x284>)
 800261c:	f004 f986 	bl	800692c <HAL_GPIO_Init>

  /*Configure GPIO pin : NOT_RST_4_Pin */
  GPIO_InitStruct.Pin = NOT_RST_4_Pin;
 8002620:	2340      	movs	r3, #64	@ 0x40
 8002622:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002624:	2311      	movs	r3, #17
 8002626:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002628:	2300      	movs	r3, #0
 800262a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800262c:	2300      	movs	r3, #0
 800262e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(NOT_RST_4_GPIO_Port, &GPIO_InitStruct);
 8002630:	f107 031c 	add.w	r3, r7, #28
 8002634:	4619      	mov	r1, r3
 8002636:	4821      	ldr	r0, [pc, #132]	@ (80026bc <MX_GPIO_Init+0x28c>)
 8002638:	f004 f978 	bl	800692c <HAL_GPIO_Init>

  /*Configure GPIO pin : READY_4_Pin */
  GPIO_InitStruct.Pin = READY_4_Pin;
 800263c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002640:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002642:	2300      	movs	r3, #0
 8002644:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002646:	2300      	movs	r3, #0
 8002648:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(READY_4_GPIO_Port, &GPIO_InitStruct);
 800264a:	f107 031c 	add.w	r3, r7, #28
 800264e:	4619      	mov	r1, r3
 8002650:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002654:	f004 f96a 	bl	800692c <HAL_GPIO_Init>

  /*Configure GPIO pin : NOT_RST_3_Pin */
  GPIO_InitStruct.Pin = NOT_RST_3_Pin;
 8002658:	2301      	movs	r3, #1
 800265a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800265c:	2311      	movs	r3, #17
 800265e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002660:	2300      	movs	r3, #0
 8002662:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002664:	2300      	movs	r3, #0
 8002666:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(NOT_RST_3_GPIO_Port, &GPIO_InitStruct);
 8002668:	f107 031c 	add.w	r3, r7, #28
 800266c:	4619      	mov	r1, r3
 800266e:	4814      	ldr	r0, [pc, #80]	@ (80026c0 <MX_GPIO_Init+0x290>)
 8002670:	f004 f95c 	bl	800692c <HAL_GPIO_Init>

  /*Configure GPIO pins : READY_1_Pin PD5 NOT_FAULT_3_Pin */
  GPIO_InitStruct.Pin = READY_1_Pin|GPIO_PIN_5|NOT_FAULT_3_Pin;
 8002674:	2370      	movs	r3, #112	@ 0x70
 8002676:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002678:	2300      	movs	r3, #0
 800267a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267c:	2300      	movs	r3, #0
 800267e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002680:	f107 031c 	add.w	r3, r7, #28
 8002684:	4619      	mov	r1, r3
 8002686:	480e      	ldr	r0, [pc, #56]	@ (80026c0 <MX_GPIO_Init+0x290>)
 8002688:	f004 f950 	bl	800692c <HAL_GPIO_Init>

  /*Configure GPIO pin : NOT_RST_1_Pin */
  GPIO_InitStruct.Pin = NOT_RST_1_Pin;
 800268c:	2380      	movs	r3, #128	@ 0x80
 800268e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002690:	2311      	movs	r3, #17
 8002692:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002694:	2300      	movs	r3, #0
 8002696:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002698:	2300      	movs	r3, #0
 800269a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(NOT_RST_1_GPIO_Port, &GPIO_InitStruct);
 800269c:	f107 031c 	add.w	r3, r7, #28
 80026a0:	4619      	mov	r1, r3
 80026a2:	4808      	ldr	r0, [pc, #32]	@ (80026c4 <MX_GPIO_Init+0x294>)
 80026a4:	f004 f942 	bl	800692c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80026a8:	bf00      	nop
 80026aa:	3730      	adds	r7, #48	@ 0x30
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	40021000 	.word	0x40021000
 80026b4:	48001000 	.word	0x48001000
 80026b8:	48001400 	.word	0x48001400
 80026bc:	48000800 	.word	0x48000800
 80026c0:	48000c00 	.word	0x48000c00
 80026c4:	48000400 	.word	0x48000400

080026c8 <handle_event>:

/* USER CODE BEGIN 4 */

ConverterState handle_event(ConverterState currentState, ConverterEvent event) {
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	4603      	mov	r3, r0
 80026d0:	460a      	mov	r2, r1
 80026d2:	71fb      	strb	r3, [r7, #7]
 80026d4:	4613      	mov	r3, r2
 80026d6:	71bb      	strb	r3, [r7, #6]
    switch (currentState) {
 80026d8:	79fb      	ldrb	r3, [r7, #7]
 80026da:	2b04      	cmp	r3, #4
 80026dc:	d839      	bhi.n	8002752 <handle_event+0x8a>
 80026de:	a201      	add	r2, pc, #4	@ (adr r2, 80026e4 <handle_event+0x1c>)
 80026e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026e4:	080026f9 	.word	0x080026f9
 80026e8:	08002707 	.word	0x08002707
 80026ec:	08002715 	.word	0x08002715
 80026f0:	08002731 	.word	0x08002731
 80026f4:	0800273f 	.word	0x0800273f
        case STATE_INIT:
            if (event == EVENT_START)
 80026f8:	79bb      	ldrb	r3, [r7, #6]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d12b      	bne.n	8002756 <handle_event+0x8e>
            {
            	currentState = STATE_REGULATION;
 80026fe:	2302      	movs	r3, #2
 8002700:	71fb      	strb	r3, [r7, #7]
                return STATE_REGULATION;
 8002702:	2302      	movs	r3, #2
 8002704:	e031      	b.n	800276a <handle_event+0xa2>
            }
            break;

        case STATE_STANDBY:
            if (event == EVENT_START)
 8002706:	79bb      	ldrb	r3, [r7, #6]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d126      	bne.n	800275a <handle_event+0x92>
            {
            	currentState = STATE_REGULATION;
 800270c:	2302      	movs	r3, #2
 800270e:	71fb      	strb	r3, [r7, #7]
                return STATE_REGULATION;
 8002710:	2302      	movs	r3, #2
 8002712:	e02a      	b.n	800276a <handle_event+0xa2>
            }
            break;

        case STATE_REGULATION:
        	//USB_SendString("State: INIT -> RUNNING\r\n");
            if (event == EVENT_FAULT)
 8002714:	79bb      	ldrb	r3, [r7, #6]
 8002716:	2b01      	cmp	r3, #1
 8002718:	d103      	bne.n	8002722 <handle_event+0x5a>
            {
            	currentState = STATE_FAULT;
 800271a:	2303      	movs	r3, #3
 800271c:	71fb      	strb	r3, [r7, #7]
                return STATE_FAULT;
 800271e:	2303      	movs	r3, #3
 8002720:	e023      	b.n	800276a <handle_event+0xa2>

            } else if (event == EVENT_SHUTDOWN)
 8002722:	79bb      	ldrb	r3, [r7, #6]
 8002724:	2b03      	cmp	r3, #3
 8002726:	d11a      	bne.n	800275e <handle_event+0x96>
            {
            	currentState = STATE_SHUTDOWN;
 8002728:	2304      	movs	r3, #4
 800272a:	71fb      	strb	r3, [r7, #7]
                return STATE_SHUTDOWN;
 800272c:	2304      	movs	r3, #4
 800272e:	e01c      	b.n	800276a <handle_event+0xa2>
            }

            break;

        case STATE_FAULT:
            if (event == EVENT_CLEAR_FAULT)
 8002730:	79bb      	ldrb	r3, [r7, #6]
 8002732:	2b02      	cmp	r3, #2
 8002734:	d115      	bne.n	8002762 <handle_event+0x9a>
            {
            	currentState = STATE_STANDBY;
 8002736:	2301      	movs	r3, #1
 8002738:	71fb      	strb	r3, [r7, #7]
                return STATE_STANDBY;
 800273a:	2301      	movs	r3, #1
 800273c:	e015      	b.n	800276a <handle_event+0xa2>
            }
            break;

        case STATE_SHUTDOWN:
            if (event == EVENT_START)
 800273e:	79bb      	ldrb	r3, [r7, #6]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d110      	bne.n	8002766 <handle_event+0x9e>
            {
            	once = 0;
 8002744:	4b0c      	ldr	r3, [pc, #48]	@ (8002778 <handle_event+0xb0>)
 8002746:	2200      	movs	r2, #0
 8002748:	601a      	str	r2, [r3, #0]
            	currentState = STATE_REGULATION;
 800274a:	2302      	movs	r3, #2
 800274c:	71fb      	strb	r3, [r7, #7]
                return STATE_REGULATION;
 800274e:	2302      	movs	r3, #2
 8002750:	e00b      	b.n	800276a <handle_event+0xa2>
            }
            break;
        default:
            break;
 8002752:	bf00      	nop
 8002754:	e008      	b.n	8002768 <handle_event+0xa0>
            break;
 8002756:	bf00      	nop
 8002758:	e006      	b.n	8002768 <handle_event+0xa0>
            break;
 800275a:	bf00      	nop
 800275c:	e004      	b.n	8002768 <handle_event+0xa0>
            break;
 800275e:	bf00      	nop
 8002760:	e002      	b.n	8002768 <handle_event+0xa0>
            break;
 8002762:	bf00      	nop
 8002764:	e000      	b.n	8002768 <handle_event+0xa0>
            break;
 8002766:	bf00      	nop
    }
    return currentState; // No state change
 8002768:	79fb      	ldrb	r3, [r7, #7]
}
 800276a:	4618      	mov	r0, r3
 800276c:	370c      	adds	r7, #12
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	20000b5c 	.word	0x20000b5c

0800277c <Set_PWM_DutyCycle>:
       // float TEMPERATURE_AFTER_CONVERSION_FROM_ADC = (((adc_value/4096.0f)*3.3f) - 0.4f)/0.0195f;
       // return TEMPERATURE_AFTER_CONVERSION_FROM_ADC;

}

void Set_PWM_DutyCycle(uint32_t dutyCycle) { // dutycyle for FAN SPEED CONTROl
 800277c:	b480      	push	{r7}
 800277e:	b085      	sub	sp, #20
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
    if (dutyCycle > 100) dutyCycle = 100;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2b64      	cmp	r3, #100	@ 0x64
 8002788:	d901      	bls.n	800278e <Set_PWM_DutyCycle+0x12>
 800278a:	2364      	movs	r3, #100	@ 0x64
 800278c:	607b      	str	r3, [r7, #4]
    uint32_t pulse = (htim4.Init.Period + 1) * dutyCycle / 100 - 1;
 800278e:	4b0b      	ldr	r3, [pc, #44]	@ (80027bc <Set_PWM_DutyCycle+0x40>)
 8002790:	68db      	ldr	r3, [r3, #12]
 8002792:	3301      	adds	r3, #1
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	fb02 f303 	mul.w	r3, r2, r3
 800279a:	4a09      	ldr	r2, [pc, #36]	@ (80027c0 <Set_PWM_DutyCycle+0x44>)
 800279c:	fba2 2303 	umull	r2, r3, r2, r3
 80027a0:	095b      	lsrs	r3, r3, #5
 80027a2:	3b01      	subs	r3, #1
 80027a4:	60fb      	str	r3, [r7, #12]
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, pulse);
 80027a6:	4b05      	ldr	r3, [pc, #20]	@ (80027bc <Set_PWM_DutyCycle+0x40>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	68fa      	ldr	r2, [r7, #12]
 80027ac:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80027ae:	bf00      	nop
 80027b0:	3714      	adds	r7, #20
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	200007d0 	.word	0x200007d0
 80027c0:	51eb851f 	.word	0x51eb851f
 80027c4:	00000000 	.word	0x00000000

080027c8 <HAL_ADC_ConvCpltCallback>:
//ADC save to array and moving average
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC5)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a20      	ldr	r2, [pc, #128]	@ (8002858 <HAL_ADC_ConvCpltCallback+0x90>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d135      	bne.n	8002846 <HAL_ADC_ConvCpltCallback+0x7e>
		    {
		        uint32_t sum = 0;
 80027da:	2300      	movs	r3, #0
 80027dc:	60fb      	str	r3, [r7, #12]
		        for (int i = 0; i < MA_WINDOW_SIZE; i++)
 80027de:	2300      	movs	r3, #0
 80027e0:	60bb      	str	r3, [r7, #8]
 80027e2:	e00b      	b.n	80027fc <HAL_ADC_ConvCpltCallback+0x34>
		        {
		            sum += adc5_dma_buffer[i];
 80027e4:	4a1d      	ldr	r2, [pc, #116]	@ (800285c <HAL_ADC_ConvCpltCallback+0x94>)
 80027e6:	68bb      	ldr	r3, [r7, #8]
 80027e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80027ec:	b29b      	uxth	r3, r3
 80027ee:	461a      	mov	r2, r3
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	4413      	add	r3, r2
 80027f4:	60fb      	str	r3, [r7, #12]
		        for (int i = 0; i < MA_WINDOW_SIZE; i++)
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	3301      	adds	r3, #1
 80027fa:	60bb      	str	r3, [r7, #8]
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	2b09      	cmp	r3, #9
 8002800:	ddf0      	ble.n	80027e4 <HAL_ADC_ConvCpltCallback+0x1c>
		        }
		        adc_moving_average = ((sum / MA_WINDOW_SIZE)*3300)/4096;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	4a16      	ldr	r2, [pc, #88]	@ (8002860 <HAL_ADC_ConvCpltCallback+0x98>)
 8002806:	fba2 2303 	umull	r2, r3, r2, r3
 800280a:	08db      	lsrs	r3, r3, #3
 800280c:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8002810:	fb02 f303 	mul.w	r3, r2, r3
 8002814:	0b1b      	lsrs	r3, r3, #12
 8002816:	b29a      	uxth	r2, r3
 8002818:	4b12      	ldr	r3, [pc, #72]	@ (8002864 <HAL_ADC_ConvCpltCallback+0x9c>)
 800281a:	801a      	strh	r2, [r3, #0]
		        imax2_sum=(adc_moving_average-1450)*0.384;
 800281c:	4b11      	ldr	r3, [pc, #68]	@ (8002864 <HAL_ADC_ConvCpltCallback+0x9c>)
 800281e:	881b      	ldrh	r3, [r3, #0]
 8002820:	f2a3 53aa 	subw	r3, r3, #1450	@ 0x5aa
 8002824:	4618      	mov	r0, r3
 8002826:	f7fd fea5 	bl	8000574 <__aeabi_i2d>
 800282a:	a309      	add	r3, pc, #36	@ (adr r3, 8002850 <HAL_ADC_ConvCpltCallback+0x88>)
 800282c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002830:	f7fd ff0a 	bl	8000648 <__aeabi_dmul>
 8002834:	4602      	mov	r2, r0
 8002836:	460b      	mov	r3, r1
 8002838:	4610      	mov	r0, r2
 800283a:	4619      	mov	r1, r3
 800283c:	f7fe f9dc 	bl	8000bf8 <__aeabi_d2uiz>
 8002840:	4603      	mov	r3, r0
 8002842:	4a09      	ldr	r2, [pc, #36]	@ (8002868 <HAL_ADC_ConvCpltCallback+0xa0>)
 8002844:	6013      	str	r3, [r2, #0]
		        // Restart the DMA transfer
		       // HAL_ADC_Start_DMA(hadc, (uint32_t*)adc5_dma_buffer, MA_WINDOW_SIZE);
		    }


}
 8002846:	bf00      	nop
 8002848:	3710      	adds	r7, #16
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	bc6a7efa 	.word	0xbc6a7efa
 8002854:	3fd89374 	.word	0x3fd89374
 8002858:	50000600 	.word	0x50000600
 800285c:	20000a70 	.word	0x20000a70
 8002860:	cccccccd 	.word	0xcccccccd
 8002864:	20000a84 	.word	0x20000a84
 8002868:	20000a6c 	.word	0x20000a6c

0800286c <Update_PWM_Frequency>:
        }
    }
}

void Update_PWM_Frequency(TIM_HandleTypeDef *htim, uint32_t channel, uint32_t frequency)
{
 800286c:	b480      	push	{r7}
 800286e:	b089      	sub	sp, #36	@ 0x24
 8002870:	af00      	add	r7, sp, #0
 8002872:	60f8      	str	r0, [r7, #12]
 8002874:	60b9      	str	r1, [r7, #8]
 8002876:	607a      	str	r2, [r7, #4]
	 uint32_t timer_clock = 150000000;  // Assuming a 150 MHz timer clock
 8002878:	4b33      	ldr	r3, [pc, #204]	@ (8002948 <Update_PWM_Frequency+0xdc>)
 800287a:	61bb      	str	r3, [r7, #24]
	    uint32_t prescaler = htim->Init.Prescaler + 1;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	3301      	adds	r3, #1
 8002882:	617b      	str	r3, [r7, #20]
	    uint32_t period = (timer_clock / (prescaler * frequency)) - 1;
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	fb02 f303 	mul.w	r3, r2, r3
 800288c:	69ba      	ldr	r2, [r7, #24]
 800288e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002892:	3b01      	subs	r3, #1
 8002894:	61fb      	str	r3, [r7, #28]

	    // Ensure period is within valid range
	    if (period > 65535) {
 8002896:	69fb      	ldr	r3, [r7, #28]
 8002898:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800289c:	d314      	bcc.n	80028c8 <Update_PWM_Frequency+0x5c>
	        // Adjust prescaler to bring period within range
	        prescaler = (prescaler * (period / 65536)) + 1;
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	0c1b      	lsrs	r3, r3, #16
 80028a2:	697a      	ldr	r2, [r7, #20]
 80028a4:	fb02 f303 	mul.w	r3, r2, r3
 80028a8:	3301      	adds	r3, #1
 80028aa:	617b      	str	r3, [r7, #20]
	        period = (timer_clock / (prescaler * frequency)) - 1;
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	fb02 f303 	mul.w	r3, r2, r3
 80028b4:	69ba      	ldr	r2, [r7, #24]
 80028b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80028ba:	3b01      	subs	r3, #1
 80028bc:	61fb      	str	r3, [r7, #28]
	        __HAL_TIM_SET_PRESCALER(htim, prescaler - 1);
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	697a      	ldr	r2, [r7, #20]
 80028c4:	3a01      	subs	r2, #1
 80028c6:	629a      	str	r2, [r3, #40]	@ 0x28
	    }

	    // Update the period register (ARR) with double buffering
	    __HAL_TIM_SET_AUTORELOAD(htim, period);
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	69fa      	ldr	r2, [r7, #28]
 80028ce:	62da      	str	r2, [r3, #44]	@ 0x2c
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	69fa      	ldr	r2, [r7, #28]
 80028d4:	60da      	str	r2, [r3, #12]

	    // Set the duty cycle to approximately 50%
	    uint32_t pulse = period / 2;
 80028d6:	69fb      	ldr	r3, [r7, #28]
 80028d8:	085b      	lsrs	r3, r3, #1
 80028da:	613b      	str	r3, [r7, #16]
	    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d104      	bne.n	80028ec <Update_PWM_Frequency+0x80>
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	693a      	ldr	r2, [r7, #16]
 80028e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80028ea:	e023      	b.n	8002934 <Update_PWM_Frequency+0xc8>
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	2b04      	cmp	r3, #4
 80028f0:	d104      	bne.n	80028fc <Update_PWM_Frequency+0x90>
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	6393      	str	r3, [r2, #56]	@ 0x38
 80028fa:	e01b      	b.n	8002934 <Update_PWM_Frequency+0xc8>
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	2b08      	cmp	r3, #8
 8002900:	d104      	bne.n	800290c <Update_PWM_Frequency+0xa0>
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800290a:	e013      	b.n	8002934 <Update_PWM_Frequency+0xc8>
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	2b0c      	cmp	r3, #12
 8002910:	d104      	bne.n	800291c <Update_PWM_Frequency+0xb0>
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	6413      	str	r3, [r2, #64]	@ 0x40
 800291a:	e00b      	b.n	8002934 <Update_PWM_Frequency+0xc8>
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	2b10      	cmp	r3, #16
 8002920:	d104      	bne.n	800292c <Update_PWM_Frequency+0xc0>
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	6493      	str	r3, [r2, #72]	@ 0x48
 800292a:	e003      	b.n	8002934 <Update_PWM_Frequency+0xc8>
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	64d3      	str	r3, [r2, #76]	@ 0x4c

	    // Manually generate an update event by setting the UG bit in the EGR register
	    htim->Instance->EGR = TIM_EGR_UG;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2201      	movs	r2, #1
 800293a:	615a      	str	r2, [r3, #20]
    __HAL_TIM_SET_AUTORELOAD(htim, period);

    // Restart the timer PWM generation
    HAL_TIM_PWM_Stop(htim, channel);
    HAL_TIM_PWM_Start(htim, channel);*/
}
 800293c:	bf00      	nop
 800293e:	3724      	adds	r7, #36	@ 0x24
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr
 8002948:	08f0d180 	.word	0x08f0d180

0800294c <Check_Faults>:
	        dac_buffer[i] = (((1/3.3)*res12_b) + ((0.5/3.3)*res12_b) * sin(2 * M_PI * i/BUFFER_SIZE));
	    }
}

uint8_t Check_Faults()
{
 800294c:	b580      	push	{r7, lr}
 800294e:	af00      	add	r7, sp, #0
	// Faults pins are from gate driver and they are active pull down
	// 4 fault pins from 4 gate driver + 2 fault pins from  2 currents sensors  = 6 pins
	if(HAL_GPIO_ReadPin(CS_FAULT_1_GPIO_Port, CS_FAULT_1_Pin) && HAL_GPIO_ReadPin(CS_FAULT_2_GPIO_Port, CS_FAULT_2_Pin)
 8002950:	2101      	movs	r1, #1
 8002952:	4818      	ldr	r0, [pc, #96]	@ (80029b4 <Check_Faults+0x68>)
 8002954:	f004 f96c 	bl	8006c30 <HAL_GPIO_ReadPin>
 8002958:	4603      	mov	r3, r0
 800295a:	2b00      	cmp	r3, #0
 800295c:	d026      	beq.n	80029ac <Check_Faults+0x60>
 800295e:	2110      	movs	r1, #16
 8002960:	4814      	ldr	r0, [pc, #80]	@ (80029b4 <Check_Faults+0x68>)
 8002962:	f004 f965 	bl	8006c30 <HAL_GPIO_ReadPin>
 8002966:	4603      	mov	r3, r0
 8002968:	2b00      	cmp	r3, #0
 800296a:	d01f      	beq.n	80029ac <Check_Faults+0x60>
			&& HAL_GPIO_ReadPin(NOT_FAULT_1_GPIO_Port, NOT_FAULT_1_Pin) && HAL_GPIO_ReadPin(NOT_FAULT_2_GPIO_Port, NOT_FAULT_2_Pin)
 800296c:	2104      	movs	r1, #4
 800296e:	4811      	ldr	r0, [pc, #68]	@ (80029b4 <Check_Faults+0x68>)
 8002970:	f004 f95e 	bl	8006c30 <HAL_GPIO_ReadPin>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d018      	beq.n	80029ac <Check_Faults+0x60>
 800297a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800297e:	480d      	ldr	r0, [pc, #52]	@ (80029b4 <Check_Faults+0x68>)
 8002980:	f004 f956 	bl	8006c30 <HAL_GPIO_ReadPin>
 8002984:	4603      	mov	r3, r0
 8002986:	2b00      	cmp	r3, #0
 8002988:	d010      	beq.n	80029ac <Check_Faults+0x60>
			&& HAL_GPIO_ReadPin(NOT_FAULT_3_GPIO_Port, NOT_FAULT_3_Pin) && HAL_GPIO_ReadPin(NOT_FAULT_4_GPIO_Port, NOT_FAULT_4_Pin) )
 800298a:	2140      	movs	r1, #64	@ 0x40
 800298c:	480a      	ldr	r0, [pc, #40]	@ (80029b8 <Check_Faults+0x6c>)
 800298e:	f004 f94f 	bl	8006c30 <HAL_GPIO_ReadPin>
 8002992:	4603      	mov	r3, r0
 8002994:	2b00      	cmp	r3, #0
 8002996:	d009      	beq.n	80029ac <Check_Faults+0x60>
 8002998:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800299c:	4807      	ldr	r0, [pc, #28]	@ (80029bc <Check_Faults+0x70>)
 800299e:	f004 f947 	bl	8006c30 <HAL_GPIO_ReadPin>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d001      	beq.n	80029ac <Check_Faults+0x60>
		return 0; // if all pins is 1 then all is ready, there is not faults then return 0
 80029a8:	2300      	movs	r3, #0
 80029aa:	e000      	b.n	80029ae <Check_Faults+0x62>

	return 1;
 80029ac:	2301      	movs	r3, #1
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	48001000 	.word	0x48001000
 80029b8:	48000c00 	.word	0x48000c00
 80029bc:	48000800 	.word	0x48000800

080029c0 <Check_Ready>:

uint8_t Check_Ready()
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	af00      	add	r7, sp, #0
	// Ready pins are from gate driver and they are active pull up
	// 4 ready pins from 4 gate drivers
	if(HAL_GPIO_ReadPin(READY_1_GPIO_Port, READY_1_Pin) && HAL_GPIO_ReadPin(READY_2_GPIO_Port, READY_2_Pin)
 80029c4:	2110      	movs	r1, #16
 80029c6:	4811      	ldr	r0, [pc, #68]	@ (8002a0c <Check_Ready+0x4c>)
 80029c8:	f004 f932 	bl	8006c30 <HAL_GPIO_ReadPin>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d019      	beq.n	8002a06 <Check_Ready+0x46>
 80029d2:	2101      	movs	r1, #1
 80029d4:	480e      	ldr	r0, [pc, #56]	@ (8002a10 <Check_Ready+0x50>)
 80029d6:	f004 f92b 	bl	8006c30 <HAL_GPIO_ReadPin>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d012      	beq.n	8002a06 <Check_Ready+0x46>
			&& HAL_GPIO_ReadPin(READY_3_GPIO_Port, READY_3_Pin) && HAL_GPIO_ReadPin(READY_4_GPIO_Port, READY_4_Pin) )
 80029e0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80029e4:	480b      	ldr	r0, [pc, #44]	@ (8002a14 <Check_Ready+0x54>)
 80029e6:	f004 f923 	bl	8006c30 <HAL_GPIO_ReadPin>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d00a      	beq.n	8002a06 <Check_Ready+0x46>
 80029f0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80029f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80029f8:	f004 f91a 	bl	8006c30 <HAL_GPIO_ReadPin>
 80029fc:	4603      	mov	r3, r0
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d001      	beq.n	8002a06 <Check_Ready+0x46>
			return 1; // return 1 when is gate drivers ready
 8002a02:	2301      	movs	r3, #1
 8002a04:	e000      	b.n	8002a08 <Check_Ready+0x48>

		return 0;
 8002a06:	2300      	movs	r3, #0
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	48000c00 	.word	0x48000c00
 8002a10:	48000400 	.word	0x48000400
 8002a14:	48001400 	.word	0x48001400

08002a18 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8002a18:	b5b0      	push	{r4, r5, r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
	// SOFT start_program RAMP REALISATION
	//  Ts 20khz
	if(htim->Instance == TIM15)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a76      	ldr	r2, [pc, #472]	@ (8002c00 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	f040 80be 	bne.w	8002ba8 <HAL_TIM_PeriodElapsedCallback+0x190>
	{
		sythick1 =  HAL_GetTick();
 8002a2c:	f001 fc50 	bl	80042d0 <HAL_GetTick>
 8002a30:	4603      	mov	r3, r0
 8002a32:	4a74      	ldr	r2, [pc, #464]	@ (8002c04 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8002a34:	6013      	str	r3, [r2, #0]
		if(currentState == STATE_REGULATION )
 8002a36:	4b74      	ldr	r3, [pc, #464]	@ (8002c08 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	2b02      	cmp	r3, #2
 8002a3c:	f040 80a9 	bne.w	8002b92 <HAL_TIM_PeriodElapsedCallback+0x17a>
		{
		//current_sensor1_vref = adc3_dma_buffer[0]*3300/4096;//(Low_pass_filter(adc3_dma_buffer[0], pcb_temp)/4096)*3.3;
		//current_sensor2_vref = adc3_dma_buffer[1]*3300/4096;//(Low_pass_filter(adc3_dma_buffer[1], pcb_temp)/4096)*3.3;

		input_voltage = (int)((((adc3_dma_buffer[2])*3300)/4096-200)*18.81);//[mV]		((Low_pass_filter(adc3_dma_buffer[2], input_voltage)/4096)*3.3-0.2)*27.1;
 8002a40:	4b72      	ldr	r3, [pc, #456]	@ (8002c0c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8002a42:	889b      	ldrh	r3, [r3, #4]
 8002a44:	b29b      	uxth	r3, r3
 8002a46:	461a      	mov	r2, r3
 8002a48:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8002a4c:	fb02 f303 	mul.w	r3, r2, r3
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	da01      	bge.n	8002a58 <HAL_TIM_PeriodElapsedCallback+0x40>
 8002a54:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8002a58:	131b      	asrs	r3, r3, #12
 8002a5a:	3bc8      	subs	r3, #200	@ 0xc8
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f7fd fd89 	bl	8000574 <__aeabi_i2d>
 8002a62:	a363      	add	r3, pc, #396	@ (adr r3, 8002bf0 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8002a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a68:	f7fd fdee 	bl	8000648 <__aeabi_dmul>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	460b      	mov	r3, r1
 8002a70:	4610      	mov	r0, r2
 8002a72:	4619      	mov	r1, r3
 8002a74:	f7fe f898 	bl	8000ba8 <__aeabi_d2iz>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	4b64      	ldr	r3, [pc, #400]	@ (8002c10 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8002a7e:	601a      	str	r2, [r3, #0]
		output_voltage = (int)((((adc4_dma_buffer[1])*3300)/4096-200)*18.81);//[mV] 		((Low_pass_filter(adc4_dma_buffer, output_voltage)/4096)*3.3-0.2)*27.1;
 8002a80:	4b64      	ldr	r3, [pc, #400]	@ (8002c14 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8002a82:	885b      	ldrh	r3, [r3, #2]
 8002a84:	b29b      	uxth	r3, r3
 8002a86:	461a      	mov	r2, r3
 8002a88:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8002a8c:	fb02 f303 	mul.w	r3, r2, r3
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	da01      	bge.n	8002a98 <HAL_TIM_PeriodElapsedCallback+0x80>
 8002a94:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8002a98:	131b      	asrs	r3, r3, #12
 8002a9a:	3bc8      	subs	r3, #200	@ 0xc8
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f7fd fd69 	bl	8000574 <__aeabi_i2d>
 8002aa2:	a353      	add	r3, pc, #332	@ (adr r3, 8002bf0 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8002aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aa8:	f7fd fdce 	bl	8000648 <__aeabi_dmul>
 8002aac:	4602      	mov	r2, r0
 8002aae:	460b      	mov	r3, r1
 8002ab0:	4610      	mov	r0, r2
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	f7fe f878 	bl	8000ba8 <__aeabi_d2iz>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	461a      	mov	r2, r3
 8002abc:	4b56      	ldr	r3, [pc, #344]	@ (8002c18 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002abe:	601a      	str	r2, [r3, #0]
		if(once == 0) Update_PWM_Frequency(&htim8, TIM_CHANNEL_2, 7100000); // Set TIM8 CH1 o freq that is delay hc and send to fpga
		}

		imax2 = imax1 + imax2_sum; // imax2_sum signal from FPGA
		// imax1,2 each for branches to make 180 degree shift*/
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, current_sensor1_vref+((int)imax1*0.025)); // imax1  1.5V is 0A;  1A is 20mV; 1 bit is 0.8mV; imax[mA]*0.02 [V/A]/0.8[mV] = Value for DAC
 8002ac0:	4b56      	ldr	r3, [pc, #344]	@ (8002c1c <HAL_TIM_PeriodElapsedCallback+0x204>)
 8002ac2:	881b      	ldrh	r3, [r3, #0]
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7fd fd55 	bl	8000574 <__aeabi_i2d>
 8002aca:	4604      	mov	r4, r0
 8002acc:	460d      	mov	r5, r1
 8002ace:	4b54      	ldr	r3, [pc, #336]	@ (8002c20 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f7fd fd4e 	bl	8000574 <__aeabi_i2d>
 8002ad8:	a347      	add	r3, pc, #284	@ (adr r3, 8002bf8 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8002ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ade:	f7fd fdb3 	bl	8000648 <__aeabi_dmul>
 8002ae2:	4602      	mov	r2, r0
 8002ae4:	460b      	mov	r3, r1
 8002ae6:	4620      	mov	r0, r4
 8002ae8:	4629      	mov	r1, r5
 8002aea:	f7fd fbf7 	bl	80002dc <__adddf3>
 8002aee:	4602      	mov	r2, r0
 8002af0:	460b      	mov	r3, r1
 8002af2:	4610      	mov	r0, r2
 8002af4:	4619      	mov	r1, r3
 8002af6:	f7fe f87f 	bl	8000bf8 <__aeabi_d2uiz>
 8002afa:	4603      	mov	r3, r0
 8002afc:	2200      	movs	r2, #0
 8002afe:	2100      	movs	r1, #0
 8002b00:	4848      	ldr	r0, [pc, #288]	@ (8002c24 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8002b02:	f003 faa7 	bl	8006054 <HAL_DAC_SetValue>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, current_sensor2_vref+((int)imax2*0.025)); // imax2
 8002b06:	4b48      	ldr	r3, [pc, #288]	@ (8002c28 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8002b08:	881b      	ldrh	r3, [r3, #0]
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f7fd fd32 	bl	8000574 <__aeabi_i2d>
 8002b10:	4604      	mov	r4, r0
 8002b12:	460d      	mov	r5, r1
 8002b14:	4b45      	ldr	r3, [pc, #276]	@ (8002c2c <HAL_TIM_PeriodElapsedCallback+0x214>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f7fd fd2b 	bl	8000574 <__aeabi_i2d>
 8002b1e:	a336      	add	r3, pc, #216	@ (adr r3, 8002bf8 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8002b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b24:	f7fd fd90 	bl	8000648 <__aeabi_dmul>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	460b      	mov	r3, r1
 8002b2c:	4620      	mov	r0, r4
 8002b2e:	4629      	mov	r1, r5
 8002b30:	f7fd fbd4 	bl	80002dc <__adddf3>
 8002b34:	4602      	mov	r2, r0
 8002b36:	460b      	mov	r3, r1
 8002b38:	4610      	mov	r0, r2
 8002b3a:	4619      	mov	r1, r3
 8002b3c:	f7fe f85c 	bl	8000bf8 <__aeabi_d2uiz>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2200      	movs	r2, #0
 8002b44:	2110      	movs	r1, #16
 8002b46:	4837      	ldr	r0, [pc, #220]	@ (8002c24 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8002b48:	f003 fa84 	bl	8006054 <HAL_DAC_SetValue>
		HAL_DAC_SetValue(&hdac2, DAC_CHANNEL_1, DAC_ALIGN_12B_R, current_sensor1_vref-((int)imin*0.25)); // imin uzyto tutaj wzmacniacza 10x dla sygnalu z sensora pradu wiec ma wzmocnienie 200mv/A a nie 20mv/a
 8002b4c:	4b33      	ldr	r3, [pc, #204]	@ (8002c1c <HAL_TIM_PeriodElapsedCallback+0x204>)
 8002b4e:	881b      	ldrh	r3, [r3, #0]
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7fd fd0f 	bl	8000574 <__aeabi_i2d>
 8002b56:	4604      	mov	r4, r0
 8002b58:	460d      	mov	r5, r1
 8002b5a:	4b35      	ldr	r3, [pc, #212]	@ (8002c30 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f7fd fd08 	bl	8000574 <__aeabi_i2d>
 8002b64:	f04f 0200 	mov.w	r2, #0
 8002b68:	4b32      	ldr	r3, [pc, #200]	@ (8002c34 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8002b6a:	f7fd fd6d 	bl	8000648 <__aeabi_dmul>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	460b      	mov	r3, r1
 8002b72:	4620      	mov	r0, r4
 8002b74:	4629      	mov	r1, r5
 8002b76:	f7fd fbaf 	bl	80002d8 <__aeabi_dsub>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	460b      	mov	r3, r1
 8002b7e:	4610      	mov	r0, r2
 8002b80:	4619      	mov	r1, r3
 8002b82:	f7fe f839 	bl	8000bf8 <__aeabi_d2uiz>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2200      	movs	r2, #0
 8002b8a:	2100      	movs	r1, #0
 8002b8c:	482a      	ldr	r0, [pc, #168]	@ (8002c38 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8002b8e:	f003 fa61 	bl	8006054 <HAL_DAC_SetValue>
		//	HAL_Delay(10);
		//HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, 1); // START FPGA DANCE
		//once = 1;
		//}

		sythick2 =  HAL_GetTick() - sythick1;
 8002b92:	f001 fb9d 	bl	80042d0 <HAL_GetTick>
 8002b96:	4602      	mov	r2, r0
 8002b98:	4b1a      	ldr	r3, [pc, #104]	@ (8002c04 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	4a27      	ldr	r2, [pc, #156]	@ (8002c3c <HAL_TIM_PeriodElapsedCallback+0x224>)
 8002ba0:	6013      	str	r3, [r2, #0]
		flag_control = 1;
 8002ba2:	4b27      	ldr	r3, [pc, #156]	@ (8002c40 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	701a      	strb	r2, [r3, #0]
	}

	if (htim->Instance == TIM6) // 5 sec period
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a25      	ldr	r2, [pc, #148]	@ (8002c44 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d101      	bne.n	8002bb6 <HAL_TIM_PeriodElapsedCallback+0x19e>
		    {
		//if(currentState == STATE_SOFT_START || currentState == STATE_REGULATION )
				//{
				FAN_Drive(); // Control Fan speed dpend on two temperatures pcb and radiator
 8002bb2:	f000 f9ad 	bl	8002f10 <FAN_Drive>
				//}
		    }


	if (htim->Instance == TIM7)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a23      	ldr	r2, [pc, #140]	@ (8002c48 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d110      	bne.n	8002be2 <HAL_TIM_PeriodElapsedCallback+0x1ca>
	    {
	        // Turn off OCD pins of currents sensors to reset current sensor 1us

	        HAL_GPIO_TogglePin(CS_OCD_1_GPIO_Port, CS_OCD_1_Pin);
 8002bc0:	2102      	movs	r1, #2
 8002bc2:	4822      	ldr	r0, [pc, #136]	@ (8002c4c <HAL_TIM_PeriodElapsedCallback+0x234>)
 8002bc4:	f004 f864 	bl	8006c90 <HAL_GPIO_TogglePin>
	        HAL_GPIO_TogglePin(CS_OCD_2_GPIO_Port, CS_OCD_2_Pin);
 8002bc8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002bcc:	4820      	ldr	r0, [pc, #128]	@ (8002c50 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8002bce:	f004 f85f 	bl	8006c90 <HAL_GPIO_TogglePin>
	        HAL_GPIO_WritePin(RESET_INTERLOCK_GPIO_Port, RESET_INTERLOCK_Pin, GPIO_PIN_RESET);
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	2120      	movs	r1, #32
 8002bd6:	481d      	ldr	r0, [pc, #116]	@ (8002c4c <HAL_TIM_PeriodElapsedCallback+0x234>)
 8002bd8:	f004 f842 	bl	8006c60 <HAL_GPIO_WritePin>
	        // Stop the timer
	        HAL_TIM_Base_Stop_IT(&htim7);
 8002bdc:	481d      	ldr	r0, [pc, #116]	@ (8002c54 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8002bde:	f006 ff17 	bl	8009a10 <HAL_TIM_Base_Stop_IT>
	    }


}
 8002be2:	bf00      	nop
 8002be4:	3708      	adds	r7, #8
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bdb0      	pop	{r4, r5, r7, pc}
 8002bea:	bf00      	nop
 8002bec:	f3af 8000 	nop.w
 8002bf0:	28f5c28f 	.word	0x28f5c28f
 8002bf4:	4032cf5c 	.word	0x4032cf5c
 8002bf8:	9999999a 	.word	0x9999999a
 8002bfc:	3f999999 	.word	0x3f999999
 8002c00:	40014000 	.word	0x40014000
 8002c04:	20000b64 	.word	0x20000b64
 8002c08:	20000b57 	.word	0x20000b57
 8002c0c:	20000a48 	.word	0x20000a48
 8002c10:	20000a3c 	.word	0x20000a3c
 8002c14:	20000a5c 	.word	0x20000a5c
 8002c18:	20000a54 	.word	0x20000a54
 8002c1c:	20000a2c 	.word	0x20000a2c
 8002c20:	20000a30 	.word	0x20000a30
 8002c24:	2000069c 	.word	0x2000069c
 8002c28:	20000a2e 	.word	0x20000a2e
 8002c2c:	20000a34 	.word	0x20000a34
 8002c30:	20000a38 	.word	0x20000a38
 8002c34:	3fd00000 	.word	0x3fd00000
 8002c38:	200006b0 	.word	0x200006b0
 8002c3c:	20000b68 	.word	0x20000b68
 8002c40:	20000b6c 	.word	0x20000b6c
 8002c44:	40001000 	.word	0x40001000
 8002c48:	40001400 	.word	0x40001400
 8002c4c:	48001000 	.word	0x48001000
 8002c50:	48001400 	.word	0x48001400
 8002c54:	20000868 	.word	0x20000868

08002c58 <RAMP>:

void RAMP()
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0
	// RAMP Voltage to soft-start
				if((vref-output_voltage)>100)
 8002c5c:	4b24      	ldr	r3, [pc, #144]	@ (8002cf0 <RAMP+0x98>)
 8002c5e:	881b      	ldrh	r3, [r3, #0]
 8002c60:	461a      	mov	r2, r3
 8002c62:	4b24      	ldr	r3, [pc, #144]	@ (8002cf4 <RAMP+0x9c>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	2b64      	cmp	r3, #100	@ 0x64
 8002c6a:	d914      	bls.n	8002c96 <RAMP+0x3e>
				{
					Vramp = output_voltage+4000000*Ts; // 200mV step per loop period
 8002c6c:	4b21      	ldr	r3, [pc, #132]	@ (8002cf4 <RAMP+0x9c>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7fd fc6f 	bl	8000554 <__aeabi_ui2d>
 8002c76:	f04f 0200 	mov.w	r2, #0
 8002c7a:	4b1f      	ldr	r3, [pc, #124]	@ (8002cf8 <RAMP+0xa0>)
 8002c7c:	f7fd fb2e 	bl	80002dc <__adddf3>
 8002c80:	4602      	mov	r2, r0
 8002c82:	460b      	mov	r3, r1
 8002c84:	4610      	mov	r0, r2
 8002c86:	4619      	mov	r1, r3
 8002c88:	f7fd ffb6 	bl	8000bf8 <__aeabi_d2uiz>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	b29a      	uxth	r2, r3
 8002c90:	4b1a      	ldr	r3, [pc, #104]	@ (8002cfc <RAMP+0xa4>)
 8002c92:	801a      	strh	r2, [r3, #0]
 8002c94:	e01c      	b.n	8002cd0 <RAMP+0x78>
					//RAMP_FINISHED = 0;
				}
				else if((vref-output_voltage)<-100)
 8002c96:	4b16      	ldr	r3, [pc, #88]	@ (8002cf0 <RAMP+0x98>)
 8002c98:	881b      	ldrh	r3, [r3, #0]
 8002c9a:	461a      	mov	r2, r3
 8002c9c:	4b15      	ldr	r3, [pc, #84]	@ (8002cf4 <RAMP+0x9c>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	f113 0f65 	cmn.w	r3, #101	@ 0x65
 8002ca6:	d813      	bhi.n	8002cd0 <RAMP+0x78>
				{
					Vramp = output_voltage-4000000*Ts;
 8002ca8:	4b12      	ldr	r3, [pc, #72]	@ (8002cf4 <RAMP+0x9c>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4618      	mov	r0, r3
 8002cae:	f7fd fc51 	bl	8000554 <__aeabi_ui2d>
 8002cb2:	f04f 0200 	mov.w	r2, #0
 8002cb6:	4b10      	ldr	r3, [pc, #64]	@ (8002cf8 <RAMP+0xa0>)
 8002cb8:	f7fd fb0e 	bl	80002d8 <__aeabi_dsub>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	460b      	mov	r3, r1
 8002cc0:	4610      	mov	r0, r2
 8002cc2:	4619      	mov	r1, r3
 8002cc4:	f7fd ff98 	bl	8000bf8 <__aeabi_d2uiz>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	b29a      	uxth	r2, r3
 8002ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8002cfc <RAMP+0xa4>)
 8002cce:	801a      	strh	r2, [r3, #0]
				}
				if(Vramp>=48000)
 8002cd0:	4b0a      	ldr	r3, [pc, #40]	@ (8002cfc <RAMP+0xa4>)
 8002cd2:	881b      	ldrh	r3, [r3, #0]
 8002cd4:	f64b 327f 	movw	r2, #47999	@ 0xbb7f
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d906      	bls.n	8002cea <RAMP+0x92>
				{
					Vramp = 48000; // 48V
 8002cdc:	4b07      	ldr	r3, [pc, #28]	@ (8002cfc <RAMP+0xa4>)
 8002cde:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8002ce2:	801a      	strh	r2, [r3, #0]
					RAMP_FINISHED = 1;
 8002ce4:	4b06      	ldr	r3, [pc, #24]	@ (8002d00 <RAMP+0xa8>)
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	701a      	strb	r2, [r3, #0]
					//currentState = STATE_REGULATION;
				}


}
 8002cea:	bf00      	nop
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	20000000 	.word	0x20000000
 8002cf4:	20000a54 	.word	0x20000a54
 8002cf8:	40690000 	.word	0x40690000
 8002cfc:	20000a58 	.word	0x20000a58
 8002d00:	20000a60 	.word	0x20000a60

08002d04 <regulatorPI>:

void regulatorPI(uint32_t *out, uint32_t *integral, float in, float in_zad, float limp, float limn, float kp, float ti, float Ts1)
{
 8002d04:	b5b0      	push	{r4, r5, r7, lr}
 8002d06:	b08c      	sub	sp, #48	@ 0x30
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6278      	str	r0, [r7, #36]	@ 0x24
 8002d0c:	6239      	str	r1, [r7, #32]
 8002d0e:	ed87 0a07 	vstr	s0, [r7, #28]
 8002d12:	edc7 0a06 	vstr	s1, [r7, #24]
 8002d16:	ed87 1a05 	vstr	s2, [r7, #20]
 8002d1a:	edc7 1a04 	vstr	s3, [r7, #16]
 8002d1e:	ed87 2a03 	vstr	s4, [r7, #12]
 8002d22:	edc7 2a02 	vstr	s5, [r7, #8]
 8002d26:	ed87 3a01 	vstr	s6, [r7, #4]
	// Tustin transfrom of PI regulator s -> 2/T * (Z-1)/(Z+1)
    float delta;

    delta = in_zad - in; // error
 8002d2a:	ed97 7a06 	vldr	s14, [r7, #24]
 8002d2e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002d32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d36:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    *integral = *integral + (delta + prev_delta) * (kp / ti) * Ts1 * 0.5 ; // I part
 8002d3a:	6a3b      	ldr	r3, [r7, #32]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f7fd fc08 	bl	8000554 <__aeabi_ui2d>
 8002d44:	4604      	mov	r4, r0
 8002d46:	460d      	mov	r5, r1
 8002d48:	4b51      	ldr	r3, [pc, #324]	@ (8002e90 <regulatorPI+0x18c>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	ee07 3a90 	vmov	s15, r3
 8002d50:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d54:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002d58:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d5c:	ed97 6a03 	vldr	s12, [r7, #12]
 8002d60:	edd7 6a02 	vldr	s13, [r7, #8]
 8002d64:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002d68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d6c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002d70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d74:	ee17 0a90 	vmov	r0, s15
 8002d78:	f7fd fc0e 	bl	8000598 <__aeabi_f2d>
 8002d7c:	f04f 0200 	mov.w	r2, #0
 8002d80:	4b44      	ldr	r3, [pc, #272]	@ (8002e94 <regulatorPI+0x190>)
 8002d82:	f7fd fc61 	bl	8000648 <__aeabi_dmul>
 8002d86:	4602      	mov	r2, r0
 8002d88:	460b      	mov	r3, r1
 8002d8a:	4620      	mov	r0, r4
 8002d8c:	4629      	mov	r1, r5
 8002d8e:	f7fd faa5 	bl	80002dc <__adddf3>
 8002d92:	4602      	mov	r2, r0
 8002d94:	460b      	mov	r3, r1
 8002d96:	4610      	mov	r0, r2
 8002d98:	4619      	mov	r1, r3
 8002d9a:	f7fd ff2d 	bl	8000bf8 <__aeabi_d2uiz>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	6a3b      	ldr	r3, [r7, #32]
 8002da2:	601a      	str	r2, [r3, #0]
    prev_delta = delta;
 8002da4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002da8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002dac:	ee17 2a90 	vmov	r2, s15
 8002db0:	4b37      	ldr	r3, [pc, #220]	@ (8002e90 <regulatorPI+0x18c>)
 8002db2:	601a      	str	r2, [r3, #0]
    if (*integral >= limp) // limit peak positive
 8002db4:	6a3b      	ldr	r3, [r7, #32]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	ee07 3a90 	vmov	s15, r3
 8002dbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dc0:	ed97 7a05 	vldr	s14, [r7, #20]
 8002dc4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002dc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dcc:	d807      	bhi.n	8002dde <regulatorPI+0xda>
    {
        *integral = limp;
 8002dce:	edd7 7a05 	vldr	s15, [r7, #20]
 8002dd2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002dd6:	ee17 2a90 	vmov	r2, s15
 8002dda:	6a3b      	ldr	r3, [r7, #32]
 8002ddc:	601a      	str	r2, [r3, #0]
    }
    if (*integral <= limn)// limit peak negative
 8002dde:	6a3b      	ldr	r3, [r7, #32]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	ee07 3a90 	vmov	s15, r3
 8002de6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dea:	ed97 7a04 	vldr	s14, [r7, #16]
 8002dee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002df2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002df6:	db07      	blt.n	8002e08 <regulatorPI+0x104>
    {
        *integral = limn;
 8002df8:	edd7 7a04 	vldr	s15, [r7, #16]
 8002dfc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e00:	ee17 2a90 	vmov	r2, s15
 8002e04:	6a3b      	ldr	r3, [r7, #32]
 8002e06:	601a      	str	r2, [r3, #0]
    }
    *out = (delta * kp + *integral); // Sum of P and I
 8002e08:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002e0c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e10:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e14:	6a3b      	ldr	r3, [r7, #32]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	ee07 3a90 	vmov	s15, r3
 8002e1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e28:	ee17 2a90 	vmov	r2, s15
 8002e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e2e:	601a      	str	r2, [r3, #0]
    if (*out >= limp) // limit peak positive
 8002e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	ee07 3a90 	vmov	s15, r3
 8002e38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e3c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002e40:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e48:	d807      	bhi.n	8002e5a <regulatorPI+0x156>
    {
        *out = limp;
 8002e4a:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e52:	ee17 2a90 	vmov	r2, s15
 8002e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e58:	601a      	str	r2, [r3, #0]
    }
    if (*out <= limn)// limit peak negative
 8002e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	ee07 3a90 	vmov	s15, r3
 8002e62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e66:	ed97 7a04 	vldr	s14, [r7, #16]
 8002e6a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e72:	da00      	bge.n	8002e76 <regulatorPI+0x172>
    {
        *out = limn;
    }
}
 8002e74:	e007      	b.n	8002e86 <regulatorPI+0x182>
        *out = limn;
 8002e76:	edd7 7a04 	vldr	s15, [r7, #16]
 8002e7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e7e:	ee17 2a90 	vmov	r2, s15
 8002e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e84:	601a      	str	r2, [r3, #0]
}
 8002e86:	bf00      	nop
 8002e88:	3730      	adds	r7, #48	@ 0x30
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bdb0      	pop	{r4, r5, r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	20000b50 	.word	0x20000b50
 8002e94:	3fe00000 	.word	0x3fe00000

08002e98 <Low_pass_filter>:

	    return y[0];
}*/

float Low_pass_filter(float new_sample, float old_sample)
{
 8002e98:	b5b0      	push	{r4, r5, r7, lr}
 8002e9a:	b084      	sub	sp, #16
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002ea2:	edc7 0a00 	vstr	s1, [r7]
	float Low_passed_sample = 0;
 8002ea6:	f04f 0300 	mov.w	r3, #0
 8002eaa:	60fb      	str	r3, [r7, #12]
	Low_passed_sample = (float)ALPHA * new_sample + (1.0 - ALPHA) * old_sample;
 8002eac:	edd7 7a01 	vldr	s15, [r7, #4]
 8002eb0:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8002f08 <Low_pass_filter+0x70>
 8002eb4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002eb8:	ee17 0a90 	vmov	r0, s15
 8002ebc:	f7fd fb6c 	bl	8000598 <__aeabi_f2d>
 8002ec0:	4604      	mov	r4, r0
 8002ec2:	460d      	mov	r5, r1
 8002ec4:	6838      	ldr	r0, [r7, #0]
 8002ec6:	f7fd fb67 	bl	8000598 <__aeabi_f2d>
 8002eca:	a30d      	add	r3, pc, #52	@ (adr r3, 8002f00 <Low_pass_filter+0x68>)
 8002ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ed0:	f7fd fbba 	bl	8000648 <__aeabi_dmul>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	460b      	mov	r3, r1
 8002ed8:	4620      	mov	r0, r4
 8002eda:	4629      	mov	r1, r5
 8002edc:	f7fd f9fe 	bl	80002dc <__adddf3>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	460b      	mov	r3, r1
 8002ee4:	4610      	mov	r0, r2
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	f7fd fea6 	bl	8000c38 <__aeabi_d2f>
 8002eec:	4603      	mov	r3, r0
 8002eee:	60fb      	str	r3, [r7, #12]

	return Low_passed_sample;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	ee07 3a90 	vmov	s15, r3

}
 8002ef6:	eeb0 0a67 	vmov.f32	s0, s15
 8002efa:	3710      	adds	r7, #16
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bdb0      	pop	{r4, r5, r7, pc}
 8002f00:	33333333 	.word	0x33333333
 8002f04:	3fe33333 	.word	0x3fe33333
 8002f08:	3ecccccd 	.word	0x3ecccccd
 8002f0c:	00000000 	.word	0x00000000

08002f10 <FAN_Drive>:
void FAN_Drive()
{ //@ToDo poprawic ogarnac zeby a intach bylo
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b082      	sub	sp, #8
 8002f14:	af00      	add	r7, sp, #0
		pcb_temp = (adc3_dma_buffer[3]*3300)/4096;//(Low_pass_filter(adc3_dma_buffer[3], pcb_temp)/4096)*3.3;
 8002f16:	4b44      	ldr	r3, [pc, #272]	@ (8003028 <FAN_Drive+0x118>)
 8002f18:	88db      	ldrh	r3, [r3, #6]
 8002f1a:	b29b      	uxth	r3, r3
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8002f22:	fb02 f303 	mul.w	r3, r2, r3
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	da01      	bge.n	8002f2e <FAN_Drive+0x1e>
 8002f2a:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8002f2e:	131b      	asrs	r3, r3, #12
 8002f30:	461a      	mov	r2, r3
 8002f32:	4b3e      	ldr	r3, [pc, #248]	@ (800302c <FAN_Drive+0x11c>)
 8002f34:	601a      	str	r2, [r3, #0]
		heat_sink_temp = (adc3_dma_buffer[4]*3300)/4096;//(Low_pass_filter(adc3_dma_buffer[4], heat_sink_temp)/4096)*3.3;
 8002f36:	4b3c      	ldr	r3, [pc, #240]	@ (8003028 <FAN_Drive+0x118>)
 8002f38:	891b      	ldrh	r3, [r3, #8]
 8002f3a:	b29b      	uxth	r3, r3
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8002f42:	fb02 f303 	mul.w	r3, r2, r3
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	da01      	bge.n	8002f4e <FAN_Drive+0x3e>
 8002f4a:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8002f4e:	131b      	asrs	r3, r3, #12
 8002f50:	461a      	mov	r2, r3
 8002f52:	4b37      	ldr	r3, [pc, #220]	@ (8003030 <FAN_Drive+0x120>)
 8002f54:	601a      	str	r2, [r3, #0]

		uint32_t temperature = 20;
 8002f56:	2314      	movs	r3, #20
 8002f58:	603b      	str	r3, [r7, #0]

		pcb_temp = (pcb_temp-400)/20;
 8002f5a:	4b34      	ldr	r3, [pc, #208]	@ (800302c <FAN_Drive+0x11c>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002f62:	4a34      	ldr	r2, [pc, #208]	@ (8003034 <FAN_Drive+0x124>)
 8002f64:	fba2 2303 	umull	r2, r3, r2, r3
 8002f68:	091b      	lsrs	r3, r3, #4
 8002f6a:	4a30      	ldr	r2, [pc, #192]	@ (800302c <FAN_Drive+0x11c>)
 8002f6c:	6013      	str	r3, [r2, #0]
		heat_sink_temp = (heat_sink_temp-500)/10;
 8002f6e:	4b30      	ldr	r3, [pc, #192]	@ (8003030 <FAN_Drive+0x120>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8002f76:	4a2f      	ldr	r2, [pc, #188]	@ (8003034 <FAN_Drive+0x124>)
 8002f78:	fba2 2303 	umull	r2, r3, r2, r3
 8002f7c:	08db      	lsrs	r3, r3, #3
 8002f7e:	4a2c      	ldr	r2, [pc, #176]	@ (8003030 <FAN_Drive+0x120>)
 8002f80:	6013      	str	r3, [r2, #0]
		// Choose the higher of the two temperatures
		temperature = (pcb_temp > heat_sink_temp) ? pcb_temp : heat_sink_temp;
 8002f82:	4b2b      	ldr	r3, [pc, #172]	@ (8003030 <FAN_Drive+0x120>)
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	4b29      	ldr	r3, [pc, #164]	@ (800302c <FAN_Drive+0x11c>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	bf38      	it	cc
 8002f8e:	4613      	movcc	r3, r2
 8002f90:	603b      	str	r3, [r7, #0]
		// Apply a non-linear (exponential) scaling for the fan speed
		// This scales the temperature to a value between 0 and 1, then applies an exponential curve
		uint32_t normalized_temp = ((temperature - 20) *100)/ 80;  // Normalizing between 0 (20C) and 1000 (100C)
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	2264      	movs	r2, #100	@ 0x64
 8002f96:	fb02 f303 	mul.w	r3, r2, r3
 8002f9a:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8002f9e:	4a25      	ldr	r2, [pc, #148]	@ (8003034 <FAN_Drive+0x124>)
 8002fa0:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa4:	099b      	lsrs	r3, r3, #6
 8002fa6:	607b      	str	r3, [r7, #4]
		if (normalized_temp > 100) normalized_temp = 100;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2b64      	cmp	r3, #100	@ 0x64
 8002fac:	d901      	bls.n	8002fb2 <FAN_Drive+0xa2>
 8002fae:	2364      	movs	r3, #100	@ 0x64
 8002fb0:	607b      	str	r3, [r7, #4]
		if (normalized_temp < 0) normalized_temp = 0;

		duty_cycle = 20 + ((int)(pow(normalized_temp, 3) * 79))/1000000;  // Cubic curve for fan speed control
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f7fd face 	bl	8000554 <__aeabi_ui2d>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	460b      	mov	r3, r1
 8002fbc:	ed9f 1b16 	vldr	d1, [pc, #88]	@ 8003018 <FAN_Drive+0x108>
 8002fc0:	ec43 2b10 	vmov	d0, r2, r3
 8002fc4:	f012 fb84 	bl	80156d0 <pow>
 8002fc8:	ec51 0b10 	vmov	r0, r1, d0
 8002fcc:	a314      	add	r3, pc, #80	@ (adr r3, 8003020 <FAN_Drive+0x110>)
 8002fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fd2:	f7fd fb39 	bl	8000648 <__aeabi_dmul>
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	460b      	mov	r3, r1
 8002fda:	4610      	mov	r0, r2
 8002fdc:	4619      	mov	r1, r3
 8002fde:	f7fd fde3 	bl	8000ba8 <__aeabi_d2iz>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	4a14      	ldr	r2, [pc, #80]	@ (8003038 <FAN_Drive+0x128>)
 8002fe6:	fb82 1203 	smull	r1, r2, r2, r3
 8002fea:	1492      	asrs	r2, r2, #18
 8002fec:	17db      	asrs	r3, r3, #31
 8002fee:	1ad3      	subs	r3, r2, r3
 8002ff0:	3314      	adds	r3, #20
 8002ff2:	4a12      	ldr	r2, [pc, #72]	@ (800303c <FAN_Drive+0x12c>)
 8002ff4:	6013      	str	r3, [r2, #0]

		// Enforce minimum and maximum duty cycles
		if (temperature < 20) {
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	2b13      	cmp	r3, #19
 8002ffa:	d803      	bhi.n	8003004 <FAN_Drive+0xf4>
		        duty_cycle = 20;
 8002ffc:	4b0f      	ldr	r3, [pc, #60]	@ (800303c <FAN_Drive+0x12c>)
 8002ffe:	2214      	movs	r2, #20
 8003000:	601a      	str	r2, [r3, #0]
		    	duty_cycle = 99;
		}

		//Set_PWM_DutyCycle(duty_cycle);

}
 8003002:	e005      	b.n	8003010 <FAN_Drive+0x100>
		} else if (temperature > 100) {
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	2b64      	cmp	r3, #100	@ 0x64
 8003008:	d902      	bls.n	8003010 <FAN_Drive+0x100>
		    	duty_cycle = 99;
 800300a:	4b0c      	ldr	r3, [pc, #48]	@ (800303c <FAN_Drive+0x12c>)
 800300c:	2263      	movs	r2, #99	@ 0x63
 800300e:	601a      	str	r2, [r3, #0]
}
 8003010:	bf00      	nop
 8003012:	3708      	adds	r7, #8
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}
 8003018:	00000000 	.word	0x00000000
 800301c:	40080000 	.word	0x40080000
 8003020:	00000000 	.word	0x00000000
 8003024:	4053c000 	.word	0x4053c000
 8003028:	20000a48 	.word	0x20000a48
 800302c:	20000a40 	.word	0x20000a40
 8003030:	20000a44 	.word	0x20000a44
 8003034:	cccccccd 	.word	0xcccccccd
 8003038:	431bde83 	.word	0x431bde83
 800303c:	2000001c 	.word	0x2000001c

08003040 <SendUSBMessage>:



void SendUSBMessage(const char* message) {
 8003040:	b580      	push	{r7, lr}
 8003042:	b084      	sub	sp, #16
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(message);
 8003048:	6878      	ldr	r0, [r7, #4]
 800304a:	f7fd f939 	bl	80002c0 <strlen>
 800304e:	4603      	mov	r3, r0
 8003050:	81fb      	strh	r3, [r7, #14]
    if (len > 127) len = 127;  // Limit to buffer size
 8003052:	89fb      	ldrh	r3, [r7, #14]
 8003054:	2b7f      	cmp	r3, #127	@ 0x7f
 8003056:	d901      	bls.n	800305c <SendUSBMessage+0x1c>
 8003058:	237f      	movs	r3, #127	@ 0x7f
 800305a:	81fb      	strh	r3, [r7, #14]
    memcpy(USB_TX_Buffer, message, len);
 800305c:	89fb      	ldrh	r3, [r7, #14]
 800305e:	461a      	mov	r2, r3
 8003060:	6879      	ldr	r1, [r7, #4]
 8003062:	480b      	ldr	r0, [pc, #44]	@ (8003090 <SendUSBMessage+0x50>)
 8003064:	f00e fbb9 	bl	80117da <memcpy>
    USB_TX_Buffer[len] = '\0';  // Ensure null-terminated string
 8003068:	89fb      	ldrh	r3, [r7, #14]
 800306a:	4a09      	ldr	r2, [pc, #36]	@ (8003090 <SendUSBMessage+0x50>)
 800306c:	2100      	movs	r1, #0
 800306e:	54d1      	strb	r1, [r2, r3]
            break;
        }
      // HAL_Delay(10);  // Small delay before retrying
    } while (retry_count-- > 0);*/
    do {
            result = CDC_Transmit_FS((uint8_t*)message, len);
 8003070:	89fb      	ldrh	r3, [r7, #14]
 8003072:	4619      	mov	r1, r3
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	f00c ff15 	bl	800fea4 <CDC_Transmit_FS>
 800307a:	4603      	mov	r3, r0
 800307c:	737b      	strb	r3, [r7, #13]
        } while (result == USBD_BUSY); // Retry while USB is busy
 800307e:	7b7b      	ldrb	r3, [r7, #13]
 8003080:	2b01      	cmp	r3, #1
 8003082:	d0f5      	beq.n	8003070 <SendUSBMessage+0x30>


}
 8003084:	bf00      	nop
 8003086:	bf00      	nop
 8003088:	3710      	adds	r7, #16
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	20000ac8 	.word	0x20000ac8

08003094 <ParseUSBCommand>:

void ParseUSBCommand(void) {
 8003094:	b580      	push	{r7, lr}
 8003096:	af00      	add	r7, sp, #0
	 if (dataReceivedFlag) {
 8003098:	4ba6      	ldr	r3, [pc, #664]	@ (8003334 <ParseUSBCommand+0x2a0>)
 800309a:	781b      	ldrb	r3, [r3, #0]
 800309c:	b2db      	uxtb	r3, r3
 800309e:	2b00      	cmp	r3, #0
 80030a0:	f000 8146 	beq.w	8003330 <ParseUSBCommand+0x29c>
	        if (strncmp((char*)USB_RX_Buffer, "SET_KP", 6) == 0) {
 80030a4:	2206      	movs	r2, #6
 80030a6:	49a4      	ldr	r1, [pc, #656]	@ (8003338 <ParseUSBCommand+0x2a4>)
 80030a8:	48a4      	ldr	r0, [pc, #656]	@ (800333c <ParseUSBCommand+0x2a8>)
 80030aa:	f00e fb0c 	bl	80116c6 <strncmp>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d108      	bne.n	80030c6 <ParseUSBCommand+0x32>
	            sscanf((char*)USB_RX_Buffer, "SET_KP %f", &Kp);
 80030b4:	4aa2      	ldr	r2, [pc, #648]	@ (8003340 <ParseUSBCommand+0x2ac>)
 80030b6:	49a3      	ldr	r1, [pc, #652]	@ (8003344 <ParseUSBCommand+0x2b0>)
 80030b8:	48a0      	ldr	r0, [pc, #640]	@ (800333c <ParseUSBCommand+0x2a8>)
 80030ba:	f00e fa8d 	bl	80115d8 <siscanf>
	            SendUSBMessage("KP Updated\n");
 80030be:	48a2      	ldr	r0, [pc, #648]	@ (8003348 <ParseUSBCommand+0x2b4>)
 80030c0:	f7ff ffbe 	bl	8003040 <SendUSBMessage>
 80030c4:	e12c      	b.n	8003320 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_Ti", 6) == 0) {
 80030c6:	2206      	movs	r2, #6
 80030c8:	49a0      	ldr	r1, [pc, #640]	@ (800334c <ParseUSBCommand+0x2b8>)
 80030ca:	489c      	ldr	r0, [pc, #624]	@ (800333c <ParseUSBCommand+0x2a8>)
 80030cc:	f00e fafb 	bl	80116c6 <strncmp>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d108      	bne.n	80030e8 <ParseUSBCommand+0x54>
	            sscanf((char*)USB_RX_Buffer, "SET_Ti %f", &Ti);
 80030d6:	4a9e      	ldr	r2, [pc, #632]	@ (8003350 <ParseUSBCommand+0x2bc>)
 80030d8:	499e      	ldr	r1, [pc, #632]	@ (8003354 <ParseUSBCommand+0x2c0>)
 80030da:	4898      	ldr	r0, [pc, #608]	@ (800333c <ParseUSBCommand+0x2a8>)
 80030dc:	f00e fa7c 	bl	80115d8 <siscanf>
	            SendUSBMessage("Ti Updated\n");
 80030e0:	489d      	ldr	r0, [pc, #628]	@ (8003358 <ParseUSBCommand+0x2c4>)
 80030e2:	f7ff ffad 	bl	8003040 <SendUSBMessage>
 80030e6:	e11b      	b.n	8003320 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_VREF", 8) == 0) {
 80030e8:	2208      	movs	r2, #8
 80030ea:	499c      	ldr	r1, [pc, #624]	@ (800335c <ParseUSBCommand+0x2c8>)
 80030ec:	4893      	ldr	r0, [pc, #588]	@ (800333c <ParseUSBCommand+0x2a8>)
 80030ee:	f00e faea 	bl	80116c6 <strncmp>
 80030f2:	4603      	mov	r3, r0
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d108      	bne.n	800310a <ParseUSBCommand+0x76>
	            sscanf((char*)USB_RX_Buffer, "SET_VREF %hu", &vref);
 80030f8:	4a99      	ldr	r2, [pc, #612]	@ (8003360 <ParseUSBCommand+0x2cc>)
 80030fa:	499a      	ldr	r1, [pc, #616]	@ (8003364 <ParseUSBCommand+0x2d0>)
 80030fc:	488f      	ldr	r0, [pc, #572]	@ (800333c <ParseUSBCommand+0x2a8>)
 80030fe:	f00e fa6b 	bl	80115d8 <siscanf>
	            SendUSBMessage("vref Updated\n");
 8003102:	4899      	ldr	r0, [pc, #612]	@ (8003368 <ParseUSBCommand+0x2d4>)
 8003104:	f7ff ff9c 	bl	8003040 <SendUSBMessage>
 8003108:	e10a      	b.n	8003320 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_CS1_VREF", 12) == 0) {
 800310a:	220c      	movs	r2, #12
 800310c:	4997      	ldr	r1, [pc, #604]	@ (800336c <ParseUSBCommand+0x2d8>)
 800310e:	488b      	ldr	r0, [pc, #556]	@ (800333c <ParseUSBCommand+0x2a8>)
 8003110:	f00e fad9 	bl	80116c6 <strncmp>
 8003114:	4603      	mov	r3, r0
 8003116:	2b00      	cmp	r3, #0
 8003118:	d108      	bne.n	800312c <ParseUSBCommand+0x98>
	            sscanf((char*)USB_RX_Buffer, "SET_CS1_VREF %d", &current_sensor1_vref);
 800311a:	4a95      	ldr	r2, [pc, #596]	@ (8003370 <ParseUSBCommand+0x2dc>)
 800311c:	4995      	ldr	r1, [pc, #596]	@ (8003374 <ParseUSBCommand+0x2e0>)
 800311e:	4887      	ldr	r0, [pc, #540]	@ (800333c <ParseUSBCommand+0x2a8>)
 8003120:	f00e fa5a 	bl	80115d8 <siscanf>
	            SendUSBMessage("current_sensor1_vref Updated\n");
 8003124:	4894      	ldr	r0, [pc, #592]	@ (8003378 <ParseUSBCommand+0x2e4>)
 8003126:	f7ff ff8b 	bl	8003040 <SendUSBMessage>
 800312a:	e0f9      	b.n	8003320 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_CS2_VREF", 12) == 0) {
 800312c:	220c      	movs	r2, #12
 800312e:	4993      	ldr	r1, [pc, #588]	@ (800337c <ParseUSBCommand+0x2e8>)
 8003130:	4882      	ldr	r0, [pc, #520]	@ (800333c <ParseUSBCommand+0x2a8>)
 8003132:	f00e fac8 	bl	80116c6 <strncmp>
 8003136:	4603      	mov	r3, r0
 8003138:	2b00      	cmp	r3, #0
 800313a:	d108      	bne.n	800314e <ParseUSBCommand+0xba>
	            sscanf((char*)USB_RX_Buffer, "SET_CS2_VREF %d", &current_sensor2_vref);
 800313c:	4a90      	ldr	r2, [pc, #576]	@ (8003380 <ParseUSBCommand+0x2ec>)
 800313e:	4991      	ldr	r1, [pc, #580]	@ (8003384 <ParseUSBCommand+0x2f0>)
 8003140:	487e      	ldr	r0, [pc, #504]	@ (800333c <ParseUSBCommand+0x2a8>)
 8003142:	f00e fa49 	bl	80115d8 <siscanf>
	            SendUSBMessage("current_sensor2_vref Updated\n");
 8003146:	4890      	ldr	r0, [pc, #576]	@ (8003388 <ParseUSBCommand+0x2f4>)
 8003148:	f7ff ff7a 	bl	8003040 <SendUSBMessage>
 800314c:	e0e8      	b.n	8003320 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_IMAX2_SUM", 13) == 0) {
 800314e:	220d      	movs	r2, #13
 8003150:	498e      	ldr	r1, [pc, #568]	@ (800338c <ParseUSBCommand+0x2f8>)
 8003152:	487a      	ldr	r0, [pc, #488]	@ (800333c <ParseUSBCommand+0x2a8>)
 8003154:	f00e fab7 	bl	80116c6 <strncmp>
 8003158:	4603      	mov	r3, r0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d108      	bne.n	8003170 <ParseUSBCommand+0xdc>
	            sscanf((char*)USB_RX_Buffer, "SET_IMAX2_SUM %d", &imax2_sum);
 800315e:	4a8c      	ldr	r2, [pc, #560]	@ (8003390 <ParseUSBCommand+0x2fc>)
 8003160:	498c      	ldr	r1, [pc, #560]	@ (8003394 <ParseUSBCommand+0x300>)
 8003162:	4876      	ldr	r0, [pc, #472]	@ (800333c <ParseUSBCommand+0x2a8>)
 8003164:	f00e fa38 	bl	80115d8 <siscanf>
	            SendUSBMessage("imax2_sum Updated\n");
 8003168:	488b      	ldr	r0, [pc, #556]	@ (8003398 <ParseUSBCommand+0x304>)
 800316a:	f7ff ff69 	bl	8003040 <SendUSBMessage>
 800316e:	e0d7      	b.n	8003320 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_DELAY_TR", 12) == 0) {
 8003170:	220c      	movs	r2, #12
 8003172:	498a      	ldr	r1, [pc, #552]	@ (800339c <ParseUSBCommand+0x308>)
 8003174:	4871      	ldr	r0, [pc, #452]	@ (800333c <ParseUSBCommand+0x2a8>)
 8003176:	f00e faa6 	bl	80116c6 <strncmp>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d108      	bne.n	8003192 <ParseUSBCommand+0xfe>
	            sscanf((char*)USB_RX_Buffer, "SET_DELAY_TR %f", &delay_tr);
 8003180:	4a87      	ldr	r2, [pc, #540]	@ (80033a0 <ParseUSBCommand+0x30c>)
 8003182:	4988      	ldr	r1, [pc, #544]	@ (80033a4 <ParseUSBCommand+0x310>)
 8003184:	486d      	ldr	r0, [pc, #436]	@ (800333c <ParseUSBCommand+0x2a8>)
 8003186:	f00e fa27 	bl	80115d8 <siscanf>
	            SendUSBMessage("delay_tr Updated\n");
 800318a:	4887      	ldr	r0, [pc, #540]	@ (80033a8 <ParseUSBCommand+0x314>)
 800318c:	f7ff ff58 	bl	8003040 <SendUSBMessage>
 8003190:	e0c6      	b.n	8003320 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_DELAY_HC", 12) == 0) {
 8003192:	220c      	movs	r2, #12
 8003194:	4985      	ldr	r1, [pc, #532]	@ (80033ac <ParseUSBCommand+0x318>)
 8003196:	4869      	ldr	r0, [pc, #420]	@ (800333c <ParseUSBCommand+0x2a8>)
 8003198:	f00e fa95 	bl	80116c6 <strncmp>
 800319c:	4603      	mov	r3, r0
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d108      	bne.n	80031b4 <ParseUSBCommand+0x120>
	            sscanf((char*)USB_RX_Buffer, "SET_DELAY_HC %f", &delay_hc);
 80031a2:	4a83      	ldr	r2, [pc, #524]	@ (80033b0 <ParseUSBCommand+0x31c>)
 80031a4:	4983      	ldr	r1, [pc, #524]	@ (80033b4 <ParseUSBCommand+0x320>)
 80031a6:	4865      	ldr	r0, [pc, #404]	@ (800333c <ParseUSBCommand+0x2a8>)
 80031a8:	f00e fa16 	bl	80115d8 <siscanf>
	            SendUSBMessage("delay_hc Updated\n");
 80031ac:	4882      	ldr	r0, [pc, #520]	@ (80033b8 <ParseUSBCommand+0x324>)
 80031ae:	f7ff ff47 	bl	8003040 <SendUSBMessage>
 80031b2:	e0b5      	b.n	8003320 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_KP", 6) == 0) {
 80031b4:	2206      	movs	r2, #6
 80031b6:	4981      	ldr	r1, [pc, #516]	@ (80033bc <ParseUSBCommand+0x328>)
 80031b8:	4860      	ldr	r0, [pc, #384]	@ (800333c <ParseUSBCommand+0x2a8>)
 80031ba:	f00e fa84 	bl	80116c6 <strncmp>
 80031be:	4603      	mov	r3, r0
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d10e      	bne.n	80031e2 <ParseUSBCommand+0x14e>
	            sprintf((char*)USB_TX_Buffer, "KP = %f\n", Kp);
 80031c4:	4b5e      	ldr	r3, [pc, #376]	@ (8003340 <ParseUSBCommand+0x2ac>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4618      	mov	r0, r3
 80031ca:	f7fd f9e5 	bl	8000598 <__aeabi_f2d>
 80031ce:	4602      	mov	r2, r0
 80031d0:	460b      	mov	r3, r1
 80031d2:	497b      	ldr	r1, [pc, #492]	@ (80033c0 <ParseUSBCommand+0x32c>)
 80031d4:	487b      	ldr	r0, [pc, #492]	@ (80033c4 <ParseUSBCommand+0x330>)
 80031d6:	f00e f9df 	bl	8011598 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 80031da:	487a      	ldr	r0, [pc, #488]	@ (80033c4 <ParseUSBCommand+0x330>)
 80031dc:	f7ff ff30 	bl	8003040 <SendUSBMessage>
 80031e0:	e09e      	b.n	8003320 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_Ti", 6) == 0) {
 80031e2:	2206      	movs	r2, #6
 80031e4:	4978      	ldr	r1, [pc, #480]	@ (80033c8 <ParseUSBCommand+0x334>)
 80031e6:	4855      	ldr	r0, [pc, #340]	@ (800333c <ParseUSBCommand+0x2a8>)
 80031e8:	f00e fa6d 	bl	80116c6 <strncmp>
 80031ec:	4603      	mov	r3, r0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d10e      	bne.n	8003210 <ParseUSBCommand+0x17c>
	            sprintf((char*)USB_TX_Buffer, "Ti = %f\n", Ti);
 80031f2:	4b57      	ldr	r3, [pc, #348]	@ (8003350 <ParseUSBCommand+0x2bc>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7fd f9ce 	bl	8000598 <__aeabi_f2d>
 80031fc:	4602      	mov	r2, r0
 80031fe:	460b      	mov	r3, r1
 8003200:	4972      	ldr	r1, [pc, #456]	@ (80033cc <ParseUSBCommand+0x338>)
 8003202:	4870      	ldr	r0, [pc, #448]	@ (80033c4 <ParseUSBCommand+0x330>)
 8003204:	f00e f9c8 	bl	8011598 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 8003208:	486e      	ldr	r0, [pc, #440]	@ (80033c4 <ParseUSBCommand+0x330>)
 800320a:	f7ff ff19 	bl	8003040 <SendUSBMessage>
 800320e:	e087      	b.n	8003320 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_VREF", 8) == 0) {
 8003210:	2208      	movs	r2, #8
 8003212:	496f      	ldr	r1, [pc, #444]	@ (80033d0 <ParseUSBCommand+0x33c>)
 8003214:	4849      	ldr	r0, [pc, #292]	@ (800333c <ParseUSBCommand+0x2a8>)
 8003216:	f00e fa56 	bl	80116c6 <strncmp>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d10a      	bne.n	8003236 <ParseUSBCommand+0x1a2>
	            sprintf((char*)USB_TX_Buffer, "vref = %hu\n", vref);
 8003220:	4b4f      	ldr	r3, [pc, #316]	@ (8003360 <ParseUSBCommand+0x2cc>)
 8003222:	881b      	ldrh	r3, [r3, #0]
 8003224:	461a      	mov	r2, r3
 8003226:	496b      	ldr	r1, [pc, #428]	@ (80033d4 <ParseUSBCommand+0x340>)
 8003228:	4866      	ldr	r0, [pc, #408]	@ (80033c4 <ParseUSBCommand+0x330>)
 800322a:	f00e f9b5 	bl	8011598 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 800322e:	4865      	ldr	r0, [pc, #404]	@ (80033c4 <ParseUSBCommand+0x330>)
 8003230:	f7ff ff06 	bl	8003040 <SendUSBMessage>
 8003234:	e074      	b.n	8003320 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_CS1_VREF", 12) == 0) {
 8003236:	220c      	movs	r2, #12
 8003238:	4967      	ldr	r1, [pc, #412]	@ (80033d8 <ParseUSBCommand+0x344>)
 800323a:	4840      	ldr	r0, [pc, #256]	@ (800333c <ParseUSBCommand+0x2a8>)
 800323c:	f00e fa43 	bl	80116c6 <strncmp>
 8003240:	4603      	mov	r3, r0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d10a      	bne.n	800325c <ParseUSBCommand+0x1c8>
	            sprintf((char*)USB_TX_Buffer, "current_sensor1_vref = %f\n", current_sensor1_vref);
 8003246:	4b4a      	ldr	r3, [pc, #296]	@ (8003370 <ParseUSBCommand+0x2dc>)
 8003248:	881b      	ldrh	r3, [r3, #0]
 800324a:	461a      	mov	r2, r3
 800324c:	4963      	ldr	r1, [pc, #396]	@ (80033dc <ParseUSBCommand+0x348>)
 800324e:	485d      	ldr	r0, [pc, #372]	@ (80033c4 <ParseUSBCommand+0x330>)
 8003250:	f00e f9a2 	bl	8011598 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 8003254:	485b      	ldr	r0, [pc, #364]	@ (80033c4 <ParseUSBCommand+0x330>)
 8003256:	f7ff fef3 	bl	8003040 <SendUSBMessage>
 800325a:	e061      	b.n	8003320 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_CS2_VREF", 12) == 0) {
 800325c:	220c      	movs	r2, #12
 800325e:	4960      	ldr	r1, [pc, #384]	@ (80033e0 <ParseUSBCommand+0x34c>)
 8003260:	4836      	ldr	r0, [pc, #216]	@ (800333c <ParseUSBCommand+0x2a8>)
 8003262:	f00e fa30 	bl	80116c6 <strncmp>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d10a      	bne.n	8003282 <ParseUSBCommand+0x1ee>
	            sprintf((char*)USB_TX_Buffer, "current_sensor2_vref = %f\n", current_sensor2_vref);
 800326c:	4b44      	ldr	r3, [pc, #272]	@ (8003380 <ParseUSBCommand+0x2ec>)
 800326e:	881b      	ldrh	r3, [r3, #0]
 8003270:	461a      	mov	r2, r3
 8003272:	495c      	ldr	r1, [pc, #368]	@ (80033e4 <ParseUSBCommand+0x350>)
 8003274:	4853      	ldr	r0, [pc, #332]	@ (80033c4 <ParseUSBCommand+0x330>)
 8003276:	f00e f98f 	bl	8011598 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 800327a:	4852      	ldr	r0, [pc, #328]	@ (80033c4 <ParseUSBCommand+0x330>)
 800327c:	f7ff fee0 	bl	8003040 <SendUSBMessage>
 8003280:	e04e      	b.n	8003320 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_IMAX2_SUM", 13) == 0) {
 8003282:	220d      	movs	r2, #13
 8003284:	4958      	ldr	r1, [pc, #352]	@ (80033e8 <ParseUSBCommand+0x354>)
 8003286:	482d      	ldr	r0, [pc, #180]	@ (800333c <ParseUSBCommand+0x2a8>)
 8003288:	f00e fa1d 	bl	80116c6 <strncmp>
 800328c:	4603      	mov	r3, r0
 800328e:	2b00      	cmp	r3, #0
 8003290:	d10a      	bne.n	80032a8 <ParseUSBCommand+0x214>
	            sprintf((char*)USB_TX_Buffer, "imax2_sum = %f\n", imax2_sum);
 8003292:	4b3f      	ldr	r3, [pc, #252]	@ (8003390 <ParseUSBCommand+0x2fc>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	461a      	mov	r2, r3
 8003298:	4954      	ldr	r1, [pc, #336]	@ (80033ec <ParseUSBCommand+0x358>)
 800329a:	484a      	ldr	r0, [pc, #296]	@ (80033c4 <ParseUSBCommand+0x330>)
 800329c:	f00e f97c 	bl	8011598 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 80032a0:	4848      	ldr	r0, [pc, #288]	@ (80033c4 <ParseUSBCommand+0x330>)
 80032a2:	f7ff fecd 	bl	8003040 <SendUSBMessage>
 80032a6:	e03b      	b.n	8003320 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_DELAY_TR", 12) == 0) {
 80032a8:	220c      	movs	r2, #12
 80032aa:	4951      	ldr	r1, [pc, #324]	@ (80033f0 <ParseUSBCommand+0x35c>)
 80032ac:	4823      	ldr	r0, [pc, #140]	@ (800333c <ParseUSBCommand+0x2a8>)
 80032ae:	f00e fa0a 	bl	80116c6 <strncmp>
 80032b2:	4603      	mov	r3, r0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d10e      	bne.n	80032d6 <ParseUSBCommand+0x242>
	            sprintf((char*)USB_TX_Buffer, "delay_tr = %f\n", delay_tr);
 80032b8:	4b39      	ldr	r3, [pc, #228]	@ (80033a0 <ParseUSBCommand+0x30c>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4618      	mov	r0, r3
 80032be:	f7fd f96b 	bl	8000598 <__aeabi_f2d>
 80032c2:	4602      	mov	r2, r0
 80032c4:	460b      	mov	r3, r1
 80032c6:	494b      	ldr	r1, [pc, #300]	@ (80033f4 <ParseUSBCommand+0x360>)
 80032c8:	483e      	ldr	r0, [pc, #248]	@ (80033c4 <ParseUSBCommand+0x330>)
 80032ca:	f00e f965 	bl	8011598 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 80032ce:	483d      	ldr	r0, [pc, #244]	@ (80033c4 <ParseUSBCommand+0x330>)
 80032d0:	f7ff feb6 	bl	8003040 <SendUSBMessage>
 80032d4:	e024      	b.n	8003320 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_DELAY_HC", 12) == 0) {
 80032d6:	220c      	movs	r2, #12
 80032d8:	4947      	ldr	r1, [pc, #284]	@ (80033f8 <ParseUSBCommand+0x364>)
 80032da:	4818      	ldr	r0, [pc, #96]	@ (800333c <ParseUSBCommand+0x2a8>)
 80032dc:	f00e f9f3 	bl	80116c6 <strncmp>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d10e      	bne.n	8003304 <ParseUSBCommand+0x270>
	            sprintf((char*)USB_TX_Buffer, "delay_hc = %f\n", delay_hc);
 80032e6:	4b32      	ldr	r3, [pc, #200]	@ (80033b0 <ParseUSBCommand+0x31c>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4618      	mov	r0, r3
 80032ec:	f7fd f954 	bl	8000598 <__aeabi_f2d>
 80032f0:	4602      	mov	r2, r0
 80032f2:	460b      	mov	r3, r1
 80032f4:	4941      	ldr	r1, [pc, #260]	@ (80033fc <ParseUSBCommand+0x368>)
 80032f6:	4833      	ldr	r0, [pc, #204]	@ (80033c4 <ParseUSBCommand+0x330>)
 80032f8:	f00e f94e 	bl	8011598 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 80032fc:	4831      	ldr	r0, [pc, #196]	@ (80033c4 <ParseUSBCommand+0x330>)
 80032fe:	f7ff fe9f 	bl	8003040 <SendUSBMessage>
 8003302:	e00d      	b.n	8003320 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "DISPLAY_ALL", 11) == 0) {
 8003304:	220b      	movs	r2, #11
 8003306:	493e      	ldr	r1, [pc, #248]	@ (8003400 <ParseUSBCommand+0x36c>)
 8003308:	480c      	ldr	r0, [pc, #48]	@ (800333c <ParseUSBCommand+0x2a8>)
 800330a:	f00e f9dc 	bl	80116c6 <strncmp>
 800330e:	4603      	mov	r3, r0
 8003310:	2b00      	cmp	r3, #0
 8003312:	d102      	bne.n	800331a <ParseUSBCommand+0x286>
	            DisplayAllVariables();
 8003314:	f000 f878 	bl	8003408 <DisplayAllVariables>
 8003318:	e002      	b.n	8003320 <ParseUSBCommand+0x28c>

	        } else {
	            SendUSBMessage("Unknown Command\n");
 800331a:	483a      	ldr	r0, [pc, #232]	@ (8003404 <ParseUSBCommand+0x370>)
 800331c:	f7ff fe90 	bl	8003040 <SendUSBMessage>
	        }
	        memset(USB_RX_Buffer, 0, sizeof(USB_RX_Buffer));  // Clear buffer
 8003320:	2240      	movs	r2, #64	@ 0x40
 8003322:	2100      	movs	r1, #0
 8003324:	4805      	ldr	r0, [pc, #20]	@ (800333c <ParseUSBCommand+0x2a8>)
 8003326:	f00e f9c6 	bl	80116b6 <memset>
	        dataReceivedFlag = 0;
 800332a:	4b02      	ldr	r3, [pc, #8]	@ (8003334 <ParseUSBCommand+0x2a0>)
 800332c:	2200      	movs	r2, #0
 800332e:	701a      	strb	r2, [r3, #0]
	    }
}
 8003330:	bf00      	nop
 8003332:	bd80      	pop	{r7, pc}
 8003334:	20000b48 	.word	0x20000b48
 8003338:	08016ab8 	.word	0x08016ab8
 800333c:	20000a88 	.word	0x20000a88
 8003340:	20000008 	.word	0x20000008
 8003344:	08016ac0 	.word	0x08016ac0
 8003348:	08016acc 	.word	0x08016acc
 800334c:	08016ad8 	.word	0x08016ad8
 8003350:	2000000c 	.word	0x2000000c
 8003354:	08016ae0 	.word	0x08016ae0
 8003358:	08016aec 	.word	0x08016aec
 800335c:	08016af8 	.word	0x08016af8
 8003360:	20000000 	.word	0x20000000
 8003364:	08016b04 	.word	0x08016b04
 8003368:	08016b14 	.word	0x08016b14
 800336c:	08016b24 	.word	0x08016b24
 8003370:	20000a2c 	.word	0x20000a2c
 8003374:	08016b34 	.word	0x08016b34
 8003378:	08016b44 	.word	0x08016b44
 800337c:	08016b64 	.word	0x08016b64
 8003380:	20000a2e 	.word	0x20000a2e
 8003384:	08016b74 	.word	0x08016b74
 8003388:	08016b84 	.word	0x08016b84
 800338c:	08016ba4 	.word	0x08016ba4
 8003390:	20000a6c 	.word	0x20000a6c
 8003394:	08016bb4 	.word	0x08016bb4
 8003398:	08016bc8 	.word	0x08016bc8
 800339c:	08016bdc 	.word	0x08016bdc
 80033a0:	20000a64 	.word	0x20000a64
 80033a4:	08016bec 	.word	0x08016bec
 80033a8:	08016bfc 	.word	0x08016bfc
 80033ac:	08016c10 	.word	0x08016c10
 80033b0:	20000a68 	.word	0x20000a68
 80033b4:	08016c20 	.word	0x08016c20
 80033b8:	08016c30 	.word	0x08016c30
 80033bc:	08016c44 	.word	0x08016c44
 80033c0:	08016c4c 	.word	0x08016c4c
 80033c4:	20000ac8 	.word	0x20000ac8
 80033c8:	08016c58 	.word	0x08016c58
 80033cc:	08016c60 	.word	0x08016c60
 80033d0:	08016c6c 	.word	0x08016c6c
 80033d4:	08016c78 	.word	0x08016c78
 80033d8:	08016c84 	.word	0x08016c84
 80033dc:	08016c94 	.word	0x08016c94
 80033e0:	08016cb0 	.word	0x08016cb0
 80033e4:	08016cc0 	.word	0x08016cc0
 80033e8:	08016cdc 	.word	0x08016cdc
 80033ec:	08016cec 	.word	0x08016cec
 80033f0:	08016cfc 	.word	0x08016cfc
 80033f4:	08016d0c 	.word	0x08016d0c
 80033f8:	08016d1c 	.word	0x08016d1c
 80033fc:	08016d2c 	.word	0x08016d2c
 8003400:	08016d3c 	.word	0x08016d3c
 8003404:	08016d48 	.word	0x08016d48

08003408 <DisplayAllVariables>:

void DisplayAllVariables(void) {
 8003408:	b580      	push	{r7, lr}
 800340a:	b0a0      	sub	sp, #128	@ 0x80
 800340c:	af00      	add	r7, sp, #0
    char buffer[128];

    sprintf(buffer, "KP = %f\n", Kp);
 800340e:	4b5e      	ldr	r3, [pc, #376]	@ (8003588 <DisplayAllVariables+0x180>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4618      	mov	r0, r3
 8003414:	f7fd f8c0 	bl	8000598 <__aeabi_f2d>
 8003418:	4602      	mov	r2, r0
 800341a:	460b      	mov	r3, r1
 800341c:	4638      	mov	r0, r7
 800341e:	495b      	ldr	r1, [pc, #364]	@ (800358c <DisplayAllVariables+0x184>)
 8003420:	f00e f8ba 	bl	8011598 <siprintf>
        SendUSBMessage(buffer);
 8003424:	463b      	mov	r3, r7
 8003426:	4618      	mov	r0, r3
 8003428:	f7ff fe0a 	bl	8003040 <SendUSBMessage>

        sprintf(buffer, "Ti = %f\n", Ti);
 800342c:	4b58      	ldr	r3, [pc, #352]	@ (8003590 <DisplayAllVariables+0x188>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4618      	mov	r0, r3
 8003432:	f7fd f8b1 	bl	8000598 <__aeabi_f2d>
 8003436:	4602      	mov	r2, r0
 8003438:	460b      	mov	r3, r1
 800343a:	4638      	mov	r0, r7
 800343c:	4955      	ldr	r1, [pc, #340]	@ (8003594 <DisplayAllVariables+0x18c>)
 800343e:	f00e f8ab 	bl	8011598 <siprintf>
        SendUSBMessage(buffer);
 8003442:	463b      	mov	r3, r7
 8003444:	4618      	mov	r0, r3
 8003446:	f7ff fdfb 	bl	8003040 <SendUSBMessage>

        sprintf(buffer, "vref = %hu\n", vref);
 800344a:	4b53      	ldr	r3, [pc, #332]	@ (8003598 <DisplayAllVariables+0x190>)
 800344c:	881b      	ldrh	r3, [r3, #0]
 800344e:	461a      	mov	r2, r3
 8003450:	463b      	mov	r3, r7
 8003452:	4952      	ldr	r1, [pc, #328]	@ (800359c <DisplayAllVariables+0x194>)
 8003454:	4618      	mov	r0, r3
 8003456:	f00e f89f 	bl	8011598 <siprintf>
        SendUSBMessage(buffer);
 800345a:	463b      	mov	r3, r7
 800345c:	4618      	mov	r0, r3
 800345e:	f7ff fdef 	bl	8003040 <SendUSBMessage>

        sprintf(buffer, "imax1 = %f\n", imax1);
 8003462:	4b4f      	ldr	r3, [pc, #316]	@ (80035a0 <DisplayAllVariables+0x198>)
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	463b      	mov	r3, r7
 8003468:	494e      	ldr	r1, [pc, #312]	@ (80035a4 <DisplayAllVariables+0x19c>)
 800346a:	4618      	mov	r0, r3
 800346c:	f00e f894 	bl	8011598 <siprintf>
        SendUSBMessage(buffer);
 8003470:	463b      	mov	r3, r7
 8003472:	4618      	mov	r0, r3
 8003474:	f7ff fde4 	bl	8003040 <SendUSBMessage>

        sprintf(buffer, "imax2 = %f\n", imax2);
 8003478:	4b4b      	ldr	r3, [pc, #300]	@ (80035a8 <DisplayAllVariables+0x1a0>)
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	463b      	mov	r3, r7
 800347e:	494b      	ldr	r1, [pc, #300]	@ (80035ac <DisplayAllVariables+0x1a4>)
 8003480:	4618      	mov	r0, r3
 8003482:	f00e f889 	bl	8011598 <siprintf>
        SendUSBMessage(buffer);
 8003486:	463b      	mov	r3, r7
 8003488:	4618      	mov	r0, r3
 800348a:	f7ff fdd9 	bl	8003040 <SendUSBMessage>

        sprintf(buffer, "imin = %f\n", imin);
 800348e:	4b48      	ldr	r3, [pc, #288]	@ (80035b0 <DisplayAllVariables+0x1a8>)
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	463b      	mov	r3, r7
 8003494:	4947      	ldr	r1, [pc, #284]	@ (80035b4 <DisplayAllVariables+0x1ac>)
 8003496:	4618      	mov	r0, r3
 8003498:	f00e f87e 	bl	8011598 <siprintf>
        SendUSBMessage(buffer);
 800349c:	463b      	mov	r3, r7
 800349e:	4618      	mov	r0, r3
 80034a0:	f7ff fdce 	bl	8003040 <SendUSBMessage>

        sprintf(buffer, "input_voltage = %f\n", input_voltage);
 80034a4:	4b44      	ldr	r3, [pc, #272]	@ (80035b8 <DisplayAllVariables+0x1b0>)
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	463b      	mov	r3, r7
 80034aa:	4944      	ldr	r1, [pc, #272]	@ (80035bc <DisplayAllVariables+0x1b4>)
 80034ac:	4618      	mov	r0, r3
 80034ae:	f00e f873 	bl	8011598 <siprintf>
        SendUSBMessage(buffer);
 80034b2:	463b      	mov	r3, r7
 80034b4:	4618      	mov	r0, r3
 80034b6:	f7ff fdc3 	bl	8003040 <SendUSBMessage>

        sprintf(buffer, "output_voltage = %f\n", output_voltage);
 80034ba:	4b41      	ldr	r3, [pc, #260]	@ (80035c0 <DisplayAllVariables+0x1b8>)
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	463b      	mov	r3, r7
 80034c0:	4940      	ldr	r1, [pc, #256]	@ (80035c4 <DisplayAllVariables+0x1bc>)
 80034c2:	4618      	mov	r0, r3
 80034c4:	f00e f868 	bl	8011598 <siprintf>
        SendUSBMessage(buffer);
 80034c8:	463b      	mov	r3, r7
 80034ca:	4618      	mov	r0, r3
 80034cc:	f7ff fdb8 	bl	8003040 <SendUSBMessage>

        sprintf(buffer, "pcb_temp = %f\n", pcb_temp);
 80034d0:	4b3d      	ldr	r3, [pc, #244]	@ (80035c8 <DisplayAllVariables+0x1c0>)
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	463b      	mov	r3, r7
 80034d6:	493d      	ldr	r1, [pc, #244]	@ (80035cc <DisplayAllVariables+0x1c4>)
 80034d8:	4618      	mov	r0, r3
 80034da:	f00e f85d 	bl	8011598 <siprintf>
        SendUSBMessage(buffer);
 80034de:	463b      	mov	r3, r7
 80034e0:	4618      	mov	r0, r3
 80034e2:	f7ff fdad 	bl	8003040 <SendUSBMessage>

        sprintf(buffer, "heat_sink_temp = %f\n", heat_sink_temp);
 80034e6:	4b3a      	ldr	r3, [pc, #232]	@ (80035d0 <DisplayAllVariables+0x1c8>)
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	463b      	mov	r3, r7
 80034ec:	4939      	ldr	r1, [pc, #228]	@ (80035d4 <DisplayAllVariables+0x1cc>)
 80034ee:	4618      	mov	r0, r3
 80034f0:	f00e f852 	bl	8011598 <siprintf>
        SendUSBMessage(buffer);
 80034f4:	463b      	mov	r3, r7
 80034f6:	4618      	mov	r0, r3
 80034f8:	f7ff fda2 	bl	8003040 <SendUSBMessage>

        sprintf(buffer, "current_sensor1_vref = %f\n", current_sensor1_vref);
 80034fc:	4b36      	ldr	r3, [pc, #216]	@ (80035d8 <DisplayAllVariables+0x1d0>)
 80034fe:	881b      	ldrh	r3, [r3, #0]
 8003500:	461a      	mov	r2, r3
 8003502:	463b      	mov	r3, r7
 8003504:	4935      	ldr	r1, [pc, #212]	@ (80035dc <DisplayAllVariables+0x1d4>)
 8003506:	4618      	mov	r0, r3
 8003508:	f00e f846 	bl	8011598 <siprintf>
        SendUSBMessage(buffer);
 800350c:	463b      	mov	r3, r7
 800350e:	4618      	mov	r0, r3
 8003510:	f7ff fd96 	bl	8003040 <SendUSBMessage>

        sprintf(buffer, "current_sensor2_vref = %f\n", current_sensor2_vref);
 8003514:	4b32      	ldr	r3, [pc, #200]	@ (80035e0 <DisplayAllVariables+0x1d8>)
 8003516:	881b      	ldrh	r3, [r3, #0]
 8003518:	461a      	mov	r2, r3
 800351a:	463b      	mov	r3, r7
 800351c:	4931      	ldr	r1, [pc, #196]	@ (80035e4 <DisplayAllVariables+0x1dc>)
 800351e:	4618      	mov	r0, r3
 8003520:	f00e f83a 	bl	8011598 <siprintf>
        SendUSBMessage(buffer);
 8003524:	463b      	mov	r3, r7
 8003526:	4618      	mov	r0, r3
 8003528:	f7ff fd8a 	bl	8003040 <SendUSBMessage>

        sprintf(buffer, "imax2_sum = %f\n", imax2_sum);
 800352c:	4b2e      	ldr	r3, [pc, #184]	@ (80035e8 <DisplayAllVariables+0x1e0>)
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	463b      	mov	r3, r7
 8003532:	492e      	ldr	r1, [pc, #184]	@ (80035ec <DisplayAllVariables+0x1e4>)
 8003534:	4618      	mov	r0, r3
 8003536:	f00e f82f 	bl	8011598 <siprintf>
        SendUSBMessage(buffer);
 800353a:	463b      	mov	r3, r7
 800353c:	4618      	mov	r0, r3
 800353e:	f7ff fd7f 	bl	8003040 <SendUSBMessage>

        sprintf(buffer, "delay_tr = %f\n", delay_tr);
 8003542:	4b2b      	ldr	r3, [pc, #172]	@ (80035f0 <DisplayAllVariables+0x1e8>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4618      	mov	r0, r3
 8003548:	f7fd f826 	bl	8000598 <__aeabi_f2d>
 800354c:	4602      	mov	r2, r0
 800354e:	460b      	mov	r3, r1
 8003550:	4638      	mov	r0, r7
 8003552:	4928      	ldr	r1, [pc, #160]	@ (80035f4 <DisplayAllVariables+0x1ec>)
 8003554:	f00e f820 	bl	8011598 <siprintf>
        SendUSBMessage(buffer);
 8003558:	463b      	mov	r3, r7
 800355a:	4618      	mov	r0, r3
 800355c:	f7ff fd70 	bl	8003040 <SendUSBMessage>

        sprintf(buffer, "delay_hc = %f\n", delay_hc);
 8003560:	4b25      	ldr	r3, [pc, #148]	@ (80035f8 <DisplayAllVariables+0x1f0>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4618      	mov	r0, r3
 8003566:	f7fd f817 	bl	8000598 <__aeabi_f2d>
 800356a:	4602      	mov	r2, r0
 800356c:	460b      	mov	r3, r1
 800356e:	4638      	mov	r0, r7
 8003570:	4922      	ldr	r1, [pc, #136]	@ (80035fc <DisplayAllVariables+0x1f4>)
 8003572:	f00e f811 	bl	8011598 <siprintf>
        SendUSBMessage(buffer);
 8003576:	463b      	mov	r3, r7
 8003578:	4618      	mov	r0, r3
 800357a:	f7ff fd61 	bl	8003040 <SendUSBMessage>
}
 800357e:	bf00      	nop
 8003580:	3780      	adds	r7, #128	@ 0x80
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	20000008 	.word	0x20000008
 800358c:	08016c4c 	.word	0x08016c4c
 8003590:	2000000c 	.word	0x2000000c
 8003594:	08016c60 	.word	0x08016c60
 8003598:	20000000 	.word	0x20000000
 800359c:	08016c78 	.word	0x08016c78
 80035a0:	20000a30 	.word	0x20000a30
 80035a4:	08016d5c 	.word	0x08016d5c
 80035a8:	20000a34 	.word	0x20000a34
 80035ac:	08016d68 	.word	0x08016d68
 80035b0:	20000a38 	.word	0x20000a38
 80035b4:	08016d74 	.word	0x08016d74
 80035b8:	20000a3c 	.word	0x20000a3c
 80035bc:	08016d80 	.word	0x08016d80
 80035c0:	20000a54 	.word	0x20000a54
 80035c4:	08016d94 	.word	0x08016d94
 80035c8:	20000a40 	.word	0x20000a40
 80035cc:	08016dac 	.word	0x08016dac
 80035d0:	20000a44 	.word	0x20000a44
 80035d4:	08016dbc 	.word	0x08016dbc
 80035d8:	20000a2c 	.word	0x20000a2c
 80035dc:	08016c94 	.word	0x08016c94
 80035e0:	20000a2e 	.word	0x20000a2e
 80035e4:	08016cc0 	.word	0x08016cc0
 80035e8:	20000a6c 	.word	0x20000a6c
 80035ec:	08016cec 	.word	0x08016cec
 80035f0:	20000a64 	.word	0x20000a64
 80035f4:	08016d0c 	.word	0x08016d0c
 80035f8:	20000a68 	.word	0x20000a68
 80035fc:	08016d2c 	.word	0x08016d2c

08003600 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003600:	b480      	push	{r7}
 8003602:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003604:	b672      	cpsid	i
}
 8003606:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003608:	bf00      	nop
 800360a:	e7fd      	b.n	8003608 <Error_Handler+0x8>

0800360c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b082      	sub	sp, #8
 8003610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003612:	4b0f      	ldr	r3, [pc, #60]	@ (8003650 <HAL_MspInit+0x44>)
 8003614:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003616:	4a0e      	ldr	r2, [pc, #56]	@ (8003650 <HAL_MspInit+0x44>)
 8003618:	f043 0301 	orr.w	r3, r3, #1
 800361c:	6613      	str	r3, [r2, #96]	@ 0x60
 800361e:	4b0c      	ldr	r3, [pc, #48]	@ (8003650 <HAL_MspInit+0x44>)
 8003620:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003622:	f003 0301 	and.w	r3, r3, #1
 8003626:	607b      	str	r3, [r7, #4]
 8003628:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800362a:	4b09      	ldr	r3, [pc, #36]	@ (8003650 <HAL_MspInit+0x44>)
 800362c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800362e:	4a08      	ldr	r2, [pc, #32]	@ (8003650 <HAL_MspInit+0x44>)
 8003630:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003634:	6593      	str	r3, [r2, #88]	@ 0x58
 8003636:	4b06      	ldr	r3, [pc, #24]	@ (8003650 <HAL_MspInit+0x44>)
 8003638:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800363a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800363e:	603b      	str	r3, [r7, #0]
 8003640:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003642:	f005 f919 	bl	8008878 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003646:	bf00      	nop
 8003648:	3708      	adds	r7, #8
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	40021000 	.word	0x40021000

08003654 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b0a4      	sub	sp, #144	@ 0x90
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800365c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003660:	2200      	movs	r2, #0
 8003662:	601a      	str	r2, [r3, #0]
 8003664:	605a      	str	r2, [r3, #4]
 8003666:	609a      	str	r2, [r3, #8]
 8003668:	60da      	str	r2, [r3, #12]
 800366a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800366c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003670:	2254      	movs	r2, #84	@ 0x54
 8003672:	2100      	movs	r1, #0
 8003674:	4618      	mov	r0, r3
 8003676:	f00e f81e 	bl	80116b6 <memset>
  if(hadc->Instance==ADC1)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003682:	d11c      	bne.n	80036be <HAL_ADC_MspInit+0x6a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003684:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003688:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800368a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800368e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003690:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003694:	4618      	mov	r0, r3
 8003696:	f005 fe2d 	bl	80092f4 <HAL_RCCEx_PeriphCLKConfig>
 800369a:	4603      	mov	r3, r0
 800369c:	2b00      	cmp	r3, #0
 800369e:	d001      	beq.n	80036a4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80036a0:	f7ff ffae 	bl	8003600 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80036a4:	4b85      	ldr	r3, [pc, #532]	@ (80038bc <HAL_ADC_MspInit+0x268>)
 80036a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036a8:	4a84      	ldr	r2, [pc, #528]	@ (80038bc <HAL_ADC_MspInit+0x268>)
 80036aa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80036ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80036b0:	4b82      	ldr	r3, [pc, #520]	@ (80038bc <HAL_ADC_MspInit+0x268>)
 80036b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80036b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80036ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  /* USER CODE BEGIN ADC5_MspInit 1 */

  /* USER CODE END ADC5_MspInit 1 */
  }

}
 80036bc:	e183      	b.n	80039c6 <HAL_ADC_MspInit+0x372>
  else if(hadc->Instance==ADC3)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a7f      	ldr	r2, [pc, #508]	@ (80038c0 <HAL_ADC_MspInit+0x26c>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	f040 8087 	bne.w	80037d8 <HAL_ADC_MspInit+0x184>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 80036ca:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80036ce:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_PLL;
 80036d0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80036d4:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80036d6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80036da:	4618      	mov	r0, r3
 80036dc:	f005 fe0a 	bl	80092f4 <HAL_RCCEx_PeriphCLKConfig>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d001      	beq.n	80036ea <HAL_ADC_MspInit+0x96>
      Error_Handler();
 80036e6:	f7ff ff8b 	bl	8003600 <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 80036ea:	4b76      	ldr	r3, [pc, #472]	@ (80038c4 <HAL_ADC_MspInit+0x270>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	3301      	adds	r3, #1
 80036f0:	4a74      	ldr	r2, [pc, #464]	@ (80038c4 <HAL_ADC_MspInit+0x270>)
 80036f2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 80036f4:	4b73      	ldr	r3, [pc, #460]	@ (80038c4 <HAL_ADC_MspInit+0x270>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d10b      	bne.n	8003714 <HAL_ADC_MspInit+0xc0>
      __HAL_RCC_ADC345_CLK_ENABLE();
 80036fc:	4b6f      	ldr	r3, [pc, #444]	@ (80038bc <HAL_ADC_MspInit+0x268>)
 80036fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003700:	4a6e      	ldr	r2, [pc, #440]	@ (80038bc <HAL_ADC_MspInit+0x268>)
 8003702:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003706:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003708:	4b6c      	ldr	r3, [pc, #432]	@ (80038bc <HAL_ADC_MspInit+0x268>)
 800370a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800370c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003710:	623b      	str	r3, [r7, #32]
 8003712:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003714:	4b69      	ldr	r3, [pc, #420]	@ (80038bc <HAL_ADC_MspInit+0x268>)
 8003716:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003718:	4a68      	ldr	r2, [pc, #416]	@ (80038bc <HAL_ADC_MspInit+0x268>)
 800371a:	f043 0302 	orr.w	r3, r3, #2
 800371e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003720:	4b66      	ldr	r3, [pc, #408]	@ (80038bc <HAL_ADC_MspInit+0x268>)
 8003722:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003724:	f003 0302 	and.w	r3, r3, #2
 8003728:	61fb      	str	r3, [r7, #28]
 800372a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800372c:	4b63      	ldr	r3, [pc, #396]	@ (80038bc <HAL_ADC_MspInit+0x268>)
 800372e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003730:	4a62      	ldr	r2, [pc, #392]	@ (80038bc <HAL_ADC_MspInit+0x268>)
 8003732:	f043 0310 	orr.w	r3, r3, #16
 8003736:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003738:	4b60      	ldr	r3, [pc, #384]	@ (80038bc <HAL_ADC_MspInit+0x268>)
 800373a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800373c:	f003 0310 	and.w	r3, r3, #16
 8003740:	61bb      	str	r3, [r7, #24]
 8003742:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = CS_VREF_1_Pin|HEATSINK_TEMP_Pin;
 8003744:	f242 0302 	movw	r3, #8194	@ 0x2002
 8003748:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800374a:	2303      	movs	r3, #3
 800374c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003750:	2300      	movs	r3, #0
 8003752:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003756:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800375a:	4619      	mov	r1, r3
 800375c:	485a      	ldr	r0, [pc, #360]	@ (80038c8 <HAL_ADC_MspInit+0x274>)
 800375e:	f003 f8e5 	bl	800692c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PCB_TEMP_Pin|CS_VREF_2_Pin|INPUT_V_ADC_Pin;
 8003762:	f44f 530a 	mov.w	r3, #8832	@ 0x2280
 8003766:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003768:	2303      	movs	r3, #3
 800376a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800376e:	2300      	movs	r3, #0
 8003770:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003774:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003778:	4619      	mov	r1, r3
 800377a:	4854      	ldr	r0, [pc, #336]	@ (80038cc <HAL_ADC_MspInit+0x278>)
 800377c:	f003 f8d6 	bl	800692c <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA1_Channel1;
 8003780:	4b53      	ldr	r3, [pc, #332]	@ (80038d0 <HAL_ADC_MspInit+0x27c>)
 8003782:	4a54      	ldr	r2, [pc, #336]	@ (80038d4 <HAL_ADC_MspInit+0x280>)
 8003784:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8003786:	4b52      	ldr	r3, [pc, #328]	@ (80038d0 <HAL_ADC_MspInit+0x27c>)
 8003788:	2225      	movs	r2, #37	@ 0x25
 800378a:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800378c:	4b50      	ldr	r3, [pc, #320]	@ (80038d0 <HAL_ADC_MspInit+0x27c>)
 800378e:	2200      	movs	r2, #0
 8003790:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8003792:	4b4f      	ldr	r3, [pc, #316]	@ (80038d0 <HAL_ADC_MspInit+0x27c>)
 8003794:	2200      	movs	r2, #0
 8003796:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8003798:	4b4d      	ldr	r3, [pc, #308]	@ (80038d0 <HAL_ADC_MspInit+0x27c>)
 800379a:	2280      	movs	r2, #128	@ 0x80
 800379c:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800379e:	4b4c      	ldr	r3, [pc, #304]	@ (80038d0 <HAL_ADC_MspInit+0x27c>)
 80037a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80037a4:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80037a6:	4b4a      	ldr	r3, [pc, #296]	@ (80038d0 <HAL_ADC_MspInit+0x27c>)
 80037a8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80037ac:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 80037ae:	4b48      	ldr	r3, [pc, #288]	@ (80038d0 <HAL_ADC_MspInit+0x27c>)
 80037b0:	2220      	movs	r2, #32
 80037b2:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 80037b4:	4b46      	ldr	r3, [pc, #280]	@ (80038d0 <HAL_ADC_MspInit+0x27c>)
 80037b6:	2200      	movs	r2, #0
 80037b8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 80037ba:	4845      	ldr	r0, [pc, #276]	@ (80038d0 <HAL_ADC_MspInit+0x27c>)
 80037bc:	f002 fe44 	bl	8006448 <HAL_DMA_Init>
 80037c0:	4603      	mov	r3, r0
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d001      	beq.n	80037ca <HAL_ADC_MspInit+0x176>
      Error_Handler();
 80037c6:	f7ff ff1b 	bl	8003600 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	4a40      	ldr	r2, [pc, #256]	@ (80038d0 <HAL_ADC_MspInit+0x27c>)
 80037ce:	655a      	str	r2, [r3, #84]	@ 0x54
 80037d0:	4a3f      	ldr	r2, [pc, #252]	@ (80038d0 <HAL_ADC_MspInit+0x27c>)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6293      	str	r3, [r2, #40]	@ 0x28
}
 80037d6:	e0f6      	b.n	80039c6 <HAL_ADC_MspInit+0x372>
  else if(hadc->Instance==ADC4)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a3e      	ldr	r2, [pc, #248]	@ (80038d8 <HAL_ADC_MspInit+0x284>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	f040 8080 	bne.w	80038e4 <HAL_ADC_MspInit+0x290>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 80037e4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80037e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_PLL;
 80037ea:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80037ee:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80037f0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80037f4:	4618      	mov	r0, r3
 80037f6:	f005 fd7d 	bl	80092f4 <HAL_RCCEx_PeriphCLKConfig>
 80037fa:	4603      	mov	r3, r0
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d001      	beq.n	8003804 <HAL_ADC_MspInit+0x1b0>
      Error_Handler();
 8003800:	f7ff fefe 	bl	8003600 <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 8003804:	4b2f      	ldr	r3, [pc, #188]	@ (80038c4 <HAL_ADC_MspInit+0x270>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	3301      	adds	r3, #1
 800380a:	4a2e      	ldr	r2, [pc, #184]	@ (80038c4 <HAL_ADC_MspInit+0x270>)
 800380c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 800380e:	4b2d      	ldr	r3, [pc, #180]	@ (80038c4 <HAL_ADC_MspInit+0x270>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	2b01      	cmp	r3, #1
 8003814:	d10b      	bne.n	800382e <HAL_ADC_MspInit+0x1da>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8003816:	4b29      	ldr	r3, [pc, #164]	@ (80038bc <HAL_ADC_MspInit+0x268>)
 8003818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800381a:	4a28      	ldr	r2, [pc, #160]	@ (80038bc <HAL_ADC_MspInit+0x268>)
 800381c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003820:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003822:	4b26      	ldr	r3, [pc, #152]	@ (80038bc <HAL_ADC_MspInit+0x268>)
 8003824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003826:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800382a:	617b      	str	r3, [r7, #20]
 800382c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800382e:	4b23      	ldr	r3, [pc, #140]	@ (80038bc <HAL_ADC_MspInit+0x268>)
 8003830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003832:	4a22      	ldr	r2, [pc, #136]	@ (80038bc <HAL_ADC_MspInit+0x268>)
 8003834:	f043 0310 	orr.w	r3, r3, #16
 8003838:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800383a:	4b20      	ldr	r3, [pc, #128]	@ (80038bc <HAL_ADC_MspInit+0x268>)
 800383c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800383e:	f003 0310 	and.w	r3, r3, #16
 8003842:	613b      	str	r3, [r7, #16]
 8003844:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = OUTPUT_V_ADC_Pin;
 8003846:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800384a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800384c:	2303      	movs	r3, #3
 800384e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003852:	2300      	movs	r3, #0
 8003854:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(OUTPUT_V_ADC_GPIO_Port, &GPIO_InitStruct);
 8003858:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800385c:	4619      	mov	r1, r3
 800385e:	481b      	ldr	r0, [pc, #108]	@ (80038cc <HAL_ADC_MspInit+0x278>)
 8003860:	f003 f864 	bl	800692c <HAL_GPIO_Init>
    hdma_adc4.Instance = DMA1_Channel2;
 8003864:	4b1d      	ldr	r3, [pc, #116]	@ (80038dc <HAL_ADC_MspInit+0x288>)
 8003866:	4a1e      	ldr	r2, [pc, #120]	@ (80038e0 <HAL_ADC_MspInit+0x28c>)
 8003868:	601a      	str	r2, [r3, #0]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 800386a:	4b1c      	ldr	r3, [pc, #112]	@ (80038dc <HAL_ADC_MspInit+0x288>)
 800386c:	2226      	movs	r2, #38	@ 0x26
 800386e:	605a      	str	r2, [r3, #4]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003870:	4b1a      	ldr	r3, [pc, #104]	@ (80038dc <HAL_ADC_MspInit+0x288>)
 8003872:	2200      	movs	r2, #0
 8003874:	609a      	str	r2, [r3, #8]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 8003876:	4b19      	ldr	r3, [pc, #100]	@ (80038dc <HAL_ADC_MspInit+0x288>)
 8003878:	2200      	movs	r2, #0
 800387a:	60da      	str	r2, [r3, #12]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 800387c:	4b17      	ldr	r3, [pc, #92]	@ (80038dc <HAL_ADC_MspInit+0x288>)
 800387e:	2280      	movs	r2, #128	@ 0x80
 8003880:	611a      	str	r2, [r3, #16]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003882:	4b16      	ldr	r3, [pc, #88]	@ (80038dc <HAL_ADC_MspInit+0x288>)
 8003884:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003888:	615a      	str	r2, [r3, #20]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800388a:	4b14      	ldr	r3, [pc, #80]	@ (80038dc <HAL_ADC_MspInit+0x288>)
 800388c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003890:	619a      	str	r2, [r3, #24]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 8003892:	4b12      	ldr	r3, [pc, #72]	@ (80038dc <HAL_ADC_MspInit+0x288>)
 8003894:	2220      	movs	r2, #32
 8003896:	61da      	str	r2, [r3, #28]
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 8003898:	4b10      	ldr	r3, [pc, #64]	@ (80038dc <HAL_ADC_MspInit+0x288>)
 800389a:	2200      	movs	r2, #0
 800389c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 800389e:	480f      	ldr	r0, [pc, #60]	@ (80038dc <HAL_ADC_MspInit+0x288>)
 80038a0:	f002 fdd2 	bl	8006448 <HAL_DMA_Init>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d001      	beq.n	80038ae <HAL_ADC_MspInit+0x25a>
      Error_Handler();
 80038aa:	f7ff fea9 	bl	8003600 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc4);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	4a0a      	ldr	r2, [pc, #40]	@ (80038dc <HAL_ADC_MspInit+0x288>)
 80038b2:	655a      	str	r2, [r3, #84]	@ 0x54
 80038b4:	4a09      	ldr	r2, [pc, #36]	@ (80038dc <HAL_ADC_MspInit+0x288>)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6293      	str	r3, [r2, #40]	@ 0x28
}
 80038ba:	e084      	b.n	80039c6 <HAL_ADC_MspInit+0x372>
 80038bc:	40021000 	.word	0x40021000
 80038c0:	50000400 	.word	0x50000400
 80038c4:	20000b70 	.word	0x20000b70
 80038c8:	48000400 	.word	0x48000400
 80038cc:	48001000 	.word	0x48001000
 80038d0:	20000554 	.word	0x20000554
 80038d4:	40020008 	.word	0x40020008
 80038d8:	50000500 	.word	0x50000500
 80038dc:	200005b4 	.word	0x200005b4
 80038e0:	4002001c 	.word	0x4002001c
  else if(hadc->Instance==ADC5)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a39      	ldr	r2, [pc, #228]	@ (80039d0 <HAL_ADC_MspInit+0x37c>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d16b      	bne.n	80039c6 <HAL_ADC_MspInit+0x372>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 80038ee:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80038f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_PLL;
 80038f4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80038f8:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80038fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80038fe:	4618      	mov	r0, r3
 8003900:	f005 fcf8 	bl	80092f4 <HAL_RCCEx_PeriphCLKConfig>
 8003904:	4603      	mov	r3, r0
 8003906:	2b00      	cmp	r3, #0
 8003908:	d001      	beq.n	800390e <HAL_ADC_MspInit+0x2ba>
      Error_Handler();
 800390a:	f7ff fe79 	bl	8003600 <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 800390e:	4b31      	ldr	r3, [pc, #196]	@ (80039d4 <HAL_ADC_MspInit+0x380>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	3301      	adds	r3, #1
 8003914:	4a2f      	ldr	r2, [pc, #188]	@ (80039d4 <HAL_ADC_MspInit+0x380>)
 8003916:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 8003918:	4b2e      	ldr	r3, [pc, #184]	@ (80039d4 <HAL_ADC_MspInit+0x380>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	2b01      	cmp	r3, #1
 800391e:	d10b      	bne.n	8003938 <HAL_ADC_MspInit+0x2e4>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8003920:	4b2d      	ldr	r3, [pc, #180]	@ (80039d8 <HAL_ADC_MspInit+0x384>)
 8003922:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003924:	4a2c      	ldr	r2, [pc, #176]	@ (80039d8 <HAL_ADC_MspInit+0x384>)
 8003926:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800392a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800392c:	4b2a      	ldr	r3, [pc, #168]	@ (80039d8 <HAL_ADC_MspInit+0x384>)
 800392e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003930:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003934:	60fb      	str	r3, [r7, #12]
 8003936:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003938:	4b27      	ldr	r3, [pc, #156]	@ (80039d8 <HAL_ADC_MspInit+0x384>)
 800393a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800393c:	4a26      	ldr	r2, [pc, #152]	@ (80039d8 <HAL_ADC_MspInit+0x384>)
 800393e:	f043 0301 	orr.w	r3, r3, #1
 8003942:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003944:	4b24      	ldr	r3, [pc, #144]	@ (80039d8 <HAL_ADC_MspInit+0x384>)
 8003946:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003948:	f003 0301 	and.w	r3, r3, #1
 800394c:	60bb      	str	r3, [r7, #8]
 800394e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = IMAX2_SUM_Pin;
 8003950:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003954:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003956:	2303      	movs	r3, #3
 8003958:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800395c:	2300      	movs	r3, #0
 800395e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(IMAX2_SUM_GPIO_Port, &GPIO_InitStruct);
 8003962:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003966:	4619      	mov	r1, r3
 8003968:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800396c:	f002 ffde 	bl	800692c <HAL_GPIO_Init>
    hdma_adc5.Instance = DMA1_Channel3;
 8003970:	4b1a      	ldr	r3, [pc, #104]	@ (80039dc <HAL_ADC_MspInit+0x388>)
 8003972:	4a1b      	ldr	r2, [pc, #108]	@ (80039e0 <HAL_ADC_MspInit+0x38c>)
 8003974:	601a      	str	r2, [r3, #0]
    hdma_adc5.Init.Request = DMA_REQUEST_ADC5;
 8003976:	4b19      	ldr	r3, [pc, #100]	@ (80039dc <HAL_ADC_MspInit+0x388>)
 8003978:	2227      	movs	r2, #39	@ 0x27
 800397a:	605a      	str	r2, [r3, #4]
    hdma_adc5.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800397c:	4b17      	ldr	r3, [pc, #92]	@ (80039dc <HAL_ADC_MspInit+0x388>)
 800397e:	2200      	movs	r2, #0
 8003980:	609a      	str	r2, [r3, #8]
    hdma_adc5.Init.PeriphInc = DMA_PINC_DISABLE;
 8003982:	4b16      	ldr	r3, [pc, #88]	@ (80039dc <HAL_ADC_MspInit+0x388>)
 8003984:	2200      	movs	r2, #0
 8003986:	60da      	str	r2, [r3, #12]
    hdma_adc5.Init.MemInc = DMA_MINC_ENABLE;
 8003988:	4b14      	ldr	r3, [pc, #80]	@ (80039dc <HAL_ADC_MspInit+0x388>)
 800398a:	2280      	movs	r2, #128	@ 0x80
 800398c:	611a      	str	r2, [r3, #16]
    hdma_adc5.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800398e:	4b13      	ldr	r3, [pc, #76]	@ (80039dc <HAL_ADC_MspInit+0x388>)
 8003990:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003994:	615a      	str	r2, [r3, #20]
    hdma_adc5.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003996:	4b11      	ldr	r3, [pc, #68]	@ (80039dc <HAL_ADC_MspInit+0x388>)
 8003998:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800399c:	619a      	str	r2, [r3, #24]
    hdma_adc5.Init.Mode = DMA_CIRCULAR;
 800399e:	4b0f      	ldr	r3, [pc, #60]	@ (80039dc <HAL_ADC_MspInit+0x388>)
 80039a0:	2220      	movs	r2, #32
 80039a2:	61da      	str	r2, [r3, #28]
    hdma_adc5.Init.Priority = DMA_PRIORITY_LOW;
 80039a4:	4b0d      	ldr	r3, [pc, #52]	@ (80039dc <HAL_ADC_MspInit+0x388>)
 80039a6:	2200      	movs	r2, #0
 80039a8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc5) != HAL_OK)
 80039aa:	480c      	ldr	r0, [pc, #48]	@ (80039dc <HAL_ADC_MspInit+0x388>)
 80039ac:	f002 fd4c 	bl	8006448 <HAL_DMA_Init>
 80039b0:	4603      	mov	r3, r0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d001      	beq.n	80039ba <HAL_ADC_MspInit+0x366>
      Error_Handler();
 80039b6:	f7ff fe23 	bl	8003600 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc5);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a07      	ldr	r2, [pc, #28]	@ (80039dc <HAL_ADC_MspInit+0x388>)
 80039be:	655a      	str	r2, [r3, #84]	@ 0x54
 80039c0:	4a06      	ldr	r2, [pc, #24]	@ (80039dc <HAL_ADC_MspInit+0x388>)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6293      	str	r3, [r2, #40]	@ 0x28
}
 80039c6:	bf00      	nop
 80039c8:	3790      	adds	r7, #144	@ 0x90
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}
 80039ce:	bf00      	nop
 80039d0:	50000600 	.word	0x50000600
 80039d4:	20000b70 	.word	0x20000b70
 80039d8:	40021000 	.word	0x40021000
 80039dc:	20000614 	.word	0x20000614
 80039e0:	40020030 	.word	0x40020030

080039e4 <HAL_CORDIC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcordic: CORDIC handle pointer
* @retval None
*/
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b085      	sub	sp, #20
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  if(hcordic->Instance==CORDIC)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a0a      	ldr	r2, [pc, #40]	@ (8003a1c <HAL_CORDIC_MspInit+0x38>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d10b      	bne.n	8003a0e <HAL_CORDIC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 80039f6:	4b0a      	ldr	r3, [pc, #40]	@ (8003a20 <HAL_CORDIC_MspInit+0x3c>)
 80039f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039fa:	4a09      	ldr	r2, [pc, #36]	@ (8003a20 <HAL_CORDIC_MspInit+0x3c>)
 80039fc:	f043 0308 	orr.w	r3, r3, #8
 8003a00:	6493      	str	r3, [r2, #72]	@ 0x48
 8003a02:	4b07      	ldr	r3, [pc, #28]	@ (8003a20 <HAL_CORDIC_MspInit+0x3c>)
 8003a04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a06:	f003 0308 	and.w	r3, r3, #8
 8003a0a:	60fb      	str	r3, [r7, #12]
 8003a0c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END CORDIC_MspInit 1 */

  }

}
 8003a0e:	bf00      	nop
 8003a10:	3714      	adds	r7, #20
 8003a12:	46bd      	mov	sp, r7
 8003a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a18:	4770      	bx	lr
 8003a1a:	bf00      	nop
 8003a1c:	40020c00 	.word	0x40020c00
 8003a20:	40021000 	.word	0x40021000

08003a24 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b08c      	sub	sp, #48	@ 0x30
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a2c:	f107 031c 	add.w	r3, r7, #28
 8003a30:	2200      	movs	r2, #0
 8003a32:	601a      	str	r2, [r3, #0]
 8003a34:	605a      	str	r2, [r3, #4]
 8003a36:	609a      	str	r2, [r3, #8]
 8003a38:	60da      	str	r2, [r3, #12]
 8003a3a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a5b      	ldr	r2, [pc, #364]	@ (8003bb0 <HAL_DAC_MspInit+0x18c>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d159      	bne.n	8003afa <HAL_DAC_MspInit+0xd6>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8003a46:	4b5b      	ldr	r3, [pc, #364]	@ (8003bb4 <HAL_DAC_MspInit+0x190>)
 8003a48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a4a:	4a5a      	ldr	r2, [pc, #360]	@ (8003bb4 <HAL_DAC_MspInit+0x190>)
 8003a4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a52:	4b58      	ldr	r3, [pc, #352]	@ (8003bb4 <HAL_DAC_MspInit+0x190>)
 8003a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a5a:	61bb      	str	r3, [r7, #24]
 8003a5c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a5e:	4b55      	ldr	r3, [pc, #340]	@ (8003bb4 <HAL_DAC_MspInit+0x190>)
 8003a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a62:	4a54      	ldr	r2, [pc, #336]	@ (8003bb4 <HAL_DAC_MspInit+0x190>)
 8003a64:	f043 0301 	orr.w	r3, r3, #1
 8003a68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a6a:	4b52      	ldr	r3, [pc, #328]	@ (8003bb4 <HAL_DAC_MspInit+0x190>)
 8003a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a6e:	f003 0301 	and.w	r3, r3, #1
 8003a72:	617b      	str	r3, [r7, #20]
 8003a74:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = IMAX_Pin|IMAX2_Pin;
 8003a76:	2330      	movs	r3, #48	@ 0x30
 8003a78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a82:	f107 031c 	add.w	r3, r7, #28
 8003a86:	4619      	mov	r1, r3
 8003a88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a8c:	f002 ff4e 	bl	800692c <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel4;
 8003a90:	4b49      	ldr	r3, [pc, #292]	@ (8003bb8 <HAL_DAC_MspInit+0x194>)
 8003a92:	4a4a      	ldr	r2, [pc, #296]	@ (8003bbc <HAL_DAC_MspInit+0x198>)
 8003a94:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 8003a96:	4b48      	ldr	r3, [pc, #288]	@ (8003bb8 <HAL_DAC_MspInit+0x194>)
 8003a98:	2206      	movs	r2, #6
 8003a9a:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003a9c:	4b46      	ldr	r3, [pc, #280]	@ (8003bb8 <HAL_DAC_MspInit+0x194>)
 8003a9e:	2210      	movs	r2, #16
 8003aa0:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003aa2:	4b45      	ldr	r3, [pc, #276]	@ (8003bb8 <HAL_DAC_MspInit+0x194>)
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003aa8:	4b43      	ldr	r3, [pc, #268]	@ (8003bb8 <HAL_DAC_MspInit+0x194>)
 8003aaa:	2280      	movs	r2, #128	@ 0x80
 8003aac:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003aae:	4b42      	ldr	r3, [pc, #264]	@ (8003bb8 <HAL_DAC_MspInit+0x194>)
 8003ab0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ab4:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003ab6:	4b40      	ldr	r3, [pc, #256]	@ (8003bb8 <HAL_DAC_MspInit+0x194>)
 8003ab8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003abc:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8003abe:	4b3e      	ldr	r3, [pc, #248]	@ (8003bb8 <HAL_DAC_MspInit+0x194>)
 8003ac0:	2220      	movs	r2, #32
 8003ac2:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8003ac4:	4b3c      	ldr	r3, [pc, #240]	@ (8003bb8 <HAL_DAC_MspInit+0x194>)
 8003ac6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003aca:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8003acc:	483a      	ldr	r0, [pc, #232]	@ (8003bb8 <HAL_DAC_MspInit+0x194>)
 8003ace:	f002 fcbb 	bl	8006448 <HAL_DMA_Init>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d001      	beq.n	8003adc <HAL_DAC_MspInit+0xb8>
    {
      Error_Handler();
 8003ad8:	f7ff fd92 	bl	8003600 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	4a36      	ldr	r2, [pc, #216]	@ (8003bb8 <HAL_DAC_MspInit+0x194>)
 8003ae0:	609a      	str	r2, [r3, #8]
 8003ae2:	4a35      	ldr	r2, [pc, #212]	@ (8003bb8 <HAL_DAC_MspInit+0x194>)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6293      	str	r3, [r2, #40]	@ 0x28

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003ae8:	2200      	movs	r2, #0
 8003aea:	2100      	movs	r1, #0
 8003aec:	2036      	movs	r0, #54	@ 0x36
 8003aee:	f002 f998 	bl	8005e22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003af2:	2036      	movs	r0, #54	@ 0x36
 8003af4:	f002 f9af 	bl	8005e56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }

}
 8003af8:	e055      	b.n	8003ba6 <HAL_DAC_MspInit+0x182>
  else if(hdac->Instance==DAC2)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a30      	ldr	r2, [pc, #192]	@ (8003bc0 <HAL_DAC_MspInit+0x19c>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d150      	bne.n	8003ba6 <HAL_DAC_MspInit+0x182>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8003b04:	4b2b      	ldr	r3, [pc, #172]	@ (8003bb4 <HAL_DAC_MspInit+0x190>)
 8003b06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b08:	4a2a      	ldr	r2, [pc, #168]	@ (8003bb4 <HAL_DAC_MspInit+0x190>)
 8003b0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b0e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b10:	4b28      	ldr	r3, [pc, #160]	@ (8003bb4 <HAL_DAC_MspInit+0x190>)
 8003b12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b18:	613b      	str	r3, [r7, #16]
 8003b1a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b1c:	4b25      	ldr	r3, [pc, #148]	@ (8003bb4 <HAL_DAC_MspInit+0x190>)
 8003b1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b20:	4a24      	ldr	r2, [pc, #144]	@ (8003bb4 <HAL_DAC_MspInit+0x190>)
 8003b22:	f043 0301 	orr.w	r3, r3, #1
 8003b26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b28:	4b22      	ldr	r3, [pc, #136]	@ (8003bb4 <HAL_DAC_MspInit+0x190>)
 8003b2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b2c:	f003 0301 	and.w	r3, r3, #1
 8003b30:	60fb      	str	r3, [r7, #12]
 8003b32:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IMIN_Pin;
 8003b34:	2340      	movs	r3, #64	@ 0x40
 8003b36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003b38:	2303      	movs	r3, #3
 8003b3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(IMIN_GPIO_Port, &GPIO_InitStruct);
 8003b40:	f107 031c 	add.w	r3, r7, #28
 8003b44:	4619      	mov	r1, r3
 8003b46:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003b4a:	f002 feef 	bl	800692c <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel5;
 8003b4e:	4b1d      	ldr	r3, [pc, #116]	@ (8003bc4 <HAL_DAC_MspInit+0x1a0>)
 8003b50:	4a1d      	ldr	r2, [pc, #116]	@ (8003bc8 <HAL_DAC_MspInit+0x1a4>)
 8003b52:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 8003b54:	4b1b      	ldr	r3, [pc, #108]	@ (8003bc4 <HAL_DAC_MspInit+0x1a0>)
 8003b56:	2229      	movs	r2, #41	@ 0x29
 8003b58:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003b5a:	4b1a      	ldr	r3, [pc, #104]	@ (8003bc4 <HAL_DAC_MspInit+0x1a0>)
 8003b5c:	2210      	movs	r2, #16
 8003b5e:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b60:	4b18      	ldr	r3, [pc, #96]	@ (8003bc4 <HAL_DAC_MspInit+0x1a0>)
 8003b62:	2200      	movs	r2, #0
 8003b64:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003b66:	4b17      	ldr	r3, [pc, #92]	@ (8003bc4 <HAL_DAC_MspInit+0x1a0>)
 8003b68:	2280      	movs	r2, #128	@ 0x80
 8003b6a:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003b6c:	4b15      	ldr	r3, [pc, #84]	@ (8003bc4 <HAL_DAC_MspInit+0x1a0>)
 8003b6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b72:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003b74:	4b13      	ldr	r3, [pc, #76]	@ (8003bc4 <HAL_DAC_MspInit+0x1a0>)
 8003b76:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003b7a:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 8003b7c:	4b11      	ldr	r3, [pc, #68]	@ (8003bc4 <HAL_DAC_MspInit+0x1a0>)
 8003b7e:	2220      	movs	r2, #32
 8003b80:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8003b82:	4b10      	ldr	r3, [pc, #64]	@ (8003bc4 <HAL_DAC_MspInit+0x1a0>)
 8003b84:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003b88:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 8003b8a:	480e      	ldr	r0, [pc, #56]	@ (8003bc4 <HAL_DAC_MspInit+0x1a0>)
 8003b8c:	f002 fc5c 	bl	8006448 <HAL_DMA_Init>
 8003b90:	4603      	mov	r3, r0
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d001      	beq.n	8003b9a <HAL_DAC_MspInit+0x176>
      Error_Handler();
 8003b96:	f7ff fd33 	bl	8003600 <Error_Handler>
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac2_ch1);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	4a09      	ldr	r2, [pc, #36]	@ (8003bc4 <HAL_DAC_MspInit+0x1a0>)
 8003b9e:	609a      	str	r2, [r3, #8]
 8003ba0:	4a08      	ldr	r2, [pc, #32]	@ (8003bc4 <HAL_DAC_MspInit+0x1a0>)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8003ba6:	bf00      	nop
 8003ba8:	3730      	adds	r7, #48	@ 0x30
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	50000800 	.word	0x50000800
 8003bb4:	40021000 	.word	0x40021000
 8003bb8:	200006c4 	.word	0x200006c4
 8003bbc:	40020044 	.word	0x40020044
 8003bc0:	50000c00 	.word	0x50000c00
 8003bc4:	20000724 	.word	0x20000724
 8003bc8:	40020058 	.word	0x40020058

08003bcc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b084      	sub	sp, #16
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a16      	ldr	r2, [pc, #88]	@ (8003c34 <HAL_TIM_PWM_MspInit+0x68>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d114      	bne.n	8003c08 <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003bde:	4b16      	ldr	r3, [pc, #88]	@ (8003c38 <HAL_TIM_PWM_MspInit+0x6c>)
 8003be0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003be2:	4a15      	ldr	r2, [pc, #84]	@ (8003c38 <HAL_TIM_PWM_MspInit+0x6c>)
 8003be4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003be8:	6613      	str	r3, [r2, #96]	@ 0x60
 8003bea:	4b13      	ldr	r3, [pc, #76]	@ (8003c38 <HAL_TIM_PWM_MspInit+0x6c>)
 8003bec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bf2:	60fb      	str	r3, [r7, #12]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	2100      	movs	r1, #0
 8003bfa:	2018      	movs	r0, #24
 8003bfc:	f002 f911 	bl	8005e22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8003c00:	2018      	movs	r0, #24
 8003c02:	f002 f928 	bl	8005e56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003c06:	e010      	b.n	8003c2a <HAL_TIM_PWM_MspInit+0x5e>
  else if(htim_pwm->Instance==TIM8)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a0b      	ldr	r2, [pc, #44]	@ (8003c3c <HAL_TIM_PWM_MspInit+0x70>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d10b      	bne.n	8003c2a <HAL_TIM_PWM_MspInit+0x5e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003c12:	4b09      	ldr	r3, [pc, #36]	@ (8003c38 <HAL_TIM_PWM_MspInit+0x6c>)
 8003c14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c16:	4a08      	ldr	r2, [pc, #32]	@ (8003c38 <HAL_TIM_PWM_MspInit+0x6c>)
 8003c18:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003c1c:	6613      	str	r3, [r2, #96]	@ 0x60
 8003c1e:	4b06      	ldr	r3, [pc, #24]	@ (8003c38 <HAL_TIM_PWM_MspInit+0x6c>)
 8003c20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c26:	60bb      	str	r3, [r7, #8]
 8003c28:	68bb      	ldr	r3, [r7, #8]
}
 8003c2a:	bf00      	nop
 8003c2c:	3710      	adds	r7, #16
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	40012c00 	.word	0x40012c00
 8003c38:	40021000 	.word	0x40021000
 8003c3c:	40013400 	.word	0x40013400

08003c40 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b088      	sub	sp, #32
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a35      	ldr	r2, [pc, #212]	@ (8003d24 <HAL_TIM_Base_MspInit+0xe4>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d10c      	bne.n	8003c6c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003c52:	4b35      	ldr	r3, [pc, #212]	@ (8003d28 <HAL_TIM_Base_MspInit+0xe8>)
 8003c54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c56:	4a34      	ldr	r2, [pc, #208]	@ (8003d28 <HAL_TIM_Base_MspInit+0xe8>)
 8003c58:	f043 0304 	orr.w	r3, r3, #4
 8003c5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c5e:	4b32      	ldr	r3, [pc, #200]	@ (8003d28 <HAL_TIM_Base_MspInit+0xe8>)
 8003c60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c62:	f003 0304 	and.w	r3, r3, #4
 8003c66:	61fb      	str	r3, [r7, #28]
 8003c68:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8003c6a:	e056      	b.n	8003d1a <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM6)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a2e      	ldr	r2, [pc, #184]	@ (8003d2c <HAL_TIM_Base_MspInit+0xec>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d114      	bne.n	8003ca0 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003c76:	4b2c      	ldr	r3, [pc, #176]	@ (8003d28 <HAL_TIM_Base_MspInit+0xe8>)
 8003c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c7a:	4a2b      	ldr	r2, [pc, #172]	@ (8003d28 <HAL_TIM_Base_MspInit+0xe8>)
 8003c7c:	f043 0310 	orr.w	r3, r3, #16
 8003c80:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c82:	4b29      	ldr	r3, [pc, #164]	@ (8003d28 <HAL_TIM_Base_MspInit+0xe8>)
 8003c84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c86:	f003 0310 	and.w	r3, r3, #16
 8003c8a:	61bb      	str	r3, [r7, #24]
 8003c8c:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003c8e:	2200      	movs	r2, #0
 8003c90:	2100      	movs	r1, #0
 8003c92:	2036      	movs	r0, #54	@ 0x36
 8003c94:	f002 f8c5 	bl	8005e22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003c98:	2036      	movs	r0, #54	@ 0x36
 8003c9a:	f002 f8dc 	bl	8005e56 <HAL_NVIC_EnableIRQ>
}
 8003c9e:	e03c      	b.n	8003d1a <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM7)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a22      	ldr	r2, [pc, #136]	@ (8003d30 <HAL_TIM_Base_MspInit+0xf0>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d10c      	bne.n	8003cc4 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003caa:	4b1f      	ldr	r3, [pc, #124]	@ (8003d28 <HAL_TIM_Base_MspInit+0xe8>)
 8003cac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cae:	4a1e      	ldr	r2, [pc, #120]	@ (8003d28 <HAL_TIM_Base_MspInit+0xe8>)
 8003cb0:	f043 0320 	orr.w	r3, r3, #32
 8003cb4:	6593      	str	r3, [r2, #88]	@ 0x58
 8003cb6:	4b1c      	ldr	r3, [pc, #112]	@ (8003d28 <HAL_TIM_Base_MspInit+0xe8>)
 8003cb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cba:	f003 0320 	and.w	r3, r3, #32
 8003cbe:	617b      	str	r3, [r7, #20]
 8003cc0:	697b      	ldr	r3, [r7, #20]
}
 8003cc2:	e02a      	b.n	8003d1a <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM15)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a1a      	ldr	r2, [pc, #104]	@ (8003d34 <HAL_TIM_Base_MspInit+0xf4>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d114      	bne.n	8003cf8 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8003cce:	4b16      	ldr	r3, [pc, #88]	@ (8003d28 <HAL_TIM_Base_MspInit+0xe8>)
 8003cd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cd2:	4a15      	ldr	r2, [pc, #84]	@ (8003d28 <HAL_TIM_Base_MspInit+0xe8>)
 8003cd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cd8:	6613      	str	r3, [r2, #96]	@ 0x60
 8003cda:	4b13      	ldr	r3, [pc, #76]	@ (8003d28 <HAL_TIM_Base_MspInit+0xe8>)
 8003cdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cde:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ce2:	613b      	str	r3, [r7, #16]
 8003ce4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	2100      	movs	r1, #0
 8003cea:	2018      	movs	r0, #24
 8003cec:	f002 f899 	bl	8005e22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8003cf0:	2018      	movs	r0, #24
 8003cf2:	f002 f8b0 	bl	8005e56 <HAL_NVIC_EnableIRQ>
}
 8003cf6:	e010      	b.n	8003d1a <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM16)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a0e      	ldr	r2, [pc, #56]	@ (8003d38 <HAL_TIM_Base_MspInit+0xf8>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d10b      	bne.n	8003d1a <HAL_TIM_Base_MspInit+0xda>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003d02:	4b09      	ldr	r3, [pc, #36]	@ (8003d28 <HAL_TIM_Base_MspInit+0xe8>)
 8003d04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d06:	4a08      	ldr	r2, [pc, #32]	@ (8003d28 <HAL_TIM_Base_MspInit+0xe8>)
 8003d08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d0c:	6613      	str	r3, [r2, #96]	@ 0x60
 8003d0e:	4b06      	ldr	r3, [pc, #24]	@ (8003d28 <HAL_TIM_Base_MspInit+0xe8>)
 8003d10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d16:	60fb      	str	r3, [r7, #12]
 8003d18:	68fb      	ldr	r3, [r7, #12]
}
 8003d1a:	bf00      	nop
 8003d1c:	3720      	adds	r7, #32
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}
 8003d22:	bf00      	nop
 8003d24:	40000800 	.word	0x40000800
 8003d28:	40021000 	.word	0x40021000
 8003d2c:	40001000 	.word	0x40001000
 8003d30:	40001400 	.word	0x40001400
 8003d34:	40014000 	.word	0x40014000
 8003d38:	40014400 	.word	0x40014400

08003d3c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b08a      	sub	sp, #40	@ 0x28
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d44:	f107 0314 	add.w	r3, r7, #20
 8003d48:	2200      	movs	r2, #0
 8003d4a:	601a      	str	r2, [r3, #0]
 8003d4c:	605a      	str	r2, [r3, #4]
 8003d4e:	609a      	str	r2, [r3, #8]
 8003d50:	60da      	str	r2, [r3, #12]
 8003d52:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a33      	ldr	r2, [pc, #204]	@ (8003e28 <HAL_TIM_MspPostInit+0xec>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d11c      	bne.n	8003d98 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d5e:	4b33      	ldr	r3, [pc, #204]	@ (8003e2c <HAL_TIM_MspPostInit+0xf0>)
 8003d60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d62:	4a32      	ldr	r2, [pc, #200]	@ (8003e2c <HAL_TIM_MspPostInit+0xf0>)
 8003d64:	f043 0304 	orr.w	r3, r3, #4
 8003d68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d6a:	4b30      	ldr	r3, [pc, #192]	@ (8003e2c <HAL_TIM_MspPostInit+0xf0>)
 8003d6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d6e:	f003 0304 	and.w	r3, r3, #4
 8003d72:	613b      	str	r3, [r7, #16]
 8003d74:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = DEADTIME_TR_Pin;
 8003d76:	2301      	movs	r3, #1
 8003d78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d7a:	2302      	movs	r3, #2
 8003d7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d82:	2300      	movs	r3, #0
 8003d84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003d86:	2302      	movs	r3, #2
 8003d88:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(DEADTIME_TR_GPIO_Port, &GPIO_InitStruct);
 8003d8a:	f107 0314 	add.w	r3, r7, #20
 8003d8e:	4619      	mov	r1, r3
 8003d90:	4827      	ldr	r0, [pc, #156]	@ (8003e30 <HAL_TIM_MspPostInit+0xf4>)
 8003d92:	f002 fdcb 	bl	800692c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003d96:	e043      	b.n	8003e20 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM4)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a25      	ldr	r2, [pc, #148]	@ (8003e34 <HAL_TIM_MspPostInit+0xf8>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d11d      	bne.n	8003dde <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003da2:	4b22      	ldr	r3, [pc, #136]	@ (8003e2c <HAL_TIM_MspPostInit+0xf0>)
 8003da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003da6:	4a21      	ldr	r2, [pc, #132]	@ (8003e2c <HAL_TIM_MspPostInit+0xf0>)
 8003da8:	f043 0308 	orr.w	r3, r3, #8
 8003dac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003dae:	4b1f      	ldr	r3, [pc, #124]	@ (8003e2c <HAL_TIM_MspPostInit+0xf0>)
 8003db0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003db2:	f003 0308 	and.w	r3, r3, #8
 8003db6:	60fb      	str	r3, [r7, #12]
 8003db8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = FAN_PWM_Pin;
 8003dba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003dbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dc0:	2302      	movs	r3, #2
 8003dc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003dcc:	2302      	movs	r3, #2
 8003dce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(FAN_PWM_GPIO_Port, &GPIO_InitStruct);
 8003dd0:	f107 0314 	add.w	r3, r7, #20
 8003dd4:	4619      	mov	r1, r3
 8003dd6:	4818      	ldr	r0, [pc, #96]	@ (8003e38 <HAL_TIM_MspPostInit+0xfc>)
 8003dd8:	f002 fda8 	bl	800692c <HAL_GPIO_Init>
}
 8003ddc:	e020      	b.n	8003e20 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM8)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a16      	ldr	r2, [pc, #88]	@ (8003e3c <HAL_TIM_MspPostInit+0x100>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d11b      	bne.n	8003e20 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003de8:	4b10      	ldr	r3, [pc, #64]	@ (8003e2c <HAL_TIM_MspPostInit+0xf0>)
 8003dea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dec:	4a0f      	ldr	r2, [pc, #60]	@ (8003e2c <HAL_TIM_MspPostInit+0xf0>)
 8003dee:	f043 0304 	orr.w	r3, r3, #4
 8003df2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003df4:	4b0d      	ldr	r3, [pc, #52]	@ (8003e2c <HAL_TIM_MspPostInit+0xf0>)
 8003df6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003df8:	f003 0304 	and.w	r3, r3, #4
 8003dfc:	60bb      	str	r3, [r7, #8]
 8003dfe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DEADTIME_HC_Pin;
 8003e00:	2380      	movs	r3, #128	@ 0x80
 8003e02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e04:	2302      	movs	r3, #2
 8003e06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8003e10:	2304      	movs	r3, #4
 8003e12:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(DEADTIME_HC_GPIO_Port, &GPIO_InitStruct);
 8003e14:	f107 0314 	add.w	r3, r7, #20
 8003e18:	4619      	mov	r1, r3
 8003e1a:	4805      	ldr	r0, [pc, #20]	@ (8003e30 <HAL_TIM_MspPostInit+0xf4>)
 8003e1c:	f002 fd86 	bl	800692c <HAL_GPIO_Init>
}
 8003e20:	bf00      	nop
 8003e22:	3728      	adds	r7, #40	@ 0x28
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}
 8003e28:	40012c00 	.word	0x40012c00
 8003e2c:	40021000 	.word	0x40021000
 8003e30:	48000800 	.word	0x48000800
 8003e34:	40000800 	.word	0x40000800
 8003e38:	48000c00 	.word	0x48000c00
 8003e3c:	40013400 	.word	0x40013400

08003e40 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b09e      	sub	sp, #120	@ 0x78
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e48:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	601a      	str	r2, [r3, #0]
 8003e50:	605a      	str	r2, [r3, #4]
 8003e52:	609a      	str	r2, [r3, #8]
 8003e54:	60da      	str	r2, [r3, #12]
 8003e56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003e58:	f107 0310 	add.w	r3, r7, #16
 8003e5c:	2254      	movs	r2, #84	@ 0x54
 8003e5e:	2100      	movs	r1, #0
 8003e60:	4618      	mov	r0, r3
 8003e62:	f00d fc28 	bl	80116b6 <memset>
  if(huart->Instance==UART4)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a1f      	ldr	r2, [pc, #124]	@ (8003ee8 <HAL_UART_MspInit+0xa8>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d136      	bne.n	8003ede <HAL_UART_MspInit+0x9e>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8003e70:	2308      	movs	r3, #8
 8003e72:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_HSI;
 8003e74:	2380      	movs	r3, #128	@ 0x80
 8003e76:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e78:	f107 0310 	add.w	r3, r7, #16
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f005 fa39 	bl	80092f4 <HAL_RCCEx_PeriphCLKConfig>
 8003e82:	4603      	mov	r3, r0
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d001      	beq.n	8003e8c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003e88:	f7ff fbba 	bl	8003600 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003e8c:	4b17      	ldr	r3, [pc, #92]	@ (8003eec <HAL_UART_MspInit+0xac>)
 8003e8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e90:	4a16      	ldr	r2, [pc, #88]	@ (8003eec <HAL_UART_MspInit+0xac>)
 8003e92:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003e96:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e98:	4b14      	ldr	r3, [pc, #80]	@ (8003eec <HAL_UART_MspInit+0xac>)
 8003e9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e9c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ea0:	60fb      	str	r3, [r7, #12]
 8003ea2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ea4:	4b11      	ldr	r3, [pc, #68]	@ (8003eec <HAL_UART_MspInit+0xac>)
 8003ea6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ea8:	4a10      	ldr	r2, [pc, #64]	@ (8003eec <HAL_UART_MspInit+0xac>)
 8003eaa:	f043 0304 	orr.w	r3, r3, #4
 8003eae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003eb0:	4b0e      	ldr	r3, [pc, #56]	@ (8003eec <HAL_UART_MspInit+0xac>)
 8003eb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003eb4:	f003 0304 	and.w	r3, r3, #4
 8003eb8:	60bb      	str	r3, [r7, #8]
 8003eba:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003ebc:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003ec0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ec2:	2302      	movs	r3, #2
 8003ec4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8003ece:	2305      	movs	r3, #5
 8003ed0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ed2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003ed6:	4619      	mov	r1, r3
 8003ed8:	4805      	ldr	r0, [pc, #20]	@ (8003ef0 <HAL_UART_MspInit+0xb0>)
 8003eda:	f002 fd27 	bl	800692c <HAL_GPIO_Init>

  /* USER CODE END UART4_MspInit 1 */

  }

}
 8003ede:	bf00      	nop
 8003ee0:	3778      	adds	r7, #120	@ 0x78
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}
 8003ee6:	bf00      	nop
 8003ee8:	40004c00 	.word	0x40004c00
 8003eec:	40021000 	.word	0x40021000
 8003ef0:	48000800 	.word	0x48000800

08003ef4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003ef8:	bf00      	nop
 8003efa:	e7fd      	b.n	8003ef8 <NMI_Handler+0x4>

08003efc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003efc:	b480      	push	{r7}
 8003efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f00:	bf00      	nop
 8003f02:	e7fd      	b.n	8003f00 <HardFault_Handler+0x4>

08003f04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003f04:	b480      	push	{r7}
 8003f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003f08:	bf00      	nop
 8003f0a:	e7fd      	b.n	8003f08 <MemManage_Handler+0x4>

08003f0c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003f10:	bf00      	nop
 8003f12:	e7fd      	b.n	8003f10 <BusFault_Handler+0x4>

08003f14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003f14:	b480      	push	{r7}
 8003f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003f18:	bf00      	nop
 8003f1a:	e7fd      	b.n	8003f18 <UsageFault_Handler+0x4>

08003f1c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003f20:	bf00      	nop
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr

08003f2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003f2a:	b480      	push	{r7}
 8003f2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f2e:	bf00      	nop
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr

08003f38 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f3c:	bf00      	nop
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f44:	4770      	bx	lr

08003f46 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f46:	b580      	push	{r7, lr}
 8003f48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f4a:	f000 f9af 	bl	80042ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f4e:	bf00      	nop
 8003f50:	bd80      	pop	{r7, pc}
	...

08003f54 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8003f58:	4802      	ldr	r0, [pc, #8]	@ (8003f64 <DMA1_Channel1_IRQHandler+0x10>)
 8003f5a:	f002 fb98 	bl	800668e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003f5e:	bf00      	nop
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	20000554 	.word	0x20000554

08003f68 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 8003f6c:	4802      	ldr	r0, [pc, #8]	@ (8003f78 <DMA1_Channel2_IRQHandler+0x10>)
 8003f6e:	f002 fb8e 	bl	800668e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003f72:	bf00      	nop
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop
 8003f78:	200005b4 	.word	0x200005b4

08003f7c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc5);
 8003f80:	4802      	ldr	r0, [pc, #8]	@ (8003f8c <DMA1_Channel3_IRQHandler+0x10>)
 8003f82:	f002 fb84 	bl	800668e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003f86:	bf00      	nop
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	20000614 	.word	0x20000614

08003f90 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8003f94:	4802      	ldr	r0, [pc, #8]	@ (8003fa0 <DMA1_Channel4_IRQHandler+0x10>)
 8003f96:	f002 fb7a 	bl	800668e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8003f9a:	bf00      	nop
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	200006c4 	.word	0x200006c4

08003fa4 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 8003fa8:	4802      	ldr	r0, [pc, #8]	@ (8003fb4 <DMA1_Channel5_IRQHandler+0x10>)
 8003faa:	f002 fb70 	bl	800668e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8003fae:	bf00      	nop
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	20000724 	.word	0x20000724

08003fb8 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8003fbc:	4802      	ldr	r0, [pc, #8]	@ (8003fc8 <USB_LP_IRQHandler+0x10>)
 8003fbe:	f002 ff71 	bl	8006ea4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8003fc2:	bf00      	nop
 8003fc4:	bd80      	pop	{r7, pc}
 8003fc6:	bf00      	nop
 8003fc8:	20002050 	.word	0x20002050

08003fcc <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003fd0:	4803      	ldr	r0, [pc, #12]	@ (8003fe0 <TIM1_BRK_TIM15_IRQHandler+0x14>)
 8003fd2:	f005 feb5 	bl	8009d40 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 8003fd6:	4803      	ldr	r0, [pc, #12]	@ (8003fe4 <TIM1_BRK_TIM15_IRQHandler+0x18>)
 8003fd8:	f005 feb2 	bl	8009d40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8003fdc:	bf00      	nop
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	20000784 	.word	0x20000784
 8003fe4:	20000900 	.word	0x20000900

08003fe8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	af00      	add	r7, sp, #0
					HEAT_SINK_TEMP = (ADC3_DMA_BUFFER[4]/4096)*3.3;//(Low_pass_filter(ADC3_DMA_BUFFER[4], HEAT_SINK_TEMP)/4096)*3.3;
					FAN_Drive(); // Control Fan speed dpend on two temperatures pcb and radiator
					}*/

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003fec:	4803      	ldr	r0, [pc, #12]	@ (8003ffc <TIM6_DAC_IRQHandler+0x14>)
 8003fee:	f005 fea7 	bl	8009d40 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 8003ff2:	4803      	ldr	r0, [pc, #12]	@ (8004000 <TIM6_DAC_IRQHandler+0x18>)
 8003ff4:	f001 ffd8 	bl	8005fa8 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003ff8:	bf00      	nop
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	2000081c 	.word	0x2000081c
 8004000:	2000069c 	.word	0x2000069c

08004004 <_getpid>:
 8004004:	b480      	push	{r7}
 8004006:	af00      	add	r7, sp, #0
 8004008:	2301      	movs	r3, #1
 800400a:	4618      	mov	r0, r3
 800400c:	46bd      	mov	sp, r7
 800400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004012:	4770      	bx	lr

08004014 <_kill>:
 8004014:	b580      	push	{r7, lr}
 8004016:	b082      	sub	sp, #8
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
 800401c:	6039      	str	r1, [r7, #0]
 800401e:	f00d fbaf 	bl	8011780 <__errno>
 8004022:	4603      	mov	r3, r0
 8004024:	2216      	movs	r2, #22
 8004026:	601a      	str	r2, [r3, #0]
 8004028:	f04f 33ff 	mov.w	r3, #4294967295
 800402c:	4618      	mov	r0, r3
 800402e:	3708      	adds	r7, #8
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}

08004034 <_exit>:
 8004034:	b580      	push	{r7, lr}
 8004036:	b082      	sub	sp, #8
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
 800403c:	f04f 31ff 	mov.w	r1, #4294967295
 8004040:	6878      	ldr	r0, [r7, #4]
 8004042:	f7ff ffe7 	bl	8004014 <_kill>
 8004046:	bf00      	nop
 8004048:	e7fd      	b.n	8004046 <_exit+0x12>

0800404a <_read>:
 800404a:	b580      	push	{r7, lr}
 800404c:	b086      	sub	sp, #24
 800404e:	af00      	add	r7, sp, #0
 8004050:	60f8      	str	r0, [r7, #12]
 8004052:	60b9      	str	r1, [r7, #8]
 8004054:	607a      	str	r2, [r7, #4]
 8004056:	2300      	movs	r3, #0
 8004058:	617b      	str	r3, [r7, #20]
 800405a:	e00a      	b.n	8004072 <_read+0x28>
 800405c:	f3af 8000 	nop.w
 8004060:	4601      	mov	r1, r0
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	1c5a      	adds	r2, r3, #1
 8004066:	60ba      	str	r2, [r7, #8]
 8004068:	b2ca      	uxtb	r2, r1
 800406a:	701a      	strb	r2, [r3, #0]
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	3301      	adds	r3, #1
 8004070:	617b      	str	r3, [r7, #20]
 8004072:	697a      	ldr	r2, [r7, #20]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	429a      	cmp	r2, r3
 8004078:	dbf0      	blt.n	800405c <_read+0x12>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	4618      	mov	r0, r3
 800407e:	3718      	adds	r7, #24
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}

08004084 <_write>:
 8004084:	b580      	push	{r7, lr}
 8004086:	b086      	sub	sp, #24
 8004088:	af00      	add	r7, sp, #0
 800408a:	60f8      	str	r0, [r7, #12]
 800408c:	60b9      	str	r1, [r7, #8]
 800408e:	607a      	str	r2, [r7, #4]
 8004090:	2300      	movs	r3, #0
 8004092:	617b      	str	r3, [r7, #20]
 8004094:	e009      	b.n	80040aa <_write+0x26>
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	1c5a      	adds	r2, r3, #1
 800409a:	60ba      	str	r2, [r7, #8]
 800409c:	781b      	ldrb	r3, [r3, #0]
 800409e:	4618      	mov	r0, r3
 80040a0:	f3af 8000 	nop.w
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	3301      	adds	r3, #1
 80040a8:	617b      	str	r3, [r7, #20]
 80040aa:	697a      	ldr	r2, [r7, #20]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	429a      	cmp	r2, r3
 80040b0:	dbf1      	blt.n	8004096 <_write+0x12>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	4618      	mov	r0, r3
 80040b6:	3718      	adds	r7, #24
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}

080040bc <_close>:
 80040bc:	b480      	push	{r7}
 80040be:	b083      	sub	sp, #12
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
 80040c4:	f04f 33ff 	mov.w	r3, #4294967295
 80040c8:	4618      	mov	r0, r3
 80040ca:	370c      	adds	r7, #12
 80040cc:	46bd      	mov	sp, r7
 80040ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d2:	4770      	bx	lr

080040d4 <_fstat>:
 80040d4:	b480      	push	{r7}
 80040d6:	b083      	sub	sp, #12
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	6039      	str	r1, [r7, #0]
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80040e4:	605a      	str	r2, [r3, #4]
 80040e6:	2300      	movs	r3, #0
 80040e8:	4618      	mov	r0, r3
 80040ea:	370c      	adds	r7, #12
 80040ec:	46bd      	mov	sp, r7
 80040ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f2:	4770      	bx	lr

080040f4 <_isatty>:
 80040f4:	b480      	push	{r7}
 80040f6:	b083      	sub	sp, #12
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	2301      	movs	r3, #1
 80040fe:	4618      	mov	r0, r3
 8004100:	370c      	adds	r7, #12
 8004102:	46bd      	mov	sp, r7
 8004104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004108:	4770      	bx	lr

0800410a <_lseek>:
 800410a:	b480      	push	{r7}
 800410c:	b085      	sub	sp, #20
 800410e:	af00      	add	r7, sp, #0
 8004110:	60f8      	str	r0, [r7, #12]
 8004112:	60b9      	str	r1, [r7, #8]
 8004114:	607a      	str	r2, [r7, #4]
 8004116:	2300      	movs	r3, #0
 8004118:	4618      	mov	r0, r3
 800411a:	3714      	adds	r7, #20
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr

08004124 <_sbrk>:
 8004124:	b580      	push	{r7, lr}
 8004126:	b086      	sub	sp, #24
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	4a14      	ldr	r2, [pc, #80]	@ (8004180 <_sbrk+0x5c>)
 800412e:	4b15      	ldr	r3, [pc, #84]	@ (8004184 <_sbrk+0x60>)
 8004130:	1ad3      	subs	r3, r2, r3
 8004132:	617b      	str	r3, [r7, #20]
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	613b      	str	r3, [r7, #16]
 8004138:	4b13      	ldr	r3, [pc, #76]	@ (8004188 <_sbrk+0x64>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d102      	bne.n	8004146 <_sbrk+0x22>
 8004140:	4b11      	ldr	r3, [pc, #68]	@ (8004188 <_sbrk+0x64>)
 8004142:	4a12      	ldr	r2, [pc, #72]	@ (800418c <_sbrk+0x68>)
 8004144:	601a      	str	r2, [r3, #0]
 8004146:	4b10      	ldr	r3, [pc, #64]	@ (8004188 <_sbrk+0x64>)
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	4413      	add	r3, r2
 800414e:	693a      	ldr	r2, [r7, #16]
 8004150:	429a      	cmp	r2, r3
 8004152:	d207      	bcs.n	8004164 <_sbrk+0x40>
 8004154:	f00d fb14 	bl	8011780 <__errno>
 8004158:	4603      	mov	r3, r0
 800415a:	220c      	movs	r2, #12
 800415c:	601a      	str	r2, [r3, #0]
 800415e:	f04f 33ff 	mov.w	r3, #4294967295
 8004162:	e009      	b.n	8004178 <_sbrk+0x54>
 8004164:	4b08      	ldr	r3, [pc, #32]	@ (8004188 <_sbrk+0x64>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	60fb      	str	r3, [r7, #12]
 800416a:	4b07      	ldr	r3, [pc, #28]	@ (8004188 <_sbrk+0x64>)
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	4413      	add	r3, r2
 8004172:	4a05      	ldr	r2, [pc, #20]	@ (8004188 <_sbrk+0x64>)
 8004174:	6013      	str	r3, [r2, #0]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	4618      	mov	r0, r3
 800417a:	3718      	adds	r7, #24
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}
 8004180:	20020000 	.word	0x20020000
 8004184:	00000400 	.word	0x00000400
 8004188:	20000b74 	.word	0x20000b74
 800418c:	20002698 	.word	0x20002698

08004190 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004190:	b480      	push	{r7}
 8004192:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004194:	4b06      	ldr	r3, [pc, #24]	@ (80041b0 <SystemInit+0x20>)
 8004196:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800419a:	4a05      	ldr	r2, [pc, #20]	@ (80041b0 <SystemInit+0x20>)
 800419c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80041a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80041a4:	bf00      	nop
 80041a6:	46bd      	mov	sp, r7
 80041a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ac:	4770      	bx	lr
 80041ae:	bf00      	nop
 80041b0:	e000ed00 	.word	0xe000ed00

080041b4 <Reset_Handler>:
 80041b4:	480d      	ldr	r0, [pc, #52]	@ (80041ec <LoopForever+0x2>)
 80041b6:	4685      	mov	sp, r0
 80041b8:	f7ff ffea 	bl	8004190 <SystemInit>
 80041bc:	480c      	ldr	r0, [pc, #48]	@ (80041f0 <LoopForever+0x6>)
 80041be:	490d      	ldr	r1, [pc, #52]	@ (80041f4 <LoopForever+0xa>)
 80041c0:	4a0d      	ldr	r2, [pc, #52]	@ (80041f8 <LoopForever+0xe>)
 80041c2:	2300      	movs	r3, #0
 80041c4:	e002      	b.n	80041cc <LoopCopyDataInit>

080041c6 <CopyDataInit>:
 80041c6:	58d4      	ldr	r4, [r2, r3]
 80041c8:	50c4      	str	r4, [r0, r3]
 80041ca:	3304      	adds	r3, #4

080041cc <LoopCopyDataInit>:
 80041cc:	18c4      	adds	r4, r0, r3
 80041ce:	428c      	cmp	r4, r1
 80041d0:	d3f9      	bcc.n	80041c6 <CopyDataInit>
 80041d2:	4a0a      	ldr	r2, [pc, #40]	@ (80041fc <LoopForever+0x12>)
 80041d4:	4c0a      	ldr	r4, [pc, #40]	@ (8004200 <LoopForever+0x16>)
 80041d6:	2300      	movs	r3, #0
 80041d8:	e001      	b.n	80041de <LoopFillZerobss>

080041da <FillZerobss>:
 80041da:	6013      	str	r3, [r2, #0]
 80041dc:	3204      	adds	r2, #4

080041de <LoopFillZerobss>:
 80041de:	42a2      	cmp	r2, r4
 80041e0:	d3fb      	bcc.n	80041da <FillZerobss>
 80041e2:	f00d fad3 	bl	801178c <__libc_init_array>
 80041e6:	f7fc ff27 	bl	8001038 <main>

080041ea <LoopForever>:
 80041ea:	e7fe      	b.n	80041ea <LoopForever>
 80041ec:	20020000 	.word	0x20020000
 80041f0:	20000000 	.word	0x20000000
 80041f4:	20000388 	.word	0x20000388
 80041f8:	080172f8 	.word	0x080172f8
 80041fc:	20000388 	.word	0x20000388
 8004200:	20002698 	.word	0x20002698

08004204 <ADC1_2_IRQHandler>:
 8004204:	e7fe      	b.n	8004204 <ADC1_2_IRQHandler>

08004206 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004206:	b580      	push	{r7, lr}
 8004208:	b082      	sub	sp, #8
 800420a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800420c:	2300      	movs	r3, #0
 800420e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004210:	2003      	movs	r0, #3
 8004212:	f001 fdfb 	bl	8005e0c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004216:	2000      	movs	r0, #0
 8004218:	f000 f80e 	bl	8004238 <HAL_InitTick>
 800421c:	4603      	mov	r3, r0
 800421e:	2b00      	cmp	r3, #0
 8004220:	d002      	beq.n	8004228 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	71fb      	strb	r3, [r7, #7]
 8004226:	e001      	b.n	800422c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004228:	f7ff f9f0 	bl	800360c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800422c:	79fb      	ldrb	r3, [r7, #7]

}
 800422e:	4618      	mov	r0, r3
 8004230:	3708      	adds	r7, #8
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
	...

08004238 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b084      	sub	sp, #16
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004240:	2300      	movs	r3, #0
 8004242:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004244:	4b16      	ldr	r3, [pc, #88]	@ (80042a0 <HAL_InitTick+0x68>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d022      	beq.n	8004292 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800424c:	4b15      	ldr	r3, [pc, #84]	@ (80042a4 <HAL_InitTick+0x6c>)
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	4b13      	ldr	r3, [pc, #76]	@ (80042a0 <HAL_InitTick+0x68>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004258:	fbb1 f3f3 	udiv	r3, r1, r3
 800425c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004260:	4618      	mov	r0, r3
 8004262:	f001 fe06 	bl	8005e72 <HAL_SYSTICK_Config>
 8004266:	4603      	mov	r3, r0
 8004268:	2b00      	cmp	r3, #0
 800426a:	d10f      	bne.n	800428c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2b0f      	cmp	r3, #15
 8004270:	d809      	bhi.n	8004286 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004272:	2200      	movs	r2, #0
 8004274:	6879      	ldr	r1, [r7, #4]
 8004276:	f04f 30ff 	mov.w	r0, #4294967295
 800427a:	f001 fdd2 	bl	8005e22 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800427e:	4a0a      	ldr	r2, [pc, #40]	@ (80042a8 <HAL_InitTick+0x70>)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6013      	str	r3, [r2, #0]
 8004284:	e007      	b.n	8004296 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	73fb      	strb	r3, [r7, #15]
 800428a:	e004      	b.n	8004296 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	73fb      	strb	r3, [r7, #15]
 8004290:	e001      	b.n	8004296 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004296:	7bfb      	ldrb	r3, [r7, #15]
}
 8004298:	4618      	mov	r0, r3
 800429a:	3710      	adds	r7, #16
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}
 80042a0:	20000034 	.word	0x20000034
 80042a4:	2000002c 	.word	0x2000002c
 80042a8:	20000030 	.word	0x20000030

080042ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80042ac:	b480      	push	{r7}
 80042ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80042b0:	4b05      	ldr	r3, [pc, #20]	@ (80042c8 <HAL_IncTick+0x1c>)
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	4b05      	ldr	r3, [pc, #20]	@ (80042cc <HAL_IncTick+0x20>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4413      	add	r3, r2
 80042ba:	4a03      	ldr	r2, [pc, #12]	@ (80042c8 <HAL_IncTick+0x1c>)
 80042bc:	6013      	str	r3, [r2, #0]
}
 80042be:	bf00      	nop
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr
 80042c8:	20000b78 	.word	0x20000b78
 80042cc:	20000034 	.word	0x20000034

080042d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80042d0:	b480      	push	{r7}
 80042d2:	af00      	add	r7, sp, #0
  return uwTick;
 80042d4:	4b03      	ldr	r3, [pc, #12]	@ (80042e4 <HAL_GetTick+0x14>)
 80042d6:	681b      	ldr	r3, [r3, #0]
}
 80042d8:	4618      	mov	r0, r3
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr
 80042e2:	bf00      	nop
 80042e4:	20000b78 	.word	0x20000b78

080042e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b084      	sub	sp, #16
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80042f0:	f7ff ffee 	bl	80042d0 <HAL_GetTick>
 80042f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004300:	d004      	beq.n	800430c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8004302:	4b09      	ldr	r3, [pc, #36]	@ (8004328 <HAL_Delay+0x40>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	68fa      	ldr	r2, [r7, #12]
 8004308:	4413      	add	r3, r2
 800430a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800430c:	bf00      	nop
 800430e:	f7ff ffdf 	bl	80042d0 <HAL_GetTick>
 8004312:	4602      	mov	r2, r0
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	1ad3      	subs	r3, r2, r3
 8004318:	68fa      	ldr	r2, [r7, #12]
 800431a:	429a      	cmp	r2, r3
 800431c:	d8f7      	bhi.n	800430e <HAL_Delay+0x26>
  {
  }
}
 800431e:	bf00      	nop
 8004320:	bf00      	nop
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}
 8004328:	20000034 	.word	0x20000034

0800432c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800432c:	b480      	push	{r7}
 800432e:	b083      	sub	sp, #12
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	431a      	orrs	r2, r3
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	609a      	str	r2, [r3, #8]
}
 8004346:	bf00      	nop
 8004348:	370c      	adds	r7, #12
 800434a:	46bd      	mov	sp, r7
 800434c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004350:	4770      	bx	lr

08004352 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004352:	b480      	push	{r7}
 8004354:	b083      	sub	sp, #12
 8004356:	af00      	add	r7, sp, #0
 8004358:	6078      	str	r0, [r7, #4]
 800435a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	431a      	orrs	r2, r3
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	609a      	str	r2, [r3, #8]
}
 800436c:	bf00      	nop
 800436e:	370c      	adds	r7, #12
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr

08004378 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004378:	b480      	push	{r7}
 800437a:	b083      	sub	sp, #12
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004388:	4618      	mov	r0, r3
 800438a:	370c      	adds	r7, #12
 800438c:	46bd      	mov	sp, r7
 800438e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004392:	4770      	bx	lr

08004394 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004394:	b480      	push	{r7}
 8004396:	b087      	sub	sp, #28
 8004398:	af00      	add	r7, sp, #0
 800439a:	60f8      	str	r0, [r7, #12]
 800439c:	60b9      	str	r1, [r7, #8]
 800439e:	607a      	str	r2, [r7, #4]
 80043a0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	3360      	adds	r3, #96	@ 0x60
 80043a6:	461a      	mov	r2, r3
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	4413      	add	r3, r2
 80043ae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	681a      	ldr	r2, [r3, #0]
 80043b4:	4b08      	ldr	r3, [pc, #32]	@ (80043d8 <LL_ADC_SetOffset+0x44>)
 80043b6:	4013      	ands	r3, r2
 80043b8:	687a      	ldr	r2, [r7, #4]
 80043ba:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80043be:	683a      	ldr	r2, [r7, #0]
 80043c0:	430a      	orrs	r2, r1
 80043c2:	4313      	orrs	r3, r2
 80043c4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80043cc:	bf00      	nop
 80043ce:	371c      	adds	r7, #28
 80043d0:	46bd      	mov	sp, r7
 80043d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d6:	4770      	bx	lr
 80043d8:	03fff000 	.word	0x03fff000

080043dc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80043dc:	b480      	push	{r7}
 80043de:	b085      	sub	sp, #20
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
 80043e4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	3360      	adds	r3, #96	@ 0x60
 80043ea:	461a      	mov	r2, r3
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	009b      	lsls	r3, r3, #2
 80043f0:	4413      	add	r3, r2
 80043f2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	3714      	adds	r7, #20
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr

08004408 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004408:	b480      	push	{r7}
 800440a:	b087      	sub	sp, #28
 800440c:	af00      	add	r7, sp, #0
 800440e:	60f8      	str	r0, [r7, #12]
 8004410:	60b9      	str	r1, [r7, #8]
 8004412:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	3360      	adds	r3, #96	@ 0x60
 8004418:	461a      	mov	r2, r3
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	009b      	lsls	r3, r3, #2
 800441e:	4413      	add	r3, r2
 8004420:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	431a      	orrs	r2, r3
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004432:	bf00      	nop
 8004434:	371c      	adds	r7, #28
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr

0800443e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800443e:	b480      	push	{r7}
 8004440:	b087      	sub	sp, #28
 8004442:	af00      	add	r7, sp, #0
 8004444:	60f8      	str	r0, [r7, #12]
 8004446:	60b9      	str	r1, [r7, #8]
 8004448:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	3360      	adds	r3, #96	@ 0x60
 800444e:	461a      	mov	r2, r3
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	4413      	add	r3, r2
 8004456:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	431a      	orrs	r2, r3
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8004468:	bf00      	nop
 800446a:	371c      	adds	r7, #28
 800446c:	46bd      	mov	sp, r7
 800446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004472:	4770      	bx	lr

08004474 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8004474:	b480      	push	{r7}
 8004476:	b087      	sub	sp, #28
 8004478:	af00      	add	r7, sp, #0
 800447a:	60f8      	str	r0, [r7, #12]
 800447c:	60b9      	str	r1, [r7, #8]
 800447e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	3360      	adds	r3, #96	@ 0x60
 8004484:	461a      	mov	r2, r3
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	009b      	lsls	r3, r3, #2
 800448a:	4413      	add	r3, r2
 800448c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	431a      	orrs	r2, r3
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800449e:	bf00      	nop
 80044a0:	371c      	adds	r7, #28
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr

080044aa <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80044aa:	b480      	push	{r7}
 80044ac:	b083      	sub	sp, #12
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	6078      	str	r0, [r7, #4]
 80044b2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	695b      	ldr	r3, [r3, #20]
 80044b8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	431a      	orrs	r2, r3
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	615a      	str	r2, [r3, #20]
}
 80044c4:	bf00      	nop
 80044c6:	370c      	adds	r7, #12
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr

080044d0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b083      	sub	sp, #12
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	68db      	ldr	r3, [r3, #12]
 80044dc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d101      	bne.n	80044e8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80044e4:	2301      	movs	r3, #1
 80044e6:	e000      	b.n	80044ea <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80044e8:	2300      	movs	r3, #0
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	370c      	adds	r7, #12
 80044ee:	46bd      	mov	sp, r7
 80044f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f4:	4770      	bx	lr

080044f6 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80044f6:	b480      	push	{r7}
 80044f8:	b087      	sub	sp, #28
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	60f8      	str	r0, [r7, #12]
 80044fe:	60b9      	str	r1, [r7, #8]
 8004500:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	3330      	adds	r3, #48	@ 0x30
 8004506:	461a      	mov	r2, r3
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	0a1b      	lsrs	r3, r3, #8
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	f003 030c 	and.w	r3, r3, #12
 8004512:	4413      	add	r3, r2
 8004514:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	f003 031f 	and.w	r3, r3, #31
 8004520:	211f      	movs	r1, #31
 8004522:	fa01 f303 	lsl.w	r3, r1, r3
 8004526:	43db      	mvns	r3, r3
 8004528:	401a      	ands	r2, r3
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	0e9b      	lsrs	r3, r3, #26
 800452e:	f003 011f 	and.w	r1, r3, #31
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	f003 031f 	and.w	r3, r3, #31
 8004538:	fa01 f303 	lsl.w	r3, r1, r3
 800453c:	431a      	orrs	r2, r3
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004542:	bf00      	nop
 8004544:	371c      	adds	r7, #28
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr

0800454e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800454e:	b480      	push	{r7}
 8004550:	b087      	sub	sp, #28
 8004552:	af00      	add	r7, sp, #0
 8004554:	60f8      	str	r0, [r7, #12]
 8004556:	60b9      	str	r1, [r7, #8]
 8004558:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	3314      	adds	r3, #20
 800455e:	461a      	mov	r2, r3
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	0e5b      	lsrs	r3, r3, #25
 8004564:	009b      	lsls	r3, r3, #2
 8004566:	f003 0304 	and.w	r3, r3, #4
 800456a:	4413      	add	r3, r2
 800456c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	0d1b      	lsrs	r3, r3, #20
 8004576:	f003 031f 	and.w	r3, r3, #31
 800457a:	2107      	movs	r1, #7
 800457c:	fa01 f303 	lsl.w	r3, r1, r3
 8004580:	43db      	mvns	r3, r3
 8004582:	401a      	ands	r2, r3
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	0d1b      	lsrs	r3, r3, #20
 8004588:	f003 031f 	and.w	r3, r3, #31
 800458c:	6879      	ldr	r1, [r7, #4]
 800458e:	fa01 f303 	lsl.w	r3, r1, r3
 8004592:	431a      	orrs	r2, r3
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004598:	bf00      	nop
 800459a:	371c      	adds	r7, #28
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr

080045a4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b085      	sub	sp, #20
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	60f8      	str	r0, [r7, #12]
 80045ac:	60b9      	str	r1, [r7, #8]
 80045ae:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045bc:	43db      	mvns	r3, r3
 80045be:	401a      	ands	r2, r3
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	f003 0318 	and.w	r3, r3, #24
 80045c6:	4908      	ldr	r1, [pc, #32]	@ (80045e8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80045c8:	40d9      	lsrs	r1, r3
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	400b      	ands	r3, r1
 80045ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045d2:	431a      	orrs	r2, r3
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80045da:	bf00      	nop
 80045dc:	3714      	adds	r7, #20
 80045de:	46bd      	mov	sp, r7
 80045e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e4:	4770      	bx	lr
 80045e6:	bf00      	nop
 80045e8:	0007ffff 	.word	0x0007ffff

080045ec <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b083      	sub	sp, #12
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	f003 031f 	and.w	r3, r3, #31
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	370c      	adds	r7, #12
 8004600:	46bd      	mov	sp, r7
 8004602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004606:	4770      	bx	lr

08004608 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004608:	b480      	push	{r7}
 800460a:	b083      	sub	sp, #12
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004618:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800461c:	687a      	ldr	r2, [r7, #4]
 800461e:	6093      	str	r3, [r2, #8]
}
 8004620:	bf00      	nop
 8004622:	370c      	adds	r7, #12
 8004624:	46bd      	mov	sp, r7
 8004626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462a:	4770      	bx	lr

0800462c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800462c:	b480      	push	{r7}
 800462e:	b083      	sub	sp, #12
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800463c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004640:	d101      	bne.n	8004646 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004642:	2301      	movs	r3, #1
 8004644:	e000      	b.n	8004648 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004646:	2300      	movs	r3, #0
}
 8004648:	4618      	mov	r0, r3
 800464a:	370c      	adds	r7, #12
 800464c:	46bd      	mov	sp, r7
 800464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004652:	4770      	bx	lr

08004654 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004654:	b480      	push	{r7}
 8004656:	b083      	sub	sp, #12
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004664:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004668:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004670:	bf00      	nop
 8004672:	370c      	adds	r7, #12
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr

0800467c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800467c:	b480      	push	{r7}
 800467e:	b083      	sub	sp, #12
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800468c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004690:	d101      	bne.n	8004696 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004692:	2301      	movs	r3, #1
 8004694:	e000      	b.n	8004698 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004696:	2300      	movs	r3, #0
}
 8004698:	4618      	mov	r0, r3
 800469a:	370c      	adds	r7, #12
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr

080046a4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b083      	sub	sp, #12
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	689b      	ldr	r3, [r3, #8]
 80046b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80046b4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80046b8:	f043 0201 	orr.w	r2, r3, #1
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80046c0:	bf00      	nop
 80046c2:	370c      	adds	r7, #12
 80046c4:	46bd      	mov	sp, r7
 80046c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ca:	4770      	bx	lr

080046cc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b083      	sub	sp, #12
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80046dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80046e0:	f043 0202 	orr.w	r2, r3, #2
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80046e8:	bf00      	nop
 80046ea:	370c      	adds	r7, #12
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr

080046f4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b083      	sub	sp, #12
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	f003 0301 	and.w	r3, r3, #1
 8004704:	2b01      	cmp	r3, #1
 8004706:	d101      	bne.n	800470c <LL_ADC_IsEnabled+0x18>
 8004708:	2301      	movs	r3, #1
 800470a:	e000      	b.n	800470e <LL_ADC_IsEnabled+0x1a>
 800470c:	2300      	movs	r3, #0
}
 800470e:	4618      	mov	r0, r3
 8004710:	370c      	adds	r7, #12
 8004712:	46bd      	mov	sp, r7
 8004714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004718:	4770      	bx	lr

0800471a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800471a:	b480      	push	{r7}
 800471c:	b083      	sub	sp, #12
 800471e:	af00      	add	r7, sp, #0
 8004720:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	f003 0302 	and.w	r3, r3, #2
 800472a:	2b02      	cmp	r3, #2
 800472c:	d101      	bne.n	8004732 <LL_ADC_IsDisableOngoing+0x18>
 800472e:	2301      	movs	r3, #1
 8004730:	e000      	b.n	8004734 <LL_ADC_IsDisableOngoing+0x1a>
 8004732:	2300      	movs	r3, #0
}
 8004734:	4618      	mov	r0, r3
 8004736:	370c      	adds	r7, #12
 8004738:	46bd      	mov	sp, r7
 800473a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473e:	4770      	bx	lr

08004740 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004740:	b480      	push	{r7}
 8004742:	b083      	sub	sp, #12
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004750:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004754:	f043 0204 	orr.w	r2, r3, #4
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800475c:	bf00      	nop
 800475e:	370c      	adds	r7, #12
 8004760:	46bd      	mov	sp, r7
 8004762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004766:	4770      	bx	lr

08004768 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004768:	b480      	push	{r7}
 800476a:	b083      	sub	sp, #12
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	689b      	ldr	r3, [r3, #8]
 8004774:	f003 0304 	and.w	r3, r3, #4
 8004778:	2b04      	cmp	r3, #4
 800477a:	d101      	bne.n	8004780 <LL_ADC_REG_IsConversionOngoing+0x18>
 800477c:	2301      	movs	r3, #1
 800477e:	e000      	b.n	8004782 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004780:	2300      	movs	r3, #0
}
 8004782:	4618      	mov	r0, r3
 8004784:	370c      	adds	r7, #12
 8004786:	46bd      	mov	sp, r7
 8004788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478c:	4770      	bx	lr

0800478e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800478e:	b480      	push	{r7}
 8004790:	b083      	sub	sp, #12
 8004792:	af00      	add	r7, sp, #0
 8004794:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	f003 0308 	and.w	r3, r3, #8
 800479e:	2b08      	cmp	r3, #8
 80047a0:	d101      	bne.n	80047a6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80047a2:	2301      	movs	r3, #1
 80047a4:	e000      	b.n	80047a8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80047a6:	2300      	movs	r3, #0
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	370c      	adds	r7, #12
 80047ac:	46bd      	mov	sp, r7
 80047ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b2:	4770      	bx	lr

080047b4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80047b4:	b590      	push	{r4, r7, lr}
 80047b6:	b089      	sub	sp, #36	@ 0x24
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80047bc:	2300      	movs	r3, #0
 80047be:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80047c0:	2300      	movs	r3, #0
 80047c2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d101      	bne.n	80047ce <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	e1a9      	b.n	8004b22 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	695b      	ldr	r3, [r3, #20]
 80047d2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d109      	bne.n	80047f0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80047dc:	6878      	ldr	r0, [r7, #4]
 80047de:	f7fe ff39 	bl	8003654 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4618      	mov	r0, r3
 80047f6:	f7ff ff19 	bl	800462c <LL_ADC_IsDeepPowerDownEnabled>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d004      	beq.n	800480a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4618      	mov	r0, r3
 8004806:	f7ff feff 	bl	8004608 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4618      	mov	r0, r3
 8004810:	f7ff ff34 	bl	800467c <LL_ADC_IsInternalRegulatorEnabled>
 8004814:	4603      	mov	r3, r0
 8004816:	2b00      	cmp	r3, #0
 8004818:	d115      	bne.n	8004846 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4618      	mov	r0, r3
 8004820:	f7ff ff18 	bl	8004654 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004824:	4b9c      	ldr	r3, [pc, #624]	@ (8004a98 <HAL_ADC_Init+0x2e4>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	099b      	lsrs	r3, r3, #6
 800482a:	4a9c      	ldr	r2, [pc, #624]	@ (8004a9c <HAL_ADC_Init+0x2e8>)
 800482c:	fba2 2303 	umull	r2, r3, r2, r3
 8004830:	099b      	lsrs	r3, r3, #6
 8004832:	3301      	adds	r3, #1
 8004834:	005b      	lsls	r3, r3, #1
 8004836:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004838:	e002      	b.n	8004840 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	3b01      	subs	r3, #1
 800483e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d1f9      	bne.n	800483a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4618      	mov	r0, r3
 800484c:	f7ff ff16 	bl	800467c <LL_ADC_IsInternalRegulatorEnabled>
 8004850:	4603      	mov	r3, r0
 8004852:	2b00      	cmp	r3, #0
 8004854:	d10d      	bne.n	8004872 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800485a:	f043 0210 	orr.w	r2, r3, #16
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004866:	f043 0201 	orr.w	r2, r3, #1
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4618      	mov	r0, r3
 8004878:	f7ff ff76 	bl	8004768 <LL_ADC_REG_IsConversionOngoing>
 800487c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004882:	f003 0310 	and.w	r3, r3, #16
 8004886:	2b00      	cmp	r3, #0
 8004888:	f040 8142 	bne.w	8004b10 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	2b00      	cmp	r3, #0
 8004890:	f040 813e 	bne.w	8004b10 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004898:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800489c:	f043 0202 	orr.w	r2, r3, #2
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4618      	mov	r0, r3
 80048aa:	f7ff ff23 	bl	80046f4 <LL_ADC_IsEnabled>
 80048ae:	4603      	mov	r3, r0
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d141      	bne.n	8004938 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80048bc:	d004      	beq.n	80048c8 <HAL_ADC_Init+0x114>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a77      	ldr	r2, [pc, #476]	@ (8004aa0 <HAL_ADC_Init+0x2ec>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d10f      	bne.n	80048e8 <HAL_ADC_Init+0x134>
 80048c8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80048cc:	f7ff ff12 	bl	80046f4 <LL_ADC_IsEnabled>
 80048d0:	4604      	mov	r4, r0
 80048d2:	4873      	ldr	r0, [pc, #460]	@ (8004aa0 <HAL_ADC_Init+0x2ec>)
 80048d4:	f7ff ff0e 	bl	80046f4 <LL_ADC_IsEnabled>
 80048d8:	4603      	mov	r3, r0
 80048da:	4323      	orrs	r3, r4
 80048dc:	2b00      	cmp	r3, #0
 80048de:	bf0c      	ite	eq
 80048e0:	2301      	moveq	r3, #1
 80048e2:	2300      	movne	r3, #0
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	e012      	b.n	800490e <HAL_ADC_Init+0x15a>
 80048e8:	486e      	ldr	r0, [pc, #440]	@ (8004aa4 <HAL_ADC_Init+0x2f0>)
 80048ea:	f7ff ff03 	bl	80046f4 <LL_ADC_IsEnabled>
 80048ee:	4604      	mov	r4, r0
 80048f0:	486d      	ldr	r0, [pc, #436]	@ (8004aa8 <HAL_ADC_Init+0x2f4>)
 80048f2:	f7ff feff 	bl	80046f4 <LL_ADC_IsEnabled>
 80048f6:	4603      	mov	r3, r0
 80048f8:	431c      	orrs	r4, r3
 80048fa:	486c      	ldr	r0, [pc, #432]	@ (8004aac <HAL_ADC_Init+0x2f8>)
 80048fc:	f7ff fefa 	bl	80046f4 <LL_ADC_IsEnabled>
 8004900:	4603      	mov	r3, r0
 8004902:	4323      	orrs	r3, r4
 8004904:	2b00      	cmp	r3, #0
 8004906:	bf0c      	ite	eq
 8004908:	2301      	moveq	r3, #1
 800490a:	2300      	movne	r3, #0
 800490c:	b2db      	uxtb	r3, r3
 800490e:	2b00      	cmp	r3, #0
 8004910:	d012      	beq.n	8004938 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800491a:	d004      	beq.n	8004926 <HAL_ADC_Init+0x172>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a5f      	ldr	r2, [pc, #380]	@ (8004aa0 <HAL_ADC_Init+0x2ec>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d101      	bne.n	800492a <HAL_ADC_Init+0x176>
 8004926:	4a62      	ldr	r2, [pc, #392]	@ (8004ab0 <HAL_ADC_Init+0x2fc>)
 8004928:	e000      	b.n	800492c <HAL_ADC_Init+0x178>
 800492a:	4a62      	ldr	r2, [pc, #392]	@ (8004ab4 <HAL_ADC_Init+0x300>)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	4619      	mov	r1, r3
 8004932:	4610      	mov	r0, r2
 8004934:	f7ff fcfa 	bl	800432c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	7f5b      	ldrb	r3, [r3, #29]
 800493c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004942:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004948:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800494e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004956:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004958:	4313      	orrs	r3, r2
 800495a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004962:	2b01      	cmp	r3, #1
 8004964:	d106      	bne.n	8004974 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800496a:	3b01      	subs	r3, #1
 800496c:	045b      	lsls	r3, r3, #17
 800496e:	69ba      	ldr	r2, [r7, #24]
 8004970:	4313      	orrs	r3, r2
 8004972:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004978:	2b00      	cmp	r3, #0
 800497a:	d009      	beq.n	8004990 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004980:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004988:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800498a:	69ba      	ldr	r2, [r7, #24]
 800498c:	4313      	orrs	r3, r2
 800498e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	68da      	ldr	r2, [r3, #12]
 8004996:	4b48      	ldr	r3, [pc, #288]	@ (8004ab8 <HAL_ADC_Init+0x304>)
 8004998:	4013      	ands	r3, r2
 800499a:	687a      	ldr	r2, [r7, #4]
 800499c:	6812      	ldr	r2, [r2, #0]
 800499e:	69b9      	ldr	r1, [r7, #24]
 80049a0:	430b      	orrs	r3, r1
 80049a2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	691b      	ldr	r3, [r3, #16]
 80049aa:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	430a      	orrs	r2, r1
 80049b8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4618      	mov	r0, r3
 80049c0:	f7ff fee5 	bl	800478e <LL_ADC_INJ_IsConversionOngoing>
 80049c4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d17f      	bne.n	8004acc <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d17c      	bne.n	8004acc <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80049d6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80049de:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80049e0:	4313      	orrs	r3, r2
 80049e2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80049ee:	f023 0302 	bic.w	r3, r3, #2
 80049f2:	687a      	ldr	r2, [r7, #4]
 80049f4:	6812      	ldr	r2, [r2, #0]
 80049f6:	69b9      	ldr	r1, [r7, #24]
 80049f8:	430b      	orrs	r3, r1
 80049fa:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	691b      	ldr	r3, [r3, #16]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d017      	beq.n	8004a34 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	691a      	ldr	r2, [r3, #16]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004a12:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004a1c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004a20:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004a24:	687a      	ldr	r2, [r7, #4]
 8004a26:	6911      	ldr	r1, [r2, #16]
 8004a28:	687a      	ldr	r2, [r7, #4]
 8004a2a:	6812      	ldr	r2, [r2, #0]
 8004a2c:	430b      	orrs	r3, r1
 8004a2e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8004a32:	e013      	b.n	8004a5c <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	691a      	ldr	r2, [r3, #16]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004a42:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004a4c:	687a      	ldr	r2, [r7, #4]
 8004a4e:	6812      	ldr	r2, [r2, #0]
 8004a50:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004a54:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004a58:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	d12a      	bne.n	8004abc <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	691b      	ldr	r3, [r3, #16]
 8004a6c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004a70:	f023 0304 	bic.w	r3, r3, #4
 8004a74:	687a      	ldr	r2, [r7, #4]
 8004a76:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8004a78:	687a      	ldr	r2, [r7, #4]
 8004a7a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004a7c:	4311      	orrs	r1, r2
 8004a7e:	687a      	ldr	r2, [r7, #4]
 8004a80:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004a82:	4311      	orrs	r1, r2
 8004a84:	687a      	ldr	r2, [r7, #4]
 8004a86:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004a88:	430a      	orrs	r2, r1
 8004a8a:	431a      	orrs	r2, r3
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f042 0201 	orr.w	r2, r2, #1
 8004a94:	611a      	str	r2, [r3, #16]
 8004a96:	e019      	b.n	8004acc <HAL_ADC_Init+0x318>
 8004a98:	2000002c 	.word	0x2000002c
 8004a9c:	053e2d63 	.word	0x053e2d63
 8004aa0:	50000100 	.word	0x50000100
 8004aa4:	50000400 	.word	0x50000400
 8004aa8:	50000500 	.word	0x50000500
 8004aac:	50000600 	.word	0x50000600
 8004ab0:	50000300 	.word	0x50000300
 8004ab4:	50000700 	.word	0x50000700
 8004ab8:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	691a      	ldr	r2, [r3, #16]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f022 0201 	bic.w	r2, r2, #1
 8004aca:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	695b      	ldr	r3, [r3, #20]
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d10c      	bne.n	8004aee <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ada:	f023 010f 	bic.w	r1, r3, #15
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6a1b      	ldr	r3, [r3, #32]
 8004ae2:	1e5a      	subs	r2, r3, #1
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	430a      	orrs	r2, r1
 8004aea:	631a      	str	r2, [r3, #48]	@ 0x30
 8004aec:	e007      	b.n	8004afe <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f022 020f 	bic.w	r2, r2, #15
 8004afc:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b02:	f023 0303 	bic.w	r3, r3, #3
 8004b06:	f043 0201 	orr.w	r2, r3, #1
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004b0e:	e007      	b.n	8004b20 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b14:	f043 0210 	orr.w	r2, r3, #16
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004b20:	7ffb      	ldrb	r3, [r7, #31]
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	3724      	adds	r7, #36	@ 0x24
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd90      	pop	{r4, r7, pc}
 8004b2a:	bf00      	nop

08004b2c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b086      	sub	sp, #24
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	60f8      	str	r0, [r7, #12]
 8004b34:	60b9      	str	r1, [r7, #8]
 8004b36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004b40:	d004      	beq.n	8004b4c <HAL_ADC_Start_DMA+0x20>
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a5a      	ldr	r2, [pc, #360]	@ (8004cb0 <HAL_ADC_Start_DMA+0x184>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d101      	bne.n	8004b50 <HAL_ADC_Start_DMA+0x24>
 8004b4c:	4b59      	ldr	r3, [pc, #356]	@ (8004cb4 <HAL_ADC_Start_DMA+0x188>)
 8004b4e:	e000      	b.n	8004b52 <HAL_ADC_Start_DMA+0x26>
 8004b50:	4b59      	ldr	r3, [pc, #356]	@ (8004cb8 <HAL_ADC_Start_DMA+0x18c>)
 8004b52:	4618      	mov	r0, r3
 8004b54:	f7ff fd4a 	bl	80045ec <LL_ADC_GetMultimode>
 8004b58:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f7ff fe02 	bl	8004768 <LL_ADC_REG_IsConversionOngoing>
 8004b64:	4603      	mov	r3, r0
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	f040 809b 	bne.w	8004ca2 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004b72:	2b01      	cmp	r3, #1
 8004b74:	d101      	bne.n	8004b7a <HAL_ADC_Start_DMA+0x4e>
 8004b76:	2302      	movs	r3, #2
 8004b78:	e096      	b.n	8004ca8 <HAL_ADC_Start_DMA+0x17c>
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a4d      	ldr	r2, [pc, #308]	@ (8004cbc <HAL_ADC_Start_DMA+0x190>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d008      	beq.n	8004b9e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004b8c:	693b      	ldr	r3, [r7, #16]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d005      	beq.n	8004b9e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	2b05      	cmp	r3, #5
 8004b96:	d002      	beq.n	8004b9e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004b98:	693b      	ldr	r3, [r7, #16]
 8004b9a:	2b09      	cmp	r3, #9
 8004b9c:	d17a      	bne.n	8004c94 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004b9e:	68f8      	ldr	r0, [r7, #12]
 8004ba0:	f000 fcec 	bl	800557c <ADC_Enable>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004ba8:	7dfb      	ldrb	r3, [r7, #23]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d16d      	bne.n	8004c8a <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bb2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004bb6:	f023 0301 	bic.w	r3, r3, #1
 8004bba:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4a3a      	ldr	r2, [pc, #232]	@ (8004cb0 <HAL_ADC_Start_DMA+0x184>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d009      	beq.n	8004be0 <HAL_ADC_Start_DMA+0xb4>
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a3b      	ldr	r2, [pc, #236]	@ (8004cc0 <HAL_ADC_Start_DMA+0x194>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d002      	beq.n	8004bdc <HAL_ADC_Start_DMA+0xb0>
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	e003      	b.n	8004be4 <HAL_ADC_Start_DMA+0xb8>
 8004bdc:	4b39      	ldr	r3, [pc, #228]	@ (8004cc4 <HAL_ADC_Start_DMA+0x198>)
 8004bde:	e001      	b.n	8004be4 <HAL_ADC_Start_DMA+0xb8>
 8004be0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004be4:	68fa      	ldr	r2, [r7, #12]
 8004be6:	6812      	ldr	r2, [r2, #0]
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d002      	beq.n	8004bf2 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d105      	bne.n	8004bfe <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bf6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c02:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d006      	beq.n	8004c18 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c0e:	f023 0206 	bic.w	r2, r3, #6
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	661a      	str	r2, [r3, #96]	@ 0x60
 8004c16:	e002      	b.n	8004c1e <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c22:	4a29      	ldr	r2, [pc, #164]	@ (8004cc8 <HAL_ADC_Start_DMA+0x19c>)
 8004c24:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c2a:	4a28      	ldr	r2, [pc, #160]	@ (8004ccc <HAL_ADC_Start_DMA+0x1a0>)
 8004c2c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c32:	4a27      	ldr	r2, [pc, #156]	@ (8004cd0 <HAL_ADC_Start_DMA+0x1a4>)
 8004c34:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	221c      	movs	r2, #28
 8004c3c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2200      	movs	r2, #0
 8004c42:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	685a      	ldr	r2, [r3, #4]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f042 0210 	orr.w	r2, r2, #16
 8004c54:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68da      	ldr	r2, [r3, #12]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f042 0201 	orr.w	r2, r2, #1
 8004c64:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	3340      	adds	r3, #64	@ 0x40
 8004c70:	4619      	mov	r1, r3
 8004c72:	68ba      	ldr	r2, [r7, #8]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	f001 fc8f 	bl	8006598 <HAL_DMA_Start_IT>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4618      	mov	r0, r3
 8004c84:	f7ff fd5c 	bl	8004740 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004c88:	e00d      	b.n	8004ca6 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8004c92:	e008      	b.n	8004ca6 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8004ca0:	e001      	b.n	8004ca6 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004ca2:	2302      	movs	r3, #2
 8004ca4:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004ca6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3718      	adds	r7, #24
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}
 8004cb0:	50000100 	.word	0x50000100
 8004cb4:	50000300 	.word	0x50000300
 8004cb8:	50000700 	.word	0x50000700
 8004cbc:	50000600 	.word	0x50000600
 8004cc0:	50000500 	.word	0x50000500
 8004cc4:	50000400 	.word	0x50000400
 8004cc8:	08005767 	.word	0x08005767
 8004ccc:	0800583f 	.word	0x0800583f
 8004cd0:	0800585b 	.word	0x0800585b

08004cd4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b083      	sub	sp, #12
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004cdc:	bf00      	nop
 8004cde:	370c      	adds	r7, #12
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce6:	4770      	bx	lr

08004ce8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b083      	sub	sp, #12
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004cf0:	bf00      	nop
 8004cf2:	370c      	adds	r7, #12
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr

08004cfc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b0b6      	sub	sp, #216	@ 0xd8
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
 8004d04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d06:	2300      	movs	r3, #0
 8004d08:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d102      	bne.n	8004d20 <HAL_ADC_ConfigChannel+0x24>
 8004d1a:	2302      	movs	r3, #2
 8004d1c:	f000 bc13 	b.w	8005546 <HAL_ADC_ConfigChannel+0x84a>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2201      	movs	r2, #1
 8004d24:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f7ff fd1b 	bl	8004768 <LL_ADC_REG_IsConversionOngoing>
 8004d32:	4603      	mov	r3, r0
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	f040 83f3 	bne.w	8005520 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6818      	ldr	r0, [r3, #0]
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	6859      	ldr	r1, [r3, #4]
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	461a      	mov	r2, r3
 8004d48:	f7ff fbd5 	bl	80044f6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4618      	mov	r0, r3
 8004d52:	f7ff fd09 	bl	8004768 <LL_ADC_REG_IsConversionOngoing>
 8004d56:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f7ff fd15 	bl	800478e <LL_ADC_INJ_IsConversionOngoing>
 8004d64:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004d68:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	f040 81d9 	bne.w	8005124 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004d72:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	f040 81d4 	bne.w	8005124 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004d84:	d10f      	bne.n	8004da6 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6818      	ldr	r0, [r3, #0]
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	4619      	mov	r1, r3
 8004d92:	f7ff fbdc 	bl	800454e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f7ff fb83 	bl	80044aa <LL_ADC_SetSamplingTimeCommonConfig>
 8004da4:	e00e      	b.n	8004dc4 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6818      	ldr	r0, [r3, #0]
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	6819      	ldr	r1, [r3, #0]
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	461a      	mov	r2, r3
 8004db4:	f7ff fbcb 	bl	800454e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2100      	movs	r1, #0
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f7ff fb73 	bl	80044aa <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	695a      	ldr	r2, [r3, #20]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	68db      	ldr	r3, [r3, #12]
 8004dce:	08db      	lsrs	r3, r3, #3
 8004dd0:	f003 0303 	and.w	r3, r3, #3
 8004dd4:	005b      	lsls	r3, r3, #1
 8004dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dda:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	691b      	ldr	r3, [r3, #16]
 8004de2:	2b04      	cmp	r3, #4
 8004de4:	d022      	beq.n	8004e2c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6818      	ldr	r0, [r3, #0]
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	6919      	ldr	r1, [r3, #16]
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004df6:	f7ff facd 	bl	8004394 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6818      	ldr	r0, [r3, #0]
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	6919      	ldr	r1, [r3, #16]
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	699b      	ldr	r3, [r3, #24]
 8004e06:	461a      	mov	r2, r3
 8004e08:	f7ff fb19 	bl	800443e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6818      	ldr	r0, [r3, #0]
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004e18:	2b01      	cmp	r3, #1
 8004e1a:	d102      	bne.n	8004e22 <HAL_ADC_ConfigChannel+0x126>
 8004e1c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004e20:	e000      	b.n	8004e24 <HAL_ADC_ConfigChannel+0x128>
 8004e22:	2300      	movs	r3, #0
 8004e24:	461a      	mov	r2, r3
 8004e26:	f7ff fb25 	bl	8004474 <LL_ADC_SetOffsetSaturation>
 8004e2a:	e17b      	b.n	8005124 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	2100      	movs	r1, #0
 8004e32:	4618      	mov	r0, r3
 8004e34:	f7ff fad2 	bl	80043dc <LL_ADC_GetOffsetChannel>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d10a      	bne.n	8004e58 <HAL_ADC_ConfigChannel+0x15c>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	2100      	movs	r1, #0
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f7ff fac7 	bl	80043dc <LL_ADC_GetOffsetChannel>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	0e9b      	lsrs	r3, r3, #26
 8004e52:	f003 021f 	and.w	r2, r3, #31
 8004e56:	e01e      	b.n	8004e96 <HAL_ADC_ConfigChannel+0x19a>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	2100      	movs	r1, #0
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f7ff fabc 	bl	80043dc <LL_ADC_GetOffsetChannel>
 8004e64:	4603      	mov	r3, r0
 8004e66:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e6a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004e6e:	fa93 f3a3 	rbit	r3, r3
 8004e72:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004e76:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004e7a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004e7e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d101      	bne.n	8004e8a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8004e86:	2320      	movs	r3, #32
 8004e88:	e004      	b.n	8004e94 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8004e8a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004e8e:	fab3 f383 	clz	r3, r3
 8004e92:	b2db      	uxtb	r3, r3
 8004e94:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d105      	bne.n	8004eae <HAL_ADC_ConfigChannel+0x1b2>
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	0e9b      	lsrs	r3, r3, #26
 8004ea8:	f003 031f 	and.w	r3, r3, #31
 8004eac:	e018      	b.n	8004ee0 <HAL_ADC_ConfigChannel+0x1e4>
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eb6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004eba:	fa93 f3a3 	rbit	r3, r3
 8004ebe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8004ec2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ec6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8004eca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d101      	bne.n	8004ed6 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8004ed2:	2320      	movs	r3, #32
 8004ed4:	e004      	b.n	8004ee0 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8004ed6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004eda:	fab3 f383 	clz	r3, r3
 8004ede:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d106      	bne.n	8004ef2 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	2100      	movs	r1, #0
 8004eec:	4618      	mov	r0, r3
 8004eee:	f7ff fa8b 	bl	8004408 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	2101      	movs	r1, #1
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f7ff fa6f 	bl	80043dc <LL_ADC_GetOffsetChannel>
 8004efe:	4603      	mov	r3, r0
 8004f00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d10a      	bne.n	8004f1e <HAL_ADC_ConfigChannel+0x222>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	2101      	movs	r1, #1
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f7ff fa64 	bl	80043dc <LL_ADC_GetOffsetChannel>
 8004f14:	4603      	mov	r3, r0
 8004f16:	0e9b      	lsrs	r3, r3, #26
 8004f18:	f003 021f 	and.w	r2, r3, #31
 8004f1c:	e01e      	b.n	8004f5c <HAL_ADC_ConfigChannel+0x260>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	2101      	movs	r1, #1
 8004f24:	4618      	mov	r0, r3
 8004f26:	f7ff fa59 	bl	80043dc <LL_ADC_GetOffsetChannel>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f30:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004f34:	fa93 f3a3 	rbit	r3, r3
 8004f38:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8004f3c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004f40:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8004f44:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d101      	bne.n	8004f50 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8004f4c:	2320      	movs	r3, #32
 8004f4e:	e004      	b.n	8004f5a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8004f50:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004f54:	fab3 f383 	clz	r3, r3
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d105      	bne.n	8004f74 <HAL_ADC_ConfigChannel+0x278>
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	0e9b      	lsrs	r3, r3, #26
 8004f6e:	f003 031f 	and.w	r3, r3, #31
 8004f72:	e018      	b.n	8004fa6 <HAL_ADC_ConfigChannel+0x2aa>
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004f80:	fa93 f3a3 	rbit	r3, r3
 8004f84:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8004f88:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f8c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8004f90:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d101      	bne.n	8004f9c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8004f98:	2320      	movs	r3, #32
 8004f9a:	e004      	b.n	8004fa6 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8004f9c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004fa0:	fab3 f383 	clz	r3, r3
 8004fa4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004fa6:	429a      	cmp	r2, r3
 8004fa8:	d106      	bne.n	8004fb8 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	2101      	movs	r1, #1
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f7ff fa28 	bl	8004408 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	2102      	movs	r1, #2
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f7ff fa0c 	bl	80043dc <LL_ADC_GetOffsetChannel>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d10a      	bne.n	8004fe4 <HAL_ADC_ConfigChannel+0x2e8>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	2102      	movs	r1, #2
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f7ff fa01 	bl	80043dc <LL_ADC_GetOffsetChannel>
 8004fda:	4603      	mov	r3, r0
 8004fdc:	0e9b      	lsrs	r3, r3, #26
 8004fde:	f003 021f 	and.w	r2, r3, #31
 8004fe2:	e01e      	b.n	8005022 <HAL_ADC_ConfigChannel+0x326>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	2102      	movs	r1, #2
 8004fea:	4618      	mov	r0, r3
 8004fec:	f7ff f9f6 	bl	80043dc <LL_ADC_GetOffsetChannel>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ff6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004ffa:	fa93 f3a3 	rbit	r3, r3
 8004ffe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8005002:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005006:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800500a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800500e:	2b00      	cmp	r3, #0
 8005010:	d101      	bne.n	8005016 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8005012:	2320      	movs	r3, #32
 8005014:	e004      	b.n	8005020 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8005016:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800501a:	fab3 f383 	clz	r3, r3
 800501e:	b2db      	uxtb	r3, r3
 8005020:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800502a:	2b00      	cmp	r3, #0
 800502c:	d105      	bne.n	800503a <HAL_ADC_ConfigChannel+0x33e>
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	0e9b      	lsrs	r3, r3, #26
 8005034:	f003 031f 	and.w	r3, r3, #31
 8005038:	e016      	b.n	8005068 <HAL_ADC_ConfigChannel+0x36c>
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005042:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005046:	fa93 f3a3 	rbit	r3, r3
 800504a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800504c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800504e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8005052:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005056:	2b00      	cmp	r3, #0
 8005058:	d101      	bne.n	800505e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800505a:	2320      	movs	r3, #32
 800505c:	e004      	b.n	8005068 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800505e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005062:	fab3 f383 	clz	r3, r3
 8005066:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005068:	429a      	cmp	r2, r3
 800506a:	d106      	bne.n	800507a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	2200      	movs	r2, #0
 8005072:	2102      	movs	r1, #2
 8005074:	4618      	mov	r0, r3
 8005076:	f7ff f9c7 	bl	8004408 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	2103      	movs	r1, #3
 8005080:	4618      	mov	r0, r3
 8005082:	f7ff f9ab 	bl	80043dc <LL_ADC_GetOffsetChannel>
 8005086:	4603      	mov	r3, r0
 8005088:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800508c:	2b00      	cmp	r3, #0
 800508e:	d10a      	bne.n	80050a6 <HAL_ADC_ConfigChannel+0x3aa>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	2103      	movs	r1, #3
 8005096:	4618      	mov	r0, r3
 8005098:	f7ff f9a0 	bl	80043dc <LL_ADC_GetOffsetChannel>
 800509c:	4603      	mov	r3, r0
 800509e:	0e9b      	lsrs	r3, r3, #26
 80050a0:	f003 021f 	and.w	r2, r3, #31
 80050a4:	e017      	b.n	80050d6 <HAL_ADC_ConfigChannel+0x3da>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	2103      	movs	r1, #3
 80050ac:	4618      	mov	r0, r3
 80050ae:	f7ff f995 	bl	80043dc <LL_ADC_GetOffsetChannel>
 80050b2:	4603      	mov	r3, r0
 80050b4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80050b8:	fa93 f3a3 	rbit	r3, r3
 80050bc:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80050be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80050c0:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80050c2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d101      	bne.n	80050cc <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80050c8:	2320      	movs	r3, #32
 80050ca:	e003      	b.n	80050d4 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80050cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80050ce:	fab3 f383 	clz	r3, r3
 80050d2:	b2db      	uxtb	r3, r3
 80050d4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d105      	bne.n	80050ee <HAL_ADC_ConfigChannel+0x3f2>
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	0e9b      	lsrs	r3, r3, #26
 80050e8:	f003 031f 	and.w	r3, r3, #31
 80050ec:	e011      	b.n	8005112 <HAL_ADC_ConfigChannel+0x416>
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050f4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80050f6:	fa93 f3a3 	rbit	r3, r3
 80050fa:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80050fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8005100:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005102:	2b00      	cmp	r3, #0
 8005104:	d101      	bne.n	800510a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8005106:	2320      	movs	r3, #32
 8005108:	e003      	b.n	8005112 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800510a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800510c:	fab3 f383 	clz	r3, r3
 8005110:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005112:	429a      	cmp	r2, r3
 8005114:	d106      	bne.n	8005124 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	2200      	movs	r2, #0
 800511c:	2103      	movs	r1, #3
 800511e:	4618      	mov	r0, r3
 8005120:	f7ff f972 	bl	8004408 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4618      	mov	r0, r3
 800512a:	f7ff fae3 	bl	80046f4 <LL_ADC_IsEnabled>
 800512e:	4603      	mov	r3, r0
 8005130:	2b00      	cmp	r3, #0
 8005132:	f040 813d 	bne.w	80053b0 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6818      	ldr	r0, [r3, #0]
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	6819      	ldr	r1, [r3, #0]
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	68db      	ldr	r3, [r3, #12]
 8005142:	461a      	mov	r2, r3
 8005144:	f7ff fa2e 	bl	80045a4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	68db      	ldr	r3, [r3, #12]
 800514c:	4aa2      	ldr	r2, [pc, #648]	@ (80053d8 <HAL_ADC_ConfigChannel+0x6dc>)
 800514e:	4293      	cmp	r3, r2
 8005150:	f040 812e 	bne.w	80053b0 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005160:	2b00      	cmp	r3, #0
 8005162:	d10b      	bne.n	800517c <HAL_ADC_ConfigChannel+0x480>
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	0e9b      	lsrs	r3, r3, #26
 800516a:	3301      	adds	r3, #1
 800516c:	f003 031f 	and.w	r3, r3, #31
 8005170:	2b09      	cmp	r3, #9
 8005172:	bf94      	ite	ls
 8005174:	2301      	movls	r3, #1
 8005176:	2300      	movhi	r3, #0
 8005178:	b2db      	uxtb	r3, r3
 800517a:	e019      	b.n	80051b0 <HAL_ADC_ConfigChannel+0x4b4>
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005182:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005184:	fa93 f3a3 	rbit	r3, r3
 8005188:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800518a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800518c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800518e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005190:	2b00      	cmp	r3, #0
 8005192:	d101      	bne.n	8005198 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8005194:	2320      	movs	r3, #32
 8005196:	e003      	b.n	80051a0 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8005198:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800519a:	fab3 f383 	clz	r3, r3
 800519e:	b2db      	uxtb	r3, r3
 80051a0:	3301      	adds	r3, #1
 80051a2:	f003 031f 	and.w	r3, r3, #31
 80051a6:	2b09      	cmp	r3, #9
 80051a8:	bf94      	ite	ls
 80051aa:	2301      	movls	r3, #1
 80051ac:	2300      	movhi	r3, #0
 80051ae:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d079      	beq.n	80052a8 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d107      	bne.n	80051d0 <HAL_ADC_ConfigChannel+0x4d4>
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	0e9b      	lsrs	r3, r3, #26
 80051c6:	3301      	adds	r3, #1
 80051c8:	069b      	lsls	r3, r3, #26
 80051ca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80051ce:	e015      	b.n	80051fc <HAL_ADC_ConfigChannel+0x500>
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80051d8:	fa93 f3a3 	rbit	r3, r3
 80051dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80051de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80051e0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80051e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d101      	bne.n	80051ec <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80051e8:	2320      	movs	r3, #32
 80051ea:	e003      	b.n	80051f4 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80051ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051ee:	fab3 f383 	clz	r3, r3
 80051f2:	b2db      	uxtb	r3, r3
 80051f4:	3301      	adds	r3, #1
 80051f6:	069b      	lsls	r3, r3, #26
 80051f8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005204:	2b00      	cmp	r3, #0
 8005206:	d109      	bne.n	800521c <HAL_ADC_ConfigChannel+0x520>
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	0e9b      	lsrs	r3, r3, #26
 800520e:	3301      	adds	r3, #1
 8005210:	f003 031f 	and.w	r3, r3, #31
 8005214:	2101      	movs	r1, #1
 8005216:	fa01 f303 	lsl.w	r3, r1, r3
 800521a:	e017      	b.n	800524c <HAL_ADC_ConfigChannel+0x550>
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005222:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005224:	fa93 f3a3 	rbit	r3, r3
 8005228:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800522a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800522c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800522e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005230:	2b00      	cmp	r3, #0
 8005232:	d101      	bne.n	8005238 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8005234:	2320      	movs	r3, #32
 8005236:	e003      	b.n	8005240 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8005238:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800523a:	fab3 f383 	clz	r3, r3
 800523e:	b2db      	uxtb	r3, r3
 8005240:	3301      	adds	r3, #1
 8005242:	f003 031f 	and.w	r3, r3, #31
 8005246:	2101      	movs	r1, #1
 8005248:	fa01 f303 	lsl.w	r3, r1, r3
 800524c:	ea42 0103 	orr.w	r1, r2, r3
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005258:	2b00      	cmp	r3, #0
 800525a:	d10a      	bne.n	8005272 <HAL_ADC_ConfigChannel+0x576>
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	0e9b      	lsrs	r3, r3, #26
 8005262:	3301      	adds	r3, #1
 8005264:	f003 021f 	and.w	r2, r3, #31
 8005268:	4613      	mov	r3, r2
 800526a:	005b      	lsls	r3, r3, #1
 800526c:	4413      	add	r3, r2
 800526e:	051b      	lsls	r3, r3, #20
 8005270:	e018      	b.n	80052a4 <HAL_ADC_ConfigChannel+0x5a8>
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005278:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800527a:	fa93 f3a3 	rbit	r3, r3
 800527e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005280:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005282:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8005284:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005286:	2b00      	cmp	r3, #0
 8005288:	d101      	bne.n	800528e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800528a:	2320      	movs	r3, #32
 800528c:	e003      	b.n	8005296 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800528e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005290:	fab3 f383 	clz	r3, r3
 8005294:	b2db      	uxtb	r3, r3
 8005296:	3301      	adds	r3, #1
 8005298:	f003 021f 	and.w	r2, r3, #31
 800529c:	4613      	mov	r3, r2
 800529e:	005b      	lsls	r3, r3, #1
 80052a0:	4413      	add	r3, r2
 80052a2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80052a4:	430b      	orrs	r3, r1
 80052a6:	e07e      	b.n	80053a6 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d107      	bne.n	80052c4 <HAL_ADC_ConfigChannel+0x5c8>
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	0e9b      	lsrs	r3, r3, #26
 80052ba:	3301      	adds	r3, #1
 80052bc:	069b      	lsls	r3, r3, #26
 80052be:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80052c2:	e015      	b.n	80052f0 <HAL_ADC_ConfigChannel+0x5f4>
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052cc:	fa93 f3a3 	rbit	r3, r3
 80052d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80052d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052d4:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80052d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d101      	bne.n	80052e0 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80052dc:	2320      	movs	r3, #32
 80052de:	e003      	b.n	80052e8 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80052e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052e2:	fab3 f383 	clz	r3, r3
 80052e6:	b2db      	uxtb	r3, r3
 80052e8:	3301      	adds	r3, #1
 80052ea:	069b      	lsls	r3, r3, #26
 80052ec:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d109      	bne.n	8005310 <HAL_ADC_ConfigChannel+0x614>
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	0e9b      	lsrs	r3, r3, #26
 8005302:	3301      	adds	r3, #1
 8005304:	f003 031f 	and.w	r3, r3, #31
 8005308:	2101      	movs	r1, #1
 800530a:	fa01 f303 	lsl.w	r3, r1, r3
 800530e:	e017      	b.n	8005340 <HAL_ADC_ConfigChannel+0x644>
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005316:	6a3b      	ldr	r3, [r7, #32]
 8005318:	fa93 f3a3 	rbit	r3, r3
 800531c:	61fb      	str	r3, [r7, #28]
  return result;
 800531e:	69fb      	ldr	r3, [r7, #28]
 8005320:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005324:	2b00      	cmp	r3, #0
 8005326:	d101      	bne.n	800532c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8005328:	2320      	movs	r3, #32
 800532a:	e003      	b.n	8005334 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800532c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800532e:	fab3 f383 	clz	r3, r3
 8005332:	b2db      	uxtb	r3, r3
 8005334:	3301      	adds	r3, #1
 8005336:	f003 031f 	and.w	r3, r3, #31
 800533a:	2101      	movs	r1, #1
 800533c:	fa01 f303 	lsl.w	r3, r1, r3
 8005340:	ea42 0103 	orr.w	r1, r2, r3
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800534c:	2b00      	cmp	r3, #0
 800534e:	d10d      	bne.n	800536c <HAL_ADC_ConfigChannel+0x670>
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	0e9b      	lsrs	r3, r3, #26
 8005356:	3301      	adds	r3, #1
 8005358:	f003 021f 	and.w	r2, r3, #31
 800535c:	4613      	mov	r3, r2
 800535e:	005b      	lsls	r3, r3, #1
 8005360:	4413      	add	r3, r2
 8005362:	3b1e      	subs	r3, #30
 8005364:	051b      	lsls	r3, r3, #20
 8005366:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800536a:	e01b      	b.n	80053a4 <HAL_ADC_ConfigChannel+0x6a8>
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	fa93 f3a3 	rbit	r3, r3
 8005378:	613b      	str	r3, [r7, #16]
  return result;
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800537e:	69bb      	ldr	r3, [r7, #24]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d101      	bne.n	8005388 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8005384:	2320      	movs	r3, #32
 8005386:	e003      	b.n	8005390 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8005388:	69bb      	ldr	r3, [r7, #24]
 800538a:	fab3 f383 	clz	r3, r3
 800538e:	b2db      	uxtb	r3, r3
 8005390:	3301      	adds	r3, #1
 8005392:	f003 021f 	and.w	r2, r3, #31
 8005396:	4613      	mov	r3, r2
 8005398:	005b      	lsls	r3, r3, #1
 800539a:	4413      	add	r3, r2
 800539c:	3b1e      	subs	r3, #30
 800539e:	051b      	lsls	r3, r3, #20
 80053a0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80053a4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80053a6:	683a      	ldr	r2, [r7, #0]
 80053a8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80053aa:	4619      	mov	r1, r3
 80053ac:	f7ff f8cf 	bl	800454e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	4b09      	ldr	r3, [pc, #36]	@ (80053dc <HAL_ADC_ConfigChannel+0x6e0>)
 80053b6:	4013      	ands	r3, r2
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	f000 80be 	beq.w	800553a <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80053c6:	d004      	beq.n	80053d2 <HAL_ADC_ConfigChannel+0x6d6>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a04      	ldr	r2, [pc, #16]	@ (80053e0 <HAL_ADC_ConfigChannel+0x6e4>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d10a      	bne.n	80053e8 <HAL_ADC_ConfigChannel+0x6ec>
 80053d2:	4b04      	ldr	r3, [pc, #16]	@ (80053e4 <HAL_ADC_ConfigChannel+0x6e8>)
 80053d4:	e009      	b.n	80053ea <HAL_ADC_ConfigChannel+0x6ee>
 80053d6:	bf00      	nop
 80053d8:	407f0000 	.word	0x407f0000
 80053dc:	80080000 	.word	0x80080000
 80053e0:	50000100 	.word	0x50000100
 80053e4:	50000300 	.word	0x50000300
 80053e8:	4b59      	ldr	r3, [pc, #356]	@ (8005550 <HAL_ADC_ConfigChannel+0x854>)
 80053ea:	4618      	mov	r0, r3
 80053ec:	f7fe ffc4 	bl	8004378 <LL_ADC_GetCommonPathInternalCh>
 80053f0:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a56      	ldr	r2, [pc, #344]	@ (8005554 <HAL_ADC_ConfigChannel+0x858>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d004      	beq.n	8005408 <HAL_ADC_ConfigChannel+0x70c>
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a55      	ldr	r2, [pc, #340]	@ (8005558 <HAL_ADC_ConfigChannel+0x85c>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d13a      	bne.n	800547e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005408:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800540c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005410:	2b00      	cmp	r3, #0
 8005412:	d134      	bne.n	800547e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800541c:	d005      	beq.n	800542a <HAL_ADC_ConfigChannel+0x72e>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a4e      	ldr	r2, [pc, #312]	@ (800555c <HAL_ADC_ConfigChannel+0x860>)
 8005424:	4293      	cmp	r3, r2
 8005426:	f040 8085 	bne.w	8005534 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005432:	d004      	beq.n	800543e <HAL_ADC_ConfigChannel+0x742>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a49      	ldr	r2, [pc, #292]	@ (8005560 <HAL_ADC_ConfigChannel+0x864>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d101      	bne.n	8005442 <HAL_ADC_ConfigChannel+0x746>
 800543e:	4a49      	ldr	r2, [pc, #292]	@ (8005564 <HAL_ADC_ConfigChannel+0x868>)
 8005440:	e000      	b.n	8005444 <HAL_ADC_ConfigChannel+0x748>
 8005442:	4a43      	ldr	r2, [pc, #268]	@ (8005550 <HAL_ADC_ConfigChannel+0x854>)
 8005444:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005448:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800544c:	4619      	mov	r1, r3
 800544e:	4610      	mov	r0, r2
 8005450:	f7fe ff7f 	bl	8004352 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005454:	4b44      	ldr	r3, [pc, #272]	@ (8005568 <HAL_ADC_ConfigChannel+0x86c>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	099b      	lsrs	r3, r3, #6
 800545a:	4a44      	ldr	r2, [pc, #272]	@ (800556c <HAL_ADC_ConfigChannel+0x870>)
 800545c:	fba2 2303 	umull	r2, r3, r2, r3
 8005460:	099b      	lsrs	r3, r3, #6
 8005462:	1c5a      	adds	r2, r3, #1
 8005464:	4613      	mov	r3, r2
 8005466:	005b      	lsls	r3, r3, #1
 8005468:	4413      	add	r3, r2
 800546a:	009b      	lsls	r3, r3, #2
 800546c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800546e:	e002      	b.n	8005476 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	3b01      	subs	r3, #1
 8005474:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d1f9      	bne.n	8005470 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800547c:	e05a      	b.n	8005534 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a3b      	ldr	r2, [pc, #236]	@ (8005570 <HAL_ADC_ConfigChannel+0x874>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d125      	bne.n	80054d4 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005488:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800548c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005490:	2b00      	cmp	r3, #0
 8005492:	d11f      	bne.n	80054d4 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a31      	ldr	r2, [pc, #196]	@ (8005560 <HAL_ADC_ConfigChannel+0x864>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d104      	bne.n	80054a8 <HAL_ADC_ConfigChannel+0x7ac>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a34      	ldr	r2, [pc, #208]	@ (8005574 <HAL_ADC_ConfigChannel+0x878>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d047      	beq.n	8005538 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80054b0:	d004      	beq.n	80054bc <HAL_ADC_ConfigChannel+0x7c0>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a2a      	ldr	r2, [pc, #168]	@ (8005560 <HAL_ADC_ConfigChannel+0x864>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d101      	bne.n	80054c0 <HAL_ADC_ConfigChannel+0x7c4>
 80054bc:	4a29      	ldr	r2, [pc, #164]	@ (8005564 <HAL_ADC_ConfigChannel+0x868>)
 80054be:	e000      	b.n	80054c2 <HAL_ADC_ConfigChannel+0x7c6>
 80054c0:	4a23      	ldr	r2, [pc, #140]	@ (8005550 <HAL_ADC_ConfigChannel+0x854>)
 80054c2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80054c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80054ca:	4619      	mov	r1, r3
 80054cc:	4610      	mov	r0, r2
 80054ce:	f7fe ff40 	bl	8004352 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80054d2:	e031      	b.n	8005538 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a27      	ldr	r2, [pc, #156]	@ (8005578 <HAL_ADC_ConfigChannel+0x87c>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d12d      	bne.n	800553a <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80054de:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80054e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d127      	bne.n	800553a <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a1c      	ldr	r2, [pc, #112]	@ (8005560 <HAL_ADC_ConfigChannel+0x864>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d022      	beq.n	800553a <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80054fc:	d004      	beq.n	8005508 <HAL_ADC_ConfigChannel+0x80c>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4a17      	ldr	r2, [pc, #92]	@ (8005560 <HAL_ADC_ConfigChannel+0x864>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d101      	bne.n	800550c <HAL_ADC_ConfigChannel+0x810>
 8005508:	4a16      	ldr	r2, [pc, #88]	@ (8005564 <HAL_ADC_ConfigChannel+0x868>)
 800550a:	e000      	b.n	800550e <HAL_ADC_ConfigChannel+0x812>
 800550c:	4a10      	ldr	r2, [pc, #64]	@ (8005550 <HAL_ADC_ConfigChannel+0x854>)
 800550e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005512:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005516:	4619      	mov	r1, r3
 8005518:	4610      	mov	r0, r2
 800551a:	f7fe ff1a 	bl	8004352 <LL_ADC_SetCommonPathInternalCh>
 800551e:	e00c      	b.n	800553a <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005524:	f043 0220 	orr.w	r2, r3, #32
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8005532:	e002      	b.n	800553a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005534:	bf00      	nop
 8005536:	e000      	b.n	800553a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005538:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2200      	movs	r2, #0
 800553e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005542:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005546:	4618      	mov	r0, r3
 8005548:	37d8      	adds	r7, #216	@ 0xd8
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
 800554e:	bf00      	nop
 8005550:	50000700 	.word	0x50000700
 8005554:	c3210000 	.word	0xc3210000
 8005558:	90c00010 	.word	0x90c00010
 800555c:	50000600 	.word	0x50000600
 8005560:	50000100 	.word	0x50000100
 8005564:	50000300 	.word	0x50000300
 8005568:	2000002c 	.word	0x2000002c
 800556c:	053e2d63 	.word	0x053e2d63
 8005570:	c7520000 	.word	0xc7520000
 8005574:	50000500 	.word	0x50000500
 8005578:	cb840000 	.word	0xcb840000

0800557c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b084      	sub	sp, #16
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005584:	2300      	movs	r3, #0
 8005586:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4618      	mov	r0, r3
 800558e:	f7ff f8b1 	bl	80046f4 <LL_ADC_IsEnabled>
 8005592:	4603      	mov	r3, r0
 8005594:	2b00      	cmp	r3, #0
 8005596:	d176      	bne.n	8005686 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	689a      	ldr	r2, [r3, #8]
 800559e:	4b3c      	ldr	r3, [pc, #240]	@ (8005690 <ADC_Enable+0x114>)
 80055a0:	4013      	ands	r3, r2
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d00d      	beq.n	80055c2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055aa:	f043 0210 	orr.w	r2, r3, #16
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055b6:	f043 0201 	orr.w	r2, r3, #1
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80055be:	2301      	movs	r3, #1
 80055c0:	e062      	b.n	8005688 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4618      	mov	r0, r3
 80055c8:	f7ff f86c 	bl	80046a4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80055d4:	d004      	beq.n	80055e0 <ADC_Enable+0x64>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a2e      	ldr	r2, [pc, #184]	@ (8005694 <ADC_Enable+0x118>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d101      	bne.n	80055e4 <ADC_Enable+0x68>
 80055e0:	4b2d      	ldr	r3, [pc, #180]	@ (8005698 <ADC_Enable+0x11c>)
 80055e2:	e000      	b.n	80055e6 <ADC_Enable+0x6a>
 80055e4:	4b2d      	ldr	r3, [pc, #180]	@ (800569c <ADC_Enable+0x120>)
 80055e6:	4618      	mov	r0, r3
 80055e8:	f7fe fec6 	bl	8004378 <LL_ADC_GetCommonPathInternalCh>
 80055ec:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80055ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d013      	beq.n	800561e <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80055f6:	4b2a      	ldr	r3, [pc, #168]	@ (80056a0 <ADC_Enable+0x124>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	099b      	lsrs	r3, r3, #6
 80055fc:	4a29      	ldr	r2, [pc, #164]	@ (80056a4 <ADC_Enable+0x128>)
 80055fe:	fba2 2303 	umull	r2, r3, r2, r3
 8005602:	099b      	lsrs	r3, r3, #6
 8005604:	1c5a      	adds	r2, r3, #1
 8005606:	4613      	mov	r3, r2
 8005608:	005b      	lsls	r3, r3, #1
 800560a:	4413      	add	r3, r2
 800560c:	009b      	lsls	r3, r3, #2
 800560e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005610:	e002      	b.n	8005618 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	3b01      	subs	r3, #1
 8005616:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d1f9      	bne.n	8005612 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800561e:	f7fe fe57 	bl	80042d0 <HAL_GetTick>
 8005622:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005624:	e028      	b.n	8005678 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4618      	mov	r0, r3
 800562c:	f7ff f862 	bl	80046f4 <LL_ADC_IsEnabled>
 8005630:	4603      	mov	r3, r0
 8005632:	2b00      	cmp	r3, #0
 8005634:	d104      	bne.n	8005640 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4618      	mov	r0, r3
 800563c:	f7ff f832 	bl	80046a4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005640:	f7fe fe46 	bl	80042d0 <HAL_GetTick>
 8005644:	4602      	mov	r2, r0
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	1ad3      	subs	r3, r2, r3
 800564a:	2b02      	cmp	r3, #2
 800564c:	d914      	bls.n	8005678 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f003 0301 	and.w	r3, r3, #1
 8005658:	2b01      	cmp	r3, #1
 800565a:	d00d      	beq.n	8005678 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005660:	f043 0210 	orr.w	r2, r3, #16
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800566c:	f043 0201 	orr.w	r2, r3, #1
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	e007      	b.n	8005688 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 0301 	and.w	r3, r3, #1
 8005682:	2b01      	cmp	r3, #1
 8005684:	d1cf      	bne.n	8005626 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005686:	2300      	movs	r3, #0
}
 8005688:	4618      	mov	r0, r3
 800568a:	3710      	adds	r7, #16
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}
 8005690:	8000003f 	.word	0x8000003f
 8005694:	50000100 	.word	0x50000100
 8005698:	50000300 	.word	0x50000300
 800569c:	50000700 	.word	0x50000700
 80056a0:	2000002c 	.word	0x2000002c
 80056a4:	053e2d63 	.word	0x053e2d63

080056a8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b084      	sub	sp, #16
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4618      	mov	r0, r3
 80056b6:	f7ff f830 	bl	800471a <LL_ADC_IsDisableOngoing>
 80056ba:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4618      	mov	r0, r3
 80056c2:	f7ff f817 	bl	80046f4 <LL_ADC_IsEnabled>
 80056c6:	4603      	mov	r3, r0
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d047      	beq.n	800575c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d144      	bne.n	800575c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	f003 030d 	and.w	r3, r3, #13
 80056dc:	2b01      	cmp	r3, #1
 80056de:	d10c      	bne.n	80056fa <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4618      	mov	r0, r3
 80056e6:	f7fe fff1 	bl	80046cc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	2203      	movs	r2, #3
 80056f0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80056f2:	f7fe fded 	bl	80042d0 <HAL_GetTick>
 80056f6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80056f8:	e029      	b.n	800574e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056fe:	f043 0210 	orr.w	r2, r3, #16
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800570a:	f043 0201 	orr.w	r2, r3, #1
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	e023      	b.n	800575e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005716:	f7fe fddb 	bl	80042d0 <HAL_GetTick>
 800571a:	4602      	mov	r2, r0
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	1ad3      	subs	r3, r2, r3
 8005720:	2b02      	cmp	r3, #2
 8005722:	d914      	bls.n	800574e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	689b      	ldr	r3, [r3, #8]
 800572a:	f003 0301 	and.w	r3, r3, #1
 800572e:	2b00      	cmp	r3, #0
 8005730:	d00d      	beq.n	800574e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005736:	f043 0210 	orr.w	r2, r3, #16
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005742:	f043 0201 	orr.w	r2, r3, #1
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800574a:	2301      	movs	r3, #1
 800574c:	e007      	b.n	800575e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	f003 0301 	and.w	r3, r3, #1
 8005758:	2b00      	cmp	r3, #0
 800575a:	d1dc      	bne.n	8005716 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800575c:	2300      	movs	r3, #0
}
 800575e:	4618      	mov	r0, r3
 8005760:	3710      	adds	r7, #16
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}

08005766 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005766:	b580      	push	{r7, lr}
 8005768:	b084      	sub	sp, #16
 800576a:	af00      	add	r7, sp, #0
 800576c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005772:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005778:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800577c:	2b00      	cmp	r3, #0
 800577e:	d14b      	bne.n	8005818 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005784:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f003 0308 	and.w	r3, r3, #8
 8005796:	2b00      	cmp	r3, #0
 8005798:	d021      	beq.n	80057de <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4618      	mov	r0, r3
 80057a0:	f7fe fe96 	bl	80044d0 <LL_ADC_REG_IsTriggerSourceSWStart>
 80057a4:	4603      	mov	r3, r0
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d032      	beq.n	8005810 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	68db      	ldr	r3, [r3, #12]
 80057b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d12b      	bne.n	8005810 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d11f      	bne.n	8005810 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057d4:	f043 0201 	orr.w	r2, r3, #1
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	65da      	str	r2, [r3, #92]	@ 0x5c
 80057dc:	e018      	b.n	8005810 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	f003 0302 	and.w	r3, r3, #2
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d111      	bne.n	8005810 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005800:	2b00      	cmp	r3, #0
 8005802:	d105      	bne.n	8005810 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005808:	f043 0201 	orr.w	r2, r3, #1
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005810:	68f8      	ldr	r0, [r7, #12]
 8005812:	f7fc ffd9 	bl	80027c8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005816:	e00e      	b.n	8005836 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800581c:	f003 0310 	and.w	r3, r3, #16
 8005820:	2b00      	cmp	r3, #0
 8005822:	d003      	beq.n	800582c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005824:	68f8      	ldr	r0, [r7, #12]
 8005826:	f7ff fa5f 	bl	8004ce8 <HAL_ADC_ErrorCallback>
}
 800582a:	e004      	b.n	8005836 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005830:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	4798      	blx	r3
}
 8005836:	bf00      	nop
 8005838:	3710      	adds	r7, #16
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}

0800583e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800583e:	b580      	push	{r7, lr}
 8005840:	b084      	sub	sp, #16
 8005842:	af00      	add	r7, sp, #0
 8005844:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800584a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800584c:	68f8      	ldr	r0, [r7, #12]
 800584e:	f7ff fa41 	bl	8004cd4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005852:	bf00      	nop
 8005854:	3710      	adds	r7, #16
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}

0800585a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800585a:	b580      	push	{r7, lr}
 800585c:	b084      	sub	sp, #16
 800585e:	af00      	add	r7, sp, #0
 8005860:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005866:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800586c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005878:	f043 0204 	orr.w	r2, r3, #4
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005880:	68f8      	ldr	r0, [r7, #12]
 8005882:	f7ff fa31 	bl	8004ce8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005886:	bf00      	nop
 8005888:	3710      	adds	r7, #16
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}

0800588e <LL_ADC_IsEnabled>:
{
 800588e:	b480      	push	{r7}
 8005890:	b083      	sub	sp, #12
 8005892:	af00      	add	r7, sp, #0
 8005894:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	f003 0301 	and.w	r3, r3, #1
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d101      	bne.n	80058a6 <LL_ADC_IsEnabled+0x18>
 80058a2:	2301      	movs	r3, #1
 80058a4:	e000      	b.n	80058a8 <LL_ADC_IsEnabled+0x1a>
 80058a6:	2300      	movs	r3, #0
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	370c      	adds	r7, #12
 80058ac:	46bd      	mov	sp, r7
 80058ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b2:	4770      	bx	lr

080058b4 <LL_ADC_StartCalibration>:
{
 80058b4:	b480      	push	{r7}
 80058b6:	b083      	sub	sp, #12
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
 80058bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	689b      	ldr	r3, [r3, #8]
 80058c2:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80058c6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80058ca:	683a      	ldr	r2, [r7, #0]
 80058cc:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80058d0:	4313      	orrs	r3, r2
 80058d2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	609a      	str	r2, [r3, #8]
}
 80058da:	bf00      	nop
 80058dc:	370c      	adds	r7, #12
 80058de:	46bd      	mov	sp, r7
 80058e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e4:	4770      	bx	lr

080058e6 <LL_ADC_IsCalibrationOnGoing>:
{
 80058e6:	b480      	push	{r7}
 80058e8:	b083      	sub	sp, #12
 80058ea:	af00      	add	r7, sp, #0
 80058ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	689b      	ldr	r3, [r3, #8]
 80058f2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80058f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80058fa:	d101      	bne.n	8005900 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80058fc:	2301      	movs	r3, #1
 80058fe:	e000      	b.n	8005902 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005900:	2300      	movs	r3, #0
}
 8005902:	4618      	mov	r0, r3
 8005904:	370c      	adds	r7, #12
 8005906:	46bd      	mov	sp, r7
 8005908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590c:	4770      	bx	lr

0800590e <LL_ADC_REG_IsConversionOngoing>:
{
 800590e:	b480      	push	{r7}
 8005910:	b083      	sub	sp, #12
 8005912:	af00      	add	r7, sp, #0
 8005914:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	f003 0304 	and.w	r3, r3, #4
 800591e:	2b04      	cmp	r3, #4
 8005920:	d101      	bne.n	8005926 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005922:	2301      	movs	r3, #1
 8005924:	e000      	b.n	8005928 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005926:	2300      	movs	r3, #0
}
 8005928:	4618      	mov	r0, r3
 800592a:	370c      	adds	r7, #12
 800592c:	46bd      	mov	sp, r7
 800592e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005932:	4770      	bx	lr

08005934 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b084      	sub	sp, #16
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
 800593c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800593e:	2300      	movs	r3, #0
 8005940:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005948:	2b01      	cmp	r3, #1
 800594a:	d101      	bne.n	8005950 <HAL_ADCEx_Calibration_Start+0x1c>
 800594c:	2302      	movs	r3, #2
 800594e:	e04d      	b.n	80059ec <HAL_ADCEx_Calibration_Start+0xb8>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2201      	movs	r2, #1
 8005954:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005958:	6878      	ldr	r0, [r7, #4]
 800595a:	f7ff fea5 	bl	80056a8 <ADC_Disable>
 800595e:	4603      	mov	r3, r0
 8005960:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005962:	7bfb      	ldrb	r3, [r7, #15]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d136      	bne.n	80059d6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800596c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005970:	f023 0302 	bic.w	r3, r3, #2
 8005974:	f043 0202 	orr.w	r2, r3, #2
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	6839      	ldr	r1, [r7, #0]
 8005982:	4618      	mov	r0, r3
 8005984:	f7ff ff96 	bl	80058b4 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005988:	e014      	b.n	80059b4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	3301      	adds	r3, #1
 800598e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	4a18      	ldr	r2, [pc, #96]	@ (80059f4 <HAL_ADCEx_Calibration_Start+0xc0>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d90d      	bls.n	80059b4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800599c:	f023 0312 	bic.w	r3, r3, #18
 80059a0:	f043 0210 	orr.w	r2, r3, #16
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2200      	movs	r2, #0
 80059ac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	e01b      	b.n	80059ec <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4618      	mov	r0, r3
 80059ba:	f7ff ff94 	bl	80058e6 <LL_ADC_IsCalibrationOnGoing>
 80059be:	4603      	mov	r3, r0
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d1e2      	bne.n	800598a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059c8:	f023 0303 	bic.w	r3, r3, #3
 80059cc:	f043 0201 	orr.w	r2, r3, #1
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80059d4:	e005      	b.n	80059e2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059da:	f043 0210 	orr.w	r2, r3, #16
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2200      	movs	r2, #0
 80059e6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80059ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80059ec:	4618      	mov	r0, r3
 80059ee:	3710      	adds	r7, #16
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bd80      	pop	{r7, pc}
 80059f4:	0004de01 	.word	0x0004de01

080059f8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80059f8:	b590      	push	{r4, r7, lr}
 80059fa:	b0a1      	sub	sp, #132	@ 0x84
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
 8005a00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005a02:	2300      	movs	r3, #0
 8005a04:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005a0e:	2b01      	cmp	r3, #1
 8005a10:	d101      	bne.n	8005a16 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005a12:	2302      	movs	r3, #2
 8005a14:	e0e7      	b.n	8005be6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2201      	movs	r2, #1
 8005a1a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005a1e:	2300      	movs	r3, #0
 8005a20:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005a22:	2300      	movs	r3, #0
 8005a24:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005a2e:	d102      	bne.n	8005a36 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005a30:	4b6f      	ldr	r3, [pc, #444]	@ (8005bf0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005a32:	60bb      	str	r3, [r7, #8]
 8005a34:	e009      	b.n	8005a4a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4a6e      	ldr	r2, [pc, #440]	@ (8005bf4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d102      	bne.n	8005a46 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8005a40:	4b6d      	ldr	r3, [pc, #436]	@ (8005bf8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005a42:	60bb      	str	r3, [r7, #8]
 8005a44:	e001      	b.n	8005a4a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005a46:	2300      	movs	r3, #0
 8005a48:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d10b      	bne.n	8005a68 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a54:	f043 0220 	orr.w	r2, r3, #32
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8005a64:	2301      	movs	r3, #1
 8005a66:	e0be      	b.n	8005be6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	f7ff ff4f 	bl	800590e <LL_ADC_REG_IsConversionOngoing>
 8005a70:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4618      	mov	r0, r3
 8005a78:	f7ff ff49 	bl	800590e <LL_ADC_REG_IsConversionOngoing>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	f040 80a0 	bne.w	8005bc4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005a84:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	f040 809c 	bne.w	8005bc4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005a94:	d004      	beq.n	8005aa0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a55      	ldr	r2, [pc, #340]	@ (8005bf0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d101      	bne.n	8005aa4 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8005aa0:	4b56      	ldr	r3, [pc, #344]	@ (8005bfc <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8005aa2:	e000      	b.n	8005aa6 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8005aa4:	4b56      	ldr	r3, [pc, #344]	@ (8005c00 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8005aa6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d04b      	beq.n	8005b48 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005ab0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	6859      	ldr	r1, [r3, #4]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005ac2:	035b      	lsls	r3, r3, #13
 8005ac4:	430b      	orrs	r3, r1
 8005ac6:	431a      	orrs	r2, r3
 8005ac8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005aca:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005ad4:	d004      	beq.n	8005ae0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a45      	ldr	r2, [pc, #276]	@ (8005bf0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d10f      	bne.n	8005b00 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8005ae0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005ae4:	f7ff fed3 	bl	800588e <LL_ADC_IsEnabled>
 8005ae8:	4604      	mov	r4, r0
 8005aea:	4841      	ldr	r0, [pc, #260]	@ (8005bf0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005aec:	f7ff fecf 	bl	800588e <LL_ADC_IsEnabled>
 8005af0:	4603      	mov	r3, r0
 8005af2:	4323      	orrs	r3, r4
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	bf0c      	ite	eq
 8005af8:	2301      	moveq	r3, #1
 8005afa:	2300      	movne	r3, #0
 8005afc:	b2db      	uxtb	r3, r3
 8005afe:	e012      	b.n	8005b26 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8005b00:	483c      	ldr	r0, [pc, #240]	@ (8005bf4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005b02:	f7ff fec4 	bl	800588e <LL_ADC_IsEnabled>
 8005b06:	4604      	mov	r4, r0
 8005b08:	483b      	ldr	r0, [pc, #236]	@ (8005bf8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005b0a:	f7ff fec0 	bl	800588e <LL_ADC_IsEnabled>
 8005b0e:	4603      	mov	r3, r0
 8005b10:	431c      	orrs	r4, r3
 8005b12:	483c      	ldr	r0, [pc, #240]	@ (8005c04 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005b14:	f7ff febb 	bl	800588e <LL_ADC_IsEnabled>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	4323      	orrs	r3, r4
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	bf0c      	ite	eq
 8005b20:	2301      	moveq	r3, #1
 8005b22:	2300      	movne	r3, #0
 8005b24:	b2db      	uxtb	r3, r3
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d056      	beq.n	8005bd8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005b2a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005b32:	f023 030f 	bic.w	r3, r3, #15
 8005b36:	683a      	ldr	r2, [r7, #0]
 8005b38:	6811      	ldr	r1, [r2, #0]
 8005b3a:	683a      	ldr	r2, [r7, #0]
 8005b3c:	6892      	ldr	r2, [r2, #8]
 8005b3e:	430a      	orrs	r2, r1
 8005b40:	431a      	orrs	r2, r3
 8005b42:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b44:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005b46:	e047      	b.n	8005bd8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005b48:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005b50:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b52:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005b5c:	d004      	beq.n	8005b68 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4a23      	ldr	r2, [pc, #140]	@ (8005bf0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d10f      	bne.n	8005b88 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8005b68:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005b6c:	f7ff fe8f 	bl	800588e <LL_ADC_IsEnabled>
 8005b70:	4604      	mov	r4, r0
 8005b72:	481f      	ldr	r0, [pc, #124]	@ (8005bf0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005b74:	f7ff fe8b 	bl	800588e <LL_ADC_IsEnabled>
 8005b78:	4603      	mov	r3, r0
 8005b7a:	4323      	orrs	r3, r4
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	bf0c      	ite	eq
 8005b80:	2301      	moveq	r3, #1
 8005b82:	2300      	movne	r3, #0
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	e012      	b.n	8005bae <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8005b88:	481a      	ldr	r0, [pc, #104]	@ (8005bf4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005b8a:	f7ff fe80 	bl	800588e <LL_ADC_IsEnabled>
 8005b8e:	4604      	mov	r4, r0
 8005b90:	4819      	ldr	r0, [pc, #100]	@ (8005bf8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005b92:	f7ff fe7c 	bl	800588e <LL_ADC_IsEnabled>
 8005b96:	4603      	mov	r3, r0
 8005b98:	431c      	orrs	r4, r3
 8005b9a:	481a      	ldr	r0, [pc, #104]	@ (8005c04 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005b9c:	f7ff fe77 	bl	800588e <LL_ADC_IsEnabled>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	4323      	orrs	r3, r4
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	bf0c      	ite	eq
 8005ba8:	2301      	moveq	r3, #1
 8005baa:	2300      	movne	r3, #0
 8005bac:	b2db      	uxtb	r3, r3
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d012      	beq.n	8005bd8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005bb2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005bb4:	689b      	ldr	r3, [r3, #8]
 8005bb6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005bba:	f023 030f 	bic.w	r3, r3, #15
 8005bbe:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005bc0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005bc2:	e009      	b.n	8005bd8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bc8:	f043 0220 	orr.w	r2, r3, #32
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8005bd6:	e000      	b.n	8005bda <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005bd8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005be2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	3784      	adds	r7, #132	@ 0x84
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd90      	pop	{r4, r7, pc}
 8005bee:	bf00      	nop
 8005bf0:	50000100 	.word	0x50000100
 8005bf4:	50000400 	.word	0x50000400
 8005bf8:	50000500 	.word	0x50000500
 8005bfc:	50000300 	.word	0x50000300
 8005c00:	50000700 	.word	0x50000700
 8005c04:	50000600 	.word	0x50000600

08005c08 <HAL_CORDIC_Init>:
  * @brief  Initialize the CORDIC peripheral and the associated handle.
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b082      	sub	sp, #8
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d101      	bne.n	8005c1a <HAL_CORDIC_Init+0x12>
  {
    /* Return error status */
    return HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
 8005c18:	e023      	b.n	8005c62 <HAL_CORDIC_Init+0x5a>

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005c20:	b2db      	uxtb	r3, r3
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d106      	bne.n	8005c34 <HAL_CORDIC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcordic->Lock = HAL_UNLOCKED;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize the low level hardware */
    HAL_CORDIC_MspInit(hcordic);
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f7fd fed8 	bl	80039e4 <HAL_CORDIC_MspInit>
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2200      	movs	r2, #0
 8005c38:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset pInBuff and pOutBuff */
  hcordic->pInBuff = NULL;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	605a      	str	r2, [r3, #4]
  hcordic->pOutBuff = NULL;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2200      	movs	r2, #0
 8005c44:	609a      	str	r2, [r3, #8]

  /* Reset NbCalcToOrder and NbCalcToGet */
  hcordic->NbCalcToOrder = 0U;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	60da      	str	r2, [r3, #12]
  hcordic->NbCalcToGet = 0U;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	611a      	str	r2, [r3, #16]

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2200      	movs	r2, #0
 8005c56:	615a      	str	r2, [r3, #20]

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Return function status */
  return HAL_OK;
 8005c60:	2300      	movs	r3, #0
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	3708      	adds	r7, #8
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}
	...

08005c6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b085      	sub	sp, #20
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f003 0307 	and.w	r3, r3, #7
 8005c7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8005cb0 <__NVIC_SetPriorityGrouping+0x44>)
 8005c7e:	68db      	ldr	r3, [r3, #12]
 8005c80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005c82:	68ba      	ldr	r2, [r7, #8]
 8005c84:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005c88:	4013      	ands	r3, r2
 8005c8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005c94:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005c98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005c9e:	4a04      	ldr	r2, [pc, #16]	@ (8005cb0 <__NVIC_SetPriorityGrouping+0x44>)
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	60d3      	str	r3, [r2, #12]
}
 8005ca4:	bf00      	nop
 8005ca6:	3714      	adds	r7, #20
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cae:	4770      	bx	lr
 8005cb0:	e000ed00 	.word	0xe000ed00

08005cb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005cb8:	4b04      	ldr	r3, [pc, #16]	@ (8005ccc <__NVIC_GetPriorityGrouping+0x18>)
 8005cba:	68db      	ldr	r3, [r3, #12]
 8005cbc:	0a1b      	lsrs	r3, r3, #8
 8005cbe:	f003 0307 	and.w	r3, r3, #7
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cca:	4770      	bx	lr
 8005ccc:	e000ed00 	.word	0xe000ed00

08005cd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b083      	sub	sp, #12
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	db0b      	blt.n	8005cfa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005ce2:	79fb      	ldrb	r3, [r7, #7]
 8005ce4:	f003 021f 	and.w	r2, r3, #31
 8005ce8:	4907      	ldr	r1, [pc, #28]	@ (8005d08 <__NVIC_EnableIRQ+0x38>)
 8005cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cee:	095b      	lsrs	r3, r3, #5
 8005cf0:	2001      	movs	r0, #1
 8005cf2:	fa00 f202 	lsl.w	r2, r0, r2
 8005cf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005cfa:	bf00      	nop
 8005cfc:	370c      	adds	r7, #12
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d04:	4770      	bx	lr
 8005d06:	bf00      	nop
 8005d08:	e000e100 	.word	0xe000e100

08005d0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b083      	sub	sp, #12
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	4603      	mov	r3, r0
 8005d14:	6039      	str	r1, [r7, #0]
 8005d16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	db0a      	blt.n	8005d36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	b2da      	uxtb	r2, r3
 8005d24:	490c      	ldr	r1, [pc, #48]	@ (8005d58 <__NVIC_SetPriority+0x4c>)
 8005d26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d2a:	0112      	lsls	r2, r2, #4
 8005d2c:	b2d2      	uxtb	r2, r2
 8005d2e:	440b      	add	r3, r1
 8005d30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005d34:	e00a      	b.n	8005d4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	b2da      	uxtb	r2, r3
 8005d3a:	4908      	ldr	r1, [pc, #32]	@ (8005d5c <__NVIC_SetPriority+0x50>)
 8005d3c:	79fb      	ldrb	r3, [r7, #7]
 8005d3e:	f003 030f 	and.w	r3, r3, #15
 8005d42:	3b04      	subs	r3, #4
 8005d44:	0112      	lsls	r2, r2, #4
 8005d46:	b2d2      	uxtb	r2, r2
 8005d48:	440b      	add	r3, r1
 8005d4a:	761a      	strb	r2, [r3, #24]
}
 8005d4c:	bf00      	nop
 8005d4e:	370c      	adds	r7, #12
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr
 8005d58:	e000e100 	.word	0xe000e100
 8005d5c:	e000ed00 	.word	0xe000ed00

08005d60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b089      	sub	sp, #36	@ 0x24
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	60f8      	str	r0, [r7, #12]
 8005d68:	60b9      	str	r1, [r7, #8]
 8005d6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	f003 0307 	and.w	r3, r3, #7
 8005d72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005d74:	69fb      	ldr	r3, [r7, #28]
 8005d76:	f1c3 0307 	rsb	r3, r3, #7
 8005d7a:	2b04      	cmp	r3, #4
 8005d7c:	bf28      	it	cs
 8005d7e:	2304      	movcs	r3, #4
 8005d80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005d82:	69fb      	ldr	r3, [r7, #28]
 8005d84:	3304      	adds	r3, #4
 8005d86:	2b06      	cmp	r3, #6
 8005d88:	d902      	bls.n	8005d90 <NVIC_EncodePriority+0x30>
 8005d8a:	69fb      	ldr	r3, [r7, #28]
 8005d8c:	3b03      	subs	r3, #3
 8005d8e:	e000      	b.n	8005d92 <NVIC_EncodePriority+0x32>
 8005d90:	2300      	movs	r3, #0
 8005d92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d94:	f04f 32ff 	mov.w	r2, #4294967295
 8005d98:	69bb      	ldr	r3, [r7, #24]
 8005d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d9e:	43da      	mvns	r2, r3
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	401a      	ands	r2, r3
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005da8:	f04f 31ff 	mov.w	r1, #4294967295
 8005dac:	697b      	ldr	r3, [r7, #20]
 8005dae:	fa01 f303 	lsl.w	r3, r1, r3
 8005db2:	43d9      	mvns	r1, r3
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005db8:	4313      	orrs	r3, r2
         );
}
 8005dba:	4618      	mov	r0, r3
 8005dbc:	3724      	adds	r7, #36	@ 0x24
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc4:	4770      	bx	lr
	...

08005dc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b082      	sub	sp, #8
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	3b01      	subs	r3, #1
 8005dd4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005dd8:	d301      	bcc.n	8005dde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e00f      	b.n	8005dfe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005dde:	4a0a      	ldr	r2, [pc, #40]	@ (8005e08 <SysTick_Config+0x40>)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	3b01      	subs	r3, #1
 8005de4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005de6:	210f      	movs	r1, #15
 8005de8:	f04f 30ff 	mov.w	r0, #4294967295
 8005dec:	f7ff ff8e 	bl	8005d0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005df0:	4b05      	ldr	r3, [pc, #20]	@ (8005e08 <SysTick_Config+0x40>)
 8005df2:	2200      	movs	r2, #0
 8005df4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005df6:	4b04      	ldr	r3, [pc, #16]	@ (8005e08 <SysTick_Config+0x40>)
 8005df8:	2207      	movs	r2, #7
 8005dfa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005dfc:	2300      	movs	r3, #0
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	3708      	adds	r7, #8
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd80      	pop	{r7, pc}
 8005e06:	bf00      	nop
 8005e08:	e000e010 	.word	0xe000e010

08005e0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b082      	sub	sp, #8
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e14:	6878      	ldr	r0, [r7, #4]
 8005e16:	f7ff ff29 	bl	8005c6c <__NVIC_SetPriorityGrouping>
}
 8005e1a:	bf00      	nop
 8005e1c:	3708      	adds	r7, #8
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}

08005e22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005e22:	b580      	push	{r7, lr}
 8005e24:	b086      	sub	sp, #24
 8005e26:	af00      	add	r7, sp, #0
 8005e28:	4603      	mov	r3, r0
 8005e2a:	60b9      	str	r1, [r7, #8]
 8005e2c:	607a      	str	r2, [r7, #4]
 8005e2e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005e30:	f7ff ff40 	bl	8005cb4 <__NVIC_GetPriorityGrouping>
 8005e34:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e36:	687a      	ldr	r2, [r7, #4]
 8005e38:	68b9      	ldr	r1, [r7, #8]
 8005e3a:	6978      	ldr	r0, [r7, #20]
 8005e3c:	f7ff ff90 	bl	8005d60 <NVIC_EncodePriority>
 8005e40:	4602      	mov	r2, r0
 8005e42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e46:	4611      	mov	r1, r2
 8005e48:	4618      	mov	r0, r3
 8005e4a:	f7ff ff5f 	bl	8005d0c <__NVIC_SetPriority>
}
 8005e4e:	bf00      	nop
 8005e50:	3718      	adds	r7, #24
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}

08005e56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e56:	b580      	push	{r7, lr}
 8005e58:	b082      	sub	sp, #8
 8005e5a:	af00      	add	r7, sp, #0
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e64:	4618      	mov	r0, r3
 8005e66:	f7ff ff33 	bl	8005cd0 <__NVIC_EnableIRQ>
}
 8005e6a:	bf00      	nop
 8005e6c:	3708      	adds	r7, #8
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}

08005e72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005e72:	b580      	push	{r7, lr}
 8005e74:	b082      	sub	sp, #8
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f7ff ffa4 	bl	8005dc8 <SysTick_Config>
 8005e80:	4603      	mov	r3, r0
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3708      	adds	r7, #8
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}

08005e8a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005e8a:	b580      	push	{r7, lr}
 8005e8c:	b082      	sub	sp, #8
 8005e8e:	af00      	add	r7, sp, #0
 8005e90:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d101      	bne.n	8005e9c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	e014      	b.n	8005ec6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	791b      	ldrb	r3, [r3, #4]
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d105      	bne.n	8005eb2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	f7fd fdb9 	bl	8003a24 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2202      	movs	r2, #2
 8005eb6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005ec4:	2300      	movs	r3, #0
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	3708      	adds	r7, #8
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bd80      	pop	{r7, pc}
	...

08005ed0 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b085      	sub	sp, #20
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d101      	bne.n	8005ee4 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	e056      	b.n	8005f92 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	795b      	ldrb	r3, [r3, #5]
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	d101      	bne.n	8005ef0 <HAL_DAC_Start+0x20>
 8005eec:	2302      	movs	r3, #2
 8005eee:	e050      	b.n	8005f92 <HAL_DAC_Start+0xc2>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2202      	movs	r2, #2
 8005efa:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	6819      	ldr	r1, [r3, #0]
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	f003 0310 	and.w	r3, r3, #16
 8005f08:	2201      	movs	r2, #1
 8005f0a:	409a      	lsls	r2, r3
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	430a      	orrs	r2, r1
 8005f12:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005f14:	4b22      	ldr	r3, [pc, #136]	@ (8005fa0 <HAL_DAC_Start+0xd0>)
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	099b      	lsrs	r3, r3, #6
 8005f1a:	4a22      	ldr	r2, [pc, #136]	@ (8005fa4 <HAL_DAC_Start+0xd4>)
 8005f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8005f20:	099b      	lsrs	r3, r3, #6
 8005f22:	3301      	adds	r3, #1
 8005f24:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8005f26:	e002      	b.n	8005f2e <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	3b01      	subs	r3, #1
 8005f2c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d1f9      	bne.n	8005f28 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d10f      	bne.n	8005f5a <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8005f44:	2b02      	cmp	r3, #2
 8005f46:	d11d      	bne.n	8005f84 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	685a      	ldr	r2, [r3, #4]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f042 0201 	orr.w	r2, r2, #1
 8005f56:	605a      	str	r2, [r3, #4]
 8005f58:	e014      	b.n	8005f84 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	f003 0310 	and.w	r3, r3, #16
 8005f6a:	2102      	movs	r1, #2
 8005f6c:	fa01 f303 	lsl.w	r3, r1, r3
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d107      	bne.n	8005f84 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	685a      	ldr	r2, [r3, #4]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f042 0202 	orr.w	r2, r2, #2
 8005f82:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2201      	movs	r2, #1
 8005f88:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005f90:	2300      	movs	r3, #0
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	3714      	adds	r7, #20
 8005f96:	46bd      	mov	sp, r7
 8005f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9c:	4770      	bx	lr
 8005f9e:	bf00      	nop
 8005fa0:	2000002c 	.word	0x2000002c
 8005fa4:	053e2d63 	.word	0x053e2d63

08005fa8 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b084      	sub	sp, #16
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fbe:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d01d      	beq.n	8006006 <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d018      	beq.n	8006006 <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2204      	movs	r2, #4
 8005fd8:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	691b      	ldr	r3, [r3, #16]
 8005fde:	f043 0201 	orr.w	r2, r3, #1
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005fee:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	681a      	ldr	r2, [r3, #0]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005ffe:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8006000:	6878      	ldr	r0, [r7, #4]
 8006002:	f000 f854 	bl	80060ae <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800600c:	2b00      	cmp	r3, #0
 800600e:	d01d      	beq.n	800604c <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006016:	2b00      	cmp	r3, #0
 8006018:	d018      	beq.n	800604c <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2204      	movs	r2, #4
 800601e:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	691b      	ldr	r3, [r3, #16]
 8006024:	f043 0202 	orr.w	r2, r3, #2
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8006034:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	681a      	ldr	r2, [r3, #0]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8006044:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	f000 f9f4 	bl	8006434 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 800604c:	bf00      	nop
 800604e:	3710      	adds	r7, #16
 8006050:	46bd      	mov	sp, r7
 8006052:	bd80      	pop	{r7, pc}

08006054 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8006054:	b480      	push	{r7}
 8006056:	b087      	sub	sp, #28
 8006058:	af00      	add	r7, sp, #0
 800605a:	60f8      	str	r0, [r7, #12]
 800605c:	60b9      	str	r1, [r7, #8]
 800605e:	607a      	str	r2, [r7, #4]
 8006060:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8006062:	2300      	movs	r3, #0
 8006064:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d101      	bne.n	8006070 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 800606c:	2301      	movs	r3, #1
 800606e:	e018      	b.n	80060a2 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d105      	bne.n	800608e <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8006082:	697a      	ldr	r2, [r7, #20]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	4413      	add	r3, r2
 8006088:	3308      	adds	r3, #8
 800608a:	617b      	str	r3, [r7, #20]
 800608c:	e004      	b.n	8006098 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800608e:	697a      	ldr	r2, [r7, #20]
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	4413      	add	r3, r2
 8006094:	3314      	adds	r3, #20
 8006096:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	461a      	mov	r2, r3
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80060a0:	2300      	movs	r3, #0
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	371c      	adds	r7, #28
 80060a6:	46bd      	mov	sp, r7
 80060a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ac:	4770      	bx	lr

080060ae <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80060ae:	b480      	push	{r7}
 80060b0:	b083      	sub	sp, #12
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80060b6:	bf00      	nop
 80060b8:	370c      	adds	r7, #12
 80060ba:	46bd      	mov	sp, r7
 80060bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c0:	4770      	bx	lr
	...

080060c4 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b08a      	sub	sp, #40	@ 0x28
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	60f8      	str	r0, [r7, #12]
 80060cc:	60b9      	str	r1, [r7, #8]
 80060ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060d0:	2300      	movs	r3, #0
 80060d2:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d002      	beq.n	80060e0 <HAL_DAC_ConfigChannel+0x1c>
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d101      	bne.n	80060e4 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80060e0:	2301      	movs	r3, #1
 80060e2:	e19e      	b.n	8006422 <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	795b      	ldrb	r3, [r3, #5]
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d101      	bne.n	80060f0 <HAL_DAC_ConfigChannel+0x2c>
 80060ec:	2302      	movs	r3, #2
 80060ee:	e198      	b.n	8006422 <HAL_DAC_ConfigChannel+0x35e>
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2201      	movs	r2, #1
 80060f4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	2202      	movs	r2, #2
 80060fa:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	2b04      	cmp	r3, #4
 8006102:	d17a      	bne.n	80061fa <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8006104:	f7fe f8e4 	bl	80042d0 <HAL_GetTick>
 8006108:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d13d      	bne.n	800618c <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006110:	e018      	b.n	8006144 <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006112:	f7fe f8dd 	bl	80042d0 <HAL_GetTick>
 8006116:	4602      	mov	r2, r0
 8006118:	69bb      	ldr	r3, [r7, #24]
 800611a:	1ad3      	subs	r3, r2, r3
 800611c:	2b01      	cmp	r3, #1
 800611e:	d911      	bls.n	8006144 <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006126:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800612a:	2b00      	cmp	r3, #0
 800612c:	d00a      	beq.n	8006144 <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	691b      	ldr	r3, [r3, #16]
 8006132:	f043 0208 	orr.w	r2, r3, #8
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2203      	movs	r2, #3
 800613e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8006140:	2303      	movs	r3, #3
 8006142:	e16e      	b.n	8006422 <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800614a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800614e:	2b00      	cmp	r3, #0
 8006150:	d1df      	bne.n	8006112 <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	68ba      	ldr	r2, [r7, #8]
 8006158:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800615a:	641a      	str	r2, [r3, #64]	@ 0x40
 800615c:	e020      	b.n	80061a0 <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800615e:	f7fe f8b7 	bl	80042d0 <HAL_GetTick>
 8006162:	4602      	mov	r2, r0
 8006164:	69bb      	ldr	r3, [r7, #24]
 8006166:	1ad3      	subs	r3, r2, r3
 8006168:	2b01      	cmp	r3, #1
 800616a:	d90f      	bls.n	800618c <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006172:	2b00      	cmp	r3, #0
 8006174:	da0a      	bge.n	800618c <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	691b      	ldr	r3, [r3, #16]
 800617a:	f043 0208 	orr.w	r2, r3, #8
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	2203      	movs	r2, #3
 8006186:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8006188:	2303      	movs	r3, #3
 800618a:	e14a      	b.n	8006422 <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006192:	2b00      	cmp	r3, #0
 8006194:	dbe3      	blt.n	800615e <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	68ba      	ldr	r2, [r7, #8]
 800619c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800619e:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	f003 0310 	and.w	r3, r3, #16
 80061ac:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80061b0:	fa01 f303 	lsl.w	r3, r1, r3
 80061b4:	43db      	mvns	r3, r3
 80061b6:	ea02 0103 	and.w	r1, r2, r3
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	f003 0310 	and.w	r3, r3, #16
 80061c4:	409a      	lsls	r2, r3
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	430a      	orrs	r2, r1
 80061cc:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	f003 0310 	and.w	r3, r3, #16
 80061da:	21ff      	movs	r1, #255	@ 0xff
 80061dc:	fa01 f303 	lsl.w	r3, r1, r3
 80061e0:	43db      	mvns	r3, r3
 80061e2:	ea02 0103 	and.w	r1, r2, r3
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f003 0310 	and.w	r3, r3, #16
 80061f0:	409a      	lsls	r2, r3
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	430a      	orrs	r2, r1
 80061f8:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	69db      	ldr	r3, [r3, #28]
 80061fe:	2b01      	cmp	r3, #1
 8006200:	d11d      	bne.n	800623e <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006208:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	f003 0310 	and.w	r3, r3, #16
 8006210:	221f      	movs	r2, #31
 8006212:	fa02 f303 	lsl.w	r3, r2, r3
 8006216:	43db      	mvns	r3, r3
 8006218:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800621a:	4013      	ands	r3, r2
 800621c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	6a1b      	ldr	r3, [r3, #32]
 8006222:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	f003 0310 	and.w	r3, r3, #16
 800622a:	697a      	ldr	r2, [r7, #20]
 800622c:	fa02 f303 	lsl.w	r3, r2, r3
 8006230:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006232:	4313      	orrs	r3, r2
 8006234:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800623c:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006244:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f003 0310 	and.w	r3, r3, #16
 800624c:	2207      	movs	r2, #7
 800624e:	fa02 f303 	lsl.w	r3, r2, r3
 8006252:	43db      	mvns	r3, r3
 8006254:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006256:	4013      	ands	r3, r2
 8006258:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	699b      	ldr	r3, [r3, #24]
 800625e:	2b01      	cmp	r3, #1
 8006260:	d102      	bne.n	8006268 <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 8006262:	2300      	movs	r3, #0
 8006264:	623b      	str	r3, [r7, #32]
 8006266:	e00f      	b.n	8006288 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	699b      	ldr	r3, [r3, #24]
 800626c:	2b02      	cmp	r3, #2
 800626e:	d102      	bne.n	8006276 <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8006270:	2301      	movs	r3, #1
 8006272:	623b      	str	r3, [r7, #32]
 8006274:	e008      	b.n	8006288 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	695b      	ldr	r3, [r3, #20]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d102      	bne.n	8006284 <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800627e:	2301      	movs	r3, #1
 8006280:	623b      	str	r3, [r7, #32]
 8006282:	e001      	b.n	8006288 <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8006284:	2300      	movs	r3, #0
 8006286:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	689a      	ldr	r2, [r3, #8]
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	695b      	ldr	r3, [r3, #20]
 8006290:	4313      	orrs	r3, r2
 8006292:	6a3a      	ldr	r2, [r7, #32]
 8006294:	4313      	orrs	r3, r2
 8006296:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	f003 0310 	and.w	r3, r3, #16
 800629e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80062a2:	fa02 f303 	lsl.w	r3, r2, r3
 80062a6:	43db      	mvns	r3, r3
 80062a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062aa:	4013      	ands	r3, r2
 80062ac:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	791b      	ldrb	r3, [r3, #4]
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	d102      	bne.n	80062bc <HAL_DAC_ConfigChannel+0x1f8>
 80062b6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80062ba:	e000      	b.n	80062be <HAL_DAC_ConfigChannel+0x1fa>
 80062bc:	2300      	movs	r3, #0
 80062be:	697a      	ldr	r2, [r7, #20]
 80062c0:	4313      	orrs	r3, r2
 80062c2:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f003 0310 	and.w	r3, r3, #16
 80062ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80062ce:	fa02 f303 	lsl.w	r3, r2, r3
 80062d2:	43db      	mvns	r3, r3
 80062d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062d6:	4013      	ands	r3, r2
 80062d8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	795b      	ldrb	r3, [r3, #5]
 80062de:	2b01      	cmp	r3, #1
 80062e0:	d102      	bne.n	80062e8 <HAL_DAC_ConfigChannel+0x224>
 80062e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80062e6:	e000      	b.n	80062ea <HAL_DAC_ConfigChannel+0x226>
 80062e8:	2300      	movs	r3, #0
 80062ea:	697a      	ldr	r2, [r7, #20]
 80062ec:	4313      	orrs	r3, r2
 80062ee:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80062f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f2:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80062f6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	2b02      	cmp	r3, #2
 80062fe:	d114      	bne.n	800632a <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8006300:	f002 ff7a 	bl	80091f8 <HAL_RCC_GetHCLKFreq>
 8006304:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	4a48      	ldr	r2, [pc, #288]	@ (800642c <HAL_DAC_ConfigChannel+0x368>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d904      	bls.n	8006318 <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800630e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006310:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006314:	627b      	str	r3, [r7, #36]	@ 0x24
 8006316:	e00f      	b.n	8006338 <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	4a45      	ldr	r2, [pc, #276]	@ (8006430 <HAL_DAC_ConfigChannel+0x36c>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d90a      	bls.n	8006336 <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8006320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006322:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006326:	627b      	str	r3, [r7, #36]	@ 0x24
 8006328:	e006      	b.n	8006338 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800632a:	68bb      	ldr	r3, [r7, #8]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006330:	4313      	orrs	r3, r2
 8006332:	627b      	str	r3, [r7, #36]	@ 0x24
 8006334:	e000      	b.n	8006338 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8006336:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f003 0310 	and.w	r3, r3, #16
 800633e:	697a      	ldr	r2, [r7, #20]
 8006340:	fa02 f303 	lsl.w	r3, r2, r3
 8006344:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006346:	4313      	orrs	r3, r2
 8006348:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006350:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	6819      	ldr	r1, [r3, #0]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	f003 0310 	and.w	r3, r3, #16
 800635e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006362:	fa02 f303 	lsl.w	r3, r2, r3
 8006366:	43da      	mvns	r2, r3
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	400a      	ands	r2, r1
 800636e:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f003 0310 	and.w	r3, r3, #16
 800637e:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8006382:	fa02 f303 	lsl.w	r3, r2, r3
 8006386:	43db      	mvns	r3, r3
 8006388:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800638a:	4013      	ands	r3, r2
 800638c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	68db      	ldr	r3, [r3, #12]
 8006392:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	f003 0310 	and.w	r3, r3, #16
 800639a:	697a      	ldr	r2, [r7, #20]
 800639c:	fa02 f303 	lsl.w	r3, r2, r3
 80063a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063a2:	4313      	orrs	r3, r2
 80063a4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063ac:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	6819      	ldr	r1, [r3, #0]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	f003 0310 	and.w	r3, r3, #16
 80063ba:	22c0      	movs	r2, #192	@ 0xc0
 80063bc:	fa02 f303 	lsl.w	r3, r2, r3
 80063c0:	43da      	mvns	r2, r3
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	400a      	ands	r2, r1
 80063c8:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	68db      	ldr	r3, [r3, #12]
 80063ce:	089b      	lsrs	r3, r3, #2
 80063d0:	f003 030f 	and.w	r3, r3, #15
 80063d4:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	691b      	ldr	r3, [r3, #16]
 80063da:	089b      	lsrs	r3, r3, #2
 80063dc:	021b      	lsls	r3, r3, #8
 80063de:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80063e2:	697a      	ldr	r2, [r7, #20]
 80063e4:	4313      	orrs	r3, r2
 80063e6:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	f003 0310 	and.w	r3, r3, #16
 80063f4:	f640 710f 	movw	r1, #3855	@ 0xf0f
 80063f8:	fa01 f303 	lsl.w	r3, r1, r3
 80063fc:	43db      	mvns	r3, r3
 80063fe:	ea02 0103 	and.w	r1, r2, r3
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f003 0310 	and.w	r3, r3, #16
 8006408:	697a      	ldr	r2, [r7, #20]
 800640a:	409a      	lsls	r2, r3
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	430a      	orrs	r2, r1
 8006412:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2201      	movs	r2, #1
 8006418:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2200      	movs	r2, #0
 800641e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8006420:	7ffb      	ldrb	r3, [r7, #31]
}
 8006422:	4618      	mov	r0, r3
 8006424:	3728      	adds	r7, #40	@ 0x28
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}
 800642a:	bf00      	nop
 800642c:	09896800 	.word	0x09896800
 8006430:	04c4b400 	.word	0x04c4b400

08006434 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8006434:	b480      	push	{r7}
 8006436:	b083      	sub	sp, #12
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 800643c:	bf00      	nop
 800643e:	370c      	adds	r7, #12
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr

08006448 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b084      	sub	sp, #16
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d101      	bne.n	800645a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006456:	2301      	movs	r3, #1
 8006458:	e08d      	b.n	8006576 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	461a      	mov	r2, r3
 8006460:	4b47      	ldr	r3, [pc, #284]	@ (8006580 <HAL_DMA_Init+0x138>)
 8006462:	429a      	cmp	r2, r3
 8006464:	d80f      	bhi.n	8006486 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	461a      	mov	r2, r3
 800646c:	4b45      	ldr	r3, [pc, #276]	@ (8006584 <HAL_DMA_Init+0x13c>)
 800646e:	4413      	add	r3, r2
 8006470:	4a45      	ldr	r2, [pc, #276]	@ (8006588 <HAL_DMA_Init+0x140>)
 8006472:	fba2 2303 	umull	r2, r3, r2, r3
 8006476:	091b      	lsrs	r3, r3, #4
 8006478:	009a      	lsls	r2, r3, #2
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	4a42      	ldr	r2, [pc, #264]	@ (800658c <HAL_DMA_Init+0x144>)
 8006482:	641a      	str	r2, [r3, #64]	@ 0x40
 8006484:	e00e      	b.n	80064a4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	461a      	mov	r2, r3
 800648c:	4b40      	ldr	r3, [pc, #256]	@ (8006590 <HAL_DMA_Init+0x148>)
 800648e:	4413      	add	r3, r2
 8006490:	4a3d      	ldr	r2, [pc, #244]	@ (8006588 <HAL_DMA_Init+0x140>)
 8006492:	fba2 2303 	umull	r2, r3, r2, r3
 8006496:	091b      	lsrs	r3, r3, #4
 8006498:	009a      	lsls	r2, r3, #2
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	4a3c      	ldr	r2, [pc, #240]	@ (8006594 <HAL_DMA_Init+0x14c>)
 80064a2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2202      	movs	r2, #2
 80064a8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80064ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064be:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80064c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	691b      	ldr	r3, [r3, #16]
 80064ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	699b      	ldr	r3, [r3, #24]
 80064da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6a1b      	ldr	r3, [r3, #32]
 80064e6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80064e8:	68fa      	ldr	r2, [r7, #12]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	68fa      	ldr	r2, [r7, #12]
 80064f4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f000 f9b6 	bl	8006868 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	689b      	ldr	r3, [r3, #8]
 8006500:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006504:	d102      	bne.n	800650c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2200      	movs	r2, #0
 800650a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	685a      	ldr	r2, [r3, #4]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006514:	b2d2      	uxtb	r2, r2
 8006516:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800651c:	687a      	ldr	r2, [r7, #4]
 800651e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006520:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d010      	beq.n	800654c <HAL_DMA_Init+0x104>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	685b      	ldr	r3, [r3, #4]
 800652e:	2b04      	cmp	r3, #4
 8006530:	d80c      	bhi.n	800654c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	f000 f9d6 	bl	80068e4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800653c:	2200      	movs	r2, #0
 800653e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006544:	687a      	ldr	r2, [r7, #4]
 8006546:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006548:	605a      	str	r2, [r3, #4]
 800654a:	e008      	b.n	800655e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2200      	movs	r2, #0
 8006550:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2200      	movs	r2, #0
 8006556:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2200      	movs	r2, #0
 800655c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2200      	movs	r2, #0
 8006562:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2201      	movs	r2, #1
 8006568:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2200      	movs	r2, #0
 8006570:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006574:	2300      	movs	r3, #0
}
 8006576:	4618      	mov	r0, r3
 8006578:	3710      	adds	r7, #16
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}
 800657e:	bf00      	nop
 8006580:	40020407 	.word	0x40020407
 8006584:	bffdfff8 	.word	0xbffdfff8
 8006588:	cccccccd 	.word	0xcccccccd
 800658c:	40020000 	.word	0x40020000
 8006590:	bffdfbf8 	.word	0xbffdfbf8
 8006594:	40020400 	.word	0x40020400

08006598 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b086      	sub	sp, #24
 800659c:	af00      	add	r7, sp, #0
 800659e:	60f8      	str	r0, [r7, #12]
 80065a0:	60b9      	str	r1, [r7, #8]
 80065a2:	607a      	str	r2, [r7, #4]
 80065a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065a6:	2300      	movs	r3, #0
 80065a8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80065b0:	2b01      	cmp	r3, #1
 80065b2:	d101      	bne.n	80065b8 <HAL_DMA_Start_IT+0x20>
 80065b4:	2302      	movs	r3, #2
 80065b6:	e066      	b.n	8006686 <HAL_DMA_Start_IT+0xee>
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	2201      	movs	r2, #1
 80065bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80065c6:	b2db      	uxtb	r3, r3
 80065c8:	2b01      	cmp	r3, #1
 80065ca:	d155      	bne.n	8006678 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2202      	movs	r2, #2
 80065d0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2200      	movs	r2, #0
 80065d8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	681a      	ldr	r2, [r3, #0]
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f022 0201 	bic.w	r2, r2, #1
 80065e8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	687a      	ldr	r2, [r7, #4]
 80065ee:	68b9      	ldr	r1, [r7, #8]
 80065f0:	68f8      	ldr	r0, [r7, #12]
 80065f2:	f000 f8fb 	bl	80067ec <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d008      	beq.n	8006610 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	681a      	ldr	r2, [r3, #0]
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f042 020e 	orr.w	r2, r2, #14
 800660c:	601a      	str	r2, [r3, #0]
 800660e:	e00f      	b.n	8006630 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	681a      	ldr	r2, [r3, #0]
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f022 0204 	bic.w	r2, r2, #4
 800661e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	681a      	ldr	r2, [r3, #0]
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f042 020a 	orr.w	r2, r2, #10
 800662e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800663a:	2b00      	cmp	r3, #0
 800663c:	d007      	beq.n	800664e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006642:	681a      	ldr	r2, [r3, #0]
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006648:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800664c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006652:	2b00      	cmp	r3, #0
 8006654:	d007      	beq.n	8006666 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800665a:	681a      	ldr	r2, [r3, #0]
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006660:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006664:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	681a      	ldr	r2, [r3, #0]
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f042 0201 	orr.w	r2, r2, #1
 8006674:	601a      	str	r2, [r3, #0]
 8006676:	e005      	b.n	8006684 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2200      	movs	r2, #0
 800667c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006680:	2302      	movs	r3, #2
 8006682:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006684:	7dfb      	ldrb	r3, [r7, #23]
}
 8006686:	4618      	mov	r0, r3
 8006688:	3718      	adds	r7, #24
 800668a:	46bd      	mov	sp, r7
 800668c:	bd80      	pop	{r7, pc}

0800668e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800668e:	b580      	push	{r7, lr}
 8006690:	b084      	sub	sp, #16
 8006692:	af00      	add	r7, sp, #0
 8006694:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066aa:	f003 031f 	and.w	r3, r3, #31
 80066ae:	2204      	movs	r2, #4
 80066b0:	409a      	lsls	r2, r3
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	4013      	ands	r3, r2
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d026      	beq.n	8006708 <HAL_DMA_IRQHandler+0x7a>
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	f003 0304 	and.w	r3, r3, #4
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d021      	beq.n	8006708 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f003 0320 	and.w	r3, r3, #32
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d107      	bne.n	80066e2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	681a      	ldr	r2, [r3, #0]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f022 0204 	bic.w	r2, r2, #4
 80066e0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066e6:	f003 021f 	and.w	r2, r3, #31
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066ee:	2104      	movs	r1, #4
 80066f0:	fa01 f202 	lsl.w	r2, r1, r2
 80066f4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d071      	beq.n	80067e2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006706:	e06c      	b.n	80067e2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800670c:	f003 031f 	and.w	r3, r3, #31
 8006710:	2202      	movs	r2, #2
 8006712:	409a      	lsls	r2, r3
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	4013      	ands	r3, r2
 8006718:	2b00      	cmp	r3, #0
 800671a:	d02e      	beq.n	800677a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800671c:	68bb      	ldr	r3, [r7, #8]
 800671e:	f003 0302 	and.w	r3, r3, #2
 8006722:	2b00      	cmp	r3, #0
 8006724:	d029      	beq.n	800677a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f003 0320 	and.w	r3, r3, #32
 8006730:	2b00      	cmp	r3, #0
 8006732:	d10b      	bne.n	800674c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	681a      	ldr	r2, [r3, #0]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f022 020a 	bic.w	r2, r2, #10
 8006742:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2201      	movs	r2, #1
 8006748:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006750:	f003 021f 	and.w	r2, r3, #31
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006758:	2102      	movs	r1, #2
 800675a:	fa01 f202 	lsl.w	r2, r1, r2
 800675e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2200      	movs	r2, #0
 8006764:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800676c:	2b00      	cmp	r3, #0
 800676e:	d038      	beq.n	80067e2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006774:	6878      	ldr	r0, [r7, #4]
 8006776:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006778:	e033      	b.n	80067e2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800677e:	f003 031f 	and.w	r3, r3, #31
 8006782:	2208      	movs	r2, #8
 8006784:	409a      	lsls	r2, r3
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	4013      	ands	r3, r2
 800678a:	2b00      	cmp	r3, #0
 800678c:	d02a      	beq.n	80067e4 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	f003 0308 	and.w	r3, r3, #8
 8006794:	2b00      	cmp	r3, #0
 8006796:	d025      	beq.n	80067e4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f022 020e 	bic.w	r2, r2, #14
 80067a6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067ac:	f003 021f 	and.w	r2, r3, #31
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067b4:	2101      	movs	r1, #1
 80067b6:	fa01 f202 	lsl.w	r2, r1, r2
 80067ba:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2201      	movs	r2, #1
 80067c0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2201      	movs	r2, #1
 80067c6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2200      	movs	r2, #0
 80067ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d004      	beq.n	80067e4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80067e2:	bf00      	nop
 80067e4:	bf00      	nop
}
 80067e6:	3710      	adds	r7, #16
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bd80      	pop	{r7, pc}

080067ec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80067ec:	b480      	push	{r7}
 80067ee:	b085      	sub	sp, #20
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	60f8      	str	r0, [r7, #12]
 80067f4:	60b9      	str	r1, [r7, #8]
 80067f6:	607a      	str	r2, [r7, #4]
 80067f8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067fe:	68fa      	ldr	r2, [r7, #12]
 8006800:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006802:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006808:	2b00      	cmp	r3, #0
 800680a:	d004      	beq.n	8006816 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006810:	68fa      	ldr	r2, [r7, #12]
 8006812:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006814:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800681a:	f003 021f 	and.w	r2, r3, #31
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006822:	2101      	movs	r1, #1
 8006824:	fa01 f202 	lsl.w	r2, r1, r2
 8006828:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	683a      	ldr	r2, [r7, #0]
 8006830:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	689b      	ldr	r3, [r3, #8]
 8006836:	2b10      	cmp	r3, #16
 8006838:	d108      	bne.n	800684c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	687a      	ldr	r2, [r7, #4]
 8006840:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	68ba      	ldr	r2, [r7, #8]
 8006848:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800684a:	e007      	b.n	800685c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	68ba      	ldr	r2, [r7, #8]
 8006852:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	687a      	ldr	r2, [r7, #4]
 800685a:	60da      	str	r2, [r3, #12]
}
 800685c:	bf00      	nop
 800685e:	3714      	adds	r7, #20
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr

08006868 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006868:	b480      	push	{r7}
 800686a:	b087      	sub	sp, #28
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	461a      	mov	r2, r3
 8006876:	4b16      	ldr	r3, [pc, #88]	@ (80068d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8006878:	429a      	cmp	r2, r3
 800687a:	d802      	bhi.n	8006882 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800687c:	4b15      	ldr	r3, [pc, #84]	@ (80068d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800687e:	617b      	str	r3, [r7, #20]
 8006880:	e001      	b.n	8006886 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8006882:	4b15      	ldr	r3, [pc, #84]	@ (80068d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8006884:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8006886:	697b      	ldr	r3, [r7, #20]
 8006888:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	b2db      	uxtb	r3, r3
 8006890:	3b08      	subs	r3, #8
 8006892:	4a12      	ldr	r2, [pc, #72]	@ (80068dc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8006894:	fba2 2303 	umull	r2, r3, r2, r3
 8006898:	091b      	lsrs	r3, r3, #4
 800689a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068a0:	089b      	lsrs	r3, r3, #2
 80068a2:	009a      	lsls	r2, r3, #2
 80068a4:	693b      	ldr	r3, [r7, #16]
 80068a6:	4413      	add	r3, r2
 80068a8:	461a      	mov	r2, r3
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	4a0b      	ldr	r2, [pc, #44]	@ (80068e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80068b2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f003 031f 	and.w	r3, r3, #31
 80068ba:	2201      	movs	r2, #1
 80068bc:	409a      	lsls	r2, r3
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80068c2:	bf00      	nop
 80068c4:	371c      	adds	r7, #28
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr
 80068ce:	bf00      	nop
 80068d0:	40020407 	.word	0x40020407
 80068d4:	40020800 	.word	0x40020800
 80068d8:	40020820 	.word	0x40020820
 80068dc:	cccccccd 	.word	0xcccccccd
 80068e0:	40020880 	.word	0x40020880

080068e4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b085      	sub	sp, #20
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	b2db      	uxtb	r3, r3
 80068f2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80068f4:	68fa      	ldr	r2, [r7, #12]
 80068f6:	4b0b      	ldr	r3, [pc, #44]	@ (8006924 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80068f8:	4413      	add	r3, r2
 80068fa:	009b      	lsls	r3, r3, #2
 80068fc:	461a      	mov	r2, r3
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	4a08      	ldr	r2, [pc, #32]	@ (8006928 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8006906:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	3b01      	subs	r3, #1
 800690c:	f003 031f 	and.w	r3, r3, #31
 8006910:	2201      	movs	r2, #1
 8006912:	409a      	lsls	r2, r3
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8006918:	bf00      	nop
 800691a:	3714      	adds	r7, #20
 800691c:	46bd      	mov	sp, r7
 800691e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006922:	4770      	bx	lr
 8006924:	1000823f 	.word	0x1000823f
 8006928:	40020940 	.word	0x40020940

0800692c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800692c:	b480      	push	{r7}
 800692e:	b087      	sub	sp, #28
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
 8006934:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006936:	2300      	movs	r3, #0
 8006938:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800693a:	e15a      	b.n	8006bf2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	681a      	ldr	r2, [r3, #0]
 8006940:	2101      	movs	r1, #1
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	fa01 f303 	lsl.w	r3, r1, r3
 8006948:	4013      	ands	r3, r2
 800694a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2b00      	cmp	r3, #0
 8006950:	f000 814c 	beq.w	8006bec <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	f003 0303 	and.w	r3, r3, #3
 800695c:	2b01      	cmp	r3, #1
 800695e:	d005      	beq.n	800696c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	685b      	ldr	r3, [r3, #4]
 8006964:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006968:	2b02      	cmp	r3, #2
 800696a:	d130      	bne.n	80069ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	689b      	ldr	r3, [r3, #8]
 8006970:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	005b      	lsls	r3, r3, #1
 8006976:	2203      	movs	r2, #3
 8006978:	fa02 f303 	lsl.w	r3, r2, r3
 800697c:	43db      	mvns	r3, r3
 800697e:	693a      	ldr	r2, [r7, #16]
 8006980:	4013      	ands	r3, r2
 8006982:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	68da      	ldr	r2, [r3, #12]
 8006988:	697b      	ldr	r3, [r7, #20]
 800698a:	005b      	lsls	r3, r3, #1
 800698c:	fa02 f303 	lsl.w	r3, r2, r3
 8006990:	693a      	ldr	r2, [r7, #16]
 8006992:	4313      	orrs	r3, r2
 8006994:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	693a      	ldr	r2, [r7, #16]
 800699a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80069a2:	2201      	movs	r2, #1
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	fa02 f303 	lsl.w	r3, r2, r3
 80069aa:	43db      	mvns	r3, r3
 80069ac:	693a      	ldr	r2, [r7, #16]
 80069ae:	4013      	ands	r3, r2
 80069b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	685b      	ldr	r3, [r3, #4]
 80069b6:	091b      	lsrs	r3, r3, #4
 80069b8:	f003 0201 	and.w	r2, r3, #1
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	fa02 f303 	lsl.w	r3, r2, r3
 80069c2:	693a      	ldr	r2, [r7, #16]
 80069c4:	4313      	orrs	r3, r2
 80069c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	693a      	ldr	r2, [r7, #16]
 80069cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	685b      	ldr	r3, [r3, #4]
 80069d2:	f003 0303 	and.w	r3, r3, #3
 80069d6:	2b03      	cmp	r3, #3
 80069d8:	d017      	beq.n	8006a0a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	68db      	ldr	r3, [r3, #12]
 80069de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	005b      	lsls	r3, r3, #1
 80069e4:	2203      	movs	r2, #3
 80069e6:	fa02 f303 	lsl.w	r3, r2, r3
 80069ea:	43db      	mvns	r3, r3
 80069ec:	693a      	ldr	r2, [r7, #16]
 80069ee:	4013      	ands	r3, r2
 80069f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	689a      	ldr	r2, [r3, #8]
 80069f6:	697b      	ldr	r3, [r7, #20]
 80069f8:	005b      	lsls	r3, r3, #1
 80069fa:	fa02 f303 	lsl.w	r3, r2, r3
 80069fe:	693a      	ldr	r2, [r7, #16]
 8006a00:	4313      	orrs	r3, r2
 8006a02:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	693a      	ldr	r2, [r7, #16]
 8006a08:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	f003 0303 	and.w	r3, r3, #3
 8006a12:	2b02      	cmp	r3, #2
 8006a14:	d123      	bne.n	8006a5e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	08da      	lsrs	r2, r3, #3
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	3208      	adds	r2, #8
 8006a1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a22:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	f003 0307 	and.w	r3, r3, #7
 8006a2a:	009b      	lsls	r3, r3, #2
 8006a2c:	220f      	movs	r2, #15
 8006a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a32:	43db      	mvns	r3, r3
 8006a34:	693a      	ldr	r2, [r7, #16]
 8006a36:	4013      	ands	r3, r2
 8006a38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	691a      	ldr	r2, [r3, #16]
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	f003 0307 	and.w	r3, r3, #7
 8006a44:	009b      	lsls	r3, r3, #2
 8006a46:	fa02 f303 	lsl.w	r3, r2, r3
 8006a4a:	693a      	ldr	r2, [r7, #16]
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006a50:	697b      	ldr	r3, [r7, #20]
 8006a52:	08da      	lsrs	r2, r3, #3
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	3208      	adds	r2, #8
 8006a58:	6939      	ldr	r1, [r7, #16]
 8006a5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	005b      	lsls	r3, r3, #1
 8006a68:	2203      	movs	r2, #3
 8006a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a6e:	43db      	mvns	r3, r3
 8006a70:	693a      	ldr	r2, [r7, #16]
 8006a72:	4013      	ands	r3, r2
 8006a74:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	f003 0203 	and.w	r2, r3, #3
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	005b      	lsls	r3, r3, #1
 8006a82:	fa02 f303 	lsl.w	r3, r2, r3
 8006a86:	693a      	ldr	r2, [r7, #16]
 8006a88:	4313      	orrs	r3, r2
 8006a8a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	693a      	ldr	r2, [r7, #16]
 8006a90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	f000 80a6 	beq.w	8006bec <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006aa0:	4b5b      	ldr	r3, [pc, #364]	@ (8006c10 <HAL_GPIO_Init+0x2e4>)
 8006aa2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006aa4:	4a5a      	ldr	r2, [pc, #360]	@ (8006c10 <HAL_GPIO_Init+0x2e4>)
 8006aa6:	f043 0301 	orr.w	r3, r3, #1
 8006aaa:	6613      	str	r3, [r2, #96]	@ 0x60
 8006aac:	4b58      	ldr	r3, [pc, #352]	@ (8006c10 <HAL_GPIO_Init+0x2e4>)
 8006aae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ab0:	f003 0301 	and.w	r3, r3, #1
 8006ab4:	60bb      	str	r3, [r7, #8]
 8006ab6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006ab8:	4a56      	ldr	r2, [pc, #344]	@ (8006c14 <HAL_GPIO_Init+0x2e8>)
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	089b      	lsrs	r3, r3, #2
 8006abe:	3302      	adds	r3, #2
 8006ac0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ac4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	f003 0303 	and.w	r3, r3, #3
 8006acc:	009b      	lsls	r3, r3, #2
 8006ace:	220f      	movs	r2, #15
 8006ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ad4:	43db      	mvns	r3, r3
 8006ad6:	693a      	ldr	r2, [r7, #16]
 8006ad8:	4013      	ands	r3, r2
 8006ada:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006ae2:	d01f      	beq.n	8006b24 <HAL_GPIO_Init+0x1f8>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	4a4c      	ldr	r2, [pc, #304]	@ (8006c18 <HAL_GPIO_Init+0x2ec>)
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d019      	beq.n	8006b20 <HAL_GPIO_Init+0x1f4>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	4a4b      	ldr	r2, [pc, #300]	@ (8006c1c <HAL_GPIO_Init+0x2f0>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d013      	beq.n	8006b1c <HAL_GPIO_Init+0x1f0>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	4a4a      	ldr	r2, [pc, #296]	@ (8006c20 <HAL_GPIO_Init+0x2f4>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d00d      	beq.n	8006b18 <HAL_GPIO_Init+0x1ec>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	4a49      	ldr	r2, [pc, #292]	@ (8006c24 <HAL_GPIO_Init+0x2f8>)
 8006b00:	4293      	cmp	r3, r2
 8006b02:	d007      	beq.n	8006b14 <HAL_GPIO_Init+0x1e8>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	4a48      	ldr	r2, [pc, #288]	@ (8006c28 <HAL_GPIO_Init+0x2fc>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d101      	bne.n	8006b10 <HAL_GPIO_Init+0x1e4>
 8006b0c:	2305      	movs	r3, #5
 8006b0e:	e00a      	b.n	8006b26 <HAL_GPIO_Init+0x1fa>
 8006b10:	2306      	movs	r3, #6
 8006b12:	e008      	b.n	8006b26 <HAL_GPIO_Init+0x1fa>
 8006b14:	2304      	movs	r3, #4
 8006b16:	e006      	b.n	8006b26 <HAL_GPIO_Init+0x1fa>
 8006b18:	2303      	movs	r3, #3
 8006b1a:	e004      	b.n	8006b26 <HAL_GPIO_Init+0x1fa>
 8006b1c:	2302      	movs	r3, #2
 8006b1e:	e002      	b.n	8006b26 <HAL_GPIO_Init+0x1fa>
 8006b20:	2301      	movs	r3, #1
 8006b22:	e000      	b.n	8006b26 <HAL_GPIO_Init+0x1fa>
 8006b24:	2300      	movs	r3, #0
 8006b26:	697a      	ldr	r2, [r7, #20]
 8006b28:	f002 0203 	and.w	r2, r2, #3
 8006b2c:	0092      	lsls	r2, r2, #2
 8006b2e:	4093      	lsls	r3, r2
 8006b30:	693a      	ldr	r2, [r7, #16]
 8006b32:	4313      	orrs	r3, r2
 8006b34:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006b36:	4937      	ldr	r1, [pc, #220]	@ (8006c14 <HAL_GPIO_Init+0x2e8>)
 8006b38:	697b      	ldr	r3, [r7, #20]
 8006b3a:	089b      	lsrs	r3, r3, #2
 8006b3c:	3302      	adds	r3, #2
 8006b3e:	693a      	ldr	r2, [r7, #16]
 8006b40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006b44:	4b39      	ldr	r3, [pc, #228]	@ (8006c2c <HAL_GPIO_Init+0x300>)
 8006b46:	689b      	ldr	r3, [r3, #8]
 8006b48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	43db      	mvns	r3, r3
 8006b4e:	693a      	ldr	r2, [r7, #16]
 8006b50:	4013      	ands	r3, r2
 8006b52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d003      	beq.n	8006b68 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006b60:	693a      	ldr	r2, [r7, #16]
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	4313      	orrs	r3, r2
 8006b66:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006b68:	4a30      	ldr	r2, [pc, #192]	@ (8006c2c <HAL_GPIO_Init+0x300>)
 8006b6a:	693b      	ldr	r3, [r7, #16]
 8006b6c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006b6e:	4b2f      	ldr	r3, [pc, #188]	@ (8006c2c <HAL_GPIO_Init+0x300>)
 8006b70:	68db      	ldr	r3, [r3, #12]
 8006b72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	43db      	mvns	r3, r3
 8006b78:	693a      	ldr	r2, [r7, #16]
 8006b7a:	4013      	ands	r3, r2
 8006b7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	685b      	ldr	r3, [r3, #4]
 8006b82:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d003      	beq.n	8006b92 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006b8a:	693a      	ldr	r2, [r7, #16]
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006b92:	4a26      	ldr	r2, [pc, #152]	@ (8006c2c <HAL_GPIO_Init+0x300>)
 8006b94:	693b      	ldr	r3, [r7, #16]
 8006b96:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006b98:	4b24      	ldr	r3, [pc, #144]	@ (8006c2c <HAL_GPIO_Init+0x300>)
 8006b9a:	685b      	ldr	r3, [r3, #4]
 8006b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	43db      	mvns	r3, r3
 8006ba2:	693a      	ldr	r2, [r7, #16]
 8006ba4:	4013      	ands	r3, r2
 8006ba6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d003      	beq.n	8006bbc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006bb4:	693a      	ldr	r2, [r7, #16]
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006bbc:	4a1b      	ldr	r2, [pc, #108]	@ (8006c2c <HAL_GPIO_Init+0x300>)
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006bc2:	4b1a      	ldr	r3, [pc, #104]	@ (8006c2c <HAL_GPIO_Init+0x300>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	43db      	mvns	r3, r3
 8006bcc:	693a      	ldr	r2, [r7, #16]
 8006bce:	4013      	ands	r3, r2
 8006bd0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d003      	beq.n	8006be6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006bde:	693a      	ldr	r2, [r7, #16]
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	4313      	orrs	r3, r2
 8006be4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006be6:	4a11      	ldr	r2, [pc, #68]	@ (8006c2c <HAL_GPIO_Init+0x300>)
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006bec:	697b      	ldr	r3, [r7, #20]
 8006bee:	3301      	adds	r3, #1
 8006bf0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	681a      	ldr	r2, [r3, #0]
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	fa22 f303 	lsr.w	r3, r2, r3
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	f47f ae9d 	bne.w	800693c <HAL_GPIO_Init+0x10>
  }
}
 8006c02:	bf00      	nop
 8006c04:	bf00      	nop
 8006c06:	371c      	adds	r7, #28
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0e:	4770      	bx	lr
 8006c10:	40021000 	.word	0x40021000
 8006c14:	40010000 	.word	0x40010000
 8006c18:	48000400 	.word	0x48000400
 8006c1c:	48000800 	.word	0x48000800
 8006c20:	48000c00 	.word	0x48000c00
 8006c24:	48001000 	.word	0x48001000
 8006c28:	48001400 	.word	0x48001400
 8006c2c:	40010400 	.word	0x40010400

08006c30 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006c30:	b480      	push	{r7}
 8006c32:	b085      	sub	sp, #20
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
 8006c38:	460b      	mov	r3, r1
 8006c3a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	691a      	ldr	r2, [r3, #16]
 8006c40:	887b      	ldrh	r3, [r7, #2]
 8006c42:	4013      	ands	r3, r2
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d002      	beq.n	8006c4e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006c48:	2301      	movs	r3, #1
 8006c4a:	73fb      	strb	r3, [r7, #15]
 8006c4c:	e001      	b.n	8006c52 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006c4e:	2300      	movs	r3, #0
 8006c50:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006c52:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c54:	4618      	mov	r0, r3
 8006c56:	3714      	adds	r7, #20
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5e:	4770      	bx	lr

08006c60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006c60:	b480      	push	{r7}
 8006c62:	b083      	sub	sp, #12
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
 8006c68:	460b      	mov	r3, r1
 8006c6a:	807b      	strh	r3, [r7, #2]
 8006c6c:	4613      	mov	r3, r2
 8006c6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006c70:	787b      	ldrb	r3, [r7, #1]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d003      	beq.n	8006c7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006c76:	887a      	ldrh	r2, [r7, #2]
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006c7c:	e002      	b.n	8006c84 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006c7e:	887a      	ldrh	r2, [r7, #2]
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006c84:	bf00      	nop
 8006c86:	370c      	adds	r7, #12
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8e:	4770      	bx	lr

08006c90 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006c90:	b480      	push	{r7}
 8006c92:	b085      	sub	sp, #20
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
 8006c98:	460b      	mov	r3, r1
 8006c9a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	695b      	ldr	r3, [r3, #20]
 8006ca0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006ca2:	887a      	ldrh	r2, [r7, #2]
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	4013      	ands	r3, r2
 8006ca8:	041a      	lsls	r2, r3, #16
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	43d9      	mvns	r1, r3
 8006cae:	887b      	ldrh	r3, [r7, #2]
 8006cb0:	400b      	ands	r3, r1
 8006cb2:	431a      	orrs	r2, r3
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	619a      	str	r2, [r3, #24]
}
 8006cb8:	bf00      	nop
 8006cba:	3714      	adds	r7, #20
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc2:	4770      	bx	lr

08006cc4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b084      	sub	sp, #16
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d101      	bne.n	8006cd6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	e0c0      	b.n	8006e58 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8006cdc:	b2db      	uxtb	r3, r3
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d106      	bne.n	8006cf0 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006cea:	6878      	ldr	r0, [r7, #4]
 8006cec:	f009 fa22 	bl	8010134 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2203      	movs	r2, #3
 8006cf4:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	f005 f856 	bl	800bdae <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006d02:	2300      	movs	r3, #0
 8006d04:	73fb      	strb	r3, [r7, #15]
 8006d06:	e03e      	b.n	8006d86 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006d08:	7bfa      	ldrb	r2, [r7, #15]
 8006d0a:	6879      	ldr	r1, [r7, #4]
 8006d0c:	4613      	mov	r3, r2
 8006d0e:	009b      	lsls	r3, r3, #2
 8006d10:	4413      	add	r3, r2
 8006d12:	00db      	lsls	r3, r3, #3
 8006d14:	440b      	add	r3, r1
 8006d16:	3311      	adds	r3, #17
 8006d18:	2201      	movs	r2, #1
 8006d1a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006d1c:	7bfa      	ldrb	r2, [r7, #15]
 8006d1e:	6879      	ldr	r1, [r7, #4]
 8006d20:	4613      	mov	r3, r2
 8006d22:	009b      	lsls	r3, r3, #2
 8006d24:	4413      	add	r3, r2
 8006d26:	00db      	lsls	r3, r3, #3
 8006d28:	440b      	add	r3, r1
 8006d2a:	3310      	adds	r3, #16
 8006d2c:	7bfa      	ldrb	r2, [r7, #15]
 8006d2e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006d30:	7bfa      	ldrb	r2, [r7, #15]
 8006d32:	6879      	ldr	r1, [r7, #4]
 8006d34:	4613      	mov	r3, r2
 8006d36:	009b      	lsls	r3, r3, #2
 8006d38:	4413      	add	r3, r2
 8006d3a:	00db      	lsls	r3, r3, #3
 8006d3c:	440b      	add	r3, r1
 8006d3e:	3313      	adds	r3, #19
 8006d40:	2200      	movs	r2, #0
 8006d42:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006d44:	7bfa      	ldrb	r2, [r7, #15]
 8006d46:	6879      	ldr	r1, [r7, #4]
 8006d48:	4613      	mov	r3, r2
 8006d4a:	009b      	lsls	r3, r3, #2
 8006d4c:	4413      	add	r3, r2
 8006d4e:	00db      	lsls	r3, r3, #3
 8006d50:	440b      	add	r3, r1
 8006d52:	3320      	adds	r3, #32
 8006d54:	2200      	movs	r2, #0
 8006d56:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006d58:	7bfa      	ldrb	r2, [r7, #15]
 8006d5a:	6879      	ldr	r1, [r7, #4]
 8006d5c:	4613      	mov	r3, r2
 8006d5e:	009b      	lsls	r3, r3, #2
 8006d60:	4413      	add	r3, r2
 8006d62:	00db      	lsls	r3, r3, #3
 8006d64:	440b      	add	r3, r1
 8006d66:	3324      	adds	r3, #36	@ 0x24
 8006d68:	2200      	movs	r2, #0
 8006d6a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006d6c:	7bfb      	ldrb	r3, [r7, #15]
 8006d6e:	6879      	ldr	r1, [r7, #4]
 8006d70:	1c5a      	adds	r2, r3, #1
 8006d72:	4613      	mov	r3, r2
 8006d74:	009b      	lsls	r3, r3, #2
 8006d76:	4413      	add	r3, r2
 8006d78:	00db      	lsls	r3, r3, #3
 8006d7a:	440b      	add	r3, r1
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006d80:	7bfb      	ldrb	r3, [r7, #15]
 8006d82:	3301      	adds	r3, #1
 8006d84:	73fb      	strb	r3, [r7, #15]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	791b      	ldrb	r3, [r3, #4]
 8006d8a:	7bfa      	ldrb	r2, [r7, #15]
 8006d8c:	429a      	cmp	r2, r3
 8006d8e:	d3bb      	bcc.n	8006d08 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006d90:	2300      	movs	r3, #0
 8006d92:	73fb      	strb	r3, [r7, #15]
 8006d94:	e044      	b.n	8006e20 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006d96:	7bfa      	ldrb	r2, [r7, #15]
 8006d98:	6879      	ldr	r1, [r7, #4]
 8006d9a:	4613      	mov	r3, r2
 8006d9c:	009b      	lsls	r3, r3, #2
 8006d9e:	4413      	add	r3, r2
 8006da0:	00db      	lsls	r3, r3, #3
 8006da2:	440b      	add	r3, r1
 8006da4:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8006da8:	2200      	movs	r2, #0
 8006daa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006dac:	7bfa      	ldrb	r2, [r7, #15]
 8006dae:	6879      	ldr	r1, [r7, #4]
 8006db0:	4613      	mov	r3, r2
 8006db2:	009b      	lsls	r3, r3, #2
 8006db4:	4413      	add	r3, r2
 8006db6:	00db      	lsls	r3, r3, #3
 8006db8:	440b      	add	r3, r1
 8006dba:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006dbe:	7bfa      	ldrb	r2, [r7, #15]
 8006dc0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006dc2:	7bfa      	ldrb	r2, [r7, #15]
 8006dc4:	6879      	ldr	r1, [r7, #4]
 8006dc6:	4613      	mov	r3, r2
 8006dc8:	009b      	lsls	r3, r3, #2
 8006dca:	4413      	add	r3, r2
 8006dcc:	00db      	lsls	r3, r3, #3
 8006dce:	440b      	add	r3, r1
 8006dd0:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006dd8:	7bfa      	ldrb	r2, [r7, #15]
 8006dda:	6879      	ldr	r1, [r7, #4]
 8006ddc:	4613      	mov	r3, r2
 8006dde:	009b      	lsls	r3, r3, #2
 8006de0:	4413      	add	r3, r2
 8006de2:	00db      	lsls	r3, r3, #3
 8006de4:	440b      	add	r3, r1
 8006de6:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8006dea:	2200      	movs	r2, #0
 8006dec:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006dee:	7bfa      	ldrb	r2, [r7, #15]
 8006df0:	6879      	ldr	r1, [r7, #4]
 8006df2:	4613      	mov	r3, r2
 8006df4:	009b      	lsls	r3, r3, #2
 8006df6:	4413      	add	r3, r2
 8006df8:	00db      	lsls	r3, r3, #3
 8006dfa:	440b      	add	r3, r1
 8006dfc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006e00:	2200      	movs	r2, #0
 8006e02:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006e04:	7bfa      	ldrb	r2, [r7, #15]
 8006e06:	6879      	ldr	r1, [r7, #4]
 8006e08:	4613      	mov	r3, r2
 8006e0a:	009b      	lsls	r3, r3, #2
 8006e0c:	4413      	add	r3, r2
 8006e0e:	00db      	lsls	r3, r3, #3
 8006e10:	440b      	add	r3, r1
 8006e12:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8006e16:	2200      	movs	r2, #0
 8006e18:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006e1a:	7bfb      	ldrb	r3, [r7, #15]
 8006e1c:	3301      	adds	r3, #1
 8006e1e:	73fb      	strb	r3, [r7, #15]
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	791b      	ldrb	r3, [r3, #4]
 8006e24:	7bfa      	ldrb	r2, [r7, #15]
 8006e26:	429a      	cmp	r2, r3
 8006e28:	d3b5      	bcc.n	8006d96 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6818      	ldr	r0, [r3, #0]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	3304      	adds	r3, #4
 8006e32:	e893 0006 	ldmia.w	r3, {r1, r2}
 8006e36:	f004 ffd5 	bl	800bde4 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2201      	movs	r2, #1
 8006e44:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	7a9b      	ldrb	r3, [r3, #10]
 8006e4c:	2b01      	cmp	r3, #1
 8006e4e:	d102      	bne.n	8006e56 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f001 fc42 	bl	80086da <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8006e56:	2300      	movs	r3, #0
}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	3710      	adds	r7, #16
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bd80      	pop	{r7, pc}

08006e60 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b082      	sub	sp, #8
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006e6e:	2b01      	cmp	r3, #1
 8006e70:	d101      	bne.n	8006e76 <HAL_PCD_Start+0x16>
 8006e72:	2302      	movs	r3, #2
 8006e74:	e012      	b.n	8006e9c <HAL_PCD_Start+0x3c>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2201      	movs	r2, #1
 8006e7a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4618      	mov	r0, r3
 8006e84:	f004 ff7c 	bl	800bd80 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	f007 fa3d 	bl	800e30c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	2200      	movs	r2, #0
 8006e96:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8006e9a:	2300      	movs	r3, #0
}
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	3708      	adds	r7, #8
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bd80      	pop	{r7, pc}

08006ea4 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b084      	sub	sp, #16
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	f007 fa42 	bl	800e33a <USB_ReadInterrupts>
 8006eb6:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d003      	beq.n	8006eca <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f000 fb06 	bl	80074d4 <PCD_EP_ISR_Handler>

    return;
 8006ec8:	e110      	b.n	80070ec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d013      	beq.n	8006efc <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006edc:	b29a      	uxth	r2, r3
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ee6:	b292      	uxth	r2, r2
 8006ee8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	f009 f9b2 	bl	8010256 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8006ef2:	2100      	movs	r1, #0
 8006ef4:	6878      	ldr	r0, [r7, #4]
 8006ef6:	f000 f8fc 	bl	80070f2 <HAL_PCD_SetAddress>

    return;
 8006efa:	e0f7      	b.n	80070ec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d00c      	beq.n	8006f20 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006f0e:	b29a      	uxth	r2, r3
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006f18:	b292      	uxth	r2, r2
 8006f1a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006f1e:	e0e5      	b.n	80070ec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d00c      	beq.n	8006f44 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006f32:	b29a      	uxth	r2, r3
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006f3c:	b292      	uxth	r2, r2
 8006f3e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006f42:	e0d3      	b.n	80070ec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d034      	beq.n	8006fb8 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006f56:	b29a      	uxth	r2, r3
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f022 0204 	bic.w	r2, r2, #4
 8006f60:	b292      	uxth	r2, r2
 8006f62:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006f6e:	b29a      	uxth	r2, r3
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f022 0208 	bic.w	r2, r2, #8
 8006f78:	b292      	uxth	r2, r2
 8006f7a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	d107      	bne.n	8006f98 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006f90:	2100      	movs	r1, #0
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f009 fb52 	bl	801063c <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f009 f995 	bl	80102c8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006fa6:	b29a      	uxth	r2, r3
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006fb0:	b292      	uxth	r2, r2
 8006fb2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006fb6:	e099      	b.n	80070ec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d027      	beq.n	8007012 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006fca:	b29a      	uxth	r2, r3
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f042 0208 	orr.w	r2, r2, #8
 8006fd4:	b292      	uxth	r2, r2
 8006fd6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006fe2:	b29a      	uxth	r2, r3
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006fec:	b292      	uxth	r2, r2
 8006fee:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006ffa:	b29a      	uxth	r2, r3
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f042 0204 	orr.w	r2, r2, #4
 8007004:	b292      	uxth	r2, r2
 8007006:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f009 f942 	bl	8010294 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007010:	e06c      	b.n	80070ec <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007018:	2b00      	cmp	r3, #0
 800701a:	d040      	beq.n	800709e <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007024:	b29a      	uxth	r2, r3
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800702e:	b292      	uxth	r2, r2
 8007030:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800703a:	2b00      	cmp	r3, #0
 800703c:	d12b      	bne.n	8007096 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007046:	b29a      	uxth	r2, r3
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f042 0204 	orr.w	r2, r2, #4
 8007050:	b292      	uxth	r2, r2
 8007052:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800705e:	b29a      	uxth	r2, r3
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f042 0208 	orr.w	r2, r2, #8
 8007068:	b292      	uxth	r2, r2
 800706a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2201      	movs	r2, #1
 8007072:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800707e:	b29b      	uxth	r3, r3
 8007080:	089b      	lsrs	r3, r3, #2
 8007082:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800708c:	2101      	movs	r1, #1
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f009 fad4 	bl	801063c <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8007094:	e02a      	b.n	80070ec <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8007096:	6878      	ldr	r0, [r7, #4]
 8007098:	f009 f8fc 	bl	8010294 <HAL_PCD_SuspendCallback>
    return;
 800709c:	e026      	b.n	80070ec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d00f      	beq.n	80070c8 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80070b0:	b29a      	uxth	r2, r3
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80070ba:	b292      	uxth	r2, r2
 80070bc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80070c0:	6878      	ldr	r0, [r7, #4]
 80070c2:	f009 f8ba 	bl	801023a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80070c6:	e011      	b.n	80070ec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d00c      	beq.n	80070ec <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80070da:	b29a      	uxth	r2, r3
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80070e4:	b292      	uxth	r2, r2
 80070e6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80070ea:	bf00      	nop
  }
}
 80070ec:	3710      	adds	r7, #16
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}

080070f2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80070f2:	b580      	push	{r7, lr}
 80070f4:	b082      	sub	sp, #8
 80070f6:	af00      	add	r7, sp, #0
 80070f8:	6078      	str	r0, [r7, #4]
 80070fa:	460b      	mov	r3, r1
 80070fc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007104:	2b01      	cmp	r3, #1
 8007106:	d101      	bne.n	800710c <HAL_PCD_SetAddress+0x1a>
 8007108:	2302      	movs	r3, #2
 800710a:	e012      	b.n	8007132 <HAL_PCD_SetAddress+0x40>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2201      	movs	r2, #1
 8007110:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	78fa      	ldrb	r2, [r7, #3]
 8007118:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	78fa      	ldrb	r2, [r7, #3]
 8007120:	4611      	mov	r1, r2
 8007122:	4618      	mov	r0, r3
 8007124:	f007 f8de 	bl	800e2e4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2200      	movs	r2, #0
 800712c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007130:	2300      	movs	r3, #0
}
 8007132:	4618      	mov	r0, r3
 8007134:	3708      	adds	r7, #8
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}

0800713a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800713a:	b580      	push	{r7, lr}
 800713c:	b084      	sub	sp, #16
 800713e:	af00      	add	r7, sp, #0
 8007140:	6078      	str	r0, [r7, #4]
 8007142:	4608      	mov	r0, r1
 8007144:	4611      	mov	r1, r2
 8007146:	461a      	mov	r2, r3
 8007148:	4603      	mov	r3, r0
 800714a:	70fb      	strb	r3, [r7, #3]
 800714c:	460b      	mov	r3, r1
 800714e:	803b      	strh	r3, [r7, #0]
 8007150:	4613      	mov	r3, r2
 8007152:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8007154:	2300      	movs	r3, #0
 8007156:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007158:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800715c:	2b00      	cmp	r3, #0
 800715e:	da0e      	bge.n	800717e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007160:	78fb      	ldrb	r3, [r7, #3]
 8007162:	f003 0207 	and.w	r2, r3, #7
 8007166:	4613      	mov	r3, r2
 8007168:	009b      	lsls	r3, r3, #2
 800716a:	4413      	add	r3, r2
 800716c:	00db      	lsls	r3, r3, #3
 800716e:	3310      	adds	r3, #16
 8007170:	687a      	ldr	r2, [r7, #4]
 8007172:	4413      	add	r3, r2
 8007174:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	2201      	movs	r2, #1
 800717a:	705a      	strb	r2, [r3, #1]
 800717c:	e00e      	b.n	800719c <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800717e:	78fb      	ldrb	r3, [r7, #3]
 8007180:	f003 0207 	and.w	r2, r3, #7
 8007184:	4613      	mov	r3, r2
 8007186:	009b      	lsls	r3, r3, #2
 8007188:	4413      	add	r3, r2
 800718a:	00db      	lsls	r3, r3, #3
 800718c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007190:	687a      	ldr	r2, [r7, #4]
 8007192:	4413      	add	r3, r2
 8007194:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	2200      	movs	r2, #0
 800719a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800719c:	78fb      	ldrb	r3, [r7, #3]
 800719e:	f003 0307 	and.w	r3, r3, #7
 80071a2:	b2da      	uxtb	r2, r3
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80071a8:	883b      	ldrh	r3, [r7, #0]
 80071aa:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	78ba      	ldrb	r2, [r7, #2]
 80071b6:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80071b8:	78bb      	ldrb	r3, [r7, #2]
 80071ba:	2b02      	cmp	r3, #2
 80071bc:	d102      	bne.n	80071c4 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	2200      	movs	r2, #0
 80071c2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80071ca:	2b01      	cmp	r3, #1
 80071cc:	d101      	bne.n	80071d2 <HAL_PCD_EP_Open+0x98>
 80071ce:	2302      	movs	r3, #2
 80071d0:	e00e      	b.n	80071f0 <HAL_PCD_EP_Open+0xb6>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2201      	movs	r2, #1
 80071d6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	68f9      	ldr	r1, [r7, #12]
 80071e0:	4618      	mov	r0, r3
 80071e2:	f004 fe1d 	bl	800be20 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2200      	movs	r2, #0
 80071ea:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 80071ee:	7afb      	ldrb	r3, [r7, #11]
}
 80071f0:	4618      	mov	r0, r3
 80071f2:	3710      	adds	r7, #16
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bd80      	pop	{r7, pc}

080071f8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b084      	sub	sp, #16
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	460b      	mov	r3, r1
 8007202:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007204:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007208:	2b00      	cmp	r3, #0
 800720a:	da0e      	bge.n	800722a <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800720c:	78fb      	ldrb	r3, [r7, #3]
 800720e:	f003 0207 	and.w	r2, r3, #7
 8007212:	4613      	mov	r3, r2
 8007214:	009b      	lsls	r3, r3, #2
 8007216:	4413      	add	r3, r2
 8007218:	00db      	lsls	r3, r3, #3
 800721a:	3310      	adds	r3, #16
 800721c:	687a      	ldr	r2, [r7, #4]
 800721e:	4413      	add	r3, r2
 8007220:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	2201      	movs	r2, #1
 8007226:	705a      	strb	r2, [r3, #1]
 8007228:	e00e      	b.n	8007248 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800722a:	78fb      	ldrb	r3, [r7, #3]
 800722c:	f003 0207 	and.w	r2, r3, #7
 8007230:	4613      	mov	r3, r2
 8007232:	009b      	lsls	r3, r3, #2
 8007234:	4413      	add	r3, r2
 8007236:	00db      	lsls	r3, r3, #3
 8007238:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800723c:	687a      	ldr	r2, [r7, #4]
 800723e:	4413      	add	r3, r2
 8007240:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	2200      	movs	r2, #0
 8007246:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8007248:	78fb      	ldrb	r3, [r7, #3]
 800724a:	f003 0307 	and.w	r3, r3, #7
 800724e:	b2da      	uxtb	r2, r3
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800725a:	2b01      	cmp	r3, #1
 800725c:	d101      	bne.n	8007262 <HAL_PCD_EP_Close+0x6a>
 800725e:	2302      	movs	r3, #2
 8007260:	e00e      	b.n	8007280 <HAL_PCD_EP_Close+0x88>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2201      	movs	r2, #1
 8007266:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	68f9      	ldr	r1, [r7, #12]
 8007270:	4618      	mov	r0, r3
 8007272:	f005 f999 	bl	800c5a8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2200      	movs	r2, #0
 800727a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800727e:	2300      	movs	r3, #0
}
 8007280:	4618      	mov	r0, r3
 8007282:	3710      	adds	r7, #16
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}

08007288 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b086      	sub	sp, #24
 800728c:	af00      	add	r7, sp, #0
 800728e:	60f8      	str	r0, [r7, #12]
 8007290:	607a      	str	r2, [r7, #4]
 8007292:	603b      	str	r3, [r7, #0]
 8007294:	460b      	mov	r3, r1
 8007296:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007298:	7afb      	ldrb	r3, [r7, #11]
 800729a:	f003 0207 	and.w	r2, r3, #7
 800729e:	4613      	mov	r3, r2
 80072a0:	009b      	lsls	r3, r3, #2
 80072a2:	4413      	add	r3, r2
 80072a4:	00db      	lsls	r3, r3, #3
 80072a6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80072aa:	68fa      	ldr	r2, [r7, #12]
 80072ac:	4413      	add	r3, r2
 80072ae:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80072b0:	697b      	ldr	r3, [r7, #20]
 80072b2:	687a      	ldr	r2, [r7, #4]
 80072b4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80072b6:	697b      	ldr	r3, [r7, #20]
 80072b8:	683a      	ldr	r2, [r7, #0]
 80072ba:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	2200      	movs	r2, #0
 80072c0:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80072c2:	697b      	ldr	r3, [r7, #20]
 80072c4:	2200      	movs	r2, #0
 80072c6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80072c8:	7afb      	ldrb	r3, [r7, #11]
 80072ca:	f003 0307 	and.w	r3, r3, #7
 80072ce:	b2da      	uxtb	r2, r3
 80072d0:	697b      	ldr	r3, [r7, #20]
 80072d2:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	6979      	ldr	r1, [r7, #20]
 80072da:	4618      	mov	r0, r3
 80072dc:	f005 fb51 	bl	800c982 <USB_EPStartXfer>

  return HAL_OK;
 80072e0:	2300      	movs	r3, #0
}
 80072e2:	4618      	mov	r0, r3
 80072e4:	3718      	adds	r7, #24
 80072e6:	46bd      	mov	sp, r7
 80072e8:	bd80      	pop	{r7, pc}

080072ea <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80072ea:	b480      	push	{r7}
 80072ec:	b083      	sub	sp, #12
 80072ee:	af00      	add	r7, sp, #0
 80072f0:	6078      	str	r0, [r7, #4]
 80072f2:	460b      	mov	r3, r1
 80072f4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80072f6:	78fb      	ldrb	r3, [r7, #3]
 80072f8:	f003 0207 	and.w	r2, r3, #7
 80072fc:	6879      	ldr	r1, [r7, #4]
 80072fe:	4613      	mov	r3, r2
 8007300:	009b      	lsls	r3, r3, #2
 8007302:	4413      	add	r3, r2
 8007304:	00db      	lsls	r3, r3, #3
 8007306:	440b      	add	r3, r1
 8007308:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800730c:	681b      	ldr	r3, [r3, #0]
}
 800730e:	4618      	mov	r0, r3
 8007310:	370c      	adds	r7, #12
 8007312:	46bd      	mov	sp, r7
 8007314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007318:	4770      	bx	lr

0800731a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800731a:	b580      	push	{r7, lr}
 800731c:	b086      	sub	sp, #24
 800731e:	af00      	add	r7, sp, #0
 8007320:	60f8      	str	r0, [r7, #12]
 8007322:	607a      	str	r2, [r7, #4]
 8007324:	603b      	str	r3, [r7, #0]
 8007326:	460b      	mov	r3, r1
 8007328:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800732a:	7afb      	ldrb	r3, [r7, #11]
 800732c:	f003 0207 	and.w	r2, r3, #7
 8007330:	4613      	mov	r3, r2
 8007332:	009b      	lsls	r3, r3, #2
 8007334:	4413      	add	r3, r2
 8007336:	00db      	lsls	r3, r3, #3
 8007338:	3310      	adds	r3, #16
 800733a:	68fa      	ldr	r2, [r7, #12]
 800733c:	4413      	add	r3, r2
 800733e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	687a      	ldr	r2, [r7, #4]
 8007344:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	683a      	ldr	r2, [r7, #0]
 800734a:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800734c:	697b      	ldr	r3, [r7, #20]
 800734e:	2201      	movs	r2, #1
 8007350:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8007354:	697b      	ldr	r3, [r7, #20]
 8007356:	683a      	ldr	r2, [r7, #0]
 8007358:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	2200      	movs	r2, #0
 800735e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8007360:	697b      	ldr	r3, [r7, #20]
 8007362:	2201      	movs	r2, #1
 8007364:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007366:	7afb      	ldrb	r3, [r7, #11]
 8007368:	f003 0307 	and.w	r3, r3, #7
 800736c:	b2da      	uxtb	r2, r3
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	6979      	ldr	r1, [r7, #20]
 8007378:	4618      	mov	r0, r3
 800737a:	f005 fb02 	bl	800c982 <USB_EPStartXfer>

  return HAL_OK;
 800737e:	2300      	movs	r3, #0
}
 8007380:	4618      	mov	r0, r3
 8007382:	3718      	adds	r7, #24
 8007384:	46bd      	mov	sp, r7
 8007386:	bd80      	pop	{r7, pc}

08007388 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b084      	sub	sp, #16
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
 8007390:	460b      	mov	r3, r1
 8007392:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007394:	78fb      	ldrb	r3, [r7, #3]
 8007396:	f003 0307 	and.w	r3, r3, #7
 800739a:	687a      	ldr	r2, [r7, #4]
 800739c:	7912      	ldrb	r2, [r2, #4]
 800739e:	4293      	cmp	r3, r2
 80073a0:	d901      	bls.n	80073a6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80073a2:	2301      	movs	r3, #1
 80073a4:	e03e      	b.n	8007424 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80073a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	da0e      	bge.n	80073cc <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80073ae:	78fb      	ldrb	r3, [r7, #3]
 80073b0:	f003 0207 	and.w	r2, r3, #7
 80073b4:	4613      	mov	r3, r2
 80073b6:	009b      	lsls	r3, r3, #2
 80073b8:	4413      	add	r3, r2
 80073ba:	00db      	lsls	r3, r3, #3
 80073bc:	3310      	adds	r3, #16
 80073be:	687a      	ldr	r2, [r7, #4]
 80073c0:	4413      	add	r3, r2
 80073c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2201      	movs	r2, #1
 80073c8:	705a      	strb	r2, [r3, #1]
 80073ca:	e00c      	b.n	80073e6 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80073cc:	78fa      	ldrb	r2, [r7, #3]
 80073ce:	4613      	mov	r3, r2
 80073d0:	009b      	lsls	r3, r3, #2
 80073d2:	4413      	add	r3, r2
 80073d4:	00db      	lsls	r3, r3, #3
 80073d6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80073da:	687a      	ldr	r2, [r7, #4]
 80073dc:	4413      	add	r3, r2
 80073de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	2200      	movs	r2, #0
 80073e4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	2201      	movs	r2, #1
 80073ea:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80073ec:	78fb      	ldrb	r3, [r7, #3]
 80073ee:	f003 0307 	and.w	r3, r3, #7
 80073f2:	b2da      	uxtb	r2, r3
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80073fe:	2b01      	cmp	r3, #1
 8007400:	d101      	bne.n	8007406 <HAL_PCD_EP_SetStall+0x7e>
 8007402:	2302      	movs	r3, #2
 8007404:	e00e      	b.n	8007424 <HAL_PCD_EP_SetStall+0x9c>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2201      	movs	r2, #1
 800740a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	68f9      	ldr	r1, [r7, #12]
 8007414:	4618      	mov	r0, r3
 8007416:	f006 fe66 	bl	800e0e6 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2200      	movs	r2, #0
 800741e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007422:	2300      	movs	r3, #0
}
 8007424:	4618      	mov	r0, r3
 8007426:	3710      	adds	r7, #16
 8007428:	46bd      	mov	sp, r7
 800742a:	bd80      	pop	{r7, pc}

0800742c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b084      	sub	sp, #16
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
 8007434:	460b      	mov	r3, r1
 8007436:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007438:	78fb      	ldrb	r3, [r7, #3]
 800743a:	f003 030f 	and.w	r3, r3, #15
 800743e:	687a      	ldr	r2, [r7, #4]
 8007440:	7912      	ldrb	r2, [r2, #4]
 8007442:	4293      	cmp	r3, r2
 8007444:	d901      	bls.n	800744a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007446:	2301      	movs	r3, #1
 8007448:	e040      	b.n	80074cc <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800744a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800744e:	2b00      	cmp	r3, #0
 8007450:	da0e      	bge.n	8007470 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007452:	78fb      	ldrb	r3, [r7, #3]
 8007454:	f003 0207 	and.w	r2, r3, #7
 8007458:	4613      	mov	r3, r2
 800745a:	009b      	lsls	r3, r3, #2
 800745c:	4413      	add	r3, r2
 800745e:	00db      	lsls	r3, r3, #3
 8007460:	3310      	adds	r3, #16
 8007462:	687a      	ldr	r2, [r7, #4]
 8007464:	4413      	add	r3, r2
 8007466:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	2201      	movs	r2, #1
 800746c:	705a      	strb	r2, [r3, #1]
 800746e:	e00e      	b.n	800748e <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007470:	78fb      	ldrb	r3, [r7, #3]
 8007472:	f003 0207 	and.w	r2, r3, #7
 8007476:	4613      	mov	r3, r2
 8007478:	009b      	lsls	r3, r3, #2
 800747a:	4413      	add	r3, r2
 800747c:	00db      	lsls	r3, r3, #3
 800747e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007482:	687a      	ldr	r2, [r7, #4]
 8007484:	4413      	add	r3, r2
 8007486:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	2200      	movs	r2, #0
 800748c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	2200      	movs	r2, #0
 8007492:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007494:	78fb      	ldrb	r3, [r7, #3]
 8007496:	f003 0307 	and.w	r3, r3, #7
 800749a:	b2da      	uxtb	r2, r3
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80074a6:	2b01      	cmp	r3, #1
 80074a8:	d101      	bne.n	80074ae <HAL_PCD_EP_ClrStall+0x82>
 80074aa:	2302      	movs	r3, #2
 80074ac:	e00e      	b.n	80074cc <HAL_PCD_EP_ClrStall+0xa0>
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2201      	movs	r2, #1
 80074b2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	68f9      	ldr	r1, [r7, #12]
 80074bc:	4618      	mov	r0, r3
 80074be:	f006 fe63 	bl	800e188 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2200      	movs	r2, #0
 80074c6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80074ca:	2300      	movs	r3, #0
}
 80074cc:	4618      	mov	r0, r3
 80074ce:	3710      	adds	r7, #16
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bd80      	pop	{r7, pc}

080074d4 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b096      	sub	sp, #88	@ 0x58
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80074dc:	e3ad      	b.n	8007c3a <PCD_EP_ISR_Handler+0x766>
  {
    wIstr = hpcd->Instance->ISTR;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80074e6:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80074ea:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80074ee:	b2db      	uxtb	r3, r3
 80074f0:	f003 030f 	and.w	r3, r3, #15
 80074f4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    if (epindex == 0U)
 80074f8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	f040 816f 	bne.w	80077e0 <PCD_EP_ISR_Handler+0x30c>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8007502:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8007506:	f003 0310 	and.w	r3, r3, #16
 800750a:	2b00      	cmp	r3, #0
 800750c:	d14c      	bne.n	80075a8 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	881b      	ldrh	r3, [r3, #0]
 8007514:	b29b      	uxth	r3, r3
 8007516:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800751a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800751e:	81fb      	strh	r3, [r7, #14]
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681a      	ldr	r2, [r3, #0]
 8007524:	89fb      	ldrh	r3, [r7, #14]
 8007526:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800752a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800752e:	b29b      	uxth	r3, r3
 8007530:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	3310      	adds	r3, #16
 8007536:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007540:	b29b      	uxth	r3, r3
 8007542:	461a      	mov	r2, r3
 8007544:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007546:	781b      	ldrb	r3, [r3, #0]
 8007548:	00db      	lsls	r3, r3, #3
 800754a:	4413      	add	r3, r2
 800754c:	687a      	ldr	r2, [r7, #4]
 800754e:	6812      	ldr	r2, [r2, #0]
 8007550:	4413      	add	r3, r2
 8007552:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007556:	881b      	ldrh	r3, [r3, #0]
 8007558:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800755c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800755e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8007560:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007562:	695a      	ldr	r2, [r3, #20]
 8007564:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007566:	69db      	ldr	r3, [r3, #28]
 8007568:	441a      	add	r2, r3
 800756a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800756c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800756e:	2100      	movs	r1, #0
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f008 fe48 	bl	8010206 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	7b1b      	ldrb	r3, [r3, #12]
 800757a:	b2db      	uxtb	r3, r3
 800757c:	2b00      	cmp	r3, #0
 800757e:	f000 835c 	beq.w	8007c3a <PCD_EP_ISR_Handler+0x766>
 8007582:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007584:	699b      	ldr	r3, [r3, #24]
 8007586:	2b00      	cmp	r3, #0
 8007588:	f040 8357 	bne.w	8007c3a <PCD_EP_ISR_Handler+0x766>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	7b1b      	ldrb	r3, [r3, #12]
 8007590:	b2db      	uxtb	r3, r3
 8007592:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007596:	b2da      	uxtb	r2, r3
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2200      	movs	r2, #0
 80075a4:	731a      	strb	r2, [r3, #12]
 80075a6:	e348      	b.n	8007c3a <PCD_EP_ISR_Handler+0x766>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80075ae:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	881b      	ldrh	r3, [r3, #0]
 80075b6:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80075ba:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80075be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d032      	beq.n	800762c <PCD_EP_ISR_Handler+0x158>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80075ce:	b29b      	uxth	r3, r3
 80075d0:	461a      	mov	r2, r3
 80075d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80075d4:	781b      	ldrb	r3, [r3, #0]
 80075d6:	00db      	lsls	r3, r3, #3
 80075d8:	4413      	add	r3, r2
 80075da:	687a      	ldr	r2, [r7, #4]
 80075dc:	6812      	ldr	r2, [r2, #0]
 80075de:	4413      	add	r3, r2
 80075e0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80075e4:	881b      	ldrh	r3, [r3, #0]
 80075e6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80075ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80075ec:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6818      	ldr	r0, [r3, #0]
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80075f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80075fa:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80075fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80075fe:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007600:	b29b      	uxth	r3, r3
 8007602:	f006 feec 	bl	800e3de <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	881b      	ldrh	r3, [r3, #0]
 800760c:	b29a      	uxth	r2, r3
 800760e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007612:	4013      	ands	r3, r2
 8007614:	823b      	strh	r3, [r7, #16]
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	8a3a      	ldrh	r2, [r7, #16]
 800761c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007620:	b292      	uxth	r2, r2
 8007622:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8007624:	6878      	ldr	r0, [r7, #4]
 8007626:	f008 fdc1 	bl	80101ac <HAL_PCD_SetupStageCallback>
 800762a:	e306      	b.n	8007c3a <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800762c:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8007630:	2b00      	cmp	r3, #0
 8007632:	f280 8302 	bge.w	8007c3a <PCD_EP_ISR_Handler+0x766>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	881b      	ldrh	r3, [r3, #0]
 800763c:	b29a      	uxth	r2, r3
 800763e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007642:	4013      	ands	r3, r2
 8007644:	83fb      	strh	r3, [r7, #30]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	8bfa      	ldrh	r2, [r7, #30]
 800764c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007650:	b292      	uxth	r2, r2
 8007652:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800765c:	b29b      	uxth	r3, r3
 800765e:	461a      	mov	r2, r3
 8007660:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007662:	781b      	ldrb	r3, [r3, #0]
 8007664:	00db      	lsls	r3, r3, #3
 8007666:	4413      	add	r3, r2
 8007668:	687a      	ldr	r2, [r7, #4]
 800766a:	6812      	ldr	r2, [r2, #0]
 800766c:	4413      	add	r3, r2
 800766e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007672:	881b      	ldrh	r3, [r3, #0]
 8007674:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007678:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800767a:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800767c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800767e:	69db      	ldr	r3, [r3, #28]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d019      	beq.n	80076b8 <PCD_EP_ISR_Handler+0x1e4>
 8007684:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007686:	695b      	ldr	r3, [r3, #20]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d015      	beq.n	80076b8 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6818      	ldr	r0, [r3, #0]
 8007690:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007692:	6959      	ldr	r1, [r3, #20]
 8007694:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007696:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8007698:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800769a:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800769c:	b29b      	uxth	r3, r3
 800769e:	f006 fe9e 	bl	800e3de <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80076a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80076a4:	695a      	ldr	r2, [r3, #20]
 80076a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80076a8:	69db      	ldr	r3, [r3, #28]
 80076aa:	441a      	add	r2, r3
 80076ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80076ae:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80076b0:	2100      	movs	r1, #0
 80076b2:	6878      	ldr	r0, [r7, #4]
 80076b4:	f008 fd8c 	bl	80101d0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	881b      	ldrh	r3, [r3, #0]
 80076be:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80076c2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80076c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	f040 82b5 	bne.w	8007c3a <PCD_EP_ISR_Handler+0x766>
 80076d0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80076d4:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80076d8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80076dc:	f000 82ad 	beq.w	8007c3a <PCD_EP_ISR_Handler+0x766>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	61bb      	str	r3, [r7, #24]
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80076ee:	b29b      	uxth	r3, r3
 80076f0:	461a      	mov	r2, r3
 80076f2:	69bb      	ldr	r3, [r7, #24]
 80076f4:	4413      	add	r3, r2
 80076f6:	61bb      	str	r3, [r7, #24]
 80076f8:	69bb      	ldr	r3, [r7, #24]
 80076fa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80076fe:	617b      	str	r3, [r7, #20]
 8007700:	697b      	ldr	r3, [r7, #20]
 8007702:	881b      	ldrh	r3, [r3, #0]
 8007704:	b29b      	uxth	r3, r3
 8007706:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800770a:	b29a      	uxth	r2, r3
 800770c:	697b      	ldr	r3, [r7, #20]
 800770e:	801a      	strh	r2, [r3, #0]
 8007710:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007712:	691b      	ldr	r3, [r3, #16]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d10a      	bne.n	800772e <PCD_EP_ISR_Handler+0x25a>
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	881b      	ldrh	r3, [r3, #0]
 800771c:	b29b      	uxth	r3, r3
 800771e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007722:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007726:	b29a      	uxth	r2, r3
 8007728:	697b      	ldr	r3, [r7, #20]
 800772a:	801a      	strh	r2, [r3, #0]
 800772c:	e039      	b.n	80077a2 <PCD_EP_ISR_Handler+0x2ce>
 800772e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007730:	691b      	ldr	r3, [r3, #16]
 8007732:	2b3e      	cmp	r3, #62	@ 0x3e
 8007734:	d818      	bhi.n	8007768 <PCD_EP_ISR_Handler+0x294>
 8007736:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007738:	691b      	ldr	r3, [r3, #16]
 800773a:	085b      	lsrs	r3, r3, #1
 800773c:	647b      	str	r3, [r7, #68]	@ 0x44
 800773e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007740:	691b      	ldr	r3, [r3, #16]
 8007742:	f003 0301 	and.w	r3, r3, #1
 8007746:	2b00      	cmp	r3, #0
 8007748:	d002      	beq.n	8007750 <PCD_EP_ISR_Handler+0x27c>
 800774a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800774c:	3301      	adds	r3, #1
 800774e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007750:	697b      	ldr	r3, [r7, #20]
 8007752:	881b      	ldrh	r3, [r3, #0]
 8007754:	b29a      	uxth	r2, r3
 8007756:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007758:	b29b      	uxth	r3, r3
 800775a:	029b      	lsls	r3, r3, #10
 800775c:	b29b      	uxth	r3, r3
 800775e:	4313      	orrs	r3, r2
 8007760:	b29a      	uxth	r2, r3
 8007762:	697b      	ldr	r3, [r7, #20]
 8007764:	801a      	strh	r2, [r3, #0]
 8007766:	e01c      	b.n	80077a2 <PCD_EP_ISR_Handler+0x2ce>
 8007768:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800776a:	691b      	ldr	r3, [r3, #16]
 800776c:	095b      	lsrs	r3, r3, #5
 800776e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007770:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007772:	691b      	ldr	r3, [r3, #16]
 8007774:	f003 031f 	and.w	r3, r3, #31
 8007778:	2b00      	cmp	r3, #0
 800777a:	d102      	bne.n	8007782 <PCD_EP_ISR_Handler+0x2ae>
 800777c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800777e:	3b01      	subs	r3, #1
 8007780:	647b      	str	r3, [r7, #68]	@ 0x44
 8007782:	697b      	ldr	r3, [r7, #20]
 8007784:	881b      	ldrh	r3, [r3, #0]
 8007786:	b29a      	uxth	r2, r3
 8007788:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800778a:	b29b      	uxth	r3, r3
 800778c:	029b      	lsls	r3, r3, #10
 800778e:	b29b      	uxth	r3, r3
 8007790:	4313      	orrs	r3, r2
 8007792:	b29b      	uxth	r3, r3
 8007794:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007798:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800779c:	b29a      	uxth	r2, r3
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	881b      	ldrh	r3, [r3, #0]
 80077a8:	b29b      	uxth	r3, r3
 80077aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80077ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077b2:	827b      	strh	r3, [r7, #18]
 80077b4:	8a7b      	ldrh	r3, [r7, #18]
 80077b6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80077ba:	827b      	strh	r3, [r7, #18]
 80077bc:	8a7b      	ldrh	r3, [r7, #18]
 80077be:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80077c2:	827b      	strh	r3, [r7, #18]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681a      	ldr	r2, [r3, #0]
 80077c8:	8a7b      	ldrh	r3, [r7, #18]
 80077ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80077ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80077d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80077d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077da:	b29b      	uxth	r3, r3
 80077dc:	8013      	strh	r3, [r2, #0]
 80077de:	e22c      	b.n	8007c3a <PCD_EP_ISR_Handler+0x766>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	461a      	mov	r2, r3
 80077e6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80077ea:	009b      	lsls	r3, r3, #2
 80077ec:	4413      	add	r3, r2
 80077ee:	881b      	ldrh	r3, [r3, #0]
 80077f0:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80077f4:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	f280 80f6 	bge.w	80079ea <PCD_EP_ISR_Handler+0x516>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	461a      	mov	r2, r3
 8007804:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007808:	009b      	lsls	r3, r3, #2
 800780a:	4413      	add	r3, r2
 800780c:	881b      	ldrh	r3, [r3, #0]
 800780e:	b29a      	uxth	r2, r3
 8007810:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007814:	4013      	ands	r3, r2
 8007816:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	461a      	mov	r2, r3
 8007820:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007824:	009b      	lsls	r3, r3, #2
 8007826:	4413      	add	r3, r2
 8007828:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 800782c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007830:	b292      	uxth	r2, r2
 8007832:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8007834:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8007838:	4613      	mov	r3, r2
 800783a:	009b      	lsls	r3, r3, #2
 800783c:	4413      	add	r3, r2
 800783e:	00db      	lsls	r3, r3, #3
 8007840:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007844:	687a      	ldr	r2, [r7, #4]
 8007846:	4413      	add	r3, r2
 8007848:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800784a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800784c:	7b1b      	ldrb	r3, [r3, #12]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d123      	bne.n	800789a <PCD_EP_ISR_Handler+0x3c6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800785a:	b29b      	uxth	r3, r3
 800785c:	461a      	mov	r2, r3
 800785e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007860:	781b      	ldrb	r3, [r3, #0]
 8007862:	00db      	lsls	r3, r3, #3
 8007864:	4413      	add	r3, r2
 8007866:	687a      	ldr	r2, [r7, #4]
 8007868:	6812      	ldr	r2, [r2, #0]
 800786a:	4413      	add	r3, r2
 800786c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007870:	881b      	ldrh	r3, [r3, #0]
 8007872:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007876:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 800787a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800787e:	2b00      	cmp	r3, #0
 8007880:	f000 808e 	beq.w	80079a0 <PCD_EP_ISR_Handler+0x4cc>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6818      	ldr	r0, [r3, #0]
 8007888:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800788a:	6959      	ldr	r1, [r3, #20]
 800788c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800788e:	88da      	ldrh	r2, [r3, #6]
 8007890:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8007894:	f006 fda3 	bl	800e3de <USB_ReadPMA>
 8007898:	e082      	b.n	80079a0 <PCD_EP_ISR_Handler+0x4cc>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800789a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800789c:	78db      	ldrb	r3, [r3, #3]
 800789e:	2b02      	cmp	r3, #2
 80078a0:	d10a      	bne.n	80078b8 <PCD_EP_ISR_Handler+0x3e4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80078a2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80078a6:	461a      	mov	r2, r3
 80078a8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80078aa:	6878      	ldr	r0, [r7, #4]
 80078ac:	f000 f9d3 	bl	8007c56 <HAL_PCD_EP_DB_Receive>
 80078b0:	4603      	mov	r3, r0
 80078b2:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 80078b6:	e073      	b.n	80079a0 <PCD_EP_ISR_Handler+0x4cc>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	461a      	mov	r2, r3
 80078be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80078c0:	781b      	ldrb	r3, [r3, #0]
 80078c2:	009b      	lsls	r3, r3, #2
 80078c4:	4413      	add	r3, r2
 80078c6:	881b      	ldrh	r3, [r3, #0]
 80078c8:	b29b      	uxth	r3, r3
 80078ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80078ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078d2:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	461a      	mov	r2, r3
 80078dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80078de:	781b      	ldrb	r3, [r3, #0]
 80078e0:	009b      	lsls	r3, r3, #2
 80078e2:	441a      	add	r2, r3
 80078e4:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80078e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80078ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80078f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80078f4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80078f8:	b29b      	uxth	r3, r3
 80078fa:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	461a      	mov	r2, r3
 8007902:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007904:	781b      	ldrb	r3, [r3, #0]
 8007906:	009b      	lsls	r3, r3, #2
 8007908:	4413      	add	r3, r2
 800790a:	881b      	ldrh	r3, [r3, #0]
 800790c:	b29b      	uxth	r3, r3
 800790e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007912:	2b00      	cmp	r3, #0
 8007914:	d022      	beq.n	800795c <PCD_EP_ISR_Handler+0x488>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800791e:	b29b      	uxth	r3, r3
 8007920:	461a      	mov	r2, r3
 8007922:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007924:	781b      	ldrb	r3, [r3, #0]
 8007926:	00db      	lsls	r3, r3, #3
 8007928:	4413      	add	r3, r2
 800792a:	687a      	ldr	r2, [r7, #4]
 800792c:	6812      	ldr	r2, [r2, #0]
 800792e:	4413      	add	r3, r2
 8007930:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007934:	881b      	ldrh	r3, [r3, #0]
 8007936:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800793a:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 800793e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8007942:	2b00      	cmp	r3, #0
 8007944:	d02c      	beq.n	80079a0 <PCD_EP_ISR_Handler+0x4cc>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6818      	ldr	r0, [r3, #0]
 800794a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800794c:	6959      	ldr	r1, [r3, #20]
 800794e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007950:	891a      	ldrh	r2, [r3, #8]
 8007952:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8007956:	f006 fd42 	bl	800e3de <USB_ReadPMA>
 800795a:	e021      	b.n	80079a0 <PCD_EP_ISR_Handler+0x4cc>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007964:	b29b      	uxth	r3, r3
 8007966:	461a      	mov	r2, r3
 8007968:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800796a:	781b      	ldrb	r3, [r3, #0]
 800796c:	00db      	lsls	r3, r3, #3
 800796e:	4413      	add	r3, r2
 8007970:	687a      	ldr	r2, [r7, #4]
 8007972:	6812      	ldr	r2, [r2, #0]
 8007974:	4413      	add	r3, r2
 8007976:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800797a:	881b      	ldrh	r3, [r3, #0]
 800797c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007980:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8007984:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8007988:	2b00      	cmp	r3, #0
 800798a:	d009      	beq.n	80079a0 <PCD_EP_ISR_Handler+0x4cc>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6818      	ldr	r0, [r3, #0]
 8007990:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007992:	6959      	ldr	r1, [r3, #20]
 8007994:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007996:	895a      	ldrh	r2, [r3, #10]
 8007998:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800799c:	f006 fd1f 	bl	800e3de <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80079a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80079a2:	69da      	ldr	r2, [r3, #28]
 80079a4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80079a8:	441a      	add	r2, r3
 80079aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80079ac:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80079ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80079b0:	695a      	ldr	r2, [r3, #20]
 80079b2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80079b6:	441a      	add	r2, r3
 80079b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80079ba:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80079bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80079be:	699b      	ldr	r3, [r3, #24]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d005      	beq.n	80079d0 <PCD_EP_ISR_Handler+0x4fc>
 80079c4:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 80079c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80079ca:	691b      	ldr	r3, [r3, #16]
 80079cc:	429a      	cmp	r2, r3
 80079ce:	d206      	bcs.n	80079de <PCD_EP_ISR_Handler+0x50a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80079d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80079d2:	781b      	ldrb	r3, [r3, #0]
 80079d4:	4619      	mov	r1, r3
 80079d6:	6878      	ldr	r0, [r7, #4]
 80079d8:	f008 fbfa 	bl	80101d0 <HAL_PCD_DataOutStageCallback>
 80079dc:	e005      	b.n	80079ea <PCD_EP_ISR_Handler+0x516>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80079e4:	4618      	mov	r0, r3
 80079e6:	f004 ffcc 	bl	800c982 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80079ea:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80079ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	f000 8121 	beq.w	8007c3a <PCD_EP_ISR_Handler+0x766>
      {
        ep = &hpcd->IN_ep[epindex];
 80079f8:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80079fc:	4613      	mov	r3, r2
 80079fe:	009b      	lsls	r3, r3, #2
 8007a00:	4413      	add	r3, r2
 8007a02:	00db      	lsls	r3, r3, #3
 8007a04:	3310      	adds	r3, #16
 8007a06:	687a      	ldr	r2, [r7, #4]
 8007a08:	4413      	add	r3, r2
 8007a0a:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	461a      	mov	r2, r3
 8007a12:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007a16:	009b      	lsls	r3, r3, #2
 8007a18:	4413      	add	r3, r2
 8007a1a:	881b      	ldrh	r3, [r3, #0]
 8007a1c:	b29b      	uxth	r3, r3
 8007a1e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8007a22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a26:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	461a      	mov	r2, r3
 8007a30:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007a34:	009b      	lsls	r3, r3, #2
 8007a36:	441a      	add	r2, r3
 8007a38:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8007a3c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a40:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a44:	b29b      	uxth	r3, r3
 8007a46:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8007a48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a4a:	78db      	ldrb	r3, [r3, #3]
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	f040 80a2 	bne.w	8007b96 <PCD_EP_ISR_Handler+0x6c2>
        {
          ep->xfer_len = 0U;
 8007a52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a54:	2200      	movs	r2, #0
 8007a56:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8007a58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a5a:	7b1b      	ldrb	r3, [r3, #12]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	f000 8093 	beq.w	8007b88 <PCD_EP_ISR_Handler+0x6b4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8007a62:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007a66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d046      	beq.n	8007afc <PCD_EP_ISR_Handler+0x628>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007a6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a70:	785b      	ldrb	r3, [r3, #1]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d126      	bne.n	8007ac4 <PCD_EP_ISR_Handler+0x5f0>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a84:	b29b      	uxth	r3, r3
 8007a86:	461a      	mov	r2, r3
 8007a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a8a:	4413      	add	r3, r2
 8007a8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a90:	781b      	ldrb	r3, [r3, #0]
 8007a92:	00da      	lsls	r2, r3, #3
 8007a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a96:	4413      	add	r3, r2
 8007a98:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007a9c:	623b      	str	r3, [r7, #32]
 8007a9e:	6a3b      	ldr	r3, [r7, #32]
 8007aa0:	881b      	ldrh	r3, [r3, #0]
 8007aa2:	b29b      	uxth	r3, r3
 8007aa4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007aa8:	b29a      	uxth	r2, r3
 8007aaa:	6a3b      	ldr	r3, [r7, #32]
 8007aac:	801a      	strh	r2, [r3, #0]
 8007aae:	6a3b      	ldr	r3, [r7, #32]
 8007ab0:	881b      	ldrh	r3, [r3, #0]
 8007ab2:	b29b      	uxth	r3, r3
 8007ab4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ab8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007abc:	b29a      	uxth	r2, r3
 8007abe:	6a3b      	ldr	r3, [r7, #32]
 8007ac0:	801a      	strh	r2, [r3, #0]
 8007ac2:	e061      	b.n	8007b88 <PCD_EP_ISR_Handler+0x6b4>
 8007ac4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ac6:	785b      	ldrb	r3, [r3, #1]
 8007ac8:	2b01      	cmp	r3, #1
 8007aca:	d15d      	bne.n	8007b88 <PCD_EP_ISR_Handler+0x6b4>
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ada:	b29b      	uxth	r3, r3
 8007adc:	461a      	mov	r2, r3
 8007ade:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ae0:	4413      	add	r3, r2
 8007ae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007ae4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ae6:	781b      	ldrb	r3, [r3, #0]
 8007ae8:	00da      	lsls	r2, r3, #3
 8007aea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aec:	4413      	add	r3, r2
 8007aee:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007af2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007af6:	2200      	movs	r2, #0
 8007af8:	801a      	strh	r2, [r3, #0]
 8007afa:	e045      	b.n	8007b88 <PCD_EP_ISR_Handler+0x6b4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007b02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b04:	785b      	ldrb	r3, [r3, #1]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d126      	bne.n	8007b58 <PCD_EP_ISR_Handler+0x684>
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b18:	b29b      	uxth	r3, r3
 8007b1a:	461a      	mov	r2, r3
 8007b1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b1e:	4413      	add	r3, r2
 8007b20:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b24:	781b      	ldrb	r3, [r3, #0]
 8007b26:	00da      	lsls	r2, r3, #3
 8007b28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b2a:	4413      	add	r3, r2
 8007b2c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007b30:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b34:	881b      	ldrh	r3, [r3, #0]
 8007b36:	b29b      	uxth	r3, r3
 8007b38:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007b3c:	b29a      	uxth	r2, r3
 8007b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b40:	801a      	strh	r2, [r3, #0]
 8007b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b44:	881b      	ldrh	r3, [r3, #0]
 8007b46:	b29b      	uxth	r3, r3
 8007b48:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b4c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b50:	b29a      	uxth	r2, r3
 8007b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b54:	801a      	strh	r2, [r3, #0]
 8007b56:	e017      	b.n	8007b88 <PCD_EP_ISR_Handler+0x6b4>
 8007b58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b5a:	785b      	ldrb	r3, [r3, #1]
 8007b5c:	2b01      	cmp	r3, #1
 8007b5e:	d113      	bne.n	8007b88 <PCD_EP_ISR_Handler+0x6b4>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b68:	b29b      	uxth	r3, r3
 8007b6a:	461a      	mov	r2, r3
 8007b6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b6e:	4413      	add	r3, r2
 8007b70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007b72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b74:	781b      	ldrb	r3, [r3, #0]
 8007b76:	00da      	lsls	r2, r3, #3
 8007b78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b7a:	4413      	add	r3, r2
 8007b7c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007b80:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007b82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b84:	2200      	movs	r2, #0
 8007b86:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007b88:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b8a:	781b      	ldrb	r3, [r3, #0]
 8007b8c:	4619      	mov	r1, r3
 8007b8e:	6878      	ldr	r0, [r7, #4]
 8007b90:	f008 fb39 	bl	8010206 <HAL_PCD_DataInStageCallback>
 8007b94:	e051      	b.n	8007c3a <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8007b96:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007b9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d144      	bne.n	8007c2c <PCD_EP_ISR_Handler+0x758>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007baa:	b29b      	uxth	r3, r3
 8007bac:	461a      	mov	r2, r3
 8007bae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007bb0:	781b      	ldrb	r3, [r3, #0]
 8007bb2:	00db      	lsls	r3, r3, #3
 8007bb4:	4413      	add	r3, r2
 8007bb6:	687a      	ldr	r2, [r7, #4]
 8007bb8:	6812      	ldr	r2, [r2, #0]
 8007bba:	4413      	add	r3, r2
 8007bbc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007bc0:	881b      	ldrh	r3, [r3, #0]
 8007bc2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007bc6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 8007bca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007bcc:	699a      	ldr	r2, [r3, #24]
 8007bce:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8007bd2:	429a      	cmp	r2, r3
 8007bd4:	d907      	bls.n	8007be6 <PCD_EP_ISR_Handler+0x712>
            {
              ep->xfer_len -= TxPctSize;
 8007bd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007bd8:	699a      	ldr	r2, [r3, #24]
 8007bda:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8007bde:	1ad2      	subs	r2, r2, r3
 8007be0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007be2:	619a      	str	r2, [r3, #24]
 8007be4:	e002      	b.n	8007bec <PCD_EP_ISR_Handler+0x718>
            }
            else
            {
              ep->xfer_len = 0U;
 8007be6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007be8:	2200      	movs	r2, #0
 8007bea:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8007bec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007bee:	699b      	ldr	r3, [r3, #24]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d106      	bne.n	8007c02 <PCD_EP_ISR_Handler+0x72e>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007bf4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007bf6:	781b      	ldrb	r3, [r3, #0]
 8007bf8:	4619      	mov	r1, r3
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f008 fb03 	bl	8010206 <HAL_PCD_DataInStageCallback>
 8007c00:	e01b      	b.n	8007c3a <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8007c02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c04:	695a      	ldr	r2, [r3, #20]
 8007c06:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8007c0a:	441a      	add	r2, r3
 8007c0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c0e:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8007c10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c12:	69da      	ldr	r2, [r3, #28]
 8007c14:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8007c18:	441a      	add	r2, r3
 8007c1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c1c:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007c24:	4618      	mov	r0, r3
 8007c26:	f004 feac 	bl	800c982 <USB_EPStartXfer>
 8007c2a:	e006      	b.n	8007c3a <PCD_EP_ISR_Handler+0x766>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8007c2c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007c30:	461a      	mov	r2, r3
 8007c32:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007c34:	6878      	ldr	r0, [r7, #4]
 8007c36:	f000 f917 	bl	8007e68 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007c42:	b29b      	uxth	r3, r3
 8007c44:	b21b      	sxth	r3, r3
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	f6ff ac49 	blt.w	80074de <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8007c4c:	2300      	movs	r3, #0
}
 8007c4e:	4618      	mov	r0, r3
 8007c50:	3758      	adds	r7, #88	@ 0x58
 8007c52:	46bd      	mov	sp, r7
 8007c54:	bd80      	pop	{r7, pc}

08007c56 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8007c56:	b580      	push	{r7, lr}
 8007c58:	b088      	sub	sp, #32
 8007c5a:	af00      	add	r7, sp, #0
 8007c5c:	60f8      	str	r0, [r7, #12]
 8007c5e:	60b9      	str	r1, [r7, #8]
 8007c60:	4613      	mov	r3, r2
 8007c62:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007c64:	88fb      	ldrh	r3, [r7, #6]
 8007c66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d07c      	beq.n	8007d68 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c76:	b29b      	uxth	r3, r3
 8007c78:	461a      	mov	r2, r3
 8007c7a:	68bb      	ldr	r3, [r7, #8]
 8007c7c:	781b      	ldrb	r3, [r3, #0]
 8007c7e:	00db      	lsls	r3, r3, #3
 8007c80:	4413      	add	r3, r2
 8007c82:	68fa      	ldr	r2, [r7, #12]
 8007c84:	6812      	ldr	r2, [r2, #0]
 8007c86:	4413      	add	r3, r2
 8007c88:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007c8c:	881b      	ldrh	r3, [r3, #0]
 8007c8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007c92:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8007c94:	68bb      	ldr	r3, [r7, #8]
 8007c96:	699a      	ldr	r2, [r3, #24]
 8007c98:	8b7b      	ldrh	r3, [r7, #26]
 8007c9a:	429a      	cmp	r2, r3
 8007c9c:	d306      	bcc.n	8007cac <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8007c9e:	68bb      	ldr	r3, [r7, #8]
 8007ca0:	699a      	ldr	r2, [r3, #24]
 8007ca2:	8b7b      	ldrh	r3, [r7, #26]
 8007ca4:	1ad2      	subs	r2, r2, r3
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	619a      	str	r2, [r3, #24]
 8007caa:	e002      	b.n	8007cb2 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	2200      	movs	r2, #0
 8007cb0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	699b      	ldr	r3, [r3, #24]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d123      	bne.n	8007d02 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	461a      	mov	r2, r3
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	781b      	ldrb	r3, [r3, #0]
 8007cc4:	009b      	lsls	r3, r3, #2
 8007cc6:	4413      	add	r3, r2
 8007cc8:	881b      	ldrh	r3, [r3, #0]
 8007cca:	b29b      	uxth	r3, r3
 8007ccc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007cd0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cd4:	833b      	strh	r3, [r7, #24]
 8007cd6:	8b3b      	ldrh	r3, [r7, #24]
 8007cd8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007cdc:	833b      	strh	r3, [r7, #24]
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	461a      	mov	r2, r3
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	781b      	ldrb	r3, [r3, #0]
 8007ce8:	009b      	lsls	r3, r3, #2
 8007cea:	441a      	add	r2, r3
 8007cec:	8b3b      	ldrh	r3, [r7, #24]
 8007cee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007cf2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007cf6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007cfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007cfe:	b29b      	uxth	r3, r3
 8007d00:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8007d02:	88fb      	ldrh	r3, [r7, #6]
 8007d04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d01f      	beq.n	8007d4c <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	461a      	mov	r2, r3
 8007d12:	68bb      	ldr	r3, [r7, #8]
 8007d14:	781b      	ldrb	r3, [r3, #0]
 8007d16:	009b      	lsls	r3, r3, #2
 8007d18:	4413      	add	r3, r2
 8007d1a:	881b      	ldrh	r3, [r3, #0]
 8007d1c:	b29b      	uxth	r3, r3
 8007d1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d26:	82fb      	strh	r3, [r7, #22]
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	461a      	mov	r2, r3
 8007d2e:	68bb      	ldr	r3, [r7, #8]
 8007d30:	781b      	ldrb	r3, [r3, #0]
 8007d32:	009b      	lsls	r3, r3, #2
 8007d34:	441a      	add	r2, r3
 8007d36:	8afb      	ldrh	r3, [r7, #22]
 8007d38:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d3c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d44:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007d48:	b29b      	uxth	r3, r3
 8007d4a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8007d4c:	8b7b      	ldrh	r3, [r7, #26]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	f000 8085 	beq.w	8007e5e <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	6818      	ldr	r0, [r3, #0]
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	6959      	ldr	r1, [r3, #20]
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	891a      	ldrh	r2, [r3, #8]
 8007d60:	8b7b      	ldrh	r3, [r7, #26]
 8007d62:	f006 fb3c 	bl	800e3de <USB_ReadPMA>
 8007d66:	e07a      	b.n	8007e5e <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007d70:	b29b      	uxth	r3, r3
 8007d72:	461a      	mov	r2, r3
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	781b      	ldrb	r3, [r3, #0]
 8007d78:	00db      	lsls	r3, r3, #3
 8007d7a:	4413      	add	r3, r2
 8007d7c:	68fa      	ldr	r2, [r7, #12]
 8007d7e:	6812      	ldr	r2, [r2, #0]
 8007d80:	4413      	add	r3, r2
 8007d82:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007d86:	881b      	ldrh	r3, [r3, #0]
 8007d88:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007d8c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8007d8e:	68bb      	ldr	r3, [r7, #8]
 8007d90:	699a      	ldr	r2, [r3, #24]
 8007d92:	8b7b      	ldrh	r3, [r7, #26]
 8007d94:	429a      	cmp	r2, r3
 8007d96:	d306      	bcc.n	8007da6 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8007d98:	68bb      	ldr	r3, [r7, #8]
 8007d9a:	699a      	ldr	r2, [r3, #24]
 8007d9c:	8b7b      	ldrh	r3, [r7, #26]
 8007d9e:	1ad2      	subs	r2, r2, r3
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	619a      	str	r2, [r3, #24]
 8007da4:	e002      	b.n	8007dac <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	2200      	movs	r2, #0
 8007daa:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	699b      	ldr	r3, [r3, #24]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d123      	bne.n	8007dfc <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	461a      	mov	r2, r3
 8007dba:	68bb      	ldr	r3, [r7, #8]
 8007dbc:	781b      	ldrb	r3, [r3, #0]
 8007dbe:	009b      	lsls	r3, r3, #2
 8007dc0:	4413      	add	r3, r2
 8007dc2:	881b      	ldrh	r3, [r3, #0]
 8007dc4:	b29b      	uxth	r3, r3
 8007dc6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007dca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dce:	83fb      	strh	r3, [r7, #30]
 8007dd0:	8bfb      	ldrh	r3, [r7, #30]
 8007dd2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007dd6:	83fb      	strh	r3, [r7, #30]
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	461a      	mov	r2, r3
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	781b      	ldrb	r3, [r3, #0]
 8007de2:	009b      	lsls	r3, r3, #2
 8007de4:	441a      	add	r2, r3
 8007de6:	8bfb      	ldrh	r3, [r7, #30]
 8007de8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007dec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007df0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007df4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007df8:	b29b      	uxth	r3, r3
 8007dfa:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8007dfc:	88fb      	ldrh	r3, [r7, #6]
 8007dfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d11f      	bne.n	8007e46 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	461a      	mov	r2, r3
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	781b      	ldrb	r3, [r3, #0]
 8007e10:	009b      	lsls	r3, r3, #2
 8007e12:	4413      	add	r3, r2
 8007e14:	881b      	ldrh	r3, [r3, #0]
 8007e16:	b29b      	uxth	r3, r3
 8007e18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e20:	83bb      	strh	r3, [r7, #28]
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	461a      	mov	r2, r3
 8007e28:	68bb      	ldr	r3, [r7, #8]
 8007e2a:	781b      	ldrb	r3, [r3, #0]
 8007e2c:	009b      	lsls	r3, r3, #2
 8007e2e:	441a      	add	r2, r3
 8007e30:	8bbb      	ldrh	r3, [r7, #28]
 8007e32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e3e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007e42:	b29b      	uxth	r3, r3
 8007e44:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8007e46:	8b7b      	ldrh	r3, [r7, #26]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d008      	beq.n	8007e5e <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	6818      	ldr	r0, [r3, #0]
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	6959      	ldr	r1, [r3, #20]
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	895a      	ldrh	r2, [r3, #10]
 8007e58:	8b7b      	ldrh	r3, [r7, #26]
 8007e5a:	f006 fac0 	bl	800e3de <USB_ReadPMA>
    }
  }

  return count;
 8007e5e:	8b7b      	ldrh	r3, [r7, #26]
}
 8007e60:	4618      	mov	r0, r3
 8007e62:	3720      	adds	r7, #32
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bd80      	pop	{r7, pc}

08007e68 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b0a4      	sub	sp, #144	@ 0x90
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	60f8      	str	r0, [r7, #12]
 8007e70:	60b9      	str	r1, [r7, #8]
 8007e72:	4613      	mov	r3, r2
 8007e74:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8007e76:	88fb      	ldrh	r3, [r7, #6]
 8007e78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	f000 81db 	beq.w	8008238 <HAL_PCD_EP_DB_Transmit+0x3d0>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e8a:	b29b      	uxth	r3, r3
 8007e8c:	461a      	mov	r2, r3
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	781b      	ldrb	r3, [r3, #0]
 8007e92:	00db      	lsls	r3, r3, #3
 8007e94:	4413      	add	r3, r2
 8007e96:	68fa      	ldr	r2, [r7, #12]
 8007e98:	6812      	ldr	r2, [r2, #0]
 8007e9a:	4413      	add	r3, r2
 8007e9c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007ea0:	881b      	ldrh	r3, [r3, #0]
 8007ea2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007ea6:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88

    if (ep->xfer_len > TxPctSize)
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	699a      	ldr	r2, [r3, #24]
 8007eae:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8007eb2:	429a      	cmp	r2, r3
 8007eb4:	d907      	bls.n	8007ec6 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	699a      	ldr	r2, [r3, #24]
 8007eba:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8007ebe:	1ad2      	subs	r2, r2, r3
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	619a      	str	r2, [r3, #24]
 8007ec4:	e002      	b.n	8007ecc <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8007ec6:	68bb      	ldr	r3, [r7, #8]
 8007ec8:	2200      	movs	r2, #0
 8007eca:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8007ecc:	68bb      	ldr	r3, [r7, #8]
 8007ece:	699b      	ldr	r3, [r3, #24]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	f040 80b9 	bne.w	8008048 <HAL_PCD_EP_DB_Transmit+0x1e0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	785b      	ldrb	r3, [r3, #1]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d126      	bne.n	8007f2c <HAL_PCD_EP_DB_Transmit+0xc4>
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007eec:	b29b      	uxth	r3, r3
 8007eee:	461a      	mov	r2, r3
 8007ef0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ef2:	4413      	add	r3, r2
 8007ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	781b      	ldrb	r3, [r3, #0]
 8007efa:	00da      	lsls	r2, r3, #3
 8007efc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007efe:	4413      	add	r3, r2
 8007f00:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007f04:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007f06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f08:	881b      	ldrh	r3, [r3, #0]
 8007f0a:	b29b      	uxth	r3, r3
 8007f0c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f10:	b29a      	uxth	r2, r3
 8007f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f14:	801a      	strh	r2, [r3, #0]
 8007f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f18:	881b      	ldrh	r3, [r3, #0]
 8007f1a:	b29b      	uxth	r3, r3
 8007f1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f24:	b29a      	uxth	r2, r3
 8007f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f28:	801a      	strh	r2, [r3, #0]
 8007f2a:	e01a      	b.n	8007f62 <HAL_PCD_EP_DB_Transmit+0xfa>
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	785b      	ldrb	r3, [r3, #1]
 8007f30:	2b01      	cmp	r3, #1
 8007f32:	d116      	bne.n	8007f62 <HAL_PCD_EP_DB_Transmit+0xfa>
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f42:	b29b      	uxth	r3, r3
 8007f44:	461a      	mov	r2, r3
 8007f46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f48:	4413      	add	r3, r2
 8007f4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f4c:	68bb      	ldr	r3, [r7, #8]
 8007f4e:	781b      	ldrb	r3, [r3, #0]
 8007f50:	00da      	lsls	r2, r3, #3
 8007f52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f54:	4413      	add	r3, r2
 8007f56:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007f5a:	633b      	str	r3, [r7, #48]	@ 0x30
 8007f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f5e:	2200      	movs	r2, #0
 8007f60:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f68:	68bb      	ldr	r3, [r7, #8]
 8007f6a:	785b      	ldrb	r3, [r3, #1]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d126      	bne.n	8007fbe <HAL_PCD_EP_DB_Transmit+0x156>
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	61fb      	str	r3, [r7, #28]
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f7e:	b29b      	uxth	r3, r3
 8007f80:	461a      	mov	r2, r3
 8007f82:	69fb      	ldr	r3, [r7, #28]
 8007f84:	4413      	add	r3, r2
 8007f86:	61fb      	str	r3, [r7, #28]
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	781b      	ldrb	r3, [r3, #0]
 8007f8c:	00da      	lsls	r2, r3, #3
 8007f8e:	69fb      	ldr	r3, [r7, #28]
 8007f90:	4413      	add	r3, r2
 8007f92:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007f96:	61bb      	str	r3, [r7, #24]
 8007f98:	69bb      	ldr	r3, [r7, #24]
 8007f9a:	881b      	ldrh	r3, [r3, #0]
 8007f9c:	b29b      	uxth	r3, r3
 8007f9e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007fa2:	b29a      	uxth	r2, r3
 8007fa4:	69bb      	ldr	r3, [r7, #24]
 8007fa6:	801a      	strh	r2, [r3, #0]
 8007fa8:	69bb      	ldr	r3, [r7, #24]
 8007faa:	881b      	ldrh	r3, [r3, #0]
 8007fac:	b29b      	uxth	r3, r3
 8007fae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007fb2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007fb6:	b29a      	uxth	r2, r3
 8007fb8:	69bb      	ldr	r3, [r7, #24]
 8007fba:	801a      	strh	r2, [r3, #0]
 8007fbc:	e017      	b.n	8007fee <HAL_PCD_EP_DB_Transmit+0x186>
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	785b      	ldrb	r3, [r3, #1]
 8007fc2:	2b01      	cmp	r3, #1
 8007fc4:	d113      	bne.n	8007fee <HAL_PCD_EP_DB_Transmit+0x186>
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007fce:	b29b      	uxth	r3, r3
 8007fd0:	461a      	mov	r2, r3
 8007fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fd4:	4413      	add	r3, r2
 8007fd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	781b      	ldrb	r3, [r3, #0]
 8007fdc:	00da      	lsls	r2, r3, #3
 8007fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fe0:	4413      	add	r3, r2
 8007fe2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007fe6:	623b      	str	r3, [r7, #32]
 8007fe8:	6a3b      	ldr	r3, [r7, #32]
 8007fea:	2200      	movs	r2, #0
 8007fec:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	781b      	ldrb	r3, [r3, #0]
 8007ff2:	4619      	mov	r1, r3
 8007ff4:	68f8      	ldr	r0, [r7, #12]
 8007ff6:	f008 f906 	bl	8010206 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007ffa:	88fb      	ldrh	r3, [r7, #6]
 8007ffc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008000:	2b00      	cmp	r3, #0
 8008002:	f000 82fa 	beq.w	80085fa <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	461a      	mov	r2, r3
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	781b      	ldrb	r3, [r3, #0]
 8008010:	009b      	lsls	r3, r3, #2
 8008012:	4413      	add	r3, r2
 8008014:	881b      	ldrh	r3, [r3, #0]
 8008016:	b29b      	uxth	r3, r3
 8008018:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800801c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008020:	82fb      	strh	r3, [r7, #22]
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	461a      	mov	r2, r3
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	781b      	ldrb	r3, [r3, #0]
 800802c:	009b      	lsls	r3, r3, #2
 800802e:	441a      	add	r2, r3
 8008030:	8afb      	ldrh	r3, [r7, #22]
 8008032:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008036:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800803a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800803e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008042:	b29b      	uxth	r3, r3
 8008044:	8013      	strh	r3, [r2, #0]
 8008046:	e2d8      	b.n	80085fa <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008048:	88fb      	ldrh	r3, [r7, #6]
 800804a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800804e:	2b00      	cmp	r3, #0
 8008050:	d021      	beq.n	8008096 <HAL_PCD_EP_DB_Transmit+0x22e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	461a      	mov	r2, r3
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	781b      	ldrb	r3, [r3, #0]
 800805c:	009b      	lsls	r3, r3, #2
 800805e:	4413      	add	r3, r2
 8008060:	881b      	ldrh	r3, [r3, #0]
 8008062:	b29b      	uxth	r3, r3
 8008064:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008068:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800806c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	461a      	mov	r2, r3
 8008076:	68bb      	ldr	r3, [r7, #8]
 8008078:	781b      	ldrb	r3, [r3, #0]
 800807a:	009b      	lsls	r3, r3, #2
 800807c:	441a      	add	r2, r3
 800807e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008082:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008086:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800808a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800808e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008092:	b29b      	uxth	r3, r3
 8008094:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8008096:	68bb      	ldr	r3, [r7, #8]
 8008098:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800809c:	2b01      	cmp	r3, #1
 800809e:	f040 82ac 	bne.w	80085fa <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	695a      	ldr	r2, [r3, #20]
 80080a6:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80080aa:	441a      	add	r2, r3
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	69da      	ldr	r2, [r3, #28]
 80080b4:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80080b8:	441a      	add	r2, r3
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	6a1a      	ldr	r2, [r3, #32]
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	691b      	ldr	r3, [r3, #16]
 80080c6:	429a      	cmp	r2, r3
 80080c8:	d30b      	bcc.n	80080e2 <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 80080ca:	68bb      	ldr	r3, [r7, #8]
 80080cc:	691b      	ldr	r3, [r3, #16]
 80080ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 80080d2:	68bb      	ldr	r3, [r7, #8]
 80080d4:	6a1a      	ldr	r2, [r3, #32]
 80080d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80080da:	1ad2      	subs	r2, r2, r3
 80080dc:	68bb      	ldr	r3, [r7, #8]
 80080de:	621a      	str	r2, [r3, #32]
 80080e0:	e017      	b.n	8008112 <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else if (ep->xfer_len_db == 0U)
 80080e2:	68bb      	ldr	r3, [r7, #8]
 80080e4:	6a1b      	ldr	r3, [r3, #32]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d108      	bne.n	80080fc <HAL_PCD_EP_DB_Transmit+0x294>
        {
          len = TxPctSize;
 80080ea:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80080ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 80080f2:	68bb      	ldr	r3, [r7, #8]
 80080f4:	2200      	movs	r2, #0
 80080f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80080fa:	e00a      	b.n	8008112 <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	2200      	movs	r2, #0
 8008100:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8008104:	68bb      	ldr	r3, [r7, #8]
 8008106:	6a1b      	ldr	r3, [r3, #32]
 8008108:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	2200      	movs	r2, #0
 8008110:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	785b      	ldrb	r3, [r3, #1]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d165      	bne.n	80081e6 <HAL_PCD_EP_DB_Transmit+0x37e>
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008128:	b29b      	uxth	r3, r3
 800812a:	461a      	mov	r2, r3
 800812c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800812e:	4413      	add	r3, r2
 8008130:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	781b      	ldrb	r3, [r3, #0]
 8008136:	00da      	lsls	r2, r3, #3
 8008138:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800813a:	4413      	add	r3, r2
 800813c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008140:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008142:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008144:	881b      	ldrh	r3, [r3, #0]
 8008146:	b29b      	uxth	r3, r3
 8008148:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800814c:	b29a      	uxth	r2, r3
 800814e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008150:	801a      	strh	r2, [r3, #0]
 8008152:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008156:	2b00      	cmp	r3, #0
 8008158:	d10a      	bne.n	8008170 <HAL_PCD_EP_DB_Transmit+0x308>
 800815a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800815c:	881b      	ldrh	r3, [r3, #0]
 800815e:	b29b      	uxth	r3, r3
 8008160:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008164:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008168:	b29a      	uxth	r2, r3
 800816a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800816c:	801a      	strh	r2, [r3, #0]
 800816e:	e057      	b.n	8008220 <HAL_PCD_EP_DB_Transmit+0x3b8>
 8008170:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008174:	2b3e      	cmp	r3, #62	@ 0x3e
 8008176:	d818      	bhi.n	80081aa <HAL_PCD_EP_DB_Transmit+0x342>
 8008178:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800817c:	085b      	lsrs	r3, r3, #1
 800817e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008180:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008184:	f003 0301 	and.w	r3, r3, #1
 8008188:	2b00      	cmp	r3, #0
 800818a:	d002      	beq.n	8008192 <HAL_PCD_EP_DB_Transmit+0x32a>
 800818c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800818e:	3301      	adds	r3, #1
 8008190:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008194:	881b      	ldrh	r3, [r3, #0]
 8008196:	b29a      	uxth	r2, r3
 8008198:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800819a:	b29b      	uxth	r3, r3
 800819c:	029b      	lsls	r3, r3, #10
 800819e:	b29b      	uxth	r3, r3
 80081a0:	4313      	orrs	r3, r2
 80081a2:	b29a      	uxth	r2, r3
 80081a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081a6:	801a      	strh	r2, [r3, #0]
 80081a8:	e03a      	b.n	8008220 <HAL_PCD_EP_DB_Transmit+0x3b8>
 80081aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80081ae:	095b      	lsrs	r3, r3, #5
 80081b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80081b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80081b6:	f003 031f 	and.w	r3, r3, #31
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d102      	bne.n	80081c4 <HAL_PCD_EP_DB_Transmit+0x35c>
 80081be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081c0:	3b01      	subs	r3, #1
 80081c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80081c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081c6:	881b      	ldrh	r3, [r3, #0]
 80081c8:	b29a      	uxth	r2, r3
 80081ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081cc:	b29b      	uxth	r3, r3
 80081ce:	029b      	lsls	r3, r3, #10
 80081d0:	b29b      	uxth	r3, r3
 80081d2:	4313      	orrs	r3, r2
 80081d4:	b29b      	uxth	r3, r3
 80081d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80081de:	b29a      	uxth	r2, r3
 80081e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081e2:	801a      	strh	r2, [r3, #0]
 80081e4:	e01c      	b.n	8008220 <HAL_PCD_EP_DB_Transmit+0x3b8>
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	785b      	ldrb	r3, [r3, #1]
 80081ea:	2b01      	cmp	r3, #1
 80081ec:	d118      	bne.n	8008220 <HAL_PCD_EP_DB_Transmit+0x3b8>
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80081fc:	b29b      	uxth	r3, r3
 80081fe:	461a      	mov	r2, r3
 8008200:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008202:	4413      	add	r3, r2
 8008204:	647b      	str	r3, [r7, #68]	@ 0x44
 8008206:	68bb      	ldr	r3, [r7, #8]
 8008208:	781b      	ldrb	r3, [r3, #0]
 800820a:	00da      	lsls	r2, r3, #3
 800820c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800820e:	4413      	add	r3, r2
 8008210:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008214:	643b      	str	r3, [r7, #64]	@ 0x40
 8008216:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800821a:	b29a      	uxth	r2, r3
 800821c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800821e:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	6818      	ldr	r0, [r3, #0]
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	6959      	ldr	r1, [r3, #20]
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	891a      	ldrh	r2, [r3, #8]
 800822c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008230:	b29b      	uxth	r3, r3
 8008232:	f006 f892 	bl	800e35a <USB_WritePMA>
 8008236:	e1e0      	b.n	80085fa <HAL_PCD_EP_DB_Transmit+0x792>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008240:	b29b      	uxth	r3, r3
 8008242:	461a      	mov	r2, r3
 8008244:	68bb      	ldr	r3, [r7, #8]
 8008246:	781b      	ldrb	r3, [r3, #0]
 8008248:	00db      	lsls	r3, r3, #3
 800824a:	4413      	add	r3, r2
 800824c:	68fa      	ldr	r2, [r7, #12]
 800824e:	6812      	ldr	r2, [r2, #0]
 8008250:	4413      	add	r3, r2
 8008252:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008256:	881b      	ldrh	r3, [r3, #0]
 8008258:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800825c:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88

    if (ep->xfer_len >= TxPctSize)
 8008260:	68bb      	ldr	r3, [r7, #8]
 8008262:	699a      	ldr	r2, [r3, #24]
 8008264:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008268:	429a      	cmp	r2, r3
 800826a:	d307      	bcc.n	800827c <HAL_PCD_EP_DB_Transmit+0x414>
    {
      ep->xfer_len -= TxPctSize;
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	699a      	ldr	r2, [r3, #24]
 8008270:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008274:	1ad2      	subs	r2, r2, r3
 8008276:	68bb      	ldr	r3, [r7, #8]
 8008278:	619a      	str	r2, [r3, #24]
 800827a:	e002      	b.n	8008282 <HAL_PCD_EP_DB_Transmit+0x41a>
    }
    else
    {
      ep->xfer_len = 0U;
 800827c:	68bb      	ldr	r3, [r7, #8]
 800827e:	2200      	movs	r2, #0
 8008280:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	699b      	ldr	r3, [r3, #24]
 8008286:	2b00      	cmp	r3, #0
 8008288:	f040 80c0 	bne.w	800840c <HAL_PCD_EP_DB_Transmit+0x5a4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	785b      	ldrb	r3, [r3, #1]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d126      	bne.n	80082e2 <HAL_PCD_EP_DB_Transmit+0x47a>
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80082a2:	b29b      	uxth	r3, r3
 80082a4:	461a      	mov	r2, r3
 80082a6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80082a8:	4413      	add	r3, r2
 80082aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80082ac:	68bb      	ldr	r3, [r7, #8]
 80082ae:	781b      	ldrb	r3, [r3, #0]
 80082b0:	00da      	lsls	r2, r3, #3
 80082b2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80082b4:	4413      	add	r3, r2
 80082b6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80082ba:	67bb      	str	r3, [r7, #120]	@ 0x78
 80082bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80082be:	881b      	ldrh	r3, [r3, #0]
 80082c0:	b29b      	uxth	r3, r3
 80082c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80082c6:	b29a      	uxth	r2, r3
 80082c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80082ca:	801a      	strh	r2, [r3, #0]
 80082cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80082ce:	881b      	ldrh	r3, [r3, #0]
 80082d0:	b29b      	uxth	r3, r3
 80082d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80082d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80082da:	b29a      	uxth	r2, r3
 80082dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80082de:	801a      	strh	r2, [r3, #0]
 80082e0:	e01a      	b.n	8008318 <HAL_PCD_EP_DB_Transmit+0x4b0>
 80082e2:	68bb      	ldr	r3, [r7, #8]
 80082e4:	785b      	ldrb	r3, [r3, #1]
 80082e6:	2b01      	cmp	r3, #1
 80082e8:	d116      	bne.n	8008318 <HAL_PCD_EP_DB_Transmit+0x4b0>
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	667b      	str	r3, [r7, #100]	@ 0x64
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80082f8:	b29b      	uxth	r3, r3
 80082fa:	461a      	mov	r2, r3
 80082fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80082fe:	4413      	add	r3, r2
 8008300:	667b      	str	r3, [r7, #100]	@ 0x64
 8008302:	68bb      	ldr	r3, [r7, #8]
 8008304:	781b      	ldrb	r3, [r3, #0]
 8008306:	00da      	lsls	r2, r3, #3
 8008308:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800830a:	4413      	add	r3, r2
 800830c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008310:	663b      	str	r3, [r7, #96]	@ 0x60
 8008312:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008314:	2200      	movs	r2, #0
 8008316:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	677b      	str	r3, [r7, #116]	@ 0x74
 800831e:	68bb      	ldr	r3, [r7, #8]
 8008320:	785b      	ldrb	r3, [r3, #1]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d12b      	bne.n	800837e <HAL_PCD_EP_DB_Transmit+0x516>
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008334:	b29b      	uxth	r3, r3
 8008336:	461a      	mov	r2, r3
 8008338:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800833a:	4413      	add	r3, r2
 800833c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800833e:	68bb      	ldr	r3, [r7, #8]
 8008340:	781b      	ldrb	r3, [r3, #0]
 8008342:	00da      	lsls	r2, r3, #3
 8008344:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008346:	4413      	add	r3, r2
 8008348:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800834c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008350:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008354:	881b      	ldrh	r3, [r3, #0]
 8008356:	b29b      	uxth	r3, r3
 8008358:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800835c:	b29a      	uxth	r2, r3
 800835e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008362:	801a      	strh	r2, [r3, #0]
 8008364:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008368:	881b      	ldrh	r3, [r3, #0]
 800836a:	b29b      	uxth	r3, r3
 800836c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008370:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008374:	b29a      	uxth	r2, r3
 8008376:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800837a:	801a      	strh	r2, [r3, #0]
 800837c:	e017      	b.n	80083ae <HAL_PCD_EP_DB_Transmit+0x546>
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	785b      	ldrb	r3, [r3, #1]
 8008382:	2b01      	cmp	r3, #1
 8008384:	d113      	bne.n	80083ae <HAL_PCD_EP_DB_Transmit+0x546>
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800838e:	b29b      	uxth	r3, r3
 8008390:	461a      	mov	r2, r3
 8008392:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008394:	4413      	add	r3, r2
 8008396:	677b      	str	r3, [r7, #116]	@ 0x74
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	781b      	ldrb	r3, [r3, #0]
 800839c:	00da      	lsls	r2, r3, #3
 800839e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80083a0:	4413      	add	r3, r2
 80083a2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80083a6:	673b      	str	r3, [r7, #112]	@ 0x70
 80083a8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80083aa:	2200      	movs	r2, #0
 80083ac:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80083ae:	68bb      	ldr	r3, [r7, #8]
 80083b0:	781b      	ldrb	r3, [r3, #0]
 80083b2:	4619      	mov	r1, r3
 80083b4:	68f8      	ldr	r0, [r7, #12]
 80083b6:	f007 ff26 	bl	8010206 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80083ba:	88fb      	ldrh	r3, [r7, #6]
 80083bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	f040 811a 	bne.w	80085fa <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	461a      	mov	r2, r3
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	781b      	ldrb	r3, [r3, #0]
 80083d0:	009b      	lsls	r3, r3, #2
 80083d2:	4413      	add	r3, r2
 80083d4:	881b      	ldrh	r3, [r3, #0]
 80083d6:	b29b      	uxth	r3, r3
 80083d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083e0:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	461a      	mov	r2, r3
 80083ea:	68bb      	ldr	r3, [r7, #8]
 80083ec:	781b      	ldrb	r3, [r3, #0]
 80083ee:	009b      	lsls	r3, r3, #2
 80083f0:	441a      	add	r2, r3
 80083f2:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 80083f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008402:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008406:	b29b      	uxth	r3, r3
 8008408:	8013      	strh	r3, [r2, #0]
 800840a:	e0f6      	b.n	80085fa <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800840c:	88fb      	ldrh	r3, [r7, #6]
 800840e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008412:	2b00      	cmp	r3, #0
 8008414:	d121      	bne.n	800845a <HAL_PCD_EP_DB_Transmit+0x5f2>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	461a      	mov	r2, r3
 800841c:	68bb      	ldr	r3, [r7, #8]
 800841e:	781b      	ldrb	r3, [r3, #0]
 8008420:	009b      	lsls	r3, r3, #2
 8008422:	4413      	add	r3, r2
 8008424:	881b      	ldrh	r3, [r3, #0]
 8008426:	b29b      	uxth	r3, r3
 8008428:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800842c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008430:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	461a      	mov	r2, r3
 800843a:	68bb      	ldr	r3, [r7, #8]
 800843c:	781b      	ldrb	r3, [r3, #0]
 800843e:	009b      	lsls	r3, r3, #2
 8008440:	441a      	add	r2, r3
 8008442:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008446:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800844a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800844e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008452:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008456:	b29b      	uxth	r3, r3
 8008458:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008460:	2b01      	cmp	r3, #1
 8008462:	f040 80ca 	bne.w	80085fa <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 8008466:	68bb      	ldr	r3, [r7, #8]
 8008468:	695a      	ldr	r2, [r3, #20]
 800846a:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800846e:	441a      	add	r2, r3
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8008474:	68bb      	ldr	r3, [r7, #8]
 8008476:	69da      	ldr	r2, [r3, #28]
 8008478:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800847c:	441a      	add	r2, r3
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8008482:	68bb      	ldr	r3, [r7, #8]
 8008484:	6a1a      	ldr	r2, [r3, #32]
 8008486:	68bb      	ldr	r3, [r7, #8]
 8008488:	691b      	ldr	r3, [r3, #16]
 800848a:	429a      	cmp	r2, r3
 800848c:	d30b      	bcc.n	80084a6 <HAL_PCD_EP_DB_Transmit+0x63e>
        {
          len = ep->maxpacket;
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	691b      	ldr	r3, [r3, #16]
 8008492:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	6a1a      	ldr	r2, [r3, #32]
 800849a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800849e:	1ad2      	subs	r2, r2, r3
 80084a0:	68bb      	ldr	r3, [r7, #8]
 80084a2:	621a      	str	r2, [r3, #32]
 80084a4:	e017      	b.n	80084d6 <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else if (ep->xfer_len_db == 0U)
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	6a1b      	ldr	r3, [r3, #32]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d108      	bne.n	80084c0 <HAL_PCD_EP_DB_Transmit+0x658>
        {
          len = TxPctSize;
 80084ae:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80084b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 80084b6:	68bb      	ldr	r3, [r7, #8]
 80084b8:	2200      	movs	r2, #0
 80084ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80084be:	e00a      	b.n	80084d6 <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else
        {
          len = ep->xfer_len_db;
 80084c0:	68bb      	ldr	r3, [r7, #8]
 80084c2:	6a1b      	ldr	r3, [r3, #32]
 80084c4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	2200      	movs	r2, #0
 80084cc:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80084ce:	68bb      	ldr	r3, [r7, #8]
 80084d0:	2200      	movs	r2, #0
 80084d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	657b      	str	r3, [r7, #84]	@ 0x54
 80084dc:	68bb      	ldr	r3, [r7, #8]
 80084de:	785b      	ldrb	r3, [r3, #1]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d165      	bne.n	80085b0 <HAL_PCD_EP_DB_Transmit+0x748>
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80084f2:	b29b      	uxth	r3, r3
 80084f4:	461a      	mov	r2, r3
 80084f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80084f8:	4413      	add	r3, r2
 80084fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80084fc:	68bb      	ldr	r3, [r7, #8]
 80084fe:	781b      	ldrb	r3, [r3, #0]
 8008500:	00da      	lsls	r2, r3, #3
 8008502:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008504:	4413      	add	r3, r2
 8008506:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800850a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800850c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800850e:	881b      	ldrh	r3, [r3, #0]
 8008510:	b29b      	uxth	r3, r3
 8008512:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008516:	b29a      	uxth	r2, r3
 8008518:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800851a:	801a      	strh	r2, [r3, #0]
 800851c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008520:	2b00      	cmp	r3, #0
 8008522:	d10a      	bne.n	800853a <HAL_PCD_EP_DB_Transmit+0x6d2>
 8008524:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008526:	881b      	ldrh	r3, [r3, #0]
 8008528:	b29b      	uxth	r3, r3
 800852a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800852e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008532:	b29a      	uxth	r2, r3
 8008534:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008536:	801a      	strh	r2, [r3, #0]
 8008538:	e054      	b.n	80085e4 <HAL_PCD_EP_DB_Transmit+0x77c>
 800853a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800853e:	2b3e      	cmp	r3, #62	@ 0x3e
 8008540:	d818      	bhi.n	8008574 <HAL_PCD_EP_DB_Transmit+0x70c>
 8008542:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008546:	085b      	lsrs	r3, r3, #1
 8008548:	66bb      	str	r3, [r7, #104]	@ 0x68
 800854a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800854e:	f003 0301 	and.w	r3, r3, #1
 8008552:	2b00      	cmp	r3, #0
 8008554:	d002      	beq.n	800855c <HAL_PCD_EP_DB_Transmit+0x6f4>
 8008556:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008558:	3301      	adds	r3, #1
 800855a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800855c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800855e:	881b      	ldrh	r3, [r3, #0]
 8008560:	b29a      	uxth	r2, r3
 8008562:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008564:	b29b      	uxth	r3, r3
 8008566:	029b      	lsls	r3, r3, #10
 8008568:	b29b      	uxth	r3, r3
 800856a:	4313      	orrs	r3, r2
 800856c:	b29a      	uxth	r2, r3
 800856e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008570:	801a      	strh	r2, [r3, #0]
 8008572:	e037      	b.n	80085e4 <HAL_PCD_EP_DB_Transmit+0x77c>
 8008574:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008578:	095b      	lsrs	r3, r3, #5
 800857a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800857c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008580:	f003 031f 	and.w	r3, r3, #31
 8008584:	2b00      	cmp	r3, #0
 8008586:	d102      	bne.n	800858e <HAL_PCD_EP_DB_Transmit+0x726>
 8008588:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800858a:	3b01      	subs	r3, #1
 800858c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800858e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008590:	881b      	ldrh	r3, [r3, #0]
 8008592:	b29a      	uxth	r2, r3
 8008594:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008596:	b29b      	uxth	r3, r3
 8008598:	029b      	lsls	r3, r3, #10
 800859a:	b29b      	uxth	r3, r3
 800859c:	4313      	orrs	r3, r2
 800859e:	b29b      	uxth	r3, r3
 80085a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80085a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80085a8:	b29a      	uxth	r2, r3
 80085aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80085ac:	801a      	strh	r2, [r3, #0]
 80085ae:	e019      	b.n	80085e4 <HAL_PCD_EP_DB_Transmit+0x77c>
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	785b      	ldrb	r3, [r3, #1]
 80085b4:	2b01      	cmp	r3, #1
 80085b6:	d115      	bne.n	80085e4 <HAL_PCD_EP_DB_Transmit+0x77c>
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80085c0:	b29b      	uxth	r3, r3
 80085c2:	461a      	mov	r2, r3
 80085c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80085c6:	4413      	add	r3, r2
 80085c8:	657b      	str	r3, [r7, #84]	@ 0x54
 80085ca:	68bb      	ldr	r3, [r7, #8]
 80085cc:	781b      	ldrb	r3, [r3, #0]
 80085ce:	00da      	lsls	r2, r3, #3
 80085d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80085d2:	4413      	add	r3, r2
 80085d4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80085d8:	653b      	str	r3, [r7, #80]	@ 0x50
 80085da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80085de:	b29a      	uxth	r2, r3
 80085e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80085e2:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	6818      	ldr	r0, [r3, #0]
 80085e8:	68bb      	ldr	r3, [r7, #8]
 80085ea:	6959      	ldr	r1, [r3, #20]
 80085ec:	68bb      	ldr	r3, [r7, #8]
 80085ee:	895a      	ldrh	r2, [r3, #10]
 80085f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80085f4:	b29b      	uxth	r3, r3
 80085f6:	f005 feb0 	bl	800e35a <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	461a      	mov	r2, r3
 8008600:	68bb      	ldr	r3, [r7, #8]
 8008602:	781b      	ldrb	r3, [r3, #0]
 8008604:	009b      	lsls	r3, r3, #2
 8008606:	4413      	add	r3, r2
 8008608:	881b      	ldrh	r3, [r3, #0]
 800860a:	b29b      	uxth	r3, r3
 800860c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008610:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008614:	82bb      	strh	r3, [r7, #20]
 8008616:	8abb      	ldrh	r3, [r7, #20]
 8008618:	f083 0310 	eor.w	r3, r3, #16
 800861c:	82bb      	strh	r3, [r7, #20]
 800861e:	8abb      	ldrh	r3, [r7, #20]
 8008620:	f083 0320 	eor.w	r3, r3, #32
 8008624:	82bb      	strh	r3, [r7, #20]
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	461a      	mov	r2, r3
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	781b      	ldrb	r3, [r3, #0]
 8008630:	009b      	lsls	r3, r3, #2
 8008632:	441a      	add	r2, r3
 8008634:	8abb      	ldrh	r3, [r7, #20]
 8008636:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800863a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800863e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008642:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008646:	b29b      	uxth	r3, r3
 8008648:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800864a:	2300      	movs	r3, #0
}
 800864c:	4618      	mov	r0, r3
 800864e:	3790      	adds	r7, #144	@ 0x90
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}

08008654 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8008654:	b480      	push	{r7}
 8008656:	b087      	sub	sp, #28
 8008658:	af00      	add	r7, sp, #0
 800865a:	60f8      	str	r0, [r7, #12]
 800865c:	607b      	str	r3, [r7, #4]
 800865e:	460b      	mov	r3, r1
 8008660:	817b      	strh	r3, [r7, #10]
 8008662:	4613      	mov	r3, r2
 8008664:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8008666:	897b      	ldrh	r3, [r7, #10]
 8008668:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800866c:	b29b      	uxth	r3, r3
 800866e:	2b00      	cmp	r3, #0
 8008670:	d00b      	beq.n	800868a <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008672:	897b      	ldrh	r3, [r7, #10]
 8008674:	f003 0207 	and.w	r2, r3, #7
 8008678:	4613      	mov	r3, r2
 800867a:	009b      	lsls	r3, r3, #2
 800867c:	4413      	add	r3, r2
 800867e:	00db      	lsls	r3, r3, #3
 8008680:	3310      	adds	r3, #16
 8008682:	68fa      	ldr	r2, [r7, #12]
 8008684:	4413      	add	r3, r2
 8008686:	617b      	str	r3, [r7, #20]
 8008688:	e009      	b.n	800869e <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800868a:	897a      	ldrh	r2, [r7, #10]
 800868c:	4613      	mov	r3, r2
 800868e:	009b      	lsls	r3, r3, #2
 8008690:	4413      	add	r3, r2
 8008692:	00db      	lsls	r3, r3, #3
 8008694:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008698:	68fa      	ldr	r2, [r7, #12]
 800869a:	4413      	add	r3, r2
 800869c:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800869e:	893b      	ldrh	r3, [r7, #8]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d107      	bne.n	80086b4 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	2200      	movs	r2, #0
 80086a8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	b29a      	uxth	r2, r3
 80086ae:	697b      	ldr	r3, [r7, #20]
 80086b0:	80da      	strh	r2, [r3, #6]
 80086b2:	e00b      	b.n	80086cc <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80086b4:	697b      	ldr	r3, [r7, #20]
 80086b6:	2201      	movs	r2, #1
 80086b8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	b29a      	uxth	r2, r3
 80086be:	697b      	ldr	r3, [r7, #20]
 80086c0:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	0c1b      	lsrs	r3, r3, #16
 80086c6:	b29a      	uxth	r2, r3
 80086c8:	697b      	ldr	r3, [r7, #20]
 80086ca:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80086cc:	2300      	movs	r3, #0
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	371c      	adds	r7, #28
 80086d2:	46bd      	mov	sp, r7
 80086d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d8:	4770      	bx	lr

080086da <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80086da:	b480      	push	{r7}
 80086dc:	b085      	sub	sp, #20
 80086de:	af00      	add	r7, sp, #0
 80086e0:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2201      	movs	r2, #1
 80086ec:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2200      	movs	r2, #0
 80086f4:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80086fe:	b29b      	uxth	r3, r3
 8008700:	f043 0301 	orr.w	r3, r3, #1
 8008704:	b29a      	uxth	r2, r3
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008712:	b29b      	uxth	r3, r3
 8008714:	f043 0302 	orr.w	r3, r3, #2
 8008718:	b29a      	uxth	r2, r3
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8008720:	2300      	movs	r3, #0
}
 8008722:	4618      	mov	r0, r3
 8008724:	3714      	adds	r7, #20
 8008726:	46bd      	mov	sp, r7
 8008728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872c:	4770      	bx	lr
	...

08008730 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008730:	b480      	push	{r7}
 8008732:	b085      	sub	sp, #20
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d141      	bne.n	80087c2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800873e:	4b4b      	ldr	r3, [pc, #300]	@ (800886c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008746:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800874a:	d131      	bne.n	80087b0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800874c:	4b47      	ldr	r3, [pc, #284]	@ (800886c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800874e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008752:	4a46      	ldr	r2, [pc, #280]	@ (800886c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008754:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008758:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800875c:	4b43      	ldr	r3, [pc, #268]	@ (800886c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008764:	4a41      	ldr	r2, [pc, #260]	@ (800886c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008766:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800876a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800876c:	4b40      	ldr	r3, [pc, #256]	@ (8008870 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	2232      	movs	r2, #50	@ 0x32
 8008772:	fb02 f303 	mul.w	r3, r2, r3
 8008776:	4a3f      	ldr	r2, [pc, #252]	@ (8008874 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008778:	fba2 2303 	umull	r2, r3, r2, r3
 800877c:	0c9b      	lsrs	r3, r3, #18
 800877e:	3301      	adds	r3, #1
 8008780:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008782:	e002      	b.n	800878a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	3b01      	subs	r3, #1
 8008788:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800878a:	4b38      	ldr	r3, [pc, #224]	@ (800886c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800878c:	695b      	ldr	r3, [r3, #20]
 800878e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008792:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008796:	d102      	bne.n	800879e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d1f2      	bne.n	8008784 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800879e:	4b33      	ldr	r3, [pc, #204]	@ (800886c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087a0:	695b      	ldr	r3, [r3, #20]
 80087a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087aa:	d158      	bne.n	800885e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80087ac:	2303      	movs	r3, #3
 80087ae:	e057      	b.n	8008860 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80087b0:	4b2e      	ldr	r3, [pc, #184]	@ (800886c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087b6:	4a2d      	ldr	r2, [pc, #180]	@ (800886c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80087bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80087c0:	e04d      	b.n	800885e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80087c8:	d141      	bne.n	800884e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80087ca:	4b28      	ldr	r3, [pc, #160]	@ (800886c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80087d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087d6:	d131      	bne.n	800883c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80087d8:	4b24      	ldr	r3, [pc, #144]	@ (800886c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087de:	4a23      	ldr	r2, [pc, #140]	@ (800886c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80087e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80087e8:	4b20      	ldr	r3, [pc, #128]	@ (800886c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80087f0:	4a1e      	ldr	r2, [pc, #120]	@ (800886c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80087f6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80087f8:	4b1d      	ldr	r3, [pc, #116]	@ (8008870 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	2232      	movs	r2, #50	@ 0x32
 80087fe:	fb02 f303 	mul.w	r3, r2, r3
 8008802:	4a1c      	ldr	r2, [pc, #112]	@ (8008874 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008804:	fba2 2303 	umull	r2, r3, r2, r3
 8008808:	0c9b      	lsrs	r3, r3, #18
 800880a:	3301      	adds	r3, #1
 800880c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800880e:	e002      	b.n	8008816 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	3b01      	subs	r3, #1
 8008814:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008816:	4b15      	ldr	r3, [pc, #84]	@ (800886c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008818:	695b      	ldr	r3, [r3, #20]
 800881a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800881e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008822:	d102      	bne.n	800882a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d1f2      	bne.n	8008810 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800882a:	4b10      	ldr	r3, [pc, #64]	@ (800886c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800882c:	695b      	ldr	r3, [r3, #20]
 800882e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008832:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008836:	d112      	bne.n	800885e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008838:	2303      	movs	r3, #3
 800883a:	e011      	b.n	8008860 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800883c:	4b0b      	ldr	r3, [pc, #44]	@ (800886c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800883e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008842:	4a0a      	ldr	r2, [pc, #40]	@ (800886c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008844:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008848:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800884c:	e007      	b.n	800885e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800884e:	4b07      	ldr	r3, [pc, #28]	@ (800886c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008856:	4a05      	ldr	r2, [pc, #20]	@ (800886c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008858:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800885c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800885e:	2300      	movs	r3, #0
}
 8008860:	4618      	mov	r0, r3
 8008862:	3714      	adds	r7, #20
 8008864:	46bd      	mov	sp, r7
 8008866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886a:	4770      	bx	lr
 800886c:	40007000 	.word	0x40007000
 8008870:	2000002c 	.word	0x2000002c
 8008874:	431bde83 	.word	0x431bde83

08008878 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8008878:	b480      	push	{r7}
 800887a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800887c:	4b05      	ldr	r3, [pc, #20]	@ (8008894 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800887e:	689b      	ldr	r3, [r3, #8]
 8008880:	4a04      	ldr	r2, [pc, #16]	@ (8008894 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008882:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008886:	6093      	str	r3, [r2, #8]
}
 8008888:	bf00      	nop
 800888a:	46bd      	mov	sp, r7
 800888c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008890:	4770      	bx	lr
 8008892:	bf00      	nop
 8008894:	40007000 	.word	0x40007000

08008898 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b088      	sub	sp, #32
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d101      	bne.n	80088aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80088a6:	2301      	movs	r3, #1
 80088a8:	e2fe      	b.n	8008ea8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	f003 0301 	and.w	r3, r3, #1
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d075      	beq.n	80089a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80088b6:	4b97      	ldr	r3, [pc, #604]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 80088b8:	689b      	ldr	r3, [r3, #8]
 80088ba:	f003 030c 	and.w	r3, r3, #12
 80088be:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80088c0:	4b94      	ldr	r3, [pc, #592]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 80088c2:	68db      	ldr	r3, [r3, #12]
 80088c4:	f003 0303 	and.w	r3, r3, #3
 80088c8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80088ca:	69bb      	ldr	r3, [r7, #24]
 80088cc:	2b0c      	cmp	r3, #12
 80088ce:	d102      	bne.n	80088d6 <HAL_RCC_OscConfig+0x3e>
 80088d0:	697b      	ldr	r3, [r7, #20]
 80088d2:	2b03      	cmp	r3, #3
 80088d4:	d002      	beq.n	80088dc <HAL_RCC_OscConfig+0x44>
 80088d6:	69bb      	ldr	r3, [r7, #24]
 80088d8:	2b08      	cmp	r3, #8
 80088da:	d10b      	bne.n	80088f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80088dc:	4b8d      	ldr	r3, [pc, #564]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d05b      	beq.n	80089a0 <HAL_RCC_OscConfig+0x108>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	685b      	ldr	r3, [r3, #4]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d157      	bne.n	80089a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80088f0:	2301      	movs	r3, #1
 80088f2:	e2d9      	b.n	8008ea8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	685b      	ldr	r3, [r3, #4]
 80088f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80088fc:	d106      	bne.n	800890c <HAL_RCC_OscConfig+0x74>
 80088fe:	4b85      	ldr	r3, [pc, #532]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	4a84      	ldr	r2, [pc, #528]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 8008904:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008908:	6013      	str	r3, [r2, #0]
 800890a:	e01d      	b.n	8008948 <HAL_RCC_OscConfig+0xb0>
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	685b      	ldr	r3, [r3, #4]
 8008910:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008914:	d10c      	bne.n	8008930 <HAL_RCC_OscConfig+0x98>
 8008916:	4b7f      	ldr	r3, [pc, #508]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	4a7e      	ldr	r2, [pc, #504]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 800891c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008920:	6013      	str	r3, [r2, #0]
 8008922:	4b7c      	ldr	r3, [pc, #496]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	4a7b      	ldr	r2, [pc, #492]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 8008928:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800892c:	6013      	str	r3, [r2, #0]
 800892e:	e00b      	b.n	8008948 <HAL_RCC_OscConfig+0xb0>
 8008930:	4b78      	ldr	r3, [pc, #480]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	4a77      	ldr	r2, [pc, #476]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 8008936:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800893a:	6013      	str	r3, [r2, #0]
 800893c:	4b75      	ldr	r3, [pc, #468]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	4a74      	ldr	r2, [pc, #464]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 8008942:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008946:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	685b      	ldr	r3, [r3, #4]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d013      	beq.n	8008978 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008950:	f7fb fcbe 	bl	80042d0 <HAL_GetTick>
 8008954:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008956:	e008      	b.n	800896a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008958:	f7fb fcba 	bl	80042d0 <HAL_GetTick>
 800895c:	4602      	mov	r2, r0
 800895e:	693b      	ldr	r3, [r7, #16]
 8008960:	1ad3      	subs	r3, r2, r3
 8008962:	2b64      	cmp	r3, #100	@ 0x64
 8008964:	d901      	bls.n	800896a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008966:	2303      	movs	r3, #3
 8008968:	e29e      	b.n	8008ea8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800896a:	4b6a      	ldr	r3, [pc, #424]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008972:	2b00      	cmp	r3, #0
 8008974:	d0f0      	beq.n	8008958 <HAL_RCC_OscConfig+0xc0>
 8008976:	e014      	b.n	80089a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008978:	f7fb fcaa 	bl	80042d0 <HAL_GetTick>
 800897c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800897e:	e008      	b.n	8008992 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008980:	f7fb fca6 	bl	80042d0 <HAL_GetTick>
 8008984:	4602      	mov	r2, r0
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	1ad3      	subs	r3, r2, r3
 800898a:	2b64      	cmp	r3, #100	@ 0x64
 800898c:	d901      	bls.n	8008992 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800898e:	2303      	movs	r3, #3
 8008990:	e28a      	b.n	8008ea8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008992:	4b60      	ldr	r3, [pc, #384]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800899a:	2b00      	cmp	r3, #0
 800899c:	d1f0      	bne.n	8008980 <HAL_RCC_OscConfig+0xe8>
 800899e:	e000      	b.n	80089a2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80089a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f003 0302 	and.w	r3, r3, #2
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d075      	beq.n	8008a9a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80089ae:	4b59      	ldr	r3, [pc, #356]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 80089b0:	689b      	ldr	r3, [r3, #8]
 80089b2:	f003 030c 	and.w	r3, r3, #12
 80089b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80089b8:	4b56      	ldr	r3, [pc, #344]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 80089ba:	68db      	ldr	r3, [r3, #12]
 80089bc:	f003 0303 	and.w	r3, r3, #3
 80089c0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80089c2:	69bb      	ldr	r3, [r7, #24]
 80089c4:	2b0c      	cmp	r3, #12
 80089c6:	d102      	bne.n	80089ce <HAL_RCC_OscConfig+0x136>
 80089c8:	697b      	ldr	r3, [r7, #20]
 80089ca:	2b02      	cmp	r3, #2
 80089cc:	d002      	beq.n	80089d4 <HAL_RCC_OscConfig+0x13c>
 80089ce:	69bb      	ldr	r3, [r7, #24]
 80089d0:	2b04      	cmp	r3, #4
 80089d2:	d11f      	bne.n	8008a14 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80089d4:	4b4f      	ldr	r3, [pc, #316]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d005      	beq.n	80089ec <HAL_RCC_OscConfig+0x154>
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	68db      	ldr	r3, [r3, #12]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d101      	bne.n	80089ec <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80089e8:	2301      	movs	r3, #1
 80089ea:	e25d      	b.n	8008ea8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80089ec:	4b49      	ldr	r3, [pc, #292]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 80089ee:	685b      	ldr	r3, [r3, #4]
 80089f0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	691b      	ldr	r3, [r3, #16]
 80089f8:	061b      	lsls	r3, r3, #24
 80089fa:	4946      	ldr	r1, [pc, #280]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 80089fc:	4313      	orrs	r3, r2
 80089fe:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008a00:	4b45      	ldr	r3, [pc, #276]	@ (8008b18 <HAL_RCC_OscConfig+0x280>)
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	4618      	mov	r0, r3
 8008a06:	f7fb fc17 	bl	8004238 <HAL_InitTick>
 8008a0a:	4603      	mov	r3, r0
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d043      	beq.n	8008a98 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8008a10:	2301      	movs	r3, #1
 8008a12:	e249      	b.n	8008ea8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	68db      	ldr	r3, [r3, #12]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d023      	beq.n	8008a64 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008a1c:	4b3d      	ldr	r3, [pc, #244]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	4a3c      	ldr	r2, [pc, #240]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 8008a22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a28:	f7fb fc52 	bl	80042d0 <HAL_GetTick>
 8008a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008a2e:	e008      	b.n	8008a42 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008a30:	f7fb fc4e 	bl	80042d0 <HAL_GetTick>
 8008a34:	4602      	mov	r2, r0
 8008a36:	693b      	ldr	r3, [r7, #16]
 8008a38:	1ad3      	subs	r3, r2, r3
 8008a3a:	2b02      	cmp	r3, #2
 8008a3c:	d901      	bls.n	8008a42 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8008a3e:	2303      	movs	r3, #3
 8008a40:	e232      	b.n	8008ea8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008a42:	4b34      	ldr	r3, [pc, #208]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d0f0      	beq.n	8008a30 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008a4e:	4b31      	ldr	r3, [pc, #196]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 8008a50:	685b      	ldr	r3, [r3, #4]
 8008a52:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	691b      	ldr	r3, [r3, #16]
 8008a5a:	061b      	lsls	r3, r3, #24
 8008a5c:	492d      	ldr	r1, [pc, #180]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 8008a5e:	4313      	orrs	r3, r2
 8008a60:	604b      	str	r3, [r1, #4]
 8008a62:	e01a      	b.n	8008a9a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008a64:	4b2b      	ldr	r3, [pc, #172]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	4a2a      	ldr	r2, [pc, #168]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 8008a6a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008a6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a70:	f7fb fc2e 	bl	80042d0 <HAL_GetTick>
 8008a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008a76:	e008      	b.n	8008a8a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008a78:	f7fb fc2a 	bl	80042d0 <HAL_GetTick>
 8008a7c:	4602      	mov	r2, r0
 8008a7e:	693b      	ldr	r3, [r7, #16]
 8008a80:	1ad3      	subs	r3, r2, r3
 8008a82:	2b02      	cmp	r3, #2
 8008a84:	d901      	bls.n	8008a8a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008a86:	2303      	movs	r3, #3
 8008a88:	e20e      	b.n	8008ea8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008a8a:	4b22      	ldr	r3, [pc, #136]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d1f0      	bne.n	8008a78 <HAL_RCC_OscConfig+0x1e0>
 8008a96:	e000      	b.n	8008a9a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008a98:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f003 0308 	and.w	r3, r3, #8
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d041      	beq.n	8008b2a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	695b      	ldr	r3, [r3, #20]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d01c      	beq.n	8008ae8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008aae:	4b19      	ldr	r3, [pc, #100]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 8008ab0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008ab4:	4a17      	ldr	r2, [pc, #92]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 8008ab6:	f043 0301 	orr.w	r3, r3, #1
 8008aba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008abe:	f7fb fc07 	bl	80042d0 <HAL_GetTick>
 8008ac2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008ac4:	e008      	b.n	8008ad8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008ac6:	f7fb fc03 	bl	80042d0 <HAL_GetTick>
 8008aca:	4602      	mov	r2, r0
 8008acc:	693b      	ldr	r3, [r7, #16]
 8008ace:	1ad3      	subs	r3, r2, r3
 8008ad0:	2b02      	cmp	r3, #2
 8008ad2:	d901      	bls.n	8008ad8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008ad4:	2303      	movs	r3, #3
 8008ad6:	e1e7      	b.n	8008ea8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008ad8:	4b0e      	ldr	r3, [pc, #56]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 8008ada:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008ade:	f003 0302 	and.w	r3, r3, #2
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d0ef      	beq.n	8008ac6 <HAL_RCC_OscConfig+0x22e>
 8008ae6:	e020      	b.n	8008b2a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008ae8:	4b0a      	ldr	r3, [pc, #40]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 8008aea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008aee:	4a09      	ldr	r2, [pc, #36]	@ (8008b14 <HAL_RCC_OscConfig+0x27c>)
 8008af0:	f023 0301 	bic.w	r3, r3, #1
 8008af4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008af8:	f7fb fbea 	bl	80042d0 <HAL_GetTick>
 8008afc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008afe:	e00d      	b.n	8008b1c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008b00:	f7fb fbe6 	bl	80042d0 <HAL_GetTick>
 8008b04:	4602      	mov	r2, r0
 8008b06:	693b      	ldr	r3, [r7, #16]
 8008b08:	1ad3      	subs	r3, r2, r3
 8008b0a:	2b02      	cmp	r3, #2
 8008b0c:	d906      	bls.n	8008b1c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008b0e:	2303      	movs	r3, #3
 8008b10:	e1ca      	b.n	8008ea8 <HAL_RCC_OscConfig+0x610>
 8008b12:	bf00      	nop
 8008b14:	40021000 	.word	0x40021000
 8008b18:	20000030 	.word	0x20000030
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008b1c:	4b8c      	ldr	r3, [pc, #560]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008b1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008b22:	f003 0302 	and.w	r3, r3, #2
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d1ea      	bne.n	8008b00 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f003 0304 	and.w	r3, r3, #4
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	f000 80a6 	beq.w	8008c84 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008b38:	2300      	movs	r3, #0
 8008b3a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008b3c:	4b84      	ldr	r3, [pc, #528]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008b3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d101      	bne.n	8008b4c <HAL_RCC_OscConfig+0x2b4>
 8008b48:	2301      	movs	r3, #1
 8008b4a:	e000      	b.n	8008b4e <HAL_RCC_OscConfig+0x2b6>
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d00d      	beq.n	8008b6e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008b52:	4b7f      	ldr	r3, [pc, #508]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008b54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b56:	4a7e      	ldr	r2, [pc, #504]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008b58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008b5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8008b5e:	4b7c      	ldr	r3, [pc, #496]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008b66:	60fb      	str	r3, [r7, #12]
 8008b68:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008b6e:	4b79      	ldr	r3, [pc, #484]	@ (8008d54 <HAL_RCC_OscConfig+0x4bc>)
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d118      	bne.n	8008bac <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008b7a:	4b76      	ldr	r3, [pc, #472]	@ (8008d54 <HAL_RCC_OscConfig+0x4bc>)
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	4a75      	ldr	r2, [pc, #468]	@ (8008d54 <HAL_RCC_OscConfig+0x4bc>)
 8008b80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008b86:	f7fb fba3 	bl	80042d0 <HAL_GetTick>
 8008b8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008b8c:	e008      	b.n	8008ba0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b8e:	f7fb fb9f 	bl	80042d0 <HAL_GetTick>
 8008b92:	4602      	mov	r2, r0
 8008b94:	693b      	ldr	r3, [r7, #16]
 8008b96:	1ad3      	subs	r3, r2, r3
 8008b98:	2b02      	cmp	r3, #2
 8008b9a:	d901      	bls.n	8008ba0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8008b9c:	2303      	movs	r3, #3
 8008b9e:	e183      	b.n	8008ea8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008ba0:	4b6c      	ldr	r3, [pc, #432]	@ (8008d54 <HAL_RCC_OscConfig+0x4bc>)
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d0f0      	beq.n	8008b8e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	689b      	ldr	r3, [r3, #8]
 8008bb0:	2b01      	cmp	r3, #1
 8008bb2:	d108      	bne.n	8008bc6 <HAL_RCC_OscConfig+0x32e>
 8008bb4:	4b66      	ldr	r3, [pc, #408]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bba:	4a65      	ldr	r2, [pc, #404]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008bbc:	f043 0301 	orr.w	r3, r3, #1
 8008bc0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008bc4:	e024      	b.n	8008c10 <HAL_RCC_OscConfig+0x378>
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	689b      	ldr	r3, [r3, #8]
 8008bca:	2b05      	cmp	r3, #5
 8008bcc:	d110      	bne.n	8008bf0 <HAL_RCC_OscConfig+0x358>
 8008bce:	4b60      	ldr	r3, [pc, #384]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bd4:	4a5e      	ldr	r2, [pc, #376]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008bd6:	f043 0304 	orr.w	r3, r3, #4
 8008bda:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008bde:	4b5c      	ldr	r3, [pc, #368]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008be4:	4a5a      	ldr	r2, [pc, #360]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008be6:	f043 0301 	orr.w	r3, r3, #1
 8008bea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008bee:	e00f      	b.n	8008c10 <HAL_RCC_OscConfig+0x378>
 8008bf0:	4b57      	ldr	r3, [pc, #348]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008bf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bf6:	4a56      	ldr	r2, [pc, #344]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008bf8:	f023 0301 	bic.w	r3, r3, #1
 8008bfc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008c00:	4b53      	ldr	r3, [pc, #332]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008c02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c06:	4a52      	ldr	r2, [pc, #328]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008c08:	f023 0304 	bic.w	r3, r3, #4
 8008c0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	689b      	ldr	r3, [r3, #8]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d016      	beq.n	8008c46 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008c18:	f7fb fb5a 	bl	80042d0 <HAL_GetTick>
 8008c1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008c1e:	e00a      	b.n	8008c36 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008c20:	f7fb fb56 	bl	80042d0 <HAL_GetTick>
 8008c24:	4602      	mov	r2, r0
 8008c26:	693b      	ldr	r3, [r7, #16]
 8008c28:	1ad3      	subs	r3, r2, r3
 8008c2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d901      	bls.n	8008c36 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8008c32:	2303      	movs	r3, #3
 8008c34:	e138      	b.n	8008ea8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008c36:	4b46      	ldr	r3, [pc, #280]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008c38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c3c:	f003 0302 	and.w	r3, r3, #2
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d0ed      	beq.n	8008c20 <HAL_RCC_OscConfig+0x388>
 8008c44:	e015      	b.n	8008c72 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008c46:	f7fb fb43 	bl	80042d0 <HAL_GetTick>
 8008c4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008c4c:	e00a      	b.n	8008c64 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008c4e:	f7fb fb3f 	bl	80042d0 <HAL_GetTick>
 8008c52:	4602      	mov	r2, r0
 8008c54:	693b      	ldr	r3, [r7, #16]
 8008c56:	1ad3      	subs	r3, r2, r3
 8008c58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c5c:	4293      	cmp	r3, r2
 8008c5e:	d901      	bls.n	8008c64 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8008c60:	2303      	movs	r3, #3
 8008c62:	e121      	b.n	8008ea8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008c64:	4b3a      	ldr	r3, [pc, #232]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008c66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c6a:	f003 0302 	and.w	r3, r3, #2
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d1ed      	bne.n	8008c4e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008c72:	7ffb      	ldrb	r3, [r7, #31]
 8008c74:	2b01      	cmp	r3, #1
 8008c76:	d105      	bne.n	8008c84 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008c78:	4b35      	ldr	r3, [pc, #212]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008c7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c7c:	4a34      	ldr	r2, [pc, #208]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008c7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008c82:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	f003 0320 	and.w	r3, r3, #32
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d03c      	beq.n	8008d0a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	699b      	ldr	r3, [r3, #24]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d01c      	beq.n	8008cd2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008c98:	4b2d      	ldr	r3, [pc, #180]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008c9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008c9e:	4a2c      	ldr	r2, [pc, #176]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008ca0:	f043 0301 	orr.w	r3, r3, #1
 8008ca4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ca8:	f7fb fb12 	bl	80042d0 <HAL_GetTick>
 8008cac:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008cae:	e008      	b.n	8008cc2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008cb0:	f7fb fb0e 	bl	80042d0 <HAL_GetTick>
 8008cb4:	4602      	mov	r2, r0
 8008cb6:	693b      	ldr	r3, [r7, #16]
 8008cb8:	1ad3      	subs	r3, r2, r3
 8008cba:	2b02      	cmp	r3, #2
 8008cbc:	d901      	bls.n	8008cc2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8008cbe:	2303      	movs	r3, #3
 8008cc0:	e0f2      	b.n	8008ea8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008cc2:	4b23      	ldr	r3, [pc, #140]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008cc4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008cc8:	f003 0302 	and.w	r3, r3, #2
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d0ef      	beq.n	8008cb0 <HAL_RCC_OscConfig+0x418>
 8008cd0:	e01b      	b.n	8008d0a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008cd2:	4b1f      	ldr	r3, [pc, #124]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008cd4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008cd8:	4a1d      	ldr	r2, [pc, #116]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008cda:	f023 0301 	bic.w	r3, r3, #1
 8008cde:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ce2:	f7fb faf5 	bl	80042d0 <HAL_GetTick>
 8008ce6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008ce8:	e008      	b.n	8008cfc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008cea:	f7fb faf1 	bl	80042d0 <HAL_GetTick>
 8008cee:	4602      	mov	r2, r0
 8008cf0:	693b      	ldr	r3, [r7, #16]
 8008cf2:	1ad3      	subs	r3, r2, r3
 8008cf4:	2b02      	cmp	r3, #2
 8008cf6:	d901      	bls.n	8008cfc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8008cf8:	2303      	movs	r3, #3
 8008cfa:	e0d5      	b.n	8008ea8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008cfc:	4b14      	ldr	r3, [pc, #80]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008cfe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008d02:	f003 0302 	and.w	r3, r3, #2
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d1ef      	bne.n	8008cea <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	69db      	ldr	r3, [r3, #28]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	f000 80c9 	beq.w	8008ea6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008d14:	4b0e      	ldr	r3, [pc, #56]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008d16:	689b      	ldr	r3, [r3, #8]
 8008d18:	f003 030c 	and.w	r3, r3, #12
 8008d1c:	2b0c      	cmp	r3, #12
 8008d1e:	f000 8083 	beq.w	8008e28 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	69db      	ldr	r3, [r3, #28]
 8008d26:	2b02      	cmp	r3, #2
 8008d28:	d15e      	bne.n	8008de8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008d2a:	4b09      	ldr	r3, [pc, #36]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	4a08      	ldr	r2, [pc, #32]	@ (8008d50 <HAL_RCC_OscConfig+0x4b8>)
 8008d30:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008d34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d36:	f7fb facb 	bl	80042d0 <HAL_GetTick>
 8008d3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008d3c:	e00c      	b.n	8008d58 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d3e:	f7fb fac7 	bl	80042d0 <HAL_GetTick>
 8008d42:	4602      	mov	r2, r0
 8008d44:	693b      	ldr	r3, [r7, #16]
 8008d46:	1ad3      	subs	r3, r2, r3
 8008d48:	2b02      	cmp	r3, #2
 8008d4a:	d905      	bls.n	8008d58 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8008d4c:	2303      	movs	r3, #3
 8008d4e:	e0ab      	b.n	8008ea8 <HAL_RCC_OscConfig+0x610>
 8008d50:	40021000 	.word	0x40021000
 8008d54:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008d58:	4b55      	ldr	r3, [pc, #340]	@ (8008eb0 <HAL_RCC_OscConfig+0x618>)
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d1ec      	bne.n	8008d3e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008d64:	4b52      	ldr	r3, [pc, #328]	@ (8008eb0 <HAL_RCC_OscConfig+0x618>)
 8008d66:	68da      	ldr	r2, [r3, #12]
 8008d68:	4b52      	ldr	r3, [pc, #328]	@ (8008eb4 <HAL_RCC_OscConfig+0x61c>)
 8008d6a:	4013      	ands	r3, r2
 8008d6c:	687a      	ldr	r2, [r7, #4]
 8008d6e:	6a11      	ldr	r1, [r2, #32]
 8008d70:	687a      	ldr	r2, [r7, #4]
 8008d72:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008d74:	3a01      	subs	r2, #1
 8008d76:	0112      	lsls	r2, r2, #4
 8008d78:	4311      	orrs	r1, r2
 8008d7a:	687a      	ldr	r2, [r7, #4]
 8008d7c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8008d7e:	0212      	lsls	r2, r2, #8
 8008d80:	4311      	orrs	r1, r2
 8008d82:	687a      	ldr	r2, [r7, #4]
 8008d84:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008d86:	0852      	lsrs	r2, r2, #1
 8008d88:	3a01      	subs	r2, #1
 8008d8a:	0552      	lsls	r2, r2, #21
 8008d8c:	4311      	orrs	r1, r2
 8008d8e:	687a      	ldr	r2, [r7, #4]
 8008d90:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8008d92:	0852      	lsrs	r2, r2, #1
 8008d94:	3a01      	subs	r2, #1
 8008d96:	0652      	lsls	r2, r2, #25
 8008d98:	4311      	orrs	r1, r2
 8008d9a:	687a      	ldr	r2, [r7, #4]
 8008d9c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008d9e:	06d2      	lsls	r2, r2, #27
 8008da0:	430a      	orrs	r2, r1
 8008da2:	4943      	ldr	r1, [pc, #268]	@ (8008eb0 <HAL_RCC_OscConfig+0x618>)
 8008da4:	4313      	orrs	r3, r2
 8008da6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008da8:	4b41      	ldr	r3, [pc, #260]	@ (8008eb0 <HAL_RCC_OscConfig+0x618>)
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	4a40      	ldr	r2, [pc, #256]	@ (8008eb0 <HAL_RCC_OscConfig+0x618>)
 8008dae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008db2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008db4:	4b3e      	ldr	r3, [pc, #248]	@ (8008eb0 <HAL_RCC_OscConfig+0x618>)
 8008db6:	68db      	ldr	r3, [r3, #12]
 8008db8:	4a3d      	ldr	r2, [pc, #244]	@ (8008eb0 <HAL_RCC_OscConfig+0x618>)
 8008dba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008dbe:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008dc0:	f7fb fa86 	bl	80042d0 <HAL_GetTick>
 8008dc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008dc6:	e008      	b.n	8008dda <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008dc8:	f7fb fa82 	bl	80042d0 <HAL_GetTick>
 8008dcc:	4602      	mov	r2, r0
 8008dce:	693b      	ldr	r3, [r7, #16]
 8008dd0:	1ad3      	subs	r3, r2, r3
 8008dd2:	2b02      	cmp	r3, #2
 8008dd4:	d901      	bls.n	8008dda <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8008dd6:	2303      	movs	r3, #3
 8008dd8:	e066      	b.n	8008ea8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008dda:	4b35      	ldr	r3, [pc, #212]	@ (8008eb0 <HAL_RCC_OscConfig+0x618>)
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d0f0      	beq.n	8008dc8 <HAL_RCC_OscConfig+0x530>
 8008de6:	e05e      	b.n	8008ea6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008de8:	4b31      	ldr	r3, [pc, #196]	@ (8008eb0 <HAL_RCC_OscConfig+0x618>)
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	4a30      	ldr	r2, [pc, #192]	@ (8008eb0 <HAL_RCC_OscConfig+0x618>)
 8008dee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008df2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008df4:	f7fb fa6c 	bl	80042d0 <HAL_GetTick>
 8008df8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008dfa:	e008      	b.n	8008e0e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008dfc:	f7fb fa68 	bl	80042d0 <HAL_GetTick>
 8008e00:	4602      	mov	r2, r0
 8008e02:	693b      	ldr	r3, [r7, #16]
 8008e04:	1ad3      	subs	r3, r2, r3
 8008e06:	2b02      	cmp	r3, #2
 8008e08:	d901      	bls.n	8008e0e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8008e0a:	2303      	movs	r3, #3
 8008e0c:	e04c      	b.n	8008ea8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008e0e:	4b28      	ldr	r3, [pc, #160]	@ (8008eb0 <HAL_RCC_OscConfig+0x618>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d1f0      	bne.n	8008dfc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8008e1a:	4b25      	ldr	r3, [pc, #148]	@ (8008eb0 <HAL_RCC_OscConfig+0x618>)
 8008e1c:	68da      	ldr	r2, [r3, #12]
 8008e1e:	4924      	ldr	r1, [pc, #144]	@ (8008eb0 <HAL_RCC_OscConfig+0x618>)
 8008e20:	4b25      	ldr	r3, [pc, #148]	@ (8008eb8 <HAL_RCC_OscConfig+0x620>)
 8008e22:	4013      	ands	r3, r2
 8008e24:	60cb      	str	r3, [r1, #12]
 8008e26:	e03e      	b.n	8008ea6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	69db      	ldr	r3, [r3, #28]
 8008e2c:	2b01      	cmp	r3, #1
 8008e2e:	d101      	bne.n	8008e34 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8008e30:	2301      	movs	r3, #1
 8008e32:	e039      	b.n	8008ea8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8008e34:	4b1e      	ldr	r3, [pc, #120]	@ (8008eb0 <HAL_RCC_OscConfig+0x618>)
 8008e36:	68db      	ldr	r3, [r3, #12]
 8008e38:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008e3a:	697b      	ldr	r3, [r7, #20]
 8008e3c:	f003 0203 	and.w	r2, r3, #3
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	6a1b      	ldr	r3, [r3, #32]
 8008e44:	429a      	cmp	r2, r3
 8008e46:	d12c      	bne.n	8008ea2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008e48:	697b      	ldr	r3, [r7, #20]
 8008e4a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e52:	3b01      	subs	r3, #1
 8008e54:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008e56:	429a      	cmp	r2, r3
 8008e58:	d123      	bne.n	8008ea2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008e5a:	697b      	ldr	r3, [r7, #20]
 8008e5c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e64:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008e66:	429a      	cmp	r2, r3
 8008e68:	d11b      	bne.n	8008ea2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008e6a:	697b      	ldr	r3, [r7, #20]
 8008e6c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e74:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008e76:	429a      	cmp	r2, r3
 8008e78:	d113      	bne.n	8008ea2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008e7a:	697b      	ldr	r3, [r7, #20]
 8008e7c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e84:	085b      	lsrs	r3, r3, #1
 8008e86:	3b01      	subs	r3, #1
 8008e88:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008e8a:	429a      	cmp	r2, r3
 8008e8c:	d109      	bne.n	8008ea2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008e8e:	697b      	ldr	r3, [r7, #20]
 8008e90:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e98:	085b      	lsrs	r3, r3, #1
 8008e9a:	3b01      	subs	r3, #1
 8008e9c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008e9e:	429a      	cmp	r2, r3
 8008ea0:	d001      	beq.n	8008ea6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8008ea2:	2301      	movs	r3, #1
 8008ea4:	e000      	b.n	8008ea8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8008ea6:	2300      	movs	r3, #0
}
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	3720      	adds	r7, #32
 8008eac:	46bd      	mov	sp, r7
 8008eae:	bd80      	pop	{r7, pc}
 8008eb0:	40021000 	.word	0x40021000
 8008eb4:	019f800c 	.word	0x019f800c
 8008eb8:	feeefffc 	.word	0xfeeefffc

08008ebc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b086      	sub	sp, #24
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
 8008ec4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d101      	bne.n	8008ed4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008ed0:	2301      	movs	r3, #1
 8008ed2:	e11e      	b.n	8009112 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008ed4:	4b91      	ldr	r3, [pc, #580]	@ (800911c <HAL_RCC_ClockConfig+0x260>)
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f003 030f 	and.w	r3, r3, #15
 8008edc:	683a      	ldr	r2, [r7, #0]
 8008ede:	429a      	cmp	r2, r3
 8008ee0:	d910      	bls.n	8008f04 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008ee2:	4b8e      	ldr	r3, [pc, #568]	@ (800911c <HAL_RCC_ClockConfig+0x260>)
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	f023 020f 	bic.w	r2, r3, #15
 8008eea:	498c      	ldr	r1, [pc, #560]	@ (800911c <HAL_RCC_ClockConfig+0x260>)
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	4313      	orrs	r3, r2
 8008ef0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008ef2:	4b8a      	ldr	r3, [pc, #552]	@ (800911c <HAL_RCC_ClockConfig+0x260>)
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f003 030f 	and.w	r3, r3, #15
 8008efa:	683a      	ldr	r2, [r7, #0]
 8008efc:	429a      	cmp	r2, r3
 8008efe:	d001      	beq.n	8008f04 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008f00:	2301      	movs	r3, #1
 8008f02:	e106      	b.n	8009112 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	f003 0301 	and.w	r3, r3, #1
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d073      	beq.n	8008ff8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	685b      	ldr	r3, [r3, #4]
 8008f14:	2b03      	cmp	r3, #3
 8008f16:	d129      	bne.n	8008f6c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008f18:	4b81      	ldr	r3, [pc, #516]	@ (8009120 <HAL_RCC_ClockConfig+0x264>)
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d101      	bne.n	8008f28 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8008f24:	2301      	movs	r3, #1
 8008f26:	e0f4      	b.n	8009112 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8008f28:	f000 f99e 	bl	8009268 <RCC_GetSysClockFreqFromPLLSource>
 8008f2c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8008f2e:	693b      	ldr	r3, [r7, #16]
 8008f30:	4a7c      	ldr	r2, [pc, #496]	@ (8009124 <HAL_RCC_ClockConfig+0x268>)
 8008f32:	4293      	cmp	r3, r2
 8008f34:	d93f      	bls.n	8008fb6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008f36:	4b7a      	ldr	r3, [pc, #488]	@ (8009120 <HAL_RCC_ClockConfig+0x264>)
 8008f38:	689b      	ldr	r3, [r3, #8]
 8008f3a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d009      	beq.n	8008f56 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d033      	beq.n	8008fb6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d12f      	bne.n	8008fb6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008f56:	4b72      	ldr	r3, [pc, #456]	@ (8009120 <HAL_RCC_ClockConfig+0x264>)
 8008f58:	689b      	ldr	r3, [r3, #8]
 8008f5a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008f5e:	4a70      	ldr	r2, [pc, #448]	@ (8009120 <HAL_RCC_ClockConfig+0x264>)
 8008f60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f64:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8008f66:	2380      	movs	r3, #128	@ 0x80
 8008f68:	617b      	str	r3, [r7, #20]
 8008f6a:	e024      	b.n	8008fb6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	685b      	ldr	r3, [r3, #4]
 8008f70:	2b02      	cmp	r3, #2
 8008f72:	d107      	bne.n	8008f84 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008f74:	4b6a      	ldr	r3, [pc, #424]	@ (8009120 <HAL_RCC_ClockConfig+0x264>)
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d109      	bne.n	8008f94 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008f80:	2301      	movs	r3, #1
 8008f82:	e0c6      	b.n	8009112 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008f84:	4b66      	ldr	r3, [pc, #408]	@ (8009120 <HAL_RCC_ClockConfig+0x264>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d101      	bne.n	8008f94 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008f90:	2301      	movs	r3, #1
 8008f92:	e0be      	b.n	8009112 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008f94:	f000 f8ce 	bl	8009134 <HAL_RCC_GetSysClockFreq>
 8008f98:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8008f9a:	693b      	ldr	r3, [r7, #16]
 8008f9c:	4a61      	ldr	r2, [pc, #388]	@ (8009124 <HAL_RCC_ClockConfig+0x268>)
 8008f9e:	4293      	cmp	r3, r2
 8008fa0:	d909      	bls.n	8008fb6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008fa2:	4b5f      	ldr	r3, [pc, #380]	@ (8009120 <HAL_RCC_ClockConfig+0x264>)
 8008fa4:	689b      	ldr	r3, [r3, #8]
 8008fa6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008faa:	4a5d      	ldr	r2, [pc, #372]	@ (8009120 <HAL_RCC_ClockConfig+0x264>)
 8008fac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008fb0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8008fb2:	2380      	movs	r3, #128	@ 0x80
 8008fb4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008fb6:	4b5a      	ldr	r3, [pc, #360]	@ (8009120 <HAL_RCC_ClockConfig+0x264>)
 8008fb8:	689b      	ldr	r3, [r3, #8]
 8008fba:	f023 0203 	bic.w	r2, r3, #3
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	685b      	ldr	r3, [r3, #4]
 8008fc2:	4957      	ldr	r1, [pc, #348]	@ (8009120 <HAL_RCC_ClockConfig+0x264>)
 8008fc4:	4313      	orrs	r3, r2
 8008fc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008fc8:	f7fb f982 	bl	80042d0 <HAL_GetTick>
 8008fcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008fce:	e00a      	b.n	8008fe6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008fd0:	f7fb f97e 	bl	80042d0 <HAL_GetTick>
 8008fd4:	4602      	mov	r2, r0
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	1ad3      	subs	r3, r2, r3
 8008fda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008fde:	4293      	cmp	r3, r2
 8008fe0:	d901      	bls.n	8008fe6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8008fe2:	2303      	movs	r3, #3
 8008fe4:	e095      	b.n	8009112 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008fe6:	4b4e      	ldr	r3, [pc, #312]	@ (8009120 <HAL_RCC_ClockConfig+0x264>)
 8008fe8:	689b      	ldr	r3, [r3, #8]
 8008fea:	f003 020c 	and.w	r2, r3, #12
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	685b      	ldr	r3, [r3, #4]
 8008ff2:	009b      	lsls	r3, r3, #2
 8008ff4:	429a      	cmp	r2, r3
 8008ff6:	d1eb      	bne.n	8008fd0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f003 0302 	and.w	r3, r3, #2
 8009000:	2b00      	cmp	r3, #0
 8009002:	d023      	beq.n	800904c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	f003 0304 	and.w	r3, r3, #4
 800900c:	2b00      	cmp	r3, #0
 800900e:	d005      	beq.n	800901c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009010:	4b43      	ldr	r3, [pc, #268]	@ (8009120 <HAL_RCC_ClockConfig+0x264>)
 8009012:	689b      	ldr	r3, [r3, #8]
 8009014:	4a42      	ldr	r2, [pc, #264]	@ (8009120 <HAL_RCC_ClockConfig+0x264>)
 8009016:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800901a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	f003 0308 	and.w	r3, r3, #8
 8009024:	2b00      	cmp	r3, #0
 8009026:	d007      	beq.n	8009038 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8009028:	4b3d      	ldr	r3, [pc, #244]	@ (8009120 <HAL_RCC_ClockConfig+0x264>)
 800902a:	689b      	ldr	r3, [r3, #8]
 800902c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009030:	4a3b      	ldr	r2, [pc, #236]	@ (8009120 <HAL_RCC_ClockConfig+0x264>)
 8009032:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009036:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009038:	4b39      	ldr	r3, [pc, #228]	@ (8009120 <HAL_RCC_ClockConfig+0x264>)
 800903a:	689b      	ldr	r3, [r3, #8]
 800903c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	689b      	ldr	r3, [r3, #8]
 8009044:	4936      	ldr	r1, [pc, #216]	@ (8009120 <HAL_RCC_ClockConfig+0x264>)
 8009046:	4313      	orrs	r3, r2
 8009048:	608b      	str	r3, [r1, #8]
 800904a:	e008      	b.n	800905e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800904c:	697b      	ldr	r3, [r7, #20]
 800904e:	2b80      	cmp	r3, #128	@ 0x80
 8009050:	d105      	bne.n	800905e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8009052:	4b33      	ldr	r3, [pc, #204]	@ (8009120 <HAL_RCC_ClockConfig+0x264>)
 8009054:	689b      	ldr	r3, [r3, #8]
 8009056:	4a32      	ldr	r2, [pc, #200]	@ (8009120 <HAL_RCC_ClockConfig+0x264>)
 8009058:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800905c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800905e:	4b2f      	ldr	r3, [pc, #188]	@ (800911c <HAL_RCC_ClockConfig+0x260>)
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	f003 030f 	and.w	r3, r3, #15
 8009066:	683a      	ldr	r2, [r7, #0]
 8009068:	429a      	cmp	r2, r3
 800906a:	d21d      	bcs.n	80090a8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800906c:	4b2b      	ldr	r3, [pc, #172]	@ (800911c <HAL_RCC_ClockConfig+0x260>)
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	f023 020f 	bic.w	r2, r3, #15
 8009074:	4929      	ldr	r1, [pc, #164]	@ (800911c <HAL_RCC_ClockConfig+0x260>)
 8009076:	683b      	ldr	r3, [r7, #0]
 8009078:	4313      	orrs	r3, r2
 800907a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800907c:	f7fb f928 	bl	80042d0 <HAL_GetTick>
 8009080:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009082:	e00a      	b.n	800909a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009084:	f7fb f924 	bl	80042d0 <HAL_GetTick>
 8009088:	4602      	mov	r2, r0
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	1ad3      	subs	r3, r2, r3
 800908e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009092:	4293      	cmp	r3, r2
 8009094:	d901      	bls.n	800909a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8009096:	2303      	movs	r3, #3
 8009098:	e03b      	b.n	8009112 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800909a:	4b20      	ldr	r3, [pc, #128]	@ (800911c <HAL_RCC_ClockConfig+0x260>)
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	f003 030f 	and.w	r3, r3, #15
 80090a2:	683a      	ldr	r2, [r7, #0]
 80090a4:	429a      	cmp	r2, r3
 80090a6:	d1ed      	bne.n	8009084 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	f003 0304 	and.w	r3, r3, #4
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d008      	beq.n	80090c6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80090b4:	4b1a      	ldr	r3, [pc, #104]	@ (8009120 <HAL_RCC_ClockConfig+0x264>)
 80090b6:	689b      	ldr	r3, [r3, #8]
 80090b8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	68db      	ldr	r3, [r3, #12]
 80090c0:	4917      	ldr	r1, [pc, #92]	@ (8009120 <HAL_RCC_ClockConfig+0x264>)
 80090c2:	4313      	orrs	r3, r2
 80090c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	f003 0308 	and.w	r3, r3, #8
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d009      	beq.n	80090e6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80090d2:	4b13      	ldr	r3, [pc, #76]	@ (8009120 <HAL_RCC_ClockConfig+0x264>)
 80090d4:	689b      	ldr	r3, [r3, #8]
 80090d6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	691b      	ldr	r3, [r3, #16]
 80090de:	00db      	lsls	r3, r3, #3
 80090e0:	490f      	ldr	r1, [pc, #60]	@ (8009120 <HAL_RCC_ClockConfig+0x264>)
 80090e2:	4313      	orrs	r3, r2
 80090e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80090e6:	f000 f825 	bl	8009134 <HAL_RCC_GetSysClockFreq>
 80090ea:	4602      	mov	r2, r0
 80090ec:	4b0c      	ldr	r3, [pc, #48]	@ (8009120 <HAL_RCC_ClockConfig+0x264>)
 80090ee:	689b      	ldr	r3, [r3, #8]
 80090f0:	091b      	lsrs	r3, r3, #4
 80090f2:	f003 030f 	and.w	r3, r3, #15
 80090f6:	490c      	ldr	r1, [pc, #48]	@ (8009128 <HAL_RCC_ClockConfig+0x26c>)
 80090f8:	5ccb      	ldrb	r3, [r1, r3]
 80090fa:	f003 031f 	and.w	r3, r3, #31
 80090fe:	fa22 f303 	lsr.w	r3, r2, r3
 8009102:	4a0a      	ldr	r2, [pc, #40]	@ (800912c <HAL_RCC_ClockConfig+0x270>)
 8009104:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8009106:	4b0a      	ldr	r3, [pc, #40]	@ (8009130 <HAL_RCC_ClockConfig+0x274>)
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	4618      	mov	r0, r3
 800910c:	f7fb f894 	bl	8004238 <HAL_InitTick>
 8009110:	4603      	mov	r3, r0
}
 8009112:	4618      	mov	r0, r3
 8009114:	3718      	adds	r7, #24
 8009116:	46bd      	mov	sp, r7
 8009118:	bd80      	pop	{r7, pc}
 800911a:	bf00      	nop
 800911c:	40022000 	.word	0x40022000
 8009120:	40021000 	.word	0x40021000
 8009124:	04c4b400 	.word	0x04c4b400
 8009128:	08016e28 	.word	0x08016e28
 800912c:	2000002c 	.word	0x2000002c
 8009130:	20000030 	.word	0x20000030

08009134 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009134:	b480      	push	{r7}
 8009136:	b087      	sub	sp, #28
 8009138:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800913a:	4b2c      	ldr	r3, [pc, #176]	@ (80091ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800913c:	689b      	ldr	r3, [r3, #8]
 800913e:	f003 030c 	and.w	r3, r3, #12
 8009142:	2b04      	cmp	r3, #4
 8009144:	d102      	bne.n	800914c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009146:	4b2a      	ldr	r3, [pc, #168]	@ (80091f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009148:	613b      	str	r3, [r7, #16]
 800914a:	e047      	b.n	80091dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800914c:	4b27      	ldr	r3, [pc, #156]	@ (80091ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800914e:	689b      	ldr	r3, [r3, #8]
 8009150:	f003 030c 	and.w	r3, r3, #12
 8009154:	2b08      	cmp	r3, #8
 8009156:	d102      	bne.n	800915e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009158:	4b26      	ldr	r3, [pc, #152]	@ (80091f4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800915a:	613b      	str	r3, [r7, #16]
 800915c:	e03e      	b.n	80091dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800915e:	4b23      	ldr	r3, [pc, #140]	@ (80091ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8009160:	689b      	ldr	r3, [r3, #8]
 8009162:	f003 030c 	and.w	r3, r3, #12
 8009166:	2b0c      	cmp	r3, #12
 8009168:	d136      	bne.n	80091d8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800916a:	4b20      	ldr	r3, [pc, #128]	@ (80091ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800916c:	68db      	ldr	r3, [r3, #12]
 800916e:	f003 0303 	and.w	r3, r3, #3
 8009172:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009174:	4b1d      	ldr	r3, [pc, #116]	@ (80091ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8009176:	68db      	ldr	r3, [r3, #12]
 8009178:	091b      	lsrs	r3, r3, #4
 800917a:	f003 030f 	and.w	r3, r3, #15
 800917e:	3301      	adds	r3, #1
 8009180:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	2b03      	cmp	r3, #3
 8009186:	d10c      	bne.n	80091a2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009188:	4a1a      	ldr	r2, [pc, #104]	@ (80091f4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800918a:	68bb      	ldr	r3, [r7, #8]
 800918c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009190:	4a16      	ldr	r2, [pc, #88]	@ (80091ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8009192:	68d2      	ldr	r2, [r2, #12]
 8009194:	0a12      	lsrs	r2, r2, #8
 8009196:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800919a:	fb02 f303 	mul.w	r3, r2, r3
 800919e:	617b      	str	r3, [r7, #20]
      break;
 80091a0:	e00c      	b.n	80091bc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80091a2:	4a13      	ldr	r2, [pc, #76]	@ (80091f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80091a4:	68bb      	ldr	r3, [r7, #8]
 80091a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80091aa:	4a10      	ldr	r2, [pc, #64]	@ (80091ec <HAL_RCC_GetSysClockFreq+0xb8>)
 80091ac:	68d2      	ldr	r2, [r2, #12]
 80091ae:	0a12      	lsrs	r2, r2, #8
 80091b0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80091b4:	fb02 f303 	mul.w	r3, r2, r3
 80091b8:	617b      	str	r3, [r7, #20]
      break;
 80091ba:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80091bc:	4b0b      	ldr	r3, [pc, #44]	@ (80091ec <HAL_RCC_GetSysClockFreq+0xb8>)
 80091be:	68db      	ldr	r3, [r3, #12]
 80091c0:	0e5b      	lsrs	r3, r3, #25
 80091c2:	f003 0303 	and.w	r3, r3, #3
 80091c6:	3301      	adds	r3, #1
 80091c8:	005b      	lsls	r3, r3, #1
 80091ca:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80091cc:	697a      	ldr	r2, [r7, #20]
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80091d4:	613b      	str	r3, [r7, #16]
 80091d6:	e001      	b.n	80091dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80091d8:	2300      	movs	r3, #0
 80091da:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80091dc:	693b      	ldr	r3, [r7, #16]
}
 80091de:	4618      	mov	r0, r3
 80091e0:	371c      	adds	r7, #28
 80091e2:	46bd      	mov	sp, r7
 80091e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e8:	4770      	bx	lr
 80091ea:	bf00      	nop
 80091ec:	40021000 	.word	0x40021000
 80091f0:	00f42400 	.word	0x00f42400
 80091f4:	016e3600 	.word	0x016e3600

080091f8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80091f8:	b480      	push	{r7}
 80091fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80091fc:	4b03      	ldr	r3, [pc, #12]	@ (800920c <HAL_RCC_GetHCLKFreq+0x14>)
 80091fe:	681b      	ldr	r3, [r3, #0]
}
 8009200:	4618      	mov	r0, r3
 8009202:	46bd      	mov	sp, r7
 8009204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009208:	4770      	bx	lr
 800920a:	bf00      	nop
 800920c:	2000002c 	.word	0x2000002c

08009210 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009210:	b580      	push	{r7, lr}
 8009212:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009214:	f7ff fff0 	bl	80091f8 <HAL_RCC_GetHCLKFreq>
 8009218:	4602      	mov	r2, r0
 800921a:	4b06      	ldr	r3, [pc, #24]	@ (8009234 <HAL_RCC_GetPCLK1Freq+0x24>)
 800921c:	689b      	ldr	r3, [r3, #8]
 800921e:	0a1b      	lsrs	r3, r3, #8
 8009220:	f003 0307 	and.w	r3, r3, #7
 8009224:	4904      	ldr	r1, [pc, #16]	@ (8009238 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009226:	5ccb      	ldrb	r3, [r1, r3]
 8009228:	f003 031f 	and.w	r3, r3, #31
 800922c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009230:	4618      	mov	r0, r3
 8009232:	bd80      	pop	{r7, pc}
 8009234:	40021000 	.word	0x40021000
 8009238:	08016e38 	.word	0x08016e38

0800923c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009240:	f7ff ffda 	bl	80091f8 <HAL_RCC_GetHCLKFreq>
 8009244:	4602      	mov	r2, r0
 8009246:	4b06      	ldr	r3, [pc, #24]	@ (8009260 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009248:	689b      	ldr	r3, [r3, #8]
 800924a:	0adb      	lsrs	r3, r3, #11
 800924c:	f003 0307 	and.w	r3, r3, #7
 8009250:	4904      	ldr	r1, [pc, #16]	@ (8009264 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009252:	5ccb      	ldrb	r3, [r1, r3]
 8009254:	f003 031f 	and.w	r3, r3, #31
 8009258:	fa22 f303 	lsr.w	r3, r2, r3
}
 800925c:	4618      	mov	r0, r3
 800925e:	bd80      	pop	{r7, pc}
 8009260:	40021000 	.word	0x40021000
 8009264:	08016e38 	.word	0x08016e38

08009268 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009268:	b480      	push	{r7}
 800926a:	b087      	sub	sp, #28
 800926c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800926e:	4b1e      	ldr	r3, [pc, #120]	@ (80092e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009270:	68db      	ldr	r3, [r3, #12]
 8009272:	f003 0303 	and.w	r3, r3, #3
 8009276:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009278:	4b1b      	ldr	r3, [pc, #108]	@ (80092e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800927a:	68db      	ldr	r3, [r3, #12]
 800927c:	091b      	lsrs	r3, r3, #4
 800927e:	f003 030f 	and.w	r3, r3, #15
 8009282:	3301      	adds	r3, #1
 8009284:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8009286:	693b      	ldr	r3, [r7, #16]
 8009288:	2b03      	cmp	r3, #3
 800928a:	d10c      	bne.n	80092a6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800928c:	4a17      	ldr	r2, [pc, #92]	@ (80092ec <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	fbb2 f3f3 	udiv	r3, r2, r3
 8009294:	4a14      	ldr	r2, [pc, #80]	@ (80092e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009296:	68d2      	ldr	r2, [r2, #12]
 8009298:	0a12      	lsrs	r2, r2, #8
 800929a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800929e:	fb02 f303 	mul.w	r3, r2, r3
 80092a2:	617b      	str	r3, [r7, #20]
    break;
 80092a4:	e00c      	b.n	80092c0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80092a6:	4a12      	ldr	r2, [pc, #72]	@ (80092f0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80092ae:	4a0e      	ldr	r2, [pc, #56]	@ (80092e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80092b0:	68d2      	ldr	r2, [r2, #12]
 80092b2:	0a12      	lsrs	r2, r2, #8
 80092b4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80092b8:	fb02 f303 	mul.w	r3, r2, r3
 80092bc:	617b      	str	r3, [r7, #20]
    break;
 80092be:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80092c0:	4b09      	ldr	r3, [pc, #36]	@ (80092e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80092c2:	68db      	ldr	r3, [r3, #12]
 80092c4:	0e5b      	lsrs	r3, r3, #25
 80092c6:	f003 0303 	and.w	r3, r3, #3
 80092ca:	3301      	adds	r3, #1
 80092cc:	005b      	lsls	r3, r3, #1
 80092ce:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80092d0:	697a      	ldr	r2, [r7, #20]
 80092d2:	68bb      	ldr	r3, [r7, #8]
 80092d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80092d8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80092da:	687b      	ldr	r3, [r7, #4]
}
 80092dc:	4618      	mov	r0, r3
 80092de:	371c      	adds	r7, #28
 80092e0:	46bd      	mov	sp, r7
 80092e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e6:	4770      	bx	lr
 80092e8:	40021000 	.word	0x40021000
 80092ec:	016e3600 	.word	0x016e3600
 80092f0:	00f42400 	.word	0x00f42400

080092f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b086      	sub	sp, #24
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80092fc:	2300      	movs	r3, #0
 80092fe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009300:	2300      	movs	r3, #0
 8009302:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800930c:	2b00      	cmp	r3, #0
 800930e:	f000 8098 	beq.w	8009442 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009312:	2300      	movs	r3, #0
 8009314:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009316:	4b43      	ldr	r3, [pc, #268]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800931a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800931e:	2b00      	cmp	r3, #0
 8009320:	d10d      	bne.n	800933e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009322:	4b40      	ldr	r3, [pc, #256]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009324:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009326:	4a3f      	ldr	r2, [pc, #252]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009328:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800932c:	6593      	str	r3, [r2, #88]	@ 0x58
 800932e:	4b3d      	ldr	r3, [pc, #244]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009330:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009332:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009336:	60bb      	str	r3, [r7, #8]
 8009338:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800933a:	2301      	movs	r3, #1
 800933c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800933e:	4b3a      	ldr	r3, [pc, #232]	@ (8009428 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	4a39      	ldr	r2, [pc, #228]	@ (8009428 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009344:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009348:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800934a:	f7fa ffc1 	bl	80042d0 <HAL_GetTick>
 800934e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009350:	e009      	b.n	8009366 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009352:	f7fa ffbd 	bl	80042d0 <HAL_GetTick>
 8009356:	4602      	mov	r2, r0
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	1ad3      	subs	r3, r2, r3
 800935c:	2b02      	cmp	r3, #2
 800935e:	d902      	bls.n	8009366 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8009360:	2303      	movs	r3, #3
 8009362:	74fb      	strb	r3, [r7, #19]
        break;
 8009364:	e005      	b.n	8009372 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009366:	4b30      	ldr	r3, [pc, #192]	@ (8009428 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800936e:	2b00      	cmp	r3, #0
 8009370:	d0ef      	beq.n	8009352 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8009372:	7cfb      	ldrb	r3, [r7, #19]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d159      	bne.n	800942c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009378:	4b2a      	ldr	r3, [pc, #168]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800937a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800937e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009382:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009384:	697b      	ldr	r3, [r7, #20]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d01e      	beq.n	80093c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800938e:	697a      	ldr	r2, [r7, #20]
 8009390:	429a      	cmp	r2, r3
 8009392:	d019      	beq.n	80093c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009394:	4b23      	ldr	r3, [pc, #140]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009396:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800939a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800939e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80093a0:	4b20      	ldr	r3, [pc, #128]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80093a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80093a6:	4a1f      	ldr	r2, [pc, #124]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80093a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80093ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80093b0:	4b1c      	ldr	r3, [pc, #112]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80093b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80093b6:	4a1b      	ldr	r2, [pc, #108]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80093b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80093bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80093c0:	4a18      	ldr	r2, [pc, #96]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80093c2:	697b      	ldr	r3, [r7, #20]
 80093c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80093c8:	697b      	ldr	r3, [r7, #20]
 80093ca:	f003 0301 	and.w	r3, r3, #1
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d016      	beq.n	8009400 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80093d2:	f7fa ff7d 	bl	80042d0 <HAL_GetTick>
 80093d6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80093d8:	e00b      	b.n	80093f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80093da:	f7fa ff79 	bl	80042d0 <HAL_GetTick>
 80093de:	4602      	mov	r2, r0
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	1ad3      	subs	r3, r2, r3
 80093e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80093e8:	4293      	cmp	r3, r2
 80093ea:	d902      	bls.n	80093f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80093ec:	2303      	movs	r3, #3
 80093ee:	74fb      	strb	r3, [r7, #19]
            break;
 80093f0:	e006      	b.n	8009400 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80093f2:	4b0c      	ldr	r3, [pc, #48]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80093f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80093f8:	f003 0302 	and.w	r3, r3, #2
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d0ec      	beq.n	80093da <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8009400:	7cfb      	ldrb	r3, [r7, #19]
 8009402:	2b00      	cmp	r3, #0
 8009404:	d10b      	bne.n	800941e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009406:	4b07      	ldr	r3, [pc, #28]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009408:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800940c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009414:	4903      	ldr	r1, [pc, #12]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009416:	4313      	orrs	r3, r2
 8009418:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800941c:	e008      	b.n	8009430 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800941e:	7cfb      	ldrb	r3, [r7, #19]
 8009420:	74bb      	strb	r3, [r7, #18]
 8009422:	e005      	b.n	8009430 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8009424:	40021000 	.word	0x40021000
 8009428:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800942c:	7cfb      	ldrb	r3, [r7, #19]
 800942e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009430:	7c7b      	ldrb	r3, [r7, #17]
 8009432:	2b01      	cmp	r3, #1
 8009434:	d105      	bne.n	8009442 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009436:	4ba7      	ldr	r3, [pc, #668]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009438:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800943a:	4aa6      	ldr	r2, [pc, #664]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800943c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009440:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	f003 0301 	and.w	r3, r3, #1
 800944a:	2b00      	cmp	r3, #0
 800944c:	d00a      	beq.n	8009464 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800944e:	4ba1      	ldr	r3, [pc, #644]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009450:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009454:	f023 0203 	bic.w	r2, r3, #3
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	685b      	ldr	r3, [r3, #4]
 800945c:	499d      	ldr	r1, [pc, #628]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800945e:	4313      	orrs	r3, r2
 8009460:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	f003 0302 	and.w	r3, r3, #2
 800946c:	2b00      	cmp	r3, #0
 800946e:	d00a      	beq.n	8009486 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009470:	4b98      	ldr	r3, [pc, #608]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009476:	f023 020c 	bic.w	r2, r3, #12
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	689b      	ldr	r3, [r3, #8]
 800947e:	4995      	ldr	r1, [pc, #596]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009480:	4313      	orrs	r3, r2
 8009482:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	f003 0304 	and.w	r3, r3, #4
 800948e:	2b00      	cmp	r3, #0
 8009490:	d00a      	beq.n	80094a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009492:	4b90      	ldr	r3, [pc, #576]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009494:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009498:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	68db      	ldr	r3, [r3, #12]
 80094a0:	498c      	ldr	r1, [pc, #560]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094a2:	4313      	orrs	r3, r2
 80094a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	f003 0308 	and.w	r3, r3, #8
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d00a      	beq.n	80094ca <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80094b4:	4b87      	ldr	r3, [pc, #540]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094ba:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	691b      	ldr	r3, [r3, #16]
 80094c2:	4984      	ldr	r1, [pc, #528]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094c4:	4313      	orrs	r3, r2
 80094c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	f003 0310 	and.w	r3, r3, #16
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d00a      	beq.n	80094ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80094d6:	4b7f      	ldr	r3, [pc, #508]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	695b      	ldr	r3, [r3, #20]
 80094e4:	497b      	ldr	r1, [pc, #492]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094e6:	4313      	orrs	r3, r2
 80094e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	f003 0320 	and.w	r3, r3, #32
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d00a      	beq.n	800950e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80094f8:	4b76      	ldr	r3, [pc, #472]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094fe:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	699b      	ldr	r3, [r3, #24]
 8009506:	4973      	ldr	r1, [pc, #460]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009508:	4313      	orrs	r3, r2
 800950a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009516:	2b00      	cmp	r3, #0
 8009518:	d00a      	beq.n	8009530 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800951a:	4b6e      	ldr	r3, [pc, #440]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800951c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009520:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	69db      	ldr	r3, [r3, #28]
 8009528:	496a      	ldr	r1, [pc, #424]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800952a:	4313      	orrs	r3, r2
 800952c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009538:	2b00      	cmp	r3, #0
 800953a:	d00a      	beq.n	8009552 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800953c:	4b65      	ldr	r3, [pc, #404]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800953e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009542:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	6a1b      	ldr	r3, [r3, #32]
 800954a:	4962      	ldr	r1, [pc, #392]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800954c:	4313      	orrs	r3, r2
 800954e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800955a:	2b00      	cmp	r3, #0
 800955c:	d00a      	beq.n	8009574 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800955e:	4b5d      	ldr	r3, [pc, #372]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009560:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009564:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800956c:	4959      	ldr	r1, [pc, #356]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800956e:	4313      	orrs	r3, r2
 8009570:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800957c:	2b00      	cmp	r3, #0
 800957e:	d00a      	beq.n	8009596 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009580:	4b54      	ldr	r3, [pc, #336]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009582:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009586:	f023 0203 	bic.w	r2, r3, #3
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800958e:	4951      	ldr	r1, [pc, #324]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009590:	4313      	orrs	r3, r2
 8009592:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d00a      	beq.n	80095b8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80095a2:	4b4c      	ldr	r3, [pc, #304]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095a8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095b0:	4948      	ldr	r1, [pc, #288]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095b2:	4313      	orrs	r3, r2
 80095b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d015      	beq.n	80095f0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80095c4:	4b43      	ldr	r3, [pc, #268]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095ca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095d2:	4940      	ldr	r1, [pc, #256]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095d4:	4313      	orrs	r3, r2
 80095d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80095e2:	d105      	bne.n	80095f0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80095e4:	4b3b      	ldr	r3, [pc, #236]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095e6:	68db      	ldr	r3, [r3, #12]
 80095e8:	4a3a      	ldr	r2, [pc, #232]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80095ee:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d015      	beq.n	8009628 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80095fc:	4b35      	ldr	r3, [pc, #212]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009602:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800960a:	4932      	ldr	r1, [pc, #200]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800960c:	4313      	orrs	r3, r2
 800960e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009616:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800961a:	d105      	bne.n	8009628 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800961c:	4b2d      	ldr	r3, [pc, #180]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800961e:	68db      	ldr	r3, [r3, #12]
 8009620:	4a2c      	ldr	r2, [pc, #176]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009622:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009626:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009630:	2b00      	cmp	r3, #0
 8009632:	d015      	beq.n	8009660 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009634:	4b27      	ldr	r3, [pc, #156]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009636:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800963a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009642:	4924      	ldr	r1, [pc, #144]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009644:	4313      	orrs	r3, r2
 8009646:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800964e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009652:	d105      	bne.n	8009660 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009654:	4b1f      	ldr	r3, [pc, #124]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009656:	68db      	ldr	r3, [r3, #12]
 8009658:	4a1e      	ldr	r2, [pc, #120]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800965a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800965e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009668:	2b00      	cmp	r3, #0
 800966a:	d015      	beq.n	8009698 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800966c:	4b19      	ldr	r3, [pc, #100]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800966e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009672:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800967a:	4916      	ldr	r1, [pc, #88]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800967c:	4313      	orrs	r3, r2
 800967e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009686:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800968a:	d105      	bne.n	8009698 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800968c:	4b11      	ldr	r3, [pc, #68]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800968e:	68db      	ldr	r3, [r3, #12]
 8009690:	4a10      	ldr	r2, [pc, #64]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009692:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009696:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d019      	beq.n	80096d8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80096a4:	4b0b      	ldr	r3, [pc, #44]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80096a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096aa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096b2:	4908      	ldr	r1, [pc, #32]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80096b4:	4313      	orrs	r3, r2
 80096b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80096c2:	d109      	bne.n	80096d8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80096c4:	4b03      	ldr	r3, [pc, #12]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80096c6:	68db      	ldr	r3, [r3, #12]
 80096c8:	4a02      	ldr	r2, [pc, #8]	@ (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80096ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80096ce:	60d3      	str	r3, [r2, #12]
 80096d0:	e002      	b.n	80096d8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80096d2:	bf00      	nop
 80096d4:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d015      	beq.n	8009710 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80096e4:	4b29      	ldr	r3, [pc, #164]	@ (800978c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80096e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096ea:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096f2:	4926      	ldr	r1, [pc, #152]	@ (800978c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80096f4:	4313      	orrs	r3, r2
 80096f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009702:	d105      	bne.n	8009710 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009704:	4b21      	ldr	r3, [pc, #132]	@ (800978c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009706:	68db      	ldr	r3, [r3, #12]
 8009708:	4a20      	ldr	r2, [pc, #128]	@ (800978c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800970a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800970e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009718:	2b00      	cmp	r3, #0
 800971a:	d015      	beq.n	8009748 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800971c:	4b1b      	ldr	r3, [pc, #108]	@ (800978c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800971e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009722:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800972a:	4918      	ldr	r1, [pc, #96]	@ (800978c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800972c:	4313      	orrs	r3, r2
 800972e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009736:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800973a:	d105      	bne.n	8009748 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800973c:	4b13      	ldr	r3, [pc, #76]	@ (800978c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800973e:	68db      	ldr	r3, [r3, #12]
 8009740:	4a12      	ldr	r2, [pc, #72]	@ (800978c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009742:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009746:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009750:	2b00      	cmp	r3, #0
 8009752:	d015      	beq.n	8009780 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009754:	4b0d      	ldr	r3, [pc, #52]	@ (800978c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009756:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800975a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009762:	490a      	ldr	r1, [pc, #40]	@ (800978c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009764:	4313      	orrs	r3, r2
 8009766:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800976e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009772:	d105      	bne.n	8009780 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009774:	4b05      	ldr	r3, [pc, #20]	@ (800978c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009776:	68db      	ldr	r3, [r3, #12]
 8009778:	4a04      	ldr	r2, [pc, #16]	@ (800978c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800977a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800977e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8009780:	7cbb      	ldrb	r3, [r7, #18]
}
 8009782:	4618      	mov	r0, r3
 8009784:	3718      	adds	r7, #24
 8009786:	46bd      	mov	sp, r7
 8009788:	bd80      	pop	{r7, pc}
 800978a:	bf00      	nop
 800978c:	40021000 	.word	0x40021000

08009790 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009790:	b580      	push	{r7, lr}
 8009792:	b082      	sub	sp, #8
 8009794:	af00      	add	r7, sp, #0
 8009796:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2b00      	cmp	r3, #0
 800979c:	d101      	bne.n	80097a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800979e:	2301      	movs	r3, #1
 80097a0:	e049      	b.n	8009836 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80097a8:	b2db      	uxtb	r3, r3
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d106      	bne.n	80097bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2200      	movs	r2, #0
 80097b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80097b6:	6878      	ldr	r0, [r7, #4]
 80097b8:	f7fa fa42 	bl	8003c40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	2202      	movs	r2, #2
 80097c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681a      	ldr	r2, [r3, #0]
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	3304      	adds	r3, #4
 80097cc:	4619      	mov	r1, r3
 80097ce:	4610      	mov	r0, r2
 80097d0:	f000 fe58 	bl	800a484 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2201      	movs	r2, #1
 80097d8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2201      	movs	r2, #1
 80097e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2201      	movs	r2, #1
 80097e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2201      	movs	r2, #1
 80097f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2201      	movs	r2, #1
 80097f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	2201      	movs	r2, #1
 8009800:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2201      	movs	r2, #1
 8009808:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	2201      	movs	r2, #1
 8009810:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2201      	movs	r2, #1
 8009818:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	2201      	movs	r2, #1
 8009820:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2201      	movs	r2, #1
 8009828:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	2201      	movs	r2, #1
 8009830:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009834:	2300      	movs	r3, #0
}
 8009836:	4618      	mov	r0, r3
 8009838:	3708      	adds	r7, #8
 800983a:	46bd      	mov	sp, r7
 800983c:	bd80      	pop	{r7, pc}
	...

08009840 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009840:	b480      	push	{r7}
 8009842:	b085      	sub	sp, #20
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800984e:	b2db      	uxtb	r3, r3
 8009850:	2b01      	cmp	r3, #1
 8009852:	d001      	beq.n	8009858 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009854:	2301      	movs	r3, #1
 8009856:	e04c      	b.n	80098f2 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2202      	movs	r2, #2
 800985c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	4a26      	ldr	r2, [pc, #152]	@ (8009900 <HAL_TIM_Base_Start+0xc0>)
 8009866:	4293      	cmp	r3, r2
 8009868:	d022      	beq.n	80098b0 <HAL_TIM_Base_Start+0x70>
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009872:	d01d      	beq.n	80098b0 <HAL_TIM_Base_Start+0x70>
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	4a22      	ldr	r2, [pc, #136]	@ (8009904 <HAL_TIM_Base_Start+0xc4>)
 800987a:	4293      	cmp	r3, r2
 800987c:	d018      	beq.n	80098b0 <HAL_TIM_Base_Start+0x70>
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	4a21      	ldr	r2, [pc, #132]	@ (8009908 <HAL_TIM_Base_Start+0xc8>)
 8009884:	4293      	cmp	r3, r2
 8009886:	d013      	beq.n	80098b0 <HAL_TIM_Base_Start+0x70>
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	4a1f      	ldr	r2, [pc, #124]	@ (800990c <HAL_TIM_Base_Start+0xcc>)
 800988e:	4293      	cmp	r3, r2
 8009890:	d00e      	beq.n	80098b0 <HAL_TIM_Base_Start+0x70>
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	4a1e      	ldr	r2, [pc, #120]	@ (8009910 <HAL_TIM_Base_Start+0xd0>)
 8009898:	4293      	cmp	r3, r2
 800989a:	d009      	beq.n	80098b0 <HAL_TIM_Base_Start+0x70>
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	4a1c      	ldr	r2, [pc, #112]	@ (8009914 <HAL_TIM_Base_Start+0xd4>)
 80098a2:	4293      	cmp	r3, r2
 80098a4:	d004      	beq.n	80098b0 <HAL_TIM_Base_Start+0x70>
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	4a1b      	ldr	r2, [pc, #108]	@ (8009918 <HAL_TIM_Base_Start+0xd8>)
 80098ac:	4293      	cmp	r3, r2
 80098ae:	d115      	bne.n	80098dc <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	689a      	ldr	r2, [r3, #8]
 80098b6:	4b19      	ldr	r3, [pc, #100]	@ (800991c <HAL_TIM_Base_Start+0xdc>)
 80098b8:	4013      	ands	r3, r2
 80098ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	2b06      	cmp	r3, #6
 80098c0:	d015      	beq.n	80098ee <HAL_TIM_Base_Start+0xae>
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80098c8:	d011      	beq.n	80098ee <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	681a      	ldr	r2, [r3, #0]
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	f042 0201 	orr.w	r2, r2, #1
 80098d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098da:	e008      	b.n	80098ee <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	681a      	ldr	r2, [r3, #0]
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	f042 0201 	orr.w	r2, r2, #1
 80098ea:	601a      	str	r2, [r3, #0]
 80098ec:	e000      	b.n	80098f0 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098ee:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80098f0:	2300      	movs	r3, #0
}
 80098f2:	4618      	mov	r0, r3
 80098f4:	3714      	adds	r7, #20
 80098f6:	46bd      	mov	sp, r7
 80098f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fc:	4770      	bx	lr
 80098fe:	bf00      	nop
 8009900:	40012c00 	.word	0x40012c00
 8009904:	40000400 	.word	0x40000400
 8009908:	40000800 	.word	0x40000800
 800990c:	40000c00 	.word	0x40000c00
 8009910:	40013400 	.word	0x40013400
 8009914:	40014000 	.word	0x40014000
 8009918:	40015000 	.word	0x40015000
 800991c:	00010007 	.word	0x00010007

08009920 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009920:	b480      	push	{r7}
 8009922:	b085      	sub	sp, #20
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800992e:	b2db      	uxtb	r3, r3
 8009930:	2b01      	cmp	r3, #1
 8009932:	d001      	beq.n	8009938 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009934:	2301      	movs	r3, #1
 8009936:	e054      	b.n	80099e2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2202      	movs	r2, #2
 800993c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	68da      	ldr	r2, [r3, #12]
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	f042 0201 	orr.w	r2, r2, #1
 800994e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	4a26      	ldr	r2, [pc, #152]	@ (80099f0 <HAL_TIM_Base_Start_IT+0xd0>)
 8009956:	4293      	cmp	r3, r2
 8009958:	d022      	beq.n	80099a0 <HAL_TIM_Base_Start_IT+0x80>
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009962:	d01d      	beq.n	80099a0 <HAL_TIM_Base_Start_IT+0x80>
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	4a22      	ldr	r2, [pc, #136]	@ (80099f4 <HAL_TIM_Base_Start_IT+0xd4>)
 800996a:	4293      	cmp	r3, r2
 800996c:	d018      	beq.n	80099a0 <HAL_TIM_Base_Start_IT+0x80>
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	4a21      	ldr	r2, [pc, #132]	@ (80099f8 <HAL_TIM_Base_Start_IT+0xd8>)
 8009974:	4293      	cmp	r3, r2
 8009976:	d013      	beq.n	80099a0 <HAL_TIM_Base_Start_IT+0x80>
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	4a1f      	ldr	r2, [pc, #124]	@ (80099fc <HAL_TIM_Base_Start_IT+0xdc>)
 800997e:	4293      	cmp	r3, r2
 8009980:	d00e      	beq.n	80099a0 <HAL_TIM_Base_Start_IT+0x80>
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	4a1e      	ldr	r2, [pc, #120]	@ (8009a00 <HAL_TIM_Base_Start_IT+0xe0>)
 8009988:	4293      	cmp	r3, r2
 800998a:	d009      	beq.n	80099a0 <HAL_TIM_Base_Start_IT+0x80>
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	4a1c      	ldr	r2, [pc, #112]	@ (8009a04 <HAL_TIM_Base_Start_IT+0xe4>)
 8009992:	4293      	cmp	r3, r2
 8009994:	d004      	beq.n	80099a0 <HAL_TIM_Base_Start_IT+0x80>
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	4a1b      	ldr	r2, [pc, #108]	@ (8009a08 <HAL_TIM_Base_Start_IT+0xe8>)
 800999c:	4293      	cmp	r3, r2
 800999e:	d115      	bne.n	80099cc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	689a      	ldr	r2, [r3, #8]
 80099a6:	4b19      	ldr	r3, [pc, #100]	@ (8009a0c <HAL_TIM_Base_Start_IT+0xec>)
 80099a8:	4013      	ands	r3, r2
 80099aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	2b06      	cmp	r3, #6
 80099b0:	d015      	beq.n	80099de <HAL_TIM_Base_Start_IT+0xbe>
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80099b8:	d011      	beq.n	80099de <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	681a      	ldr	r2, [r3, #0]
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	f042 0201 	orr.w	r2, r2, #1
 80099c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099ca:	e008      	b.n	80099de <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	681a      	ldr	r2, [r3, #0]
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	f042 0201 	orr.w	r2, r2, #1
 80099da:	601a      	str	r2, [r3, #0]
 80099dc:	e000      	b.n	80099e0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099de:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80099e0:	2300      	movs	r3, #0
}
 80099e2:	4618      	mov	r0, r3
 80099e4:	3714      	adds	r7, #20
 80099e6:	46bd      	mov	sp, r7
 80099e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ec:	4770      	bx	lr
 80099ee:	bf00      	nop
 80099f0:	40012c00 	.word	0x40012c00
 80099f4:	40000400 	.word	0x40000400
 80099f8:	40000800 	.word	0x40000800
 80099fc:	40000c00 	.word	0x40000c00
 8009a00:	40013400 	.word	0x40013400
 8009a04:	40014000 	.word	0x40014000
 8009a08:	40015000 	.word	0x40015000
 8009a0c:	00010007 	.word	0x00010007

08009a10 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8009a10:	b480      	push	{r7}
 8009a12:	b083      	sub	sp, #12
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	68da      	ldr	r2, [r3, #12]
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	f022 0201 	bic.w	r2, r2, #1
 8009a26:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	6a1a      	ldr	r2, [r3, #32]
 8009a2e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8009a32:	4013      	ands	r3, r2
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d10f      	bne.n	8009a58 <HAL_TIM_Base_Stop_IT+0x48>
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	6a1a      	ldr	r2, [r3, #32]
 8009a3e:	f244 4344 	movw	r3, #17476	@ 0x4444
 8009a42:	4013      	ands	r3, r2
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d107      	bne.n	8009a58 <HAL_TIM_Base_Stop_IT+0x48>
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	681a      	ldr	r2, [r3, #0]
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f022 0201 	bic.w	r2, r2, #1
 8009a56:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2201      	movs	r2, #1
 8009a5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8009a60:	2300      	movs	r3, #0
}
 8009a62:	4618      	mov	r0, r3
 8009a64:	370c      	adds	r7, #12
 8009a66:	46bd      	mov	sp, r7
 8009a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6c:	4770      	bx	lr

08009a6e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009a6e:	b580      	push	{r7, lr}
 8009a70:	b082      	sub	sp, #8
 8009a72:	af00      	add	r7, sp, #0
 8009a74:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d101      	bne.n	8009a80 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009a7c:	2301      	movs	r3, #1
 8009a7e:	e049      	b.n	8009b14 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009a86:	b2db      	uxtb	r3, r3
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d106      	bne.n	8009a9a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2200      	movs	r2, #0
 8009a90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009a94:	6878      	ldr	r0, [r7, #4]
 8009a96:	f7fa f899 	bl	8003bcc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	2202      	movs	r2, #2
 8009a9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681a      	ldr	r2, [r3, #0]
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	3304      	adds	r3, #4
 8009aaa:	4619      	mov	r1, r3
 8009aac:	4610      	mov	r0, r2
 8009aae:	f000 fce9 	bl	800a484 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	2201      	movs	r2, #1
 8009ab6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	2201      	movs	r2, #1
 8009abe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	2201      	movs	r2, #1
 8009ac6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	2201      	movs	r2, #1
 8009ace:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	2201      	movs	r2, #1
 8009ad6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	2201      	movs	r2, #1
 8009ade:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	2201      	movs	r2, #1
 8009ae6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	2201      	movs	r2, #1
 8009aee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	2201      	movs	r2, #1
 8009af6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	2201      	movs	r2, #1
 8009afe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2201      	movs	r2, #1
 8009b06:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	2201      	movs	r2, #1
 8009b0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009b12:	2300      	movs	r3, #0
}
 8009b14:	4618      	mov	r0, r3
 8009b16:	3708      	adds	r7, #8
 8009b18:	46bd      	mov	sp, r7
 8009b1a:	bd80      	pop	{r7, pc}

08009b1c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b084      	sub	sp, #16
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	6078      	str	r0, [r7, #4]
 8009b24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d109      	bne.n	8009b40 <HAL_TIM_PWM_Start+0x24>
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009b32:	b2db      	uxtb	r3, r3
 8009b34:	2b01      	cmp	r3, #1
 8009b36:	bf14      	ite	ne
 8009b38:	2301      	movne	r3, #1
 8009b3a:	2300      	moveq	r3, #0
 8009b3c:	b2db      	uxtb	r3, r3
 8009b3e:	e03c      	b.n	8009bba <HAL_TIM_PWM_Start+0x9e>
 8009b40:	683b      	ldr	r3, [r7, #0]
 8009b42:	2b04      	cmp	r3, #4
 8009b44:	d109      	bne.n	8009b5a <HAL_TIM_PWM_Start+0x3e>
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009b4c:	b2db      	uxtb	r3, r3
 8009b4e:	2b01      	cmp	r3, #1
 8009b50:	bf14      	ite	ne
 8009b52:	2301      	movne	r3, #1
 8009b54:	2300      	moveq	r3, #0
 8009b56:	b2db      	uxtb	r3, r3
 8009b58:	e02f      	b.n	8009bba <HAL_TIM_PWM_Start+0x9e>
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	2b08      	cmp	r3, #8
 8009b5e:	d109      	bne.n	8009b74 <HAL_TIM_PWM_Start+0x58>
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009b66:	b2db      	uxtb	r3, r3
 8009b68:	2b01      	cmp	r3, #1
 8009b6a:	bf14      	ite	ne
 8009b6c:	2301      	movne	r3, #1
 8009b6e:	2300      	moveq	r3, #0
 8009b70:	b2db      	uxtb	r3, r3
 8009b72:	e022      	b.n	8009bba <HAL_TIM_PWM_Start+0x9e>
 8009b74:	683b      	ldr	r3, [r7, #0]
 8009b76:	2b0c      	cmp	r3, #12
 8009b78:	d109      	bne.n	8009b8e <HAL_TIM_PWM_Start+0x72>
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b80:	b2db      	uxtb	r3, r3
 8009b82:	2b01      	cmp	r3, #1
 8009b84:	bf14      	ite	ne
 8009b86:	2301      	movne	r3, #1
 8009b88:	2300      	moveq	r3, #0
 8009b8a:	b2db      	uxtb	r3, r3
 8009b8c:	e015      	b.n	8009bba <HAL_TIM_PWM_Start+0x9e>
 8009b8e:	683b      	ldr	r3, [r7, #0]
 8009b90:	2b10      	cmp	r3, #16
 8009b92:	d109      	bne.n	8009ba8 <HAL_TIM_PWM_Start+0x8c>
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009b9a:	b2db      	uxtb	r3, r3
 8009b9c:	2b01      	cmp	r3, #1
 8009b9e:	bf14      	ite	ne
 8009ba0:	2301      	movne	r3, #1
 8009ba2:	2300      	moveq	r3, #0
 8009ba4:	b2db      	uxtb	r3, r3
 8009ba6:	e008      	b.n	8009bba <HAL_TIM_PWM_Start+0x9e>
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009bae:	b2db      	uxtb	r3, r3
 8009bb0:	2b01      	cmp	r3, #1
 8009bb2:	bf14      	ite	ne
 8009bb4:	2301      	movne	r3, #1
 8009bb6:	2300      	moveq	r3, #0
 8009bb8:	b2db      	uxtb	r3, r3
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d001      	beq.n	8009bc2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009bbe:	2301      	movs	r3, #1
 8009bc0:	e0a6      	b.n	8009d10 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009bc2:	683b      	ldr	r3, [r7, #0]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d104      	bne.n	8009bd2 <HAL_TIM_PWM_Start+0xb6>
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	2202      	movs	r2, #2
 8009bcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009bd0:	e023      	b.n	8009c1a <HAL_TIM_PWM_Start+0xfe>
 8009bd2:	683b      	ldr	r3, [r7, #0]
 8009bd4:	2b04      	cmp	r3, #4
 8009bd6:	d104      	bne.n	8009be2 <HAL_TIM_PWM_Start+0xc6>
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2202      	movs	r2, #2
 8009bdc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009be0:	e01b      	b.n	8009c1a <HAL_TIM_PWM_Start+0xfe>
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	2b08      	cmp	r3, #8
 8009be6:	d104      	bne.n	8009bf2 <HAL_TIM_PWM_Start+0xd6>
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	2202      	movs	r2, #2
 8009bec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009bf0:	e013      	b.n	8009c1a <HAL_TIM_PWM_Start+0xfe>
 8009bf2:	683b      	ldr	r3, [r7, #0]
 8009bf4:	2b0c      	cmp	r3, #12
 8009bf6:	d104      	bne.n	8009c02 <HAL_TIM_PWM_Start+0xe6>
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2202      	movs	r2, #2
 8009bfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009c00:	e00b      	b.n	8009c1a <HAL_TIM_PWM_Start+0xfe>
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	2b10      	cmp	r3, #16
 8009c06:	d104      	bne.n	8009c12 <HAL_TIM_PWM_Start+0xf6>
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	2202      	movs	r2, #2
 8009c0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009c10:	e003      	b.n	8009c1a <HAL_TIM_PWM_Start+0xfe>
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	2202      	movs	r2, #2
 8009c16:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	2201      	movs	r2, #1
 8009c20:	6839      	ldr	r1, [r7, #0]
 8009c22:	4618      	mov	r0, r3
 8009c24:	f001 f8a8 	bl	800ad78 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	4a3a      	ldr	r2, [pc, #232]	@ (8009d18 <HAL_TIM_PWM_Start+0x1fc>)
 8009c2e:	4293      	cmp	r3, r2
 8009c30:	d018      	beq.n	8009c64 <HAL_TIM_PWM_Start+0x148>
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	4a39      	ldr	r2, [pc, #228]	@ (8009d1c <HAL_TIM_PWM_Start+0x200>)
 8009c38:	4293      	cmp	r3, r2
 8009c3a:	d013      	beq.n	8009c64 <HAL_TIM_PWM_Start+0x148>
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	4a37      	ldr	r2, [pc, #220]	@ (8009d20 <HAL_TIM_PWM_Start+0x204>)
 8009c42:	4293      	cmp	r3, r2
 8009c44:	d00e      	beq.n	8009c64 <HAL_TIM_PWM_Start+0x148>
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	4a36      	ldr	r2, [pc, #216]	@ (8009d24 <HAL_TIM_PWM_Start+0x208>)
 8009c4c:	4293      	cmp	r3, r2
 8009c4e:	d009      	beq.n	8009c64 <HAL_TIM_PWM_Start+0x148>
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	4a34      	ldr	r2, [pc, #208]	@ (8009d28 <HAL_TIM_PWM_Start+0x20c>)
 8009c56:	4293      	cmp	r3, r2
 8009c58:	d004      	beq.n	8009c64 <HAL_TIM_PWM_Start+0x148>
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	4a33      	ldr	r2, [pc, #204]	@ (8009d2c <HAL_TIM_PWM_Start+0x210>)
 8009c60:	4293      	cmp	r3, r2
 8009c62:	d101      	bne.n	8009c68 <HAL_TIM_PWM_Start+0x14c>
 8009c64:	2301      	movs	r3, #1
 8009c66:	e000      	b.n	8009c6a <HAL_TIM_PWM_Start+0x14e>
 8009c68:	2300      	movs	r3, #0
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d007      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009c7c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	4a25      	ldr	r2, [pc, #148]	@ (8009d18 <HAL_TIM_PWM_Start+0x1fc>)
 8009c84:	4293      	cmp	r3, r2
 8009c86:	d022      	beq.n	8009cce <HAL_TIM_PWM_Start+0x1b2>
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c90:	d01d      	beq.n	8009cce <HAL_TIM_PWM_Start+0x1b2>
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	4a26      	ldr	r2, [pc, #152]	@ (8009d30 <HAL_TIM_PWM_Start+0x214>)
 8009c98:	4293      	cmp	r3, r2
 8009c9a:	d018      	beq.n	8009cce <HAL_TIM_PWM_Start+0x1b2>
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	4a24      	ldr	r2, [pc, #144]	@ (8009d34 <HAL_TIM_PWM_Start+0x218>)
 8009ca2:	4293      	cmp	r3, r2
 8009ca4:	d013      	beq.n	8009cce <HAL_TIM_PWM_Start+0x1b2>
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	4a23      	ldr	r2, [pc, #140]	@ (8009d38 <HAL_TIM_PWM_Start+0x21c>)
 8009cac:	4293      	cmp	r3, r2
 8009cae:	d00e      	beq.n	8009cce <HAL_TIM_PWM_Start+0x1b2>
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	4a19      	ldr	r2, [pc, #100]	@ (8009d1c <HAL_TIM_PWM_Start+0x200>)
 8009cb6:	4293      	cmp	r3, r2
 8009cb8:	d009      	beq.n	8009cce <HAL_TIM_PWM_Start+0x1b2>
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	4a18      	ldr	r2, [pc, #96]	@ (8009d20 <HAL_TIM_PWM_Start+0x204>)
 8009cc0:	4293      	cmp	r3, r2
 8009cc2:	d004      	beq.n	8009cce <HAL_TIM_PWM_Start+0x1b2>
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	4a18      	ldr	r2, [pc, #96]	@ (8009d2c <HAL_TIM_PWM_Start+0x210>)
 8009cca:	4293      	cmp	r3, r2
 8009ccc:	d115      	bne.n	8009cfa <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	689a      	ldr	r2, [r3, #8]
 8009cd4:	4b19      	ldr	r3, [pc, #100]	@ (8009d3c <HAL_TIM_PWM_Start+0x220>)
 8009cd6:	4013      	ands	r3, r2
 8009cd8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	2b06      	cmp	r3, #6
 8009cde:	d015      	beq.n	8009d0c <HAL_TIM_PWM_Start+0x1f0>
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ce6:	d011      	beq.n	8009d0c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	681a      	ldr	r2, [r3, #0]
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	f042 0201 	orr.w	r2, r2, #1
 8009cf6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009cf8:	e008      	b.n	8009d0c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	681a      	ldr	r2, [r3, #0]
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	f042 0201 	orr.w	r2, r2, #1
 8009d08:	601a      	str	r2, [r3, #0]
 8009d0a:	e000      	b.n	8009d0e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d0c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009d0e:	2300      	movs	r3, #0
}
 8009d10:	4618      	mov	r0, r3
 8009d12:	3710      	adds	r7, #16
 8009d14:	46bd      	mov	sp, r7
 8009d16:	bd80      	pop	{r7, pc}
 8009d18:	40012c00 	.word	0x40012c00
 8009d1c:	40013400 	.word	0x40013400
 8009d20:	40014000 	.word	0x40014000
 8009d24:	40014400 	.word	0x40014400
 8009d28:	40014800 	.word	0x40014800
 8009d2c:	40015000 	.word	0x40015000
 8009d30:	40000400 	.word	0x40000400
 8009d34:	40000800 	.word	0x40000800
 8009d38:	40000c00 	.word	0x40000c00
 8009d3c:	00010007 	.word	0x00010007

08009d40 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009d40:	b580      	push	{r7, lr}
 8009d42:	b084      	sub	sp, #16
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	68db      	ldr	r3, [r3, #12]
 8009d4e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	691b      	ldr	r3, [r3, #16]
 8009d56:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009d58:	68bb      	ldr	r3, [r7, #8]
 8009d5a:	f003 0302 	and.w	r3, r3, #2
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d020      	beq.n	8009da4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	f003 0302 	and.w	r3, r3, #2
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d01b      	beq.n	8009da4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	f06f 0202 	mvn.w	r2, #2
 8009d74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	2201      	movs	r2, #1
 8009d7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	699b      	ldr	r3, [r3, #24]
 8009d82:	f003 0303 	and.w	r3, r3, #3
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d003      	beq.n	8009d92 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009d8a:	6878      	ldr	r0, [r7, #4]
 8009d8c:	f000 fb5c 	bl	800a448 <HAL_TIM_IC_CaptureCallback>
 8009d90:	e005      	b.n	8009d9e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d92:	6878      	ldr	r0, [r7, #4]
 8009d94:	f000 fb4e 	bl	800a434 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d98:	6878      	ldr	r0, [r7, #4]
 8009d9a:	f000 fb5f 	bl	800a45c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	2200      	movs	r2, #0
 8009da2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	f003 0304 	and.w	r3, r3, #4
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d020      	beq.n	8009df0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	f003 0304 	and.w	r3, r3, #4
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d01b      	beq.n	8009df0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	f06f 0204 	mvn.w	r2, #4
 8009dc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	2202      	movs	r2, #2
 8009dc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	699b      	ldr	r3, [r3, #24]
 8009dce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d003      	beq.n	8009dde <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009dd6:	6878      	ldr	r0, [r7, #4]
 8009dd8:	f000 fb36 	bl	800a448 <HAL_TIM_IC_CaptureCallback>
 8009ddc:	e005      	b.n	8009dea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009dde:	6878      	ldr	r0, [r7, #4]
 8009de0:	f000 fb28 	bl	800a434 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009de4:	6878      	ldr	r0, [r7, #4]
 8009de6:	f000 fb39 	bl	800a45c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	2200      	movs	r2, #0
 8009dee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009df0:	68bb      	ldr	r3, [r7, #8]
 8009df2:	f003 0308 	and.w	r3, r3, #8
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d020      	beq.n	8009e3c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	f003 0308 	and.w	r3, r3, #8
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d01b      	beq.n	8009e3c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	f06f 0208 	mvn.w	r2, #8
 8009e0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	2204      	movs	r2, #4
 8009e12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	69db      	ldr	r3, [r3, #28]
 8009e1a:	f003 0303 	and.w	r3, r3, #3
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d003      	beq.n	8009e2a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e22:	6878      	ldr	r0, [r7, #4]
 8009e24:	f000 fb10 	bl	800a448 <HAL_TIM_IC_CaptureCallback>
 8009e28:	e005      	b.n	8009e36 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e2a:	6878      	ldr	r0, [r7, #4]
 8009e2c:	f000 fb02 	bl	800a434 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e30:	6878      	ldr	r0, [r7, #4]
 8009e32:	f000 fb13 	bl	800a45c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	2200      	movs	r2, #0
 8009e3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009e3c:	68bb      	ldr	r3, [r7, #8]
 8009e3e:	f003 0310 	and.w	r3, r3, #16
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d020      	beq.n	8009e88 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	f003 0310 	and.w	r3, r3, #16
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d01b      	beq.n	8009e88 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	f06f 0210 	mvn.w	r2, #16
 8009e58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	2208      	movs	r2, #8
 8009e5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	69db      	ldr	r3, [r3, #28]
 8009e66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d003      	beq.n	8009e76 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e6e:	6878      	ldr	r0, [r7, #4]
 8009e70:	f000 faea 	bl	800a448 <HAL_TIM_IC_CaptureCallback>
 8009e74:	e005      	b.n	8009e82 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e76:	6878      	ldr	r0, [r7, #4]
 8009e78:	f000 fadc 	bl	800a434 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e7c:	6878      	ldr	r0, [r7, #4]
 8009e7e:	f000 faed 	bl	800a45c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	2200      	movs	r2, #0
 8009e86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009e88:	68bb      	ldr	r3, [r7, #8]
 8009e8a:	f003 0301 	and.w	r3, r3, #1
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d00c      	beq.n	8009eac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	f003 0301 	and.w	r3, r3, #1
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d007      	beq.n	8009eac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	f06f 0201 	mvn.w	r2, #1
 8009ea4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	f7f8 fdb6 	bl	8002a18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009eac:	68bb      	ldr	r3, [r7, #8]
 8009eae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d104      	bne.n	8009ec0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009eb6:	68bb      	ldr	r3, [r7, #8]
 8009eb8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d00c      	beq.n	8009eda <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d007      	beq.n	8009eda <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8009ed2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009ed4:	6878      	ldr	r0, [r7, #4]
 8009ed6:	f001 f8a9 	bl	800b02c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009eda:	68bb      	ldr	r3, [r7, #8]
 8009edc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d00c      	beq.n	8009efe <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d007      	beq.n	8009efe <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009ef6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009ef8:	6878      	ldr	r0, [r7, #4]
 8009efa:	f001 f8a1 	bl	800b040 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009efe:	68bb      	ldr	r3, [r7, #8]
 8009f00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d00c      	beq.n	8009f22 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d007      	beq.n	8009f22 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009f1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009f1c:	6878      	ldr	r0, [r7, #4]
 8009f1e:	f000 faa7 	bl	800a470 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009f22:	68bb      	ldr	r3, [r7, #8]
 8009f24:	f003 0320 	and.w	r3, r3, #32
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d00c      	beq.n	8009f46 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	f003 0320 	and.w	r3, r3, #32
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d007      	beq.n	8009f46 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	f06f 0220 	mvn.w	r2, #32
 8009f3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009f40:	6878      	ldr	r0, [r7, #4]
 8009f42:	f001 f869 	bl	800b018 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8009f46:	68bb      	ldr	r3, [r7, #8]
 8009f48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d00c      	beq.n	8009f6a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d007      	beq.n	8009f6a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8009f62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8009f64:	6878      	ldr	r0, [r7, #4]
 8009f66:	f001 f875 	bl	800b054 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8009f6a:	68bb      	ldr	r3, [r7, #8]
 8009f6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d00c      	beq.n	8009f8e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d007      	beq.n	8009f8e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8009f86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8009f88:	6878      	ldr	r0, [r7, #4]
 8009f8a:	f001 f86d 	bl	800b068 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8009f8e:	68bb      	ldr	r3, [r7, #8]
 8009f90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d00c      	beq.n	8009fb2 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d007      	beq.n	8009fb2 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8009faa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8009fac:	6878      	ldr	r0, [r7, #4]
 8009fae:	f001 f865 	bl	800b07c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8009fb2:	68bb      	ldr	r3, [r7, #8]
 8009fb4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d00c      	beq.n	8009fd6 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d007      	beq.n	8009fd6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8009fce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8009fd0:	6878      	ldr	r0, [r7, #4]
 8009fd2:	f001 f85d 	bl	800b090 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009fd6:	bf00      	nop
 8009fd8:	3710      	adds	r7, #16
 8009fda:	46bd      	mov	sp, r7
 8009fdc:	bd80      	pop	{r7, pc}
	...

08009fe0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b086      	sub	sp, #24
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	60f8      	str	r0, [r7, #12]
 8009fe8:	60b9      	str	r1, [r7, #8]
 8009fea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009fec:	2300      	movs	r3, #0
 8009fee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009ff6:	2b01      	cmp	r3, #1
 8009ff8:	d101      	bne.n	8009ffe <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009ffa:	2302      	movs	r3, #2
 8009ffc:	e0ff      	b.n	800a1fe <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	2201      	movs	r2, #1
 800a002:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	2b14      	cmp	r3, #20
 800a00a:	f200 80f0 	bhi.w	800a1ee <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a00e:	a201      	add	r2, pc, #4	@ (adr r2, 800a014 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a014:	0800a069 	.word	0x0800a069
 800a018:	0800a1ef 	.word	0x0800a1ef
 800a01c:	0800a1ef 	.word	0x0800a1ef
 800a020:	0800a1ef 	.word	0x0800a1ef
 800a024:	0800a0a9 	.word	0x0800a0a9
 800a028:	0800a1ef 	.word	0x0800a1ef
 800a02c:	0800a1ef 	.word	0x0800a1ef
 800a030:	0800a1ef 	.word	0x0800a1ef
 800a034:	0800a0eb 	.word	0x0800a0eb
 800a038:	0800a1ef 	.word	0x0800a1ef
 800a03c:	0800a1ef 	.word	0x0800a1ef
 800a040:	0800a1ef 	.word	0x0800a1ef
 800a044:	0800a12b 	.word	0x0800a12b
 800a048:	0800a1ef 	.word	0x0800a1ef
 800a04c:	0800a1ef 	.word	0x0800a1ef
 800a050:	0800a1ef 	.word	0x0800a1ef
 800a054:	0800a16d 	.word	0x0800a16d
 800a058:	0800a1ef 	.word	0x0800a1ef
 800a05c:	0800a1ef 	.word	0x0800a1ef
 800a060:	0800a1ef 	.word	0x0800a1ef
 800a064:	0800a1ad 	.word	0x0800a1ad
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	68b9      	ldr	r1, [r7, #8]
 800a06e:	4618      	mov	r0, r3
 800a070:	f000 fabc 	bl	800a5ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	699a      	ldr	r2, [r3, #24]
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	f042 0208 	orr.w	r2, r2, #8
 800a082:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	699a      	ldr	r2, [r3, #24]
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	f022 0204 	bic.w	r2, r2, #4
 800a092:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	6999      	ldr	r1, [r3, #24]
 800a09a:	68bb      	ldr	r3, [r7, #8]
 800a09c:	691a      	ldr	r2, [r3, #16]
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	430a      	orrs	r2, r1
 800a0a4:	619a      	str	r2, [r3, #24]
      break;
 800a0a6:	e0a5      	b.n	800a1f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	68b9      	ldr	r1, [r7, #8]
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	f000 fb36 	bl	800a720 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	699a      	ldr	r2, [r3, #24]
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a0c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	699a      	ldr	r2, [r3, #24]
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a0d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	6999      	ldr	r1, [r3, #24]
 800a0da:	68bb      	ldr	r3, [r7, #8]
 800a0dc:	691b      	ldr	r3, [r3, #16]
 800a0de:	021a      	lsls	r2, r3, #8
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	430a      	orrs	r2, r1
 800a0e6:	619a      	str	r2, [r3, #24]
      break;
 800a0e8:	e084      	b.n	800a1f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	68b9      	ldr	r1, [r7, #8]
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	f000 fba9 	bl	800a848 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	69da      	ldr	r2, [r3, #28]
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	f042 0208 	orr.w	r2, r2, #8
 800a104:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	69da      	ldr	r2, [r3, #28]
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	f022 0204 	bic.w	r2, r2, #4
 800a114:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	69d9      	ldr	r1, [r3, #28]
 800a11c:	68bb      	ldr	r3, [r7, #8]
 800a11e:	691a      	ldr	r2, [r3, #16]
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	430a      	orrs	r2, r1
 800a126:	61da      	str	r2, [r3, #28]
      break;
 800a128:	e064      	b.n	800a1f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	68b9      	ldr	r1, [r7, #8]
 800a130:	4618      	mov	r0, r3
 800a132:	f000 fc1b 	bl	800a96c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	69da      	ldr	r2, [r3, #28]
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a144:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	69da      	ldr	r2, [r3, #28]
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a154:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	69d9      	ldr	r1, [r3, #28]
 800a15c:	68bb      	ldr	r3, [r7, #8]
 800a15e:	691b      	ldr	r3, [r3, #16]
 800a160:	021a      	lsls	r2, r3, #8
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	430a      	orrs	r2, r1
 800a168:	61da      	str	r2, [r3, #28]
      break;
 800a16a:	e043      	b.n	800a1f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	68b9      	ldr	r1, [r7, #8]
 800a172:	4618      	mov	r0, r3
 800a174:	f000 fc8e 	bl	800aa94 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	f042 0208 	orr.w	r2, r2, #8
 800a186:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	f022 0204 	bic.w	r2, r2, #4
 800a196:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a19e:	68bb      	ldr	r3, [r7, #8]
 800a1a0:	691a      	ldr	r2, [r3, #16]
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	430a      	orrs	r2, r1
 800a1a8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a1aa:	e023      	b.n	800a1f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	68b9      	ldr	r1, [r7, #8]
 800a1b2:	4618      	mov	r0, r3
 800a1b4:	f000 fcd8 	bl	800ab68 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a1c6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a1d6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a1de:	68bb      	ldr	r3, [r7, #8]
 800a1e0:	691b      	ldr	r3, [r3, #16]
 800a1e2:	021a      	lsls	r2, r3, #8
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	430a      	orrs	r2, r1
 800a1ea:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a1ec:	e002      	b.n	800a1f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	75fb      	strb	r3, [r7, #23]
      break;
 800a1f2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	2200      	movs	r2, #0
 800a1f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a1fc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1fe:	4618      	mov	r0, r3
 800a200:	3718      	adds	r7, #24
 800a202:	46bd      	mov	sp, r7
 800a204:	bd80      	pop	{r7, pc}
 800a206:	bf00      	nop

0800a208 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b084      	sub	sp, #16
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
 800a210:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a212:	2300      	movs	r3, #0
 800a214:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a21c:	2b01      	cmp	r3, #1
 800a21e:	d101      	bne.n	800a224 <HAL_TIM_ConfigClockSource+0x1c>
 800a220:	2302      	movs	r3, #2
 800a222:	e0f6      	b.n	800a412 <HAL_TIM_ConfigClockSource+0x20a>
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	2201      	movs	r2, #1
 800a228:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	2202      	movs	r2, #2
 800a230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	689b      	ldr	r3, [r3, #8]
 800a23a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a23c:	68bb      	ldr	r3, [r7, #8]
 800a23e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800a242:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a246:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a248:	68bb      	ldr	r3, [r7, #8]
 800a24a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a24e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	68ba      	ldr	r2, [r7, #8]
 800a256:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a258:	683b      	ldr	r3, [r7, #0]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	4a6f      	ldr	r2, [pc, #444]	@ (800a41c <HAL_TIM_ConfigClockSource+0x214>)
 800a25e:	4293      	cmp	r3, r2
 800a260:	f000 80c1 	beq.w	800a3e6 <HAL_TIM_ConfigClockSource+0x1de>
 800a264:	4a6d      	ldr	r2, [pc, #436]	@ (800a41c <HAL_TIM_ConfigClockSource+0x214>)
 800a266:	4293      	cmp	r3, r2
 800a268:	f200 80c6 	bhi.w	800a3f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800a26c:	4a6c      	ldr	r2, [pc, #432]	@ (800a420 <HAL_TIM_ConfigClockSource+0x218>)
 800a26e:	4293      	cmp	r3, r2
 800a270:	f000 80b9 	beq.w	800a3e6 <HAL_TIM_ConfigClockSource+0x1de>
 800a274:	4a6a      	ldr	r2, [pc, #424]	@ (800a420 <HAL_TIM_ConfigClockSource+0x218>)
 800a276:	4293      	cmp	r3, r2
 800a278:	f200 80be 	bhi.w	800a3f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800a27c:	4a69      	ldr	r2, [pc, #420]	@ (800a424 <HAL_TIM_ConfigClockSource+0x21c>)
 800a27e:	4293      	cmp	r3, r2
 800a280:	f000 80b1 	beq.w	800a3e6 <HAL_TIM_ConfigClockSource+0x1de>
 800a284:	4a67      	ldr	r2, [pc, #412]	@ (800a424 <HAL_TIM_ConfigClockSource+0x21c>)
 800a286:	4293      	cmp	r3, r2
 800a288:	f200 80b6 	bhi.w	800a3f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800a28c:	4a66      	ldr	r2, [pc, #408]	@ (800a428 <HAL_TIM_ConfigClockSource+0x220>)
 800a28e:	4293      	cmp	r3, r2
 800a290:	f000 80a9 	beq.w	800a3e6 <HAL_TIM_ConfigClockSource+0x1de>
 800a294:	4a64      	ldr	r2, [pc, #400]	@ (800a428 <HAL_TIM_ConfigClockSource+0x220>)
 800a296:	4293      	cmp	r3, r2
 800a298:	f200 80ae 	bhi.w	800a3f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800a29c:	4a63      	ldr	r2, [pc, #396]	@ (800a42c <HAL_TIM_ConfigClockSource+0x224>)
 800a29e:	4293      	cmp	r3, r2
 800a2a0:	f000 80a1 	beq.w	800a3e6 <HAL_TIM_ConfigClockSource+0x1de>
 800a2a4:	4a61      	ldr	r2, [pc, #388]	@ (800a42c <HAL_TIM_ConfigClockSource+0x224>)
 800a2a6:	4293      	cmp	r3, r2
 800a2a8:	f200 80a6 	bhi.w	800a3f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800a2ac:	4a60      	ldr	r2, [pc, #384]	@ (800a430 <HAL_TIM_ConfigClockSource+0x228>)
 800a2ae:	4293      	cmp	r3, r2
 800a2b0:	f000 8099 	beq.w	800a3e6 <HAL_TIM_ConfigClockSource+0x1de>
 800a2b4:	4a5e      	ldr	r2, [pc, #376]	@ (800a430 <HAL_TIM_ConfigClockSource+0x228>)
 800a2b6:	4293      	cmp	r3, r2
 800a2b8:	f200 809e 	bhi.w	800a3f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800a2bc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a2c0:	f000 8091 	beq.w	800a3e6 <HAL_TIM_ConfigClockSource+0x1de>
 800a2c4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a2c8:	f200 8096 	bhi.w	800a3f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800a2cc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a2d0:	f000 8089 	beq.w	800a3e6 <HAL_TIM_ConfigClockSource+0x1de>
 800a2d4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a2d8:	f200 808e 	bhi.w	800a3f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800a2dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a2e0:	d03e      	beq.n	800a360 <HAL_TIM_ConfigClockSource+0x158>
 800a2e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a2e6:	f200 8087 	bhi.w	800a3f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800a2ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a2ee:	f000 8086 	beq.w	800a3fe <HAL_TIM_ConfigClockSource+0x1f6>
 800a2f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a2f6:	d87f      	bhi.n	800a3f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800a2f8:	2b70      	cmp	r3, #112	@ 0x70
 800a2fa:	d01a      	beq.n	800a332 <HAL_TIM_ConfigClockSource+0x12a>
 800a2fc:	2b70      	cmp	r3, #112	@ 0x70
 800a2fe:	d87b      	bhi.n	800a3f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800a300:	2b60      	cmp	r3, #96	@ 0x60
 800a302:	d050      	beq.n	800a3a6 <HAL_TIM_ConfigClockSource+0x19e>
 800a304:	2b60      	cmp	r3, #96	@ 0x60
 800a306:	d877      	bhi.n	800a3f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800a308:	2b50      	cmp	r3, #80	@ 0x50
 800a30a:	d03c      	beq.n	800a386 <HAL_TIM_ConfigClockSource+0x17e>
 800a30c:	2b50      	cmp	r3, #80	@ 0x50
 800a30e:	d873      	bhi.n	800a3f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800a310:	2b40      	cmp	r3, #64	@ 0x40
 800a312:	d058      	beq.n	800a3c6 <HAL_TIM_ConfigClockSource+0x1be>
 800a314:	2b40      	cmp	r3, #64	@ 0x40
 800a316:	d86f      	bhi.n	800a3f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800a318:	2b30      	cmp	r3, #48	@ 0x30
 800a31a:	d064      	beq.n	800a3e6 <HAL_TIM_ConfigClockSource+0x1de>
 800a31c:	2b30      	cmp	r3, #48	@ 0x30
 800a31e:	d86b      	bhi.n	800a3f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800a320:	2b20      	cmp	r3, #32
 800a322:	d060      	beq.n	800a3e6 <HAL_TIM_ConfigClockSource+0x1de>
 800a324:	2b20      	cmp	r3, #32
 800a326:	d867      	bhi.n	800a3f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d05c      	beq.n	800a3e6 <HAL_TIM_ConfigClockSource+0x1de>
 800a32c:	2b10      	cmp	r3, #16
 800a32e:	d05a      	beq.n	800a3e6 <HAL_TIM_ConfigClockSource+0x1de>
 800a330:	e062      	b.n	800a3f8 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a336:	683b      	ldr	r3, [r7, #0]
 800a338:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a33a:	683b      	ldr	r3, [r7, #0]
 800a33c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a33e:	683b      	ldr	r3, [r7, #0]
 800a340:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a342:	f000 fcf9 	bl	800ad38 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	689b      	ldr	r3, [r3, #8]
 800a34c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a34e:	68bb      	ldr	r3, [r7, #8]
 800a350:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a354:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	68ba      	ldr	r2, [r7, #8]
 800a35c:	609a      	str	r2, [r3, #8]
      break;
 800a35e:	e04f      	b.n	800a400 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a364:	683b      	ldr	r3, [r7, #0]
 800a366:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a368:	683b      	ldr	r3, [r7, #0]
 800a36a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a36c:	683b      	ldr	r3, [r7, #0]
 800a36e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a370:	f000 fce2 	bl	800ad38 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	689a      	ldr	r2, [r3, #8]
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a382:	609a      	str	r2, [r3, #8]
      break;
 800a384:	e03c      	b.n	800a400 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a38a:	683b      	ldr	r3, [r7, #0]
 800a38c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a392:	461a      	mov	r2, r3
 800a394:	f000 fc54 	bl	800ac40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	2150      	movs	r1, #80	@ 0x50
 800a39e:	4618      	mov	r0, r3
 800a3a0:	f000 fcad 	bl	800acfe <TIM_ITRx_SetConfig>
      break;
 800a3a4:	e02c      	b.n	800a400 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a3ae:	683b      	ldr	r3, [r7, #0]
 800a3b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a3b2:	461a      	mov	r2, r3
 800a3b4:	f000 fc73 	bl	800ac9e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	2160      	movs	r1, #96	@ 0x60
 800a3be:	4618      	mov	r0, r3
 800a3c0:	f000 fc9d 	bl	800acfe <TIM_ITRx_SetConfig>
      break;
 800a3c4:	e01c      	b.n	800a400 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a3ca:	683b      	ldr	r3, [r7, #0]
 800a3cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a3ce:	683b      	ldr	r3, [r7, #0]
 800a3d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a3d2:	461a      	mov	r2, r3
 800a3d4:	f000 fc34 	bl	800ac40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	2140      	movs	r1, #64	@ 0x40
 800a3de:	4618      	mov	r0, r3
 800a3e0:	f000 fc8d 	bl	800acfe <TIM_ITRx_SetConfig>
      break;
 800a3e4:	e00c      	b.n	800a400 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681a      	ldr	r2, [r3, #0]
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	4619      	mov	r1, r3
 800a3f0:	4610      	mov	r0, r2
 800a3f2:	f000 fc84 	bl	800acfe <TIM_ITRx_SetConfig>
      break;
 800a3f6:	e003      	b.n	800a400 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800a3f8:	2301      	movs	r3, #1
 800a3fa:	73fb      	strb	r3, [r7, #15]
      break;
 800a3fc:	e000      	b.n	800a400 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800a3fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	2201      	movs	r2, #1
 800a404:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	2200      	movs	r2, #0
 800a40c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a410:	7bfb      	ldrb	r3, [r7, #15]
}
 800a412:	4618      	mov	r0, r3
 800a414:	3710      	adds	r7, #16
 800a416:	46bd      	mov	sp, r7
 800a418:	bd80      	pop	{r7, pc}
 800a41a:	bf00      	nop
 800a41c:	00100070 	.word	0x00100070
 800a420:	00100060 	.word	0x00100060
 800a424:	00100050 	.word	0x00100050
 800a428:	00100040 	.word	0x00100040
 800a42c:	00100030 	.word	0x00100030
 800a430:	00100020 	.word	0x00100020

0800a434 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a434:	b480      	push	{r7}
 800a436:	b083      	sub	sp, #12
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a43c:	bf00      	nop
 800a43e:	370c      	adds	r7, #12
 800a440:	46bd      	mov	sp, r7
 800a442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a446:	4770      	bx	lr

0800a448 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a448:	b480      	push	{r7}
 800a44a:	b083      	sub	sp, #12
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a450:	bf00      	nop
 800a452:	370c      	adds	r7, #12
 800a454:	46bd      	mov	sp, r7
 800a456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45a:	4770      	bx	lr

0800a45c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a45c:	b480      	push	{r7}
 800a45e:	b083      	sub	sp, #12
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a464:	bf00      	nop
 800a466:	370c      	adds	r7, #12
 800a468:	46bd      	mov	sp, r7
 800a46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46e:	4770      	bx	lr

0800a470 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a470:	b480      	push	{r7}
 800a472:	b083      	sub	sp, #12
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a478:	bf00      	nop
 800a47a:	370c      	adds	r7, #12
 800a47c:	46bd      	mov	sp, r7
 800a47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a482:	4770      	bx	lr

0800a484 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a484:	b480      	push	{r7}
 800a486:	b085      	sub	sp, #20
 800a488:	af00      	add	r7, sp, #0
 800a48a:	6078      	str	r0, [r7, #4]
 800a48c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	4a4c      	ldr	r2, [pc, #304]	@ (800a5c8 <TIM_Base_SetConfig+0x144>)
 800a498:	4293      	cmp	r3, r2
 800a49a:	d017      	beq.n	800a4cc <TIM_Base_SetConfig+0x48>
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a4a2:	d013      	beq.n	800a4cc <TIM_Base_SetConfig+0x48>
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	4a49      	ldr	r2, [pc, #292]	@ (800a5cc <TIM_Base_SetConfig+0x148>)
 800a4a8:	4293      	cmp	r3, r2
 800a4aa:	d00f      	beq.n	800a4cc <TIM_Base_SetConfig+0x48>
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	4a48      	ldr	r2, [pc, #288]	@ (800a5d0 <TIM_Base_SetConfig+0x14c>)
 800a4b0:	4293      	cmp	r3, r2
 800a4b2:	d00b      	beq.n	800a4cc <TIM_Base_SetConfig+0x48>
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	4a47      	ldr	r2, [pc, #284]	@ (800a5d4 <TIM_Base_SetConfig+0x150>)
 800a4b8:	4293      	cmp	r3, r2
 800a4ba:	d007      	beq.n	800a4cc <TIM_Base_SetConfig+0x48>
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	4a46      	ldr	r2, [pc, #280]	@ (800a5d8 <TIM_Base_SetConfig+0x154>)
 800a4c0:	4293      	cmp	r3, r2
 800a4c2:	d003      	beq.n	800a4cc <TIM_Base_SetConfig+0x48>
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	4a45      	ldr	r2, [pc, #276]	@ (800a5dc <TIM_Base_SetConfig+0x158>)
 800a4c8:	4293      	cmp	r3, r2
 800a4ca:	d108      	bne.n	800a4de <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a4d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a4d4:	683b      	ldr	r3, [r7, #0]
 800a4d6:	685b      	ldr	r3, [r3, #4]
 800a4d8:	68fa      	ldr	r2, [r7, #12]
 800a4da:	4313      	orrs	r3, r2
 800a4dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	4a39      	ldr	r2, [pc, #228]	@ (800a5c8 <TIM_Base_SetConfig+0x144>)
 800a4e2:	4293      	cmp	r3, r2
 800a4e4:	d023      	beq.n	800a52e <TIM_Base_SetConfig+0xaa>
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a4ec:	d01f      	beq.n	800a52e <TIM_Base_SetConfig+0xaa>
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	4a36      	ldr	r2, [pc, #216]	@ (800a5cc <TIM_Base_SetConfig+0x148>)
 800a4f2:	4293      	cmp	r3, r2
 800a4f4:	d01b      	beq.n	800a52e <TIM_Base_SetConfig+0xaa>
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	4a35      	ldr	r2, [pc, #212]	@ (800a5d0 <TIM_Base_SetConfig+0x14c>)
 800a4fa:	4293      	cmp	r3, r2
 800a4fc:	d017      	beq.n	800a52e <TIM_Base_SetConfig+0xaa>
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	4a34      	ldr	r2, [pc, #208]	@ (800a5d4 <TIM_Base_SetConfig+0x150>)
 800a502:	4293      	cmp	r3, r2
 800a504:	d013      	beq.n	800a52e <TIM_Base_SetConfig+0xaa>
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	4a33      	ldr	r2, [pc, #204]	@ (800a5d8 <TIM_Base_SetConfig+0x154>)
 800a50a:	4293      	cmp	r3, r2
 800a50c:	d00f      	beq.n	800a52e <TIM_Base_SetConfig+0xaa>
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	4a33      	ldr	r2, [pc, #204]	@ (800a5e0 <TIM_Base_SetConfig+0x15c>)
 800a512:	4293      	cmp	r3, r2
 800a514:	d00b      	beq.n	800a52e <TIM_Base_SetConfig+0xaa>
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	4a32      	ldr	r2, [pc, #200]	@ (800a5e4 <TIM_Base_SetConfig+0x160>)
 800a51a:	4293      	cmp	r3, r2
 800a51c:	d007      	beq.n	800a52e <TIM_Base_SetConfig+0xaa>
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	4a31      	ldr	r2, [pc, #196]	@ (800a5e8 <TIM_Base_SetConfig+0x164>)
 800a522:	4293      	cmp	r3, r2
 800a524:	d003      	beq.n	800a52e <TIM_Base_SetConfig+0xaa>
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	4a2c      	ldr	r2, [pc, #176]	@ (800a5dc <TIM_Base_SetConfig+0x158>)
 800a52a:	4293      	cmp	r3, r2
 800a52c:	d108      	bne.n	800a540 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a534:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a536:	683b      	ldr	r3, [r7, #0]
 800a538:	68db      	ldr	r3, [r3, #12]
 800a53a:	68fa      	ldr	r2, [r7, #12]
 800a53c:	4313      	orrs	r3, r2
 800a53e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a546:	683b      	ldr	r3, [r7, #0]
 800a548:	695b      	ldr	r3, [r3, #20]
 800a54a:	4313      	orrs	r3, r2
 800a54c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	68fa      	ldr	r2, [r7, #12]
 800a552:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a554:	683b      	ldr	r3, [r7, #0]
 800a556:	689a      	ldr	r2, [r3, #8]
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a55c:	683b      	ldr	r3, [r7, #0]
 800a55e:	681a      	ldr	r2, [r3, #0]
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	4a18      	ldr	r2, [pc, #96]	@ (800a5c8 <TIM_Base_SetConfig+0x144>)
 800a568:	4293      	cmp	r3, r2
 800a56a:	d013      	beq.n	800a594 <TIM_Base_SetConfig+0x110>
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	4a1a      	ldr	r2, [pc, #104]	@ (800a5d8 <TIM_Base_SetConfig+0x154>)
 800a570:	4293      	cmp	r3, r2
 800a572:	d00f      	beq.n	800a594 <TIM_Base_SetConfig+0x110>
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	4a1a      	ldr	r2, [pc, #104]	@ (800a5e0 <TIM_Base_SetConfig+0x15c>)
 800a578:	4293      	cmp	r3, r2
 800a57a:	d00b      	beq.n	800a594 <TIM_Base_SetConfig+0x110>
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	4a19      	ldr	r2, [pc, #100]	@ (800a5e4 <TIM_Base_SetConfig+0x160>)
 800a580:	4293      	cmp	r3, r2
 800a582:	d007      	beq.n	800a594 <TIM_Base_SetConfig+0x110>
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	4a18      	ldr	r2, [pc, #96]	@ (800a5e8 <TIM_Base_SetConfig+0x164>)
 800a588:	4293      	cmp	r3, r2
 800a58a:	d003      	beq.n	800a594 <TIM_Base_SetConfig+0x110>
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	4a13      	ldr	r2, [pc, #76]	@ (800a5dc <TIM_Base_SetConfig+0x158>)
 800a590:	4293      	cmp	r3, r2
 800a592:	d103      	bne.n	800a59c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a594:	683b      	ldr	r3, [r7, #0]
 800a596:	691a      	ldr	r2, [r3, #16]
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2201      	movs	r2, #1
 800a5a0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	691b      	ldr	r3, [r3, #16]
 800a5a6:	f003 0301 	and.w	r3, r3, #1
 800a5aa:	2b01      	cmp	r3, #1
 800a5ac:	d105      	bne.n	800a5ba <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	691b      	ldr	r3, [r3, #16]
 800a5b2:	f023 0201 	bic.w	r2, r3, #1
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	611a      	str	r2, [r3, #16]
  }
}
 800a5ba:	bf00      	nop
 800a5bc:	3714      	adds	r7, #20
 800a5be:	46bd      	mov	sp, r7
 800a5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c4:	4770      	bx	lr
 800a5c6:	bf00      	nop
 800a5c8:	40012c00 	.word	0x40012c00
 800a5cc:	40000400 	.word	0x40000400
 800a5d0:	40000800 	.word	0x40000800
 800a5d4:	40000c00 	.word	0x40000c00
 800a5d8:	40013400 	.word	0x40013400
 800a5dc:	40015000 	.word	0x40015000
 800a5e0:	40014000 	.word	0x40014000
 800a5e4:	40014400 	.word	0x40014400
 800a5e8:	40014800 	.word	0x40014800

0800a5ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a5ec:	b480      	push	{r7}
 800a5ee:	b087      	sub	sp, #28
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	6078      	str	r0, [r7, #4]
 800a5f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	6a1b      	ldr	r3, [r3, #32]
 800a5fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	6a1b      	ldr	r3, [r3, #32]
 800a600:	f023 0201 	bic.w	r2, r3, #1
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	685b      	ldr	r3, [r3, #4]
 800a60c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	699b      	ldr	r3, [r3, #24]
 800a612:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a61a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a61e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	f023 0303 	bic.w	r3, r3, #3
 800a626:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a628:	683b      	ldr	r3, [r7, #0]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	68fa      	ldr	r2, [r7, #12]
 800a62e:	4313      	orrs	r3, r2
 800a630:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a632:	697b      	ldr	r3, [r7, #20]
 800a634:	f023 0302 	bic.w	r3, r3, #2
 800a638:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a63a:	683b      	ldr	r3, [r7, #0]
 800a63c:	689b      	ldr	r3, [r3, #8]
 800a63e:	697a      	ldr	r2, [r7, #20]
 800a640:	4313      	orrs	r3, r2
 800a642:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	4a30      	ldr	r2, [pc, #192]	@ (800a708 <TIM_OC1_SetConfig+0x11c>)
 800a648:	4293      	cmp	r3, r2
 800a64a:	d013      	beq.n	800a674 <TIM_OC1_SetConfig+0x88>
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	4a2f      	ldr	r2, [pc, #188]	@ (800a70c <TIM_OC1_SetConfig+0x120>)
 800a650:	4293      	cmp	r3, r2
 800a652:	d00f      	beq.n	800a674 <TIM_OC1_SetConfig+0x88>
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	4a2e      	ldr	r2, [pc, #184]	@ (800a710 <TIM_OC1_SetConfig+0x124>)
 800a658:	4293      	cmp	r3, r2
 800a65a:	d00b      	beq.n	800a674 <TIM_OC1_SetConfig+0x88>
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	4a2d      	ldr	r2, [pc, #180]	@ (800a714 <TIM_OC1_SetConfig+0x128>)
 800a660:	4293      	cmp	r3, r2
 800a662:	d007      	beq.n	800a674 <TIM_OC1_SetConfig+0x88>
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	4a2c      	ldr	r2, [pc, #176]	@ (800a718 <TIM_OC1_SetConfig+0x12c>)
 800a668:	4293      	cmp	r3, r2
 800a66a:	d003      	beq.n	800a674 <TIM_OC1_SetConfig+0x88>
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	4a2b      	ldr	r2, [pc, #172]	@ (800a71c <TIM_OC1_SetConfig+0x130>)
 800a670:	4293      	cmp	r3, r2
 800a672:	d10c      	bne.n	800a68e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a674:	697b      	ldr	r3, [r7, #20]
 800a676:	f023 0308 	bic.w	r3, r3, #8
 800a67a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a67c:	683b      	ldr	r3, [r7, #0]
 800a67e:	68db      	ldr	r3, [r3, #12]
 800a680:	697a      	ldr	r2, [r7, #20]
 800a682:	4313      	orrs	r3, r2
 800a684:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a686:	697b      	ldr	r3, [r7, #20]
 800a688:	f023 0304 	bic.w	r3, r3, #4
 800a68c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	4a1d      	ldr	r2, [pc, #116]	@ (800a708 <TIM_OC1_SetConfig+0x11c>)
 800a692:	4293      	cmp	r3, r2
 800a694:	d013      	beq.n	800a6be <TIM_OC1_SetConfig+0xd2>
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	4a1c      	ldr	r2, [pc, #112]	@ (800a70c <TIM_OC1_SetConfig+0x120>)
 800a69a:	4293      	cmp	r3, r2
 800a69c:	d00f      	beq.n	800a6be <TIM_OC1_SetConfig+0xd2>
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	4a1b      	ldr	r2, [pc, #108]	@ (800a710 <TIM_OC1_SetConfig+0x124>)
 800a6a2:	4293      	cmp	r3, r2
 800a6a4:	d00b      	beq.n	800a6be <TIM_OC1_SetConfig+0xd2>
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	4a1a      	ldr	r2, [pc, #104]	@ (800a714 <TIM_OC1_SetConfig+0x128>)
 800a6aa:	4293      	cmp	r3, r2
 800a6ac:	d007      	beq.n	800a6be <TIM_OC1_SetConfig+0xd2>
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	4a19      	ldr	r2, [pc, #100]	@ (800a718 <TIM_OC1_SetConfig+0x12c>)
 800a6b2:	4293      	cmp	r3, r2
 800a6b4:	d003      	beq.n	800a6be <TIM_OC1_SetConfig+0xd2>
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	4a18      	ldr	r2, [pc, #96]	@ (800a71c <TIM_OC1_SetConfig+0x130>)
 800a6ba:	4293      	cmp	r3, r2
 800a6bc:	d111      	bne.n	800a6e2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a6be:	693b      	ldr	r3, [r7, #16]
 800a6c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a6c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a6c6:	693b      	ldr	r3, [r7, #16]
 800a6c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a6cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a6ce:	683b      	ldr	r3, [r7, #0]
 800a6d0:	695b      	ldr	r3, [r3, #20]
 800a6d2:	693a      	ldr	r2, [r7, #16]
 800a6d4:	4313      	orrs	r3, r2
 800a6d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a6d8:	683b      	ldr	r3, [r7, #0]
 800a6da:	699b      	ldr	r3, [r3, #24]
 800a6dc:	693a      	ldr	r2, [r7, #16]
 800a6de:	4313      	orrs	r3, r2
 800a6e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	693a      	ldr	r2, [r7, #16]
 800a6e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	68fa      	ldr	r2, [r7, #12]
 800a6ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a6ee:	683b      	ldr	r3, [r7, #0]
 800a6f0:	685a      	ldr	r2, [r3, #4]
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	697a      	ldr	r2, [r7, #20]
 800a6fa:	621a      	str	r2, [r3, #32]
}
 800a6fc:	bf00      	nop
 800a6fe:	371c      	adds	r7, #28
 800a700:	46bd      	mov	sp, r7
 800a702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a706:	4770      	bx	lr
 800a708:	40012c00 	.word	0x40012c00
 800a70c:	40013400 	.word	0x40013400
 800a710:	40014000 	.word	0x40014000
 800a714:	40014400 	.word	0x40014400
 800a718:	40014800 	.word	0x40014800
 800a71c:	40015000 	.word	0x40015000

0800a720 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a720:	b480      	push	{r7}
 800a722:	b087      	sub	sp, #28
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
 800a728:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	6a1b      	ldr	r3, [r3, #32]
 800a72e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	6a1b      	ldr	r3, [r3, #32]
 800a734:	f023 0210 	bic.w	r2, r3, #16
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	685b      	ldr	r3, [r3, #4]
 800a740:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	699b      	ldr	r3, [r3, #24]
 800a746:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a74e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a752:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a75a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a75c:	683b      	ldr	r3, [r7, #0]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	021b      	lsls	r3, r3, #8
 800a762:	68fa      	ldr	r2, [r7, #12]
 800a764:	4313      	orrs	r3, r2
 800a766:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a768:	697b      	ldr	r3, [r7, #20]
 800a76a:	f023 0320 	bic.w	r3, r3, #32
 800a76e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a770:	683b      	ldr	r3, [r7, #0]
 800a772:	689b      	ldr	r3, [r3, #8]
 800a774:	011b      	lsls	r3, r3, #4
 800a776:	697a      	ldr	r2, [r7, #20]
 800a778:	4313      	orrs	r3, r2
 800a77a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	4a2c      	ldr	r2, [pc, #176]	@ (800a830 <TIM_OC2_SetConfig+0x110>)
 800a780:	4293      	cmp	r3, r2
 800a782:	d007      	beq.n	800a794 <TIM_OC2_SetConfig+0x74>
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	4a2b      	ldr	r2, [pc, #172]	@ (800a834 <TIM_OC2_SetConfig+0x114>)
 800a788:	4293      	cmp	r3, r2
 800a78a:	d003      	beq.n	800a794 <TIM_OC2_SetConfig+0x74>
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	4a2a      	ldr	r2, [pc, #168]	@ (800a838 <TIM_OC2_SetConfig+0x118>)
 800a790:	4293      	cmp	r3, r2
 800a792:	d10d      	bne.n	800a7b0 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a794:	697b      	ldr	r3, [r7, #20]
 800a796:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a79a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a79c:	683b      	ldr	r3, [r7, #0]
 800a79e:	68db      	ldr	r3, [r3, #12]
 800a7a0:	011b      	lsls	r3, r3, #4
 800a7a2:	697a      	ldr	r2, [r7, #20]
 800a7a4:	4313      	orrs	r3, r2
 800a7a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a7a8:	697b      	ldr	r3, [r7, #20]
 800a7aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a7ae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	4a1f      	ldr	r2, [pc, #124]	@ (800a830 <TIM_OC2_SetConfig+0x110>)
 800a7b4:	4293      	cmp	r3, r2
 800a7b6:	d013      	beq.n	800a7e0 <TIM_OC2_SetConfig+0xc0>
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	4a1e      	ldr	r2, [pc, #120]	@ (800a834 <TIM_OC2_SetConfig+0x114>)
 800a7bc:	4293      	cmp	r3, r2
 800a7be:	d00f      	beq.n	800a7e0 <TIM_OC2_SetConfig+0xc0>
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	4a1e      	ldr	r2, [pc, #120]	@ (800a83c <TIM_OC2_SetConfig+0x11c>)
 800a7c4:	4293      	cmp	r3, r2
 800a7c6:	d00b      	beq.n	800a7e0 <TIM_OC2_SetConfig+0xc0>
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	4a1d      	ldr	r2, [pc, #116]	@ (800a840 <TIM_OC2_SetConfig+0x120>)
 800a7cc:	4293      	cmp	r3, r2
 800a7ce:	d007      	beq.n	800a7e0 <TIM_OC2_SetConfig+0xc0>
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	4a1c      	ldr	r2, [pc, #112]	@ (800a844 <TIM_OC2_SetConfig+0x124>)
 800a7d4:	4293      	cmp	r3, r2
 800a7d6:	d003      	beq.n	800a7e0 <TIM_OC2_SetConfig+0xc0>
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	4a17      	ldr	r2, [pc, #92]	@ (800a838 <TIM_OC2_SetConfig+0x118>)
 800a7dc:	4293      	cmp	r3, r2
 800a7de:	d113      	bne.n	800a808 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a7e0:	693b      	ldr	r3, [r7, #16]
 800a7e2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a7e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a7e8:	693b      	ldr	r3, [r7, #16]
 800a7ea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a7ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a7f0:	683b      	ldr	r3, [r7, #0]
 800a7f2:	695b      	ldr	r3, [r3, #20]
 800a7f4:	009b      	lsls	r3, r3, #2
 800a7f6:	693a      	ldr	r2, [r7, #16]
 800a7f8:	4313      	orrs	r3, r2
 800a7fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a7fc:	683b      	ldr	r3, [r7, #0]
 800a7fe:	699b      	ldr	r3, [r3, #24]
 800a800:	009b      	lsls	r3, r3, #2
 800a802:	693a      	ldr	r2, [r7, #16]
 800a804:	4313      	orrs	r3, r2
 800a806:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	693a      	ldr	r2, [r7, #16]
 800a80c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	68fa      	ldr	r2, [r7, #12]
 800a812:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a814:	683b      	ldr	r3, [r7, #0]
 800a816:	685a      	ldr	r2, [r3, #4]
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	697a      	ldr	r2, [r7, #20]
 800a820:	621a      	str	r2, [r3, #32]
}
 800a822:	bf00      	nop
 800a824:	371c      	adds	r7, #28
 800a826:	46bd      	mov	sp, r7
 800a828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82c:	4770      	bx	lr
 800a82e:	bf00      	nop
 800a830:	40012c00 	.word	0x40012c00
 800a834:	40013400 	.word	0x40013400
 800a838:	40015000 	.word	0x40015000
 800a83c:	40014000 	.word	0x40014000
 800a840:	40014400 	.word	0x40014400
 800a844:	40014800 	.word	0x40014800

0800a848 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a848:	b480      	push	{r7}
 800a84a:	b087      	sub	sp, #28
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
 800a850:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	6a1b      	ldr	r3, [r3, #32]
 800a856:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	6a1b      	ldr	r3, [r3, #32]
 800a85c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	685b      	ldr	r3, [r3, #4]
 800a868:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	69db      	ldr	r3, [r3, #28]
 800a86e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a876:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a87a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	f023 0303 	bic.w	r3, r3, #3
 800a882:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a884:	683b      	ldr	r3, [r7, #0]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	68fa      	ldr	r2, [r7, #12]
 800a88a:	4313      	orrs	r3, r2
 800a88c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a88e:	697b      	ldr	r3, [r7, #20]
 800a890:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a894:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a896:	683b      	ldr	r3, [r7, #0]
 800a898:	689b      	ldr	r3, [r3, #8]
 800a89a:	021b      	lsls	r3, r3, #8
 800a89c:	697a      	ldr	r2, [r7, #20]
 800a89e:	4313      	orrs	r3, r2
 800a8a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	4a2b      	ldr	r2, [pc, #172]	@ (800a954 <TIM_OC3_SetConfig+0x10c>)
 800a8a6:	4293      	cmp	r3, r2
 800a8a8:	d007      	beq.n	800a8ba <TIM_OC3_SetConfig+0x72>
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	4a2a      	ldr	r2, [pc, #168]	@ (800a958 <TIM_OC3_SetConfig+0x110>)
 800a8ae:	4293      	cmp	r3, r2
 800a8b0:	d003      	beq.n	800a8ba <TIM_OC3_SetConfig+0x72>
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	4a29      	ldr	r2, [pc, #164]	@ (800a95c <TIM_OC3_SetConfig+0x114>)
 800a8b6:	4293      	cmp	r3, r2
 800a8b8:	d10d      	bne.n	800a8d6 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a8ba:	697b      	ldr	r3, [r7, #20]
 800a8bc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a8c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a8c2:	683b      	ldr	r3, [r7, #0]
 800a8c4:	68db      	ldr	r3, [r3, #12]
 800a8c6:	021b      	lsls	r3, r3, #8
 800a8c8:	697a      	ldr	r2, [r7, #20]
 800a8ca:	4313      	orrs	r3, r2
 800a8cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a8ce:	697b      	ldr	r3, [r7, #20]
 800a8d0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a8d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	4a1e      	ldr	r2, [pc, #120]	@ (800a954 <TIM_OC3_SetConfig+0x10c>)
 800a8da:	4293      	cmp	r3, r2
 800a8dc:	d013      	beq.n	800a906 <TIM_OC3_SetConfig+0xbe>
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	4a1d      	ldr	r2, [pc, #116]	@ (800a958 <TIM_OC3_SetConfig+0x110>)
 800a8e2:	4293      	cmp	r3, r2
 800a8e4:	d00f      	beq.n	800a906 <TIM_OC3_SetConfig+0xbe>
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	4a1d      	ldr	r2, [pc, #116]	@ (800a960 <TIM_OC3_SetConfig+0x118>)
 800a8ea:	4293      	cmp	r3, r2
 800a8ec:	d00b      	beq.n	800a906 <TIM_OC3_SetConfig+0xbe>
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	4a1c      	ldr	r2, [pc, #112]	@ (800a964 <TIM_OC3_SetConfig+0x11c>)
 800a8f2:	4293      	cmp	r3, r2
 800a8f4:	d007      	beq.n	800a906 <TIM_OC3_SetConfig+0xbe>
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	4a1b      	ldr	r2, [pc, #108]	@ (800a968 <TIM_OC3_SetConfig+0x120>)
 800a8fa:	4293      	cmp	r3, r2
 800a8fc:	d003      	beq.n	800a906 <TIM_OC3_SetConfig+0xbe>
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	4a16      	ldr	r2, [pc, #88]	@ (800a95c <TIM_OC3_SetConfig+0x114>)
 800a902:	4293      	cmp	r3, r2
 800a904:	d113      	bne.n	800a92e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a906:	693b      	ldr	r3, [r7, #16]
 800a908:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a90c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a90e:	693b      	ldr	r3, [r7, #16]
 800a910:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a914:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a916:	683b      	ldr	r3, [r7, #0]
 800a918:	695b      	ldr	r3, [r3, #20]
 800a91a:	011b      	lsls	r3, r3, #4
 800a91c:	693a      	ldr	r2, [r7, #16]
 800a91e:	4313      	orrs	r3, r2
 800a920:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	699b      	ldr	r3, [r3, #24]
 800a926:	011b      	lsls	r3, r3, #4
 800a928:	693a      	ldr	r2, [r7, #16]
 800a92a:	4313      	orrs	r3, r2
 800a92c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	693a      	ldr	r2, [r7, #16]
 800a932:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	68fa      	ldr	r2, [r7, #12]
 800a938:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	685a      	ldr	r2, [r3, #4]
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	697a      	ldr	r2, [r7, #20]
 800a946:	621a      	str	r2, [r3, #32]
}
 800a948:	bf00      	nop
 800a94a:	371c      	adds	r7, #28
 800a94c:	46bd      	mov	sp, r7
 800a94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a952:	4770      	bx	lr
 800a954:	40012c00 	.word	0x40012c00
 800a958:	40013400 	.word	0x40013400
 800a95c:	40015000 	.word	0x40015000
 800a960:	40014000 	.word	0x40014000
 800a964:	40014400 	.word	0x40014400
 800a968:	40014800 	.word	0x40014800

0800a96c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a96c:	b480      	push	{r7}
 800a96e:	b087      	sub	sp, #28
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
 800a974:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	6a1b      	ldr	r3, [r3, #32]
 800a97a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	6a1b      	ldr	r3, [r3, #32]
 800a980:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	685b      	ldr	r3, [r3, #4]
 800a98c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	69db      	ldr	r3, [r3, #28]
 800a992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a99a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a99e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a9a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a9a8:	683b      	ldr	r3, [r7, #0]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	021b      	lsls	r3, r3, #8
 800a9ae:	68fa      	ldr	r2, [r7, #12]
 800a9b0:	4313      	orrs	r3, r2
 800a9b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a9b4:	697b      	ldr	r3, [r7, #20]
 800a9b6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a9ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a9bc:	683b      	ldr	r3, [r7, #0]
 800a9be:	689b      	ldr	r3, [r3, #8]
 800a9c0:	031b      	lsls	r3, r3, #12
 800a9c2:	697a      	ldr	r2, [r7, #20]
 800a9c4:	4313      	orrs	r3, r2
 800a9c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	4a2c      	ldr	r2, [pc, #176]	@ (800aa7c <TIM_OC4_SetConfig+0x110>)
 800a9cc:	4293      	cmp	r3, r2
 800a9ce:	d007      	beq.n	800a9e0 <TIM_OC4_SetConfig+0x74>
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	4a2b      	ldr	r2, [pc, #172]	@ (800aa80 <TIM_OC4_SetConfig+0x114>)
 800a9d4:	4293      	cmp	r3, r2
 800a9d6:	d003      	beq.n	800a9e0 <TIM_OC4_SetConfig+0x74>
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	4a2a      	ldr	r2, [pc, #168]	@ (800aa84 <TIM_OC4_SetConfig+0x118>)
 800a9dc:	4293      	cmp	r3, r2
 800a9de:	d10d      	bne.n	800a9fc <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800a9e0:	697b      	ldr	r3, [r7, #20]
 800a9e2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a9e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800a9e8:	683b      	ldr	r3, [r7, #0]
 800a9ea:	68db      	ldr	r3, [r3, #12]
 800a9ec:	031b      	lsls	r3, r3, #12
 800a9ee:	697a      	ldr	r2, [r7, #20]
 800a9f0:	4313      	orrs	r3, r2
 800a9f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800a9f4:	697b      	ldr	r3, [r7, #20]
 800a9f6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a9fa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	4a1f      	ldr	r2, [pc, #124]	@ (800aa7c <TIM_OC4_SetConfig+0x110>)
 800aa00:	4293      	cmp	r3, r2
 800aa02:	d013      	beq.n	800aa2c <TIM_OC4_SetConfig+0xc0>
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	4a1e      	ldr	r2, [pc, #120]	@ (800aa80 <TIM_OC4_SetConfig+0x114>)
 800aa08:	4293      	cmp	r3, r2
 800aa0a:	d00f      	beq.n	800aa2c <TIM_OC4_SetConfig+0xc0>
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	4a1e      	ldr	r2, [pc, #120]	@ (800aa88 <TIM_OC4_SetConfig+0x11c>)
 800aa10:	4293      	cmp	r3, r2
 800aa12:	d00b      	beq.n	800aa2c <TIM_OC4_SetConfig+0xc0>
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	4a1d      	ldr	r2, [pc, #116]	@ (800aa8c <TIM_OC4_SetConfig+0x120>)
 800aa18:	4293      	cmp	r3, r2
 800aa1a:	d007      	beq.n	800aa2c <TIM_OC4_SetConfig+0xc0>
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	4a1c      	ldr	r2, [pc, #112]	@ (800aa90 <TIM_OC4_SetConfig+0x124>)
 800aa20:	4293      	cmp	r3, r2
 800aa22:	d003      	beq.n	800aa2c <TIM_OC4_SetConfig+0xc0>
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	4a17      	ldr	r2, [pc, #92]	@ (800aa84 <TIM_OC4_SetConfig+0x118>)
 800aa28:	4293      	cmp	r3, r2
 800aa2a:	d113      	bne.n	800aa54 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800aa2c:	693b      	ldr	r3, [r7, #16]
 800aa2e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800aa32:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800aa34:	693b      	ldr	r3, [r7, #16]
 800aa36:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800aa3a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800aa3c:	683b      	ldr	r3, [r7, #0]
 800aa3e:	695b      	ldr	r3, [r3, #20]
 800aa40:	019b      	lsls	r3, r3, #6
 800aa42:	693a      	ldr	r2, [r7, #16]
 800aa44:	4313      	orrs	r3, r2
 800aa46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	699b      	ldr	r3, [r3, #24]
 800aa4c:	019b      	lsls	r3, r3, #6
 800aa4e:	693a      	ldr	r2, [r7, #16]
 800aa50:	4313      	orrs	r3, r2
 800aa52:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	693a      	ldr	r2, [r7, #16]
 800aa58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	68fa      	ldr	r2, [r7, #12]
 800aa5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	685a      	ldr	r2, [r3, #4]
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	697a      	ldr	r2, [r7, #20]
 800aa6c:	621a      	str	r2, [r3, #32]
}
 800aa6e:	bf00      	nop
 800aa70:	371c      	adds	r7, #28
 800aa72:	46bd      	mov	sp, r7
 800aa74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa78:	4770      	bx	lr
 800aa7a:	bf00      	nop
 800aa7c:	40012c00 	.word	0x40012c00
 800aa80:	40013400 	.word	0x40013400
 800aa84:	40015000 	.word	0x40015000
 800aa88:	40014000 	.word	0x40014000
 800aa8c:	40014400 	.word	0x40014400
 800aa90:	40014800 	.word	0x40014800

0800aa94 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800aa94:	b480      	push	{r7}
 800aa96:	b087      	sub	sp, #28
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
 800aa9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	6a1b      	ldr	r3, [r3, #32]
 800aaa2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	6a1b      	ldr	r3, [r3, #32]
 800aaa8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	685b      	ldr	r3, [r3, #4]
 800aab4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aaba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800aac2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aac6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aac8:	683b      	ldr	r3, [r7, #0]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	68fa      	ldr	r2, [r7, #12]
 800aace:	4313      	orrs	r3, r2
 800aad0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800aad2:	693b      	ldr	r3, [r7, #16]
 800aad4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800aad8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800aada:	683b      	ldr	r3, [r7, #0]
 800aadc:	689b      	ldr	r3, [r3, #8]
 800aade:	041b      	lsls	r3, r3, #16
 800aae0:	693a      	ldr	r2, [r7, #16]
 800aae2:	4313      	orrs	r3, r2
 800aae4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	4a19      	ldr	r2, [pc, #100]	@ (800ab50 <TIM_OC5_SetConfig+0xbc>)
 800aaea:	4293      	cmp	r3, r2
 800aaec:	d013      	beq.n	800ab16 <TIM_OC5_SetConfig+0x82>
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	4a18      	ldr	r2, [pc, #96]	@ (800ab54 <TIM_OC5_SetConfig+0xc0>)
 800aaf2:	4293      	cmp	r3, r2
 800aaf4:	d00f      	beq.n	800ab16 <TIM_OC5_SetConfig+0x82>
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	4a17      	ldr	r2, [pc, #92]	@ (800ab58 <TIM_OC5_SetConfig+0xc4>)
 800aafa:	4293      	cmp	r3, r2
 800aafc:	d00b      	beq.n	800ab16 <TIM_OC5_SetConfig+0x82>
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	4a16      	ldr	r2, [pc, #88]	@ (800ab5c <TIM_OC5_SetConfig+0xc8>)
 800ab02:	4293      	cmp	r3, r2
 800ab04:	d007      	beq.n	800ab16 <TIM_OC5_SetConfig+0x82>
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	4a15      	ldr	r2, [pc, #84]	@ (800ab60 <TIM_OC5_SetConfig+0xcc>)
 800ab0a:	4293      	cmp	r3, r2
 800ab0c:	d003      	beq.n	800ab16 <TIM_OC5_SetConfig+0x82>
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	4a14      	ldr	r2, [pc, #80]	@ (800ab64 <TIM_OC5_SetConfig+0xd0>)
 800ab12:	4293      	cmp	r3, r2
 800ab14:	d109      	bne.n	800ab2a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ab16:	697b      	ldr	r3, [r7, #20]
 800ab18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ab1c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ab1e:	683b      	ldr	r3, [r7, #0]
 800ab20:	695b      	ldr	r3, [r3, #20]
 800ab22:	021b      	lsls	r3, r3, #8
 800ab24:	697a      	ldr	r2, [r7, #20]
 800ab26:	4313      	orrs	r3, r2
 800ab28:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	697a      	ldr	r2, [r7, #20]
 800ab2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	68fa      	ldr	r2, [r7, #12]
 800ab34:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ab36:	683b      	ldr	r3, [r7, #0]
 800ab38:	685a      	ldr	r2, [r3, #4]
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	693a      	ldr	r2, [r7, #16]
 800ab42:	621a      	str	r2, [r3, #32]
}
 800ab44:	bf00      	nop
 800ab46:	371c      	adds	r7, #28
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4e:	4770      	bx	lr
 800ab50:	40012c00 	.word	0x40012c00
 800ab54:	40013400 	.word	0x40013400
 800ab58:	40014000 	.word	0x40014000
 800ab5c:	40014400 	.word	0x40014400
 800ab60:	40014800 	.word	0x40014800
 800ab64:	40015000 	.word	0x40015000

0800ab68 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ab68:	b480      	push	{r7}
 800ab6a:	b087      	sub	sp, #28
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	6078      	str	r0, [r7, #4]
 800ab70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	6a1b      	ldr	r3, [r3, #32]
 800ab76:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	6a1b      	ldr	r3, [r3, #32]
 800ab7c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	685b      	ldr	r3, [r3, #4]
 800ab88:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ab96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ab9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ab9c:	683b      	ldr	r3, [r7, #0]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	021b      	lsls	r3, r3, #8
 800aba2:	68fa      	ldr	r2, [r7, #12]
 800aba4:	4313      	orrs	r3, r2
 800aba6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800aba8:	693b      	ldr	r3, [r7, #16]
 800abaa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800abae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800abb0:	683b      	ldr	r3, [r7, #0]
 800abb2:	689b      	ldr	r3, [r3, #8]
 800abb4:	051b      	lsls	r3, r3, #20
 800abb6:	693a      	ldr	r2, [r7, #16]
 800abb8:	4313      	orrs	r3, r2
 800abba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	4a1a      	ldr	r2, [pc, #104]	@ (800ac28 <TIM_OC6_SetConfig+0xc0>)
 800abc0:	4293      	cmp	r3, r2
 800abc2:	d013      	beq.n	800abec <TIM_OC6_SetConfig+0x84>
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	4a19      	ldr	r2, [pc, #100]	@ (800ac2c <TIM_OC6_SetConfig+0xc4>)
 800abc8:	4293      	cmp	r3, r2
 800abca:	d00f      	beq.n	800abec <TIM_OC6_SetConfig+0x84>
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	4a18      	ldr	r2, [pc, #96]	@ (800ac30 <TIM_OC6_SetConfig+0xc8>)
 800abd0:	4293      	cmp	r3, r2
 800abd2:	d00b      	beq.n	800abec <TIM_OC6_SetConfig+0x84>
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	4a17      	ldr	r2, [pc, #92]	@ (800ac34 <TIM_OC6_SetConfig+0xcc>)
 800abd8:	4293      	cmp	r3, r2
 800abda:	d007      	beq.n	800abec <TIM_OC6_SetConfig+0x84>
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	4a16      	ldr	r2, [pc, #88]	@ (800ac38 <TIM_OC6_SetConfig+0xd0>)
 800abe0:	4293      	cmp	r3, r2
 800abe2:	d003      	beq.n	800abec <TIM_OC6_SetConfig+0x84>
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	4a15      	ldr	r2, [pc, #84]	@ (800ac3c <TIM_OC6_SetConfig+0xd4>)
 800abe8:	4293      	cmp	r3, r2
 800abea:	d109      	bne.n	800ac00 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800abec:	697b      	ldr	r3, [r7, #20]
 800abee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800abf2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800abf4:	683b      	ldr	r3, [r7, #0]
 800abf6:	695b      	ldr	r3, [r3, #20]
 800abf8:	029b      	lsls	r3, r3, #10
 800abfa:	697a      	ldr	r2, [r7, #20]
 800abfc:	4313      	orrs	r3, r2
 800abfe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	697a      	ldr	r2, [r7, #20]
 800ac04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	68fa      	ldr	r2, [r7, #12]
 800ac0a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ac0c:	683b      	ldr	r3, [r7, #0]
 800ac0e:	685a      	ldr	r2, [r3, #4]
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	693a      	ldr	r2, [r7, #16]
 800ac18:	621a      	str	r2, [r3, #32]
}
 800ac1a:	bf00      	nop
 800ac1c:	371c      	adds	r7, #28
 800ac1e:	46bd      	mov	sp, r7
 800ac20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac24:	4770      	bx	lr
 800ac26:	bf00      	nop
 800ac28:	40012c00 	.word	0x40012c00
 800ac2c:	40013400 	.word	0x40013400
 800ac30:	40014000 	.word	0x40014000
 800ac34:	40014400 	.word	0x40014400
 800ac38:	40014800 	.word	0x40014800
 800ac3c:	40015000 	.word	0x40015000

0800ac40 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ac40:	b480      	push	{r7}
 800ac42:	b087      	sub	sp, #28
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	60f8      	str	r0, [r7, #12]
 800ac48:	60b9      	str	r1, [r7, #8]
 800ac4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	6a1b      	ldr	r3, [r3, #32]
 800ac50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	6a1b      	ldr	r3, [r3, #32]
 800ac56:	f023 0201 	bic.w	r2, r3, #1
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	699b      	ldr	r3, [r3, #24]
 800ac62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ac64:	693b      	ldr	r3, [r7, #16]
 800ac66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ac6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	011b      	lsls	r3, r3, #4
 800ac70:	693a      	ldr	r2, [r7, #16]
 800ac72:	4313      	orrs	r3, r2
 800ac74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ac76:	697b      	ldr	r3, [r7, #20]
 800ac78:	f023 030a 	bic.w	r3, r3, #10
 800ac7c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ac7e:	697a      	ldr	r2, [r7, #20]
 800ac80:	68bb      	ldr	r3, [r7, #8]
 800ac82:	4313      	orrs	r3, r2
 800ac84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	693a      	ldr	r2, [r7, #16]
 800ac8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	697a      	ldr	r2, [r7, #20]
 800ac90:	621a      	str	r2, [r3, #32]
}
 800ac92:	bf00      	nop
 800ac94:	371c      	adds	r7, #28
 800ac96:	46bd      	mov	sp, r7
 800ac98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac9c:	4770      	bx	lr

0800ac9e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ac9e:	b480      	push	{r7}
 800aca0:	b087      	sub	sp, #28
 800aca2:	af00      	add	r7, sp, #0
 800aca4:	60f8      	str	r0, [r7, #12]
 800aca6:	60b9      	str	r1, [r7, #8]
 800aca8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	6a1b      	ldr	r3, [r3, #32]
 800acae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	6a1b      	ldr	r3, [r3, #32]
 800acb4:	f023 0210 	bic.w	r2, r3, #16
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	699b      	ldr	r3, [r3, #24]
 800acc0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800acc2:	693b      	ldr	r3, [r7, #16]
 800acc4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800acc8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	031b      	lsls	r3, r3, #12
 800acce:	693a      	ldr	r2, [r7, #16]
 800acd0:	4313      	orrs	r3, r2
 800acd2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800acd4:	697b      	ldr	r3, [r7, #20]
 800acd6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800acda:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800acdc:	68bb      	ldr	r3, [r7, #8]
 800acde:	011b      	lsls	r3, r3, #4
 800ace0:	697a      	ldr	r2, [r7, #20]
 800ace2:	4313      	orrs	r3, r2
 800ace4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	693a      	ldr	r2, [r7, #16]
 800acea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	697a      	ldr	r2, [r7, #20]
 800acf0:	621a      	str	r2, [r3, #32]
}
 800acf2:	bf00      	nop
 800acf4:	371c      	adds	r7, #28
 800acf6:	46bd      	mov	sp, r7
 800acf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acfc:	4770      	bx	lr

0800acfe <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800acfe:	b480      	push	{r7}
 800ad00:	b085      	sub	sp, #20
 800ad02:	af00      	add	r7, sp, #0
 800ad04:	6078      	str	r0, [r7, #4]
 800ad06:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	689b      	ldr	r3, [r3, #8]
 800ad0c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800ad14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad18:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ad1a:	683a      	ldr	r2, [r7, #0]
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	4313      	orrs	r3, r2
 800ad20:	f043 0307 	orr.w	r3, r3, #7
 800ad24:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	68fa      	ldr	r2, [r7, #12]
 800ad2a:	609a      	str	r2, [r3, #8]
}
 800ad2c:	bf00      	nop
 800ad2e:	3714      	adds	r7, #20
 800ad30:	46bd      	mov	sp, r7
 800ad32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad36:	4770      	bx	lr

0800ad38 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ad38:	b480      	push	{r7}
 800ad3a:	b087      	sub	sp, #28
 800ad3c:	af00      	add	r7, sp, #0
 800ad3e:	60f8      	str	r0, [r7, #12]
 800ad40:	60b9      	str	r1, [r7, #8]
 800ad42:	607a      	str	r2, [r7, #4]
 800ad44:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	689b      	ldr	r3, [r3, #8]
 800ad4a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ad4c:	697b      	ldr	r3, [r7, #20]
 800ad4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ad52:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ad54:	683b      	ldr	r3, [r7, #0]
 800ad56:	021a      	lsls	r2, r3, #8
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	431a      	orrs	r2, r3
 800ad5c:	68bb      	ldr	r3, [r7, #8]
 800ad5e:	4313      	orrs	r3, r2
 800ad60:	697a      	ldr	r2, [r7, #20]
 800ad62:	4313      	orrs	r3, r2
 800ad64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	697a      	ldr	r2, [r7, #20]
 800ad6a:	609a      	str	r2, [r3, #8]
}
 800ad6c:	bf00      	nop
 800ad6e:	371c      	adds	r7, #28
 800ad70:	46bd      	mov	sp, r7
 800ad72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad76:	4770      	bx	lr

0800ad78 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ad78:	b480      	push	{r7}
 800ad7a:	b087      	sub	sp, #28
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	60f8      	str	r0, [r7, #12]
 800ad80:	60b9      	str	r1, [r7, #8]
 800ad82:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ad84:	68bb      	ldr	r3, [r7, #8]
 800ad86:	f003 031f 	and.w	r3, r3, #31
 800ad8a:	2201      	movs	r2, #1
 800ad8c:	fa02 f303 	lsl.w	r3, r2, r3
 800ad90:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	6a1a      	ldr	r2, [r3, #32]
 800ad96:	697b      	ldr	r3, [r7, #20]
 800ad98:	43db      	mvns	r3, r3
 800ad9a:	401a      	ands	r2, r3
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	6a1a      	ldr	r2, [r3, #32]
 800ada4:	68bb      	ldr	r3, [r7, #8]
 800ada6:	f003 031f 	and.w	r3, r3, #31
 800adaa:	6879      	ldr	r1, [r7, #4]
 800adac:	fa01 f303 	lsl.w	r3, r1, r3
 800adb0:	431a      	orrs	r2, r3
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	621a      	str	r2, [r3, #32]
}
 800adb6:	bf00      	nop
 800adb8:	371c      	adds	r7, #28
 800adba:	46bd      	mov	sp, r7
 800adbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc0:	4770      	bx	lr
	...

0800adc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800adc4:	b480      	push	{r7}
 800adc6:	b085      	sub	sp, #20
 800adc8:	af00      	add	r7, sp, #0
 800adca:	6078      	str	r0, [r7, #4]
 800adcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800add4:	2b01      	cmp	r3, #1
 800add6:	d101      	bne.n	800addc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800add8:	2302      	movs	r3, #2
 800adda:	e074      	b.n	800aec6 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	2201      	movs	r2, #1
 800ade0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	2202      	movs	r2, #2
 800ade8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	685b      	ldr	r3, [r3, #4]
 800adf2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	689b      	ldr	r3, [r3, #8]
 800adfa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	4a34      	ldr	r2, [pc, #208]	@ (800aed4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ae02:	4293      	cmp	r3, r2
 800ae04:	d009      	beq.n	800ae1a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	4a33      	ldr	r2, [pc, #204]	@ (800aed8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ae0c:	4293      	cmp	r3, r2
 800ae0e:	d004      	beq.n	800ae1a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	4a31      	ldr	r2, [pc, #196]	@ (800aedc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ae16:	4293      	cmp	r3, r2
 800ae18:	d108      	bne.n	800ae2c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ae20:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	685b      	ldr	r3, [r3, #4]
 800ae26:	68fa      	ldr	r2, [r7, #12]
 800ae28:	4313      	orrs	r3, r2
 800ae2a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800ae32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ae36:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ae38:	683b      	ldr	r3, [r7, #0]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	68fa      	ldr	r2, [r7, #12]
 800ae3e:	4313      	orrs	r3, r2
 800ae40:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	68fa      	ldr	r2, [r7, #12]
 800ae48:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	4a21      	ldr	r2, [pc, #132]	@ (800aed4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ae50:	4293      	cmp	r3, r2
 800ae52:	d022      	beq.n	800ae9a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ae5c:	d01d      	beq.n	800ae9a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	4a1f      	ldr	r2, [pc, #124]	@ (800aee0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800ae64:	4293      	cmp	r3, r2
 800ae66:	d018      	beq.n	800ae9a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	4a1d      	ldr	r2, [pc, #116]	@ (800aee4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800ae6e:	4293      	cmp	r3, r2
 800ae70:	d013      	beq.n	800ae9a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	4a1c      	ldr	r2, [pc, #112]	@ (800aee8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800ae78:	4293      	cmp	r3, r2
 800ae7a:	d00e      	beq.n	800ae9a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	4a15      	ldr	r2, [pc, #84]	@ (800aed8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ae82:	4293      	cmp	r3, r2
 800ae84:	d009      	beq.n	800ae9a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	4a18      	ldr	r2, [pc, #96]	@ (800aeec <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800ae8c:	4293      	cmp	r3, r2
 800ae8e:	d004      	beq.n	800ae9a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	4a11      	ldr	r2, [pc, #68]	@ (800aedc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ae96:	4293      	cmp	r3, r2
 800ae98:	d10c      	bne.n	800aeb4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ae9a:	68bb      	ldr	r3, [r7, #8]
 800ae9c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800aea0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800aea2:	683b      	ldr	r3, [r7, #0]
 800aea4:	689b      	ldr	r3, [r3, #8]
 800aea6:	68ba      	ldr	r2, [r7, #8]
 800aea8:	4313      	orrs	r3, r2
 800aeaa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	68ba      	ldr	r2, [r7, #8]
 800aeb2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	2201      	movs	r2, #1
 800aeb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	2200      	movs	r2, #0
 800aec0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800aec4:	2300      	movs	r3, #0
}
 800aec6:	4618      	mov	r0, r3
 800aec8:	3714      	adds	r7, #20
 800aeca:	46bd      	mov	sp, r7
 800aecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed0:	4770      	bx	lr
 800aed2:	bf00      	nop
 800aed4:	40012c00 	.word	0x40012c00
 800aed8:	40013400 	.word	0x40013400
 800aedc:	40015000 	.word	0x40015000
 800aee0:	40000400 	.word	0x40000400
 800aee4:	40000800 	.word	0x40000800
 800aee8:	40000c00 	.word	0x40000c00
 800aeec:	40014000 	.word	0x40014000

0800aef0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800aef0:	b480      	push	{r7}
 800aef2:	b085      	sub	sp, #20
 800aef4:	af00      	add	r7, sp, #0
 800aef6:	6078      	str	r0, [r7, #4]
 800aef8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800aefa:	2300      	movs	r3, #0
 800aefc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800af04:	2b01      	cmp	r3, #1
 800af06:	d101      	bne.n	800af0c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800af08:	2302      	movs	r3, #2
 800af0a:	e078      	b.n	800affe <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	2201      	movs	r2, #1
 800af10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800af1a:	683b      	ldr	r3, [r7, #0]
 800af1c:	68db      	ldr	r3, [r3, #12]
 800af1e:	4313      	orrs	r3, r2
 800af20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800af28:	683b      	ldr	r3, [r7, #0]
 800af2a:	689b      	ldr	r3, [r3, #8]
 800af2c:	4313      	orrs	r3, r2
 800af2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	685b      	ldr	r3, [r3, #4]
 800af3a:	4313      	orrs	r3, r2
 800af3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800af44:	683b      	ldr	r3, [r7, #0]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	4313      	orrs	r3, r2
 800af4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800af52:	683b      	ldr	r3, [r7, #0]
 800af54:	691b      	ldr	r3, [r3, #16]
 800af56:	4313      	orrs	r3, r2
 800af58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800af60:	683b      	ldr	r3, [r7, #0]
 800af62:	695b      	ldr	r3, [r3, #20]
 800af64:	4313      	orrs	r3, r2
 800af66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800af6e:	683b      	ldr	r3, [r7, #0]
 800af70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af72:	4313      	orrs	r3, r2
 800af74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800af7c:	683b      	ldr	r3, [r7, #0]
 800af7e:	699b      	ldr	r3, [r3, #24]
 800af80:	041b      	lsls	r3, r3, #16
 800af82:	4313      	orrs	r3, r2
 800af84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	69db      	ldr	r3, [r3, #28]
 800af90:	4313      	orrs	r3, r2
 800af92:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	4a1c      	ldr	r2, [pc, #112]	@ (800b00c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800af9a:	4293      	cmp	r3, r2
 800af9c:	d009      	beq.n	800afb2 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	4a1b      	ldr	r2, [pc, #108]	@ (800b010 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800afa4:	4293      	cmp	r3, r2
 800afa6:	d004      	beq.n	800afb2 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	4a19      	ldr	r2, [pc, #100]	@ (800b014 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800afae:	4293      	cmp	r3, r2
 800afb0:	d11c      	bne.n	800afec <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800afb8:	683b      	ldr	r3, [r7, #0]
 800afba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afbc:	051b      	lsls	r3, r3, #20
 800afbe:	4313      	orrs	r3, r2
 800afc0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	6a1b      	ldr	r3, [r3, #32]
 800afcc:	4313      	orrs	r3, r2
 800afce:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800afd6:	683b      	ldr	r3, [r7, #0]
 800afd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afda:	4313      	orrs	r3, r2
 800afdc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afe8:	4313      	orrs	r3, r2
 800afea:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	68fa      	ldr	r2, [r7, #12]
 800aff2:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	2200      	movs	r2, #0
 800aff8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800affc:	2300      	movs	r3, #0
}
 800affe:	4618      	mov	r0, r3
 800b000:	3714      	adds	r7, #20
 800b002:	46bd      	mov	sp, r7
 800b004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b008:	4770      	bx	lr
 800b00a:	bf00      	nop
 800b00c:	40012c00 	.word	0x40012c00
 800b010:	40013400 	.word	0x40013400
 800b014:	40015000 	.word	0x40015000

0800b018 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b018:	b480      	push	{r7}
 800b01a:	b083      	sub	sp, #12
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b020:	bf00      	nop
 800b022:	370c      	adds	r7, #12
 800b024:	46bd      	mov	sp, r7
 800b026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b02a:	4770      	bx	lr

0800b02c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b02c:	b480      	push	{r7}
 800b02e:	b083      	sub	sp, #12
 800b030:	af00      	add	r7, sp, #0
 800b032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b034:	bf00      	nop
 800b036:	370c      	adds	r7, #12
 800b038:	46bd      	mov	sp, r7
 800b03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b03e:	4770      	bx	lr

0800b040 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b040:	b480      	push	{r7}
 800b042:	b083      	sub	sp, #12
 800b044:	af00      	add	r7, sp, #0
 800b046:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b048:	bf00      	nop
 800b04a:	370c      	adds	r7, #12
 800b04c:	46bd      	mov	sp, r7
 800b04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b052:	4770      	bx	lr

0800b054 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800b054:	b480      	push	{r7}
 800b056:	b083      	sub	sp, #12
 800b058:	af00      	add	r7, sp, #0
 800b05a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800b05c:	bf00      	nop
 800b05e:	370c      	adds	r7, #12
 800b060:	46bd      	mov	sp, r7
 800b062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b066:	4770      	bx	lr

0800b068 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800b068:	b480      	push	{r7}
 800b06a:	b083      	sub	sp, #12
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800b070:	bf00      	nop
 800b072:	370c      	adds	r7, #12
 800b074:	46bd      	mov	sp, r7
 800b076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07a:	4770      	bx	lr

0800b07c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800b07c:	b480      	push	{r7}
 800b07e:	b083      	sub	sp, #12
 800b080:	af00      	add	r7, sp, #0
 800b082:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800b084:	bf00      	nop
 800b086:	370c      	adds	r7, #12
 800b088:	46bd      	mov	sp, r7
 800b08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b08e:	4770      	bx	lr

0800b090 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800b090:	b480      	push	{r7}
 800b092:	b083      	sub	sp, #12
 800b094:	af00      	add	r7, sp, #0
 800b096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800b098:	bf00      	nop
 800b09a:	370c      	adds	r7, #12
 800b09c:	46bd      	mov	sp, r7
 800b09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a2:	4770      	bx	lr

0800b0a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b082      	sub	sp, #8
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d101      	bne.n	800b0b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b0b2:	2301      	movs	r3, #1
 800b0b4:	e042      	b.n	800b13c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d106      	bne.n	800b0ce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	2200      	movs	r2, #0
 800b0c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b0c8:	6878      	ldr	r0, [r7, #4]
 800b0ca:	f7f8 feb9 	bl	8003e40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	2224      	movs	r2, #36	@ 0x24
 800b0d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	681a      	ldr	r2, [r3, #0]
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	f022 0201 	bic.w	r2, r2, #1
 800b0e4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d002      	beq.n	800b0f4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800b0ee:	6878      	ldr	r0, [r7, #4]
 800b0f0:	f000 fb24 	bl	800b73c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b0f4:	6878      	ldr	r0, [r7, #4]
 800b0f6:	f000 f825 	bl	800b144 <UART_SetConfig>
 800b0fa:	4603      	mov	r3, r0
 800b0fc:	2b01      	cmp	r3, #1
 800b0fe:	d101      	bne.n	800b104 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800b100:	2301      	movs	r3, #1
 800b102:	e01b      	b.n	800b13c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	685a      	ldr	r2, [r3, #4]
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b112:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	689a      	ldr	r2, [r3, #8]
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b122:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	681a      	ldr	r2, [r3, #0]
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	f042 0201 	orr.w	r2, r2, #1
 800b132:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b134:	6878      	ldr	r0, [r7, #4]
 800b136:	f000 fba3 	bl	800b880 <UART_CheckIdleState>
 800b13a:	4603      	mov	r3, r0
}
 800b13c:	4618      	mov	r0, r3
 800b13e:	3708      	adds	r7, #8
 800b140:	46bd      	mov	sp, r7
 800b142:	bd80      	pop	{r7, pc}

0800b144 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b144:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b148:	b08c      	sub	sp, #48	@ 0x30
 800b14a:	af00      	add	r7, sp, #0
 800b14c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b14e:	2300      	movs	r3, #0
 800b150:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b154:	697b      	ldr	r3, [r7, #20]
 800b156:	689a      	ldr	r2, [r3, #8]
 800b158:	697b      	ldr	r3, [r7, #20]
 800b15a:	691b      	ldr	r3, [r3, #16]
 800b15c:	431a      	orrs	r2, r3
 800b15e:	697b      	ldr	r3, [r7, #20]
 800b160:	695b      	ldr	r3, [r3, #20]
 800b162:	431a      	orrs	r2, r3
 800b164:	697b      	ldr	r3, [r7, #20]
 800b166:	69db      	ldr	r3, [r3, #28]
 800b168:	4313      	orrs	r3, r2
 800b16a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b16c:	697b      	ldr	r3, [r7, #20]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	681a      	ldr	r2, [r3, #0]
 800b172:	4baa      	ldr	r3, [pc, #680]	@ (800b41c <UART_SetConfig+0x2d8>)
 800b174:	4013      	ands	r3, r2
 800b176:	697a      	ldr	r2, [r7, #20]
 800b178:	6812      	ldr	r2, [r2, #0]
 800b17a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b17c:	430b      	orrs	r3, r1
 800b17e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b180:	697b      	ldr	r3, [r7, #20]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	685b      	ldr	r3, [r3, #4]
 800b186:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b18a:	697b      	ldr	r3, [r7, #20]
 800b18c:	68da      	ldr	r2, [r3, #12]
 800b18e:	697b      	ldr	r3, [r7, #20]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	430a      	orrs	r2, r1
 800b194:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b196:	697b      	ldr	r3, [r7, #20]
 800b198:	699b      	ldr	r3, [r3, #24]
 800b19a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b19c:	697b      	ldr	r3, [r7, #20]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	4a9f      	ldr	r2, [pc, #636]	@ (800b420 <UART_SetConfig+0x2dc>)
 800b1a2:	4293      	cmp	r3, r2
 800b1a4:	d004      	beq.n	800b1b0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b1a6:	697b      	ldr	r3, [r7, #20]
 800b1a8:	6a1b      	ldr	r3, [r3, #32]
 800b1aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b1ac:	4313      	orrs	r3, r2
 800b1ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b1b0:	697b      	ldr	r3, [r7, #20]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	689b      	ldr	r3, [r3, #8]
 800b1b6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800b1ba:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800b1be:	697a      	ldr	r2, [r7, #20]
 800b1c0:	6812      	ldr	r2, [r2, #0]
 800b1c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b1c4:	430b      	orrs	r3, r1
 800b1c6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b1c8:	697b      	ldr	r3, [r7, #20]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1ce:	f023 010f 	bic.w	r1, r3, #15
 800b1d2:	697b      	ldr	r3, [r7, #20]
 800b1d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b1d6:	697b      	ldr	r3, [r7, #20]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	430a      	orrs	r2, r1
 800b1dc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b1de:	697b      	ldr	r3, [r7, #20]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	4a90      	ldr	r2, [pc, #576]	@ (800b424 <UART_SetConfig+0x2e0>)
 800b1e4:	4293      	cmp	r3, r2
 800b1e6:	d125      	bne.n	800b234 <UART_SetConfig+0xf0>
 800b1e8:	4b8f      	ldr	r3, [pc, #572]	@ (800b428 <UART_SetConfig+0x2e4>)
 800b1ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b1ee:	f003 0303 	and.w	r3, r3, #3
 800b1f2:	2b03      	cmp	r3, #3
 800b1f4:	d81a      	bhi.n	800b22c <UART_SetConfig+0xe8>
 800b1f6:	a201      	add	r2, pc, #4	@ (adr r2, 800b1fc <UART_SetConfig+0xb8>)
 800b1f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1fc:	0800b20d 	.word	0x0800b20d
 800b200:	0800b21d 	.word	0x0800b21d
 800b204:	0800b215 	.word	0x0800b215
 800b208:	0800b225 	.word	0x0800b225
 800b20c:	2301      	movs	r3, #1
 800b20e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b212:	e116      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b214:	2302      	movs	r3, #2
 800b216:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b21a:	e112      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b21c:	2304      	movs	r3, #4
 800b21e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b222:	e10e      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b224:	2308      	movs	r3, #8
 800b226:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b22a:	e10a      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b22c:	2310      	movs	r3, #16
 800b22e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b232:	e106      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b234:	697b      	ldr	r3, [r7, #20]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	4a7c      	ldr	r2, [pc, #496]	@ (800b42c <UART_SetConfig+0x2e8>)
 800b23a:	4293      	cmp	r3, r2
 800b23c:	d138      	bne.n	800b2b0 <UART_SetConfig+0x16c>
 800b23e:	4b7a      	ldr	r3, [pc, #488]	@ (800b428 <UART_SetConfig+0x2e4>)
 800b240:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b244:	f003 030c 	and.w	r3, r3, #12
 800b248:	2b0c      	cmp	r3, #12
 800b24a:	d82d      	bhi.n	800b2a8 <UART_SetConfig+0x164>
 800b24c:	a201      	add	r2, pc, #4	@ (adr r2, 800b254 <UART_SetConfig+0x110>)
 800b24e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b252:	bf00      	nop
 800b254:	0800b289 	.word	0x0800b289
 800b258:	0800b2a9 	.word	0x0800b2a9
 800b25c:	0800b2a9 	.word	0x0800b2a9
 800b260:	0800b2a9 	.word	0x0800b2a9
 800b264:	0800b299 	.word	0x0800b299
 800b268:	0800b2a9 	.word	0x0800b2a9
 800b26c:	0800b2a9 	.word	0x0800b2a9
 800b270:	0800b2a9 	.word	0x0800b2a9
 800b274:	0800b291 	.word	0x0800b291
 800b278:	0800b2a9 	.word	0x0800b2a9
 800b27c:	0800b2a9 	.word	0x0800b2a9
 800b280:	0800b2a9 	.word	0x0800b2a9
 800b284:	0800b2a1 	.word	0x0800b2a1
 800b288:	2300      	movs	r3, #0
 800b28a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b28e:	e0d8      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b290:	2302      	movs	r3, #2
 800b292:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b296:	e0d4      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b298:	2304      	movs	r3, #4
 800b29a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b29e:	e0d0      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b2a0:	2308      	movs	r3, #8
 800b2a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b2a6:	e0cc      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b2a8:	2310      	movs	r3, #16
 800b2aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b2ae:	e0c8      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b2b0:	697b      	ldr	r3, [r7, #20]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	4a5e      	ldr	r2, [pc, #376]	@ (800b430 <UART_SetConfig+0x2ec>)
 800b2b6:	4293      	cmp	r3, r2
 800b2b8:	d125      	bne.n	800b306 <UART_SetConfig+0x1c2>
 800b2ba:	4b5b      	ldr	r3, [pc, #364]	@ (800b428 <UART_SetConfig+0x2e4>)
 800b2bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b2c0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b2c4:	2b30      	cmp	r3, #48	@ 0x30
 800b2c6:	d016      	beq.n	800b2f6 <UART_SetConfig+0x1b2>
 800b2c8:	2b30      	cmp	r3, #48	@ 0x30
 800b2ca:	d818      	bhi.n	800b2fe <UART_SetConfig+0x1ba>
 800b2cc:	2b20      	cmp	r3, #32
 800b2ce:	d00a      	beq.n	800b2e6 <UART_SetConfig+0x1a2>
 800b2d0:	2b20      	cmp	r3, #32
 800b2d2:	d814      	bhi.n	800b2fe <UART_SetConfig+0x1ba>
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d002      	beq.n	800b2de <UART_SetConfig+0x19a>
 800b2d8:	2b10      	cmp	r3, #16
 800b2da:	d008      	beq.n	800b2ee <UART_SetConfig+0x1aa>
 800b2dc:	e00f      	b.n	800b2fe <UART_SetConfig+0x1ba>
 800b2de:	2300      	movs	r3, #0
 800b2e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b2e4:	e0ad      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b2e6:	2302      	movs	r3, #2
 800b2e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b2ec:	e0a9      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b2ee:	2304      	movs	r3, #4
 800b2f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b2f4:	e0a5      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b2f6:	2308      	movs	r3, #8
 800b2f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b2fc:	e0a1      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b2fe:	2310      	movs	r3, #16
 800b300:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b304:	e09d      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b306:	697b      	ldr	r3, [r7, #20]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	4a4a      	ldr	r2, [pc, #296]	@ (800b434 <UART_SetConfig+0x2f0>)
 800b30c:	4293      	cmp	r3, r2
 800b30e:	d125      	bne.n	800b35c <UART_SetConfig+0x218>
 800b310:	4b45      	ldr	r3, [pc, #276]	@ (800b428 <UART_SetConfig+0x2e4>)
 800b312:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b316:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b31a:	2bc0      	cmp	r3, #192	@ 0xc0
 800b31c:	d016      	beq.n	800b34c <UART_SetConfig+0x208>
 800b31e:	2bc0      	cmp	r3, #192	@ 0xc0
 800b320:	d818      	bhi.n	800b354 <UART_SetConfig+0x210>
 800b322:	2b80      	cmp	r3, #128	@ 0x80
 800b324:	d00a      	beq.n	800b33c <UART_SetConfig+0x1f8>
 800b326:	2b80      	cmp	r3, #128	@ 0x80
 800b328:	d814      	bhi.n	800b354 <UART_SetConfig+0x210>
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d002      	beq.n	800b334 <UART_SetConfig+0x1f0>
 800b32e:	2b40      	cmp	r3, #64	@ 0x40
 800b330:	d008      	beq.n	800b344 <UART_SetConfig+0x200>
 800b332:	e00f      	b.n	800b354 <UART_SetConfig+0x210>
 800b334:	2300      	movs	r3, #0
 800b336:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b33a:	e082      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b33c:	2302      	movs	r3, #2
 800b33e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b342:	e07e      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b344:	2304      	movs	r3, #4
 800b346:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b34a:	e07a      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b34c:	2308      	movs	r3, #8
 800b34e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b352:	e076      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b354:	2310      	movs	r3, #16
 800b356:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b35a:	e072      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b35c:	697b      	ldr	r3, [r7, #20]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	4a35      	ldr	r2, [pc, #212]	@ (800b438 <UART_SetConfig+0x2f4>)
 800b362:	4293      	cmp	r3, r2
 800b364:	d12a      	bne.n	800b3bc <UART_SetConfig+0x278>
 800b366:	4b30      	ldr	r3, [pc, #192]	@ (800b428 <UART_SetConfig+0x2e4>)
 800b368:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b36c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b370:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b374:	d01a      	beq.n	800b3ac <UART_SetConfig+0x268>
 800b376:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b37a:	d81b      	bhi.n	800b3b4 <UART_SetConfig+0x270>
 800b37c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b380:	d00c      	beq.n	800b39c <UART_SetConfig+0x258>
 800b382:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b386:	d815      	bhi.n	800b3b4 <UART_SetConfig+0x270>
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d003      	beq.n	800b394 <UART_SetConfig+0x250>
 800b38c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b390:	d008      	beq.n	800b3a4 <UART_SetConfig+0x260>
 800b392:	e00f      	b.n	800b3b4 <UART_SetConfig+0x270>
 800b394:	2300      	movs	r3, #0
 800b396:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b39a:	e052      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b39c:	2302      	movs	r3, #2
 800b39e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b3a2:	e04e      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b3a4:	2304      	movs	r3, #4
 800b3a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b3aa:	e04a      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b3ac:	2308      	movs	r3, #8
 800b3ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b3b2:	e046      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b3b4:	2310      	movs	r3, #16
 800b3b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b3ba:	e042      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b3bc:	697b      	ldr	r3, [r7, #20]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	4a17      	ldr	r2, [pc, #92]	@ (800b420 <UART_SetConfig+0x2dc>)
 800b3c2:	4293      	cmp	r3, r2
 800b3c4:	d13a      	bne.n	800b43c <UART_SetConfig+0x2f8>
 800b3c6:	4b18      	ldr	r3, [pc, #96]	@ (800b428 <UART_SetConfig+0x2e4>)
 800b3c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3cc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b3d0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b3d4:	d01a      	beq.n	800b40c <UART_SetConfig+0x2c8>
 800b3d6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b3da:	d81b      	bhi.n	800b414 <UART_SetConfig+0x2d0>
 800b3dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b3e0:	d00c      	beq.n	800b3fc <UART_SetConfig+0x2b8>
 800b3e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b3e6:	d815      	bhi.n	800b414 <UART_SetConfig+0x2d0>
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d003      	beq.n	800b3f4 <UART_SetConfig+0x2b0>
 800b3ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b3f0:	d008      	beq.n	800b404 <UART_SetConfig+0x2c0>
 800b3f2:	e00f      	b.n	800b414 <UART_SetConfig+0x2d0>
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b3fa:	e022      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b3fc:	2302      	movs	r3, #2
 800b3fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b402:	e01e      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b404:	2304      	movs	r3, #4
 800b406:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b40a:	e01a      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b40c:	2308      	movs	r3, #8
 800b40e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b412:	e016      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b414:	2310      	movs	r3, #16
 800b416:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b41a:	e012      	b.n	800b442 <UART_SetConfig+0x2fe>
 800b41c:	cfff69f3 	.word	0xcfff69f3
 800b420:	40008000 	.word	0x40008000
 800b424:	40013800 	.word	0x40013800
 800b428:	40021000 	.word	0x40021000
 800b42c:	40004400 	.word	0x40004400
 800b430:	40004800 	.word	0x40004800
 800b434:	40004c00 	.word	0x40004c00
 800b438:	40005000 	.word	0x40005000
 800b43c:	2310      	movs	r3, #16
 800b43e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b442:	697b      	ldr	r3, [r7, #20]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	4aae      	ldr	r2, [pc, #696]	@ (800b700 <UART_SetConfig+0x5bc>)
 800b448:	4293      	cmp	r3, r2
 800b44a:	f040 8097 	bne.w	800b57c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b44e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b452:	2b08      	cmp	r3, #8
 800b454:	d823      	bhi.n	800b49e <UART_SetConfig+0x35a>
 800b456:	a201      	add	r2, pc, #4	@ (adr r2, 800b45c <UART_SetConfig+0x318>)
 800b458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b45c:	0800b481 	.word	0x0800b481
 800b460:	0800b49f 	.word	0x0800b49f
 800b464:	0800b489 	.word	0x0800b489
 800b468:	0800b49f 	.word	0x0800b49f
 800b46c:	0800b48f 	.word	0x0800b48f
 800b470:	0800b49f 	.word	0x0800b49f
 800b474:	0800b49f 	.word	0x0800b49f
 800b478:	0800b49f 	.word	0x0800b49f
 800b47c:	0800b497 	.word	0x0800b497
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b480:	f7fd fec6 	bl	8009210 <HAL_RCC_GetPCLK1Freq>
 800b484:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b486:	e010      	b.n	800b4aa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b488:	4b9e      	ldr	r3, [pc, #632]	@ (800b704 <UART_SetConfig+0x5c0>)
 800b48a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b48c:	e00d      	b.n	800b4aa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b48e:	f7fd fe51 	bl	8009134 <HAL_RCC_GetSysClockFreq>
 800b492:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b494:	e009      	b.n	800b4aa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b496:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b49a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b49c:	e005      	b.n	800b4aa <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800b49e:	2300      	movs	r3, #0
 800b4a0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b4a2:	2301      	movs	r3, #1
 800b4a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b4a8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b4aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	f000 8130 	beq.w	800b712 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b4b2:	697b      	ldr	r3, [r7, #20]
 800b4b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4b6:	4a94      	ldr	r2, [pc, #592]	@ (800b708 <UART_SetConfig+0x5c4>)
 800b4b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b4bc:	461a      	mov	r2, r3
 800b4be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4c0:	fbb3 f3f2 	udiv	r3, r3, r2
 800b4c4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b4c6:	697b      	ldr	r3, [r7, #20]
 800b4c8:	685a      	ldr	r2, [r3, #4]
 800b4ca:	4613      	mov	r3, r2
 800b4cc:	005b      	lsls	r3, r3, #1
 800b4ce:	4413      	add	r3, r2
 800b4d0:	69ba      	ldr	r2, [r7, #24]
 800b4d2:	429a      	cmp	r2, r3
 800b4d4:	d305      	bcc.n	800b4e2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b4d6:	697b      	ldr	r3, [r7, #20]
 800b4d8:	685b      	ldr	r3, [r3, #4]
 800b4da:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b4dc:	69ba      	ldr	r2, [r7, #24]
 800b4de:	429a      	cmp	r2, r3
 800b4e0:	d903      	bls.n	800b4ea <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800b4e2:	2301      	movs	r3, #1
 800b4e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b4e8:	e113      	b.n	800b712 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b4ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	60bb      	str	r3, [r7, #8]
 800b4f0:	60fa      	str	r2, [r7, #12]
 800b4f2:	697b      	ldr	r3, [r7, #20]
 800b4f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4f6:	4a84      	ldr	r2, [pc, #528]	@ (800b708 <UART_SetConfig+0x5c4>)
 800b4f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b4fc:	b29b      	uxth	r3, r3
 800b4fe:	2200      	movs	r2, #0
 800b500:	603b      	str	r3, [r7, #0]
 800b502:	607a      	str	r2, [r7, #4]
 800b504:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b508:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b50c:	f7f5 fbe4 	bl	8000cd8 <__aeabi_uldivmod>
 800b510:	4602      	mov	r2, r0
 800b512:	460b      	mov	r3, r1
 800b514:	4610      	mov	r0, r2
 800b516:	4619      	mov	r1, r3
 800b518:	f04f 0200 	mov.w	r2, #0
 800b51c:	f04f 0300 	mov.w	r3, #0
 800b520:	020b      	lsls	r3, r1, #8
 800b522:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b526:	0202      	lsls	r2, r0, #8
 800b528:	6979      	ldr	r1, [r7, #20]
 800b52a:	6849      	ldr	r1, [r1, #4]
 800b52c:	0849      	lsrs	r1, r1, #1
 800b52e:	2000      	movs	r0, #0
 800b530:	460c      	mov	r4, r1
 800b532:	4605      	mov	r5, r0
 800b534:	eb12 0804 	adds.w	r8, r2, r4
 800b538:	eb43 0905 	adc.w	r9, r3, r5
 800b53c:	697b      	ldr	r3, [r7, #20]
 800b53e:	685b      	ldr	r3, [r3, #4]
 800b540:	2200      	movs	r2, #0
 800b542:	469a      	mov	sl, r3
 800b544:	4693      	mov	fp, r2
 800b546:	4652      	mov	r2, sl
 800b548:	465b      	mov	r3, fp
 800b54a:	4640      	mov	r0, r8
 800b54c:	4649      	mov	r1, r9
 800b54e:	f7f5 fbc3 	bl	8000cd8 <__aeabi_uldivmod>
 800b552:	4602      	mov	r2, r0
 800b554:	460b      	mov	r3, r1
 800b556:	4613      	mov	r3, r2
 800b558:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b55a:	6a3b      	ldr	r3, [r7, #32]
 800b55c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b560:	d308      	bcc.n	800b574 <UART_SetConfig+0x430>
 800b562:	6a3b      	ldr	r3, [r7, #32]
 800b564:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b568:	d204      	bcs.n	800b574 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800b56a:	697b      	ldr	r3, [r7, #20]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	6a3a      	ldr	r2, [r7, #32]
 800b570:	60da      	str	r2, [r3, #12]
 800b572:	e0ce      	b.n	800b712 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800b574:	2301      	movs	r3, #1
 800b576:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b57a:	e0ca      	b.n	800b712 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b57c:	697b      	ldr	r3, [r7, #20]
 800b57e:	69db      	ldr	r3, [r3, #28]
 800b580:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b584:	d166      	bne.n	800b654 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800b586:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b58a:	2b08      	cmp	r3, #8
 800b58c:	d827      	bhi.n	800b5de <UART_SetConfig+0x49a>
 800b58e:	a201      	add	r2, pc, #4	@ (adr r2, 800b594 <UART_SetConfig+0x450>)
 800b590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b594:	0800b5b9 	.word	0x0800b5b9
 800b598:	0800b5c1 	.word	0x0800b5c1
 800b59c:	0800b5c9 	.word	0x0800b5c9
 800b5a0:	0800b5df 	.word	0x0800b5df
 800b5a4:	0800b5cf 	.word	0x0800b5cf
 800b5a8:	0800b5df 	.word	0x0800b5df
 800b5ac:	0800b5df 	.word	0x0800b5df
 800b5b0:	0800b5df 	.word	0x0800b5df
 800b5b4:	0800b5d7 	.word	0x0800b5d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b5b8:	f7fd fe2a 	bl	8009210 <HAL_RCC_GetPCLK1Freq>
 800b5bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b5be:	e014      	b.n	800b5ea <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b5c0:	f7fd fe3c 	bl	800923c <HAL_RCC_GetPCLK2Freq>
 800b5c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b5c6:	e010      	b.n	800b5ea <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b5c8:	4b4e      	ldr	r3, [pc, #312]	@ (800b704 <UART_SetConfig+0x5c0>)
 800b5ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b5cc:	e00d      	b.n	800b5ea <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b5ce:	f7fd fdb1 	bl	8009134 <HAL_RCC_GetSysClockFreq>
 800b5d2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b5d4:	e009      	b.n	800b5ea <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b5d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b5da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b5dc:	e005      	b.n	800b5ea <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800b5de:	2300      	movs	r3, #0
 800b5e0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b5e2:	2301      	movs	r3, #1
 800b5e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b5e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b5ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	f000 8090 	beq.w	800b712 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b5f2:	697b      	ldr	r3, [r7, #20]
 800b5f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5f6:	4a44      	ldr	r2, [pc, #272]	@ (800b708 <UART_SetConfig+0x5c4>)
 800b5f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b5fc:	461a      	mov	r2, r3
 800b5fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b600:	fbb3 f3f2 	udiv	r3, r3, r2
 800b604:	005a      	lsls	r2, r3, #1
 800b606:	697b      	ldr	r3, [r7, #20]
 800b608:	685b      	ldr	r3, [r3, #4]
 800b60a:	085b      	lsrs	r3, r3, #1
 800b60c:	441a      	add	r2, r3
 800b60e:	697b      	ldr	r3, [r7, #20]
 800b610:	685b      	ldr	r3, [r3, #4]
 800b612:	fbb2 f3f3 	udiv	r3, r2, r3
 800b616:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b618:	6a3b      	ldr	r3, [r7, #32]
 800b61a:	2b0f      	cmp	r3, #15
 800b61c:	d916      	bls.n	800b64c <UART_SetConfig+0x508>
 800b61e:	6a3b      	ldr	r3, [r7, #32]
 800b620:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b624:	d212      	bcs.n	800b64c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b626:	6a3b      	ldr	r3, [r7, #32]
 800b628:	b29b      	uxth	r3, r3
 800b62a:	f023 030f 	bic.w	r3, r3, #15
 800b62e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b630:	6a3b      	ldr	r3, [r7, #32]
 800b632:	085b      	lsrs	r3, r3, #1
 800b634:	b29b      	uxth	r3, r3
 800b636:	f003 0307 	and.w	r3, r3, #7
 800b63a:	b29a      	uxth	r2, r3
 800b63c:	8bfb      	ldrh	r3, [r7, #30]
 800b63e:	4313      	orrs	r3, r2
 800b640:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800b642:	697b      	ldr	r3, [r7, #20]
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	8bfa      	ldrh	r2, [r7, #30]
 800b648:	60da      	str	r2, [r3, #12]
 800b64a:	e062      	b.n	800b712 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800b64c:	2301      	movs	r3, #1
 800b64e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b652:	e05e      	b.n	800b712 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b654:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b658:	2b08      	cmp	r3, #8
 800b65a:	d828      	bhi.n	800b6ae <UART_SetConfig+0x56a>
 800b65c:	a201      	add	r2, pc, #4	@ (adr r2, 800b664 <UART_SetConfig+0x520>)
 800b65e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b662:	bf00      	nop
 800b664:	0800b689 	.word	0x0800b689
 800b668:	0800b691 	.word	0x0800b691
 800b66c:	0800b699 	.word	0x0800b699
 800b670:	0800b6af 	.word	0x0800b6af
 800b674:	0800b69f 	.word	0x0800b69f
 800b678:	0800b6af 	.word	0x0800b6af
 800b67c:	0800b6af 	.word	0x0800b6af
 800b680:	0800b6af 	.word	0x0800b6af
 800b684:	0800b6a7 	.word	0x0800b6a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b688:	f7fd fdc2 	bl	8009210 <HAL_RCC_GetPCLK1Freq>
 800b68c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b68e:	e014      	b.n	800b6ba <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b690:	f7fd fdd4 	bl	800923c <HAL_RCC_GetPCLK2Freq>
 800b694:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b696:	e010      	b.n	800b6ba <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b698:	4b1a      	ldr	r3, [pc, #104]	@ (800b704 <UART_SetConfig+0x5c0>)
 800b69a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b69c:	e00d      	b.n	800b6ba <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b69e:	f7fd fd49 	bl	8009134 <HAL_RCC_GetSysClockFreq>
 800b6a2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b6a4:	e009      	b.n	800b6ba <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b6a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b6aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b6ac:	e005      	b.n	800b6ba <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800b6ae:	2300      	movs	r3, #0
 800b6b0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b6b2:	2301      	movs	r3, #1
 800b6b4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b6b8:	bf00      	nop
    }

    if (pclk != 0U)
 800b6ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d028      	beq.n	800b712 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b6c0:	697b      	ldr	r3, [r7, #20]
 800b6c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6c4:	4a10      	ldr	r2, [pc, #64]	@ (800b708 <UART_SetConfig+0x5c4>)
 800b6c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b6ca:	461a      	mov	r2, r3
 800b6cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6ce:	fbb3 f2f2 	udiv	r2, r3, r2
 800b6d2:	697b      	ldr	r3, [r7, #20]
 800b6d4:	685b      	ldr	r3, [r3, #4]
 800b6d6:	085b      	lsrs	r3, r3, #1
 800b6d8:	441a      	add	r2, r3
 800b6da:	697b      	ldr	r3, [r7, #20]
 800b6dc:	685b      	ldr	r3, [r3, #4]
 800b6de:	fbb2 f3f3 	udiv	r3, r2, r3
 800b6e2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b6e4:	6a3b      	ldr	r3, [r7, #32]
 800b6e6:	2b0f      	cmp	r3, #15
 800b6e8:	d910      	bls.n	800b70c <UART_SetConfig+0x5c8>
 800b6ea:	6a3b      	ldr	r3, [r7, #32]
 800b6ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b6f0:	d20c      	bcs.n	800b70c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b6f2:	6a3b      	ldr	r3, [r7, #32]
 800b6f4:	b29a      	uxth	r2, r3
 800b6f6:	697b      	ldr	r3, [r7, #20]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	60da      	str	r2, [r3, #12]
 800b6fc:	e009      	b.n	800b712 <UART_SetConfig+0x5ce>
 800b6fe:	bf00      	nop
 800b700:	40008000 	.word	0x40008000
 800b704:	00f42400 	.word	0x00f42400
 800b708:	08016e40 	.word	0x08016e40
      }
      else
      {
        ret = HAL_ERROR;
 800b70c:	2301      	movs	r3, #1
 800b70e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b712:	697b      	ldr	r3, [r7, #20]
 800b714:	2201      	movs	r2, #1
 800b716:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b71a:	697b      	ldr	r3, [r7, #20]
 800b71c:	2201      	movs	r2, #1
 800b71e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b722:	697b      	ldr	r3, [r7, #20]
 800b724:	2200      	movs	r2, #0
 800b726:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b728:	697b      	ldr	r3, [r7, #20]
 800b72a:	2200      	movs	r2, #0
 800b72c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b72e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800b732:	4618      	mov	r0, r3
 800b734:	3730      	adds	r7, #48	@ 0x30
 800b736:	46bd      	mov	sp, r7
 800b738:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800b73c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b73c:	b480      	push	{r7}
 800b73e:	b083      	sub	sp, #12
 800b740:	af00      	add	r7, sp, #0
 800b742:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b748:	f003 0308 	and.w	r3, r3, #8
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d00a      	beq.n	800b766 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	685b      	ldr	r3, [r3, #4]
 800b756:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	430a      	orrs	r2, r1
 800b764:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b76a:	f003 0301 	and.w	r3, r3, #1
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d00a      	beq.n	800b788 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	685b      	ldr	r3, [r3, #4]
 800b778:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	430a      	orrs	r2, r1
 800b786:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b78c:	f003 0302 	and.w	r3, r3, #2
 800b790:	2b00      	cmp	r3, #0
 800b792:	d00a      	beq.n	800b7aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	685b      	ldr	r3, [r3, #4]
 800b79a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	430a      	orrs	r2, r1
 800b7a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7ae:	f003 0304 	and.w	r3, r3, #4
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d00a      	beq.n	800b7cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	685b      	ldr	r3, [r3, #4]
 800b7bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	430a      	orrs	r2, r1
 800b7ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7d0:	f003 0310 	and.w	r3, r3, #16
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d00a      	beq.n	800b7ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	689b      	ldr	r3, [r3, #8]
 800b7de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	430a      	orrs	r2, r1
 800b7ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7f2:	f003 0320 	and.w	r3, r3, #32
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d00a      	beq.n	800b810 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	689b      	ldr	r3, [r3, #8]
 800b800:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	430a      	orrs	r2, r1
 800b80e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b814:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d01a      	beq.n	800b852 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	685b      	ldr	r3, [r3, #4]
 800b822:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	430a      	orrs	r2, r1
 800b830:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b836:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b83a:	d10a      	bne.n	800b852 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	685b      	ldr	r3, [r3, #4]
 800b842:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	430a      	orrs	r2, r1
 800b850:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b856:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d00a      	beq.n	800b874 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	685b      	ldr	r3, [r3, #4]
 800b864:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	430a      	orrs	r2, r1
 800b872:	605a      	str	r2, [r3, #4]
  }
}
 800b874:	bf00      	nop
 800b876:	370c      	adds	r7, #12
 800b878:	46bd      	mov	sp, r7
 800b87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b87e:	4770      	bx	lr

0800b880 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b880:	b580      	push	{r7, lr}
 800b882:	b098      	sub	sp, #96	@ 0x60
 800b884:	af02      	add	r7, sp, #8
 800b886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	2200      	movs	r2, #0
 800b88c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b890:	f7f8 fd1e 	bl	80042d0 <HAL_GetTick>
 800b894:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	f003 0308 	and.w	r3, r3, #8
 800b8a0:	2b08      	cmp	r3, #8
 800b8a2:	d12f      	bne.n	800b904 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b8a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b8a8:	9300      	str	r3, [sp, #0]
 800b8aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b8ac:	2200      	movs	r2, #0
 800b8ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b8b2:	6878      	ldr	r0, [r7, #4]
 800b8b4:	f000 f88e 	bl	800b9d4 <UART_WaitOnFlagUntilTimeout>
 800b8b8:	4603      	mov	r3, r0
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d022      	beq.n	800b904 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8c6:	e853 3f00 	ldrex	r3, [r3]
 800b8ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b8cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b8d2:	653b      	str	r3, [r7, #80]	@ 0x50
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	461a      	mov	r2, r3
 800b8da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b8dc:	647b      	str	r3, [r7, #68]	@ 0x44
 800b8de:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b8e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b8e4:	e841 2300 	strex	r3, r2, [r1]
 800b8e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b8ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d1e6      	bne.n	800b8be <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	2220      	movs	r2, #32
 800b8f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	2200      	movs	r2, #0
 800b8fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b900:	2303      	movs	r3, #3
 800b902:	e063      	b.n	800b9cc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	f003 0304 	and.w	r3, r3, #4
 800b90e:	2b04      	cmp	r3, #4
 800b910:	d149      	bne.n	800b9a6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b912:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b916:	9300      	str	r3, [sp, #0]
 800b918:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b91a:	2200      	movs	r2, #0
 800b91c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b920:	6878      	ldr	r0, [r7, #4]
 800b922:	f000 f857 	bl	800b9d4 <UART_WaitOnFlagUntilTimeout>
 800b926:	4603      	mov	r3, r0
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d03c      	beq.n	800b9a6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b934:	e853 3f00 	ldrex	r3, [r3]
 800b938:	623b      	str	r3, [r7, #32]
   return(result);
 800b93a:	6a3b      	ldr	r3, [r7, #32]
 800b93c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b940:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	461a      	mov	r2, r3
 800b948:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b94a:	633b      	str	r3, [r7, #48]	@ 0x30
 800b94c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b94e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b950:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b952:	e841 2300 	strex	r3, r2, [r1]
 800b956:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d1e6      	bne.n	800b92c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	3308      	adds	r3, #8
 800b964:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b966:	693b      	ldr	r3, [r7, #16]
 800b968:	e853 3f00 	ldrex	r3, [r3]
 800b96c:	60fb      	str	r3, [r7, #12]
   return(result);
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	f023 0301 	bic.w	r3, r3, #1
 800b974:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	3308      	adds	r3, #8
 800b97c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b97e:	61fa      	str	r2, [r7, #28]
 800b980:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b982:	69b9      	ldr	r1, [r7, #24]
 800b984:	69fa      	ldr	r2, [r7, #28]
 800b986:	e841 2300 	strex	r3, r2, [r1]
 800b98a:	617b      	str	r3, [r7, #20]
   return(result);
 800b98c:	697b      	ldr	r3, [r7, #20]
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d1e5      	bne.n	800b95e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	2220      	movs	r2, #32
 800b996:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	2200      	movs	r2, #0
 800b99e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b9a2:	2303      	movs	r3, #3
 800b9a4:	e012      	b.n	800b9cc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	2220      	movs	r2, #32
 800b9aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	2220      	movs	r2, #32
 800b9b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	2200      	movs	r2, #0
 800b9ba:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	2200      	movs	r2, #0
 800b9c0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	2200      	movs	r2, #0
 800b9c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b9ca:	2300      	movs	r3, #0
}
 800b9cc:	4618      	mov	r0, r3
 800b9ce:	3758      	adds	r7, #88	@ 0x58
 800b9d0:	46bd      	mov	sp, r7
 800b9d2:	bd80      	pop	{r7, pc}

0800b9d4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b9d4:	b580      	push	{r7, lr}
 800b9d6:	b084      	sub	sp, #16
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	60f8      	str	r0, [r7, #12]
 800b9dc:	60b9      	str	r1, [r7, #8]
 800b9de:	603b      	str	r3, [r7, #0]
 800b9e0:	4613      	mov	r3, r2
 800b9e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b9e4:	e04f      	b.n	800ba86 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b9e6:	69bb      	ldr	r3, [r7, #24]
 800b9e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9ec:	d04b      	beq.n	800ba86 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b9ee:	f7f8 fc6f 	bl	80042d0 <HAL_GetTick>
 800b9f2:	4602      	mov	r2, r0
 800b9f4:	683b      	ldr	r3, [r7, #0]
 800b9f6:	1ad3      	subs	r3, r2, r3
 800b9f8:	69ba      	ldr	r2, [r7, #24]
 800b9fa:	429a      	cmp	r2, r3
 800b9fc:	d302      	bcc.n	800ba04 <UART_WaitOnFlagUntilTimeout+0x30>
 800b9fe:	69bb      	ldr	r3, [r7, #24]
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d101      	bne.n	800ba08 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ba04:	2303      	movs	r3, #3
 800ba06:	e04e      	b.n	800baa6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	f003 0304 	and.w	r3, r3, #4
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d037      	beq.n	800ba86 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ba16:	68bb      	ldr	r3, [r7, #8]
 800ba18:	2b80      	cmp	r3, #128	@ 0x80
 800ba1a:	d034      	beq.n	800ba86 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ba1c:	68bb      	ldr	r3, [r7, #8]
 800ba1e:	2b40      	cmp	r3, #64	@ 0x40
 800ba20:	d031      	beq.n	800ba86 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	69db      	ldr	r3, [r3, #28]
 800ba28:	f003 0308 	and.w	r3, r3, #8
 800ba2c:	2b08      	cmp	r3, #8
 800ba2e:	d110      	bne.n	800ba52 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	2208      	movs	r2, #8
 800ba36:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ba38:	68f8      	ldr	r0, [r7, #12]
 800ba3a:	f000 f838 	bl	800baae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	2208      	movs	r2, #8
 800ba42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	2200      	movs	r2, #0
 800ba4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800ba4e:	2301      	movs	r3, #1
 800ba50:	e029      	b.n	800baa6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	69db      	ldr	r3, [r3, #28]
 800ba58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ba5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ba60:	d111      	bne.n	800ba86 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ba6a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ba6c:	68f8      	ldr	r0, [r7, #12]
 800ba6e:	f000 f81e 	bl	800baae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	2220      	movs	r2, #32
 800ba76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	2200      	movs	r2, #0
 800ba7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800ba82:	2303      	movs	r3, #3
 800ba84:	e00f      	b.n	800baa6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	69da      	ldr	r2, [r3, #28]
 800ba8c:	68bb      	ldr	r3, [r7, #8]
 800ba8e:	4013      	ands	r3, r2
 800ba90:	68ba      	ldr	r2, [r7, #8]
 800ba92:	429a      	cmp	r2, r3
 800ba94:	bf0c      	ite	eq
 800ba96:	2301      	moveq	r3, #1
 800ba98:	2300      	movne	r3, #0
 800ba9a:	b2db      	uxtb	r3, r3
 800ba9c:	461a      	mov	r2, r3
 800ba9e:	79fb      	ldrb	r3, [r7, #7]
 800baa0:	429a      	cmp	r2, r3
 800baa2:	d0a0      	beq.n	800b9e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800baa4:	2300      	movs	r3, #0
}
 800baa6:	4618      	mov	r0, r3
 800baa8:	3710      	adds	r7, #16
 800baaa:	46bd      	mov	sp, r7
 800baac:	bd80      	pop	{r7, pc}

0800baae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800baae:	b480      	push	{r7}
 800bab0:	b095      	sub	sp, #84	@ 0x54
 800bab2:	af00      	add	r7, sp, #0
 800bab4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800babc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800babe:	e853 3f00 	ldrex	r3, [r3]
 800bac2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bac6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800baca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	461a      	mov	r2, r3
 800bad2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bad4:	643b      	str	r3, [r7, #64]	@ 0x40
 800bad6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bad8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bada:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800badc:	e841 2300 	strex	r3, r2, [r1]
 800bae0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d1e6      	bne.n	800bab6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	3308      	adds	r3, #8
 800baee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800baf0:	6a3b      	ldr	r3, [r7, #32]
 800baf2:	e853 3f00 	ldrex	r3, [r3]
 800baf6:	61fb      	str	r3, [r7, #28]
   return(result);
 800baf8:	69fb      	ldr	r3, [r7, #28]
 800bafa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bafe:	f023 0301 	bic.w	r3, r3, #1
 800bb02:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	3308      	adds	r3, #8
 800bb0a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bb0c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bb0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bb12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bb14:	e841 2300 	strex	r3, r2, [r1]
 800bb18:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bb1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d1e3      	bne.n	800bae8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bb24:	2b01      	cmp	r3, #1
 800bb26:	d118      	bne.n	800bb5a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	e853 3f00 	ldrex	r3, [r3]
 800bb34:	60bb      	str	r3, [r7, #8]
   return(result);
 800bb36:	68bb      	ldr	r3, [r7, #8]
 800bb38:	f023 0310 	bic.w	r3, r3, #16
 800bb3c:	647b      	str	r3, [r7, #68]	@ 0x44
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	461a      	mov	r2, r3
 800bb44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bb46:	61bb      	str	r3, [r7, #24]
 800bb48:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb4a:	6979      	ldr	r1, [r7, #20]
 800bb4c:	69ba      	ldr	r2, [r7, #24]
 800bb4e:	e841 2300 	strex	r3, r2, [r1]
 800bb52:	613b      	str	r3, [r7, #16]
   return(result);
 800bb54:	693b      	ldr	r3, [r7, #16]
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d1e6      	bne.n	800bb28 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	2220      	movs	r2, #32
 800bb5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	2200      	movs	r2, #0
 800bb66:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	2200      	movs	r2, #0
 800bb6c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800bb6e:	bf00      	nop
 800bb70:	3754      	adds	r7, #84	@ 0x54
 800bb72:	46bd      	mov	sp, r7
 800bb74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb78:	4770      	bx	lr

0800bb7a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800bb7a:	b480      	push	{r7}
 800bb7c:	b085      	sub	sp, #20
 800bb7e:	af00      	add	r7, sp, #0
 800bb80:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bb88:	2b01      	cmp	r3, #1
 800bb8a:	d101      	bne.n	800bb90 <HAL_UARTEx_DisableFifoMode+0x16>
 800bb8c:	2302      	movs	r3, #2
 800bb8e:	e027      	b.n	800bbe0 <HAL_UARTEx_DisableFifoMode+0x66>
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	2201      	movs	r2, #1
 800bb94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	2224      	movs	r2, #36	@ 0x24
 800bb9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	681a      	ldr	r2, [r3, #0]
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	f022 0201 	bic.w	r2, r2, #1
 800bbb6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800bbbe:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	2200      	movs	r2, #0
 800bbc4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	68fa      	ldr	r2, [r7, #12]
 800bbcc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	2220      	movs	r2, #32
 800bbd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	2200      	movs	r2, #0
 800bbda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bbde:	2300      	movs	r3, #0
}
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	3714      	adds	r7, #20
 800bbe4:	46bd      	mov	sp, r7
 800bbe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbea:	4770      	bx	lr

0800bbec <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bbec:	b580      	push	{r7, lr}
 800bbee:	b084      	sub	sp, #16
 800bbf0:	af00      	add	r7, sp, #0
 800bbf2:	6078      	str	r0, [r7, #4]
 800bbf4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bbfc:	2b01      	cmp	r3, #1
 800bbfe:	d101      	bne.n	800bc04 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800bc00:	2302      	movs	r3, #2
 800bc02:	e02d      	b.n	800bc60 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	2201      	movs	r2, #1
 800bc08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	2224      	movs	r2, #36	@ 0x24
 800bc10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	681a      	ldr	r2, [r3, #0]
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	f022 0201 	bic.w	r2, r2, #1
 800bc2a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	689b      	ldr	r3, [r3, #8]
 800bc32:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	683a      	ldr	r2, [r7, #0]
 800bc3c:	430a      	orrs	r2, r1
 800bc3e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bc40:	6878      	ldr	r0, [r7, #4]
 800bc42:	f000 f84f 	bl	800bce4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	68fa      	ldr	r2, [r7, #12]
 800bc4c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	2220      	movs	r2, #32
 800bc52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	2200      	movs	r2, #0
 800bc5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bc5e:	2300      	movs	r3, #0
}
 800bc60:	4618      	mov	r0, r3
 800bc62:	3710      	adds	r7, #16
 800bc64:	46bd      	mov	sp, r7
 800bc66:	bd80      	pop	{r7, pc}

0800bc68 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bc68:	b580      	push	{r7, lr}
 800bc6a:	b084      	sub	sp, #16
 800bc6c:	af00      	add	r7, sp, #0
 800bc6e:	6078      	str	r0, [r7, #4]
 800bc70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bc78:	2b01      	cmp	r3, #1
 800bc7a:	d101      	bne.n	800bc80 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800bc7c:	2302      	movs	r3, #2
 800bc7e:	e02d      	b.n	800bcdc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	2201      	movs	r2, #1
 800bc84:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	2224      	movs	r2, #36	@ 0x24
 800bc8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	681a      	ldr	r2, [r3, #0]
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	f022 0201 	bic.w	r2, r2, #1
 800bca6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	689b      	ldr	r3, [r3, #8]
 800bcae:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	683a      	ldr	r2, [r7, #0]
 800bcb8:	430a      	orrs	r2, r1
 800bcba:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bcbc:	6878      	ldr	r0, [r7, #4]
 800bcbe:	f000 f811 	bl	800bce4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	68fa      	ldr	r2, [r7, #12]
 800bcc8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	2220      	movs	r2, #32
 800bcce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bcda:	2300      	movs	r3, #0
}
 800bcdc:	4618      	mov	r0, r3
 800bcde:	3710      	adds	r7, #16
 800bce0:	46bd      	mov	sp, r7
 800bce2:	bd80      	pop	{r7, pc}

0800bce4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bce4:	b480      	push	{r7}
 800bce6:	b085      	sub	sp, #20
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d108      	bne.n	800bd06 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	2201      	movs	r2, #1
 800bcf8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	2201      	movs	r2, #1
 800bd00:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800bd04:	e031      	b.n	800bd6a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800bd06:	2308      	movs	r3, #8
 800bd08:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800bd0a:	2308      	movs	r3, #8
 800bd0c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	689b      	ldr	r3, [r3, #8]
 800bd14:	0e5b      	lsrs	r3, r3, #25
 800bd16:	b2db      	uxtb	r3, r3
 800bd18:	f003 0307 	and.w	r3, r3, #7
 800bd1c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	689b      	ldr	r3, [r3, #8]
 800bd24:	0f5b      	lsrs	r3, r3, #29
 800bd26:	b2db      	uxtb	r3, r3
 800bd28:	f003 0307 	and.w	r3, r3, #7
 800bd2c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bd2e:	7bbb      	ldrb	r3, [r7, #14]
 800bd30:	7b3a      	ldrb	r2, [r7, #12]
 800bd32:	4911      	ldr	r1, [pc, #68]	@ (800bd78 <UARTEx_SetNbDataToProcess+0x94>)
 800bd34:	5c8a      	ldrb	r2, [r1, r2]
 800bd36:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800bd3a:	7b3a      	ldrb	r2, [r7, #12]
 800bd3c:	490f      	ldr	r1, [pc, #60]	@ (800bd7c <UARTEx_SetNbDataToProcess+0x98>)
 800bd3e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bd40:	fb93 f3f2 	sdiv	r3, r3, r2
 800bd44:	b29a      	uxth	r2, r3
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bd4c:	7bfb      	ldrb	r3, [r7, #15]
 800bd4e:	7b7a      	ldrb	r2, [r7, #13]
 800bd50:	4909      	ldr	r1, [pc, #36]	@ (800bd78 <UARTEx_SetNbDataToProcess+0x94>)
 800bd52:	5c8a      	ldrb	r2, [r1, r2]
 800bd54:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800bd58:	7b7a      	ldrb	r2, [r7, #13]
 800bd5a:	4908      	ldr	r1, [pc, #32]	@ (800bd7c <UARTEx_SetNbDataToProcess+0x98>)
 800bd5c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bd5e:	fb93 f3f2 	sdiv	r3, r3, r2
 800bd62:	b29a      	uxth	r2, r3
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800bd6a:	bf00      	nop
 800bd6c:	3714      	adds	r7, #20
 800bd6e:	46bd      	mov	sp, r7
 800bd70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd74:	4770      	bx	lr
 800bd76:	bf00      	nop
 800bd78:	08016e58 	.word	0x08016e58
 800bd7c:	08016e60 	.word	0x08016e60

0800bd80 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800bd80:	b480      	push	{r7}
 800bd82:	b085      	sub	sp, #20
 800bd84:	af00      	add	r7, sp, #0
 800bd86:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	2200      	movs	r2, #0
 800bd8c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800bd90:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800bd94:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	b29a      	uxth	r2, r3
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800bda0:	2300      	movs	r3, #0
}
 800bda2:	4618      	mov	r0, r3
 800bda4:	3714      	adds	r7, #20
 800bda6:	46bd      	mov	sp, r7
 800bda8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdac:	4770      	bx	lr

0800bdae <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800bdae:	b480      	push	{r7}
 800bdb0:	b085      	sub	sp, #20
 800bdb2:	af00      	add	r7, sp, #0
 800bdb4:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800bdb6:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800bdba:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800bdc2:	b29a      	uxth	r2, r3
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	b29b      	uxth	r3, r3
 800bdc8:	43db      	mvns	r3, r3
 800bdca:	b29b      	uxth	r3, r3
 800bdcc:	4013      	ands	r3, r2
 800bdce:	b29a      	uxth	r2, r3
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800bdd6:	2300      	movs	r3, #0
}
 800bdd8:	4618      	mov	r0, r3
 800bdda:	3714      	adds	r7, #20
 800bddc:	46bd      	mov	sp, r7
 800bdde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bde2:	4770      	bx	lr

0800bde4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800bde4:	b480      	push	{r7}
 800bde6:	b085      	sub	sp, #20
 800bde8:	af00      	add	r7, sp, #0
 800bdea:	60f8      	str	r0, [r7, #12]
 800bdec:	1d3b      	adds	r3, r7, #4
 800bdee:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	2201      	movs	r2, #1
 800bdf6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	2200      	movs	r2, #0
 800bdfe:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	2200      	movs	r2, #0
 800be06:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	2200      	movs	r2, #0
 800be0e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800be12:	2300      	movs	r3, #0
}
 800be14:	4618      	mov	r0, r3
 800be16:	3714      	adds	r7, #20
 800be18:	46bd      	mov	sp, r7
 800be1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be1e:	4770      	bx	lr

0800be20 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800be20:	b480      	push	{r7}
 800be22:	b09d      	sub	sp, #116	@ 0x74
 800be24:	af00      	add	r7, sp, #0
 800be26:	6078      	str	r0, [r7, #4]
 800be28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800be2a:	2300      	movs	r3, #0
 800be2c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800be30:	687a      	ldr	r2, [r7, #4]
 800be32:	683b      	ldr	r3, [r7, #0]
 800be34:	781b      	ldrb	r3, [r3, #0]
 800be36:	009b      	lsls	r3, r3, #2
 800be38:	4413      	add	r3, r2
 800be3a:	881b      	ldrh	r3, [r3, #0]
 800be3c:	b29b      	uxth	r3, r3
 800be3e:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800be42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800be46:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800be4a:	683b      	ldr	r3, [r7, #0]
 800be4c:	78db      	ldrb	r3, [r3, #3]
 800be4e:	2b03      	cmp	r3, #3
 800be50:	d81f      	bhi.n	800be92 <USB_ActivateEndpoint+0x72>
 800be52:	a201      	add	r2, pc, #4	@ (adr r2, 800be58 <USB_ActivateEndpoint+0x38>)
 800be54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be58:	0800be69 	.word	0x0800be69
 800be5c:	0800be85 	.word	0x0800be85
 800be60:	0800be9b 	.word	0x0800be9b
 800be64:	0800be77 	.word	0x0800be77
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800be68:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800be6c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800be70:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800be74:	e012      	b.n	800be9c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800be76:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800be7a:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800be7e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800be82:	e00b      	b.n	800be9c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800be84:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800be88:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800be8c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800be90:	e004      	b.n	800be9c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800be92:	2301      	movs	r3, #1
 800be94:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 800be98:	e000      	b.n	800be9c <USB_ActivateEndpoint+0x7c>
      break;
 800be9a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800be9c:	687a      	ldr	r2, [r7, #4]
 800be9e:	683b      	ldr	r3, [r7, #0]
 800bea0:	781b      	ldrb	r3, [r3, #0]
 800bea2:	009b      	lsls	r3, r3, #2
 800bea4:	441a      	add	r2, r3
 800bea6:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800beaa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800beae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800beb2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800beb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800beba:	b29b      	uxth	r3, r3
 800bebc:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800bebe:	687a      	ldr	r2, [r7, #4]
 800bec0:	683b      	ldr	r3, [r7, #0]
 800bec2:	781b      	ldrb	r3, [r3, #0]
 800bec4:	009b      	lsls	r3, r3, #2
 800bec6:	4413      	add	r3, r2
 800bec8:	881b      	ldrh	r3, [r3, #0]
 800beca:	b29b      	uxth	r3, r3
 800becc:	b21b      	sxth	r3, r3
 800bece:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bed2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bed6:	b21a      	sxth	r2, r3
 800bed8:	683b      	ldr	r3, [r7, #0]
 800beda:	781b      	ldrb	r3, [r3, #0]
 800bedc:	b21b      	sxth	r3, r3
 800bede:	4313      	orrs	r3, r2
 800bee0:	b21b      	sxth	r3, r3
 800bee2:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800bee6:	687a      	ldr	r2, [r7, #4]
 800bee8:	683b      	ldr	r3, [r7, #0]
 800beea:	781b      	ldrb	r3, [r3, #0]
 800beec:	009b      	lsls	r3, r3, #2
 800beee:	441a      	add	r2, r3
 800bef0:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800bef4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bef8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800befc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bf00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf04:	b29b      	uxth	r3, r3
 800bf06:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800bf08:	683b      	ldr	r3, [r7, #0]
 800bf0a:	7b1b      	ldrb	r3, [r3, #12]
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	f040 8178 	bne.w	800c202 <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 800bf12:	683b      	ldr	r3, [r7, #0]
 800bf14:	785b      	ldrb	r3, [r3, #1]
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	f000 8084 	beq.w	800c024 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	61bb      	str	r3, [r7, #24]
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bf26:	b29b      	uxth	r3, r3
 800bf28:	461a      	mov	r2, r3
 800bf2a:	69bb      	ldr	r3, [r7, #24]
 800bf2c:	4413      	add	r3, r2
 800bf2e:	61bb      	str	r3, [r7, #24]
 800bf30:	683b      	ldr	r3, [r7, #0]
 800bf32:	781b      	ldrb	r3, [r3, #0]
 800bf34:	00da      	lsls	r2, r3, #3
 800bf36:	69bb      	ldr	r3, [r7, #24]
 800bf38:	4413      	add	r3, r2
 800bf3a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800bf3e:	617b      	str	r3, [r7, #20]
 800bf40:	683b      	ldr	r3, [r7, #0]
 800bf42:	88db      	ldrh	r3, [r3, #6]
 800bf44:	085b      	lsrs	r3, r3, #1
 800bf46:	b29b      	uxth	r3, r3
 800bf48:	005b      	lsls	r3, r3, #1
 800bf4a:	b29a      	uxth	r2, r3
 800bf4c:	697b      	ldr	r3, [r7, #20]
 800bf4e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800bf50:	687a      	ldr	r2, [r7, #4]
 800bf52:	683b      	ldr	r3, [r7, #0]
 800bf54:	781b      	ldrb	r3, [r3, #0]
 800bf56:	009b      	lsls	r3, r3, #2
 800bf58:	4413      	add	r3, r2
 800bf5a:	881b      	ldrh	r3, [r3, #0]
 800bf5c:	827b      	strh	r3, [r7, #18]
 800bf5e:	8a7b      	ldrh	r3, [r7, #18]
 800bf60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d01b      	beq.n	800bfa0 <USB_ActivateEndpoint+0x180>
 800bf68:	687a      	ldr	r2, [r7, #4]
 800bf6a:	683b      	ldr	r3, [r7, #0]
 800bf6c:	781b      	ldrb	r3, [r3, #0]
 800bf6e:	009b      	lsls	r3, r3, #2
 800bf70:	4413      	add	r3, r2
 800bf72:	881b      	ldrh	r3, [r3, #0]
 800bf74:	b29b      	uxth	r3, r3
 800bf76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bf7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bf7e:	823b      	strh	r3, [r7, #16]
 800bf80:	687a      	ldr	r2, [r7, #4]
 800bf82:	683b      	ldr	r3, [r7, #0]
 800bf84:	781b      	ldrb	r3, [r3, #0]
 800bf86:	009b      	lsls	r3, r3, #2
 800bf88:	441a      	add	r2, r3
 800bf8a:	8a3b      	ldrh	r3, [r7, #16]
 800bf8c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bf90:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bf94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bf98:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800bf9c:	b29b      	uxth	r3, r3
 800bf9e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800bfa0:	683b      	ldr	r3, [r7, #0]
 800bfa2:	78db      	ldrb	r3, [r3, #3]
 800bfa4:	2b01      	cmp	r3, #1
 800bfa6:	d020      	beq.n	800bfea <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800bfa8:	687a      	ldr	r2, [r7, #4]
 800bfaa:	683b      	ldr	r3, [r7, #0]
 800bfac:	781b      	ldrb	r3, [r3, #0]
 800bfae:	009b      	lsls	r3, r3, #2
 800bfb0:	4413      	add	r3, r2
 800bfb2:	881b      	ldrh	r3, [r3, #0]
 800bfb4:	b29b      	uxth	r3, r3
 800bfb6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bfba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bfbe:	81bb      	strh	r3, [r7, #12]
 800bfc0:	89bb      	ldrh	r3, [r7, #12]
 800bfc2:	f083 0320 	eor.w	r3, r3, #32
 800bfc6:	81bb      	strh	r3, [r7, #12]
 800bfc8:	687a      	ldr	r2, [r7, #4]
 800bfca:	683b      	ldr	r3, [r7, #0]
 800bfcc:	781b      	ldrb	r3, [r3, #0]
 800bfce:	009b      	lsls	r3, r3, #2
 800bfd0:	441a      	add	r2, r3
 800bfd2:	89bb      	ldrh	r3, [r7, #12]
 800bfd4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bfd8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bfdc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bfe0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bfe4:	b29b      	uxth	r3, r3
 800bfe6:	8013      	strh	r3, [r2, #0]
 800bfe8:	e2d5      	b.n	800c596 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800bfea:	687a      	ldr	r2, [r7, #4]
 800bfec:	683b      	ldr	r3, [r7, #0]
 800bfee:	781b      	ldrb	r3, [r3, #0]
 800bff0:	009b      	lsls	r3, r3, #2
 800bff2:	4413      	add	r3, r2
 800bff4:	881b      	ldrh	r3, [r3, #0]
 800bff6:	b29b      	uxth	r3, r3
 800bff8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bffc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c000:	81fb      	strh	r3, [r7, #14]
 800c002:	687a      	ldr	r2, [r7, #4]
 800c004:	683b      	ldr	r3, [r7, #0]
 800c006:	781b      	ldrb	r3, [r3, #0]
 800c008:	009b      	lsls	r3, r3, #2
 800c00a:	441a      	add	r2, r3
 800c00c:	89fb      	ldrh	r3, [r7, #14]
 800c00e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c012:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c016:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c01a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c01e:	b29b      	uxth	r3, r3
 800c020:	8013      	strh	r3, [r2, #0]
 800c022:	e2b8      	b.n	800c596 <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	633b      	str	r3, [r7, #48]	@ 0x30
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c02e:	b29b      	uxth	r3, r3
 800c030:	461a      	mov	r2, r3
 800c032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c034:	4413      	add	r3, r2
 800c036:	633b      	str	r3, [r7, #48]	@ 0x30
 800c038:	683b      	ldr	r3, [r7, #0]
 800c03a:	781b      	ldrb	r3, [r3, #0]
 800c03c:	00da      	lsls	r2, r3, #3
 800c03e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c040:	4413      	add	r3, r2
 800c042:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800c046:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c048:	683b      	ldr	r3, [r7, #0]
 800c04a:	88db      	ldrh	r3, [r3, #6]
 800c04c:	085b      	lsrs	r3, r3, #1
 800c04e:	b29b      	uxth	r3, r3
 800c050:	005b      	lsls	r3, r3, #1
 800c052:	b29a      	uxth	r2, r3
 800c054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c056:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c062:	b29b      	uxth	r3, r3
 800c064:	461a      	mov	r2, r3
 800c066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c068:	4413      	add	r3, r2
 800c06a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c06c:	683b      	ldr	r3, [r7, #0]
 800c06e:	781b      	ldrb	r3, [r3, #0]
 800c070:	00da      	lsls	r2, r3, #3
 800c072:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c074:	4413      	add	r3, r2
 800c076:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c07a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c07c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c07e:	881b      	ldrh	r3, [r3, #0]
 800c080:	b29b      	uxth	r3, r3
 800c082:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c086:	b29a      	uxth	r2, r3
 800c088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c08a:	801a      	strh	r2, [r3, #0]
 800c08c:	683b      	ldr	r3, [r7, #0]
 800c08e:	691b      	ldr	r3, [r3, #16]
 800c090:	2b00      	cmp	r3, #0
 800c092:	d10a      	bne.n	800c0aa <USB_ActivateEndpoint+0x28a>
 800c094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c096:	881b      	ldrh	r3, [r3, #0]
 800c098:	b29b      	uxth	r3, r3
 800c09a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c09e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c0a2:	b29a      	uxth	r2, r3
 800c0a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0a6:	801a      	strh	r2, [r3, #0]
 800c0a8:	e039      	b.n	800c11e <USB_ActivateEndpoint+0x2fe>
 800c0aa:	683b      	ldr	r3, [r7, #0]
 800c0ac:	691b      	ldr	r3, [r3, #16]
 800c0ae:	2b3e      	cmp	r3, #62	@ 0x3e
 800c0b0:	d818      	bhi.n	800c0e4 <USB_ActivateEndpoint+0x2c4>
 800c0b2:	683b      	ldr	r3, [r7, #0]
 800c0b4:	691b      	ldr	r3, [r3, #16]
 800c0b6:	085b      	lsrs	r3, r3, #1
 800c0b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c0ba:	683b      	ldr	r3, [r7, #0]
 800c0bc:	691b      	ldr	r3, [r3, #16]
 800c0be:	f003 0301 	and.w	r3, r3, #1
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d002      	beq.n	800c0cc <USB_ActivateEndpoint+0x2ac>
 800c0c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c0c8:	3301      	adds	r3, #1
 800c0ca:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c0cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0ce:	881b      	ldrh	r3, [r3, #0]
 800c0d0:	b29a      	uxth	r2, r3
 800c0d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c0d4:	b29b      	uxth	r3, r3
 800c0d6:	029b      	lsls	r3, r3, #10
 800c0d8:	b29b      	uxth	r3, r3
 800c0da:	4313      	orrs	r3, r2
 800c0dc:	b29a      	uxth	r2, r3
 800c0de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0e0:	801a      	strh	r2, [r3, #0]
 800c0e2:	e01c      	b.n	800c11e <USB_ActivateEndpoint+0x2fe>
 800c0e4:	683b      	ldr	r3, [r7, #0]
 800c0e6:	691b      	ldr	r3, [r3, #16]
 800c0e8:	095b      	lsrs	r3, r3, #5
 800c0ea:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c0ec:	683b      	ldr	r3, [r7, #0]
 800c0ee:	691b      	ldr	r3, [r3, #16]
 800c0f0:	f003 031f 	and.w	r3, r3, #31
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d102      	bne.n	800c0fe <USB_ActivateEndpoint+0x2de>
 800c0f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c0fa:	3b01      	subs	r3, #1
 800c0fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c0fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c100:	881b      	ldrh	r3, [r3, #0]
 800c102:	b29a      	uxth	r2, r3
 800c104:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c106:	b29b      	uxth	r3, r3
 800c108:	029b      	lsls	r3, r3, #10
 800c10a:	b29b      	uxth	r3, r3
 800c10c:	4313      	orrs	r3, r2
 800c10e:	b29b      	uxth	r3, r3
 800c110:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c114:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c118:	b29a      	uxth	r2, r3
 800c11a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c11c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c11e:	687a      	ldr	r2, [r7, #4]
 800c120:	683b      	ldr	r3, [r7, #0]
 800c122:	781b      	ldrb	r3, [r3, #0]
 800c124:	009b      	lsls	r3, r3, #2
 800c126:	4413      	add	r3, r2
 800c128:	881b      	ldrh	r3, [r3, #0]
 800c12a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800c12c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c12e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c132:	2b00      	cmp	r3, #0
 800c134:	d01b      	beq.n	800c16e <USB_ActivateEndpoint+0x34e>
 800c136:	687a      	ldr	r2, [r7, #4]
 800c138:	683b      	ldr	r3, [r7, #0]
 800c13a:	781b      	ldrb	r3, [r3, #0]
 800c13c:	009b      	lsls	r3, r3, #2
 800c13e:	4413      	add	r3, r2
 800c140:	881b      	ldrh	r3, [r3, #0]
 800c142:	b29b      	uxth	r3, r3
 800c144:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c148:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c14c:	843b      	strh	r3, [r7, #32]
 800c14e:	687a      	ldr	r2, [r7, #4]
 800c150:	683b      	ldr	r3, [r7, #0]
 800c152:	781b      	ldrb	r3, [r3, #0]
 800c154:	009b      	lsls	r3, r3, #2
 800c156:	441a      	add	r2, r3
 800c158:	8c3b      	ldrh	r3, [r7, #32]
 800c15a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c15e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c162:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c166:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c16a:	b29b      	uxth	r3, r3
 800c16c:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800c16e:	683b      	ldr	r3, [r7, #0]
 800c170:	781b      	ldrb	r3, [r3, #0]
 800c172:	2b00      	cmp	r3, #0
 800c174:	d124      	bne.n	800c1c0 <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c176:	687a      	ldr	r2, [r7, #4]
 800c178:	683b      	ldr	r3, [r7, #0]
 800c17a:	781b      	ldrb	r3, [r3, #0]
 800c17c:	009b      	lsls	r3, r3, #2
 800c17e:	4413      	add	r3, r2
 800c180:	881b      	ldrh	r3, [r3, #0]
 800c182:	b29b      	uxth	r3, r3
 800c184:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c188:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c18c:	83bb      	strh	r3, [r7, #28]
 800c18e:	8bbb      	ldrh	r3, [r7, #28]
 800c190:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c194:	83bb      	strh	r3, [r7, #28]
 800c196:	8bbb      	ldrh	r3, [r7, #28]
 800c198:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c19c:	83bb      	strh	r3, [r7, #28]
 800c19e:	687a      	ldr	r2, [r7, #4]
 800c1a0:	683b      	ldr	r3, [r7, #0]
 800c1a2:	781b      	ldrb	r3, [r3, #0]
 800c1a4:	009b      	lsls	r3, r3, #2
 800c1a6:	441a      	add	r2, r3
 800c1a8:	8bbb      	ldrh	r3, [r7, #28]
 800c1aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c1ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c1b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c1b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c1ba:	b29b      	uxth	r3, r3
 800c1bc:	8013      	strh	r3, [r2, #0]
 800c1be:	e1ea      	b.n	800c596 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800c1c0:	687a      	ldr	r2, [r7, #4]
 800c1c2:	683b      	ldr	r3, [r7, #0]
 800c1c4:	781b      	ldrb	r3, [r3, #0]
 800c1c6:	009b      	lsls	r3, r3, #2
 800c1c8:	4413      	add	r3, r2
 800c1ca:	881b      	ldrh	r3, [r3, #0]
 800c1cc:	b29b      	uxth	r3, r3
 800c1ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c1d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c1d6:	83fb      	strh	r3, [r7, #30]
 800c1d8:	8bfb      	ldrh	r3, [r7, #30]
 800c1da:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c1de:	83fb      	strh	r3, [r7, #30]
 800c1e0:	687a      	ldr	r2, [r7, #4]
 800c1e2:	683b      	ldr	r3, [r7, #0]
 800c1e4:	781b      	ldrb	r3, [r3, #0]
 800c1e6:	009b      	lsls	r3, r3, #2
 800c1e8:	441a      	add	r2, r3
 800c1ea:	8bfb      	ldrh	r3, [r7, #30]
 800c1ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c1f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c1f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c1f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c1fc:	b29b      	uxth	r3, r3
 800c1fe:	8013      	strh	r3, [r2, #0]
 800c200:	e1c9      	b.n	800c596 <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800c202:	683b      	ldr	r3, [r7, #0]
 800c204:	78db      	ldrb	r3, [r3, #3]
 800c206:	2b02      	cmp	r3, #2
 800c208:	d11e      	bne.n	800c248 <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800c20a:	687a      	ldr	r2, [r7, #4]
 800c20c:	683b      	ldr	r3, [r7, #0]
 800c20e:	781b      	ldrb	r3, [r3, #0]
 800c210:	009b      	lsls	r3, r3, #2
 800c212:	4413      	add	r3, r2
 800c214:	881b      	ldrh	r3, [r3, #0]
 800c216:	b29b      	uxth	r3, r3
 800c218:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c21c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c220:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800c224:	687a      	ldr	r2, [r7, #4]
 800c226:	683b      	ldr	r3, [r7, #0]
 800c228:	781b      	ldrb	r3, [r3, #0]
 800c22a:	009b      	lsls	r3, r3, #2
 800c22c:	441a      	add	r2, r3
 800c22e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800c232:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c236:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c23a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800c23e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c242:	b29b      	uxth	r3, r3
 800c244:	8013      	strh	r3, [r2, #0]
 800c246:	e01d      	b.n	800c284 <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800c248:	687a      	ldr	r2, [r7, #4]
 800c24a:	683b      	ldr	r3, [r7, #0]
 800c24c:	781b      	ldrb	r3, [r3, #0]
 800c24e:	009b      	lsls	r3, r3, #2
 800c250:	4413      	add	r3, r2
 800c252:	881b      	ldrh	r3, [r3, #0]
 800c254:	b29b      	uxth	r3, r3
 800c256:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800c25a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c25e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800c262:	687a      	ldr	r2, [r7, #4]
 800c264:	683b      	ldr	r3, [r7, #0]
 800c266:	781b      	ldrb	r3, [r3, #0]
 800c268:	009b      	lsls	r3, r3, #2
 800c26a:	441a      	add	r2, r3
 800c26c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800c270:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c274:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c278:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c27c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c280:	b29b      	uxth	r3, r3
 800c282:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c28e:	b29b      	uxth	r3, r3
 800c290:	461a      	mov	r2, r3
 800c292:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c294:	4413      	add	r3, r2
 800c296:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c298:	683b      	ldr	r3, [r7, #0]
 800c29a:	781b      	ldrb	r3, [r3, #0]
 800c29c:	00da      	lsls	r2, r3, #3
 800c29e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c2a0:	4413      	add	r3, r2
 800c2a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c2a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c2a8:	683b      	ldr	r3, [r7, #0]
 800c2aa:	891b      	ldrh	r3, [r3, #8]
 800c2ac:	085b      	lsrs	r3, r3, #1
 800c2ae:	b29b      	uxth	r3, r3
 800c2b0:	005b      	lsls	r3, r3, #1
 800c2b2:	b29a      	uxth	r2, r3
 800c2b4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c2b6:	801a      	strh	r2, [r3, #0]
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	657b      	str	r3, [r7, #84]	@ 0x54
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c2c2:	b29b      	uxth	r3, r3
 800c2c4:	461a      	mov	r2, r3
 800c2c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c2c8:	4413      	add	r3, r2
 800c2ca:	657b      	str	r3, [r7, #84]	@ 0x54
 800c2cc:	683b      	ldr	r3, [r7, #0]
 800c2ce:	781b      	ldrb	r3, [r3, #0]
 800c2d0:	00da      	lsls	r2, r3, #3
 800c2d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c2d4:	4413      	add	r3, r2
 800c2d6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800c2da:	653b      	str	r3, [r7, #80]	@ 0x50
 800c2dc:	683b      	ldr	r3, [r7, #0]
 800c2de:	895b      	ldrh	r3, [r3, #10]
 800c2e0:	085b      	lsrs	r3, r3, #1
 800c2e2:	b29b      	uxth	r3, r3
 800c2e4:	005b      	lsls	r3, r3, #1
 800c2e6:	b29a      	uxth	r2, r3
 800c2e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c2ea:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800c2ec:	683b      	ldr	r3, [r7, #0]
 800c2ee:	785b      	ldrb	r3, [r3, #1]
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	f040 8093 	bne.w	800c41c <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c2f6:	687a      	ldr	r2, [r7, #4]
 800c2f8:	683b      	ldr	r3, [r7, #0]
 800c2fa:	781b      	ldrb	r3, [r3, #0]
 800c2fc:	009b      	lsls	r3, r3, #2
 800c2fe:	4413      	add	r3, r2
 800c300:	881b      	ldrh	r3, [r3, #0]
 800c302:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 800c306:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800c30a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d01b      	beq.n	800c34a <USB_ActivateEndpoint+0x52a>
 800c312:	687a      	ldr	r2, [r7, #4]
 800c314:	683b      	ldr	r3, [r7, #0]
 800c316:	781b      	ldrb	r3, [r3, #0]
 800c318:	009b      	lsls	r3, r3, #2
 800c31a:	4413      	add	r3, r2
 800c31c:	881b      	ldrh	r3, [r3, #0]
 800c31e:	b29b      	uxth	r3, r3
 800c320:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c324:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c328:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c32a:	687a      	ldr	r2, [r7, #4]
 800c32c:	683b      	ldr	r3, [r7, #0]
 800c32e:	781b      	ldrb	r3, [r3, #0]
 800c330:	009b      	lsls	r3, r3, #2
 800c332:	441a      	add	r2, r3
 800c334:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c336:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c33a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c33e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c342:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c346:	b29b      	uxth	r3, r3
 800c348:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c34a:	687a      	ldr	r2, [r7, #4]
 800c34c:	683b      	ldr	r3, [r7, #0]
 800c34e:	781b      	ldrb	r3, [r3, #0]
 800c350:	009b      	lsls	r3, r3, #2
 800c352:	4413      	add	r3, r2
 800c354:	881b      	ldrh	r3, [r3, #0]
 800c356:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800c358:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800c35a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d01b      	beq.n	800c39a <USB_ActivateEndpoint+0x57a>
 800c362:	687a      	ldr	r2, [r7, #4]
 800c364:	683b      	ldr	r3, [r7, #0]
 800c366:	781b      	ldrb	r3, [r3, #0]
 800c368:	009b      	lsls	r3, r3, #2
 800c36a:	4413      	add	r3, r2
 800c36c:	881b      	ldrh	r3, [r3, #0]
 800c36e:	b29b      	uxth	r3, r3
 800c370:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c374:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c378:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800c37a:	687a      	ldr	r2, [r7, #4]
 800c37c:	683b      	ldr	r3, [r7, #0]
 800c37e:	781b      	ldrb	r3, [r3, #0]
 800c380:	009b      	lsls	r3, r3, #2
 800c382:	441a      	add	r2, r3
 800c384:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c386:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c38a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c38e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c392:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c396:	b29b      	uxth	r3, r3
 800c398:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c39a:	687a      	ldr	r2, [r7, #4]
 800c39c:	683b      	ldr	r3, [r7, #0]
 800c39e:	781b      	ldrb	r3, [r3, #0]
 800c3a0:	009b      	lsls	r3, r3, #2
 800c3a2:	4413      	add	r3, r2
 800c3a4:	881b      	ldrh	r3, [r3, #0]
 800c3a6:	b29b      	uxth	r3, r3
 800c3a8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c3ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c3b0:	873b      	strh	r3, [r7, #56]	@ 0x38
 800c3b2:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800c3b4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c3b8:	873b      	strh	r3, [r7, #56]	@ 0x38
 800c3ba:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800c3bc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c3c0:	873b      	strh	r3, [r7, #56]	@ 0x38
 800c3c2:	687a      	ldr	r2, [r7, #4]
 800c3c4:	683b      	ldr	r3, [r7, #0]
 800c3c6:	781b      	ldrb	r3, [r3, #0]
 800c3c8:	009b      	lsls	r3, r3, #2
 800c3ca:	441a      	add	r2, r3
 800c3cc:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800c3ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c3d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c3d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c3da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c3de:	b29b      	uxth	r3, r3
 800c3e0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c3e2:	687a      	ldr	r2, [r7, #4]
 800c3e4:	683b      	ldr	r3, [r7, #0]
 800c3e6:	781b      	ldrb	r3, [r3, #0]
 800c3e8:	009b      	lsls	r3, r3, #2
 800c3ea:	4413      	add	r3, r2
 800c3ec:	881b      	ldrh	r3, [r3, #0]
 800c3ee:	b29b      	uxth	r3, r3
 800c3f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c3f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c3f8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800c3fa:	687a      	ldr	r2, [r7, #4]
 800c3fc:	683b      	ldr	r3, [r7, #0]
 800c3fe:	781b      	ldrb	r3, [r3, #0]
 800c400:	009b      	lsls	r3, r3, #2
 800c402:	441a      	add	r2, r3
 800c404:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c406:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c40a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c40e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c412:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c416:	b29b      	uxth	r3, r3
 800c418:	8013      	strh	r3, [r2, #0]
 800c41a:	e0bc      	b.n	800c596 <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c41c:	687a      	ldr	r2, [r7, #4]
 800c41e:	683b      	ldr	r3, [r7, #0]
 800c420:	781b      	ldrb	r3, [r3, #0]
 800c422:	009b      	lsls	r3, r3, #2
 800c424:	4413      	add	r3, r2
 800c426:	881b      	ldrh	r3, [r3, #0]
 800c428:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800c42c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800c430:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c434:	2b00      	cmp	r3, #0
 800c436:	d01d      	beq.n	800c474 <USB_ActivateEndpoint+0x654>
 800c438:	687a      	ldr	r2, [r7, #4]
 800c43a:	683b      	ldr	r3, [r7, #0]
 800c43c:	781b      	ldrb	r3, [r3, #0]
 800c43e:	009b      	lsls	r3, r3, #2
 800c440:	4413      	add	r3, r2
 800c442:	881b      	ldrh	r3, [r3, #0]
 800c444:	b29b      	uxth	r3, r3
 800c446:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c44a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c44e:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 800c452:	687a      	ldr	r2, [r7, #4]
 800c454:	683b      	ldr	r3, [r7, #0]
 800c456:	781b      	ldrb	r3, [r3, #0]
 800c458:	009b      	lsls	r3, r3, #2
 800c45a:	441a      	add	r2, r3
 800c45c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800c460:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c464:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c468:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c46c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c470:	b29b      	uxth	r3, r3
 800c472:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c474:	687a      	ldr	r2, [r7, #4]
 800c476:	683b      	ldr	r3, [r7, #0]
 800c478:	781b      	ldrb	r3, [r3, #0]
 800c47a:	009b      	lsls	r3, r3, #2
 800c47c:	4413      	add	r3, r2
 800c47e:	881b      	ldrh	r3, [r3, #0]
 800c480:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800c484:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800c488:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d01d      	beq.n	800c4cc <USB_ActivateEndpoint+0x6ac>
 800c490:	687a      	ldr	r2, [r7, #4]
 800c492:	683b      	ldr	r3, [r7, #0]
 800c494:	781b      	ldrb	r3, [r3, #0]
 800c496:	009b      	lsls	r3, r3, #2
 800c498:	4413      	add	r3, r2
 800c49a:	881b      	ldrh	r3, [r3, #0]
 800c49c:	b29b      	uxth	r3, r3
 800c49e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c4a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c4a6:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 800c4aa:	687a      	ldr	r2, [r7, #4]
 800c4ac:	683b      	ldr	r3, [r7, #0]
 800c4ae:	781b      	ldrb	r3, [r3, #0]
 800c4b0:	009b      	lsls	r3, r3, #2
 800c4b2:	441a      	add	r2, r3
 800c4b4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800c4b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c4bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c4c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c4c4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c4c8:	b29b      	uxth	r3, r3
 800c4ca:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c4cc:	683b      	ldr	r3, [r7, #0]
 800c4ce:	78db      	ldrb	r3, [r3, #3]
 800c4d0:	2b01      	cmp	r3, #1
 800c4d2:	d024      	beq.n	800c51e <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c4d4:	687a      	ldr	r2, [r7, #4]
 800c4d6:	683b      	ldr	r3, [r7, #0]
 800c4d8:	781b      	ldrb	r3, [r3, #0]
 800c4da:	009b      	lsls	r3, r3, #2
 800c4dc:	4413      	add	r3, r2
 800c4de:	881b      	ldrh	r3, [r3, #0]
 800c4e0:	b29b      	uxth	r3, r3
 800c4e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c4e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c4ea:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800c4ee:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800c4f2:	f083 0320 	eor.w	r3, r3, #32
 800c4f6:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800c4fa:	687a      	ldr	r2, [r7, #4]
 800c4fc:	683b      	ldr	r3, [r7, #0]
 800c4fe:	781b      	ldrb	r3, [r3, #0]
 800c500:	009b      	lsls	r3, r3, #2
 800c502:	441a      	add	r2, r3
 800c504:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800c508:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c50c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c510:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c514:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c518:	b29b      	uxth	r3, r3
 800c51a:	8013      	strh	r3, [r2, #0]
 800c51c:	e01d      	b.n	800c55a <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c51e:	687a      	ldr	r2, [r7, #4]
 800c520:	683b      	ldr	r3, [r7, #0]
 800c522:	781b      	ldrb	r3, [r3, #0]
 800c524:	009b      	lsls	r3, r3, #2
 800c526:	4413      	add	r3, r2
 800c528:	881b      	ldrh	r3, [r3, #0]
 800c52a:	b29b      	uxth	r3, r3
 800c52c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c530:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c534:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800c538:	687a      	ldr	r2, [r7, #4]
 800c53a:	683b      	ldr	r3, [r7, #0]
 800c53c:	781b      	ldrb	r3, [r3, #0]
 800c53e:	009b      	lsls	r3, r3, #2
 800c540:	441a      	add	r2, r3
 800c542:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c546:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c54a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c54e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c552:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c556:	b29b      	uxth	r3, r3
 800c558:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c55a:	687a      	ldr	r2, [r7, #4]
 800c55c:	683b      	ldr	r3, [r7, #0]
 800c55e:	781b      	ldrb	r3, [r3, #0]
 800c560:	009b      	lsls	r3, r3, #2
 800c562:	4413      	add	r3, r2
 800c564:	881b      	ldrh	r3, [r3, #0]
 800c566:	b29b      	uxth	r3, r3
 800c568:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c56c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c570:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800c574:	687a      	ldr	r2, [r7, #4]
 800c576:	683b      	ldr	r3, [r7, #0]
 800c578:	781b      	ldrb	r3, [r3, #0]
 800c57a:	009b      	lsls	r3, r3, #2
 800c57c:	441a      	add	r2, r3
 800c57e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800c582:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c586:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c58a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c58e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c592:	b29b      	uxth	r3, r3
 800c594:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800c596:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 800c59a:	4618      	mov	r0, r3
 800c59c:	3774      	adds	r7, #116	@ 0x74
 800c59e:	46bd      	mov	sp, r7
 800c5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a4:	4770      	bx	lr
 800c5a6:	bf00      	nop

0800c5a8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c5a8:	b480      	push	{r7}
 800c5aa:	b08d      	sub	sp, #52	@ 0x34
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	6078      	str	r0, [r7, #4]
 800c5b0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800c5b2:	683b      	ldr	r3, [r7, #0]
 800c5b4:	7b1b      	ldrb	r3, [r3, #12]
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	f040 808e 	bne.w	800c6d8 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800c5bc:	683b      	ldr	r3, [r7, #0]
 800c5be:	785b      	ldrb	r3, [r3, #1]
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d044      	beq.n	800c64e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c5c4:	687a      	ldr	r2, [r7, #4]
 800c5c6:	683b      	ldr	r3, [r7, #0]
 800c5c8:	781b      	ldrb	r3, [r3, #0]
 800c5ca:	009b      	lsls	r3, r3, #2
 800c5cc:	4413      	add	r3, r2
 800c5ce:	881b      	ldrh	r3, [r3, #0]
 800c5d0:	81bb      	strh	r3, [r7, #12]
 800c5d2:	89bb      	ldrh	r3, [r7, #12]
 800c5d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d01b      	beq.n	800c614 <USB_DeactivateEndpoint+0x6c>
 800c5dc:	687a      	ldr	r2, [r7, #4]
 800c5de:	683b      	ldr	r3, [r7, #0]
 800c5e0:	781b      	ldrb	r3, [r3, #0]
 800c5e2:	009b      	lsls	r3, r3, #2
 800c5e4:	4413      	add	r3, r2
 800c5e6:	881b      	ldrh	r3, [r3, #0]
 800c5e8:	b29b      	uxth	r3, r3
 800c5ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c5ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c5f2:	817b      	strh	r3, [r7, #10]
 800c5f4:	687a      	ldr	r2, [r7, #4]
 800c5f6:	683b      	ldr	r3, [r7, #0]
 800c5f8:	781b      	ldrb	r3, [r3, #0]
 800c5fa:	009b      	lsls	r3, r3, #2
 800c5fc:	441a      	add	r2, r3
 800c5fe:	897b      	ldrh	r3, [r7, #10]
 800c600:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c604:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c608:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c60c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c610:	b29b      	uxth	r3, r3
 800c612:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c614:	687a      	ldr	r2, [r7, #4]
 800c616:	683b      	ldr	r3, [r7, #0]
 800c618:	781b      	ldrb	r3, [r3, #0]
 800c61a:	009b      	lsls	r3, r3, #2
 800c61c:	4413      	add	r3, r2
 800c61e:	881b      	ldrh	r3, [r3, #0]
 800c620:	b29b      	uxth	r3, r3
 800c622:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c626:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c62a:	813b      	strh	r3, [r7, #8]
 800c62c:	687a      	ldr	r2, [r7, #4]
 800c62e:	683b      	ldr	r3, [r7, #0]
 800c630:	781b      	ldrb	r3, [r3, #0]
 800c632:	009b      	lsls	r3, r3, #2
 800c634:	441a      	add	r2, r3
 800c636:	893b      	ldrh	r3, [r7, #8]
 800c638:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c63c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c640:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c644:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c648:	b29b      	uxth	r3, r3
 800c64a:	8013      	strh	r3, [r2, #0]
 800c64c:	e192      	b.n	800c974 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c64e:	687a      	ldr	r2, [r7, #4]
 800c650:	683b      	ldr	r3, [r7, #0]
 800c652:	781b      	ldrb	r3, [r3, #0]
 800c654:	009b      	lsls	r3, r3, #2
 800c656:	4413      	add	r3, r2
 800c658:	881b      	ldrh	r3, [r3, #0]
 800c65a:	827b      	strh	r3, [r7, #18]
 800c65c:	8a7b      	ldrh	r3, [r7, #18]
 800c65e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c662:	2b00      	cmp	r3, #0
 800c664:	d01b      	beq.n	800c69e <USB_DeactivateEndpoint+0xf6>
 800c666:	687a      	ldr	r2, [r7, #4]
 800c668:	683b      	ldr	r3, [r7, #0]
 800c66a:	781b      	ldrb	r3, [r3, #0]
 800c66c:	009b      	lsls	r3, r3, #2
 800c66e:	4413      	add	r3, r2
 800c670:	881b      	ldrh	r3, [r3, #0]
 800c672:	b29b      	uxth	r3, r3
 800c674:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c678:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c67c:	823b      	strh	r3, [r7, #16]
 800c67e:	687a      	ldr	r2, [r7, #4]
 800c680:	683b      	ldr	r3, [r7, #0]
 800c682:	781b      	ldrb	r3, [r3, #0]
 800c684:	009b      	lsls	r3, r3, #2
 800c686:	441a      	add	r2, r3
 800c688:	8a3b      	ldrh	r3, [r7, #16]
 800c68a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c68e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c692:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c696:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c69a:	b29b      	uxth	r3, r3
 800c69c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c69e:	687a      	ldr	r2, [r7, #4]
 800c6a0:	683b      	ldr	r3, [r7, #0]
 800c6a2:	781b      	ldrb	r3, [r3, #0]
 800c6a4:	009b      	lsls	r3, r3, #2
 800c6a6:	4413      	add	r3, r2
 800c6a8:	881b      	ldrh	r3, [r3, #0]
 800c6aa:	b29b      	uxth	r3, r3
 800c6ac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c6b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c6b4:	81fb      	strh	r3, [r7, #14]
 800c6b6:	687a      	ldr	r2, [r7, #4]
 800c6b8:	683b      	ldr	r3, [r7, #0]
 800c6ba:	781b      	ldrb	r3, [r3, #0]
 800c6bc:	009b      	lsls	r3, r3, #2
 800c6be:	441a      	add	r2, r3
 800c6c0:	89fb      	ldrh	r3, [r7, #14]
 800c6c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c6c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c6ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c6ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c6d2:	b29b      	uxth	r3, r3
 800c6d4:	8013      	strh	r3, [r2, #0]
 800c6d6:	e14d      	b.n	800c974 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800c6d8:	683b      	ldr	r3, [r7, #0]
 800c6da:	785b      	ldrb	r3, [r3, #1]
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	f040 80a5 	bne.w	800c82c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c6e2:	687a      	ldr	r2, [r7, #4]
 800c6e4:	683b      	ldr	r3, [r7, #0]
 800c6e6:	781b      	ldrb	r3, [r3, #0]
 800c6e8:	009b      	lsls	r3, r3, #2
 800c6ea:	4413      	add	r3, r2
 800c6ec:	881b      	ldrh	r3, [r3, #0]
 800c6ee:	843b      	strh	r3, [r7, #32]
 800c6f0:	8c3b      	ldrh	r3, [r7, #32]
 800c6f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d01b      	beq.n	800c732 <USB_DeactivateEndpoint+0x18a>
 800c6fa:	687a      	ldr	r2, [r7, #4]
 800c6fc:	683b      	ldr	r3, [r7, #0]
 800c6fe:	781b      	ldrb	r3, [r3, #0]
 800c700:	009b      	lsls	r3, r3, #2
 800c702:	4413      	add	r3, r2
 800c704:	881b      	ldrh	r3, [r3, #0]
 800c706:	b29b      	uxth	r3, r3
 800c708:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c70c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c710:	83fb      	strh	r3, [r7, #30]
 800c712:	687a      	ldr	r2, [r7, #4]
 800c714:	683b      	ldr	r3, [r7, #0]
 800c716:	781b      	ldrb	r3, [r3, #0]
 800c718:	009b      	lsls	r3, r3, #2
 800c71a:	441a      	add	r2, r3
 800c71c:	8bfb      	ldrh	r3, [r7, #30]
 800c71e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c722:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c726:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c72a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c72e:	b29b      	uxth	r3, r3
 800c730:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c732:	687a      	ldr	r2, [r7, #4]
 800c734:	683b      	ldr	r3, [r7, #0]
 800c736:	781b      	ldrb	r3, [r3, #0]
 800c738:	009b      	lsls	r3, r3, #2
 800c73a:	4413      	add	r3, r2
 800c73c:	881b      	ldrh	r3, [r3, #0]
 800c73e:	83bb      	strh	r3, [r7, #28]
 800c740:	8bbb      	ldrh	r3, [r7, #28]
 800c742:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c746:	2b00      	cmp	r3, #0
 800c748:	d01b      	beq.n	800c782 <USB_DeactivateEndpoint+0x1da>
 800c74a:	687a      	ldr	r2, [r7, #4]
 800c74c:	683b      	ldr	r3, [r7, #0]
 800c74e:	781b      	ldrb	r3, [r3, #0]
 800c750:	009b      	lsls	r3, r3, #2
 800c752:	4413      	add	r3, r2
 800c754:	881b      	ldrh	r3, [r3, #0]
 800c756:	b29b      	uxth	r3, r3
 800c758:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c75c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c760:	837b      	strh	r3, [r7, #26]
 800c762:	687a      	ldr	r2, [r7, #4]
 800c764:	683b      	ldr	r3, [r7, #0]
 800c766:	781b      	ldrb	r3, [r3, #0]
 800c768:	009b      	lsls	r3, r3, #2
 800c76a:	441a      	add	r2, r3
 800c76c:	8b7b      	ldrh	r3, [r7, #26]
 800c76e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c772:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c776:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c77a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c77e:	b29b      	uxth	r3, r3
 800c780:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800c782:	687a      	ldr	r2, [r7, #4]
 800c784:	683b      	ldr	r3, [r7, #0]
 800c786:	781b      	ldrb	r3, [r3, #0]
 800c788:	009b      	lsls	r3, r3, #2
 800c78a:	4413      	add	r3, r2
 800c78c:	881b      	ldrh	r3, [r3, #0]
 800c78e:	b29b      	uxth	r3, r3
 800c790:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c794:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c798:	833b      	strh	r3, [r7, #24]
 800c79a:	687a      	ldr	r2, [r7, #4]
 800c79c:	683b      	ldr	r3, [r7, #0]
 800c79e:	781b      	ldrb	r3, [r3, #0]
 800c7a0:	009b      	lsls	r3, r3, #2
 800c7a2:	441a      	add	r2, r3
 800c7a4:	8b3b      	ldrh	r3, [r7, #24]
 800c7a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c7aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c7ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c7b2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c7b6:	b29b      	uxth	r3, r3
 800c7b8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c7ba:	687a      	ldr	r2, [r7, #4]
 800c7bc:	683b      	ldr	r3, [r7, #0]
 800c7be:	781b      	ldrb	r3, [r3, #0]
 800c7c0:	009b      	lsls	r3, r3, #2
 800c7c2:	4413      	add	r3, r2
 800c7c4:	881b      	ldrh	r3, [r3, #0]
 800c7c6:	b29b      	uxth	r3, r3
 800c7c8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c7cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c7d0:	82fb      	strh	r3, [r7, #22]
 800c7d2:	687a      	ldr	r2, [r7, #4]
 800c7d4:	683b      	ldr	r3, [r7, #0]
 800c7d6:	781b      	ldrb	r3, [r3, #0]
 800c7d8:	009b      	lsls	r3, r3, #2
 800c7da:	441a      	add	r2, r3
 800c7dc:	8afb      	ldrh	r3, [r7, #22]
 800c7de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c7e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c7e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c7ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c7ee:	b29b      	uxth	r3, r3
 800c7f0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c7f2:	687a      	ldr	r2, [r7, #4]
 800c7f4:	683b      	ldr	r3, [r7, #0]
 800c7f6:	781b      	ldrb	r3, [r3, #0]
 800c7f8:	009b      	lsls	r3, r3, #2
 800c7fa:	4413      	add	r3, r2
 800c7fc:	881b      	ldrh	r3, [r3, #0]
 800c7fe:	b29b      	uxth	r3, r3
 800c800:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c804:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c808:	82bb      	strh	r3, [r7, #20]
 800c80a:	687a      	ldr	r2, [r7, #4]
 800c80c:	683b      	ldr	r3, [r7, #0]
 800c80e:	781b      	ldrb	r3, [r3, #0]
 800c810:	009b      	lsls	r3, r3, #2
 800c812:	441a      	add	r2, r3
 800c814:	8abb      	ldrh	r3, [r7, #20]
 800c816:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c81a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c81e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c822:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c826:	b29b      	uxth	r3, r3
 800c828:	8013      	strh	r3, [r2, #0]
 800c82a:	e0a3      	b.n	800c974 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c82c:	687a      	ldr	r2, [r7, #4]
 800c82e:	683b      	ldr	r3, [r7, #0]
 800c830:	781b      	ldrb	r3, [r3, #0]
 800c832:	009b      	lsls	r3, r3, #2
 800c834:	4413      	add	r3, r2
 800c836:	881b      	ldrh	r3, [r3, #0]
 800c838:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800c83a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c83c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c840:	2b00      	cmp	r3, #0
 800c842:	d01b      	beq.n	800c87c <USB_DeactivateEndpoint+0x2d4>
 800c844:	687a      	ldr	r2, [r7, #4]
 800c846:	683b      	ldr	r3, [r7, #0]
 800c848:	781b      	ldrb	r3, [r3, #0]
 800c84a:	009b      	lsls	r3, r3, #2
 800c84c:	4413      	add	r3, r2
 800c84e:	881b      	ldrh	r3, [r3, #0]
 800c850:	b29b      	uxth	r3, r3
 800c852:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c856:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c85a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800c85c:	687a      	ldr	r2, [r7, #4]
 800c85e:	683b      	ldr	r3, [r7, #0]
 800c860:	781b      	ldrb	r3, [r3, #0]
 800c862:	009b      	lsls	r3, r3, #2
 800c864:	441a      	add	r2, r3
 800c866:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800c868:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c86c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c870:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c874:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c878:	b29b      	uxth	r3, r3
 800c87a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c87c:	687a      	ldr	r2, [r7, #4]
 800c87e:	683b      	ldr	r3, [r7, #0]
 800c880:	781b      	ldrb	r3, [r3, #0]
 800c882:	009b      	lsls	r3, r3, #2
 800c884:	4413      	add	r3, r2
 800c886:	881b      	ldrh	r3, [r3, #0]
 800c888:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800c88a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800c88c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c890:	2b00      	cmp	r3, #0
 800c892:	d01b      	beq.n	800c8cc <USB_DeactivateEndpoint+0x324>
 800c894:	687a      	ldr	r2, [r7, #4]
 800c896:	683b      	ldr	r3, [r7, #0]
 800c898:	781b      	ldrb	r3, [r3, #0]
 800c89a:	009b      	lsls	r3, r3, #2
 800c89c:	4413      	add	r3, r2
 800c89e:	881b      	ldrh	r3, [r3, #0]
 800c8a0:	b29b      	uxth	r3, r3
 800c8a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c8a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c8aa:	853b      	strh	r3, [r7, #40]	@ 0x28
 800c8ac:	687a      	ldr	r2, [r7, #4]
 800c8ae:	683b      	ldr	r3, [r7, #0]
 800c8b0:	781b      	ldrb	r3, [r3, #0]
 800c8b2:	009b      	lsls	r3, r3, #2
 800c8b4:	441a      	add	r2, r3
 800c8b6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c8b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c8bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c8c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c8c4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c8c8:	b29b      	uxth	r3, r3
 800c8ca:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800c8cc:	687a      	ldr	r2, [r7, #4]
 800c8ce:	683b      	ldr	r3, [r7, #0]
 800c8d0:	781b      	ldrb	r3, [r3, #0]
 800c8d2:	009b      	lsls	r3, r3, #2
 800c8d4:	4413      	add	r3, r2
 800c8d6:	881b      	ldrh	r3, [r3, #0]
 800c8d8:	b29b      	uxth	r3, r3
 800c8da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c8de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c8e2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800c8e4:	687a      	ldr	r2, [r7, #4]
 800c8e6:	683b      	ldr	r3, [r7, #0]
 800c8e8:	781b      	ldrb	r3, [r3, #0]
 800c8ea:	009b      	lsls	r3, r3, #2
 800c8ec:	441a      	add	r2, r3
 800c8ee:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c8f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c8f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c8f8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c8fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c900:	b29b      	uxth	r3, r3
 800c902:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c904:	687a      	ldr	r2, [r7, #4]
 800c906:	683b      	ldr	r3, [r7, #0]
 800c908:	781b      	ldrb	r3, [r3, #0]
 800c90a:	009b      	lsls	r3, r3, #2
 800c90c:	4413      	add	r3, r2
 800c90e:	881b      	ldrh	r3, [r3, #0]
 800c910:	b29b      	uxth	r3, r3
 800c912:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c916:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c91a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c91c:	687a      	ldr	r2, [r7, #4]
 800c91e:	683b      	ldr	r3, [r7, #0]
 800c920:	781b      	ldrb	r3, [r3, #0]
 800c922:	009b      	lsls	r3, r3, #2
 800c924:	441a      	add	r2, r3
 800c926:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c928:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c92c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c930:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c934:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c938:	b29b      	uxth	r3, r3
 800c93a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c93c:	687a      	ldr	r2, [r7, #4]
 800c93e:	683b      	ldr	r3, [r7, #0]
 800c940:	781b      	ldrb	r3, [r3, #0]
 800c942:	009b      	lsls	r3, r3, #2
 800c944:	4413      	add	r3, r2
 800c946:	881b      	ldrh	r3, [r3, #0]
 800c948:	b29b      	uxth	r3, r3
 800c94a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c94e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c952:	847b      	strh	r3, [r7, #34]	@ 0x22
 800c954:	687a      	ldr	r2, [r7, #4]
 800c956:	683b      	ldr	r3, [r7, #0]
 800c958:	781b      	ldrb	r3, [r3, #0]
 800c95a:	009b      	lsls	r3, r3, #2
 800c95c:	441a      	add	r2, r3
 800c95e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c960:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c964:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c968:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c96c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c970:	b29b      	uxth	r3, r3
 800c972:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800c974:	2300      	movs	r3, #0
}
 800c976:	4618      	mov	r0, r3
 800c978:	3734      	adds	r7, #52	@ 0x34
 800c97a:	46bd      	mov	sp, r7
 800c97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c980:	4770      	bx	lr

0800c982 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c982:	b580      	push	{r7, lr}
 800c984:	b0c2      	sub	sp, #264	@ 0x108
 800c986:	af00      	add	r7, sp, #0
 800c988:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c98c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800c990:	6018      	str	r0, [r3, #0]
 800c992:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c996:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800c99a:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c99c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c9a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	785b      	ldrb	r3, [r3, #1]
 800c9a8:	2b01      	cmp	r3, #1
 800c9aa:	f040 86b7 	bne.w	800d71c <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800c9ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c9b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	699a      	ldr	r2, [r3, #24]
 800c9ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c9be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	691b      	ldr	r3, [r3, #16]
 800c9c6:	429a      	cmp	r2, r3
 800c9c8:	d908      	bls.n	800c9dc <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800c9ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c9ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	691b      	ldr	r3, [r3, #16]
 800c9d6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800c9da:	e007      	b.n	800c9ec <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800c9dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c9e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	699b      	ldr	r3, [r3, #24]
 800c9e8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800c9ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c9f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	7b1b      	ldrb	r3, [r3, #12]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d13a      	bne.n	800ca72 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800c9fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ca00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	6959      	ldr	r1, [r3, #20]
 800ca08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ca0c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	88da      	ldrh	r2, [r3, #6]
 800ca14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ca18:	b29b      	uxth	r3, r3
 800ca1a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800ca1e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800ca22:	6800      	ldr	r0, [r0, #0]
 800ca24:	f001 fc99 	bl	800e35a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800ca28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ca2c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	613b      	str	r3, [r7, #16]
 800ca34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ca38:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ca42:	b29b      	uxth	r3, r3
 800ca44:	461a      	mov	r2, r3
 800ca46:	693b      	ldr	r3, [r7, #16]
 800ca48:	4413      	add	r3, r2
 800ca4a:	613b      	str	r3, [r7, #16]
 800ca4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ca50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	781b      	ldrb	r3, [r3, #0]
 800ca58:	00da      	lsls	r2, r3, #3
 800ca5a:	693b      	ldr	r3, [r7, #16]
 800ca5c:	4413      	add	r3, r2
 800ca5e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ca62:	60fb      	str	r3, [r7, #12]
 800ca64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ca68:	b29a      	uxth	r2, r3
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	801a      	strh	r2, [r3, #0]
 800ca6e:	f000 be1f 	b.w	800d6b0 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800ca72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ca76:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	78db      	ldrb	r3, [r3, #3]
 800ca7e:	2b02      	cmp	r3, #2
 800ca80:	f040 8462 	bne.w	800d348 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800ca84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ca88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	6a1a      	ldr	r2, [r3, #32]
 800ca90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ca94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	691b      	ldr	r3, [r3, #16]
 800ca9c:	429a      	cmp	r2, r3
 800ca9e:	f240 83df 	bls.w	800d260 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800caa2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800caa6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800caaa:	681a      	ldr	r2, [r3, #0]
 800caac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cab0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	781b      	ldrb	r3, [r3, #0]
 800cab8:	009b      	lsls	r3, r3, #2
 800caba:	4413      	add	r3, r2
 800cabc:	881b      	ldrh	r3, [r3, #0]
 800cabe:	b29b      	uxth	r3, r3
 800cac0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cac4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cac8:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800cacc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cad0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800cad4:	681a      	ldr	r2, [r3, #0]
 800cad6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cada:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	781b      	ldrb	r3, [r3, #0]
 800cae2:	009b      	lsls	r3, r3, #2
 800cae4:	441a      	add	r2, r3
 800cae6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800caea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800caee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800caf2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800caf6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cafa:	b29b      	uxth	r3, r3
 800cafc:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800cafe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cb02:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	6a1a      	ldr	r2, [r3, #32]
 800cb0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cb0e:	1ad2      	subs	r2, r2, r3
 800cb10:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cb14:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800cb1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cb20:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800cb24:	681a      	ldr	r2, [r3, #0]
 800cb26:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cb2a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	781b      	ldrb	r3, [r3, #0]
 800cb32:	009b      	lsls	r3, r3, #2
 800cb34:	4413      	add	r3, r2
 800cb36:	881b      	ldrh	r3, [r3, #0]
 800cb38:	b29b      	uxth	r3, r3
 800cb3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	f000 81c7 	beq.w	800ced2 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800cb44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cb48:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	633b      	str	r3, [r7, #48]	@ 0x30
 800cb50:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cb54:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	785b      	ldrb	r3, [r3, #1]
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d177      	bne.n	800cc50 <USB_EPStartXfer+0x2ce>
 800cb60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cb64:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cb6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cb70:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cb7a:	b29b      	uxth	r3, r3
 800cb7c:	461a      	mov	r2, r3
 800cb7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb80:	4413      	add	r3, r2
 800cb82:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cb84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cb88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	781b      	ldrb	r3, [r3, #0]
 800cb90:	00da      	lsls	r2, r3, #3
 800cb92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb94:	4413      	add	r3, r2
 800cb96:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cb9a:	627b      	str	r3, [r7, #36]	@ 0x24
 800cb9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb9e:	881b      	ldrh	r3, [r3, #0]
 800cba0:	b29b      	uxth	r3, r3
 800cba2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cba6:	b29a      	uxth	r2, r3
 800cba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbaa:	801a      	strh	r2, [r3, #0]
 800cbac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d10a      	bne.n	800cbca <USB_EPStartXfer+0x248>
 800cbb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbb6:	881b      	ldrh	r3, [r3, #0]
 800cbb8:	b29b      	uxth	r3, r3
 800cbba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cbbe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cbc2:	b29a      	uxth	r2, r3
 800cbc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbc6:	801a      	strh	r2, [r3, #0]
 800cbc8:	e067      	b.n	800cc9a <USB_EPStartXfer+0x318>
 800cbca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cbce:	2b3e      	cmp	r3, #62	@ 0x3e
 800cbd0:	d81c      	bhi.n	800cc0c <USB_EPStartXfer+0x28a>
 800cbd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cbd6:	085b      	lsrs	r3, r3, #1
 800cbd8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800cbdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cbe0:	f003 0301 	and.w	r3, r3, #1
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d004      	beq.n	800cbf2 <USB_EPStartXfer+0x270>
 800cbe8:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800cbec:	3301      	adds	r3, #1
 800cbee:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800cbf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbf4:	881b      	ldrh	r3, [r3, #0]
 800cbf6:	b29a      	uxth	r2, r3
 800cbf8:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800cbfc:	b29b      	uxth	r3, r3
 800cbfe:	029b      	lsls	r3, r3, #10
 800cc00:	b29b      	uxth	r3, r3
 800cc02:	4313      	orrs	r3, r2
 800cc04:	b29a      	uxth	r2, r3
 800cc06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc08:	801a      	strh	r2, [r3, #0]
 800cc0a:	e046      	b.n	800cc9a <USB_EPStartXfer+0x318>
 800cc0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cc10:	095b      	lsrs	r3, r3, #5
 800cc12:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800cc16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cc1a:	f003 031f 	and.w	r3, r3, #31
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d104      	bne.n	800cc2c <USB_EPStartXfer+0x2aa>
 800cc22:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800cc26:	3b01      	subs	r3, #1
 800cc28:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800cc2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc2e:	881b      	ldrh	r3, [r3, #0]
 800cc30:	b29a      	uxth	r2, r3
 800cc32:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800cc36:	b29b      	uxth	r3, r3
 800cc38:	029b      	lsls	r3, r3, #10
 800cc3a:	b29b      	uxth	r3, r3
 800cc3c:	4313      	orrs	r3, r2
 800cc3e:	b29b      	uxth	r3, r3
 800cc40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cc44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cc48:	b29a      	uxth	r2, r3
 800cc4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc4c:	801a      	strh	r2, [r3, #0]
 800cc4e:	e024      	b.n	800cc9a <USB_EPStartXfer+0x318>
 800cc50:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cc54:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	785b      	ldrb	r3, [r3, #1]
 800cc5c:	2b01      	cmp	r3, #1
 800cc5e:	d11c      	bne.n	800cc9a <USB_EPStartXfer+0x318>
 800cc60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cc64:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cc6e:	b29b      	uxth	r3, r3
 800cc70:	461a      	mov	r2, r3
 800cc72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc74:	4413      	add	r3, r2
 800cc76:	633b      	str	r3, [r7, #48]	@ 0x30
 800cc78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cc7c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	781b      	ldrb	r3, [r3, #0]
 800cc84:	00da      	lsls	r2, r3, #3
 800cc86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc88:	4413      	add	r3, r2
 800cc8a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cc8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cc90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cc94:	b29a      	uxth	r2, r3
 800cc96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc98:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800cc9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cc9e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	895b      	ldrh	r3, [r3, #10]
 800cca6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ccaa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ccae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	6959      	ldr	r1, [r3, #20]
 800ccb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ccba:	b29b      	uxth	r3, r3
 800ccbc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ccc0:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800ccc4:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800ccc8:	6800      	ldr	r0, [r0, #0]
 800ccca:	f001 fb46 	bl	800e35a <USB_WritePMA>
            ep->xfer_buff += len;
 800ccce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ccd2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	695a      	ldr	r2, [r3, #20]
 800ccda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ccde:	441a      	add	r2, r3
 800cce0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cce4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800ccec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ccf0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	6a1a      	ldr	r2, [r3, #32]
 800ccf8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ccfc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	691b      	ldr	r3, [r3, #16]
 800cd04:	429a      	cmp	r2, r3
 800cd06:	d90f      	bls.n	800cd28 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 800cd08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cd0c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	6a1a      	ldr	r2, [r3, #32]
 800cd14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cd18:	1ad2      	subs	r2, r2, r3
 800cd1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cd1e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	621a      	str	r2, [r3, #32]
 800cd26:	e00e      	b.n	800cd46 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 800cd28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cd2c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	6a1b      	ldr	r3, [r3, #32]
 800cd34:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 800cd38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cd3c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	2200      	movs	r2, #0
 800cd44:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800cd46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cd4a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	785b      	ldrb	r3, [r3, #1]
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d177      	bne.n	800ce46 <USB_EPStartXfer+0x4c4>
 800cd56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cd5a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	61bb      	str	r3, [r7, #24]
 800cd62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cd66:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cd70:	b29b      	uxth	r3, r3
 800cd72:	461a      	mov	r2, r3
 800cd74:	69bb      	ldr	r3, [r7, #24]
 800cd76:	4413      	add	r3, r2
 800cd78:	61bb      	str	r3, [r7, #24]
 800cd7a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cd7e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	781b      	ldrb	r3, [r3, #0]
 800cd86:	00da      	lsls	r2, r3, #3
 800cd88:	69bb      	ldr	r3, [r7, #24]
 800cd8a:	4413      	add	r3, r2
 800cd8c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cd90:	617b      	str	r3, [r7, #20]
 800cd92:	697b      	ldr	r3, [r7, #20]
 800cd94:	881b      	ldrh	r3, [r3, #0]
 800cd96:	b29b      	uxth	r3, r3
 800cd98:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cd9c:	b29a      	uxth	r2, r3
 800cd9e:	697b      	ldr	r3, [r7, #20]
 800cda0:	801a      	strh	r2, [r3, #0]
 800cda2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d10a      	bne.n	800cdc0 <USB_EPStartXfer+0x43e>
 800cdaa:	697b      	ldr	r3, [r7, #20]
 800cdac:	881b      	ldrh	r3, [r3, #0]
 800cdae:	b29b      	uxth	r3, r3
 800cdb0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cdb4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cdb8:	b29a      	uxth	r2, r3
 800cdba:	697b      	ldr	r3, [r7, #20]
 800cdbc:	801a      	strh	r2, [r3, #0]
 800cdbe:	e06d      	b.n	800ce9c <USB_EPStartXfer+0x51a>
 800cdc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cdc4:	2b3e      	cmp	r3, #62	@ 0x3e
 800cdc6:	d81c      	bhi.n	800ce02 <USB_EPStartXfer+0x480>
 800cdc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cdcc:	085b      	lsrs	r3, r3, #1
 800cdce:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800cdd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cdd6:	f003 0301 	and.w	r3, r3, #1
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d004      	beq.n	800cde8 <USB_EPStartXfer+0x466>
 800cdde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800cde2:	3301      	adds	r3, #1
 800cde4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800cde8:	697b      	ldr	r3, [r7, #20]
 800cdea:	881b      	ldrh	r3, [r3, #0]
 800cdec:	b29a      	uxth	r2, r3
 800cdee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800cdf2:	b29b      	uxth	r3, r3
 800cdf4:	029b      	lsls	r3, r3, #10
 800cdf6:	b29b      	uxth	r3, r3
 800cdf8:	4313      	orrs	r3, r2
 800cdfa:	b29a      	uxth	r2, r3
 800cdfc:	697b      	ldr	r3, [r7, #20]
 800cdfe:	801a      	strh	r2, [r3, #0]
 800ce00:	e04c      	b.n	800ce9c <USB_EPStartXfer+0x51a>
 800ce02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ce06:	095b      	lsrs	r3, r3, #5
 800ce08:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800ce0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ce10:	f003 031f 	and.w	r3, r3, #31
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d104      	bne.n	800ce22 <USB_EPStartXfer+0x4a0>
 800ce18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ce1c:	3b01      	subs	r3, #1
 800ce1e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800ce22:	697b      	ldr	r3, [r7, #20]
 800ce24:	881b      	ldrh	r3, [r3, #0]
 800ce26:	b29a      	uxth	r2, r3
 800ce28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ce2c:	b29b      	uxth	r3, r3
 800ce2e:	029b      	lsls	r3, r3, #10
 800ce30:	b29b      	uxth	r3, r3
 800ce32:	4313      	orrs	r3, r2
 800ce34:	b29b      	uxth	r3, r3
 800ce36:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ce3a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ce3e:	b29a      	uxth	r2, r3
 800ce40:	697b      	ldr	r3, [r7, #20]
 800ce42:	801a      	strh	r2, [r3, #0]
 800ce44:	e02a      	b.n	800ce9c <USB_EPStartXfer+0x51a>
 800ce46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ce4a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	785b      	ldrb	r3, [r3, #1]
 800ce52:	2b01      	cmp	r3, #1
 800ce54:	d122      	bne.n	800ce9c <USB_EPStartXfer+0x51a>
 800ce56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ce5a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	623b      	str	r3, [r7, #32]
 800ce62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ce66:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ce70:	b29b      	uxth	r3, r3
 800ce72:	461a      	mov	r2, r3
 800ce74:	6a3b      	ldr	r3, [r7, #32]
 800ce76:	4413      	add	r3, r2
 800ce78:	623b      	str	r3, [r7, #32]
 800ce7a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ce7e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	781b      	ldrb	r3, [r3, #0]
 800ce86:	00da      	lsls	r2, r3, #3
 800ce88:	6a3b      	ldr	r3, [r7, #32]
 800ce8a:	4413      	add	r3, r2
 800ce8c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ce90:	61fb      	str	r3, [r7, #28]
 800ce92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ce96:	b29a      	uxth	r2, r3
 800ce98:	69fb      	ldr	r3, [r7, #28]
 800ce9a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800ce9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cea0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	891b      	ldrh	r3, [r3, #8]
 800cea8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ceac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ceb0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	6959      	ldr	r1, [r3, #20]
 800ceb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cebc:	b29b      	uxth	r3, r3
 800cebe:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800cec2:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800cec6:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800ceca:	6800      	ldr	r0, [r0, #0]
 800cecc:	f001 fa45 	bl	800e35a <USB_WritePMA>
 800ced0:	e3ee      	b.n	800d6b0 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ced2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ced6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	785b      	ldrb	r3, [r3, #1]
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d177      	bne.n	800cfd2 <USB_EPStartXfer+0x650>
 800cee2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cee6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ceee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cef2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cefc:	b29b      	uxth	r3, r3
 800cefe:	461a      	mov	r2, r3
 800cf00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cf02:	4413      	add	r3, r2
 800cf04:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cf06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cf0a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	781b      	ldrb	r3, [r3, #0]
 800cf12:	00da      	lsls	r2, r3, #3
 800cf14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cf16:	4413      	add	r3, r2
 800cf18:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cf1c:	647b      	str	r3, [r7, #68]	@ 0x44
 800cf1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf20:	881b      	ldrh	r3, [r3, #0]
 800cf22:	b29b      	uxth	r3, r3
 800cf24:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cf28:	b29a      	uxth	r2, r3
 800cf2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf2c:	801a      	strh	r2, [r3, #0]
 800cf2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d10a      	bne.n	800cf4c <USB_EPStartXfer+0x5ca>
 800cf36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf38:	881b      	ldrh	r3, [r3, #0]
 800cf3a:	b29b      	uxth	r3, r3
 800cf3c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cf40:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cf44:	b29a      	uxth	r2, r3
 800cf46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf48:	801a      	strh	r2, [r3, #0]
 800cf4a:	e06d      	b.n	800d028 <USB_EPStartXfer+0x6a6>
 800cf4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cf50:	2b3e      	cmp	r3, #62	@ 0x3e
 800cf52:	d81c      	bhi.n	800cf8e <USB_EPStartXfer+0x60c>
 800cf54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cf58:	085b      	lsrs	r3, r3, #1
 800cf5a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800cf5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cf62:	f003 0301 	and.w	r3, r3, #1
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d004      	beq.n	800cf74 <USB_EPStartXfer+0x5f2>
 800cf6a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800cf6e:	3301      	adds	r3, #1
 800cf70:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800cf74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf76:	881b      	ldrh	r3, [r3, #0]
 800cf78:	b29a      	uxth	r2, r3
 800cf7a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800cf7e:	b29b      	uxth	r3, r3
 800cf80:	029b      	lsls	r3, r3, #10
 800cf82:	b29b      	uxth	r3, r3
 800cf84:	4313      	orrs	r3, r2
 800cf86:	b29a      	uxth	r2, r3
 800cf88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf8a:	801a      	strh	r2, [r3, #0]
 800cf8c:	e04c      	b.n	800d028 <USB_EPStartXfer+0x6a6>
 800cf8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cf92:	095b      	lsrs	r3, r3, #5
 800cf94:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800cf98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cf9c:	f003 031f 	and.w	r3, r3, #31
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d104      	bne.n	800cfae <USB_EPStartXfer+0x62c>
 800cfa4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800cfa8:	3b01      	subs	r3, #1
 800cfaa:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800cfae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cfb0:	881b      	ldrh	r3, [r3, #0]
 800cfb2:	b29a      	uxth	r2, r3
 800cfb4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800cfb8:	b29b      	uxth	r3, r3
 800cfba:	029b      	lsls	r3, r3, #10
 800cfbc:	b29b      	uxth	r3, r3
 800cfbe:	4313      	orrs	r3, r2
 800cfc0:	b29b      	uxth	r3, r3
 800cfc2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cfc6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cfca:	b29a      	uxth	r2, r3
 800cfcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cfce:	801a      	strh	r2, [r3, #0]
 800cfd0:	e02a      	b.n	800d028 <USB_EPStartXfer+0x6a6>
 800cfd2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cfd6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	785b      	ldrb	r3, [r3, #1]
 800cfde:	2b01      	cmp	r3, #1
 800cfe0:	d122      	bne.n	800d028 <USB_EPStartXfer+0x6a6>
 800cfe2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cfe6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	653b      	str	r3, [r7, #80]	@ 0x50
 800cfee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cff2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cffc:	b29b      	uxth	r3, r3
 800cffe:	461a      	mov	r2, r3
 800d000:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d002:	4413      	add	r3, r2
 800d004:	653b      	str	r3, [r7, #80]	@ 0x50
 800d006:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d00a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	781b      	ldrb	r3, [r3, #0]
 800d012:	00da      	lsls	r2, r3, #3
 800d014:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d016:	4413      	add	r3, r2
 800d018:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d01c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d01e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d022:	b29a      	uxth	r2, r3
 800d024:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d026:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800d028:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d02c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	891b      	ldrh	r3, [r3, #8]
 800d034:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d038:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d03c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	6959      	ldr	r1, [r3, #20]
 800d044:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d048:	b29b      	uxth	r3, r3
 800d04a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d04e:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d052:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800d056:	6800      	ldr	r0, [r0, #0]
 800d058:	f001 f97f 	bl	800e35a <USB_WritePMA>
            ep->xfer_buff += len;
 800d05c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d060:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	695a      	ldr	r2, [r3, #20]
 800d068:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d06c:	441a      	add	r2, r3
 800d06e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d072:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800d07a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d07e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	6a1a      	ldr	r2, [r3, #32]
 800d086:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d08a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	691b      	ldr	r3, [r3, #16]
 800d092:	429a      	cmp	r2, r3
 800d094:	d90f      	bls.n	800d0b6 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 800d096:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d09a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	6a1a      	ldr	r2, [r3, #32]
 800d0a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d0a6:	1ad2      	subs	r2, r2, r3
 800d0a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d0ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	621a      	str	r2, [r3, #32]
 800d0b4:	e00e      	b.n	800d0d4 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 800d0b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d0ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	6a1b      	ldr	r3, [r3, #32]
 800d0c2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 800d0c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d0ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	2200      	movs	r2, #0
 800d0d2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d0d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d0d8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	643b      	str	r3, [r7, #64]	@ 0x40
 800d0e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d0e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	785b      	ldrb	r3, [r3, #1]
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d177      	bne.n	800d1e0 <USB_EPStartXfer+0x85e>
 800d0f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d0f4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d0fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d100:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d10a:	b29b      	uxth	r3, r3
 800d10c:	461a      	mov	r2, r3
 800d10e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d110:	4413      	add	r3, r2
 800d112:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d114:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d118:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	781b      	ldrb	r3, [r3, #0]
 800d120:	00da      	lsls	r2, r3, #3
 800d122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d124:	4413      	add	r3, r2
 800d126:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d12a:	637b      	str	r3, [r7, #52]	@ 0x34
 800d12c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d12e:	881b      	ldrh	r3, [r3, #0]
 800d130:	b29b      	uxth	r3, r3
 800d132:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d136:	b29a      	uxth	r2, r3
 800d138:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d13a:	801a      	strh	r2, [r3, #0]
 800d13c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d140:	2b00      	cmp	r3, #0
 800d142:	d10a      	bne.n	800d15a <USB_EPStartXfer+0x7d8>
 800d144:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d146:	881b      	ldrh	r3, [r3, #0]
 800d148:	b29b      	uxth	r3, r3
 800d14a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d14e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d152:	b29a      	uxth	r2, r3
 800d154:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d156:	801a      	strh	r2, [r3, #0]
 800d158:	e067      	b.n	800d22a <USB_EPStartXfer+0x8a8>
 800d15a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d15e:	2b3e      	cmp	r3, #62	@ 0x3e
 800d160:	d81c      	bhi.n	800d19c <USB_EPStartXfer+0x81a>
 800d162:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d166:	085b      	lsrs	r3, r3, #1
 800d168:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800d16c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d170:	f003 0301 	and.w	r3, r3, #1
 800d174:	2b00      	cmp	r3, #0
 800d176:	d004      	beq.n	800d182 <USB_EPStartXfer+0x800>
 800d178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d17c:	3301      	adds	r3, #1
 800d17e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800d182:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d184:	881b      	ldrh	r3, [r3, #0]
 800d186:	b29a      	uxth	r2, r3
 800d188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d18c:	b29b      	uxth	r3, r3
 800d18e:	029b      	lsls	r3, r3, #10
 800d190:	b29b      	uxth	r3, r3
 800d192:	4313      	orrs	r3, r2
 800d194:	b29a      	uxth	r2, r3
 800d196:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d198:	801a      	strh	r2, [r3, #0]
 800d19a:	e046      	b.n	800d22a <USB_EPStartXfer+0x8a8>
 800d19c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d1a0:	095b      	lsrs	r3, r3, #5
 800d1a2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800d1a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d1aa:	f003 031f 	and.w	r3, r3, #31
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d104      	bne.n	800d1bc <USB_EPStartXfer+0x83a>
 800d1b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d1b6:	3b01      	subs	r3, #1
 800d1b8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800d1bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1be:	881b      	ldrh	r3, [r3, #0]
 800d1c0:	b29a      	uxth	r2, r3
 800d1c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d1c6:	b29b      	uxth	r3, r3
 800d1c8:	029b      	lsls	r3, r3, #10
 800d1ca:	b29b      	uxth	r3, r3
 800d1cc:	4313      	orrs	r3, r2
 800d1ce:	b29b      	uxth	r3, r3
 800d1d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d1d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d1d8:	b29a      	uxth	r2, r3
 800d1da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1dc:	801a      	strh	r2, [r3, #0]
 800d1de:	e024      	b.n	800d22a <USB_EPStartXfer+0x8a8>
 800d1e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d1e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	785b      	ldrb	r3, [r3, #1]
 800d1ec:	2b01      	cmp	r3, #1
 800d1ee:	d11c      	bne.n	800d22a <USB_EPStartXfer+0x8a8>
 800d1f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d1f4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d1fe:	b29b      	uxth	r3, r3
 800d200:	461a      	mov	r2, r3
 800d202:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d204:	4413      	add	r3, r2
 800d206:	643b      	str	r3, [r7, #64]	@ 0x40
 800d208:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d20c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	781b      	ldrb	r3, [r3, #0]
 800d214:	00da      	lsls	r2, r3, #3
 800d216:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d218:	4413      	add	r3, r2
 800d21a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d21e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d220:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d224:	b29a      	uxth	r2, r3
 800d226:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d228:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800d22a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d22e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d232:	681b      	ldr	r3, [r3, #0]
 800d234:	895b      	ldrh	r3, [r3, #10]
 800d236:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d23a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d23e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d242:	681b      	ldr	r3, [r3, #0]
 800d244:	6959      	ldr	r1, [r3, #20]
 800d246:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d24a:	b29b      	uxth	r3, r3
 800d24c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d250:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d254:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800d258:	6800      	ldr	r0, [r0, #0]
 800d25a:	f001 f87e 	bl	800e35a <USB_WritePMA>
 800d25e:	e227      	b.n	800d6b0 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800d260:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d264:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	6a1b      	ldr	r3, [r3, #32]
 800d26c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800d270:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d274:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d278:	681a      	ldr	r2, [r3, #0]
 800d27a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d27e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	781b      	ldrb	r3, [r3, #0]
 800d286:	009b      	lsls	r3, r3, #2
 800d288:	4413      	add	r3, r2
 800d28a:	881b      	ldrh	r3, [r3, #0]
 800d28c:	b29b      	uxth	r3, r3
 800d28e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800d292:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d296:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800d29a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d29e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d2a2:	681a      	ldr	r2, [r3, #0]
 800d2a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d2a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	781b      	ldrb	r3, [r3, #0]
 800d2b0:	009b      	lsls	r3, r3, #2
 800d2b2:	441a      	add	r2, r3
 800d2b4:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800d2b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d2bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d2c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d2c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d2c8:	b29b      	uxth	r3, r3
 800d2ca:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800d2cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d2d0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d2d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d2dc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d2e6:	b29b      	uxth	r3, r3
 800d2e8:	461a      	mov	r2, r3
 800d2ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d2ec:	4413      	add	r3, r2
 800d2ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d2f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d2f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d2f8:	681b      	ldr	r3, [r3, #0]
 800d2fa:	781b      	ldrb	r3, [r3, #0]
 800d2fc:	00da      	lsls	r2, r3, #3
 800d2fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d300:	4413      	add	r3, r2
 800d302:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d306:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d308:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d30c:	b29a      	uxth	r2, r3
 800d30e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d310:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800d312:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d316:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	891b      	ldrh	r3, [r3, #8]
 800d31e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d322:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d326:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	6959      	ldr	r1, [r3, #20]
 800d32e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d332:	b29b      	uxth	r3, r3
 800d334:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d338:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d33c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800d340:	6800      	ldr	r0, [r0, #0]
 800d342:	f001 f80a 	bl	800e35a <USB_WritePMA>
 800d346:	e1b3      	b.n	800d6b0 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800d348:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d34c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	6a1a      	ldr	r2, [r3, #32]
 800d354:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d358:	1ad2      	subs	r2, r2, r3
 800d35a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d35e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800d366:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d36a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d36e:	681a      	ldr	r2, [r3, #0]
 800d370:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d374:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	781b      	ldrb	r3, [r3, #0]
 800d37c:	009b      	lsls	r3, r3, #2
 800d37e:	4413      	add	r3, r2
 800d380:	881b      	ldrh	r3, [r3, #0]
 800d382:	b29b      	uxth	r3, r3
 800d384:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d388:	2b00      	cmp	r3, #0
 800d38a:	f000 80c6 	beq.w	800d51a <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d38e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d392:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	673b      	str	r3, [r7, #112]	@ 0x70
 800d39a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d39e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	785b      	ldrb	r3, [r3, #1]
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d177      	bne.n	800d49a <USB_EPStartXfer+0xb18>
 800d3aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d3ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d3b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d3ba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d3c4:	b29b      	uxth	r3, r3
 800d3c6:	461a      	mov	r2, r3
 800d3c8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d3ca:	4413      	add	r3, r2
 800d3cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d3ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d3d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	781b      	ldrb	r3, [r3, #0]
 800d3da:	00da      	lsls	r2, r3, #3
 800d3dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d3de:	4413      	add	r3, r2
 800d3e0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d3e4:	667b      	str	r3, [r7, #100]	@ 0x64
 800d3e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3e8:	881b      	ldrh	r3, [r3, #0]
 800d3ea:	b29b      	uxth	r3, r3
 800d3ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d3f0:	b29a      	uxth	r2, r3
 800d3f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3f4:	801a      	strh	r2, [r3, #0]
 800d3f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d10a      	bne.n	800d414 <USB_EPStartXfer+0xa92>
 800d3fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d400:	881b      	ldrh	r3, [r3, #0]
 800d402:	b29b      	uxth	r3, r3
 800d404:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d408:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d40c:	b29a      	uxth	r2, r3
 800d40e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d410:	801a      	strh	r2, [r3, #0]
 800d412:	e067      	b.n	800d4e4 <USB_EPStartXfer+0xb62>
 800d414:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d418:	2b3e      	cmp	r3, #62	@ 0x3e
 800d41a:	d81c      	bhi.n	800d456 <USB_EPStartXfer+0xad4>
 800d41c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d420:	085b      	lsrs	r3, r3, #1
 800d422:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800d426:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d42a:	f003 0301 	and.w	r3, r3, #1
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d004      	beq.n	800d43c <USB_EPStartXfer+0xaba>
 800d432:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800d436:	3301      	adds	r3, #1
 800d438:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800d43c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d43e:	881b      	ldrh	r3, [r3, #0]
 800d440:	b29a      	uxth	r2, r3
 800d442:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800d446:	b29b      	uxth	r3, r3
 800d448:	029b      	lsls	r3, r3, #10
 800d44a:	b29b      	uxth	r3, r3
 800d44c:	4313      	orrs	r3, r2
 800d44e:	b29a      	uxth	r2, r3
 800d450:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d452:	801a      	strh	r2, [r3, #0]
 800d454:	e046      	b.n	800d4e4 <USB_EPStartXfer+0xb62>
 800d456:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d45a:	095b      	lsrs	r3, r3, #5
 800d45c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800d460:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d464:	f003 031f 	and.w	r3, r3, #31
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d104      	bne.n	800d476 <USB_EPStartXfer+0xaf4>
 800d46c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800d470:	3b01      	subs	r3, #1
 800d472:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800d476:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d478:	881b      	ldrh	r3, [r3, #0]
 800d47a:	b29a      	uxth	r2, r3
 800d47c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800d480:	b29b      	uxth	r3, r3
 800d482:	029b      	lsls	r3, r3, #10
 800d484:	b29b      	uxth	r3, r3
 800d486:	4313      	orrs	r3, r2
 800d488:	b29b      	uxth	r3, r3
 800d48a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d48e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d492:	b29a      	uxth	r2, r3
 800d494:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d496:	801a      	strh	r2, [r3, #0]
 800d498:	e024      	b.n	800d4e4 <USB_EPStartXfer+0xb62>
 800d49a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d49e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	785b      	ldrb	r3, [r3, #1]
 800d4a6:	2b01      	cmp	r3, #1
 800d4a8:	d11c      	bne.n	800d4e4 <USB_EPStartXfer+0xb62>
 800d4aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d4ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d4b8:	b29b      	uxth	r3, r3
 800d4ba:	461a      	mov	r2, r3
 800d4bc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d4be:	4413      	add	r3, r2
 800d4c0:	673b      	str	r3, [r7, #112]	@ 0x70
 800d4c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d4c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d4ca:	681b      	ldr	r3, [r3, #0]
 800d4cc:	781b      	ldrb	r3, [r3, #0]
 800d4ce:	00da      	lsls	r2, r3, #3
 800d4d0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d4d2:	4413      	add	r3, r2
 800d4d4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d4d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d4da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d4de:	b29a      	uxth	r2, r3
 800d4e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d4e2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800d4e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d4e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	895b      	ldrh	r3, [r3, #10]
 800d4f0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d4f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d4f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	6959      	ldr	r1, [r3, #20]
 800d500:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d504:	b29b      	uxth	r3, r3
 800d506:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d50a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d50e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800d512:	6800      	ldr	r0, [r0, #0]
 800d514:	f000 ff21 	bl	800e35a <USB_WritePMA>
 800d518:	e0ca      	b.n	800d6b0 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d51a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d51e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	785b      	ldrb	r3, [r3, #1]
 800d526:	2b00      	cmp	r3, #0
 800d528:	d177      	bne.n	800d61a <USB_EPStartXfer+0xc98>
 800d52a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d52e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d536:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d53a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d544:	b29b      	uxth	r3, r3
 800d546:	461a      	mov	r2, r3
 800d548:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d54a:	4413      	add	r3, r2
 800d54c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d54e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d552:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	781b      	ldrb	r3, [r3, #0]
 800d55a:	00da      	lsls	r2, r3, #3
 800d55c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d55e:	4413      	add	r3, r2
 800d560:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d564:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d566:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d568:	881b      	ldrh	r3, [r3, #0]
 800d56a:	b29b      	uxth	r3, r3
 800d56c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d570:	b29a      	uxth	r2, r3
 800d572:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d574:	801a      	strh	r2, [r3, #0]
 800d576:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d10a      	bne.n	800d594 <USB_EPStartXfer+0xc12>
 800d57e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d580:	881b      	ldrh	r3, [r3, #0]
 800d582:	b29b      	uxth	r3, r3
 800d584:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d588:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d58c:	b29a      	uxth	r2, r3
 800d58e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d590:	801a      	strh	r2, [r3, #0]
 800d592:	e073      	b.n	800d67c <USB_EPStartXfer+0xcfa>
 800d594:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d598:	2b3e      	cmp	r3, #62	@ 0x3e
 800d59a:	d81c      	bhi.n	800d5d6 <USB_EPStartXfer+0xc54>
 800d59c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d5a0:	085b      	lsrs	r3, r3, #1
 800d5a2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800d5a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d5aa:	f003 0301 	and.w	r3, r3, #1
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d004      	beq.n	800d5bc <USB_EPStartXfer+0xc3a>
 800d5b2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800d5b6:	3301      	adds	r3, #1
 800d5b8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800d5bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d5be:	881b      	ldrh	r3, [r3, #0]
 800d5c0:	b29a      	uxth	r2, r3
 800d5c2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800d5c6:	b29b      	uxth	r3, r3
 800d5c8:	029b      	lsls	r3, r3, #10
 800d5ca:	b29b      	uxth	r3, r3
 800d5cc:	4313      	orrs	r3, r2
 800d5ce:	b29a      	uxth	r2, r3
 800d5d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d5d2:	801a      	strh	r2, [r3, #0]
 800d5d4:	e052      	b.n	800d67c <USB_EPStartXfer+0xcfa>
 800d5d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d5da:	095b      	lsrs	r3, r3, #5
 800d5dc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800d5e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d5e4:	f003 031f 	and.w	r3, r3, #31
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d104      	bne.n	800d5f6 <USB_EPStartXfer+0xc74>
 800d5ec:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800d5f0:	3b01      	subs	r3, #1
 800d5f2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800d5f6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d5f8:	881b      	ldrh	r3, [r3, #0]
 800d5fa:	b29a      	uxth	r2, r3
 800d5fc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800d600:	b29b      	uxth	r3, r3
 800d602:	029b      	lsls	r3, r3, #10
 800d604:	b29b      	uxth	r3, r3
 800d606:	4313      	orrs	r3, r2
 800d608:	b29b      	uxth	r3, r3
 800d60a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d60e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d612:	b29a      	uxth	r2, r3
 800d614:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d616:	801a      	strh	r2, [r3, #0]
 800d618:	e030      	b.n	800d67c <USB_EPStartXfer+0xcfa>
 800d61a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d61e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	785b      	ldrb	r3, [r3, #1]
 800d626:	2b01      	cmp	r3, #1
 800d628:	d128      	bne.n	800d67c <USB_EPStartXfer+0xcfa>
 800d62a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d62e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d638:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d63c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d646:	b29b      	uxth	r3, r3
 800d648:	461a      	mov	r2, r3
 800d64a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d64e:	4413      	add	r3, r2
 800d650:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d654:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d658:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	781b      	ldrb	r3, [r3, #0]
 800d660:	00da      	lsls	r2, r3, #3
 800d662:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d666:	4413      	add	r3, r2
 800d668:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d66c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d670:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d674:	b29a      	uxth	r2, r3
 800d676:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d67a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800d67c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d680:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	891b      	ldrh	r3, [r3, #8]
 800d688:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d68c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d690:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	6959      	ldr	r1, [r3, #20]
 800d698:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d69c:	b29b      	uxth	r3, r3
 800d69e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d6a2:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d6a6:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800d6aa:	6800      	ldr	r0, [r0, #0]
 800d6ac:	f000 fe55 	bl	800e35a <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800d6b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d6b4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d6b8:	681a      	ldr	r2, [r3, #0]
 800d6ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d6be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d6c2:	681b      	ldr	r3, [r3, #0]
 800d6c4:	781b      	ldrb	r3, [r3, #0]
 800d6c6:	009b      	lsls	r3, r3, #2
 800d6c8:	4413      	add	r3, r2
 800d6ca:	881b      	ldrh	r3, [r3, #0]
 800d6cc:	b29b      	uxth	r3, r3
 800d6ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d6d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d6d6:	817b      	strh	r3, [r7, #10]
 800d6d8:	897b      	ldrh	r3, [r7, #10]
 800d6da:	f083 0310 	eor.w	r3, r3, #16
 800d6de:	817b      	strh	r3, [r7, #10]
 800d6e0:	897b      	ldrh	r3, [r7, #10]
 800d6e2:	f083 0320 	eor.w	r3, r3, #32
 800d6e6:	817b      	strh	r3, [r7, #10]
 800d6e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d6ec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d6f0:	681a      	ldr	r2, [r3, #0]
 800d6f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d6f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	781b      	ldrb	r3, [r3, #0]
 800d6fe:	009b      	lsls	r3, r3, #2
 800d700:	441a      	add	r2, r3
 800d702:	897b      	ldrh	r3, [r7, #10]
 800d704:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d708:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d70c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d710:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d714:	b29b      	uxth	r3, r3
 800d716:	8013      	strh	r3, [r2, #0]
 800d718:	f000 bcdf 	b.w	800e0da <USB_EPStartXfer+0x1758>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800d71c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d720:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	7b1b      	ldrb	r3, [r3, #12]
 800d728:	2b00      	cmp	r3, #0
 800d72a:	f040 80bc 	bne.w	800d8a6 <USB_EPStartXfer+0xf24>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800d72e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d732:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	699a      	ldr	r2, [r3, #24]
 800d73a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d73e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	691b      	ldr	r3, [r3, #16]
 800d746:	429a      	cmp	r2, r3
 800d748:	d917      	bls.n	800d77a <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 800d74a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d74e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	691b      	ldr	r3, [r3, #16]
 800d756:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 800d75a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d75e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	699a      	ldr	r2, [r3, #24]
 800d766:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d76a:	1ad2      	subs	r2, r2, r3
 800d76c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d770:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	619a      	str	r2, [r3, #24]
 800d778:	e00e      	b.n	800d798 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 800d77a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d77e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	699b      	ldr	r3, [r3, #24]
 800d786:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 800d78a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d78e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d792:	681b      	ldr	r3, [r3, #0]
 800d794:	2200      	movs	r2, #0
 800d796:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800d798:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d79c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d7a0:	681b      	ldr	r3, [r3, #0]
 800d7a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d7a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d7aa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d7b4:	b29b      	uxth	r3, r3
 800d7b6:	461a      	mov	r2, r3
 800d7b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d7bc:	4413      	add	r3, r2
 800d7be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d7c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d7c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	781b      	ldrb	r3, [r3, #0]
 800d7ce:	00da      	lsls	r2, r3, #3
 800d7d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d7d4:	4413      	add	r3, r2
 800d7d6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d7da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d7de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d7e2:	881b      	ldrh	r3, [r3, #0]
 800d7e4:	b29b      	uxth	r3, r3
 800d7e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d7ea:	b29a      	uxth	r2, r3
 800d7ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d7f0:	801a      	strh	r2, [r3, #0]
 800d7f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d10d      	bne.n	800d816 <USB_EPStartXfer+0xe94>
 800d7fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d7fe:	881b      	ldrh	r3, [r3, #0]
 800d800:	b29b      	uxth	r3, r3
 800d802:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d806:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d80a:	b29a      	uxth	r2, r3
 800d80c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d810:	801a      	strh	r2, [r3, #0]
 800d812:	f000 bc28 	b.w	800e066 <USB_EPStartXfer+0x16e4>
 800d816:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d81a:	2b3e      	cmp	r3, #62	@ 0x3e
 800d81c:	d81f      	bhi.n	800d85e <USB_EPStartXfer+0xedc>
 800d81e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d822:	085b      	lsrs	r3, r3, #1
 800d824:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800d828:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d82c:	f003 0301 	and.w	r3, r3, #1
 800d830:	2b00      	cmp	r3, #0
 800d832:	d004      	beq.n	800d83e <USB_EPStartXfer+0xebc>
 800d834:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800d838:	3301      	adds	r3, #1
 800d83a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800d83e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d842:	881b      	ldrh	r3, [r3, #0]
 800d844:	b29a      	uxth	r2, r3
 800d846:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800d84a:	b29b      	uxth	r3, r3
 800d84c:	029b      	lsls	r3, r3, #10
 800d84e:	b29b      	uxth	r3, r3
 800d850:	4313      	orrs	r3, r2
 800d852:	b29a      	uxth	r2, r3
 800d854:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d858:	801a      	strh	r2, [r3, #0]
 800d85a:	f000 bc04 	b.w	800e066 <USB_EPStartXfer+0x16e4>
 800d85e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d862:	095b      	lsrs	r3, r3, #5
 800d864:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800d868:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d86c:	f003 031f 	and.w	r3, r3, #31
 800d870:	2b00      	cmp	r3, #0
 800d872:	d104      	bne.n	800d87e <USB_EPStartXfer+0xefc>
 800d874:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800d878:	3b01      	subs	r3, #1
 800d87a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800d87e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d882:	881b      	ldrh	r3, [r3, #0]
 800d884:	b29a      	uxth	r2, r3
 800d886:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800d88a:	b29b      	uxth	r3, r3
 800d88c:	029b      	lsls	r3, r3, #10
 800d88e:	b29b      	uxth	r3, r3
 800d890:	4313      	orrs	r3, r2
 800d892:	b29b      	uxth	r3, r3
 800d894:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d898:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d89c:	b29a      	uxth	r2, r3
 800d89e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d8a2:	801a      	strh	r2, [r3, #0]
 800d8a4:	e3df      	b.n	800e066 <USB_EPStartXfer+0x16e4>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800d8a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d8aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	78db      	ldrb	r3, [r3, #3]
 800d8b2:	2b02      	cmp	r3, #2
 800d8b4:	f040 8218 	bne.w	800dce8 <USB_EPStartXfer+0x1366>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800d8b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d8bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	785b      	ldrb	r3, [r3, #1]
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	f040 809d 	bne.w	800da04 <USB_EPStartXfer+0x1082>
 800d8ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d8ce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d8d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d8dc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d8e0:	681b      	ldr	r3, [r3, #0]
 800d8e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d8e6:	b29b      	uxth	r3, r3
 800d8e8:	461a      	mov	r2, r3
 800d8ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d8ee:	4413      	add	r3, r2
 800d8f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d8f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d8f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	781b      	ldrb	r3, [r3, #0]
 800d900:	00da      	lsls	r2, r3, #3
 800d902:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d906:	4413      	add	r3, r2
 800d908:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d90c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d910:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d914:	881b      	ldrh	r3, [r3, #0]
 800d916:	b29b      	uxth	r3, r3
 800d918:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d91c:	b29a      	uxth	r2, r3
 800d91e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d922:	801a      	strh	r2, [r3, #0]
 800d924:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d928:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	691b      	ldr	r3, [r3, #16]
 800d930:	2b00      	cmp	r3, #0
 800d932:	d10c      	bne.n	800d94e <USB_EPStartXfer+0xfcc>
 800d934:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d938:	881b      	ldrh	r3, [r3, #0]
 800d93a:	b29b      	uxth	r3, r3
 800d93c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d940:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d944:	b29a      	uxth	r2, r3
 800d946:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d94a:	801a      	strh	r2, [r3, #0]
 800d94c:	e08f      	b.n	800da6e <USB_EPStartXfer+0x10ec>
 800d94e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d952:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	691b      	ldr	r3, [r3, #16]
 800d95a:	2b3e      	cmp	r3, #62	@ 0x3e
 800d95c:	d826      	bhi.n	800d9ac <USB_EPStartXfer+0x102a>
 800d95e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d962:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	691b      	ldr	r3, [r3, #16]
 800d96a:	085b      	lsrs	r3, r3, #1
 800d96c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800d970:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d974:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d978:	681b      	ldr	r3, [r3, #0]
 800d97a:	691b      	ldr	r3, [r3, #16]
 800d97c:	f003 0301 	and.w	r3, r3, #1
 800d980:	2b00      	cmp	r3, #0
 800d982:	d004      	beq.n	800d98e <USB_EPStartXfer+0x100c>
 800d984:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d988:	3301      	adds	r3, #1
 800d98a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800d98e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d992:	881b      	ldrh	r3, [r3, #0]
 800d994:	b29a      	uxth	r2, r3
 800d996:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d99a:	b29b      	uxth	r3, r3
 800d99c:	029b      	lsls	r3, r3, #10
 800d99e:	b29b      	uxth	r3, r3
 800d9a0:	4313      	orrs	r3, r2
 800d9a2:	b29a      	uxth	r2, r3
 800d9a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d9a8:	801a      	strh	r2, [r3, #0]
 800d9aa:	e060      	b.n	800da6e <USB_EPStartXfer+0x10ec>
 800d9ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d9b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	691b      	ldr	r3, [r3, #16]
 800d9b8:	095b      	lsrs	r3, r3, #5
 800d9ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800d9be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d9c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d9c6:	681b      	ldr	r3, [r3, #0]
 800d9c8:	691b      	ldr	r3, [r3, #16]
 800d9ca:	f003 031f 	and.w	r3, r3, #31
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d104      	bne.n	800d9dc <USB_EPStartXfer+0x105a>
 800d9d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d9d6:	3b01      	subs	r3, #1
 800d9d8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800d9dc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d9e0:	881b      	ldrh	r3, [r3, #0]
 800d9e2:	b29a      	uxth	r2, r3
 800d9e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d9e8:	b29b      	uxth	r3, r3
 800d9ea:	029b      	lsls	r3, r3, #10
 800d9ec:	b29b      	uxth	r3, r3
 800d9ee:	4313      	orrs	r3, r2
 800d9f0:	b29b      	uxth	r3, r3
 800d9f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d9f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d9fa:	b29a      	uxth	r2, r3
 800d9fc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800da00:	801a      	strh	r2, [r3, #0]
 800da02:	e034      	b.n	800da6e <USB_EPStartXfer+0x10ec>
 800da04:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da08:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	785b      	ldrb	r3, [r3, #1]
 800da10:	2b01      	cmp	r3, #1
 800da12:	d12c      	bne.n	800da6e <USB_EPStartXfer+0x10ec>
 800da14:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da18:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800da22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da26:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800da30:	b29b      	uxth	r3, r3
 800da32:	461a      	mov	r2, r3
 800da34:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800da38:	4413      	add	r3, r2
 800da3a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800da3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da42:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	781b      	ldrb	r3, [r3, #0]
 800da4a:	00da      	lsls	r2, r3, #3
 800da4c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800da50:	4413      	add	r3, r2
 800da52:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800da56:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800da5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da5e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	691b      	ldr	r3, [r3, #16]
 800da66:	b29a      	uxth	r2, r3
 800da68:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800da6c:	801a      	strh	r2, [r3, #0]
 800da6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da72:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800da7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da80:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	785b      	ldrb	r3, [r3, #1]
 800da88:	2b00      	cmp	r3, #0
 800da8a:	f040 809d 	bne.w	800dbc8 <USB_EPStartXfer+0x1246>
 800da8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da92:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800da9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800daa0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800daa4:	681b      	ldr	r3, [r3, #0]
 800daa6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800daaa:	b29b      	uxth	r3, r3
 800daac:	461a      	mov	r2, r3
 800daae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800dab2:	4413      	add	r3, r2
 800dab4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800dab8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dabc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	781b      	ldrb	r3, [r3, #0]
 800dac4:	00da      	lsls	r2, r3, #3
 800dac6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800daca:	4413      	add	r3, r2
 800dacc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dad0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800dad4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800dad8:	881b      	ldrh	r3, [r3, #0]
 800dada:	b29b      	uxth	r3, r3
 800dadc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dae0:	b29a      	uxth	r2, r3
 800dae2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800dae6:	801a      	strh	r2, [r3, #0]
 800dae8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800daec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	691b      	ldr	r3, [r3, #16]
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d10c      	bne.n	800db12 <USB_EPStartXfer+0x1190>
 800daf8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800dafc:	881b      	ldrh	r3, [r3, #0]
 800dafe:	b29b      	uxth	r3, r3
 800db00:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800db04:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800db08:	b29a      	uxth	r2, r3
 800db0a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800db0e:	801a      	strh	r2, [r3, #0]
 800db10:	e088      	b.n	800dc24 <USB_EPStartXfer+0x12a2>
 800db12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	691b      	ldr	r3, [r3, #16]
 800db1e:	2b3e      	cmp	r3, #62	@ 0x3e
 800db20:	d826      	bhi.n	800db70 <USB_EPStartXfer+0x11ee>
 800db22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	691b      	ldr	r3, [r3, #16]
 800db2e:	085b      	lsrs	r3, r3, #1
 800db30:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800db34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	691b      	ldr	r3, [r3, #16]
 800db40:	f003 0301 	and.w	r3, r3, #1
 800db44:	2b00      	cmp	r3, #0
 800db46:	d004      	beq.n	800db52 <USB_EPStartXfer+0x11d0>
 800db48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800db4c:	3301      	adds	r3, #1
 800db4e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800db52:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800db56:	881b      	ldrh	r3, [r3, #0]
 800db58:	b29a      	uxth	r2, r3
 800db5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800db5e:	b29b      	uxth	r3, r3
 800db60:	029b      	lsls	r3, r3, #10
 800db62:	b29b      	uxth	r3, r3
 800db64:	4313      	orrs	r3, r2
 800db66:	b29a      	uxth	r2, r3
 800db68:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800db6c:	801a      	strh	r2, [r3, #0]
 800db6e:	e059      	b.n	800dc24 <USB_EPStartXfer+0x12a2>
 800db70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800db78:	681b      	ldr	r3, [r3, #0]
 800db7a:	691b      	ldr	r3, [r3, #16]
 800db7c:	095b      	lsrs	r3, r3, #5
 800db7e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800db82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db86:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	691b      	ldr	r3, [r3, #16]
 800db8e:	f003 031f 	and.w	r3, r3, #31
 800db92:	2b00      	cmp	r3, #0
 800db94:	d104      	bne.n	800dba0 <USB_EPStartXfer+0x121e>
 800db96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800db9a:	3b01      	subs	r3, #1
 800db9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800dba0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800dba4:	881b      	ldrh	r3, [r3, #0]
 800dba6:	b29a      	uxth	r2, r3
 800dba8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dbac:	b29b      	uxth	r3, r3
 800dbae:	029b      	lsls	r3, r3, #10
 800dbb0:	b29b      	uxth	r3, r3
 800dbb2:	4313      	orrs	r3, r2
 800dbb4:	b29b      	uxth	r3, r3
 800dbb6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dbba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dbbe:	b29a      	uxth	r2, r3
 800dbc0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800dbc4:	801a      	strh	r2, [r3, #0]
 800dbc6:	e02d      	b.n	800dc24 <USB_EPStartXfer+0x12a2>
 800dbc8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dbcc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dbd0:	681b      	ldr	r3, [r3, #0]
 800dbd2:	785b      	ldrb	r3, [r3, #1]
 800dbd4:	2b01      	cmp	r3, #1
 800dbd6:	d125      	bne.n	800dc24 <USB_EPStartXfer+0x12a2>
 800dbd8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dbdc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dbe6:	b29b      	uxth	r3, r3
 800dbe8:	461a      	mov	r2, r3
 800dbea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800dbee:	4413      	add	r3, r2
 800dbf0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800dbf4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dbf8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	781b      	ldrb	r3, [r3, #0]
 800dc00:	00da      	lsls	r2, r3, #3
 800dc02:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800dc06:	4413      	add	r3, r2
 800dc08:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dc0c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800dc10:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dc14:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	691b      	ldr	r3, [r3, #16]
 800dc1c:	b29a      	uxth	r2, r3
 800dc1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800dc22:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800dc24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dc28:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	69db      	ldr	r3, [r3, #28]
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	f000 8218 	beq.w	800e066 <USB_EPStartXfer+0x16e4>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800dc36:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dc3a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dc3e:	681a      	ldr	r2, [r3, #0]
 800dc40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dc44:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dc48:	681b      	ldr	r3, [r3, #0]
 800dc4a:	781b      	ldrb	r3, [r3, #0]
 800dc4c:	009b      	lsls	r3, r3, #2
 800dc4e:	4413      	add	r3, r2
 800dc50:	881b      	ldrh	r3, [r3, #0]
 800dc52:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800dc56:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800dc5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d005      	beq.n	800dc6e <USB_EPStartXfer+0x12ec>
 800dc62:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800dc66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d10d      	bne.n	800dc8a <USB_EPStartXfer+0x1308>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800dc6e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800dc72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	f040 81f5 	bne.w	800e066 <USB_EPStartXfer+0x16e4>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800dc7c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800dc80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	f040 81ee 	bne.w	800e066 <USB_EPStartXfer+0x16e4>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800dc8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dc8e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dc92:	681a      	ldr	r2, [r3, #0]
 800dc94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dc98:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	781b      	ldrb	r3, [r3, #0]
 800dca0:	009b      	lsls	r3, r3, #2
 800dca2:	4413      	add	r3, r2
 800dca4:	881b      	ldrh	r3, [r3, #0]
 800dca6:	b29b      	uxth	r3, r3
 800dca8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dcac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dcb0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800dcb4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dcb8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dcbc:	681a      	ldr	r2, [r3, #0]
 800dcbe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dcc2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	781b      	ldrb	r3, [r3, #0]
 800dcca:	009b      	lsls	r3, r3, #2
 800dccc:	441a      	add	r2, r3
 800dcce:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800dcd2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dcd6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dcda:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dcde:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800dce2:	b29b      	uxth	r3, r3
 800dce4:	8013      	strh	r3, [r2, #0]
 800dce6:	e1be      	b.n	800e066 <USB_EPStartXfer+0x16e4>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800dce8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dcec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dcf0:	681b      	ldr	r3, [r3, #0]
 800dcf2:	78db      	ldrb	r3, [r3, #3]
 800dcf4:	2b01      	cmp	r3, #1
 800dcf6:	f040 81b4 	bne.w	800e062 <USB_EPStartXfer+0x16e0>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800dcfa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dcfe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	699a      	ldr	r2, [r3, #24]
 800dd06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd0a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	691b      	ldr	r3, [r3, #16]
 800dd12:	429a      	cmp	r2, r3
 800dd14:	d917      	bls.n	800dd46 <USB_EPStartXfer+0x13c4>
        {
          len = ep->maxpacket;
 800dd16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd1a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	691b      	ldr	r3, [r3, #16]
 800dd22:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 800dd26:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd2a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	699a      	ldr	r2, [r3, #24]
 800dd32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dd36:	1ad2      	subs	r2, r2, r3
 800dd38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd3c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	619a      	str	r2, [r3, #24]
 800dd44:	e00e      	b.n	800dd64 <USB_EPStartXfer+0x13e2>
        }
        else
        {
          len = ep->xfer_len;
 800dd46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd4a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	699b      	ldr	r3, [r3, #24]
 800dd52:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 800dd56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd5a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	2200      	movs	r2, #0
 800dd62:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800dd64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd68:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	785b      	ldrb	r3, [r3, #1]
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	f040 8085 	bne.w	800de80 <USB_EPStartXfer+0x14fe>
 800dd76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd7a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800dd84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd88:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dd8c:	681b      	ldr	r3, [r3, #0]
 800dd8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dd92:	b29b      	uxth	r3, r3
 800dd94:	461a      	mov	r2, r3
 800dd96:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800dd9a:	4413      	add	r3, r2
 800dd9c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800dda0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dda4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	781b      	ldrb	r3, [r3, #0]
 800ddac:	00da      	lsls	r2, r3, #3
 800ddae:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800ddb2:	4413      	add	r3, r2
 800ddb4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ddb8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ddbc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ddc0:	881b      	ldrh	r3, [r3, #0]
 800ddc2:	b29b      	uxth	r3, r3
 800ddc4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ddc8:	b29a      	uxth	r2, r3
 800ddca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ddce:	801a      	strh	r2, [r3, #0]
 800ddd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d10c      	bne.n	800ddf2 <USB_EPStartXfer+0x1470>
 800ddd8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800dddc:	881b      	ldrh	r3, [r3, #0]
 800ddde:	b29b      	uxth	r3, r3
 800dde0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dde4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dde8:	b29a      	uxth	r2, r3
 800ddea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ddee:	801a      	strh	r2, [r3, #0]
 800ddf0:	e077      	b.n	800dee2 <USB_EPStartXfer+0x1560>
 800ddf2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ddf6:	2b3e      	cmp	r3, #62	@ 0x3e
 800ddf8:	d81e      	bhi.n	800de38 <USB_EPStartXfer+0x14b6>
 800ddfa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ddfe:	085b      	lsrs	r3, r3, #1
 800de00:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800de04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800de08:	f003 0301 	and.w	r3, r3, #1
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d004      	beq.n	800de1a <USB_EPStartXfer+0x1498>
 800de10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800de14:	3301      	adds	r3, #1
 800de16:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800de1a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800de1e:	881b      	ldrh	r3, [r3, #0]
 800de20:	b29a      	uxth	r2, r3
 800de22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800de26:	b29b      	uxth	r3, r3
 800de28:	029b      	lsls	r3, r3, #10
 800de2a:	b29b      	uxth	r3, r3
 800de2c:	4313      	orrs	r3, r2
 800de2e:	b29a      	uxth	r2, r3
 800de30:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800de34:	801a      	strh	r2, [r3, #0]
 800de36:	e054      	b.n	800dee2 <USB_EPStartXfer+0x1560>
 800de38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800de3c:	095b      	lsrs	r3, r3, #5
 800de3e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800de42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800de46:	f003 031f 	and.w	r3, r3, #31
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	d104      	bne.n	800de58 <USB_EPStartXfer+0x14d6>
 800de4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800de52:	3b01      	subs	r3, #1
 800de54:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800de58:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800de5c:	881b      	ldrh	r3, [r3, #0]
 800de5e:	b29a      	uxth	r2, r3
 800de60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800de64:	b29b      	uxth	r3, r3
 800de66:	029b      	lsls	r3, r3, #10
 800de68:	b29b      	uxth	r3, r3
 800de6a:	4313      	orrs	r3, r2
 800de6c:	b29b      	uxth	r3, r3
 800de6e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800de72:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800de76:	b29a      	uxth	r2, r3
 800de78:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800de7c:	801a      	strh	r2, [r3, #0]
 800de7e:	e030      	b.n	800dee2 <USB_EPStartXfer+0x1560>
 800de80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800de84:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	785b      	ldrb	r3, [r3, #1]
 800de8c:	2b01      	cmp	r3, #1
 800de8e:	d128      	bne.n	800dee2 <USB_EPStartXfer+0x1560>
 800de90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800de94:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800de9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dea2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800deac:	b29b      	uxth	r3, r3
 800deae:	461a      	mov	r2, r3
 800deb0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800deb4:	4413      	add	r3, r2
 800deb6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800deba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800debe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dec2:	681b      	ldr	r3, [r3, #0]
 800dec4:	781b      	ldrb	r3, [r3, #0]
 800dec6:	00da      	lsls	r2, r3, #3
 800dec8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800decc:	4413      	add	r3, r2
 800dece:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ded2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ded6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800deda:	b29a      	uxth	r2, r3
 800dedc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800dee0:	801a      	strh	r2, [r3, #0]
 800dee2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dee6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800deea:	681b      	ldr	r3, [r3, #0]
 800deec:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800def0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800def4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	785b      	ldrb	r3, [r3, #1]
 800defc:	2b00      	cmp	r3, #0
 800defe:	f040 8085 	bne.w	800e00c <USB_EPStartXfer+0x168a>
 800df02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df06:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800df10:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df14:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800df1e:	b29b      	uxth	r3, r3
 800df20:	461a      	mov	r2, r3
 800df22:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800df26:	4413      	add	r3, r2
 800df28:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800df2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df30:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	781b      	ldrb	r3, [r3, #0]
 800df38:	00da      	lsls	r2, r3, #3
 800df3a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800df3e:	4413      	add	r3, r2
 800df40:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800df44:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800df48:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800df4c:	881b      	ldrh	r3, [r3, #0]
 800df4e:	b29b      	uxth	r3, r3
 800df50:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800df54:	b29a      	uxth	r2, r3
 800df56:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800df5a:	801a      	strh	r2, [r3, #0]
 800df5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800df60:	2b00      	cmp	r3, #0
 800df62:	d10c      	bne.n	800df7e <USB_EPStartXfer+0x15fc>
 800df64:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800df68:	881b      	ldrh	r3, [r3, #0]
 800df6a:	b29b      	uxth	r3, r3
 800df6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800df70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800df74:	b29a      	uxth	r2, r3
 800df76:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800df7a:	801a      	strh	r2, [r3, #0]
 800df7c:	e073      	b.n	800e066 <USB_EPStartXfer+0x16e4>
 800df7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800df82:	2b3e      	cmp	r3, #62	@ 0x3e
 800df84:	d81e      	bhi.n	800dfc4 <USB_EPStartXfer+0x1642>
 800df86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800df8a:	085b      	lsrs	r3, r3, #1
 800df8c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800df90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800df94:	f003 0301 	and.w	r3, r3, #1
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d004      	beq.n	800dfa6 <USB_EPStartXfer+0x1624>
 800df9c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dfa0:	3301      	adds	r3, #1
 800dfa2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800dfa6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800dfaa:	881b      	ldrh	r3, [r3, #0]
 800dfac:	b29a      	uxth	r2, r3
 800dfae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dfb2:	b29b      	uxth	r3, r3
 800dfb4:	029b      	lsls	r3, r3, #10
 800dfb6:	b29b      	uxth	r3, r3
 800dfb8:	4313      	orrs	r3, r2
 800dfba:	b29a      	uxth	r2, r3
 800dfbc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800dfc0:	801a      	strh	r2, [r3, #0]
 800dfc2:	e050      	b.n	800e066 <USB_EPStartXfer+0x16e4>
 800dfc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dfc8:	095b      	lsrs	r3, r3, #5
 800dfca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800dfce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dfd2:	f003 031f 	and.w	r3, r3, #31
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d104      	bne.n	800dfe4 <USB_EPStartXfer+0x1662>
 800dfda:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dfde:	3b01      	subs	r3, #1
 800dfe0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800dfe4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800dfe8:	881b      	ldrh	r3, [r3, #0]
 800dfea:	b29a      	uxth	r2, r3
 800dfec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dff0:	b29b      	uxth	r3, r3
 800dff2:	029b      	lsls	r3, r3, #10
 800dff4:	b29b      	uxth	r3, r3
 800dff6:	4313      	orrs	r3, r2
 800dff8:	b29b      	uxth	r3, r3
 800dffa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dffe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e002:	b29a      	uxth	r2, r3
 800e004:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e008:	801a      	strh	r2, [r3, #0]
 800e00a:	e02c      	b.n	800e066 <USB_EPStartXfer+0x16e4>
 800e00c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e010:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e014:	681b      	ldr	r3, [r3, #0]
 800e016:	785b      	ldrb	r3, [r3, #1]
 800e018:	2b01      	cmp	r3, #1
 800e01a:	d124      	bne.n	800e066 <USB_EPStartXfer+0x16e4>
 800e01c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e020:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e02a:	b29b      	uxth	r3, r3
 800e02c:	461a      	mov	r2, r3
 800e02e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800e032:	4413      	add	r3, r2
 800e034:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e038:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e03c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e040:	681b      	ldr	r3, [r3, #0]
 800e042:	781b      	ldrb	r3, [r3, #0]
 800e044:	00da      	lsls	r2, r3, #3
 800e046:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800e04a:	4413      	add	r3, r2
 800e04c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e050:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e054:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e058:	b29a      	uxth	r2, r3
 800e05a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800e05e:	801a      	strh	r2, [r3, #0]
 800e060:	e001      	b.n	800e066 <USB_EPStartXfer+0x16e4>
      }
      else
      {
        return HAL_ERROR;
 800e062:	2301      	movs	r3, #1
 800e064:	e03a      	b.n	800e0dc <USB_EPStartXfer+0x175a>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e066:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e06a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e06e:	681a      	ldr	r2, [r3, #0]
 800e070:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e074:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e078:	681b      	ldr	r3, [r3, #0]
 800e07a:	781b      	ldrb	r3, [r3, #0]
 800e07c:	009b      	lsls	r3, r3, #2
 800e07e:	4413      	add	r3, r2
 800e080:	881b      	ldrh	r3, [r3, #0]
 800e082:	b29b      	uxth	r3, r3
 800e084:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e088:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e08c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e090:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e094:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e098:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e09c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e0a0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e0a4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e0a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e0ac:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e0b0:	681a      	ldr	r2, [r3, #0]
 800e0b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e0b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	781b      	ldrb	r3, [r3, #0]
 800e0be:	009b      	lsls	r3, r3, #2
 800e0c0:	441a      	add	r2, r3
 800e0c2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e0c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e0ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e0ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e0d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e0d6:	b29b      	uxth	r3, r3
 800e0d8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e0da:	2300      	movs	r3, #0
}
 800e0dc:	4618      	mov	r0, r3
 800e0de:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800e0e2:	46bd      	mov	sp, r7
 800e0e4:	bd80      	pop	{r7, pc}

0800e0e6 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e0e6:	b480      	push	{r7}
 800e0e8:	b085      	sub	sp, #20
 800e0ea:	af00      	add	r7, sp, #0
 800e0ec:	6078      	str	r0, [r7, #4]
 800e0ee:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800e0f0:	683b      	ldr	r3, [r7, #0]
 800e0f2:	785b      	ldrb	r3, [r3, #1]
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d020      	beq.n	800e13a <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800e0f8:	687a      	ldr	r2, [r7, #4]
 800e0fa:	683b      	ldr	r3, [r7, #0]
 800e0fc:	781b      	ldrb	r3, [r3, #0]
 800e0fe:	009b      	lsls	r3, r3, #2
 800e100:	4413      	add	r3, r2
 800e102:	881b      	ldrh	r3, [r3, #0]
 800e104:	b29b      	uxth	r3, r3
 800e106:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e10a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e10e:	81bb      	strh	r3, [r7, #12]
 800e110:	89bb      	ldrh	r3, [r7, #12]
 800e112:	f083 0310 	eor.w	r3, r3, #16
 800e116:	81bb      	strh	r3, [r7, #12]
 800e118:	687a      	ldr	r2, [r7, #4]
 800e11a:	683b      	ldr	r3, [r7, #0]
 800e11c:	781b      	ldrb	r3, [r3, #0]
 800e11e:	009b      	lsls	r3, r3, #2
 800e120:	441a      	add	r2, r3
 800e122:	89bb      	ldrh	r3, [r7, #12]
 800e124:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e128:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e12c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e130:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e134:	b29b      	uxth	r3, r3
 800e136:	8013      	strh	r3, [r2, #0]
 800e138:	e01f      	b.n	800e17a <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800e13a:	687a      	ldr	r2, [r7, #4]
 800e13c:	683b      	ldr	r3, [r7, #0]
 800e13e:	781b      	ldrb	r3, [r3, #0]
 800e140:	009b      	lsls	r3, r3, #2
 800e142:	4413      	add	r3, r2
 800e144:	881b      	ldrh	r3, [r3, #0]
 800e146:	b29b      	uxth	r3, r3
 800e148:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e14c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e150:	81fb      	strh	r3, [r7, #14]
 800e152:	89fb      	ldrh	r3, [r7, #14]
 800e154:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e158:	81fb      	strh	r3, [r7, #14]
 800e15a:	687a      	ldr	r2, [r7, #4]
 800e15c:	683b      	ldr	r3, [r7, #0]
 800e15e:	781b      	ldrb	r3, [r3, #0]
 800e160:	009b      	lsls	r3, r3, #2
 800e162:	441a      	add	r2, r3
 800e164:	89fb      	ldrh	r3, [r7, #14]
 800e166:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e16a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e16e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e172:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e176:	b29b      	uxth	r3, r3
 800e178:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e17a:	2300      	movs	r3, #0
}
 800e17c:	4618      	mov	r0, r3
 800e17e:	3714      	adds	r7, #20
 800e180:	46bd      	mov	sp, r7
 800e182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e186:	4770      	bx	lr

0800e188 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e188:	b480      	push	{r7}
 800e18a:	b087      	sub	sp, #28
 800e18c:	af00      	add	r7, sp, #0
 800e18e:	6078      	str	r0, [r7, #4]
 800e190:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800e192:	683b      	ldr	r3, [r7, #0]
 800e194:	7b1b      	ldrb	r3, [r3, #12]
 800e196:	2b00      	cmp	r3, #0
 800e198:	f040 809d 	bne.w	800e2d6 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800e19c:	683b      	ldr	r3, [r7, #0]
 800e19e:	785b      	ldrb	r3, [r3, #1]
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d04c      	beq.n	800e23e <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e1a4:	687a      	ldr	r2, [r7, #4]
 800e1a6:	683b      	ldr	r3, [r7, #0]
 800e1a8:	781b      	ldrb	r3, [r3, #0]
 800e1aa:	009b      	lsls	r3, r3, #2
 800e1ac:	4413      	add	r3, r2
 800e1ae:	881b      	ldrh	r3, [r3, #0]
 800e1b0:	823b      	strh	r3, [r7, #16]
 800e1b2:	8a3b      	ldrh	r3, [r7, #16]
 800e1b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d01b      	beq.n	800e1f4 <USB_EPClearStall+0x6c>
 800e1bc:	687a      	ldr	r2, [r7, #4]
 800e1be:	683b      	ldr	r3, [r7, #0]
 800e1c0:	781b      	ldrb	r3, [r3, #0]
 800e1c2:	009b      	lsls	r3, r3, #2
 800e1c4:	4413      	add	r3, r2
 800e1c6:	881b      	ldrh	r3, [r3, #0]
 800e1c8:	b29b      	uxth	r3, r3
 800e1ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e1ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e1d2:	81fb      	strh	r3, [r7, #14]
 800e1d4:	687a      	ldr	r2, [r7, #4]
 800e1d6:	683b      	ldr	r3, [r7, #0]
 800e1d8:	781b      	ldrb	r3, [r3, #0]
 800e1da:	009b      	lsls	r3, r3, #2
 800e1dc:	441a      	add	r2, r3
 800e1de:	89fb      	ldrh	r3, [r7, #14]
 800e1e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e1e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e1e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e1ec:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e1f0:	b29b      	uxth	r3, r3
 800e1f2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e1f4:	683b      	ldr	r3, [r7, #0]
 800e1f6:	78db      	ldrb	r3, [r3, #3]
 800e1f8:	2b01      	cmp	r3, #1
 800e1fa:	d06c      	beq.n	800e2d6 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800e1fc:	687a      	ldr	r2, [r7, #4]
 800e1fe:	683b      	ldr	r3, [r7, #0]
 800e200:	781b      	ldrb	r3, [r3, #0]
 800e202:	009b      	lsls	r3, r3, #2
 800e204:	4413      	add	r3, r2
 800e206:	881b      	ldrh	r3, [r3, #0]
 800e208:	b29b      	uxth	r3, r3
 800e20a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e20e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e212:	81bb      	strh	r3, [r7, #12]
 800e214:	89bb      	ldrh	r3, [r7, #12]
 800e216:	f083 0320 	eor.w	r3, r3, #32
 800e21a:	81bb      	strh	r3, [r7, #12]
 800e21c:	687a      	ldr	r2, [r7, #4]
 800e21e:	683b      	ldr	r3, [r7, #0]
 800e220:	781b      	ldrb	r3, [r3, #0]
 800e222:	009b      	lsls	r3, r3, #2
 800e224:	441a      	add	r2, r3
 800e226:	89bb      	ldrh	r3, [r7, #12]
 800e228:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e22c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e230:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e234:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e238:	b29b      	uxth	r3, r3
 800e23a:	8013      	strh	r3, [r2, #0]
 800e23c:	e04b      	b.n	800e2d6 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e23e:	687a      	ldr	r2, [r7, #4]
 800e240:	683b      	ldr	r3, [r7, #0]
 800e242:	781b      	ldrb	r3, [r3, #0]
 800e244:	009b      	lsls	r3, r3, #2
 800e246:	4413      	add	r3, r2
 800e248:	881b      	ldrh	r3, [r3, #0]
 800e24a:	82fb      	strh	r3, [r7, #22]
 800e24c:	8afb      	ldrh	r3, [r7, #22]
 800e24e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e252:	2b00      	cmp	r3, #0
 800e254:	d01b      	beq.n	800e28e <USB_EPClearStall+0x106>
 800e256:	687a      	ldr	r2, [r7, #4]
 800e258:	683b      	ldr	r3, [r7, #0]
 800e25a:	781b      	ldrb	r3, [r3, #0]
 800e25c:	009b      	lsls	r3, r3, #2
 800e25e:	4413      	add	r3, r2
 800e260:	881b      	ldrh	r3, [r3, #0]
 800e262:	b29b      	uxth	r3, r3
 800e264:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e268:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e26c:	82bb      	strh	r3, [r7, #20]
 800e26e:	687a      	ldr	r2, [r7, #4]
 800e270:	683b      	ldr	r3, [r7, #0]
 800e272:	781b      	ldrb	r3, [r3, #0]
 800e274:	009b      	lsls	r3, r3, #2
 800e276:	441a      	add	r2, r3
 800e278:	8abb      	ldrh	r3, [r7, #20]
 800e27a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e27e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e282:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e286:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e28a:	b29b      	uxth	r3, r3
 800e28c:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e28e:	687a      	ldr	r2, [r7, #4]
 800e290:	683b      	ldr	r3, [r7, #0]
 800e292:	781b      	ldrb	r3, [r3, #0]
 800e294:	009b      	lsls	r3, r3, #2
 800e296:	4413      	add	r3, r2
 800e298:	881b      	ldrh	r3, [r3, #0]
 800e29a:	b29b      	uxth	r3, r3
 800e29c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e2a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e2a4:	827b      	strh	r3, [r7, #18]
 800e2a6:	8a7b      	ldrh	r3, [r7, #18]
 800e2a8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e2ac:	827b      	strh	r3, [r7, #18]
 800e2ae:	8a7b      	ldrh	r3, [r7, #18]
 800e2b0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e2b4:	827b      	strh	r3, [r7, #18]
 800e2b6:	687a      	ldr	r2, [r7, #4]
 800e2b8:	683b      	ldr	r3, [r7, #0]
 800e2ba:	781b      	ldrb	r3, [r3, #0]
 800e2bc:	009b      	lsls	r3, r3, #2
 800e2be:	441a      	add	r2, r3
 800e2c0:	8a7b      	ldrh	r3, [r7, #18]
 800e2c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e2c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e2ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e2ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e2d2:	b29b      	uxth	r3, r3
 800e2d4:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800e2d6:	2300      	movs	r3, #0
}
 800e2d8:	4618      	mov	r0, r3
 800e2da:	371c      	adds	r7, #28
 800e2dc:	46bd      	mov	sp, r7
 800e2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2e2:	4770      	bx	lr

0800e2e4 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800e2e4:	b480      	push	{r7}
 800e2e6:	b083      	sub	sp, #12
 800e2e8:	af00      	add	r7, sp, #0
 800e2ea:	6078      	str	r0, [r7, #4]
 800e2ec:	460b      	mov	r3, r1
 800e2ee:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800e2f0:	78fb      	ldrb	r3, [r7, #3]
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d103      	bne.n	800e2fe <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	2280      	movs	r2, #128	@ 0x80
 800e2fa:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800e2fe:	2300      	movs	r3, #0
}
 800e300:	4618      	mov	r0, r3
 800e302:	370c      	adds	r7, #12
 800e304:	46bd      	mov	sp, r7
 800e306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e30a:	4770      	bx	lr

0800e30c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800e30c:	b480      	push	{r7}
 800e30e:	b083      	sub	sp, #12
 800e310:	af00      	add	r7, sp, #0
 800e312:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800e31a:	b29b      	uxth	r3, r3
 800e31c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e320:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e324:	b29a      	uxth	r2, r3
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800e32c:	2300      	movs	r3, #0
}
 800e32e:	4618      	mov	r0, r3
 800e330:	370c      	adds	r7, #12
 800e332:	46bd      	mov	sp, r7
 800e334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e338:	4770      	bx	lr

0800e33a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800e33a:	b480      	push	{r7}
 800e33c:	b085      	sub	sp, #20
 800e33e:	af00      	add	r7, sp, #0
 800e340:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800e348:	b29b      	uxth	r3, r3
 800e34a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800e34c:	68fb      	ldr	r3, [r7, #12]
}
 800e34e:	4618      	mov	r0, r3
 800e350:	3714      	adds	r7, #20
 800e352:	46bd      	mov	sp, r7
 800e354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e358:	4770      	bx	lr

0800e35a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800e35a:	b480      	push	{r7}
 800e35c:	b08b      	sub	sp, #44	@ 0x2c
 800e35e:	af00      	add	r7, sp, #0
 800e360:	60f8      	str	r0, [r7, #12]
 800e362:	60b9      	str	r1, [r7, #8]
 800e364:	4611      	mov	r1, r2
 800e366:	461a      	mov	r2, r3
 800e368:	460b      	mov	r3, r1
 800e36a:	80fb      	strh	r3, [r7, #6]
 800e36c:	4613      	mov	r3, r2
 800e36e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800e370:	88bb      	ldrh	r3, [r7, #4]
 800e372:	3301      	adds	r3, #1
 800e374:	085b      	lsrs	r3, r3, #1
 800e376:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800e378:	68fb      	ldr	r3, [r7, #12]
 800e37a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800e37c:	68bb      	ldr	r3, [r7, #8]
 800e37e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800e380:	88fa      	ldrh	r2, [r7, #6]
 800e382:	697b      	ldr	r3, [r7, #20]
 800e384:	4413      	add	r3, r2
 800e386:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e38a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800e38c:	69bb      	ldr	r3, [r7, #24]
 800e38e:	627b      	str	r3, [r7, #36]	@ 0x24
 800e390:	e01b      	b.n	800e3ca <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 800e392:	69fb      	ldr	r3, [r7, #28]
 800e394:	781b      	ldrb	r3, [r3, #0]
 800e396:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800e398:	69fb      	ldr	r3, [r7, #28]
 800e39a:	3301      	adds	r3, #1
 800e39c:	781b      	ldrb	r3, [r3, #0]
 800e39e:	021b      	lsls	r3, r3, #8
 800e3a0:	b21a      	sxth	r2, r3
 800e3a2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e3a6:	4313      	orrs	r3, r2
 800e3a8:	b21b      	sxth	r3, r3
 800e3aa:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800e3ac:	6a3b      	ldr	r3, [r7, #32]
 800e3ae:	8a7a      	ldrh	r2, [r7, #18]
 800e3b0:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800e3b2:	6a3b      	ldr	r3, [r7, #32]
 800e3b4:	3302      	adds	r3, #2
 800e3b6:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800e3b8:	69fb      	ldr	r3, [r7, #28]
 800e3ba:	3301      	adds	r3, #1
 800e3bc:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800e3be:	69fb      	ldr	r3, [r7, #28]
 800e3c0:	3301      	adds	r3, #1
 800e3c2:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800e3c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3c6:	3b01      	subs	r3, #1
 800e3c8:	627b      	str	r3, [r7, #36]	@ 0x24
 800e3ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3cc:	2b00      	cmp	r3, #0
 800e3ce:	d1e0      	bne.n	800e392 <USB_WritePMA+0x38>
  }
}
 800e3d0:	bf00      	nop
 800e3d2:	bf00      	nop
 800e3d4:	372c      	adds	r7, #44	@ 0x2c
 800e3d6:	46bd      	mov	sp, r7
 800e3d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3dc:	4770      	bx	lr

0800e3de <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800e3de:	b480      	push	{r7}
 800e3e0:	b08b      	sub	sp, #44	@ 0x2c
 800e3e2:	af00      	add	r7, sp, #0
 800e3e4:	60f8      	str	r0, [r7, #12]
 800e3e6:	60b9      	str	r1, [r7, #8]
 800e3e8:	4611      	mov	r1, r2
 800e3ea:	461a      	mov	r2, r3
 800e3ec:	460b      	mov	r3, r1
 800e3ee:	80fb      	strh	r3, [r7, #6]
 800e3f0:	4613      	mov	r3, r2
 800e3f2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800e3f4:	88bb      	ldrh	r3, [r7, #4]
 800e3f6:	085b      	lsrs	r3, r3, #1
 800e3f8:	b29b      	uxth	r3, r3
 800e3fa:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800e3fc:	68fb      	ldr	r3, [r7, #12]
 800e3fe:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800e400:	68bb      	ldr	r3, [r7, #8]
 800e402:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800e404:	88fa      	ldrh	r2, [r7, #6]
 800e406:	697b      	ldr	r3, [r7, #20]
 800e408:	4413      	add	r3, r2
 800e40a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e40e:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800e410:	69bb      	ldr	r3, [r7, #24]
 800e412:	627b      	str	r3, [r7, #36]	@ 0x24
 800e414:	e018      	b.n	800e448 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800e416:	6a3b      	ldr	r3, [r7, #32]
 800e418:	881b      	ldrh	r3, [r3, #0]
 800e41a:	b29b      	uxth	r3, r3
 800e41c:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800e41e:	6a3b      	ldr	r3, [r7, #32]
 800e420:	3302      	adds	r3, #2
 800e422:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800e424:	693b      	ldr	r3, [r7, #16]
 800e426:	b2da      	uxtb	r2, r3
 800e428:	69fb      	ldr	r3, [r7, #28]
 800e42a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800e42c:	69fb      	ldr	r3, [r7, #28]
 800e42e:	3301      	adds	r3, #1
 800e430:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800e432:	693b      	ldr	r3, [r7, #16]
 800e434:	0a1b      	lsrs	r3, r3, #8
 800e436:	b2da      	uxtb	r2, r3
 800e438:	69fb      	ldr	r3, [r7, #28]
 800e43a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800e43c:	69fb      	ldr	r3, [r7, #28]
 800e43e:	3301      	adds	r3, #1
 800e440:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800e442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e444:	3b01      	subs	r3, #1
 800e446:	627b      	str	r3, [r7, #36]	@ 0x24
 800e448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d1e3      	bne.n	800e416 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800e44e:	88bb      	ldrh	r3, [r7, #4]
 800e450:	f003 0301 	and.w	r3, r3, #1
 800e454:	b29b      	uxth	r3, r3
 800e456:	2b00      	cmp	r3, #0
 800e458:	d007      	beq.n	800e46a <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800e45a:	6a3b      	ldr	r3, [r7, #32]
 800e45c:	881b      	ldrh	r3, [r3, #0]
 800e45e:	b29b      	uxth	r3, r3
 800e460:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800e462:	693b      	ldr	r3, [r7, #16]
 800e464:	b2da      	uxtb	r2, r3
 800e466:	69fb      	ldr	r3, [r7, #28]
 800e468:	701a      	strb	r2, [r3, #0]
  }
}
 800e46a:	bf00      	nop
 800e46c:	372c      	adds	r7, #44	@ 0x2c
 800e46e:	46bd      	mov	sp, r7
 800e470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e474:	4770      	bx	lr

0800e476 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e476:	b580      	push	{r7, lr}
 800e478:	b084      	sub	sp, #16
 800e47a:	af00      	add	r7, sp, #0
 800e47c:	6078      	str	r0, [r7, #4]
 800e47e:	460b      	mov	r3, r1
 800e480:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800e482:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800e486:	f002 f90f 	bl	80106a8 <USBD_static_malloc>
 800e48a:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800e48c:	68fb      	ldr	r3, [r7, #12]
 800e48e:	2b00      	cmp	r3, #0
 800e490:	d105      	bne.n	800e49e <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	2200      	movs	r2, #0
 800e496:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800e49a:	2302      	movs	r3, #2
 800e49c:	e066      	b.n	800e56c <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	68fa      	ldr	r2, [r7, #12]
 800e4a2:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	7c1b      	ldrb	r3, [r3, #16]
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d119      	bne.n	800e4e2 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e4ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e4b2:	2202      	movs	r2, #2
 800e4b4:	2181      	movs	r1, #129	@ 0x81
 800e4b6:	6878      	ldr	r0, [r7, #4]
 800e4b8:	f001 ff9d 	bl	80103f6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	2201      	movs	r2, #1
 800e4c0:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e4c2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e4c6:	2202      	movs	r2, #2
 800e4c8:	2101      	movs	r1, #1
 800e4ca:	6878      	ldr	r0, [r7, #4]
 800e4cc:	f001 ff93 	bl	80103f6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	2201      	movs	r2, #1
 800e4d4:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	2210      	movs	r2, #16
 800e4dc:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800e4e0:	e016      	b.n	800e510 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e4e2:	2340      	movs	r3, #64	@ 0x40
 800e4e4:	2202      	movs	r2, #2
 800e4e6:	2181      	movs	r1, #129	@ 0x81
 800e4e8:	6878      	ldr	r0, [r7, #4]
 800e4ea:	f001 ff84 	bl	80103f6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	2201      	movs	r2, #1
 800e4f2:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e4f4:	2340      	movs	r3, #64	@ 0x40
 800e4f6:	2202      	movs	r2, #2
 800e4f8:	2101      	movs	r1, #1
 800e4fa:	6878      	ldr	r0, [r7, #4]
 800e4fc:	f001 ff7b 	bl	80103f6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	2201      	movs	r2, #1
 800e504:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	2210      	movs	r2, #16
 800e50c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800e510:	2308      	movs	r3, #8
 800e512:	2203      	movs	r2, #3
 800e514:	2182      	movs	r1, #130	@ 0x82
 800e516:	6878      	ldr	r0, [r7, #4]
 800e518:	f001 ff6d 	bl	80103f6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	2201      	movs	r2, #1
 800e520:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e52a:	681b      	ldr	r3, [r3, #0]
 800e52c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800e52e:	68fb      	ldr	r3, [r7, #12]
 800e530:	2200      	movs	r2, #0
 800e532:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	2200      	movs	r2, #0
 800e53a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	7c1b      	ldrb	r3, [r3, #16]
 800e542:	2b00      	cmp	r3, #0
 800e544:	d109      	bne.n	800e55a <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e54c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e550:	2101      	movs	r1, #1
 800e552:	6878      	ldr	r0, [r7, #4]
 800e554:	f002 f83e 	bl	80105d4 <USBD_LL_PrepareReceive>
 800e558:	e007      	b.n	800e56a <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e560:	2340      	movs	r3, #64	@ 0x40
 800e562:	2101      	movs	r1, #1
 800e564:	6878      	ldr	r0, [r7, #4]
 800e566:	f002 f835 	bl	80105d4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e56a:	2300      	movs	r3, #0
}
 800e56c:	4618      	mov	r0, r3
 800e56e:	3710      	adds	r7, #16
 800e570:	46bd      	mov	sp, r7
 800e572:	bd80      	pop	{r7, pc}

0800e574 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e574:	b580      	push	{r7, lr}
 800e576:	b082      	sub	sp, #8
 800e578:	af00      	add	r7, sp, #0
 800e57a:	6078      	str	r0, [r7, #4]
 800e57c:	460b      	mov	r3, r1
 800e57e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800e580:	2181      	movs	r1, #129	@ 0x81
 800e582:	6878      	ldr	r0, [r7, #4]
 800e584:	f001 ff5d 	bl	8010442 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	2200      	movs	r2, #0
 800e58c:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800e58e:	2101      	movs	r1, #1
 800e590:	6878      	ldr	r0, [r7, #4]
 800e592:	f001 ff56 	bl	8010442 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	2200      	movs	r2, #0
 800e59a:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800e59e:	2182      	movs	r1, #130	@ 0x82
 800e5a0:	6878      	ldr	r0, [r7, #4]
 800e5a2:	f001 ff4e 	bl	8010442 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	2200      	movs	r2, #0
 800e5aa:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	2200      	movs	r2, #0
 800e5b2:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	d00e      	beq.n	800e5de <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e5c6:	685b      	ldr	r3, [r3, #4]
 800e5c8:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e5d0:	4618      	mov	r0, r3
 800e5d2:	f002 f877 	bl	80106c4 <USBD_static_free>
    pdev->pClassData = NULL;
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	2200      	movs	r2, #0
 800e5da:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800e5de:	2300      	movs	r3, #0
}
 800e5e0:	4618      	mov	r0, r3
 800e5e2:	3708      	adds	r7, #8
 800e5e4:	46bd      	mov	sp, r7
 800e5e6:	bd80      	pop	{r7, pc}

0800e5e8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800e5e8:	b580      	push	{r7, lr}
 800e5ea:	b086      	sub	sp, #24
 800e5ec:	af00      	add	r7, sp, #0
 800e5ee:	6078      	str	r0, [r7, #4]
 800e5f0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e5f8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800e5fa:	2300      	movs	r3, #0
 800e5fc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800e5fe:	2300      	movs	r3, #0
 800e600:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800e602:	2300      	movs	r3, #0
 800e604:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800e606:	693b      	ldr	r3, [r7, #16]
 800e608:	2b00      	cmp	r3, #0
 800e60a:	d101      	bne.n	800e610 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800e60c:	2303      	movs	r3, #3
 800e60e:	e0af      	b.n	800e770 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e610:	683b      	ldr	r3, [r7, #0]
 800e612:	781b      	ldrb	r3, [r3, #0]
 800e614:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d03f      	beq.n	800e69c <USBD_CDC_Setup+0xb4>
 800e61c:	2b20      	cmp	r3, #32
 800e61e:	f040 809f 	bne.w	800e760 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800e622:	683b      	ldr	r3, [r7, #0]
 800e624:	88db      	ldrh	r3, [r3, #6]
 800e626:	2b00      	cmp	r3, #0
 800e628:	d02e      	beq.n	800e688 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800e62a:	683b      	ldr	r3, [r7, #0]
 800e62c:	781b      	ldrb	r3, [r3, #0]
 800e62e:	b25b      	sxtb	r3, r3
 800e630:	2b00      	cmp	r3, #0
 800e632:	da16      	bge.n	800e662 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e63a:	689b      	ldr	r3, [r3, #8]
 800e63c:	683a      	ldr	r2, [r7, #0]
 800e63e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800e640:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e642:	683a      	ldr	r2, [r7, #0]
 800e644:	88d2      	ldrh	r2, [r2, #6]
 800e646:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800e648:	683b      	ldr	r3, [r7, #0]
 800e64a:	88db      	ldrh	r3, [r3, #6]
 800e64c:	2b07      	cmp	r3, #7
 800e64e:	bf28      	it	cs
 800e650:	2307      	movcs	r3, #7
 800e652:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800e654:	693b      	ldr	r3, [r7, #16]
 800e656:	89fa      	ldrh	r2, [r7, #14]
 800e658:	4619      	mov	r1, r3
 800e65a:	6878      	ldr	r0, [r7, #4]
 800e65c:	f001 facd 	bl	800fbfa <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800e660:	e085      	b.n	800e76e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800e662:	683b      	ldr	r3, [r7, #0]
 800e664:	785a      	ldrb	r2, [r3, #1]
 800e666:	693b      	ldr	r3, [r7, #16]
 800e668:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800e66c:	683b      	ldr	r3, [r7, #0]
 800e66e:	88db      	ldrh	r3, [r3, #6]
 800e670:	b2da      	uxtb	r2, r3
 800e672:	693b      	ldr	r3, [r7, #16]
 800e674:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800e678:	6939      	ldr	r1, [r7, #16]
 800e67a:	683b      	ldr	r3, [r7, #0]
 800e67c:	88db      	ldrh	r3, [r3, #6]
 800e67e:	461a      	mov	r2, r3
 800e680:	6878      	ldr	r0, [r7, #4]
 800e682:	f001 fae6 	bl	800fc52 <USBD_CtlPrepareRx>
      break;
 800e686:	e072      	b.n	800e76e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e68e:	689b      	ldr	r3, [r3, #8]
 800e690:	683a      	ldr	r2, [r7, #0]
 800e692:	7850      	ldrb	r0, [r2, #1]
 800e694:	2200      	movs	r2, #0
 800e696:	6839      	ldr	r1, [r7, #0]
 800e698:	4798      	blx	r3
      break;
 800e69a:	e068      	b.n	800e76e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e69c:	683b      	ldr	r3, [r7, #0]
 800e69e:	785b      	ldrb	r3, [r3, #1]
 800e6a0:	2b0b      	cmp	r3, #11
 800e6a2:	d852      	bhi.n	800e74a <USBD_CDC_Setup+0x162>
 800e6a4:	a201      	add	r2, pc, #4	@ (adr r2, 800e6ac <USBD_CDC_Setup+0xc4>)
 800e6a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6aa:	bf00      	nop
 800e6ac:	0800e6dd 	.word	0x0800e6dd
 800e6b0:	0800e759 	.word	0x0800e759
 800e6b4:	0800e74b 	.word	0x0800e74b
 800e6b8:	0800e74b 	.word	0x0800e74b
 800e6bc:	0800e74b 	.word	0x0800e74b
 800e6c0:	0800e74b 	.word	0x0800e74b
 800e6c4:	0800e74b 	.word	0x0800e74b
 800e6c8:	0800e74b 	.word	0x0800e74b
 800e6cc:	0800e74b 	.word	0x0800e74b
 800e6d0:	0800e74b 	.word	0x0800e74b
 800e6d4:	0800e707 	.word	0x0800e707
 800e6d8:	0800e731 	.word	0x0800e731
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e6e2:	b2db      	uxtb	r3, r3
 800e6e4:	2b03      	cmp	r3, #3
 800e6e6:	d107      	bne.n	800e6f8 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800e6e8:	f107 030a 	add.w	r3, r7, #10
 800e6ec:	2202      	movs	r2, #2
 800e6ee:	4619      	mov	r1, r3
 800e6f0:	6878      	ldr	r0, [r7, #4]
 800e6f2:	f001 fa82 	bl	800fbfa <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e6f6:	e032      	b.n	800e75e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800e6f8:	6839      	ldr	r1, [r7, #0]
 800e6fa:	6878      	ldr	r0, [r7, #4]
 800e6fc:	f001 fa0c 	bl	800fb18 <USBD_CtlError>
            ret = USBD_FAIL;
 800e700:	2303      	movs	r3, #3
 800e702:	75fb      	strb	r3, [r7, #23]
          break;
 800e704:	e02b      	b.n	800e75e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e70c:	b2db      	uxtb	r3, r3
 800e70e:	2b03      	cmp	r3, #3
 800e710:	d107      	bne.n	800e722 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800e712:	f107 030d 	add.w	r3, r7, #13
 800e716:	2201      	movs	r2, #1
 800e718:	4619      	mov	r1, r3
 800e71a:	6878      	ldr	r0, [r7, #4]
 800e71c:	f001 fa6d 	bl	800fbfa <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e720:	e01d      	b.n	800e75e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800e722:	6839      	ldr	r1, [r7, #0]
 800e724:	6878      	ldr	r0, [r7, #4]
 800e726:	f001 f9f7 	bl	800fb18 <USBD_CtlError>
            ret = USBD_FAIL;
 800e72a:	2303      	movs	r3, #3
 800e72c:	75fb      	strb	r3, [r7, #23]
          break;
 800e72e:	e016      	b.n	800e75e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e736:	b2db      	uxtb	r3, r3
 800e738:	2b03      	cmp	r3, #3
 800e73a:	d00f      	beq.n	800e75c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800e73c:	6839      	ldr	r1, [r7, #0]
 800e73e:	6878      	ldr	r0, [r7, #4]
 800e740:	f001 f9ea 	bl	800fb18 <USBD_CtlError>
            ret = USBD_FAIL;
 800e744:	2303      	movs	r3, #3
 800e746:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800e748:	e008      	b.n	800e75c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800e74a:	6839      	ldr	r1, [r7, #0]
 800e74c:	6878      	ldr	r0, [r7, #4]
 800e74e:	f001 f9e3 	bl	800fb18 <USBD_CtlError>
          ret = USBD_FAIL;
 800e752:	2303      	movs	r3, #3
 800e754:	75fb      	strb	r3, [r7, #23]
          break;
 800e756:	e002      	b.n	800e75e <USBD_CDC_Setup+0x176>
          break;
 800e758:	bf00      	nop
 800e75a:	e008      	b.n	800e76e <USBD_CDC_Setup+0x186>
          break;
 800e75c:	bf00      	nop
      }
      break;
 800e75e:	e006      	b.n	800e76e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800e760:	6839      	ldr	r1, [r7, #0]
 800e762:	6878      	ldr	r0, [r7, #4]
 800e764:	f001 f9d8 	bl	800fb18 <USBD_CtlError>
      ret = USBD_FAIL;
 800e768:	2303      	movs	r3, #3
 800e76a:	75fb      	strb	r3, [r7, #23]
      break;
 800e76c:	bf00      	nop
  }

  return (uint8_t)ret;
 800e76e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e770:	4618      	mov	r0, r3
 800e772:	3718      	adds	r7, #24
 800e774:	46bd      	mov	sp, r7
 800e776:	bd80      	pop	{r7, pc}

0800e778 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e778:	b580      	push	{r7, lr}
 800e77a:	b084      	sub	sp, #16
 800e77c:	af00      	add	r7, sp, #0
 800e77e:	6078      	str	r0, [r7, #4]
 800e780:	460b      	mov	r3, r1
 800e782:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e78a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e792:	2b00      	cmp	r3, #0
 800e794:	d101      	bne.n	800e79a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e796:	2303      	movs	r3, #3
 800e798:	e04f      	b.n	800e83a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e7a0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e7a2:	78fa      	ldrb	r2, [r7, #3]
 800e7a4:	6879      	ldr	r1, [r7, #4]
 800e7a6:	4613      	mov	r3, r2
 800e7a8:	009b      	lsls	r3, r3, #2
 800e7aa:	4413      	add	r3, r2
 800e7ac:	009b      	lsls	r3, r3, #2
 800e7ae:	440b      	add	r3, r1
 800e7b0:	3318      	adds	r3, #24
 800e7b2:	681b      	ldr	r3, [r3, #0]
 800e7b4:	2b00      	cmp	r3, #0
 800e7b6:	d029      	beq.n	800e80c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800e7b8:	78fa      	ldrb	r2, [r7, #3]
 800e7ba:	6879      	ldr	r1, [r7, #4]
 800e7bc:	4613      	mov	r3, r2
 800e7be:	009b      	lsls	r3, r3, #2
 800e7c0:	4413      	add	r3, r2
 800e7c2:	009b      	lsls	r3, r3, #2
 800e7c4:	440b      	add	r3, r1
 800e7c6:	3318      	adds	r3, #24
 800e7c8:	681a      	ldr	r2, [r3, #0]
 800e7ca:	78f9      	ldrb	r1, [r7, #3]
 800e7cc:	68f8      	ldr	r0, [r7, #12]
 800e7ce:	460b      	mov	r3, r1
 800e7d0:	009b      	lsls	r3, r3, #2
 800e7d2:	440b      	add	r3, r1
 800e7d4:	00db      	lsls	r3, r3, #3
 800e7d6:	4403      	add	r3, r0
 800e7d8:	3320      	adds	r3, #32
 800e7da:	681b      	ldr	r3, [r3, #0]
 800e7dc:	fbb2 f1f3 	udiv	r1, r2, r3
 800e7e0:	fb01 f303 	mul.w	r3, r1, r3
 800e7e4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	d110      	bne.n	800e80c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800e7ea:	78fa      	ldrb	r2, [r7, #3]
 800e7ec:	6879      	ldr	r1, [r7, #4]
 800e7ee:	4613      	mov	r3, r2
 800e7f0:	009b      	lsls	r3, r3, #2
 800e7f2:	4413      	add	r3, r2
 800e7f4:	009b      	lsls	r3, r3, #2
 800e7f6:	440b      	add	r3, r1
 800e7f8:	3318      	adds	r3, #24
 800e7fa:	2200      	movs	r2, #0
 800e7fc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e7fe:	78f9      	ldrb	r1, [r7, #3]
 800e800:	2300      	movs	r3, #0
 800e802:	2200      	movs	r2, #0
 800e804:	6878      	ldr	r0, [r7, #4]
 800e806:	f001 fec4 	bl	8010592 <USBD_LL_Transmit>
 800e80a:	e015      	b.n	800e838 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800e80c:	68bb      	ldr	r3, [r7, #8]
 800e80e:	2200      	movs	r2, #0
 800e810:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e81a:	691b      	ldr	r3, [r3, #16]
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d00b      	beq.n	800e838 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e826:	691b      	ldr	r3, [r3, #16]
 800e828:	68ba      	ldr	r2, [r7, #8]
 800e82a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800e82e:	68ba      	ldr	r2, [r7, #8]
 800e830:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800e834:	78fa      	ldrb	r2, [r7, #3]
 800e836:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800e838:	2300      	movs	r3, #0
}
 800e83a:	4618      	mov	r0, r3
 800e83c:	3710      	adds	r7, #16
 800e83e:	46bd      	mov	sp, r7
 800e840:	bd80      	pop	{r7, pc}

0800e842 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e842:	b580      	push	{r7, lr}
 800e844:	b084      	sub	sp, #16
 800e846:	af00      	add	r7, sp, #0
 800e848:	6078      	str	r0, [r7, #4]
 800e84a:	460b      	mov	r3, r1
 800e84c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e854:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	d101      	bne.n	800e864 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e860:	2303      	movs	r3, #3
 800e862:	e015      	b.n	800e890 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e864:	78fb      	ldrb	r3, [r7, #3]
 800e866:	4619      	mov	r1, r3
 800e868:	6878      	ldr	r0, [r7, #4]
 800e86a:	f001 fed4 	bl	8010616 <USBD_LL_GetRxDataSize>
 800e86e:	4602      	mov	r2, r0
 800e870:	68fb      	ldr	r3, [r7, #12]
 800e872:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e87c:	68db      	ldr	r3, [r3, #12]
 800e87e:	68fa      	ldr	r2, [r7, #12]
 800e880:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800e884:	68fa      	ldr	r2, [r7, #12]
 800e886:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800e88a:	4611      	mov	r1, r2
 800e88c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800e88e:	2300      	movs	r3, #0
}
 800e890:	4618      	mov	r0, r3
 800e892:	3710      	adds	r7, #16
 800e894:	46bd      	mov	sp, r7
 800e896:	bd80      	pop	{r7, pc}

0800e898 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e898:	b580      	push	{r7, lr}
 800e89a:	b084      	sub	sp, #16
 800e89c:	af00      	add	r7, sp, #0
 800e89e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e8a6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	d101      	bne.n	800e8b2 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800e8ae:	2303      	movs	r3, #3
 800e8b0:	e01a      	b.n	800e8e8 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	d014      	beq.n	800e8e6 <USBD_CDC_EP0_RxReady+0x4e>
 800e8bc:	68fb      	ldr	r3, [r7, #12]
 800e8be:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800e8c2:	2bff      	cmp	r3, #255	@ 0xff
 800e8c4:	d00f      	beq.n	800e8e6 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e8cc:	689b      	ldr	r3, [r3, #8]
 800e8ce:	68fa      	ldr	r2, [r7, #12]
 800e8d0:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800e8d4:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800e8d6:	68fa      	ldr	r2, [r7, #12]
 800e8d8:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e8dc:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e8de:	68fb      	ldr	r3, [r7, #12]
 800e8e0:	22ff      	movs	r2, #255	@ 0xff
 800e8e2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800e8e6:	2300      	movs	r3, #0
}
 800e8e8:	4618      	mov	r0, r3
 800e8ea:	3710      	adds	r7, #16
 800e8ec:	46bd      	mov	sp, r7
 800e8ee:	bd80      	pop	{r7, pc}

0800e8f0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800e8f0:	b480      	push	{r7}
 800e8f2:	b083      	sub	sp, #12
 800e8f4:	af00      	add	r7, sp, #0
 800e8f6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	2243      	movs	r2, #67	@ 0x43
 800e8fc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800e8fe:	4b03      	ldr	r3, [pc, #12]	@ (800e90c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800e900:	4618      	mov	r0, r3
 800e902:	370c      	adds	r7, #12
 800e904:	46bd      	mov	sp, r7
 800e906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e90a:	4770      	bx	lr
 800e90c:	200000c0 	.word	0x200000c0

0800e910 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800e910:	b480      	push	{r7}
 800e912:	b083      	sub	sp, #12
 800e914:	af00      	add	r7, sp, #0
 800e916:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	2243      	movs	r2, #67	@ 0x43
 800e91c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800e91e:	4b03      	ldr	r3, [pc, #12]	@ (800e92c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800e920:	4618      	mov	r0, r3
 800e922:	370c      	adds	r7, #12
 800e924:	46bd      	mov	sp, r7
 800e926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e92a:	4770      	bx	lr
 800e92c:	2000007c 	.word	0x2000007c

0800e930 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e930:	b480      	push	{r7}
 800e932:	b083      	sub	sp, #12
 800e934:	af00      	add	r7, sp, #0
 800e936:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	2243      	movs	r2, #67	@ 0x43
 800e93c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800e93e:	4b03      	ldr	r3, [pc, #12]	@ (800e94c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800e940:	4618      	mov	r0, r3
 800e942:	370c      	adds	r7, #12
 800e944:	46bd      	mov	sp, r7
 800e946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e94a:	4770      	bx	lr
 800e94c:	20000104 	.word	0x20000104

0800e950 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e950:	b480      	push	{r7}
 800e952:	b083      	sub	sp, #12
 800e954:	af00      	add	r7, sp, #0
 800e956:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	220a      	movs	r2, #10
 800e95c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800e95e:	4b03      	ldr	r3, [pc, #12]	@ (800e96c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800e960:	4618      	mov	r0, r3
 800e962:	370c      	adds	r7, #12
 800e964:	46bd      	mov	sp, r7
 800e966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e96a:	4770      	bx	lr
 800e96c:	20000038 	.word	0x20000038

0800e970 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800e970:	b480      	push	{r7}
 800e972:	b083      	sub	sp, #12
 800e974:	af00      	add	r7, sp, #0
 800e976:	6078      	str	r0, [r7, #4]
 800e978:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800e97a:	683b      	ldr	r3, [r7, #0]
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d101      	bne.n	800e984 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800e980:	2303      	movs	r3, #3
 800e982:	e004      	b.n	800e98e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	683a      	ldr	r2, [r7, #0]
 800e988:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800e98c:	2300      	movs	r3, #0
}
 800e98e:	4618      	mov	r0, r3
 800e990:	370c      	adds	r7, #12
 800e992:	46bd      	mov	sp, r7
 800e994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e998:	4770      	bx	lr

0800e99a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800e99a:	b480      	push	{r7}
 800e99c:	b087      	sub	sp, #28
 800e99e:	af00      	add	r7, sp, #0
 800e9a0:	60f8      	str	r0, [r7, #12]
 800e9a2:	60b9      	str	r1, [r7, #8]
 800e9a4:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e9a6:	68fb      	ldr	r3, [r7, #12]
 800e9a8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e9ac:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800e9ae:	697b      	ldr	r3, [r7, #20]
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	d101      	bne.n	800e9b8 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800e9b4:	2303      	movs	r3, #3
 800e9b6:	e008      	b.n	800e9ca <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800e9b8:	697b      	ldr	r3, [r7, #20]
 800e9ba:	68ba      	ldr	r2, [r7, #8]
 800e9bc:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800e9c0:	697b      	ldr	r3, [r7, #20]
 800e9c2:	687a      	ldr	r2, [r7, #4]
 800e9c4:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800e9c8:	2300      	movs	r3, #0
}
 800e9ca:	4618      	mov	r0, r3
 800e9cc:	371c      	adds	r7, #28
 800e9ce:	46bd      	mov	sp, r7
 800e9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9d4:	4770      	bx	lr

0800e9d6 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800e9d6:	b480      	push	{r7}
 800e9d8:	b085      	sub	sp, #20
 800e9da:	af00      	add	r7, sp, #0
 800e9dc:	6078      	str	r0, [r7, #4]
 800e9de:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e9e6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e9e8:	68fb      	ldr	r3, [r7, #12]
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	d101      	bne.n	800e9f2 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800e9ee:	2303      	movs	r3, #3
 800e9f0:	e004      	b.n	800e9fc <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800e9f2:	68fb      	ldr	r3, [r7, #12]
 800e9f4:	683a      	ldr	r2, [r7, #0]
 800e9f6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800e9fa:	2300      	movs	r3, #0
}
 800e9fc:	4618      	mov	r0, r3
 800e9fe:	3714      	adds	r7, #20
 800ea00:	46bd      	mov	sp, r7
 800ea02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea06:	4770      	bx	lr

0800ea08 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800ea08:	b580      	push	{r7, lr}
 800ea0a:	b084      	sub	sp, #16
 800ea0c:	af00      	add	r7, sp, #0
 800ea0e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ea16:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800ea18:	2301      	movs	r3, #1
 800ea1a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ea22:	2b00      	cmp	r3, #0
 800ea24:	d101      	bne.n	800ea2a <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ea26:	2303      	movs	r3, #3
 800ea28:	e01a      	b.n	800ea60 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800ea2a:	68bb      	ldr	r3, [r7, #8]
 800ea2c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800ea30:	2b00      	cmp	r3, #0
 800ea32:	d114      	bne.n	800ea5e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800ea34:	68bb      	ldr	r3, [r7, #8]
 800ea36:	2201      	movs	r2, #1
 800ea38:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800ea3c:	68bb      	ldr	r3, [r7, #8]
 800ea3e:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800ea46:	68bb      	ldr	r3, [r7, #8]
 800ea48:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800ea4c:	68bb      	ldr	r3, [r7, #8]
 800ea4e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800ea52:	2181      	movs	r1, #129	@ 0x81
 800ea54:	6878      	ldr	r0, [r7, #4]
 800ea56:	f001 fd9c 	bl	8010592 <USBD_LL_Transmit>

    ret = USBD_OK;
 800ea5a:	2300      	movs	r3, #0
 800ea5c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800ea5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea60:	4618      	mov	r0, r3
 800ea62:	3710      	adds	r7, #16
 800ea64:	46bd      	mov	sp, r7
 800ea66:	bd80      	pop	{r7, pc}

0800ea68 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800ea68:	b580      	push	{r7, lr}
 800ea6a:	b084      	sub	sp, #16
 800ea6c:	af00      	add	r7, sp, #0
 800ea6e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ea76:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d101      	bne.n	800ea86 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800ea82:	2303      	movs	r3, #3
 800ea84:	e016      	b.n	800eab4 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	7c1b      	ldrb	r3, [r3, #16]
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d109      	bne.n	800eaa2 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ea8e:	68fb      	ldr	r3, [r7, #12]
 800ea90:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ea94:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ea98:	2101      	movs	r1, #1
 800ea9a:	6878      	ldr	r0, [r7, #4]
 800ea9c:	f001 fd9a 	bl	80105d4 <USBD_LL_PrepareReceive>
 800eaa0:	e007      	b.n	800eab2 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800eaa8:	2340      	movs	r3, #64	@ 0x40
 800eaaa:	2101      	movs	r1, #1
 800eaac:	6878      	ldr	r0, [r7, #4]
 800eaae:	f001 fd91 	bl	80105d4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800eab2:	2300      	movs	r3, #0
}
 800eab4:	4618      	mov	r0, r3
 800eab6:	3710      	adds	r7, #16
 800eab8:	46bd      	mov	sp, r7
 800eaba:	bd80      	pop	{r7, pc}

0800eabc <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800eabc:	b580      	push	{r7, lr}
 800eabe:	b086      	sub	sp, #24
 800eac0:	af00      	add	r7, sp, #0
 800eac2:	60f8      	str	r0, [r7, #12]
 800eac4:	60b9      	str	r1, [r7, #8]
 800eac6:	4613      	mov	r3, r2
 800eac8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800eaca:	68fb      	ldr	r3, [r7, #12]
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d101      	bne.n	800ead4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800ead0:	2303      	movs	r3, #3
 800ead2:	e01f      	b.n	800eb14 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800ead4:	68fb      	ldr	r3, [r7, #12]
 800ead6:	2200      	movs	r2, #0
 800ead8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800eadc:	68fb      	ldr	r3, [r7, #12]
 800eade:	2200      	movs	r2, #0
 800eae0:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800eae4:	68fb      	ldr	r3, [r7, #12]
 800eae6:	2200      	movs	r2, #0
 800eae8:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800eaec:	68bb      	ldr	r3, [r7, #8]
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d003      	beq.n	800eafa <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	68ba      	ldr	r2, [r7, #8]
 800eaf6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800eafa:	68fb      	ldr	r3, [r7, #12]
 800eafc:	2201      	movs	r2, #1
 800eafe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	79fa      	ldrb	r2, [r7, #7]
 800eb06:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800eb08:	68f8      	ldr	r0, [r7, #12]
 800eb0a:	f001 fbf9 	bl	8010300 <USBD_LL_Init>
 800eb0e:	4603      	mov	r3, r0
 800eb10:	75fb      	strb	r3, [r7, #23]

  return ret;
 800eb12:	7dfb      	ldrb	r3, [r7, #23]
}
 800eb14:	4618      	mov	r0, r3
 800eb16:	3718      	adds	r7, #24
 800eb18:	46bd      	mov	sp, r7
 800eb1a:	bd80      	pop	{r7, pc}

0800eb1c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800eb1c:	b580      	push	{r7, lr}
 800eb1e:	b084      	sub	sp, #16
 800eb20:	af00      	add	r7, sp, #0
 800eb22:	6078      	str	r0, [r7, #4]
 800eb24:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800eb26:	2300      	movs	r3, #0
 800eb28:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800eb2a:	683b      	ldr	r3, [r7, #0]
 800eb2c:	2b00      	cmp	r3, #0
 800eb2e:	d101      	bne.n	800eb34 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800eb30:	2303      	movs	r3, #3
 800eb32:	e016      	b.n	800eb62 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	683a      	ldr	r2, [r7, #0]
 800eb38:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eb42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb44:	2b00      	cmp	r3, #0
 800eb46:	d00b      	beq.n	800eb60 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eb4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb50:	f107 020e 	add.w	r2, r7, #14
 800eb54:	4610      	mov	r0, r2
 800eb56:	4798      	blx	r3
 800eb58:	4602      	mov	r2, r0
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800eb60:	2300      	movs	r3, #0
}
 800eb62:	4618      	mov	r0, r3
 800eb64:	3710      	adds	r7, #16
 800eb66:	46bd      	mov	sp, r7
 800eb68:	bd80      	pop	{r7, pc}

0800eb6a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800eb6a:	b580      	push	{r7, lr}
 800eb6c:	b082      	sub	sp, #8
 800eb6e:	af00      	add	r7, sp, #0
 800eb70:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800eb72:	6878      	ldr	r0, [r7, #4]
 800eb74:	f001 fc24 	bl	80103c0 <USBD_LL_Start>
 800eb78:	4603      	mov	r3, r0
}
 800eb7a:	4618      	mov	r0, r3
 800eb7c:	3708      	adds	r7, #8
 800eb7e:	46bd      	mov	sp, r7
 800eb80:	bd80      	pop	{r7, pc}

0800eb82 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800eb82:	b480      	push	{r7}
 800eb84:	b083      	sub	sp, #12
 800eb86:	af00      	add	r7, sp, #0
 800eb88:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800eb8a:	2300      	movs	r3, #0
}
 800eb8c:	4618      	mov	r0, r3
 800eb8e:	370c      	adds	r7, #12
 800eb90:	46bd      	mov	sp, r7
 800eb92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb96:	4770      	bx	lr

0800eb98 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800eb98:	b580      	push	{r7, lr}
 800eb9a:	b084      	sub	sp, #16
 800eb9c:	af00      	add	r7, sp, #0
 800eb9e:	6078      	str	r0, [r7, #4]
 800eba0:	460b      	mov	r3, r1
 800eba2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800eba4:	2303      	movs	r3, #3
 800eba6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d009      	beq.n	800ebc6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800ebb2:	687b      	ldr	r3, [r7, #4]
 800ebb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ebb8:	681b      	ldr	r3, [r3, #0]
 800ebba:	78fa      	ldrb	r2, [r7, #3]
 800ebbc:	4611      	mov	r1, r2
 800ebbe:	6878      	ldr	r0, [r7, #4]
 800ebc0:	4798      	blx	r3
 800ebc2:	4603      	mov	r3, r0
 800ebc4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800ebc6:	7bfb      	ldrb	r3, [r7, #15]
}
 800ebc8:	4618      	mov	r0, r3
 800ebca:	3710      	adds	r7, #16
 800ebcc:	46bd      	mov	sp, r7
 800ebce:	bd80      	pop	{r7, pc}

0800ebd0 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ebd0:	b580      	push	{r7, lr}
 800ebd2:	b082      	sub	sp, #8
 800ebd4:	af00      	add	r7, sp, #0
 800ebd6:	6078      	str	r0, [r7, #4]
 800ebd8:	460b      	mov	r3, r1
 800ebda:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	d007      	beq.n	800ebf6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ebec:	685b      	ldr	r3, [r3, #4]
 800ebee:	78fa      	ldrb	r2, [r7, #3]
 800ebf0:	4611      	mov	r1, r2
 800ebf2:	6878      	ldr	r0, [r7, #4]
 800ebf4:	4798      	blx	r3
  }

  return USBD_OK;
 800ebf6:	2300      	movs	r3, #0
}
 800ebf8:	4618      	mov	r0, r3
 800ebfa:	3708      	adds	r7, #8
 800ebfc:	46bd      	mov	sp, r7
 800ebfe:	bd80      	pop	{r7, pc}

0800ec00 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ec00:	b580      	push	{r7, lr}
 800ec02:	b084      	sub	sp, #16
 800ec04:	af00      	add	r7, sp, #0
 800ec06:	6078      	str	r0, [r7, #4]
 800ec08:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ec10:	6839      	ldr	r1, [r7, #0]
 800ec12:	4618      	mov	r0, r3
 800ec14:	f000 ff46 	bl	800faa4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	2201      	movs	r2, #1
 800ec1c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800ec26:	461a      	mov	r2, r3
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ec34:	f003 031f 	and.w	r3, r3, #31
 800ec38:	2b02      	cmp	r3, #2
 800ec3a:	d01a      	beq.n	800ec72 <USBD_LL_SetupStage+0x72>
 800ec3c:	2b02      	cmp	r3, #2
 800ec3e:	d822      	bhi.n	800ec86 <USBD_LL_SetupStage+0x86>
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	d002      	beq.n	800ec4a <USBD_LL_SetupStage+0x4a>
 800ec44:	2b01      	cmp	r3, #1
 800ec46:	d00a      	beq.n	800ec5e <USBD_LL_SetupStage+0x5e>
 800ec48:	e01d      	b.n	800ec86 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ec50:	4619      	mov	r1, r3
 800ec52:	6878      	ldr	r0, [r7, #4]
 800ec54:	f000 f9ee 	bl	800f034 <USBD_StdDevReq>
 800ec58:	4603      	mov	r3, r0
 800ec5a:	73fb      	strb	r3, [r7, #15]
      break;
 800ec5c:	e020      	b.n	800eca0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ec64:	4619      	mov	r1, r3
 800ec66:	6878      	ldr	r0, [r7, #4]
 800ec68:	f000 fa52 	bl	800f110 <USBD_StdItfReq>
 800ec6c:	4603      	mov	r3, r0
 800ec6e:	73fb      	strb	r3, [r7, #15]
      break;
 800ec70:	e016      	b.n	800eca0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ec78:	4619      	mov	r1, r3
 800ec7a:	6878      	ldr	r0, [r7, #4]
 800ec7c:	f000 fa91 	bl	800f1a2 <USBD_StdEPReq>
 800ec80:	4603      	mov	r3, r0
 800ec82:	73fb      	strb	r3, [r7, #15]
      break;
 800ec84:	e00c      	b.n	800eca0 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ec8c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ec90:	b2db      	uxtb	r3, r3
 800ec92:	4619      	mov	r1, r3
 800ec94:	6878      	ldr	r0, [r7, #4]
 800ec96:	f001 fbf3 	bl	8010480 <USBD_LL_StallEP>
 800ec9a:	4603      	mov	r3, r0
 800ec9c:	73fb      	strb	r3, [r7, #15]
      break;
 800ec9e:	bf00      	nop
  }

  return ret;
 800eca0:	7bfb      	ldrb	r3, [r7, #15]
}
 800eca2:	4618      	mov	r0, r3
 800eca4:	3710      	adds	r7, #16
 800eca6:	46bd      	mov	sp, r7
 800eca8:	bd80      	pop	{r7, pc}

0800ecaa <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ecaa:	b580      	push	{r7, lr}
 800ecac:	b086      	sub	sp, #24
 800ecae:	af00      	add	r7, sp, #0
 800ecb0:	60f8      	str	r0, [r7, #12]
 800ecb2:	460b      	mov	r3, r1
 800ecb4:	607a      	str	r2, [r7, #4]
 800ecb6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ecb8:	7afb      	ldrb	r3, [r7, #11]
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	d138      	bne.n	800ed30 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800ecc4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ecc6:	68fb      	ldr	r3, [r7, #12]
 800ecc8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800eccc:	2b03      	cmp	r3, #3
 800ecce:	d14a      	bne.n	800ed66 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800ecd0:	693b      	ldr	r3, [r7, #16]
 800ecd2:	689a      	ldr	r2, [r3, #8]
 800ecd4:	693b      	ldr	r3, [r7, #16]
 800ecd6:	68db      	ldr	r3, [r3, #12]
 800ecd8:	429a      	cmp	r2, r3
 800ecda:	d913      	bls.n	800ed04 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ecdc:	693b      	ldr	r3, [r7, #16]
 800ecde:	689a      	ldr	r2, [r3, #8]
 800ece0:	693b      	ldr	r3, [r7, #16]
 800ece2:	68db      	ldr	r3, [r3, #12]
 800ece4:	1ad2      	subs	r2, r2, r3
 800ece6:	693b      	ldr	r3, [r7, #16]
 800ece8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ecea:	693b      	ldr	r3, [r7, #16]
 800ecec:	68da      	ldr	r2, [r3, #12]
 800ecee:	693b      	ldr	r3, [r7, #16]
 800ecf0:	689b      	ldr	r3, [r3, #8]
 800ecf2:	4293      	cmp	r3, r2
 800ecf4:	bf28      	it	cs
 800ecf6:	4613      	movcs	r3, r2
 800ecf8:	461a      	mov	r2, r3
 800ecfa:	6879      	ldr	r1, [r7, #4]
 800ecfc:	68f8      	ldr	r0, [r7, #12]
 800ecfe:	f000 ffc5 	bl	800fc8c <USBD_CtlContinueRx>
 800ed02:	e030      	b.n	800ed66 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ed0a:	b2db      	uxtb	r3, r3
 800ed0c:	2b03      	cmp	r3, #3
 800ed0e:	d10b      	bne.n	800ed28 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800ed10:	68fb      	ldr	r3, [r7, #12]
 800ed12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed16:	691b      	ldr	r3, [r3, #16]
 800ed18:	2b00      	cmp	r3, #0
 800ed1a:	d005      	beq.n	800ed28 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800ed1c:	68fb      	ldr	r3, [r7, #12]
 800ed1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed22:	691b      	ldr	r3, [r3, #16]
 800ed24:	68f8      	ldr	r0, [r7, #12]
 800ed26:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ed28:	68f8      	ldr	r0, [r7, #12]
 800ed2a:	f000 ffc0 	bl	800fcae <USBD_CtlSendStatus>
 800ed2e:	e01a      	b.n	800ed66 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ed30:	68fb      	ldr	r3, [r7, #12]
 800ed32:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ed36:	b2db      	uxtb	r3, r3
 800ed38:	2b03      	cmp	r3, #3
 800ed3a:	d114      	bne.n	800ed66 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800ed3c:	68fb      	ldr	r3, [r7, #12]
 800ed3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed42:	699b      	ldr	r3, [r3, #24]
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	d00e      	beq.n	800ed66 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800ed48:	68fb      	ldr	r3, [r7, #12]
 800ed4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed4e:	699b      	ldr	r3, [r3, #24]
 800ed50:	7afa      	ldrb	r2, [r7, #11]
 800ed52:	4611      	mov	r1, r2
 800ed54:	68f8      	ldr	r0, [r7, #12]
 800ed56:	4798      	blx	r3
 800ed58:	4603      	mov	r3, r0
 800ed5a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800ed5c:	7dfb      	ldrb	r3, [r7, #23]
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d001      	beq.n	800ed66 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800ed62:	7dfb      	ldrb	r3, [r7, #23]
 800ed64:	e000      	b.n	800ed68 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800ed66:	2300      	movs	r3, #0
}
 800ed68:	4618      	mov	r0, r3
 800ed6a:	3718      	adds	r7, #24
 800ed6c:	46bd      	mov	sp, r7
 800ed6e:	bd80      	pop	{r7, pc}

0800ed70 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ed70:	b580      	push	{r7, lr}
 800ed72:	b086      	sub	sp, #24
 800ed74:	af00      	add	r7, sp, #0
 800ed76:	60f8      	str	r0, [r7, #12]
 800ed78:	460b      	mov	r3, r1
 800ed7a:	607a      	str	r2, [r7, #4]
 800ed7c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ed7e:	7afb      	ldrb	r3, [r7, #11]
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	d16b      	bne.n	800ee5c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	3314      	adds	r3, #20
 800ed88:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ed8a:	68fb      	ldr	r3, [r7, #12]
 800ed8c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ed90:	2b02      	cmp	r3, #2
 800ed92:	d156      	bne.n	800ee42 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800ed94:	693b      	ldr	r3, [r7, #16]
 800ed96:	689a      	ldr	r2, [r3, #8]
 800ed98:	693b      	ldr	r3, [r7, #16]
 800ed9a:	68db      	ldr	r3, [r3, #12]
 800ed9c:	429a      	cmp	r2, r3
 800ed9e:	d914      	bls.n	800edca <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800eda0:	693b      	ldr	r3, [r7, #16]
 800eda2:	689a      	ldr	r2, [r3, #8]
 800eda4:	693b      	ldr	r3, [r7, #16]
 800eda6:	68db      	ldr	r3, [r3, #12]
 800eda8:	1ad2      	subs	r2, r2, r3
 800edaa:	693b      	ldr	r3, [r7, #16]
 800edac:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800edae:	693b      	ldr	r3, [r7, #16]
 800edb0:	689b      	ldr	r3, [r3, #8]
 800edb2:	461a      	mov	r2, r3
 800edb4:	6879      	ldr	r1, [r7, #4]
 800edb6:	68f8      	ldr	r0, [r7, #12]
 800edb8:	f000 ff3a 	bl	800fc30 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800edbc:	2300      	movs	r3, #0
 800edbe:	2200      	movs	r2, #0
 800edc0:	2100      	movs	r1, #0
 800edc2:	68f8      	ldr	r0, [r7, #12]
 800edc4:	f001 fc06 	bl	80105d4 <USBD_LL_PrepareReceive>
 800edc8:	e03b      	b.n	800ee42 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800edca:	693b      	ldr	r3, [r7, #16]
 800edcc:	68da      	ldr	r2, [r3, #12]
 800edce:	693b      	ldr	r3, [r7, #16]
 800edd0:	689b      	ldr	r3, [r3, #8]
 800edd2:	429a      	cmp	r2, r3
 800edd4:	d11c      	bne.n	800ee10 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800edd6:	693b      	ldr	r3, [r7, #16]
 800edd8:	685a      	ldr	r2, [r3, #4]
 800edda:	693b      	ldr	r3, [r7, #16]
 800eddc:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800edde:	429a      	cmp	r2, r3
 800ede0:	d316      	bcc.n	800ee10 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800ede2:	693b      	ldr	r3, [r7, #16]
 800ede4:	685a      	ldr	r2, [r3, #4]
 800ede6:	68fb      	ldr	r3, [r7, #12]
 800ede8:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800edec:	429a      	cmp	r2, r3
 800edee:	d20f      	bcs.n	800ee10 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800edf0:	2200      	movs	r2, #0
 800edf2:	2100      	movs	r1, #0
 800edf4:	68f8      	ldr	r0, [r7, #12]
 800edf6:	f000 ff1b 	bl	800fc30 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800edfa:	68fb      	ldr	r3, [r7, #12]
 800edfc:	2200      	movs	r2, #0
 800edfe:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ee02:	2300      	movs	r3, #0
 800ee04:	2200      	movs	r2, #0
 800ee06:	2100      	movs	r1, #0
 800ee08:	68f8      	ldr	r0, [r7, #12]
 800ee0a:	f001 fbe3 	bl	80105d4 <USBD_LL_PrepareReceive>
 800ee0e:	e018      	b.n	800ee42 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ee10:	68fb      	ldr	r3, [r7, #12]
 800ee12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ee16:	b2db      	uxtb	r3, r3
 800ee18:	2b03      	cmp	r3, #3
 800ee1a:	d10b      	bne.n	800ee34 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800ee1c:	68fb      	ldr	r3, [r7, #12]
 800ee1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ee22:	68db      	ldr	r3, [r3, #12]
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	d005      	beq.n	800ee34 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800ee28:	68fb      	ldr	r3, [r7, #12]
 800ee2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ee2e:	68db      	ldr	r3, [r3, #12]
 800ee30:	68f8      	ldr	r0, [r7, #12]
 800ee32:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ee34:	2180      	movs	r1, #128	@ 0x80
 800ee36:	68f8      	ldr	r0, [r7, #12]
 800ee38:	f001 fb22 	bl	8010480 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ee3c:	68f8      	ldr	r0, [r7, #12]
 800ee3e:	f000 ff49 	bl	800fcd4 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800ee42:	68fb      	ldr	r3, [r7, #12]
 800ee44:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800ee48:	2b01      	cmp	r3, #1
 800ee4a:	d122      	bne.n	800ee92 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800ee4c:	68f8      	ldr	r0, [r7, #12]
 800ee4e:	f7ff fe98 	bl	800eb82 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ee52:	68fb      	ldr	r3, [r7, #12]
 800ee54:	2200      	movs	r2, #0
 800ee56:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800ee5a:	e01a      	b.n	800ee92 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ee5c:	68fb      	ldr	r3, [r7, #12]
 800ee5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ee62:	b2db      	uxtb	r3, r3
 800ee64:	2b03      	cmp	r3, #3
 800ee66:	d114      	bne.n	800ee92 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800ee68:	68fb      	ldr	r3, [r7, #12]
 800ee6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ee6e:	695b      	ldr	r3, [r3, #20]
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	d00e      	beq.n	800ee92 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800ee74:	68fb      	ldr	r3, [r7, #12]
 800ee76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ee7a:	695b      	ldr	r3, [r3, #20]
 800ee7c:	7afa      	ldrb	r2, [r7, #11]
 800ee7e:	4611      	mov	r1, r2
 800ee80:	68f8      	ldr	r0, [r7, #12]
 800ee82:	4798      	blx	r3
 800ee84:	4603      	mov	r3, r0
 800ee86:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800ee88:	7dfb      	ldrb	r3, [r7, #23]
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	d001      	beq.n	800ee92 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800ee8e:	7dfb      	ldrb	r3, [r7, #23]
 800ee90:	e000      	b.n	800ee94 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800ee92:	2300      	movs	r3, #0
}
 800ee94:	4618      	mov	r0, r3
 800ee96:	3718      	adds	r7, #24
 800ee98:	46bd      	mov	sp, r7
 800ee9a:	bd80      	pop	{r7, pc}

0800ee9c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ee9c:	b580      	push	{r7, lr}
 800ee9e:	b082      	sub	sp, #8
 800eea0:	af00      	add	r7, sp, #0
 800eea2:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	2201      	movs	r2, #1
 800eea8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	2200      	movs	r2, #0
 800eeb0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	2200      	movs	r2, #0
 800eeb8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	2200      	movs	r2, #0
 800eebe:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eec8:	2b00      	cmp	r3, #0
 800eeca:	d101      	bne.n	800eed0 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800eecc:	2303      	movs	r3, #3
 800eece:	e02f      	b.n	800ef30 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d00f      	beq.n	800eefa <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eee0:	685b      	ldr	r3, [r3, #4]
 800eee2:	2b00      	cmp	r3, #0
 800eee4:	d009      	beq.n	800eefa <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eeec:	685b      	ldr	r3, [r3, #4]
 800eeee:	687a      	ldr	r2, [r7, #4]
 800eef0:	6852      	ldr	r2, [r2, #4]
 800eef2:	b2d2      	uxtb	r2, r2
 800eef4:	4611      	mov	r1, r2
 800eef6:	6878      	ldr	r0, [r7, #4]
 800eef8:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800eefa:	2340      	movs	r3, #64	@ 0x40
 800eefc:	2200      	movs	r2, #0
 800eefe:	2100      	movs	r1, #0
 800ef00:	6878      	ldr	r0, [r7, #4]
 800ef02:	f001 fa78 	bl	80103f6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	2201      	movs	r2, #1
 800ef0a:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	2240      	movs	r2, #64	@ 0x40
 800ef12:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ef16:	2340      	movs	r3, #64	@ 0x40
 800ef18:	2200      	movs	r2, #0
 800ef1a:	2180      	movs	r1, #128	@ 0x80
 800ef1c:	6878      	ldr	r0, [r7, #4]
 800ef1e:	f001 fa6a 	bl	80103f6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	2201      	movs	r2, #1
 800ef26:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	2240      	movs	r2, #64	@ 0x40
 800ef2c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800ef2e:	2300      	movs	r3, #0
}
 800ef30:	4618      	mov	r0, r3
 800ef32:	3708      	adds	r7, #8
 800ef34:	46bd      	mov	sp, r7
 800ef36:	bd80      	pop	{r7, pc}

0800ef38 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ef38:	b480      	push	{r7}
 800ef3a:	b083      	sub	sp, #12
 800ef3c:	af00      	add	r7, sp, #0
 800ef3e:	6078      	str	r0, [r7, #4]
 800ef40:	460b      	mov	r3, r1
 800ef42:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	78fa      	ldrb	r2, [r7, #3]
 800ef48:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ef4a:	2300      	movs	r3, #0
}
 800ef4c:	4618      	mov	r0, r3
 800ef4e:	370c      	adds	r7, #12
 800ef50:	46bd      	mov	sp, r7
 800ef52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef56:	4770      	bx	lr

0800ef58 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ef58:	b480      	push	{r7}
 800ef5a:	b083      	sub	sp, #12
 800ef5c:	af00      	add	r7, sp, #0
 800ef5e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ef66:	b2da      	uxtb	r2, r3
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	2204      	movs	r2, #4
 800ef72:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800ef76:	2300      	movs	r3, #0
}
 800ef78:	4618      	mov	r0, r3
 800ef7a:	370c      	adds	r7, #12
 800ef7c:	46bd      	mov	sp, r7
 800ef7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef82:	4770      	bx	lr

0800ef84 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ef84:	b480      	push	{r7}
 800ef86:	b083      	sub	sp, #12
 800ef88:	af00      	add	r7, sp, #0
 800ef8a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ef92:	b2db      	uxtb	r3, r3
 800ef94:	2b04      	cmp	r3, #4
 800ef96:	d106      	bne.n	800efa6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800ef9e:	b2da      	uxtb	r2, r3
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800efa6:	2300      	movs	r3, #0
}
 800efa8:	4618      	mov	r0, r3
 800efaa:	370c      	adds	r7, #12
 800efac:	46bd      	mov	sp, r7
 800efae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efb2:	4770      	bx	lr

0800efb4 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800efb4:	b580      	push	{r7, lr}
 800efb6:	b082      	sub	sp, #8
 800efb8:	af00      	add	r7, sp, #0
 800efba:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800efc2:	2b00      	cmp	r3, #0
 800efc4:	d101      	bne.n	800efca <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800efc6:	2303      	movs	r3, #3
 800efc8:	e012      	b.n	800eff0 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800efd0:	b2db      	uxtb	r3, r3
 800efd2:	2b03      	cmp	r3, #3
 800efd4:	d10b      	bne.n	800efee <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800efdc:	69db      	ldr	r3, [r3, #28]
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d005      	beq.n	800efee <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800efe8:	69db      	ldr	r3, [r3, #28]
 800efea:	6878      	ldr	r0, [r7, #4]
 800efec:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800efee:	2300      	movs	r3, #0
}
 800eff0:	4618      	mov	r0, r3
 800eff2:	3708      	adds	r7, #8
 800eff4:	46bd      	mov	sp, r7
 800eff6:	bd80      	pop	{r7, pc}

0800eff8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800eff8:	b480      	push	{r7}
 800effa:	b087      	sub	sp, #28
 800effc:	af00      	add	r7, sp, #0
 800effe:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800f004:	697b      	ldr	r3, [r7, #20]
 800f006:	781b      	ldrb	r3, [r3, #0]
 800f008:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800f00a:	697b      	ldr	r3, [r7, #20]
 800f00c:	3301      	adds	r3, #1
 800f00e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800f010:	697b      	ldr	r3, [r7, #20]
 800f012:	781b      	ldrb	r3, [r3, #0]
 800f014:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800f016:	8a3b      	ldrh	r3, [r7, #16]
 800f018:	021b      	lsls	r3, r3, #8
 800f01a:	b21a      	sxth	r2, r3
 800f01c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f020:	4313      	orrs	r3, r2
 800f022:	b21b      	sxth	r3, r3
 800f024:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800f026:	89fb      	ldrh	r3, [r7, #14]
}
 800f028:	4618      	mov	r0, r3
 800f02a:	371c      	adds	r7, #28
 800f02c:	46bd      	mov	sp, r7
 800f02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f032:	4770      	bx	lr

0800f034 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f034:	b580      	push	{r7, lr}
 800f036:	b084      	sub	sp, #16
 800f038:	af00      	add	r7, sp, #0
 800f03a:	6078      	str	r0, [r7, #4]
 800f03c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f03e:	2300      	movs	r3, #0
 800f040:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f042:	683b      	ldr	r3, [r7, #0]
 800f044:	781b      	ldrb	r3, [r3, #0]
 800f046:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f04a:	2b40      	cmp	r3, #64	@ 0x40
 800f04c:	d005      	beq.n	800f05a <USBD_StdDevReq+0x26>
 800f04e:	2b40      	cmp	r3, #64	@ 0x40
 800f050:	d853      	bhi.n	800f0fa <USBD_StdDevReq+0xc6>
 800f052:	2b00      	cmp	r3, #0
 800f054:	d00b      	beq.n	800f06e <USBD_StdDevReq+0x3a>
 800f056:	2b20      	cmp	r3, #32
 800f058:	d14f      	bne.n	800f0fa <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f060:	689b      	ldr	r3, [r3, #8]
 800f062:	6839      	ldr	r1, [r7, #0]
 800f064:	6878      	ldr	r0, [r7, #4]
 800f066:	4798      	blx	r3
 800f068:	4603      	mov	r3, r0
 800f06a:	73fb      	strb	r3, [r7, #15]
      break;
 800f06c:	e04a      	b.n	800f104 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f06e:	683b      	ldr	r3, [r7, #0]
 800f070:	785b      	ldrb	r3, [r3, #1]
 800f072:	2b09      	cmp	r3, #9
 800f074:	d83b      	bhi.n	800f0ee <USBD_StdDevReq+0xba>
 800f076:	a201      	add	r2, pc, #4	@ (adr r2, 800f07c <USBD_StdDevReq+0x48>)
 800f078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f07c:	0800f0d1 	.word	0x0800f0d1
 800f080:	0800f0e5 	.word	0x0800f0e5
 800f084:	0800f0ef 	.word	0x0800f0ef
 800f088:	0800f0db 	.word	0x0800f0db
 800f08c:	0800f0ef 	.word	0x0800f0ef
 800f090:	0800f0af 	.word	0x0800f0af
 800f094:	0800f0a5 	.word	0x0800f0a5
 800f098:	0800f0ef 	.word	0x0800f0ef
 800f09c:	0800f0c7 	.word	0x0800f0c7
 800f0a0:	0800f0b9 	.word	0x0800f0b9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800f0a4:	6839      	ldr	r1, [r7, #0]
 800f0a6:	6878      	ldr	r0, [r7, #4]
 800f0a8:	f000 f9de 	bl	800f468 <USBD_GetDescriptor>
          break;
 800f0ac:	e024      	b.n	800f0f8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800f0ae:	6839      	ldr	r1, [r7, #0]
 800f0b0:	6878      	ldr	r0, [r7, #4]
 800f0b2:	f000 fb6d 	bl	800f790 <USBD_SetAddress>
          break;
 800f0b6:	e01f      	b.n	800f0f8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800f0b8:	6839      	ldr	r1, [r7, #0]
 800f0ba:	6878      	ldr	r0, [r7, #4]
 800f0bc:	f000 fbac 	bl	800f818 <USBD_SetConfig>
 800f0c0:	4603      	mov	r3, r0
 800f0c2:	73fb      	strb	r3, [r7, #15]
          break;
 800f0c4:	e018      	b.n	800f0f8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800f0c6:	6839      	ldr	r1, [r7, #0]
 800f0c8:	6878      	ldr	r0, [r7, #4]
 800f0ca:	f000 fc4b 	bl	800f964 <USBD_GetConfig>
          break;
 800f0ce:	e013      	b.n	800f0f8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800f0d0:	6839      	ldr	r1, [r7, #0]
 800f0d2:	6878      	ldr	r0, [r7, #4]
 800f0d4:	f000 fc7c 	bl	800f9d0 <USBD_GetStatus>
          break;
 800f0d8:	e00e      	b.n	800f0f8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800f0da:	6839      	ldr	r1, [r7, #0]
 800f0dc:	6878      	ldr	r0, [r7, #4]
 800f0de:	f000 fcab 	bl	800fa38 <USBD_SetFeature>
          break;
 800f0e2:	e009      	b.n	800f0f8 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800f0e4:	6839      	ldr	r1, [r7, #0]
 800f0e6:	6878      	ldr	r0, [r7, #4]
 800f0e8:	f000 fcba 	bl	800fa60 <USBD_ClrFeature>
          break;
 800f0ec:	e004      	b.n	800f0f8 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800f0ee:	6839      	ldr	r1, [r7, #0]
 800f0f0:	6878      	ldr	r0, [r7, #4]
 800f0f2:	f000 fd11 	bl	800fb18 <USBD_CtlError>
          break;
 800f0f6:	bf00      	nop
      }
      break;
 800f0f8:	e004      	b.n	800f104 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800f0fa:	6839      	ldr	r1, [r7, #0]
 800f0fc:	6878      	ldr	r0, [r7, #4]
 800f0fe:	f000 fd0b 	bl	800fb18 <USBD_CtlError>
      break;
 800f102:	bf00      	nop
  }

  return ret;
 800f104:	7bfb      	ldrb	r3, [r7, #15]
}
 800f106:	4618      	mov	r0, r3
 800f108:	3710      	adds	r7, #16
 800f10a:	46bd      	mov	sp, r7
 800f10c:	bd80      	pop	{r7, pc}
 800f10e:	bf00      	nop

0800f110 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f110:	b580      	push	{r7, lr}
 800f112:	b084      	sub	sp, #16
 800f114:	af00      	add	r7, sp, #0
 800f116:	6078      	str	r0, [r7, #4]
 800f118:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f11a:	2300      	movs	r3, #0
 800f11c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f11e:	683b      	ldr	r3, [r7, #0]
 800f120:	781b      	ldrb	r3, [r3, #0]
 800f122:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f126:	2b40      	cmp	r3, #64	@ 0x40
 800f128:	d005      	beq.n	800f136 <USBD_StdItfReq+0x26>
 800f12a:	2b40      	cmp	r3, #64	@ 0x40
 800f12c:	d82f      	bhi.n	800f18e <USBD_StdItfReq+0x7e>
 800f12e:	2b00      	cmp	r3, #0
 800f130:	d001      	beq.n	800f136 <USBD_StdItfReq+0x26>
 800f132:	2b20      	cmp	r3, #32
 800f134:	d12b      	bne.n	800f18e <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f13c:	b2db      	uxtb	r3, r3
 800f13e:	3b01      	subs	r3, #1
 800f140:	2b02      	cmp	r3, #2
 800f142:	d81d      	bhi.n	800f180 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800f144:	683b      	ldr	r3, [r7, #0]
 800f146:	889b      	ldrh	r3, [r3, #4]
 800f148:	b2db      	uxtb	r3, r3
 800f14a:	2b01      	cmp	r3, #1
 800f14c:	d813      	bhi.n	800f176 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f154:	689b      	ldr	r3, [r3, #8]
 800f156:	6839      	ldr	r1, [r7, #0]
 800f158:	6878      	ldr	r0, [r7, #4]
 800f15a:	4798      	blx	r3
 800f15c:	4603      	mov	r3, r0
 800f15e:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800f160:	683b      	ldr	r3, [r7, #0]
 800f162:	88db      	ldrh	r3, [r3, #6]
 800f164:	2b00      	cmp	r3, #0
 800f166:	d110      	bne.n	800f18a <USBD_StdItfReq+0x7a>
 800f168:	7bfb      	ldrb	r3, [r7, #15]
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	d10d      	bne.n	800f18a <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800f16e:	6878      	ldr	r0, [r7, #4]
 800f170:	f000 fd9d 	bl	800fcae <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800f174:	e009      	b.n	800f18a <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800f176:	6839      	ldr	r1, [r7, #0]
 800f178:	6878      	ldr	r0, [r7, #4]
 800f17a:	f000 fccd 	bl	800fb18 <USBD_CtlError>
          break;
 800f17e:	e004      	b.n	800f18a <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800f180:	6839      	ldr	r1, [r7, #0]
 800f182:	6878      	ldr	r0, [r7, #4]
 800f184:	f000 fcc8 	bl	800fb18 <USBD_CtlError>
          break;
 800f188:	e000      	b.n	800f18c <USBD_StdItfReq+0x7c>
          break;
 800f18a:	bf00      	nop
      }
      break;
 800f18c:	e004      	b.n	800f198 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800f18e:	6839      	ldr	r1, [r7, #0]
 800f190:	6878      	ldr	r0, [r7, #4]
 800f192:	f000 fcc1 	bl	800fb18 <USBD_CtlError>
      break;
 800f196:	bf00      	nop
  }

  return ret;
 800f198:	7bfb      	ldrb	r3, [r7, #15]
}
 800f19a:	4618      	mov	r0, r3
 800f19c:	3710      	adds	r7, #16
 800f19e:	46bd      	mov	sp, r7
 800f1a0:	bd80      	pop	{r7, pc}

0800f1a2 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f1a2:	b580      	push	{r7, lr}
 800f1a4:	b084      	sub	sp, #16
 800f1a6:	af00      	add	r7, sp, #0
 800f1a8:	6078      	str	r0, [r7, #4]
 800f1aa:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800f1ac:	2300      	movs	r3, #0
 800f1ae:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800f1b0:	683b      	ldr	r3, [r7, #0]
 800f1b2:	889b      	ldrh	r3, [r3, #4]
 800f1b4:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f1b6:	683b      	ldr	r3, [r7, #0]
 800f1b8:	781b      	ldrb	r3, [r3, #0]
 800f1ba:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f1be:	2b40      	cmp	r3, #64	@ 0x40
 800f1c0:	d007      	beq.n	800f1d2 <USBD_StdEPReq+0x30>
 800f1c2:	2b40      	cmp	r3, #64	@ 0x40
 800f1c4:	f200 8145 	bhi.w	800f452 <USBD_StdEPReq+0x2b0>
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	d00c      	beq.n	800f1e6 <USBD_StdEPReq+0x44>
 800f1cc:	2b20      	cmp	r3, #32
 800f1ce:	f040 8140 	bne.w	800f452 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f1d8:	689b      	ldr	r3, [r3, #8]
 800f1da:	6839      	ldr	r1, [r7, #0]
 800f1dc:	6878      	ldr	r0, [r7, #4]
 800f1de:	4798      	blx	r3
 800f1e0:	4603      	mov	r3, r0
 800f1e2:	73fb      	strb	r3, [r7, #15]
      break;
 800f1e4:	e13a      	b.n	800f45c <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f1e6:	683b      	ldr	r3, [r7, #0]
 800f1e8:	785b      	ldrb	r3, [r3, #1]
 800f1ea:	2b03      	cmp	r3, #3
 800f1ec:	d007      	beq.n	800f1fe <USBD_StdEPReq+0x5c>
 800f1ee:	2b03      	cmp	r3, #3
 800f1f0:	f300 8129 	bgt.w	800f446 <USBD_StdEPReq+0x2a4>
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	d07f      	beq.n	800f2f8 <USBD_StdEPReq+0x156>
 800f1f8:	2b01      	cmp	r3, #1
 800f1fa:	d03c      	beq.n	800f276 <USBD_StdEPReq+0xd4>
 800f1fc:	e123      	b.n	800f446 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f204:	b2db      	uxtb	r3, r3
 800f206:	2b02      	cmp	r3, #2
 800f208:	d002      	beq.n	800f210 <USBD_StdEPReq+0x6e>
 800f20a:	2b03      	cmp	r3, #3
 800f20c:	d016      	beq.n	800f23c <USBD_StdEPReq+0x9a>
 800f20e:	e02c      	b.n	800f26a <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f210:	7bbb      	ldrb	r3, [r7, #14]
 800f212:	2b00      	cmp	r3, #0
 800f214:	d00d      	beq.n	800f232 <USBD_StdEPReq+0x90>
 800f216:	7bbb      	ldrb	r3, [r7, #14]
 800f218:	2b80      	cmp	r3, #128	@ 0x80
 800f21a:	d00a      	beq.n	800f232 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f21c:	7bbb      	ldrb	r3, [r7, #14]
 800f21e:	4619      	mov	r1, r3
 800f220:	6878      	ldr	r0, [r7, #4]
 800f222:	f001 f92d 	bl	8010480 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f226:	2180      	movs	r1, #128	@ 0x80
 800f228:	6878      	ldr	r0, [r7, #4]
 800f22a:	f001 f929 	bl	8010480 <USBD_LL_StallEP>
 800f22e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f230:	e020      	b.n	800f274 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800f232:	6839      	ldr	r1, [r7, #0]
 800f234:	6878      	ldr	r0, [r7, #4]
 800f236:	f000 fc6f 	bl	800fb18 <USBD_CtlError>
              break;
 800f23a:	e01b      	b.n	800f274 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f23c:	683b      	ldr	r3, [r7, #0]
 800f23e:	885b      	ldrh	r3, [r3, #2]
 800f240:	2b00      	cmp	r3, #0
 800f242:	d10e      	bne.n	800f262 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800f244:	7bbb      	ldrb	r3, [r7, #14]
 800f246:	2b00      	cmp	r3, #0
 800f248:	d00b      	beq.n	800f262 <USBD_StdEPReq+0xc0>
 800f24a:	7bbb      	ldrb	r3, [r7, #14]
 800f24c:	2b80      	cmp	r3, #128	@ 0x80
 800f24e:	d008      	beq.n	800f262 <USBD_StdEPReq+0xc0>
 800f250:	683b      	ldr	r3, [r7, #0]
 800f252:	88db      	ldrh	r3, [r3, #6]
 800f254:	2b00      	cmp	r3, #0
 800f256:	d104      	bne.n	800f262 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800f258:	7bbb      	ldrb	r3, [r7, #14]
 800f25a:	4619      	mov	r1, r3
 800f25c:	6878      	ldr	r0, [r7, #4]
 800f25e:	f001 f90f 	bl	8010480 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800f262:	6878      	ldr	r0, [r7, #4]
 800f264:	f000 fd23 	bl	800fcae <USBD_CtlSendStatus>

              break;
 800f268:	e004      	b.n	800f274 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800f26a:	6839      	ldr	r1, [r7, #0]
 800f26c:	6878      	ldr	r0, [r7, #4]
 800f26e:	f000 fc53 	bl	800fb18 <USBD_CtlError>
              break;
 800f272:	bf00      	nop
          }
          break;
 800f274:	e0ec      	b.n	800f450 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f27c:	b2db      	uxtb	r3, r3
 800f27e:	2b02      	cmp	r3, #2
 800f280:	d002      	beq.n	800f288 <USBD_StdEPReq+0xe6>
 800f282:	2b03      	cmp	r3, #3
 800f284:	d016      	beq.n	800f2b4 <USBD_StdEPReq+0x112>
 800f286:	e030      	b.n	800f2ea <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f288:	7bbb      	ldrb	r3, [r7, #14]
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d00d      	beq.n	800f2aa <USBD_StdEPReq+0x108>
 800f28e:	7bbb      	ldrb	r3, [r7, #14]
 800f290:	2b80      	cmp	r3, #128	@ 0x80
 800f292:	d00a      	beq.n	800f2aa <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f294:	7bbb      	ldrb	r3, [r7, #14]
 800f296:	4619      	mov	r1, r3
 800f298:	6878      	ldr	r0, [r7, #4]
 800f29a:	f001 f8f1 	bl	8010480 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f29e:	2180      	movs	r1, #128	@ 0x80
 800f2a0:	6878      	ldr	r0, [r7, #4]
 800f2a2:	f001 f8ed 	bl	8010480 <USBD_LL_StallEP>
 800f2a6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f2a8:	e025      	b.n	800f2f6 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800f2aa:	6839      	ldr	r1, [r7, #0]
 800f2ac:	6878      	ldr	r0, [r7, #4]
 800f2ae:	f000 fc33 	bl	800fb18 <USBD_CtlError>
              break;
 800f2b2:	e020      	b.n	800f2f6 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f2b4:	683b      	ldr	r3, [r7, #0]
 800f2b6:	885b      	ldrh	r3, [r3, #2]
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	d11b      	bne.n	800f2f4 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800f2bc:	7bbb      	ldrb	r3, [r7, #14]
 800f2be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	d004      	beq.n	800f2d0 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800f2c6:	7bbb      	ldrb	r3, [r7, #14]
 800f2c8:	4619      	mov	r1, r3
 800f2ca:	6878      	ldr	r0, [r7, #4]
 800f2cc:	f001 f8f7 	bl	80104be <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800f2d0:	6878      	ldr	r0, [r7, #4]
 800f2d2:	f000 fcec 	bl	800fcae <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f2dc:	689b      	ldr	r3, [r3, #8]
 800f2de:	6839      	ldr	r1, [r7, #0]
 800f2e0:	6878      	ldr	r0, [r7, #4]
 800f2e2:	4798      	blx	r3
 800f2e4:	4603      	mov	r3, r0
 800f2e6:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800f2e8:	e004      	b.n	800f2f4 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800f2ea:	6839      	ldr	r1, [r7, #0]
 800f2ec:	6878      	ldr	r0, [r7, #4]
 800f2ee:	f000 fc13 	bl	800fb18 <USBD_CtlError>
              break;
 800f2f2:	e000      	b.n	800f2f6 <USBD_StdEPReq+0x154>
              break;
 800f2f4:	bf00      	nop
          }
          break;
 800f2f6:	e0ab      	b.n	800f450 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f2fe:	b2db      	uxtb	r3, r3
 800f300:	2b02      	cmp	r3, #2
 800f302:	d002      	beq.n	800f30a <USBD_StdEPReq+0x168>
 800f304:	2b03      	cmp	r3, #3
 800f306:	d032      	beq.n	800f36e <USBD_StdEPReq+0x1cc>
 800f308:	e097      	b.n	800f43a <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f30a:	7bbb      	ldrb	r3, [r7, #14]
 800f30c:	2b00      	cmp	r3, #0
 800f30e:	d007      	beq.n	800f320 <USBD_StdEPReq+0x17e>
 800f310:	7bbb      	ldrb	r3, [r7, #14]
 800f312:	2b80      	cmp	r3, #128	@ 0x80
 800f314:	d004      	beq.n	800f320 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800f316:	6839      	ldr	r1, [r7, #0]
 800f318:	6878      	ldr	r0, [r7, #4]
 800f31a:	f000 fbfd 	bl	800fb18 <USBD_CtlError>
                break;
 800f31e:	e091      	b.n	800f444 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f320:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f324:	2b00      	cmp	r3, #0
 800f326:	da0b      	bge.n	800f340 <USBD_StdEPReq+0x19e>
 800f328:	7bbb      	ldrb	r3, [r7, #14]
 800f32a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f32e:	4613      	mov	r3, r2
 800f330:	009b      	lsls	r3, r3, #2
 800f332:	4413      	add	r3, r2
 800f334:	009b      	lsls	r3, r3, #2
 800f336:	3310      	adds	r3, #16
 800f338:	687a      	ldr	r2, [r7, #4]
 800f33a:	4413      	add	r3, r2
 800f33c:	3304      	adds	r3, #4
 800f33e:	e00b      	b.n	800f358 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f340:	7bbb      	ldrb	r3, [r7, #14]
 800f342:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f346:	4613      	mov	r3, r2
 800f348:	009b      	lsls	r3, r3, #2
 800f34a:	4413      	add	r3, r2
 800f34c:	009b      	lsls	r3, r3, #2
 800f34e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800f352:	687a      	ldr	r2, [r7, #4]
 800f354:	4413      	add	r3, r2
 800f356:	3304      	adds	r3, #4
 800f358:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800f35a:	68bb      	ldr	r3, [r7, #8]
 800f35c:	2200      	movs	r2, #0
 800f35e:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f360:	68bb      	ldr	r3, [r7, #8]
 800f362:	2202      	movs	r2, #2
 800f364:	4619      	mov	r1, r3
 800f366:	6878      	ldr	r0, [r7, #4]
 800f368:	f000 fc47 	bl	800fbfa <USBD_CtlSendData>
              break;
 800f36c:	e06a      	b.n	800f444 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800f36e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f372:	2b00      	cmp	r3, #0
 800f374:	da11      	bge.n	800f39a <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800f376:	7bbb      	ldrb	r3, [r7, #14]
 800f378:	f003 020f 	and.w	r2, r3, #15
 800f37c:	6879      	ldr	r1, [r7, #4]
 800f37e:	4613      	mov	r3, r2
 800f380:	009b      	lsls	r3, r3, #2
 800f382:	4413      	add	r3, r2
 800f384:	009b      	lsls	r3, r3, #2
 800f386:	440b      	add	r3, r1
 800f388:	3324      	adds	r3, #36	@ 0x24
 800f38a:	881b      	ldrh	r3, [r3, #0]
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	d117      	bne.n	800f3c0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800f390:	6839      	ldr	r1, [r7, #0]
 800f392:	6878      	ldr	r0, [r7, #4]
 800f394:	f000 fbc0 	bl	800fb18 <USBD_CtlError>
                  break;
 800f398:	e054      	b.n	800f444 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800f39a:	7bbb      	ldrb	r3, [r7, #14]
 800f39c:	f003 020f 	and.w	r2, r3, #15
 800f3a0:	6879      	ldr	r1, [r7, #4]
 800f3a2:	4613      	mov	r3, r2
 800f3a4:	009b      	lsls	r3, r3, #2
 800f3a6:	4413      	add	r3, r2
 800f3a8:	009b      	lsls	r3, r3, #2
 800f3aa:	440b      	add	r3, r1
 800f3ac:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f3b0:	881b      	ldrh	r3, [r3, #0]
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	d104      	bne.n	800f3c0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800f3b6:	6839      	ldr	r1, [r7, #0]
 800f3b8:	6878      	ldr	r0, [r7, #4]
 800f3ba:	f000 fbad 	bl	800fb18 <USBD_CtlError>
                  break;
 800f3be:	e041      	b.n	800f444 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f3c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	da0b      	bge.n	800f3e0 <USBD_StdEPReq+0x23e>
 800f3c8:	7bbb      	ldrb	r3, [r7, #14]
 800f3ca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f3ce:	4613      	mov	r3, r2
 800f3d0:	009b      	lsls	r3, r3, #2
 800f3d2:	4413      	add	r3, r2
 800f3d4:	009b      	lsls	r3, r3, #2
 800f3d6:	3310      	adds	r3, #16
 800f3d8:	687a      	ldr	r2, [r7, #4]
 800f3da:	4413      	add	r3, r2
 800f3dc:	3304      	adds	r3, #4
 800f3de:	e00b      	b.n	800f3f8 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f3e0:	7bbb      	ldrb	r3, [r7, #14]
 800f3e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f3e6:	4613      	mov	r3, r2
 800f3e8:	009b      	lsls	r3, r3, #2
 800f3ea:	4413      	add	r3, r2
 800f3ec:	009b      	lsls	r3, r3, #2
 800f3ee:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800f3f2:	687a      	ldr	r2, [r7, #4]
 800f3f4:	4413      	add	r3, r2
 800f3f6:	3304      	adds	r3, #4
 800f3f8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800f3fa:	7bbb      	ldrb	r3, [r7, #14]
 800f3fc:	2b00      	cmp	r3, #0
 800f3fe:	d002      	beq.n	800f406 <USBD_StdEPReq+0x264>
 800f400:	7bbb      	ldrb	r3, [r7, #14]
 800f402:	2b80      	cmp	r3, #128	@ 0x80
 800f404:	d103      	bne.n	800f40e <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800f406:	68bb      	ldr	r3, [r7, #8]
 800f408:	2200      	movs	r2, #0
 800f40a:	601a      	str	r2, [r3, #0]
 800f40c:	e00e      	b.n	800f42c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800f40e:	7bbb      	ldrb	r3, [r7, #14]
 800f410:	4619      	mov	r1, r3
 800f412:	6878      	ldr	r0, [r7, #4]
 800f414:	f001 f872 	bl	80104fc <USBD_LL_IsStallEP>
 800f418:	4603      	mov	r3, r0
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	d003      	beq.n	800f426 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800f41e:	68bb      	ldr	r3, [r7, #8]
 800f420:	2201      	movs	r2, #1
 800f422:	601a      	str	r2, [r3, #0]
 800f424:	e002      	b.n	800f42c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800f426:	68bb      	ldr	r3, [r7, #8]
 800f428:	2200      	movs	r2, #0
 800f42a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f42c:	68bb      	ldr	r3, [r7, #8]
 800f42e:	2202      	movs	r2, #2
 800f430:	4619      	mov	r1, r3
 800f432:	6878      	ldr	r0, [r7, #4]
 800f434:	f000 fbe1 	bl	800fbfa <USBD_CtlSendData>
              break;
 800f438:	e004      	b.n	800f444 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800f43a:	6839      	ldr	r1, [r7, #0]
 800f43c:	6878      	ldr	r0, [r7, #4]
 800f43e:	f000 fb6b 	bl	800fb18 <USBD_CtlError>
              break;
 800f442:	bf00      	nop
          }
          break;
 800f444:	e004      	b.n	800f450 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800f446:	6839      	ldr	r1, [r7, #0]
 800f448:	6878      	ldr	r0, [r7, #4]
 800f44a:	f000 fb65 	bl	800fb18 <USBD_CtlError>
          break;
 800f44e:	bf00      	nop
      }
      break;
 800f450:	e004      	b.n	800f45c <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800f452:	6839      	ldr	r1, [r7, #0]
 800f454:	6878      	ldr	r0, [r7, #4]
 800f456:	f000 fb5f 	bl	800fb18 <USBD_CtlError>
      break;
 800f45a:	bf00      	nop
  }

  return ret;
 800f45c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f45e:	4618      	mov	r0, r3
 800f460:	3710      	adds	r7, #16
 800f462:	46bd      	mov	sp, r7
 800f464:	bd80      	pop	{r7, pc}
	...

0800f468 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f468:	b580      	push	{r7, lr}
 800f46a:	b084      	sub	sp, #16
 800f46c:	af00      	add	r7, sp, #0
 800f46e:	6078      	str	r0, [r7, #4]
 800f470:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f472:	2300      	movs	r3, #0
 800f474:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800f476:	2300      	movs	r3, #0
 800f478:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800f47a:	2300      	movs	r3, #0
 800f47c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800f47e:	683b      	ldr	r3, [r7, #0]
 800f480:	885b      	ldrh	r3, [r3, #2]
 800f482:	0a1b      	lsrs	r3, r3, #8
 800f484:	b29b      	uxth	r3, r3
 800f486:	3b01      	subs	r3, #1
 800f488:	2b0e      	cmp	r3, #14
 800f48a:	f200 8152 	bhi.w	800f732 <USBD_GetDescriptor+0x2ca>
 800f48e:	a201      	add	r2, pc, #4	@ (adr r2, 800f494 <USBD_GetDescriptor+0x2c>)
 800f490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f494:	0800f505 	.word	0x0800f505
 800f498:	0800f51d 	.word	0x0800f51d
 800f49c:	0800f55d 	.word	0x0800f55d
 800f4a0:	0800f733 	.word	0x0800f733
 800f4a4:	0800f733 	.word	0x0800f733
 800f4a8:	0800f6d3 	.word	0x0800f6d3
 800f4ac:	0800f6ff 	.word	0x0800f6ff
 800f4b0:	0800f733 	.word	0x0800f733
 800f4b4:	0800f733 	.word	0x0800f733
 800f4b8:	0800f733 	.word	0x0800f733
 800f4bc:	0800f733 	.word	0x0800f733
 800f4c0:	0800f733 	.word	0x0800f733
 800f4c4:	0800f733 	.word	0x0800f733
 800f4c8:	0800f733 	.word	0x0800f733
 800f4cc:	0800f4d1 	.word	0x0800f4d1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f4d6:	69db      	ldr	r3, [r3, #28]
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	d00b      	beq.n	800f4f4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f4e2:	69db      	ldr	r3, [r3, #28]
 800f4e4:	687a      	ldr	r2, [r7, #4]
 800f4e6:	7c12      	ldrb	r2, [r2, #16]
 800f4e8:	f107 0108 	add.w	r1, r7, #8
 800f4ec:	4610      	mov	r0, r2
 800f4ee:	4798      	blx	r3
 800f4f0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f4f2:	e126      	b.n	800f742 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f4f4:	6839      	ldr	r1, [r7, #0]
 800f4f6:	6878      	ldr	r0, [r7, #4]
 800f4f8:	f000 fb0e 	bl	800fb18 <USBD_CtlError>
        err++;
 800f4fc:	7afb      	ldrb	r3, [r7, #11]
 800f4fe:	3301      	adds	r3, #1
 800f500:	72fb      	strb	r3, [r7, #11]
      break;
 800f502:	e11e      	b.n	800f742 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f50a:	681b      	ldr	r3, [r3, #0]
 800f50c:	687a      	ldr	r2, [r7, #4]
 800f50e:	7c12      	ldrb	r2, [r2, #16]
 800f510:	f107 0108 	add.w	r1, r7, #8
 800f514:	4610      	mov	r0, r2
 800f516:	4798      	blx	r3
 800f518:	60f8      	str	r0, [r7, #12]
      break;
 800f51a:	e112      	b.n	800f742 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	7c1b      	ldrb	r3, [r3, #16]
 800f520:	2b00      	cmp	r3, #0
 800f522:	d10d      	bne.n	800f540 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f52a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f52c:	f107 0208 	add.w	r2, r7, #8
 800f530:	4610      	mov	r0, r2
 800f532:	4798      	blx	r3
 800f534:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f536:	68fb      	ldr	r3, [r7, #12]
 800f538:	3301      	adds	r3, #1
 800f53a:	2202      	movs	r2, #2
 800f53c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800f53e:	e100      	b.n	800f742 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f548:	f107 0208 	add.w	r2, r7, #8
 800f54c:	4610      	mov	r0, r2
 800f54e:	4798      	blx	r3
 800f550:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f552:	68fb      	ldr	r3, [r7, #12]
 800f554:	3301      	adds	r3, #1
 800f556:	2202      	movs	r2, #2
 800f558:	701a      	strb	r2, [r3, #0]
      break;
 800f55a:	e0f2      	b.n	800f742 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800f55c:	683b      	ldr	r3, [r7, #0]
 800f55e:	885b      	ldrh	r3, [r3, #2]
 800f560:	b2db      	uxtb	r3, r3
 800f562:	2b05      	cmp	r3, #5
 800f564:	f200 80ac 	bhi.w	800f6c0 <USBD_GetDescriptor+0x258>
 800f568:	a201      	add	r2, pc, #4	@ (adr r2, 800f570 <USBD_GetDescriptor+0x108>)
 800f56a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f56e:	bf00      	nop
 800f570:	0800f589 	.word	0x0800f589
 800f574:	0800f5bd 	.word	0x0800f5bd
 800f578:	0800f5f1 	.word	0x0800f5f1
 800f57c:	0800f625 	.word	0x0800f625
 800f580:	0800f659 	.word	0x0800f659
 800f584:	0800f68d 	.word	0x0800f68d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f58e:	685b      	ldr	r3, [r3, #4]
 800f590:	2b00      	cmp	r3, #0
 800f592:	d00b      	beq.n	800f5ac <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f59a:	685b      	ldr	r3, [r3, #4]
 800f59c:	687a      	ldr	r2, [r7, #4]
 800f59e:	7c12      	ldrb	r2, [r2, #16]
 800f5a0:	f107 0108 	add.w	r1, r7, #8
 800f5a4:	4610      	mov	r0, r2
 800f5a6:	4798      	blx	r3
 800f5a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f5aa:	e091      	b.n	800f6d0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f5ac:	6839      	ldr	r1, [r7, #0]
 800f5ae:	6878      	ldr	r0, [r7, #4]
 800f5b0:	f000 fab2 	bl	800fb18 <USBD_CtlError>
            err++;
 800f5b4:	7afb      	ldrb	r3, [r7, #11]
 800f5b6:	3301      	adds	r3, #1
 800f5b8:	72fb      	strb	r3, [r7, #11]
          break;
 800f5ba:	e089      	b.n	800f6d0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f5c2:	689b      	ldr	r3, [r3, #8]
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d00b      	beq.n	800f5e0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f5ce:	689b      	ldr	r3, [r3, #8]
 800f5d0:	687a      	ldr	r2, [r7, #4]
 800f5d2:	7c12      	ldrb	r2, [r2, #16]
 800f5d4:	f107 0108 	add.w	r1, r7, #8
 800f5d8:	4610      	mov	r0, r2
 800f5da:	4798      	blx	r3
 800f5dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f5de:	e077      	b.n	800f6d0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f5e0:	6839      	ldr	r1, [r7, #0]
 800f5e2:	6878      	ldr	r0, [r7, #4]
 800f5e4:	f000 fa98 	bl	800fb18 <USBD_CtlError>
            err++;
 800f5e8:	7afb      	ldrb	r3, [r7, #11]
 800f5ea:	3301      	adds	r3, #1
 800f5ec:	72fb      	strb	r3, [r7, #11]
          break;
 800f5ee:	e06f      	b.n	800f6d0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f5f6:	68db      	ldr	r3, [r3, #12]
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d00b      	beq.n	800f614 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f602:	68db      	ldr	r3, [r3, #12]
 800f604:	687a      	ldr	r2, [r7, #4]
 800f606:	7c12      	ldrb	r2, [r2, #16]
 800f608:	f107 0108 	add.w	r1, r7, #8
 800f60c:	4610      	mov	r0, r2
 800f60e:	4798      	blx	r3
 800f610:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f612:	e05d      	b.n	800f6d0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f614:	6839      	ldr	r1, [r7, #0]
 800f616:	6878      	ldr	r0, [r7, #4]
 800f618:	f000 fa7e 	bl	800fb18 <USBD_CtlError>
            err++;
 800f61c:	7afb      	ldrb	r3, [r7, #11]
 800f61e:	3301      	adds	r3, #1
 800f620:	72fb      	strb	r3, [r7, #11]
          break;
 800f622:	e055      	b.n	800f6d0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f62a:	691b      	ldr	r3, [r3, #16]
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	d00b      	beq.n	800f648 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f636:	691b      	ldr	r3, [r3, #16]
 800f638:	687a      	ldr	r2, [r7, #4]
 800f63a:	7c12      	ldrb	r2, [r2, #16]
 800f63c:	f107 0108 	add.w	r1, r7, #8
 800f640:	4610      	mov	r0, r2
 800f642:	4798      	blx	r3
 800f644:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f646:	e043      	b.n	800f6d0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f648:	6839      	ldr	r1, [r7, #0]
 800f64a:	6878      	ldr	r0, [r7, #4]
 800f64c:	f000 fa64 	bl	800fb18 <USBD_CtlError>
            err++;
 800f650:	7afb      	ldrb	r3, [r7, #11]
 800f652:	3301      	adds	r3, #1
 800f654:	72fb      	strb	r3, [r7, #11]
          break;
 800f656:	e03b      	b.n	800f6d0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f65e:	695b      	ldr	r3, [r3, #20]
 800f660:	2b00      	cmp	r3, #0
 800f662:	d00b      	beq.n	800f67c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f66a:	695b      	ldr	r3, [r3, #20]
 800f66c:	687a      	ldr	r2, [r7, #4]
 800f66e:	7c12      	ldrb	r2, [r2, #16]
 800f670:	f107 0108 	add.w	r1, r7, #8
 800f674:	4610      	mov	r0, r2
 800f676:	4798      	blx	r3
 800f678:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f67a:	e029      	b.n	800f6d0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f67c:	6839      	ldr	r1, [r7, #0]
 800f67e:	6878      	ldr	r0, [r7, #4]
 800f680:	f000 fa4a 	bl	800fb18 <USBD_CtlError>
            err++;
 800f684:	7afb      	ldrb	r3, [r7, #11]
 800f686:	3301      	adds	r3, #1
 800f688:	72fb      	strb	r3, [r7, #11]
          break;
 800f68a:	e021      	b.n	800f6d0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f692:	699b      	ldr	r3, [r3, #24]
 800f694:	2b00      	cmp	r3, #0
 800f696:	d00b      	beq.n	800f6b0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f69e:	699b      	ldr	r3, [r3, #24]
 800f6a0:	687a      	ldr	r2, [r7, #4]
 800f6a2:	7c12      	ldrb	r2, [r2, #16]
 800f6a4:	f107 0108 	add.w	r1, r7, #8
 800f6a8:	4610      	mov	r0, r2
 800f6aa:	4798      	blx	r3
 800f6ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f6ae:	e00f      	b.n	800f6d0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f6b0:	6839      	ldr	r1, [r7, #0]
 800f6b2:	6878      	ldr	r0, [r7, #4]
 800f6b4:	f000 fa30 	bl	800fb18 <USBD_CtlError>
            err++;
 800f6b8:	7afb      	ldrb	r3, [r7, #11]
 800f6ba:	3301      	adds	r3, #1
 800f6bc:	72fb      	strb	r3, [r7, #11]
          break;
 800f6be:	e007      	b.n	800f6d0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800f6c0:	6839      	ldr	r1, [r7, #0]
 800f6c2:	6878      	ldr	r0, [r7, #4]
 800f6c4:	f000 fa28 	bl	800fb18 <USBD_CtlError>
          err++;
 800f6c8:	7afb      	ldrb	r3, [r7, #11]
 800f6ca:	3301      	adds	r3, #1
 800f6cc:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800f6ce:	bf00      	nop
      }
      break;
 800f6d0:	e037      	b.n	800f742 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	7c1b      	ldrb	r3, [r3, #16]
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	d109      	bne.n	800f6ee <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f6e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f6e2:	f107 0208 	add.w	r2, r7, #8
 800f6e6:	4610      	mov	r0, r2
 800f6e8:	4798      	blx	r3
 800f6ea:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f6ec:	e029      	b.n	800f742 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f6ee:	6839      	ldr	r1, [r7, #0]
 800f6f0:	6878      	ldr	r0, [r7, #4]
 800f6f2:	f000 fa11 	bl	800fb18 <USBD_CtlError>
        err++;
 800f6f6:	7afb      	ldrb	r3, [r7, #11]
 800f6f8:	3301      	adds	r3, #1
 800f6fa:	72fb      	strb	r3, [r7, #11]
      break;
 800f6fc:	e021      	b.n	800f742 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	7c1b      	ldrb	r3, [r3, #16]
 800f702:	2b00      	cmp	r3, #0
 800f704:	d10d      	bne.n	800f722 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f70c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f70e:	f107 0208 	add.w	r2, r7, #8
 800f712:	4610      	mov	r0, r2
 800f714:	4798      	blx	r3
 800f716:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f718:	68fb      	ldr	r3, [r7, #12]
 800f71a:	3301      	adds	r3, #1
 800f71c:	2207      	movs	r2, #7
 800f71e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f720:	e00f      	b.n	800f742 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f722:	6839      	ldr	r1, [r7, #0]
 800f724:	6878      	ldr	r0, [r7, #4]
 800f726:	f000 f9f7 	bl	800fb18 <USBD_CtlError>
        err++;
 800f72a:	7afb      	ldrb	r3, [r7, #11]
 800f72c:	3301      	adds	r3, #1
 800f72e:	72fb      	strb	r3, [r7, #11]
      break;
 800f730:	e007      	b.n	800f742 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800f732:	6839      	ldr	r1, [r7, #0]
 800f734:	6878      	ldr	r0, [r7, #4]
 800f736:	f000 f9ef 	bl	800fb18 <USBD_CtlError>
      err++;
 800f73a:	7afb      	ldrb	r3, [r7, #11]
 800f73c:	3301      	adds	r3, #1
 800f73e:	72fb      	strb	r3, [r7, #11]
      break;
 800f740:	bf00      	nop
  }

  if (err != 0U)
 800f742:	7afb      	ldrb	r3, [r7, #11]
 800f744:	2b00      	cmp	r3, #0
 800f746:	d11e      	bne.n	800f786 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800f748:	683b      	ldr	r3, [r7, #0]
 800f74a:	88db      	ldrh	r3, [r3, #6]
 800f74c:	2b00      	cmp	r3, #0
 800f74e:	d016      	beq.n	800f77e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800f750:	893b      	ldrh	r3, [r7, #8]
 800f752:	2b00      	cmp	r3, #0
 800f754:	d00e      	beq.n	800f774 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800f756:	683b      	ldr	r3, [r7, #0]
 800f758:	88da      	ldrh	r2, [r3, #6]
 800f75a:	893b      	ldrh	r3, [r7, #8]
 800f75c:	4293      	cmp	r3, r2
 800f75e:	bf28      	it	cs
 800f760:	4613      	movcs	r3, r2
 800f762:	b29b      	uxth	r3, r3
 800f764:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f766:	893b      	ldrh	r3, [r7, #8]
 800f768:	461a      	mov	r2, r3
 800f76a:	68f9      	ldr	r1, [r7, #12]
 800f76c:	6878      	ldr	r0, [r7, #4]
 800f76e:	f000 fa44 	bl	800fbfa <USBD_CtlSendData>
 800f772:	e009      	b.n	800f788 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800f774:	6839      	ldr	r1, [r7, #0]
 800f776:	6878      	ldr	r0, [r7, #4]
 800f778:	f000 f9ce 	bl	800fb18 <USBD_CtlError>
 800f77c:	e004      	b.n	800f788 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800f77e:	6878      	ldr	r0, [r7, #4]
 800f780:	f000 fa95 	bl	800fcae <USBD_CtlSendStatus>
 800f784:	e000      	b.n	800f788 <USBD_GetDescriptor+0x320>
    return;
 800f786:	bf00      	nop
  }
}
 800f788:	3710      	adds	r7, #16
 800f78a:	46bd      	mov	sp, r7
 800f78c:	bd80      	pop	{r7, pc}
 800f78e:	bf00      	nop

0800f790 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f790:	b580      	push	{r7, lr}
 800f792:	b084      	sub	sp, #16
 800f794:	af00      	add	r7, sp, #0
 800f796:	6078      	str	r0, [r7, #4]
 800f798:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f79a:	683b      	ldr	r3, [r7, #0]
 800f79c:	889b      	ldrh	r3, [r3, #4]
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d131      	bne.n	800f806 <USBD_SetAddress+0x76>
 800f7a2:	683b      	ldr	r3, [r7, #0]
 800f7a4:	88db      	ldrh	r3, [r3, #6]
 800f7a6:	2b00      	cmp	r3, #0
 800f7a8:	d12d      	bne.n	800f806 <USBD_SetAddress+0x76>
 800f7aa:	683b      	ldr	r3, [r7, #0]
 800f7ac:	885b      	ldrh	r3, [r3, #2]
 800f7ae:	2b7f      	cmp	r3, #127	@ 0x7f
 800f7b0:	d829      	bhi.n	800f806 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f7b2:	683b      	ldr	r3, [r7, #0]
 800f7b4:	885b      	ldrh	r3, [r3, #2]
 800f7b6:	b2db      	uxtb	r3, r3
 800f7b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f7bc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f7c4:	b2db      	uxtb	r3, r3
 800f7c6:	2b03      	cmp	r3, #3
 800f7c8:	d104      	bne.n	800f7d4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800f7ca:	6839      	ldr	r1, [r7, #0]
 800f7cc:	6878      	ldr	r0, [r7, #4]
 800f7ce:	f000 f9a3 	bl	800fb18 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f7d2:	e01d      	b.n	800f810 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	7bfa      	ldrb	r2, [r7, #15]
 800f7d8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f7dc:	7bfb      	ldrb	r3, [r7, #15]
 800f7de:	4619      	mov	r1, r3
 800f7e0:	6878      	ldr	r0, [r7, #4]
 800f7e2:	f000 feb7 	bl	8010554 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800f7e6:	6878      	ldr	r0, [r7, #4]
 800f7e8:	f000 fa61 	bl	800fcae <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f7ec:	7bfb      	ldrb	r3, [r7, #15]
 800f7ee:	2b00      	cmp	r3, #0
 800f7f0:	d004      	beq.n	800f7fc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	2202      	movs	r2, #2
 800f7f6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f7fa:	e009      	b.n	800f810 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	2201      	movs	r2, #1
 800f800:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f804:	e004      	b.n	800f810 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f806:	6839      	ldr	r1, [r7, #0]
 800f808:	6878      	ldr	r0, [r7, #4]
 800f80a:	f000 f985 	bl	800fb18 <USBD_CtlError>
  }
}
 800f80e:	bf00      	nop
 800f810:	bf00      	nop
 800f812:	3710      	adds	r7, #16
 800f814:	46bd      	mov	sp, r7
 800f816:	bd80      	pop	{r7, pc}

0800f818 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f818:	b580      	push	{r7, lr}
 800f81a:	b084      	sub	sp, #16
 800f81c:	af00      	add	r7, sp, #0
 800f81e:	6078      	str	r0, [r7, #4]
 800f820:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f822:	2300      	movs	r3, #0
 800f824:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f826:	683b      	ldr	r3, [r7, #0]
 800f828:	885b      	ldrh	r3, [r3, #2]
 800f82a:	b2da      	uxtb	r2, r3
 800f82c:	4b4c      	ldr	r3, [pc, #304]	@ (800f960 <USBD_SetConfig+0x148>)
 800f82e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f830:	4b4b      	ldr	r3, [pc, #300]	@ (800f960 <USBD_SetConfig+0x148>)
 800f832:	781b      	ldrb	r3, [r3, #0]
 800f834:	2b01      	cmp	r3, #1
 800f836:	d905      	bls.n	800f844 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800f838:	6839      	ldr	r1, [r7, #0]
 800f83a:	6878      	ldr	r0, [r7, #4]
 800f83c:	f000 f96c 	bl	800fb18 <USBD_CtlError>
    return USBD_FAIL;
 800f840:	2303      	movs	r3, #3
 800f842:	e088      	b.n	800f956 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f84a:	b2db      	uxtb	r3, r3
 800f84c:	2b02      	cmp	r3, #2
 800f84e:	d002      	beq.n	800f856 <USBD_SetConfig+0x3e>
 800f850:	2b03      	cmp	r3, #3
 800f852:	d025      	beq.n	800f8a0 <USBD_SetConfig+0x88>
 800f854:	e071      	b.n	800f93a <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800f856:	4b42      	ldr	r3, [pc, #264]	@ (800f960 <USBD_SetConfig+0x148>)
 800f858:	781b      	ldrb	r3, [r3, #0]
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d01c      	beq.n	800f898 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800f85e:	4b40      	ldr	r3, [pc, #256]	@ (800f960 <USBD_SetConfig+0x148>)
 800f860:	781b      	ldrb	r3, [r3, #0]
 800f862:	461a      	mov	r2, r3
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f868:	4b3d      	ldr	r3, [pc, #244]	@ (800f960 <USBD_SetConfig+0x148>)
 800f86a:	781b      	ldrb	r3, [r3, #0]
 800f86c:	4619      	mov	r1, r3
 800f86e:	6878      	ldr	r0, [r7, #4]
 800f870:	f7ff f992 	bl	800eb98 <USBD_SetClassConfig>
 800f874:	4603      	mov	r3, r0
 800f876:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800f878:	7bfb      	ldrb	r3, [r7, #15]
 800f87a:	2b00      	cmp	r3, #0
 800f87c:	d004      	beq.n	800f888 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800f87e:	6839      	ldr	r1, [r7, #0]
 800f880:	6878      	ldr	r0, [r7, #4]
 800f882:	f000 f949 	bl	800fb18 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f886:	e065      	b.n	800f954 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800f888:	6878      	ldr	r0, [r7, #4]
 800f88a:	f000 fa10 	bl	800fcae <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	2203      	movs	r2, #3
 800f892:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f896:	e05d      	b.n	800f954 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800f898:	6878      	ldr	r0, [r7, #4]
 800f89a:	f000 fa08 	bl	800fcae <USBD_CtlSendStatus>
      break;
 800f89e:	e059      	b.n	800f954 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800f8a0:	4b2f      	ldr	r3, [pc, #188]	@ (800f960 <USBD_SetConfig+0x148>)
 800f8a2:	781b      	ldrb	r3, [r3, #0]
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d112      	bne.n	800f8ce <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	2202      	movs	r2, #2
 800f8ac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800f8b0:	4b2b      	ldr	r3, [pc, #172]	@ (800f960 <USBD_SetConfig+0x148>)
 800f8b2:	781b      	ldrb	r3, [r3, #0]
 800f8b4:	461a      	mov	r2, r3
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f8ba:	4b29      	ldr	r3, [pc, #164]	@ (800f960 <USBD_SetConfig+0x148>)
 800f8bc:	781b      	ldrb	r3, [r3, #0]
 800f8be:	4619      	mov	r1, r3
 800f8c0:	6878      	ldr	r0, [r7, #4]
 800f8c2:	f7ff f985 	bl	800ebd0 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800f8c6:	6878      	ldr	r0, [r7, #4]
 800f8c8:	f000 f9f1 	bl	800fcae <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f8cc:	e042      	b.n	800f954 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800f8ce:	4b24      	ldr	r3, [pc, #144]	@ (800f960 <USBD_SetConfig+0x148>)
 800f8d0:	781b      	ldrb	r3, [r3, #0]
 800f8d2:	461a      	mov	r2, r3
 800f8d4:	687b      	ldr	r3, [r7, #4]
 800f8d6:	685b      	ldr	r3, [r3, #4]
 800f8d8:	429a      	cmp	r2, r3
 800f8da:	d02a      	beq.n	800f932 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	685b      	ldr	r3, [r3, #4]
 800f8e0:	b2db      	uxtb	r3, r3
 800f8e2:	4619      	mov	r1, r3
 800f8e4:	6878      	ldr	r0, [r7, #4]
 800f8e6:	f7ff f973 	bl	800ebd0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800f8ea:	4b1d      	ldr	r3, [pc, #116]	@ (800f960 <USBD_SetConfig+0x148>)
 800f8ec:	781b      	ldrb	r3, [r3, #0]
 800f8ee:	461a      	mov	r2, r3
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f8f4:	4b1a      	ldr	r3, [pc, #104]	@ (800f960 <USBD_SetConfig+0x148>)
 800f8f6:	781b      	ldrb	r3, [r3, #0]
 800f8f8:	4619      	mov	r1, r3
 800f8fa:	6878      	ldr	r0, [r7, #4]
 800f8fc:	f7ff f94c 	bl	800eb98 <USBD_SetClassConfig>
 800f900:	4603      	mov	r3, r0
 800f902:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800f904:	7bfb      	ldrb	r3, [r7, #15]
 800f906:	2b00      	cmp	r3, #0
 800f908:	d00f      	beq.n	800f92a <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800f90a:	6839      	ldr	r1, [r7, #0]
 800f90c:	6878      	ldr	r0, [r7, #4]
 800f90e:	f000 f903 	bl	800fb18 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	685b      	ldr	r3, [r3, #4]
 800f916:	b2db      	uxtb	r3, r3
 800f918:	4619      	mov	r1, r3
 800f91a:	6878      	ldr	r0, [r7, #4]
 800f91c:	f7ff f958 	bl	800ebd0 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	2202      	movs	r2, #2
 800f924:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f928:	e014      	b.n	800f954 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800f92a:	6878      	ldr	r0, [r7, #4]
 800f92c:	f000 f9bf 	bl	800fcae <USBD_CtlSendStatus>
      break;
 800f930:	e010      	b.n	800f954 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800f932:	6878      	ldr	r0, [r7, #4]
 800f934:	f000 f9bb 	bl	800fcae <USBD_CtlSendStatus>
      break;
 800f938:	e00c      	b.n	800f954 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800f93a:	6839      	ldr	r1, [r7, #0]
 800f93c:	6878      	ldr	r0, [r7, #4]
 800f93e:	f000 f8eb 	bl	800fb18 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f942:	4b07      	ldr	r3, [pc, #28]	@ (800f960 <USBD_SetConfig+0x148>)
 800f944:	781b      	ldrb	r3, [r3, #0]
 800f946:	4619      	mov	r1, r3
 800f948:	6878      	ldr	r0, [r7, #4]
 800f94a:	f7ff f941 	bl	800ebd0 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800f94e:	2303      	movs	r3, #3
 800f950:	73fb      	strb	r3, [r7, #15]
      break;
 800f952:	bf00      	nop
  }

  return ret;
 800f954:	7bfb      	ldrb	r3, [r7, #15]
}
 800f956:	4618      	mov	r0, r3
 800f958:	3710      	adds	r7, #16
 800f95a:	46bd      	mov	sp, r7
 800f95c:	bd80      	pop	{r7, pc}
 800f95e:	bf00      	nop
 800f960:	20000b7c 	.word	0x20000b7c

0800f964 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f964:	b580      	push	{r7, lr}
 800f966:	b082      	sub	sp, #8
 800f968:	af00      	add	r7, sp, #0
 800f96a:	6078      	str	r0, [r7, #4]
 800f96c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800f96e:	683b      	ldr	r3, [r7, #0]
 800f970:	88db      	ldrh	r3, [r3, #6]
 800f972:	2b01      	cmp	r3, #1
 800f974:	d004      	beq.n	800f980 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800f976:	6839      	ldr	r1, [r7, #0]
 800f978:	6878      	ldr	r0, [r7, #4]
 800f97a:	f000 f8cd 	bl	800fb18 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800f97e:	e023      	b.n	800f9c8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f986:	b2db      	uxtb	r3, r3
 800f988:	2b02      	cmp	r3, #2
 800f98a:	dc02      	bgt.n	800f992 <USBD_GetConfig+0x2e>
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	dc03      	bgt.n	800f998 <USBD_GetConfig+0x34>
 800f990:	e015      	b.n	800f9be <USBD_GetConfig+0x5a>
 800f992:	2b03      	cmp	r3, #3
 800f994:	d00b      	beq.n	800f9ae <USBD_GetConfig+0x4a>
 800f996:	e012      	b.n	800f9be <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	2200      	movs	r2, #0
 800f99c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	3308      	adds	r3, #8
 800f9a2:	2201      	movs	r2, #1
 800f9a4:	4619      	mov	r1, r3
 800f9a6:	6878      	ldr	r0, [r7, #4]
 800f9a8:	f000 f927 	bl	800fbfa <USBD_CtlSendData>
        break;
 800f9ac:	e00c      	b.n	800f9c8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	3304      	adds	r3, #4
 800f9b2:	2201      	movs	r2, #1
 800f9b4:	4619      	mov	r1, r3
 800f9b6:	6878      	ldr	r0, [r7, #4]
 800f9b8:	f000 f91f 	bl	800fbfa <USBD_CtlSendData>
        break;
 800f9bc:	e004      	b.n	800f9c8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800f9be:	6839      	ldr	r1, [r7, #0]
 800f9c0:	6878      	ldr	r0, [r7, #4]
 800f9c2:	f000 f8a9 	bl	800fb18 <USBD_CtlError>
        break;
 800f9c6:	bf00      	nop
}
 800f9c8:	bf00      	nop
 800f9ca:	3708      	adds	r7, #8
 800f9cc:	46bd      	mov	sp, r7
 800f9ce:	bd80      	pop	{r7, pc}

0800f9d0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f9d0:	b580      	push	{r7, lr}
 800f9d2:	b082      	sub	sp, #8
 800f9d4:	af00      	add	r7, sp, #0
 800f9d6:	6078      	str	r0, [r7, #4]
 800f9d8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f9e0:	b2db      	uxtb	r3, r3
 800f9e2:	3b01      	subs	r3, #1
 800f9e4:	2b02      	cmp	r3, #2
 800f9e6:	d81e      	bhi.n	800fa26 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800f9e8:	683b      	ldr	r3, [r7, #0]
 800f9ea:	88db      	ldrh	r3, [r3, #6]
 800f9ec:	2b02      	cmp	r3, #2
 800f9ee:	d004      	beq.n	800f9fa <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800f9f0:	6839      	ldr	r1, [r7, #0]
 800f9f2:	6878      	ldr	r0, [r7, #4]
 800f9f4:	f000 f890 	bl	800fb18 <USBD_CtlError>
        break;
 800f9f8:	e01a      	b.n	800fa30 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	2201      	movs	r2, #1
 800f9fe:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	d005      	beq.n	800fa16 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	68db      	ldr	r3, [r3, #12]
 800fa0e:	f043 0202 	orr.w	r2, r3, #2
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	330c      	adds	r3, #12
 800fa1a:	2202      	movs	r2, #2
 800fa1c:	4619      	mov	r1, r3
 800fa1e:	6878      	ldr	r0, [r7, #4]
 800fa20:	f000 f8eb 	bl	800fbfa <USBD_CtlSendData>
      break;
 800fa24:	e004      	b.n	800fa30 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800fa26:	6839      	ldr	r1, [r7, #0]
 800fa28:	6878      	ldr	r0, [r7, #4]
 800fa2a:	f000 f875 	bl	800fb18 <USBD_CtlError>
      break;
 800fa2e:	bf00      	nop
  }
}
 800fa30:	bf00      	nop
 800fa32:	3708      	adds	r7, #8
 800fa34:	46bd      	mov	sp, r7
 800fa36:	bd80      	pop	{r7, pc}

0800fa38 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fa38:	b580      	push	{r7, lr}
 800fa3a:	b082      	sub	sp, #8
 800fa3c:	af00      	add	r7, sp, #0
 800fa3e:	6078      	str	r0, [r7, #4]
 800fa40:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fa42:	683b      	ldr	r3, [r7, #0]
 800fa44:	885b      	ldrh	r3, [r3, #2]
 800fa46:	2b01      	cmp	r3, #1
 800fa48:	d106      	bne.n	800fa58 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	2201      	movs	r2, #1
 800fa4e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800fa52:	6878      	ldr	r0, [r7, #4]
 800fa54:	f000 f92b 	bl	800fcae <USBD_CtlSendStatus>
  }
}
 800fa58:	bf00      	nop
 800fa5a:	3708      	adds	r7, #8
 800fa5c:	46bd      	mov	sp, r7
 800fa5e:	bd80      	pop	{r7, pc}

0800fa60 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fa60:	b580      	push	{r7, lr}
 800fa62:	b082      	sub	sp, #8
 800fa64:	af00      	add	r7, sp, #0
 800fa66:	6078      	str	r0, [r7, #4]
 800fa68:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fa70:	b2db      	uxtb	r3, r3
 800fa72:	3b01      	subs	r3, #1
 800fa74:	2b02      	cmp	r3, #2
 800fa76:	d80b      	bhi.n	800fa90 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fa78:	683b      	ldr	r3, [r7, #0]
 800fa7a:	885b      	ldrh	r3, [r3, #2]
 800fa7c:	2b01      	cmp	r3, #1
 800fa7e:	d10c      	bne.n	800fa9a <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	2200      	movs	r2, #0
 800fa84:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800fa88:	6878      	ldr	r0, [r7, #4]
 800fa8a:	f000 f910 	bl	800fcae <USBD_CtlSendStatus>
      }
      break;
 800fa8e:	e004      	b.n	800fa9a <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800fa90:	6839      	ldr	r1, [r7, #0]
 800fa92:	6878      	ldr	r0, [r7, #4]
 800fa94:	f000 f840 	bl	800fb18 <USBD_CtlError>
      break;
 800fa98:	e000      	b.n	800fa9c <USBD_ClrFeature+0x3c>
      break;
 800fa9a:	bf00      	nop
  }
}
 800fa9c:	bf00      	nop
 800fa9e:	3708      	adds	r7, #8
 800faa0:	46bd      	mov	sp, r7
 800faa2:	bd80      	pop	{r7, pc}

0800faa4 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800faa4:	b580      	push	{r7, lr}
 800faa6:	b084      	sub	sp, #16
 800faa8:	af00      	add	r7, sp, #0
 800faaa:	6078      	str	r0, [r7, #4]
 800faac:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800faae:	683b      	ldr	r3, [r7, #0]
 800fab0:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800fab2:	68fb      	ldr	r3, [r7, #12]
 800fab4:	781a      	ldrb	r2, [r3, #0]
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800faba:	68fb      	ldr	r3, [r7, #12]
 800fabc:	3301      	adds	r3, #1
 800fabe:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800fac0:	68fb      	ldr	r3, [r7, #12]
 800fac2:	781a      	ldrb	r2, [r3, #0]
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800fac8:	68fb      	ldr	r3, [r7, #12]
 800faca:	3301      	adds	r3, #1
 800facc:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800face:	68f8      	ldr	r0, [r7, #12]
 800fad0:	f7ff fa92 	bl	800eff8 <SWAPBYTE>
 800fad4:	4603      	mov	r3, r0
 800fad6:	461a      	mov	r2, r3
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800fadc:	68fb      	ldr	r3, [r7, #12]
 800fade:	3301      	adds	r3, #1
 800fae0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	3301      	adds	r3, #1
 800fae6:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800fae8:	68f8      	ldr	r0, [r7, #12]
 800faea:	f7ff fa85 	bl	800eff8 <SWAPBYTE>
 800faee:	4603      	mov	r3, r0
 800faf0:	461a      	mov	r2, r3
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800faf6:	68fb      	ldr	r3, [r7, #12]
 800faf8:	3301      	adds	r3, #1
 800fafa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800fafc:	68fb      	ldr	r3, [r7, #12]
 800fafe:	3301      	adds	r3, #1
 800fb00:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800fb02:	68f8      	ldr	r0, [r7, #12]
 800fb04:	f7ff fa78 	bl	800eff8 <SWAPBYTE>
 800fb08:	4603      	mov	r3, r0
 800fb0a:	461a      	mov	r2, r3
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	80da      	strh	r2, [r3, #6]
}
 800fb10:	bf00      	nop
 800fb12:	3710      	adds	r7, #16
 800fb14:	46bd      	mov	sp, r7
 800fb16:	bd80      	pop	{r7, pc}

0800fb18 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fb18:	b580      	push	{r7, lr}
 800fb1a:	b082      	sub	sp, #8
 800fb1c:	af00      	add	r7, sp, #0
 800fb1e:	6078      	str	r0, [r7, #4]
 800fb20:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800fb22:	2180      	movs	r1, #128	@ 0x80
 800fb24:	6878      	ldr	r0, [r7, #4]
 800fb26:	f000 fcab 	bl	8010480 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800fb2a:	2100      	movs	r1, #0
 800fb2c:	6878      	ldr	r0, [r7, #4]
 800fb2e:	f000 fca7 	bl	8010480 <USBD_LL_StallEP>
}
 800fb32:	bf00      	nop
 800fb34:	3708      	adds	r7, #8
 800fb36:	46bd      	mov	sp, r7
 800fb38:	bd80      	pop	{r7, pc}

0800fb3a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800fb3a:	b580      	push	{r7, lr}
 800fb3c:	b086      	sub	sp, #24
 800fb3e:	af00      	add	r7, sp, #0
 800fb40:	60f8      	str	r0, [r7, #12]
 800fb42:	60b9      	str	r1, [r7, #8]
 800fb44:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800fb46:	2300      	movs	r3, #0
 800fb48:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800fb4a:	68fb      	ldr	r3, [r7, #12]
 800fb4c:	2b00      	cmp	r3, #0
 800fb4e:	d036      	beq.n	800fbbe <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800fb50:	68fb      	ldr	r3, [r7, #12]
 800fb52:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800fb54:	6938      	ldr	r0, [r7, #16]
 800fb56:	f000 f836 	bl	800fbc6 <USBD_GetLen>
 800fb5a:	4603      	mov	r3, r0
 800fb5c:	3301      	adds	r3, #1
 800fb5e:	b29b      	uxth	r3, r3
 800fb60:	005b      	lsls	r3, r3, #1
 800fb62:	b29a      	uxth	r2, r3
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800fb68:	7dfb      	ldrb	r3, [r7, #23]
 800fb6a:	68ba      	ldr	r2, [r7, #8]
 800fb6c:	4413      	add	r3, r2
 800fb6e:	687a      	ldr	r2, [r7, #4]
 800fb70:	7812      	ldrb	r2, [r2, #0]
 800fb72:	701a      	strb	r2, [r3, #0]
  idx++;
 800fb74:	7dfb      	ldrb	r3, [r7, #23]
 800fb76:	3301      	adds	r3, #1
 800fb78:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800fb7a:	7dfb      	ldrb	r3, [r7, #23]
 800fb7c:	68ba      	ldr	r2, [r7, #8]
 800fb7e:	4413      	add	r3, r2
 800fb80:	2203      	movs	r2, #3
 800fb82:	701a      	strb	r2, [r3, #0]
  idx++;
 800fb84:	7dfb      	ldrb	r3, [r7, #23]
 800fb86:	3301      	adds	r3, #1
 800fb88:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800fb8a:	e013      	b.n	800fbb4 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800fb8c:	7dfb      	ldrb	r3, [r7, #23]
 800fb8e:	68ba      	ldr	r2, [r7, #8]
 800fb90:	4413      	add	r3, r2
 800fb92:	693a      	ldr	r2, [r7, #16]
 800fb94:	7812      	ldrb	r2, [r2, #0]
 800fb96:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800fb98:	693b      	ldr	r3, [r7, #16]
 800fb9a:	3301      	adds	r3, #1
 800fb9c:	613b      	str	r3, [r7, #16]
    idx++;
 800fb9e:	7dfb      	ldrb	r3, [r7, #23]
 800fba0:	3301      	adds	r3, #1
 800fba2:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800fba4:	7dfb      	ldrb	r3, [r7, #23]
 800fba6:	68ba      	ldr	r2, [r7, #8]
 800fba8:	4413      	add	r3, r2
 800fbaa:	2200      	movs	r2, #0
 800fbac:	701a      	strb	r2, [r3, #0]
    idx++;
 800fbae:	7dfb      	ldrb	r3, [r7, #23]
 800fbb0:	3301      	adds	r3, #1
 800fbb2:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800fbb4:	693b      	ldr	r3, [r7, #16]
 800fbb6:	781b      	ldrb	r3, [r3, #0]
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d1e7      	bne.n	800fb8c <USBD_GetString+0x52>
 800fbbc:	e000      	b.n	800fbc0 <USBD_GetString+0x86>
    return;
 800fbbe:	bf00      	nop
  }
}
 800fbc0:	3718      	adds	r7, #24
 800fbc2:	46bd      	mov	sp, r7
 800fbc4:	bd80      	pop	{r7, pc}

0800fbc6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800fbc6:	b480      	push	{r7}
 800fbc8:	b085      	sub	sp, #20
 800fbca:	af00      	add	r7, sp, #0
 800fbcc:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800fbce:	2300      	movs	r3, #0
 800fbd0:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800fbd6:	e005      	b.n	800fbe4 <USBD_GetLen+0x1e>
  {
    len++;
 800fbd8:	7bfb      	ldrb	r3, [r7, #15]
 800fbda:	3301      	adds	r3, #1
 800fbdc:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800fbde:	68bb      	ldr	r3, [r7, #8]
 800fbe0:	3301      	adds	r3, #1
 800fbe2:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800fbe4:	68bb      	ldr	r3, [r7, #8]
 800fbe6:	781b      	ldrb	r3, [r3, #0]
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d1f5      	bne.n	800fbd8 <USBD_GetLen+0x12>
  }

  return len;
 800fbec:	7bfb      	ldrb	r3, [r7, #15]
}
 800fbee:	4618      	mov	r0, r3
 800fbf0:	3714      	adds	r7, #20
 800fbf2:	46bd      	mov	sp, r7
 800fbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbf8:	4770      	bx	lr

0800fbfa <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800fbfa:	b580      	push	{r7, lr}
 800fbfc:	b084      	sub	sp, #16
 800fbfe:	af00      	add	r7, sp, #0
 800fc00:	60f8      	str	r0, [r7, #12]
 800fc02:	60b9      	str	r1, [r7, #8]
 800fc04:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800fc06:	68fb      	ldr	r3, [r7, #12]
 800fc08:	2202      	movs	r2, #2
 800fc0a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800fc0e:	68fb      	ldr	r3, [r7, #12]
 800fc10:	687a      	ldr	r2, [r7, #4]
 800fc12:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800fc14:	68fb      	ldr	r3, [r7, #12]
 800fc16:	687a      	ldr	r2, [r7, #4]
 800fc18:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	68ba      	ldr	r2, [r7, #8]
 800fc1e:	2100      	movs	r1, #0
 800fc20:	68f8      	ldr	r0, [r7, #12]
 800fc22:	f000 fcb6 	bl	8010592 <USBD_LL_Transmit>

  return USBD_OK;
 800fc26:	2300      	movs	r3, #0
}
 800fc28:	4618      	mov	r0, r3
 800fc2a:	3710      	adds	r7, #16
 800fc2c:	46bd      	mov	sp, r7
 800fc2e:	bd80      	pop	{r7, pc}

0800fc30 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800fc30:	b580      	push	{r7, lr}
 800fc32:	b084      	sub	sp, #16
 800fc34:	af00      	add	r7, sp, #0
 800fc36:	60f8      	str	r0, [r7, #12]
 800fc38:	60b9      	str	r1, [r7, #8]
 800fc3a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	68ba      	ldr	r2, [r7, #8]
 800fc40:	2100      	movs	r1, #0
 800fc42:	68f8      	ldr	r0, [r7, #12]
 800fc44:	f000 fca5 	bl	8010592 <USBD_LL_Transmit>

  return USBD_OK;
 800fc48:	2300      	movs	r3, #0
}
 800fc4a:	4618      	mov	r0, r3
 800fc4c:	3710      	adds	r7, #16
 800fc4e:	46bd      	mov	sp, r7
 800fc50:	bd80      	pop	{r7, pc}

0800fc52 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800fc52:	b580      	push	{r7, lr}
 800fc54:	b084      	sub	sp, #16
 800fc56:	af00      	add	r7, sp, #0
 800fc58:	60f8      	str	r0, [r7, #12]
 800fc5a:	60b9      	str	r1, [r7, #8]
 800fc5c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800fc5e:	68fb      	ldr	r3, [r7, #12]
 800fc60:	2203      	movs	r2, #3
 800fc62:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	687a      	ldr	r2, [r7, #4]
 800fc6a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800fc6e:	68fb      	ldr	r3, [r7, #12]
 800fc70:	687a      	ldr	r2, [r7, #4]
 800fc72:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	68ba      	ldr	r2, [r7, #8]
 800fc7a:	2100      	movs	r1, #0
 800fc7c:	68f8      	ldr	r0, [r7, #12]
 800fc7e:	f000 fca9 	bl	80105d4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fc82:	2300      	movs	r3, #0
}
 800fc84:	4618      	mov	r0, r3
 800fc86:	3710      	adds	r7, #16
 800fc88:	46bd      	mov	sp, r7
 800fc8a:	bd80      	pop	{r7, pc}

0800fc8c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800fc8c:	b580      	push	{r7, lr}
 800fc8e:	b084      	sub	sp, #16
 800fc90:	af00      	add	r7, sp, #0
 800fc92:	60f8      	str	r0, [r7, #12]
 800fc94:	60b9      	str	r1, [r7, #8]
 800fc96:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	68ba      	ldr	r2, [r7, #8]
 800fc9c:	2100      	movs	r1, #0
 800fc9e:	68f8      	ldr	r0, [r7, #12]
 800fca0:	f000 fc98 	bl	80105d4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fca4:	2300      	movs	r3, #0
}
 800fca6:	4618      	mov	r0, r3
 800fca8:	3710      	adds	r7, #16
 800fcaa:	46bd      	mov	sp, r7
 800fcac:	bd80      	pop	{r7, pc}

0800fcae <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800fcae:	b580      	push	{r7, lr}
 800fcb0:	b082      	sub	sp, #8
 800fcb2:	af00      	add	r7, sp, #0
 800fcb4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	2204      	movs	r2, #4
 800fcba:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800fcbe:	2300      	movs	r3, #0
 800fcc0:	2200      	movs	r2, #0
 800fcc2:	2100      	movs	r1, #0
 800fcc4:	6878      	ldr	r0, [r7, #4]
 800fcc6:	f000 fc64 	bl	8010592 <USBD_LL_Transmit>

  return USBD_OK;
 800fcca:	2300      	movs	r3, #0
}
 800fccc:	4618      	mov	r0, r3
 800fcce:	3708      	adds	r7, #8
 800fcd0:	46bd      	mov	sp, r7
 800fcd2:	bd80      	pop	{r7, pc}

0800fcd4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800fcd4:	b580      	push	{r7, lr}
 800fcd6:	b082      	sub	sp, #8
 800fcd8:	af00      	add	r7, sp, #0
 800fcda:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	2205      	movs	r2, #5
 800fce0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fce4:	2300      	movs	r3, #0
 800fce6:	2200      	movs	r2, #0
 800fce8:	2100      	movs	r1, #0
 800fcea:	6878      	ldr	r0, [r7, #4]
 800fcec:	f000 fc72 	bl	80105d4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fcf0:	2300      	movs	r3, #0
}
 800fcf2:	4618      	mov	r0, r3
 800fcf4:	3708      	adds	r7, #8
 800fcf6:	46bd      	mov	sp, r7
 800fcf8:	bd80      	pop	{r7, pc}
	...

0800fcfc <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800fcfc:	b580      	push	{r7, lr}
 800fcfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800fd00:	2200      	movs	r2, #0
 800fd02:	4912      	ldr	r1, [pc, #72]	@ (800fd4c <MX_USB_Device_Init+0x50>)
 800fd04:	4812      	ldr	r0, [pc, #72]	@ (800fd50 <MX_USB_Device_Init+0x54>)
 800fd06:	f7fe fed9 	bl	800eabc <USBD_Init>
 800fd0a:	4603      	mov	r3, r0
 800fd0c:	2b00      	cmp	r3, #0
 800fd0e:	d001      	beq.n	800fd14 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800fd10:	f7f3 fc76 	bl	8003600 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800fd14:	490f      	ldr	r1, [pc, #60]	@ (800fd54 <MX_USB_Device_Init+0x58>)
 800fd16:	480e      	ldr	r0, [pc, #56]	@ (800fd50 <MX_USB_Device_Init+0x54>)
 800fd18:	f7fe ff00 	bl	800eb1c <USBD_RegisterClass>
 800fd1c:	4603      	mov	r3, r0
 800fd1e:	2b00      	cmp	r3, #0
 800fd20:	d001      	beq.n	800fd26 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800fd22:	f7f3 fc6d 	bl	8003600 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800fd26:	490c      	ldr	r1, [pc, #48]	@ (800fd58 <MX_USB_Device_Init+0x5c>)
 800fd28:	4809      	ldr	r0, [pc, #36]	@ (800fd50 <MX_USB_Device_Init+0x54>)
 800fd2a:	f7fe fe21 	bl	800e970 <USBD_CDC_RegisterInterface>
 800fd2e:	4603      	mov	r3, r0
 800fd30:	2b00      	cmp	r3, #0
 800fd32:	d001      	beq.n	800fd38 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800fd34:	f7f3 fc64 	bl	8003600 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800fd38:	4805      	ldr	r0, [pc, #20]	@ (800fd50 <MX_USB_Device_Init+0x54>)
 800fd3a:	f7fe ff16 	bl	800eb6a <USBD_Start>
 800fd3e:	4603      	mov	r3, r0
 800fd40:	2b00      	cmp	r3, #0
 800fd42:	d001      	beq.n	800fd48 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800fd44:	f7f3 fc5c 	bl	8003600 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800fd48:	bf00      	nop
 800fd4a:	bd80      	pop	{r7, pc}
 800fd4c:	2000015c 	.word	0x2000015c
 800fd50:	20000b80 	.word	0x20000b80
 800fd54:	20000044 	.word	0x20000044
 800fd58:	20000148 	.word	0x20000148

0800fd5c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800fd5c:	b580      	push	{r7, lr}
 800fd5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800fd60:	2200      	movs	r2, #0
 800fd62:	4905      	ldr	r1, [pc, #20]	@ (800fd78 <CDC_Init_FS+0x1c>)
 800fd64:	4805      	ldr	r0, [pc, #20]	@ (800fd7c <CDC_Init_FS+0x20>)
 800fd66:	f7fe fe18 	bl	800e99a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800fd6a:	4905      	ldr	r1, [pc, #20]	@ (800fd80 <CDC_Init_FS+0x24>)
 800fd6c:	4803      	ldr	r0, [pc, #12]	@ (800fd7c <CDC_Init_FS+0x20>)
 800fd6e:	f7fe fe32 	bl	800e9d6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800fd72:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800fd74:	4618      	mov	r0, r3
 800fd76:	bd80      	pop	{r7, pc}
 800fd78:	20001650 	.word	0x20001650
 800fd7c:	20000b80 	.word	0x20000b80
 800fd80:	20000e50 	.word	0x20000e50

0800fd84 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800fd84:	b480      	push	{r7}
 800fd86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800fd88:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800fd8a:	4618      	mov	r0, r3
 800fd8c:	46bd      	mov	sp, r7
 800fd8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd92:	4770      	bx	lr

0800fd94 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800fd94:	b480      	push	{r7}
 800fd96:	b083      	sub	sp, #12
 800fd98:	af00      	add	r7, sp, #0
 800fd9a:	4603      	mov	r3, r0
 800fd9c:	6039      	str	r1, [r7, #0]
 800fd9e:	71fb      	strb	r3, [r7, #7]
 800fda0:	4613      	mov	r3, r2
 800fda2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800fda4:	79fb      	ldrb	r3, [r7, #7]
 800fda6:	2b23      	cmp	r3, #35	@ 0x23
 800fda8:	d84a      	bhi.n	800fe40 <CDC_Control_FS+0xac>
 800fdaa:	a201      	add	r2, pc, #4	@ (adr r2, 800fdb0 <CDC_Control_FS+0x1c>)
 800fdac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdb0:	0800fe41 	.word	0x0800fe41
 800fdb4:	0800fe41 	.word	0x0800fe41
 800fdb8:	0800fe41 	.word	0x0800fe41
 800fdbc:	0800fe41 	.word	0x0800fe41
 800fdc0:	0800fe41 	.word	0x0800fe41
 800fdc4:	0800fe41 	.word	0x0800fe41
 800fdc8:	0800fe41 	.word	0x0800fe41
 800fdcc:	0800fe41 	.word	0x0800fe41
 800fdd0:	0800fe41 	.word	0x0800fe41
 800fdd4:	0800fe41 	.word	0x0800fe41
 800fdd8:	0800fe41 	.word	0x0800fe41
 800fddc:	0800fe41 	.word	0x0800fe41
 800fde0:	0800fe41 	.word	0x0800fe41
 800fde4:	0800fe41 	.word	0x0800fe41
 800fde8:	0800fe41 	.word	0x0800fe41
 800fdec:	0800fe41 	.word	0x0800fe41
 800fdf0:	0800fe41 	.word	0x0800fe41
 800fdf4:	0800fe41 	.word	0x0800fe41
 800fdf8:	0800fe41 	.word	0x0800fe41
 800fdfc:	0800fe41 	.word	0x0800fe41
 800fe00:	0800fe41 	.word	0x0800fe41
 800fe04:	0800fe41 	.word	0x0800fe41
 800fe08:	0800fe41 	.word	0x0800fe41
 800fe0c:	0800fe41 	.word	0x0800fe41
 800fe10:	0800fe41 	.word	0x0800fe41
 800fe14:	0800fe41 	.word	0x0800fe41
 800fe18:	0800fe41 	.word	0x0800fe41
 800fe1c:	0800fe41 	.word	0x0800fe41
 800fe20:	0800fe41 	.word	0x0800fe41
 800fe24:	0800fe41 	.word	0x0800fe41
 800fe28:	0800fe41 	.word	0x0800fe41
 800fe2c:	0800fe41 	.word	0x0800fe41
 800fe30:	0800fe41 	.word	0x0800fe41
 800fe34:	0800fe41 	.word	0x0800fe41
 800fe38:	0800fe41 	.word	0x0800fe41
 800fe3c:	0800fe41 	.word	0x0800fe41
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800fe40:	bf00      	nop
  }

  return (USBD_OK);
 800fe42:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800fe44:	4618      	mov	r0, r3
 800fe46:	370c      	adds	r7, #12
 800fe48:	46bd      	mov	sp, r7
 800fe4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe4e:	4770      	bx	lr

0800fe50 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800fe50:	b580      	push	{r7, lr}
 800fe52:	b082      	sub	sp, #8
 800fe54:	af00      	add	r7, sp, #0
 800fe56:	6078      	str	r0, [r7, #4]
 800fe58:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	if (*Len > sizeof(USB_RX_Buffer)) {
 800fe5a:	683b      	ldr	r3, [r7, #0]
 800fe5c:	681b      	ldr	r3, [r3, #0]
 800fe5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fe62:	d903      	bls.n	800fe6c <CDC_Receive_FS+0x1c>
	          *Len = sizeof(USB_RX_Buffer);  // Prevent buffer overflow
 800fe64:	683b      	ldr	r3, [r7, #0]
 800fe66:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800fe6a:	601a      	str	r2, [r3, #0]
	      }
	      memcpy(USB_RX_Buffer, Buf, *Len);
 800fe6c:	683b      	ldr	r3, [r7, #0]
 800fe6e:	681b      	ldr	r3, [r3, #0]
 800fe70:	461a      	mov	r2, r3
 800fe72:	6879      	ldr	r1, [r7, #4]
 800fe74:	4808      	ldr	r0, [pc, #32]	@ (800fe98 <CDC_Receive_FS+0x48>)
 800fe76:	f001 fcb0 	bl	80117da <memcpy>

	      dataReceivedFlag = 1;
 800fe7a:	4b08      	ldr	r3, [pc, #32]	@ (800fe9c <CDC_Receive_FS+0x4c>)
 800fe7c:	2201      	movs	r2, #1
 800fe7e:	601a      	str	r2, [r3, #0]

	      USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800fe80:	6879      	ldr	r1, [r7, #4]
 800fe82:	4807      	ldr	r0, [pc, #28]	@ (800fea0 <CDC_Receive_FS+0x50>)
 800fe84:	f7fe fda7 	bl	800e9d6 <USBD_CDC_SetRxBuffer>
	      USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800fe88:	4805      	ldr	r0, [pc, #20]	@ (800fea0 <CDC_Receive_FS+0x50>)
 800fe8a:	f7fe fded 	bl	800ea68 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800fe8e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800fe90:	4618      	mov	r0, r3
 800fe92:	3708      	adds	r7, #8
 800fe94:	46bd      	mov	sp, r7
 800fe96:	bd80      	pop	{r7, pc}
 800fe98:	20000a88 	.word	0x20000a88
 800fe9c:	20000b48 	.word	0x20000b48
 800fea0:	20000b80 	.word	0x20000b80

0800fea4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800fea4:	b580      	push	{r7, lr}
 800fea6:	b084      	sub	sp, #16
 800fea8:	af00      	add	r7, sp, #0
 800feaa:	6078      	str	r0, [r7, #4]
 800feac:	460b      	mov	r3, r1
 800feae:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800feb0:	2300      	movs	r3, #0
 800feb2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800feb4:	4b0d      	ldr	r3, [pc, #52]	@ (800feec <CDC_Transmit_FS+0x48>)
 800feb6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800feba:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800febc:	68bb      	ldr	r3, [r7, #8]
 800febe:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d001      	beq.n	800feca <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800fec6:	2301      	movs	r3, #1
 800fec8:	e00b      	b.n	800fee2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800feca:	887b      	ldrh	r3, [r7, #2]
 800fecc:	461a      	mov	r2, r3
 800fece:	6879      	ldr	r1, [r7, #4]
 800fed0:	4806      	ldr	r0, [pc, #24]	@ (800feec <CDC_Transmit_FS+0x48>)
 800fed2:	f7fe fd62 	bl	800e99a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800fed6:	4805      	ldr	r0, [pc, #20]	@ (800feec <CDC_Transmit_FS+0x48>)
 800fed8:	f7fe fd96 	bl	800ea08 <USBD_CDC_TransmitPacket>
 800fedc:	4603      	mov	r3, r0
 800fede:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800fee0:	7bfb      	ldrb	r3, [r7, #15]
}
 800fee2:	4618      	mov	r0, r3
 800fee4:	3710      	adds	r7, #16
 800fee6:	46bd      	mov	sp, r7
 800fee8:	bd80      	pop	{r7, pc}
 800feea:	bf00      	nop
 800feec:	20000b80 	.word	0x20000b80

0800fef0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800fef0:	b480      	push	{r7}
 800fef2:	b087      	sub	sp, #28
 800fef4:	af00      	add	r7, sp, #0
 800fef6:	60f8      	str	r0, [r7, #12]
 800fef8:	60b9      	str	r1, [r7, #8]
 800fefa:	4613      	mov	r3, r2
 800fefc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800fefe:	2300      	movs	r3, #0
 800ff00:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800ff02:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ff06:	4618      	mov	r0, r3
 800ff08:	371c      	adds	r7, #28
 800ff0a:	46bd      	mov	sp, r7
 800ff0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff10:	4770      	bx	lr
	...

0800ff14 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ff14:	b480      	push	{r7}
 800ff16:	b083      	sub	sp, #12
 800ff18:	af00      	add	r7, sp, #0
 800ff1a:	4603      	mov	r3, r0
 800ff1c:	6039      	str	r1, [r7, #0]
 800ff1e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800ff20:	683b      	ldr	r3, [r7, #0]
 800ff22:	2212      	movs	r2, #18
 800ff24:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800ff26:	4b03      	ldr	r3, [pc, #12]	@ (800ff34 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800ff28:	4618      	mov	r0, r3
 800ff2a:	370c      	adds	r7, #12
 800ff2c:	46bd      	mov	sp, r7
 800ff2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff32:	4770      	bx	lr
 800ff34:	2000017c 	.word	0x2000017c

0800ff38 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ff38:	b480      	push	{r7}
 800ff3a:	b083      	sub	sp, #12
 800ff3c:	af00      	add	r7, sp, #0
 800ff3e:	4603      	mov	r3, r0
 800ff40:	6039      	str	r1, [r7, #0]
 800ff42:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ff44:	683b      	ldr	r3, [r7, #0]
 800ff46:	2204      	movs	r2, #4
 800ff48:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ff4a:	4b03      	ldr	r3, [pc, #12]	@ (800ff58 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800ff4c:	4618      	mov	r0, r3
 800ff4e:	370c      	adds	r7, #12
 800ff50:	46bd      	mov	sp, r7
 800ff52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff56:	4770      	bx	lr
 800ff58:	20000190 	.word	0x20000190

0800ff5c <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ff5c:	b580      	push	{r7, lr}
 800ff5e:	b082      	sub	sp, #8
 800ff60:	af00      	add	r7, sp, #0
 800ff62:	4603      	mov	r3, r0
 800ff64:	6039      	str	r1, [r7, #0]
 800ff66:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ff68:	79fb      	ldrb	r3, [r7, #7]
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d105      	bne.n	800ff7a <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800ff6e:	683a      	ldr	r2, [r7, #0]
 800ff70:	4907      	ldr	r1, [pc, #28]	@ (800ff90 <USBD_CDC_ProductStrDescriptor+0x34>)
 800ff72:	4808      	ldr	r0, [pc, #32]	@ (800ff94 <USBD_CDC_ProductStrDescriptor+0x38>)
 800ff74:	f7ff fde1 	bl	800fb3a <USBD_GetString>
 800ff78:	e004      	b.n	800ff84 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800ff7a:	683a      	ldr	r2, [r7, #0]
 800ff7c:	4904      	ldr	r1, [pc, #16]	@ (800ff90 <USBD_CDC_ProductStrDescriptor+0x34>)
 800ff7e:	4805      	ldr	r0, [pc, #20]	@ (800ff94 <USBD_CDC_ProductStrDescriptor+0x38>)
 800ff80:	f7ff fddb 	bl	800fb3a <USBD_GetString>
  }
  return USBD_StrDesc;
 800ff84:	4b02      	ldr	r3, [pc, #8]	@ (800ff90 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800ff86:	4618      	mov	r0, r3
 800ff88:	3708      	adds	r7, #8
 800ff8a:	46bd      	mov	sp, r7
 800ff8c:	bd80      	pop	{r7, pc}
 800ff8e:	bf00      	nop
 800ff90:	20001e50 	.word	0x20001e50
 800ff94:	08016dd4 	.word	0x08016dd4

0800ff98 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ff98:	b580      	push	{r7, lr}
 800ff9a:	b082      	sub	sp, #8
 800ff9c:	af00      	add	r7, sp, #0
 800ff9e:	4603      	mov	r3, r0
 800ffa0:	6039      	str	r1, [r7, #0]
 800ffa2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ffa4:	683a      	ldr	r2, [r7, #0]
 800ffa6:	4904      	ldr	r1, [pc, #16]	@ (800ffb8 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800ffa8:	4804      	ldr	r0, [pc, #16]	@ (800ffbc <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800ffaa:	f7ff fdc6 	bl	800fb3a <USBD_GetString>
  return USBD_StrDesc;
 800ffae:	4b02      	ldr	r3, [pc, #8]	@ (800ffb8 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800ffb0:	4618      	mov	r0, r3
 800ffb2:	3708      	adds	r7, #8
 800ffb4:	46bd      	mov	sp, r7
 800ffb6:	bd80      	pop	{r7, pc}
 800ffb8:	20001e50 	.word	0x20001e50
 800ffbc:	08016dec 	.word	0x08016dec

0800ffc0 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ffc0:	b580      	push	{r7, lr}
 800ffc2:	b082      	sub	sp, #8
 800ffc4:	af00      	add	r7, sp, #0
 800ffc6:	4603      	mov	r3, r0
 800ffc8:	6039      	str	r1, [r7, #0]
 800ffca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ffcc:	683b      	ldr	r3, [r7, #0]
 800ffce:	221a      	movs	r2, #26
 800ffd0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ffd2:	f000 f843 	bl	801005c <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800ffd6:	4b02      	ldr	r3, [pc, #8]	@ (800ffe0 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800ffd8:	4618      	mov	r0, r3
 800ffda:	3708      	adds	r7, #8
 800ffdc:	46bd      	mov	sp, r7
 800ffde:	bd80      	pop	{r7, pc}
 800ffe0:	20000194 	.word	0x20000194

0800ffe4 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ffe4:	b580      	push	{r7, lr}
 800ffe6:	b082      	sub	sp, #8
 800ffe8:	af00      	add	r7, sp, #0
 800ffea:	4603      	mov	r3, r0
 800ffec:	6039      	str	r1, [r7, #0]
 800ffee:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800fff0:	79fb      	ldrb	r3, [r7, #7]
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d105      	bne.n	8010002 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800fff6:	683a      	ldr	r2, [r7, #0]
 800fff8:	4907      	ldr	r1, [pc, #28]	@ (8010018 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800fffa:	4808      	ldr	r0, [pc, #32]	@ (801001c <USBD_CDC_ConfigStrDescriptor+0x38>)
 800fffc:	f7ff fd9d 	bl	800fb3a <USBD_GetString>
 8010000:	e004      	b.n	801000c <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8010002:	683a      	ldr	r2, [r7, #0]
 8010004:	4904      	ldr	r1, [pc, #16]	@ (8010018 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8010006:	4805      	ldr	r0, [pc, #20]	@ (801001c <USBD_CDC_ConfigStrDescriptor+0x38>)
 8010008:	f7ff fd97 	bl	800fb3a <USBD_GetString>
  }
  return USBD_StrDesc;
 801000c:	4b02      	ldr	r3, [pc, #8]	@ (8010018 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 801000e:	4618      	mov	r0, r3
 8010010:	3708      	adds	r7, #8
 8010012:	46bd      	mov	sp, r7
 8010014:	bd80      	pop	{r7, pc}
 8010016:	bf00      	nop
 8010018:	20001e50 	.word	0x20001e50
 801001c:	08016e00 	.word	0x08016e00

08010020 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010020:	b580      	push	{r7, lr}
 8010022:	b082      	sub	sp, #8
 8010024:	af00      	add	r7, sp, #0
 8010026:	4603      	mov	r3, r0
 8010028:	6039      	str	r1, [r7, #0]
 801002a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801002c:	79fb      	ldrb	r3, [r7, #7]
 801002e:	2b00      	cmp	r3, #0
 8010030:	d105      	bne.n	801003e <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8010032:	683a      	ldr	r2, [r7, #0]
 8010034:	4907      	ldr	r1, [pc, #28]	@ (8010054 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8010036:	4808      	ldr	r0, [pc, #32]	@ (8010058 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8010038:	f7ff fd7f 	bl	800fb3a <USBD_GetString>
 801003c:	e004      	b.n	8010048 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 801003e:	683a      	ldr	r2, [r7, #0]
 8010040:	4904      	ldr	r1, [pc, #16]	@ (8010054 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8010042:	4805      	ldr	r0, [pc, #20]	@ (8010058 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8010044:	f7ff fd79 	bl	800fb3a <USBD_GetString>
  }
  return USBD_StrDesc;
 8010048:	4b02      	ldr	r3, [pc, #8]	@ (8010054 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 801004a:	4618      	mov	r0, r3
 801004c:	3708      	adds	r7, #8
 801004e:	46bd      	mov	sp, r7
 8010050:	bd80      	pop	{r7, pc}
 8010052:	bf00      	nop
 8010054:	20001e50 	.word	0x20001e50
 8010058:	08016e0c 	.word	0x08016e0c

0801005c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801005c:	b580      	push	{r7, lr}
 801005e:	b084      	sub	sp, #16
 8010060:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8010062:	4b0f      	ldr	r3, [pc, #60]	@ (80100a0 <Get_SerialNum+0x44>)
 8010064:	681b      	ldr	r3, [r3, #0]
 8010066:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8010068:	4b0e      	ldr	r3, [pc, #56]	@ (80100a4 <Get_SerialNum+0x48>)
 801006a:	681b      	ldr	r3, [r3, #0]
 801006c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801006e:	4b0e      	ldr	r3, [pc, #56]	@ (80100a8 <Get_SerialNum+0x4c>)
 8010070:	681b      	ldr	r3, [r3, #0]
 8010072:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8010074:	68fa      	ldr	r2, [r7, #12]
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	4413      	add	r3, r2
 801007a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801007c:	68fb      	ldr	r3, [r7, #12]
 801007e:	2b00      	cmp	r3, #0
 8010080:	d009      	beq.n	8010096 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8010082:	2208      	movs	r2, #8
 8010084:	4909      	ldr	r1, [pc, #36]	@ (80100ac <Get_SerialNum+0x50>)
 8010086:	68f8      	ldr	r0, [r7, #12]
 8010088:	f000 f814 	bl	80100b4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801008c:	2204      	movs	r2, #4
 801008e:	4908      	ldr	r1, [pc, #32]	@ (80100b0 <Get_SerialNum+0x54>)
 8010090:	68b8      	ldr	r0, [r7, #8]
 8010092:	f000 f80f 	bl	80100b4 <IntToUnicode>
  }
}
 8010096:	bf00      	nop
 8010098:	3710      	adds	r7, #16
 801009a:	46bd      	mov	sp, r7
 801009c:	bd80      	pop	{r7, pc}
 801009e:	bf00      	nop
 80100a0:	1fff7590 	.word	0x1fff7590
 80100a4:	1fff7594 	.word	0x1fff7594
 80100a8:	1fff7598 	.word	0x1fff7598
 80100ac:	20000196 	.word	0x20000196
 80100b0:	200001a6 	.word	0x200001a6

080100b4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80100b4:	b480      	push	{r7}
 80100b6:	b087      	sub	sp, #28
 80100b8:	af00      	add	r7, sp, #0
 80100ba:	60f8      	str	r0, [r7, #12]
 80100bc:	60b9      	str	r1, [r7, #8]
 80100be:	4613      	mov	r3, r2
 80100c0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80100c2:	2300      	movs	r3, #0
 80100c4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80100c6:	2300      	movs	r3, #0
 80100c8:	75fb      	strb	r3, [r7, #23]
 80100ca:	e027      	b.n	801011c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80100cc:	68fb      	ldr	r3, [r7, #12]
 80100ce:	0f1b      	lsrs	r3, r3, #28
 80100d0:	2b09      	cmp	r3, #9
 80100d2:	d80b      	bhi.n	80100ec <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80100d4:	68fb      	ldr	r3, [r7, #12]
 80100d6:	0f1b      	lsrs	r3, r3, #28
 80100d8:	b2da      	uxtb	r2, r3
 80100da:	7dfb      	ldrb	r3, [r7, #23]
 80100dc:	005b      	lsls	r3, r3, #1
 80100de:	4619      	mov	r1, r3
 80100e0:	68bb      	ldr	r3, [r7, #8]
 80100e2:	440b      	add	r3, r1
 80100e4:	3230      	adds	r2, #48	@ 0x30
 80100e6:	b2d2      	uxtb	r2, r2
 80100e8:	701a      	strb	r2, [r3, #0]
 80100ea:	e00a      	b.n	8010102 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80100ec:	68fb      	ldr	r3, [r7, #12]
 80100ee:	0f1b      	lsrs	r3, r3, #28
 80100f0:	b2da      	uxtb	r2, r3
 80100f2:	7dfb      	ldrb	r3, [r7, #23]
 80100f4:	005b      	lsls	r3, r3, #1
 80100f6:	4619      	mov	r1, r3
 80100f8:	68bb      	ldr	r3, [r7, #8]
 80100fa:	440b      	add	r3, r1
 80100fc:	3237      	adds	r2, #55	@ 0x37
 80100fe:	b2d2      	uxtb	r2, r2
 8010100:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8010102:	68fb      	ldr	r3, [r7, #12]
 8010104:	011b      	lsls	r3, r3, #4
 8010106:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8010108:	7dfb      	ldrb	r3, [r7, #23]
 801010a:	005b      	lsls	r3, r3, #1
 801010c:	3301      	adds	r3, #1
 801010e:	68ba      	ldr	r2, [r7, #8]
 8010110:	4413      	add	r3, r2
 8010112:	2200      	movs	r2, #0
 8010114:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8010116:	7dfb      	ldrb	r3, [r7, #23]
 8010118:	3301      	adds	r3, #1
 801011a:	75fb      	strb	r3, [r7, #23]
 801011c:	7dfa      	ldrb	r2, [r7, #23]
 801011e:	79fb      	ldrb	r3, [r7, #7]
 8010120:	429a      	cmp	r2, r3
 8010122:	d3d3      	bcc.n	80100cc <IntToUnicode+0x18>
  }
}
 8010124:	bf00      	nop
 8010126:	bf00      	nop
 8010128:	371c      	adds	r7, #28
 801012a:	46bd      	mov	sp, r7
 801012c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010130:	4770      	bx	lr
	...

08010134 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010134:	b580      	push	{r7, lr}
 8010136:	b098      	sub	sp, #96	@ 0x60
 8010138:	af00      	add	r7, sp, #0
 801013a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 801013c:	f107 030c 	add.w	r3, r7, #12
 8010140:	2254      	movs	r2, #84	@ 0x54
 8010142:	2100      	movs	r1, #0
 8010144:	4618      	mov	r0, r3
 8010146:	f001 fab6 	bl	80116b6 <memset>
  if(pcdHandle->Instance==USB)
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	681b      	ldr	r3, [r3, #0]
 801014e:	4a15      	ldr	r2, [pc, #84]	@ (80101a4 <HAL_PCD_MspInit+0x70>)
 8010150:	4293      	cmp	r3, r2
 8010152:	d122      	bne.n	801019a <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8010154:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8010158:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 801015a:	2300      	movs	r3, #0
 801015c:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 801015e:	f107 030c 	add.w	r3, r7, #12
 8010162:	4618      	mov	r0, r3
 8010164:	f7f9 f8c6 	bl	80092f4 <HAL_RCCEx_PeriphCLKConfig>
 8010168:	4603      	mov	r3, r0
 801016a:	2b00      	cmp	r3, #0
 801016c:	d001      	beq.n	8010172 <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 801016e:	f7f3 fa47 	bl	8003600 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8010172:	4b0d      	ldr	r3, [pc, #52]	@ (80101a8 <HAL_PCD_MspInit+0x74>)
 8010174:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010176:	4a0c      	ldr	r2, [pc, #48]	@ (80101a8 <HAL_PCD_MspInit+0x74>)
 8010178:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801017c:	6593      	str	r3, [r2, #88]	@ 0x58
 801017e:	4b0a      	ldr	r3, [pc, #40]	@ (80101a8 <HAL_PCD_MspInit+0x74>)
 8010180:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010182:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010186:	60bb      	str	r3, [r7, #8]
 8010188:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 801018a:	2200      	movs	r2, #0
 801018c:	2100      	movs	r1, #0
 801018e:	2014      	movs	r0, #20
 8010190:	f7f5 fe47 	bl	8005e22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8010194:	2014      	movs	r0, #20
 8010196:	f7f5 fe5e 	bl	8005e56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 801019a:	bf00      	nop
 801019c:	3760      	adds	r7, #96	@ 0x60
 801019e:	46bd      	mov	sp, r7
 80101a0:	bd80      	pop	{r7, pc}
 80101a2:	bf00      	nop
 80101a4:	40005c00 	.word	0x40005c00
 80101a8:	40021000 	.word	0x40021000

080101ac <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80101ac:	b580      	push	{r7, lr}
 80101ae:	b082      	sub	sp, #8
 80101b0:	af00      	add	r7, sp, #0
 80101b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80101b4:	687b      	ldr	r3, [r7, #4]
 80101b6:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80101c0:	4619      	mov	r1, r3
 80101c2:	4610      	mov	r0, r2
 80101c4:	f7fe fd1c 	bl	800ec00 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 80101c8:	bf00      	nop
 80101ca:	3708      	adds	r7, #8
 80101cc:	46bd      	mov	sp, r7
 80101ce:	bd80      	pop	{r7, pc}

080101d0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80101d0:	b580      	push	{r7, lr}
 80101d2:	b082      	sub	sp, #8
 80101d4:	af00      	add	r7, sp, #0
 80101d6:	6078      	str	r0, [r7, #4]
 80101d8:	460b      	mov	r3, r1
 80101da:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 80101e2:	78fa      	ldrb	r2, [r7, #3]
 80101e4:	6879      	ldr	r1, [r7, #4]
 80101e6:	4613      	mov	r3, r2
 80101e8:	009b      	lsls	r3, r3, #2
 80101ea:	4413      	add	r3, r2
 80101ec:	00db      	lsls	r3, r3, #3
 80101ee:	440b      	add	r3, r1
 80101f0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80101f4:	681a      	ldr	r2, [r3, #0]
 80101f6:	78fb      	ldrb	r3, [r7, #3]
 80101f8:	4619      	mov	r1, r3
 80101fa:	f7fe fd56 	bl	800ecaa <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 80101fe:	bf00      	nop
 8010200:	3708      	adds	r7, #8
 8010202:	46bd      	mov	sp, r7
 8010204:	bd80      	pop	{r7, pc}

08010206 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010206:	b580      	push	{r7, lr}
 8010208:	b082      	sub	sp, #8
 801020a:	af00      	add	r7, sp, #0
 801020c:	6078      	str	r0, [r7, #4]
 801020e:	460b      	mov	r3, r1
 8010210:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8010212:	687b      	ldr	r3, [r7, #4]
 8010214:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8010218:	78fa      	ldrb	r2, [r7, #3]
 801021a:	6879      	ldr	r1, [r7, #4]
 801021c:	4613      	mov	r3, r2
 801021e:	009b      	lsls	r3, r3, #2
 8010220:	4413      	add	r3, r2
 8010222:	00db      	lsls	r3, r3, #3
 8010224:	440b      	add	r3, r1
 8010226:	3324      	adds	r3, #36	@ 0x24
 8010228:	681a      	ldr	r2, [r3, #0]
 801022a:	78fb      	ldrb	r3, [r7, #3]
 801022c:	4619      	mov	r1, r3
 801022e:	f7fe fd9f 	bl	800ed70 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8010232:	bf00      	nop
 8010234:	3708      	adds	r7, #8
 8010236:	46bd      	mov	sp, r7
 8010238:	bd80      	pop	{r7, pc}

0801023a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801023a:	b580      	push	{r7, lr}
 801023c:	b082      	sub	sp, #8
 801023e:	af00      	add	r7, sp, #0
 8010240:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010248:	4618      	mov	r0, r3
 801024a:	f7fe feb3 	bl	800efb4 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 801024e:	bf00      	nop
 8010250:	3708      	adds	r7, #8
 8010252:	46bd      	mov	sp, r7
 8010254:	bd80      	pop	{r7, pc}

08010256 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010256:	b580      	push	{r7, lr}
 8010258:	b084      	sub	sp, #16
 801025a:	af00      	add	r7, sp, #0
 801025c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801025e:	2301      	movs	r3, #1
 8010260:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	795b      	ldrb	r3, [r3, #5]
 8010266:	2b02      	cmp	r3, #2
 8010268:	d001      	beq.n	801026e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 801026a:	f7f3 f9c9 	bl	8003600 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010274:	7bfa      	ldrb	r2, [r7, #15]
 8010276:	4611      	mov	r1, r2
 8010278:	4618      	mov	r0, r3
 801027a:	f7fe fe5d 	bl	800ef38 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010284:	4618      	mov	r0, r3
 8010286:	f7fe fe09 	bl	800ee9c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 801028a:	bf00      	nop
 801028c:	3710      	adds	r7, #16
 801028e:	46bd      	mov	sp, r7
 8010290:	bd80      	pop	{r7, pc}
	...

08010294 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010294:	b580      	push	{r7, lr}
 8010296:	b082      	sub	sp, #8
 8010298:	af00      	add	r7, sp, #0
 801029a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80102a2:	4618      	mov	r0, r3
 80102a4:	f7fe fe58 	bl	800ef58 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	7a5b      	ldrb	r3, [r3, #9]
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d005      	beq.n	80102bc <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80102b0:	4b04      	ldr	r3, [pc, #16]	@ (80102c4 <HAL_PCD_SuspendCallback+0x30>)
 80102b2:	691b      	ldr	r3, [r3, #16]
 80102b4:	4a03      	ldr	r2, [pc, #12]	@ (80102c4 <HAL_PCD_SuspendCallback+0x30>)
 80102b6:	f043 0306 	orr.w	r3, r3, #6
 80102ba:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 80102bc:	bf00      	nop
 80102be:	3708      	adds	r7, #8
 80102c0:	46bd      	mov	sp, r7
 80102c2:	bd80      	pop	{r7, pc}
 80102c4:	e000ed00 	.word	0xe000ed00

080102c8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80102c8:	b580      	push	{r7, lr}
 80102ca:	b082      	sub	sp, #8
 80102cc:	af00      	add	r7, sp, #0
 80102ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	7a5b      	ldrb	r3, [r3, #9]
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	d007      	beq.n	80102e8 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80102d8:	4b08      	ldr	r3, [pc, #32]	@ (80102fc <HAL_PCD_ResumeCallback+0x34>)
 80102da:	691b      	ldr	r3, [r3, #16]
 80102dc:	4a07      	ldr	r2, [pc, #28]	@ (80102fc <HAL_PCD_ResumeCallback+0x34>)
 80102de:	f023 0306 	bic.w	r3, r3, #6
 80102e2:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 80102e4:	f000 f9f8 	bl	80106d8 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80102ee:	4618      	mov	r0, r3
 80102f0:	f7fe fe48 	bl	800ef84 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 80102f4:	bf00      	nop
 80102f6:	3708      	adds	r7, #8
 80102f8:	46bd      	mov	sp, r7
 80102fa:	bd80      	pop	{r7, pc}
 80102fc:	e000ed00 	.word	0xe000ed00

08010300 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8010300:	b580      	push	{r7, lr}
 8010302:	b082      	sub	sp, #8
 8010304:	af00      	add	r7, sp, #0
 8010306:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8010308:	4a2b      	ldr	r2, [pc, #172]	@ (80103b8 <USBD_LL_Init+0xb8>)
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	4a29      	ldr	r2, [pc, #164]	@ (80103b8 <USBD_LL_Init+0xb8>)
 8010314:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8010318:	4b27      	ldr	r3, [pc, #156]	@ (80103b8 <USBD_LL_Init+0xb8>)
 801031a:	4a28      	ldr	r2, [pc, #160]	@ (80103bc <USBD_LL_Init+0xbc>)
 801031c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 801031e:	4b26      	ldr	r3, [pc, #152]	@ (80103b8 <USBD_LL_Init+0xb8>)
 8010320:	2208      	movs	r2, #8
 8010322:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8010324:	4b24      	ldr	r3, [pc, #144]	@ (80103b8 <USBD_LL_Init+0xb8>)
 8010326:	2202      	movs	r2, #2
 8010328:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801032a:	4b23      	ldr	r3, [pc, #140]	@ (80103b8 <USBD_LL_Init+0xb8>)
 801032c:	2202      	movs	r2, #2
 801032e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8010330:	4b21      	ldr	r3, [pc, #132]	@ (80103b8 <USBD_LL_Init+0xb8>)
 8010332:	2200      	movs	r2, #0
 8010334:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8010336:	4b20      	ldr	r3, [pc, #128]	@ (80103b8 <USBD_LL_Init+0xb8>)
 8010338:	2200      	movs	r2, #0
 801033a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 801033c:	4b1e      	ldr	r3, [pc, #120]	@ (80103b8 <USBD_LL_Init+0xb8>)
 801033e:	2200      	movs	r2, #0
 8010340:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8010342:	4b1d      	ldr	r3, [pc, #116]	@ (80103b8 <USBD_LL_Init+0xb8>)
 8010344:	2200      	movs	r2, #0
 8010346:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8010348:	481b      	ldr	r0, [pc, #108]	@ (80103b8 <USBD_LL_Init+0xb8>)
 801034a:	f7f6 fcbb 	bl	8006cc4 <HAL_PCD_Init>
 801034e:	4603      	mov	r3, r0
 8010350:	2b00      	cmp	r3, #0
 8010352:	d001      	beq.n	8010358 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8010354:	f7f3 f954 	bl	8003600 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801035e:	2318      	movs	r3, #24
 8010360:	2200      	movs	r2, #0
 8010362:	2100      	movs	r1, #0
 8010364:	f7f8 f976 	bl	8008654 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801036e:	2358      	movs	r3, #88	@ 0x58
 8010370:	2200      	movs	r2, #0
 8010372:	2180      	movs	r1, #128	@ 0x80
 8010374:	f7f8 f96e 	bl	8008654 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801037e:	23c0      	movs	r3, #192	@ 0xc0
 8010380:	2200      	movs	r2, #0
 8010382:	2181      	movs	r1, #129	@ 0x81
 8010384:	f7f8 f966 	bl	8008654 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801038e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8010392:	2200      	movs	r2, #0
 8010394:	2101      	movs	r1, #1
 8010396:	f7f8 f95d 	bl	8008654 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80103a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80103a4:	2200      	movs	r2, #0
 80103a6:	2182      	movs	r1, #130	@ 0x82
 80103a8:	f7f8 f954 	bl	8008654 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 80103ac:	2300      	movs	r3, #0
}
 80103ae:	4618      	mov	r0, r3
 80103b0:	3708      	adds	r7, #8
 80103b2:	46bd      	mov	sp, r7
 80103b4:	bd80      	pop	{r7, pc}
 80103b6:	bf00      	nop
 80103b8:	20002050 	.word	0x20002050
 80103bc:	40005c00 	.word	0x40005c00

080103c0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80103c0:	b580      	push	{r7, lr}
 80103c2:	b084      	sub	sp, #16
 80103c4:	af00      	add	r7, sp, #0
 80103c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80103c8:	2300      	movs	r3, #0
 80103ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80103cc:	2300      	movs	r3, #0
 80103ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80103d6:	4618      	mov	r0, r3
 80103d8:	f7f6 fd42 	bl	8006e60 <HAL_PCD_Start>
 80103dc:	4603      	mov	r3, r0
 80103de:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80103e0:	7bfb      	ldrb	r3, [r7, #15]
 80103e2:	4618      	mov	r0, r3
 80103e4:	f000 f97e 	bl	80106e4 <USBD_Get_USB_Status>
 80103e8:	4603      	mov	r3, r0
 80103ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80103ec:	7bbb      	ldrb	r3, [r7, #14]
}
 80103ee:	4618      	mov	r0, r3
 80103f0:	3710      	adds	r7, #16
 80103f2:	46bd      	mov	sp, r7
 80103f4:	bd80      	pop	{r7, pc}

080103f6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80103f6:	b580      	push	{r7, lr}
 80103f8:	b084      	sub	sp, #16
 80103fa:	af00      	add	r7, sp, #0
 80103fc:	6078      	str	r0, [r7, #4]
 80103fe:	4608      	mov	r0, r1
 8010400:	4611      	mov	r1, r2
 8010402:	461a      	mov	r2, r3
 8010404:	4603      	mov	r3, r0
 8010406:	70fb      	strb	r3, [r7, #3]
 8010408:	460b      	mov	r3, r1
 801040a:	70bb      	strb	r3, [r7, #2]
 801040c:	4613      	mov	r3, r2
 801040e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010410:	2300      	movs	r3, #0
 8010412:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010414:	2300      	movs	r3, #0
 8010416:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010418:	687b      	ldr	r3, [r7, #4]
 801041a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801041e:	78bb      	ldrb	r3, [r7, #2]
 8010420:	883a      	ldrh	r2, [r7, #0]
 8010422:	78f9      	ldrb	r1, [r7, #3]
 8010424:	f7f6 fe89 	bl	800713a <HAL_PCD_EP_Open>
 8010428:	4603      	mov	r3, r0
 801042a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801042c:	7bfb      	ldrb	r3, [r7, #15]
 801042e:	4618      	mov	r0, r3
 8010430:	f000 f958 	bl	80106e4 <USBD_Get_USB_Status>
 8010434:	4603      	mov	r3, r0
 8010436:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010438:	7bbb      	ldrb	r3, [r7, #14]
}
 801043a:	4618      	mov	r0, r3
 801043c:	3710      	adds	r7, #16
 801043e:	46bd      	mov	sp, r7
 8010440:	bd80      	pop	{r7, pc}

08010442 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010442:	b580      	push	{r7, lr}
 8010444:	b084      	sub	sp, #16
 8010446:	af00      	add	r7, sp, #0
 8010448:	6078      	str	r0, [r7, #4]
 801044a:	460b      	mov	r3, r1
 801044c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801044e:	2300      	movs	r3, #0
 8010450:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010452:	2300      	movs	r3, #0
 8010454:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801045c:	78fa      	ldrb	r2, [r7, #3]
 801045e:	4611      	mov	r1, r2
 8010460:	4618      	mov	r0, r3
 8010462:	f7f6 fec9 	bl	80071f8 <HAL_PCD_EP_Close>
 8010466:	4603      	mov	r3, r0
 8010468:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801046a:	7bfb      	ldrb	r3, [r7, #15]
 801046c:	4618      	mov	r0, r3
 801046e:	f000 f939 	bl	80106e4 <USBD_Get_USB_Status>
 8010472:	4603      	mov	r3, r0
 8010474:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010476:	7bbb      	ldrb	r3, [r7, #14]
}
 8010478:	4618      	mov	r0, r3
 801047a:	3710      	adds	r7, #16
 801047c:	46bd      	mov	sp, r7
 801047e:	bd80      	pop	{r7, pc}

08010480 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010480:	b580      	push	{r7, lr}
 8010482:	b084      	sub	sp, #16
 8010484:	af00      	add	r7, sp, #0
 8010486:	6078      	str	r0, [r7, #4]
 8010488:	460b      	mov	r3, r1
 801048a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801048c:	2300      	movs	r3, #0
 801048e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010490:	2300      	movs	r3, #0
 8010492:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801049a:	78fa      	ldrb	r2, [r7, #3]
 801049c:	4611      	mov	r1, r2
 801049e:	4618      	mov	r0, r3
 80104a0:	f7f6 ff72 	bl	8007388 <HAL_PCD_EP_SetStall>
 80104a4:	4603      	mov	r3, r0
 80104a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80104a8:	7bfb      	ldrb	r3, [r7, #15]
 80104aa:	4618      	mov	r0, r3
 80104ac:	f000 f91a 	bl	80106e4 <USBD_Get_USB_Status>
 80104b0:	4603      	mov	r3, r0
 80104b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80104b4:	7bbb      	ldrb	r3, [r7, #14]
}
 80104b6:	4618      	mov	r0, r3
 80104b8:	3710      	adds	r7, #16
 80104ba:	46bd      	mov	sp, r7
 80104bc:	bd80      	pop	{r7, pc}

080104be <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80104be:	b580      	push	{r7, lr}
 80104c0:	b084      	sub	sp, #16
 80104c2:	af00      	add	r7, sp, #0
 80104c4:	6078      	str	r0, [r7, #4]
 80104c6:	460b      	mov	r3, r1
 80104c8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80104ca:	2300      	movs	r3, #0
 80104cc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80104ce:	2300      	movs	r3, #0
 80104d0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80104d8:	78fa      	ldrb	r2, [r7, #3]
 80104da:	4611      	mov	r1, r2
 80104dc:	4618      	mov	r0, r3
 80104de:	f7f6 ffa5 	bl	800742c <HAL_PCD_EP_ClrStall>
 80104e2:	4603      	mov	r3, r0
 80104e4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80104e6:	7bfb      	ldrb	r3, [r7, #15]
 80104e8:	4618      	mov	r0, r3
 80104ea:	f000 f8fb 	bl	80106e4 <USBD_Get_USB_Status>
 80104ee:	4603      	mov	r3, r0
 80104f0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80104f2:	7bbb      	ldrb	r3, [r7, #14]
}
 80104f4:	4618      	mov	r0, r3
 80104f6:	3710      	adds	r7, #16
 80104f8:	46bd      	mov	sp, r7
 80104fa:	bd80      	pop	{r7, pc}

080104fc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80104fc:	b480      	push	{r7}
 80104fe:	b085      	sub	sp, #20
 8010500:	af00      	add	r7, sp, #0
 8010502:	6078      	str	r0, [r7, #4]
 8010504:	460b      	mov	r3, r1
 8010506:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801050e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8010510:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010514:	2b00      	cmp	r3, #0
 8010516:	da0b      	bge.n	8010530 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8010518:	78fb      	ldrb	r3, [r7, #3]
 801051a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801051e:	68f9      	ldr	r1, [r7, #12]
 8010520:	4613      	mov	r3, r2
 8010522:	009b      	lsls	r3, r3, #2
 8010524:	4413      	add	r3, r2
 8010526:	00db      	lsls	r3, r3, #3
 8010528:	440b      	add	r3, r1
 801052a:	3312      	adds	r3, #18
 801052c:	781b      	ldrb	r3, [r3, #0]
 801052e:	e00b      	b.n	8010548 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8010530:	78fb      	ldrb	r3, [r7, #3]
 8010532:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010536:	68f9      	ldr	r1, [r7, #12]
 8010538:	4613      	mov	r3, r2
 801053a:	009b      	lsls	r3, r3, #2
 801053c:	4413      	add	r3, r2
 801053e:	00db      	lsls	r3, r3, #3
 8010540:	440b      	add	r3, r1
 8010542:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8010546:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010548:	4618      	mov	r0, r3
 801054a:	3714      	adds	r7, #20
 801054c:	46bd      	mov	sp, r7
 801054e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010552:	4770      	bx	lr

08010554 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010554:	b580      	push	{r7, lr}
 8010556:	b084      	sub	sp, #16
 8010558:	af00      	add	r7, sp, #0
 801055a:	6078      	str	r0, [r7, #4]
 801055c:	460b      	mov	r3, r1
 801055e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010560:	2300      	movs	r3, #0
 8010562:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010564:	2300      	movs	r3, #0
 8010566:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801056e:	78fa      	ldrb	r2, [r7, #3]
 8010570:	4611      	mov	r1, r2
 8010572:	4618      	mov	r0, r3
 8010574:	f7f6 fdbd 	bl	80070f2 <HAL_PCD_SetAddress>
 8010578:	4603      	mov	r3, r0
 801057a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801057c:	7bfb      	ldrb	r3, [r7, #15]
 801057e:	4618      	mov	r0, r3
 8010580:	f000 f8b0 	bl	80106e4 <USBD_Get_USB_Status>
 8010584:	4603      	mov	r3, r0
 8010586:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010588:	7bbb      	ldrb	r3, [r7, #14]
}
 801058a:	4618      	mov	r0, r3
 801058c:	3710      	adds	r7, #16
 801058e:	46bd      	mov	sp, r7
 8010590:	bd80      	pop	{r7, pc}

08010592 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010592:	b580      	push	{r7, lr}
 8010594:	b086      	sub	sp, #24
 8010596:	af00      	add	r7, sp, #0
 8010598:	60f8      	str	r0, [r7, #12]
 801059a:	607a      	str	r2, [r7, #4]
 801059c:	603b      	str	r3, [r7, #0]
 801059e:	460b      	mov	r3, r1
 80105a0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80105a2:	2300      	movs	r3, #0
 80105a4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80105a6:	2300      	movs	r3, #0
 80105a8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80105aa:	68fb      	ldr	r3, [r7, #12]
 80105ac:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80105b0:	7af9      	ldrb	r1, [r7, #11]
 80105b2:	683b      	ldr	r3, [r7, #0]
 80105b4:	687a      	ldr	r2, [r7, #4]
 80105b6:	f7f6 feb0 	bl	800731a <HAL_PCD_EP_Transmit>
 80105ba:	4603      	mov	r3, r0
 80105bc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80105be:	7dfb      	ldrb	r3, [r7, #23]
 80105c0:	4618      	mov	r0, r3
 80105c2:	f000 f88f 	bl	80106e4 <USBD_Get_USB_Status>
 80105c6:	4603      	mov	r3, r0
 80105c8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80105ca:	7dbb      	ldrb	r3, [r7, #22]
}
 80105cc:	4618      	mov	r0, r3
 80105ce:	3718      	adds	r7, #24
 80105d0:	46bd      	mov	sp, r7
 80105d2:	bd80      	pop	{r7, pc}

080105d4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80105d4:	b580      	push	{r7, lr}
 80105d6:	b086      	sub	sp, #24
 80105d8:	af00      	add	r7, sp, #0
 80105da:	60f8      	str	r0, [r7, #12]
 80105dc:	607a      	str	r2, [r7, #4]
 80105de:	603b      	str	r3, [r7, #0]
 80105e0:	460b      	mov	r3, r1
 80105e2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80105e4:	2300      	movs	r3, #0
 80105e6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80105e8:	2300      	movs	r3, #0
 80105ea:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80105ec:	68fb      	ldr	r3, [r7, #12]
 80105ee:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80105f2:	7af9      	ldrb	r1, [r7, #11]
 80105f4:	683b      	ldr	r3, [r7, #0]
 80105f6:	687a      	ldr	r2, [r7, #4]
 80105f8:	f7f6 fe46 	bl	8007288 <HAL_PCD_EP_Receive>
 80105fc:	4603      	mov	r3, r0
 80105fe:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010600:	7dfb      	ldrb	r3, [r7, #23]
 8010602:	4618      	mov	r0, r3
 8010604:	f000 f86e 	bl	80106e4 <USBD_Get_USB_Status>
 8010608:	4603      	mov	r3, r0
 801060a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801060c:	7dbb      	ldrb	r3, [r7, #22]
}
 801060e:	4618      	mov	r0, r3
 8010610:	3718      	adds	r7, #24
 8010612:	46bd      	mov	sp, r7
 8010614:	bd80      	pop	{r7, pc}

08010616 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010616:	b580      	push	{r7, lr}
 8010618:	b082      	sub	sp, #8
 801061a:	af00      	add	r7, sp, #0
 801061c:	6078      	str	r0, [r7, #4]
 801061e:	460b      	mov	r3, r1
 8010620:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010628:	78fa      	ldrb	r2, [r7, #3]
 801062a:	4611      	mov	r1, r2
 801062c:	4618      	mov	r0, r3
 801062e:	f7f6 fe5c 	bl	80072ea <HAL_PCD_EP_GetRxCount>
 8010632:	4603      	mov	r3, r0
}
 8010634:	4618      	mov	r0, r3
 8010636:	3708      	adds	r7, #8
 8010638:	46bd      	mov	sp, r7
 801063a:	bd80      	pop	{r7, pc}

0801063c <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801063c:	b580      	push	{r7, lr}
 801063e:	b082      	sub	sp, #8
 8010640:	af00      	add	r7, sp, #0
 8010642:	6078      	str	r0, [r7, #4]
 8010644:	460b      	mov	r3, r1
 8010646:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8010648:	78fb      	ldrb	r3, [r7, #3]
 801064a:	2b00      	cmp	r3, #0
 801064c:	d002      	beq.n	8010654 <HAL_PCDEx_LPM_Callback+0x18>
 801064e:	2b01      	cmp	r3, #1
 8010650:	d013      	beq.n	801067a <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8010652:	e023      	b.n	801069c <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	7a5b      	ldrb	r3, [r3, #9]
 8010658:	2b00      	cmp	r3, #0
 801065a:	d007      	beq.n	801066c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 801065c:	f000 f83c 	bl	80106d8 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010660:	4b10      	ldr	r3, [pc, #64]	@ (80106a4 <HAL_PCDEx_LPM_Callback+0x68>)
 8010662:	691b      	ldr	r3, [r3, #16]
 8010664:	4a0f      	ldr	r2, [pc, #60]	@ (80106a4 <HAL_PCDEx_LPM_Callback+0x68>)
 8010666:	f023 0306 	bic.w	r3, r3, #6
 801066a:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010672:	4618      	mov	r0, r3
 8010674:	f7fe fc86 	bl	800ef84 <USBD_LL_Resume>
    break;
 8010678:	e010      	b.n	801069c <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 801067a:	687b      	ldr	r3, [r7, #4]
 801067c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010680:	4618      	mov	r0, r3
 8010682:	f7fe fc69 	bl	800ef58 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	7a5b      	ldrb	r3, [r3, #9]
 801068a:	2b00      	cmp	r3, #0
 801068c:	d005      	beq.n	801069a <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801068e:	4b05      	ldr	r3, [pc, #20]	@ (80106a4 <HAL_PCDEx_LPM_Callback+0x68>)
 8010690:	691b      	ldr	r3, [r3, #16]
 8010692:	4a04      	ldr	r2, [pc, #16]	@ (80106a4 <HAL_PCDEx_LPM_Callback+0x68>)
 8010694:	f043 0306 	orr.w	r3, r3, #6
 8010698:	6113      	str	r3, [r2, #16]
    break;
 801069a:	bf00      	nop
}
 801069c:	bf00      	nop
 801069e:	3708      	adds	r7, #8
 80106a0:	46bd      	mov	sp, r7
 80106a2:	bd80      	pop	{r7, pc}
 80106a4:	e000ed00 	.word	0xe000ed00

080106a8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80106a8:	b480      	push	{r7}
 80106aa:	b083      	sub	sp, #12
 80106ac:	af00      	add	r7, sp, #0
 80106ae:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80106b0:	4b03      	ldr	r3, [pc, #12]	@ (80106c0 <USBD_static_malloc+0x18>)
}
 80106b2:	4618      	mov	r0, r3
 80106b4:	370c      	adds	r7, #12
 80106b6:	46bd      	mov	sp, r7
 80106b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106bc:	4770      	bx	lr
 80106be:	bf00      	nop
 80106c0:	2000232c 	.word	0x2000232c

080106c4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80106c4:	b480      	push	{r7}
 80106c6:	b083      	sub	sp, #12
 80106c8:	af00      	add	r7, sp, #0
 80106ca:	6078      	str	r0, [r7, #4]

}
 80106cc:	bf00      	nop
 80106ce:	370c      	adds	r7, #12
 80106d0:	46bd      	mov	sp, r7
 80106d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106d6:	4770      	bx	lr

080106d8 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80106d8:	b580      	push	{r7, lr}
 80106da:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80106dc:	f7f1 f884 	bl	80017e8 <SystemClock_Config>
}
 80106e0:	bf00      	nop
 80106e2:	bd80      	pop	{r7, pc}

080106e4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80106e4:	b480      	push	{r7}
 80106e6:	b085      	sub	sp, #20
 80106e8:	af00      	add	r7, sp, #0
 80106ea:	4603      	mov	r3, r0
 80106ec:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80106ee:	2300      	movs	r3, #0
 80106f0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80106f2:	79fb      	ldrb	r3, [r7, #7]
 80106f4:	2b03      	cmp	r3, #3
 80106f6:	d817      	bhi.n	8010728 <USBD_Get_USB_Status+0x44>
 80106f8:	a201      	add	r2, pc, #4	@ (adr r2, 8010700 <USBD_Get_USB_Status+0x1c>)
 80106fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80106fe:	bf00      	nop
 8010700:	08010711 	.word	0x08010711
 8010704:	08010717 	.word	0x08010717
 8010708:	0801071d 	.word	0x0801071d
 801070c:	08010723 	.word	0x08010723
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8010710:	2300      	movs	r3, #0
 8010712:	73fb      	strb	r3, [r7, #15]
    break;
 8010714:	e00b      	b.n	801072e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8010716:	2303      	movs	r3, #3
 8010718:	73fb      	strb	r3, [r7, #15]
    break;
 801071a:	e008      	b.n	801072e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801071c:	2301      	movs	r3, #1
 801071e:	73fb      	strb	r3, [r7, #15]
    break;
 8010720:	e005      	b.n	801072e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8010722:	2303      	movs	r3, #3
 8010724:	73fb      	strb	r3, [r7, #15]
    break;
 8010726:	e002      	b.n	801072e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8010728:	2303      	movs	r3, #3
 801072a:	73fb      	strb	r3, [r7, #15]
    break;
 801072c:	bf00      	nop
  }
  return usb_status;
 801072e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010730:	4618      	mov	r0, r3
 8010732:	3714      	adds	r7, #20
 8010734:	46bd      	mov	sp, r7
 8010736:	f85d 7b04 	ldr.w	r7, [sp], #4
 801073a:	4770      	bx	lr

0801073c <__cvt>:
 801073c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010740:	ec57 6b10 	vmov	r6, r7, d0
 8010744:	2f00      	cmp	r7, #0
 8010746:	460c      	mov	r4, r1
 8010748:	4619      	mov	r1, r3
 801074a:	463b      	mov	r3, r7
 801074c:	bfbb      	ittet	lt
 801074e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8010752:	461f      	movlt	r7, r3
 8010754:	2300      	movge	r3, #0
 8010756:	232d      	movlt	r3, #45	@ 0x2d
 8010758:	700b      	strb	r3, [r1, #0]
 801075a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801075c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8010760:	4691      	mov	r9, r2
 8010762:	f023 0820 	bic.w	r8, r3, #32
 8010766:	bfbc      	itt	lt
 8010768:	4632      	movlt	r2, r6
 801076a:	4616      	movlt	r6, r2
 801076c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010770:	d005      	beq.n	801077e <__cvt+0x42>
 8010772:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8010776:	d100      	bne.n	801077a <__cvt+0x3e>
 8010778:	3401      	adds	r4, #1
 801077a:	2102      	movs	r1, #2
 801077c:	e000      	b.n	8010780 <__cvt+0x44>
 801077e:	2103      	movs	r1, #3
 8010780:	ab03      	add	r3, sp, #12
 8010782:	9301      	str	r3, [sp, #4]
 8010784:	ab02      	add	r3, sp, #8
 8010786:	9300      	str	r3, [sp, #0]
 8010788:	ec47 6b10 	vmov	d0, r6, r7
 801078c:	4653      	mov	r3, sl
 801078e:	4622      	mov	r2, r4
 8010790:	f001 f8c2 	bl	8011918 <_dtoa_r>
 8010794:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8010798:	4605      	mov	r5, r0
 801079a:	d119      	bne.n	80107d0 <__cvt+0x94>
 801079c:	f019 0f01 	tst.w	r9, #1
 80107a0:	d00e      	beq.n	80107c0 <__cvt+0x84>
 80107a2:	eb00 0904 	add.w	r9, r0, r4
 80107a6:	2200      	movs	r2, #0
 80107a8:	2300      	movs	r3, #0
 80107aa:	4630      	mov	r0, r6
 80107ac:	4639      	mov	r1, r7
 80107ae:	f7f0 f9b3 	bl	8000b18 <__aeabi_dcmpeq>
 80107b2:	b108      	cbz	r0, 80107b8 <__cvt+0x7c>
 80107b4:	f8cd 900c 	str.w	r9, [sp, #12]
 80107b8:	2230      	movs	r2, #48	@ 0x30
 80107ba:	9b03      	ldr	r3, [sp, #12]
 80107bc:	454b      	cmp	r3, r9
 80107be:	d31e      	bcc.n	80107fe <__cvt+0xc2>
 80107c0:	9b03      	ldr	r3, [sp, #12]
 80107c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80107c4:	1b5b      	subs	r3, r3, r5
 80107c6:	4628      	mov	r0, r5
 80107c8:	6013      	str	r3, [r2, #0]
 80107ca:	b004      	add	sp, #16
 80107cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80107d0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80107d4:	eb00 0904 	add.w	r9, r0, r4
 80107d8:	d1e5      	bne.n	80107a6 <__cvt+0x6a>
 80107da:	7803      	ldrb	r3, [r0, #0]
 80107dc:	2b30      	cmp	r3, #48	@ 0x30
 80107de:	d10a      	bne.n	80107f6 <__cvt+0xba>
 80107e0:	2200      	movs	r2, #0
 80107e2:	2300      	movs	r3, #0
 80107e4:	4630      	mov	r0, r6
 80107e6:	4639      	mov	r1, r7
 80107e8:	f7f0 f996 	bl	8000b18 <__aeabi_dcmpeq>
 80107ec:	b918      	cbnz	r0, 80107f6 <__cvt+0xba>
 80107ee:	f1c4 0401 	rsb	r4, r4, #1
 80107f2:	f8ca 4000 	str.w	r4, [sl]
 80107f6:	f8da 3000 	ldr.w	r3, [sl]
 80107fa:	4499      	add	r9, r3
 80107fc:	e7d3      	b.n	80107a6 <__cvt+0x6a>
 80107fe:	1c59      	adds	r1, r3, #1
 8010800:	9103      	str	r1, [sp, #12]
 8010802:	701a      	strb	r2, [r3, #0]
 8010804:	e7d9      	b.n	80107ba <__cvt+0x7e>

08010806 <__exponent>:
 8010806:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010808:	2900      	cmp	r1, #0
 801080a:	bfba      	itte	lt
 801080c:	4249      	neglt	r1, r1
 801080e:	232d      	movlt	r3, #45	@ 0x2d
 8010810:	232b      	movge	r3, #43	@ 0x2b
 8010812:	2909      	cmp	r1, #9
 8010814:	7002      	strb	r2, [r0, #0]
 8010816:	7043      	strb	r3, [r0, #1]
 8010818:	dd29      	ble.n	801086e <__exponent+0x68>
 801081a:	f10d 0307 	add.w	r3, sp, #7
 801081e:	461d      	mov	r5, r3
 8010820:	270a      	movs	r7, #10
 8010822:	461a      	mov	r2, r3
 8010824:	fbb1 f6f7 	udiv	r6, r1, r7
 8010828:	fb07 1416 	mls	r4, r7, r6, r1
 801082c:	3430      	adds	r4, #48	@ 0x30
 801082e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8010832:	460c      	mov	r4, r1
 8010834:	2c63      	cmp	r4, #99	@ 0x63
 8010836:	f103 33ff 	add.w	r3, r3, #4294967295
 801083a:	4631      	mov	r1, r6
 801083c:	dcf1      	bgt.n	8010822 <__exponent+0x1c>
 801083e:	3130      	adds	r1, #48	@ 0x30
 8010840:	1e94      	subs	r4, r2, #2
 8010842:	f803 1c01 	strb.w	r1, [r3, #-1]
 8010846:	1c41      	adds	r1, r0, #1
 8010848:	4623      	mov	r3, r4
 801084a:	42ab      	cmp	r3, r5
 801084c:	d30a      	bcc.n	8010864 <__exponent+0x5e>
 801084e:	f10d 0309 	add.w	r3, sp, #9
 8010852:	1a9b      	subs	r3, r3, r2
 8010854:	42ac      	cmp	r4, r5
 8010856:	bf88      	it	hi
 8010858:	2300      	movhi	r3, #0
 801085a:	3302      	adds	r3, #2
 801085c:	4403      	add	r3, r0
 801085e:	1a18      	subs	r0, r3, r0
 8010860:	b003      	add	sp, #12
 8010862:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010864:	f813 6b01 	ldrb.w	r6, [r3], #1
 8010868:	f801 6f01 	strb.w	r6, [r1, #1]!
 801086c:	e7ed      	b.n	801084a <__exponent+0x44>
 801086e:	2330      	movs	r3, #48	@ 0x30
 8010870:	3130      	adds	r1, #48	@ 0x30
 8010872:	7083      	strb	r3, [r0, #2]
 8010874:	70c1      	strb	r1, [r0, #3]
 8010876:	1d03      	adds	r3, r0, #4
 8010878:	e7f1      	b.n	801085e <__exponent+0x58>
	...

0801087c <_printf_float>:
 801087c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010880:	b08d      	sub	sp, #52	@ 0x34
 8010882:	460c      	mov	r4, r1
 8010884:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8010888:	4616      	mov	r6, r2
 801088a:	461f      	mov	r7, r3
 801088c:	4605      	mov	r5, r0
 801088e:	f000 ff2d 	bl	80116ec <_localeconv_r>
 8010892:	6803      	ldr	r3, [r0, #0]
 8010894:	9304      	str	r3, [sp, #16]
 8010896:	4618      	mov	r0, r3
 8010898:	f7ef fd12 	bl	80002c0 <strlen>
 801089c:	2300      	movs	r3, #0
 801089e:	930a      	str	r3, [sp, #40]	@ 0x28
 80108a0:	f8d8 3000 	ldr.w	r3, [r8]
 80108a4:	9005      	str	r0, [sp, #20]
 80108a6:	3307      	adds	r3, #7
 80108a8:	f023 0307 	bic.w	r3, r3, #7
 80108ac:	f103 0208 	add.w	r2, r3, #8
 80108b0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80108b4:	f8d4 b000 	ldr.w	fp, [r4]
 80108b8:	f8c8 2000 	str.w	r2, [r8]
 80108bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80108c0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80108c4:	9307      	str	r3, [sp, #28]
 80108c6:	f8cd 8018 	str.w	r8, [sp, #24]
 80108ca:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80108ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80108d2:	4b9c      	ldr	r3, [pc, #624]	@ (8010b44 <_printf_float+0x2c8>)
 80108d4:	f04f 32ff 	mov.w	r2, #4294967295
 80108d8:	f7f0 f950 	bl	8000b7c <__aeabi_dcmpun>
 80108dc:	bb70      	cbnz	r0, 801093c <_printf_float+0xc0>
 80108de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80108e2:	4b98      	ldr	r3, [pc, #608]	@ (8010b44 <_printf_float+0x2c8>)
 80108e4:	f04f 32ff 	mov.w	r2, #4294967295
 80108e8:	f7f0 f92a 	bl	8000b40 <__aeabi_dcmple>
 80108ec:	bb30      	cbnz	r0, 801093c <_printf_float+0xc0>
 80108ee:	2200      	movs	r2, #0
 80108f0:	2300      	movs	r3, #0
 80108f2:	4640      	mov	r0, r8
 80108f4:	4649      	mov	r1, r9
 80108f6:	f7f0 f919 	bl	8000b2c <__aeabi_dcmplt>
 80108fa:	b110      	cbz	r0, 8010902 <_printf_float+0x86>
 80108fc:	232d      	movs	r3, #45	@ 0x2d
 80108fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010902:	4a91      	ldr	r2, [pc, #580]	@ (8010b48 <_printf_float+0x2cc>)
 8010904:	4b91      	ldr	r3, [pc, #580]	@ (8010b4c <_printf_float+0x2d0>)
 8010906:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801090a:	bf94      	ite	ls
 801090c:	4690      	movls	r8, r2
 801090e:	4698      	movhi	r8, r3
 8010910:	2303      	movs	r3, #3
 8010912:	6123      	str	r3, [r4, #16]
 8010914:	f02b 0304 	bic.w	r3, fp, #4
 8010918:	6023      	str	r3, [r4, #0]
 801091a:	f04f 0900 	mov.w	r9, #0
 801091e:	9700      	str	r7, [sp, #0]
 8010920:	4633      	mov	r3, r6
 8010922:	aa0b      	add	r2, sp, #44	@ 0x2c
 8010924:	4621      	mov	r1, r4
 8010926:	4628      	mov	r0, r5
 8010928:	f000 f9d2 	bl	8010cd0 <_printf_common>
 801092c:	3001      	adds	r0, #1
 801092e:	f040 808d 	bne.w	8010a4c <_printf_float+0x1d0>
 8010932:	f04f 30ff 	mov.w	r0, #4294967295
 8010936:	b00d      	add	sp, #52	@ 0x34
 8010938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801093c:	4642      	mov	r2, r8
 801093e:	464b      	mov	r3, r9
 8010940:	4640      	mov	r0, r8
 8010942:	4649      	mov	r1, r9
 8010944:	f7f0 f91a 	bl	8000b7c <__aeabi_dcmpun>
 8010948:	b140      	cbz	r0, 801095c <_printf_float+0xe0>
 801094a:	464b      	mov	r3, r9
 801094c:	2b00      	cmp	r3, #0
 801094e:	bfbc      	itt	lt
 8010950:	232d      	movlt	r3, #45	@ 0x2d
 8010952:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8010956:	4a7e      	ldr	r2, [pc, #504]	@ (8010b50 <_printf_float+0x2d4>)
 8010958:	4b7e      	ldr	r3, [pc, #504]	@ (8010b54 <_printf_float+0x2d8>)
 801095a:	e7d4      	b.n	8010906 <_printf_float+0x8a>
 801095c:	6863      	ldr	r3, [r4, #4]
 801095e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8010962:	9206      	str	r2, [sp, #24]
 8010964:	1c5a      	adds	r2, r3, #1
 8010966:	d13b      	bne.n	80109e0 <_printf_float+0x164>
 8010968:	2306      	movs	r3, #6
 801096a:	6063      	str	r3, [r4, #4]
 801096c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8010970:	2300      	movs	r3, #0
 8010972:	6022      	str	r2, [r4, #0]
 8010974:	9303      	str	r3, [sp, #12]
 8010976:	ab0a      	add	r3, sp, #40	@ 0x28
 8010978:	e9cd a301 	strd	sl, r3, [sp, #4]
 801097c:	ab09      	add	r3, sp, #36	@ 0x24
 801097e:	9300      	str	r3, [sp, #0]
 8010980:	6861      	ldr	r1, [r4, #4]
 8010982:	ec49 8b10 	vmov	d0, r8, r9
 8010986:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801098a:	4628      	mov	r0, r5
 801098c:	f7ff fed6 	bl	801073c <__cvt>
 8010990:	9b06      	ldr	r3, [sp, #24]
 8010992:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010994:	2b47      	cmp	r3, #71	@ 0x47
 8010996:	4680      	mov	r8, r0
 8010998:	d129      	bne.n	80109ee <_printf_float+0x172>
 801099a:	1cc8      	adds	r0, r1, #3
 801099c:	db02      	blt.n	80109a4 <_printf_float+0x128>
 801099e:	6863      	ldr	r3, [r4, #4]
 80109a0:	4299      	cmp	r1, r3
 80109a2:	dd41      	ble.n	8010a28 <_printf_float+0x1ac>
 80109a4:	f1aa 0a02 	sub.w	sl, sl, #2
 80109a8:	fa5f fa8a 	uxtb.w	sl, sl
 80109ac:	3901      	subs	r1, #1
 80109ae:	4652      	mov	r2, sl
 80109b0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80109b4:	9109      	str	r1, [sp, #36]	@ 0x24
 80109b6:	f7ff ff26 	bl	8010806 <__exponent>
 80109ba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80109bc:	1813      	adds	r3, r2, r0
 80109be:	2a01      	cmp	r2, #1
 80109c0:	4681      	mov	r9, r0
 80109c2:	6123      	str	r3, [r4, #16]
 80109c4:	dc02      	bgt.n	80109cc <_printf_float+0x150>
 80109c6:	6822      	ldr	r2, [r4, #0]
 80109c8:	07d2      	lsls	r2, r2, #31
 80109ca:	d501      	bpl.n	80109d0 <_printf_float+0x154>
 80109cc:	3301      	adds	r3, #1
 80109ce:	6123      	str	r3, [r4, #16]
 80109d0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80109d4:	2b00      	cmp	r3, #0
 80109d6:	d0a2      	beq.n	801091e <_printf_float+0xa2>
 80109d8:	232d      	movs	r3, #45	@ 0x2d
 80109da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80109de:	e79e      	b.n	801091e <_printf_float+0xa2>
 80109e0:	9a06      	ldr	r2, [sp, #24]
 80109e2:	2a47      	cmp	r2, #71	@ 0x47
 80109e4:	d1c2      	bne.n	801096c <_printf_float+0xf0>
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	d1c0      	bne.n	801096c <_printf_float+0xf0>
 80109ea:	2301      	movs	r3, #1
 80109ec:	e7bd      	b.n	801096a <_printf_float+0xee>
 80109ee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80109f2:	d9db      	bls.n	80109ac <_printf_float+0x130>
 80109f4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80109f8:	d118      	bne.n	8010a2c <_printf_float+0x1b0>
 80109fa:	2900      	cmp	r1, #0
 80109fc:	6863      	ldr	r3, [r4, #4]
 80109fe:	dd0b      	ble.n	8010a18 <_printf_float+0x19c>
 8010a00:	6121      	str	r1, [r4, #16]
 8010a02:	b913      	cbnz	r3, 8010a0a <_printf_float+0x18e>
 8010a04:	6822      	ldr	r2, [r4, #0]
 8010a06:	07d0      	lsls	r0, r2, #31
 8010a08:	d502      	bpl.n	8010a10 <_printf_float+0x194>
 8010a0a:	3301      	adds	r3, #1
 8010a0c:	440b      	add	r3, r1
 8010a0e:	6123      	str	r3, [r4, #16]
 8010a10:	65a1      	str	r1, [r4, #88]	@ 0x58
 8010a12:	f04f 0900 	mov.w	r9, #0
 8010a16:	e7db      	b.n	80109d0 <_printf_float+0x154>
 8010a18:	b913      	cbnz	r3, 8010a20 <_printf_float+0x1a4>
 8010a1a:	6822      	ldr	r2, [r4, #0]
 8010a1c:	07d2      	lsls	r2, r2, #31
 8010a1e:	d501      	bpl.n	8010a24 <_printf_float+0x1a8>
 8010a20:	3302      	adds	r3, #2
 8010a22:	e7f4      	b.n	8010a0e <_printf_float+0x192>
 8010a24:	2301      	movs	r3, #1
 8010a26:	e7f2      	b.n	8010a0e <_printf_float+0x192>
 8010a28:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8010a2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010a2e:	4299      	cmp	r1, r3
 8010a30:	db05      	blt.n	8010a3e <_printf_float+0x1c2>
 8010a32:	6823      	ldr	r3, [r4, #0]
 8010a34:	6121      	str	r1, [r4, #16]
 8010a36:	07d8      	lsls	r0, r3, #31
 8010a38:	d5ea      	bpl.n	8010a10 <_printf_float+0x194>
 8010a3a:	1c4b      	adds	r3, r1, #1
 8010a3c:	e7e7      	b.n	8010a0e <_printf_float+0x192>
 8010a3e:	2900      	cmp	r1, #0
 8010a40:	bfd4      	ite	le
 8010a42:	f1c1 0202 	rsble	r2, r1, #2
 8010a46:	2201      	movgt	r2, #1
 8010a48:	4413      	add	r3, r2
 8010a4a:	e7e0      	b.n	8010a0e <_printf_float+0x192>
 8010a4c:	6823      	ldr	r3, [r4, #0]
 8010a4e:	055a      	lsls	r2, r3, #21
 8010a50:	d407      	bmi.n	8010a62 <_printf_float+0x1e6>
 8010a52:	6923      	ldr	r3, [r4, #16]
 8010a54:	4642      	mov	r2, r8
 8010a56:	4631      	mov	r1, r6
 8010a58:	4628      	mov	r0, r5
 8010a5a:	47b8      	blx	r7
 8010a5c:	3001      	adds	r0, #1
 8010a5e:	d12b      	bne.n	8010ab8 <_printf_float+0x23c>
 8010a60:	e767      	b.n	8010932 <_printf_float+0xb6>
 8010a62:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8010a66:	f240 80dd 	bls.w	8010c24 <_printf_float+0x3a8>
 8010a6a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010a6e:	2200      	movs	r2, #0
 8010a70:	2300      	movs	r3, #0
 8010a72:	f7f0 f851 	bl	8000b18 <__aeabi_dcmpeq>
 8010a76:	2800      	cmp	r0, #0
 8010a78:	d033      	beq.n	8010ae2 <_printf_float+0x266>
 8010a7a:	4a37      	ldr	r2, [pc, #220]	@ (8010b58 <_printf_float+0x2dc>)
 8010a7c:	2301      	movs	r3, #1
 8010a7e:	4631      	mov	r1, r6
 8010a80:	4628      	mov	r0, r5
 8010a82:	47b8      	blx	r7
 8010a84:	3001      	adds	r0, #1
 8010a86:	f43f af54 	beq.w	8010932 <_printf_float+0xb6>
 8010a8a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8010a8e:	4543      	cmp	r3, r8
 8010a90:	db02      	blt.n	8010a98 <_printf_float+0x21c>
 8010a92:	6823      	ldr	r3, [r4, #0]
 8010a94:	07d8      	lsls	r0, r3, #31
 8010a96:	d50f      	bpl.n	8010ab8 <_printf_float+0x23c>
 8010a98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010a9c:	4631      	mov	r1, r6
 8010a9e:	4628      	mov	r0, r5
 8010aa0:	47b8      	blx	r7
 8010aa2:	3001      	adds	r0, #1
 8010aa4:	f43f af45 	beq.w	8010932 <_printf_float+0xb6>
 8010aa8:	f04f 0900 	mov.w	r9, #0
 8010aac:	f108 38ff 	add.w	r8, r8, #4294967295
 8010ab0:	f104 0a1a 	add.w	sl, r4, #26
 8010ab4:	45c8      	cmp	r8, r9
 8010ab6:	dc09      	bgt.n	8010acc <_printf_float+0x250>
 8010ab8:	6823      	ldr	r3, [r4, #0]
 8010aba:	079b      	lsls	r3, r3, #30
 8010abc:	f100 8103 	bmi.w	8010cc6 <_printf_float+0x44a>
 8010ac0:	68e0      	ldr	r0, [r4, #12]
 8010ac2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010ac4:	4298      	cmp	r0, r3
 8010ac6:	bfb8      	it	lt
 8010ac8:	4618      	movlt	r0, r3
 8010aca:	e734      	b.n	8010936 <_printf_float+0xba>
 8010acc:	2301      	movs	r3, #1
 8010ace:	4652      	mov	r2, sl
 8010ad0:	4631      	mov	r1, r6
 8010ad2:	4628      	mov	r0, r5
 8010ad4:	47b8      	blx	r7
 8010ad6:	3001      	adds	r0, #1
 8010ad8:	f43f af2b 	beq.w	8010932 <_printf_float+0xb6>
 8010adc:	f109 0901 	add.w	r9, r9, #1
 8010ae0:	e7e8      	b.n	8010ab4 <_printf_float+0x238>
 8010ae2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	dc39      	bgt.n	8010b5c <_printf_float+0x2e0>
 8010ae8:	4a1b      	ldr	r2, [pc, #108]	@ (8010b58 <_printf_float+0x2dc>)
 8010aea:	2301      	movs	r3, #1
 8010aec:	4631      	mov	r1, r6
 8010aee:	4628      	mov	r0, r5
 8010af0:	47b8      	blx	r7
 8010af2:	3001      	adds	r0, #1
 8010af4:	f43f af1d 	beq.w	8010932 <_printf_float+0xb6>
 8010af8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8010afc:	ea59 0303 	orrs.w	r3, r9, r3
 8010b00:	d102      	bne.n	8010b08 <_printf_float+0x28c>
 8010b02:	6823      	ldr	r3, [r4, #0]
 8010b04:	07d9      	lsls	r1, r3, #31
 8010b06:	d5d7      	bpl.n	8010ab8 <_printf_float+0x23c>
 8010b08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010b0c:	4631      	mov	r1, r6
 8010b0e:	4628      	mov	r0, r5
 8010b10:	47b8      	blx	r7
 8010b12:	3001      	adds	r0, #1
 8010b14:	f43f af0d 	beq.w	8010932 <_printf_float+0xb6>
 8010b18:	f04f 0a00 	mov.w	sl, #0
 8010b1c:	f104 0b1a 	add.w	fp, r4, #26
 8010b20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b22:	425b      	negs	r3, r3
 8010b24:	4553      	cmp	r3, sl
 8010b26:	dc01      	bgt.n	8010b2c <_printf_float+0x2b0>
 8010b28:	464b      	mov	r3, r9
 8010b2a:	e793      	b.n	8010a54 <_printf_float+0x1d8>
 8010b2c:	2301      	movs	r3, #1
 8010b2e:	465a      	mov	r2, fp
 8010b30:	4631      	mov	r1, r6
 8010b32:	4628      	mov	r0, r5
 8010b34:	47b8      	blx	r7
 8010b36:	3001      	adds	r0, #1
 8010b38:	f43f aefb 	beq.w	8010932 <_printf_float+0xb6>
 8010b3c:	f10a 0a01 	add.w	sl, sl, #1
 8010b40:	e7ee      	b.n	8010b20 <_printf_float+0x2a4>
 8010b42:	bf00      	nop
 8010b44:	7fefffff 	.word	0x7fefffff
 8010b48:	08016e68 	.word	0x08016e68
 8010b4c:	08016e6c 	.word	0x08016e6c
 8010b50:	08016e70 	.word	0x08016e70
 8010b54:	08016e74 	.word	0x08016e74
 8010b58:	08017208 	.word	0x08017208
 8010b5c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010b5e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010b62:	4553      	cmp	r3, sl
 8010b64:	bfa8      	it	ge
 8010b66:	4653      	movge	r3, sl
 8010b68:	2b00      	cmp	r3, #0
 8010b6a:	4699      	mov	r9, r3
 8010b6c:	dc36      	bgt.n	8010bdc <_printf_float+0x360>
 8010b6e:	f04f 0b00 	mov.w	fp, #0
 8010b72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010b76:	f104 021a 	add.w	r2, r4, #26
 8010b7a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010b7c:	9306      	str	r3, [sp, #24]
 8010b7e:	eba3 0309 	sub.w	r3, r3, r9
 8010b82:	455b      	cmp	r3, fp
 8010b84:	dc31      	bgt.n	8010bea <_printf_float+0x36e>
 8010b86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b88:	459a      	cmp	sl, r3
 8010b8a:	dc3a      	bgt.n	8010c02 <_printf_float+0x386>
 8010b8c:	6823      	ldr	r3, [r4, #0]
 8010b8e:	07da      	lsls	r2, r3, #31
 8010b90:	d437      	bmi.n	8010c02 <_printf_float+0x386>
 8010b92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b94:	ebaa 0903 	sub.w	r9, sl, r3
 8010b98:	9b06      	ldr	r3, [sp, #24]
 8010b9a:	ebaa 0303 	sub.w	r3, sl, r3
 8010b9e:	4599      	cmp	r9, r3
 8010ba0:	bfa8      	it	ge
 8010ba2:	4699      	movge	r9, r3
 8010ba4:	f1b9 0f00 	cmp.w	r9, #0
 8010ba8:	dc33      	bgt.n	8010c12 <_printf_float+0x396>
 8010baa:	f04f 0800 	mov.w	r8, #0
 8010bae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010bb2:	f104 0b1a 	add.w	fp, r4, #26
 8010bb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010bb8:	ebaa 0303 	sub.w	r3, sl, r3
 8010bbc:	eba3 0309 	sub.w	r3, r3, r9
 8010bc0:	4543      	cmp	r3, r8
 8010bc2:	f77f af79 	ble.w	8010ab8 <_printf_float+0x23c>
 8010bc6:	2301      	movs	r3, #1
 8010bc8:	465a      	mov	r2, fp
 8010bca:	4631      	mov	r1, r6
 8010bcc:	4628      	mov	r0, r5
 8010bce:	47b8      	blx	r7
 8010bd0:	3001      	adds	r0, #1
 8010bd2:	f43f aeae 	beq.w	8010932 <_printf_float+0xb6>
 8010bd6:	f108 0801 	add.w	r8, r8, #1
 8010bda:	e7ec      	b.n	8010bb6 <_printf_float+0x33a>
 8010bdc:	4642      	mov	r2, r8
 8010bde:	4631      	mov	r1, r6
 8010be0:	4628      	mov	r0, r5
 8010be2:	47b8      	blx	r7
 8010be4:	3001      	adds	r0, #1
 8010be6:	d1c2      	bne.n	8010b6e <_printf_float+0x2f2>
 8010be8:	e6a3      	b.n	8010932 <_printf_float+0xb6>
 8010bea:	2301      	movs	r3, #1
 8010bec:	4631      	mov	r1, r6
 8010bee:	4628      	mov	r0, r5
 8010bf0:	9206      	str	r2, [sp, #24]
 8010bf2:	47b8      	blx	r7
 8010bf4:	3001      	adds	r0, #1
 8010bf6:	f43f ae9c 	beq.w	8010932 <_printf_float+0xb6>
 8010bfa:	9a06      	ldr	r2, [sp, #24]
 8010bfc:	f10b 0b01 	add.w	fp, fp, #1
 8010c00:	e7bb      	b.n	8010b7a <_printf_float+0x2fe>
 8010c02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010c06:	4631      	mov	r1, r6
 8010c08:	4628      	mov	r0, r5
 8010c0a:	47b8      	blx	r7
 8010c0c:	3001      	adds	r0, #1
 8010c0e:	d1c0      	bne.n	8010b92 <_printf_float+0x316>
 8010c10:	e68f      	b.n	8010932 <_printf_float+0xb6>
 8010c12:	9a06      	ldr	r2, [sp, #24]
 8010c14:	464b      	mov	r3, r9
 8010c16:	4442      	add	r2, r8
 8010c18:	4631      	mov	r1, r6
 8010c1a:	4628      	mov	r0, r5
 8010c1c:	47b8      	blx	r7
 8010c1e:	3001      	adds	r0, #1
 8010c20:	d1c3      	bne.n	8010baa <_printf_float+0x32e>
 8010c22:	e686      	b.n	8010932 <_printf_float+0xb6>
 8010c24:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010c28:	f1ba 0f01 	cmp.w	sl, #1
 8010c2c:	dc01      	bgt.n	8010c32 <_printf_float+0x3b6>
 8010c2e:	07db      	lsls	r3, r3, #31
 8010c30:	d536      	bpl.n	8010ca0 <_printf_float+0x424>
 8010c32:	2301      	movs	r3, #1
 8010c34:	4642      	mov	r2, r8
 8010c36:	4631      	mov	r1, r6
 8010c38:	4628      	mov	r0, r5
 8010c3a:	47b8      	blx	r7
 8010c3c:	3001      	adds	r0, #1
 8010c3e:	f43f ae78 	beq.w	8010932 <_printf_float+0xb6>
 8010c42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010c46:	4631      	mov	r1, r6
 8010c48:	4628      	mov	r0, r5
 8010c4a:	47b8      	blx	r7
 8010c4c:	3001      	adds	r0, #1
 8010c4e:	f43f ae70 	beq.w	8010932 <_printf_float+0xb6>
 8010c52:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010c56:	2200      	movs	r2, #0
 8010c58:	2300      	movs	r3, #0
 8010c5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010c5e:	f7ef ff5b 	bl	8000b18 <__aeabi_dcmpeq>
 8010c62:	b9c0      	cbnz	r0, 8010c96 <_printf_float+0x41a>
 8010c64:	4653      	mov	r3, sl
 8010c66:	f108 0201 	add.w	r2, r8, #1
 8010c6a:	4631      	mov	r1, r6
 8010c6c:	4628      	mov	r0, r5
 8010c6e:	47b8      	blx	r7
 8010c70:	3001      	adds	r0, #1
 8010c72:	d10c      	bne.n	8010c8e <_printf_float+0x412>
 8010c74:	e65d      	b.n	8010932 <_printf_float+0xb6>
 8010c76:	2301      	movs	r3, #1
 8010c78:	465a      	mov	r2, fp
 8010c7a:	4631      	mov	r1, r6
 8010c7c:	4628      	mov	r0, r5
 8010c7e:	47b8      	blx	r7
 8010c80:	3001      	adds	r0, #1
 8010c82:	f43f ae56 	beq.w	8010932 <_printf_float+0xb6>
 8010c86:	f108 0801 	add.w	r8, r8, #1
 8010c8a:	45d0      	cmp	r8, sl
 8010c8c:	dbf3      	blt.n	8010c76 <_printf_float+0x3fa>
 8010c8e:	464b      	mov	r3, r9
 8010c90:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8010c94:	e6df      	b.n	8010a56 <_printf_float+0x1da>
 8010c96:	f04f 0800 	mov.w	r8, #0
 8010c9a:	f104 0b1a 	add.w	fp, r4, #26
 8010c9e:	e7f4      	b.n	8010c8a <_printf_float+0x40e>
 8010ca0:	2301      	movs	r3, #1
 8010ca2:	4642      	mov	r2, r8
 8010ca4:	e7e1      	b.n	8010c6a <_printf_float+0x3ee>
 8010ca6:	2301      	movs	r3, #1
 8010ca8:	464a      	mov	r2, r9
 8010caa:	4631      	mov	r1, r6
 8010cac:	4628      	mov	r0, r5
 8010cae:	47b8      	blx	r7
 8010cb0:	3001      	adds	r0, #1
 8010cb2:	f43f ae3e 	beq.w	8010932 <_printf_float+0xb6>
 8010cb6:	f108 0801 	add.w	r8, r8, #1
 8010cba:	68e3      	ldr	r3, [r4, #12]
 8010cbc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010cbe:	1a5b      	subs	r3, r3, r1
 8010cc0:	4543      	cmp	r3, r8
 8010cc2:	dcf0      	bgt.n	8010ca6 <_printf_float+0x42a>
 8010cc4:	e6fc      	b.n	8010ac0 <_printf_float+0x244>
 8010cc6:	f04f 0800 	mov.w	r8, #0
 8010cca:	f104 0919 	add.w	r9, r4, #25
 8010cce:	e7f4      	b.n	8010cba <_printf_float+0x43e>

08010cd0 <_printf_common>:
 8010cd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010cd4:	4616      	mov	r6, r2
 8010cd6:	4698      	mov	r8, r3
 8010cd8:	688a      	ldr	r2, [r1, #8]
 8010cda:	690b      	ldr	r3, [r1, #16]
 8010cdc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010ce0:	4293      	cmp	r3, r2
 8010ce2:	bfb8      	it	lt
 8010ce4:	4613      	movlt	r3, r2
 8010ce6:	6033      	str	r3, [r6, #0]
 8010ce8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010cec:	4607      	mov	r7, r0
 8010cee:	460c      	mov	r4, r1
 8010cf0:	b10a      	cbz	r2, 8010cf6 <_printf_common+0x26>
 8010cf2:	3301      	adds	r3, #1
 8010cf4:	6033      	str	r3, [r6, #0]
 8010cf6:	6823      	ldr	r3, [r4, #0]
 8010cf8:	0699      	lsls	r1, r3, #26
 8010cfa:	bf42      	ittt	mi
 8010cfc:	6833      	ldrmi	r3, [r6, #0]
 8010cfe:	3302      	addmi	r3, #2
 8010d00:	6033      	strmi	r3, [r6, #0]
 8010d02:	6825      	ldr	r5, [r4, #0]
 8010d04:	f015 0506 	ands.w	r5, r5, #6
 8010d08:	d106      	bne.n	8010d18 <_printf_common+0x48>
 8010d0a:	f104 0a19 	add.w	sl, r4, #25
 8010d0e:	68e3      	ldr	r3, [r4, #12]
 8010d10:	6832      	ldr	r2, [r6, #0]
 8010d12:	1a9b      	subs	r3, r3, r2
 8010d14:	42ab      	cmp	r3, r5
 8010d16:	dc26      	bgt.n	8010d66 <_printf_common+0x96>
 8010d18:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010d1c:	6822      	ldr	r2, [r4, #0]
 8010d1e:	3b00      	subs	r3, #0
 8010d20:	bf18      	it	ne
 8010d22:	2301      	movne	r3, #1
 8010d24:	0692      	lsls	r2, r2, #26
 8010d26:	d42b      	bmi.n	8010d80 <_printf_common+0xb0>
 8010d28:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010d2c:	4641      	mov	r1, r8
 8010d2e:	4638      	mov	r0, r7
 8010d30:	47c8      	blx	r9
 8010d32:	3001      	adds	r0, #1
 8010d34:	d01e      	beq.n	8010d74 <_printf_common+0xa4>
 8010d36:	6823      	ldr	r3, [r4, #0]
 8010d38:	6922      	ldr	r2, [r4, #16]
 8010d3a:	f003 0306 	and.w	r3, r3, #6
 8010d3e:	2b04      	cmp	r3, #4
 8010d40:	bf02      	ittt	eq
 8010d42:	68e5      	ldreq	r5, [r4, #12]
 8010d44:	6833      	ldreq	r3, [r6, #0]
 8010d46:	1aed      	subeq	r5, r5, r3
 8010d48:	68a3      	ldr	r3, [r4, #8]
 8010d4a:	bf0c      	ite	eq
 8010d4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010d50:	2500      	movne	r5, #0
 8010d52:	4293      	cmp	r3, r2
 8010d54:	bfc4      	itt	gt
 8010d56:	1a9b      	subgt	r3, r3, r2
 8010d58:	18ed      	addgt	r5, r5, r3
 8010d5a:	2600      	movs	r6, #0
 8010d5c:	341a      	adds	r4, #26
 8010d5e:	42b5      	cmp	r5, r6
 8010d60:	d11a      	bne.n	8010d98 <_printf_common+0xc8>
 8010d62:	2000      	movs	r0, #0
 8010d64:	e008      	b.n	8010d78 <_printf_common+0xa8>
 8010d66:	2301      	movs	r3, #1
 8010d68:	4652      	mov	r2, sl
 8010d6a:	4641      	mov	r1, r8
 8010d6c:	4638      	mov	r0, r7
 8010d6e:	47c8      	blx	r9
 8010d70:	3001      	adds	r0, #1
 8010d72:	d103      	bne.n	8010d7c <_printf_common+0xac>
 8010d74:	f04f 30ff 	mov.w	r0, #4294967295
 8010d78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010d7c:	3501      	adds	r5, #1
 8010d7e:	e7c6      	b.n	8010d0e <_printf_common+0x3e>
 8010d80:	18e1      	adds	r1, r4, r3
 8010d82:	1c5a      	adds	r2, r3, #1
 8010d84:	2030      	movs	r0, #48	@ 0x30
 8010d86:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010d8a:	4422      	add	r2, r4
 8010d8c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010d90:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010d94:	3302      	adds	r3, #2
 8010d96:	e7c7      	b.n	8010d28 <_printf_common+0x58>
 8010d98:	2301      	movs	r3, #1
 8010d9a:	4622      	mov	r2, r4
 8010d9c:	4641      	mov	r1, r8
 8010d9e:	4638      	mov	r0, r7
 8010da0:	47c8      	blx	r9
 8010da2:	3001      	adds	r0, #1
 8010da4:	d0e6      	beq.n	8010d74 <_printf_common+0xa4>
 8010da6:	3601      	adds	r6, #1
 8010da8:	e7d9      	b.n	8010d5e <_printf_common+0x8e>
	...

08010dac <_printf_i>:
 8010dac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010db0:	7e0f      	ldrb	r7, [r1, #24]
 8010db2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010db4:	2f78      	cmp	r7, #120	@ 0x78
 8010db6:	4691      	mov	r9, r2
 8010db8:	4680      	mov	r8, r0
 8010dba:	460c      	mov	r4, r1
 8010dbc:	469a      	mov	sl, r3
 8010dbe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010dc2:	d807      	bhi.n	8010dd4 <_printf_i+0x28>
 8010dc4:	2f62      	cmp	r7, #98	@ 0x62
 8010dc6:	d80a      	bhi.n	8010dde <_printf_i+0x32>
 8010dc8:	2f00      	cmp	r7, #0
 8010dca:	f000 80d2 	beq.w	8010f72 <_printf_i+0x1c6>
 8010dce:	2f58      	cmp	r7, #88	@ 0x58
 8010dd0:	f000 80b9 	beq.w	8010f46 <_printf_i+0x19a>
 8010dd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010dd8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010ddc:	e03a      	b.n	8010e54 <_printf_i+0xa8>
 8010dde:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010de2:	2b15      	cmp	r3, #21
 8010de4:	d8f6      	bhi.n	8010dd4 <_printf_i+0x28>
 8010de6:	a101      	add	r1, pc, #4	@ (adr r1, 8010dec <_printf_i+0x40>)
 8010de8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010dec:	08010e45 	.word	0x08010e45
 8010df0:	08010e59 	.word	0x08010e59
 8010df4:	08010dd5 	.word	0x08010dd5
 8010df8:	08010dd5 	.word	0x08010dd5
 8010dfc:	08010dd5 	.word	0x08010dd5
 8010e00:	08010dd5 	.word	0x08010dd5
 8010e04:	08010e59 	.word	0x08010e59
 8010e08:	08010dd5 	.word	0x08010dd5
 8010e0c:	08010dd5 	.word	0x08010dd5
 8010e10:	08010dd5 	.word	0x08010dd5
 8010e14:	08010dd5 	.word	0x08010dd5
 8010e18:	08010f59 	.word	0x08010f59
 8010e1c:	08010e83 	.word	0x08010e83
 8010e20:	08010f13 	.word	0x08010f13
 8010e24:	08010dd5 	.word	0x08010dd5
 8010e28:	08010dd5 	.word	0x08010dd5
 8010e2c:	08010f7b 	.word	0x08010f7b
 8010e30:	08010dd5 	.word	0x08010dd5
 8010e34:	08010e83 	.word	0x08010e83
 8010e38:	08010dd5 	.word	0x08010dd5
 8010e3c:	08010dd5 	.word	0x08010dd5
 8010e40:	08010f1b 	.word	0x08010f1b
 8010e44:	6833      	ldr	r3, [r6, #0]
 8010e46:	1d1a      	adds	r2, r3, #4
 8010e48:	681b      	ldr	r3, [r3, #0]
 8010e4a:	6032      	str	r2, [r6, #0]
 8010e4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010e50:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010e54:	2301      	movs	r3, #1
 8010e56:	e09d      	b.n	8010f94 <_printf_i+0x1e8>
 8010e58:	6833      	ldr	r3, [r6, #0]
 8010e5a:	6820      	ldr	r0, [r4, #0]
 8010e5c:	1d19      	adds	r1, r3, #4
 8010e5e:	6031      	str	r1, [r6, #0]
 8010e60:	0606      	lsls	r6, r0, #24
 8010e62:	d501      	bpl.n	8010e68 <_printf_i+0xbc>
 8010e64:	681d      	ldr	r5, [r3, #0]
 8010e66:	e003      	b.n	8010e70 <_printf_i+0xc4>
 8010e68:	0645      	lsls	r5, r0, #25
 8010e6a:	d5fb      	bpl.n	8010e64 <_printf_i+0xb8>
 8010e6c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010e70:	2d00      	cmp	r5, #0
 8010e72:	da03      	bge.n	8010e7c <_printf_i+0xd0>
 8010e74:	232d      	movs	r3, #45	@ 0x2d
 8010e76:	426d      	negs	r5, r5
 8010e78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010e7c:	4859      	ldr	r0, [pc, #356]	@ (8010fe4 <_printf_i+0x238>)
 8010e7e:	230a      	movs	r3, #10
 8010e80:	e011      	b.n	8010ea6 <_printf_i+0xfa>
 8010e82:	6821      	ldr	r1, [r4, #0]
 8010e84:	6833      	ldr	r3, [r6, #0]
 8010e86:	0608      	lsls	r0, r1, #24
 8010e88:	f853 5b04 	ldr.w	r5, [r3], #4
 8010e8c:	d402      	bmi.n	8010e94 <_printf_i+0xe8>
 8010e8e:	0649      	lsls	r1, r1, #25
 8010e90:	bf48      	it	mi
 8010e92:	b2ad      	uxthmi	r5, r5
 8010e94:	2f6f      	cmp	r7, #111	@ 0x6f
 8010e96:	4853      	ldr	r0, [pc, #332]	@ (8010fe4 <_printf_i+0x238>)
 8010e98:	6033      	str	r3, [r6, #0]
 8010e9a:	bf14      	ite	ne
 8010e9c:	230a      	movne	r3, #10
 8010e9e:	2308      	moveq	r3, #8
 8010ea0:	2100      	movs	r1, #0
 8010ea2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010ea6:	6866      	ldr	r6, [r4, #4]
 8010ea8:	60a6      	str	r6, [r4, #8]
 8010eaa:	2e00      	cmp	r6, #0
 8010eac:	bfa2      	ittt	ge
 8010eae:	6821      	ldrge	r1, [r4, #0]
 8010eb0:	f021 0104 	bicge.w	r1, r1, #4
 8010eb4:	6021      	strge	r1, [r4, #0]
 8010eb6:	b90d      	cbnz	r5, 8010ebc <_printf_i+0x110>
 8010eb8:	2e00      	cmp	r6, #0
 8010eba:	d04b      	beq.n	8010f54 <_printf_i+0x1a8>
 8010ebc:	4616      	mov	r6, r2
 8010ebe:	fbb5 f1f3 	udiv	r1, r5, r3
 8010ec2:	fb03 5711 	mls	r7, r3, r1, r5
 8010ec6:	5dc7      	ldrb	r7, [r0, r7]
 8010ec8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010ecc:	462f      	mov	r7, r5
 8010ece:	42bb      	cmp	r3, r7
 8010ed0:	460d      	mov	r5, r1
 8010ed2:	d9f4      	bls.n	8010ebe <_printf_i+0x112>
 8010ed4:	2b08      	cmp	r3, #8
 8010ed6:	d10b      	bne.n	8010ef0 <_printf_i+0x144>
 8010ed8:	6823      	ldr	r3, [r4, #0]
 8010eda:	07df      	lsls	r7, r3, #31
 8010edc:	d508      	bpl.n	8010ef0 <_printf_i+0x144>
 8010ede:	6923      	ldr	r3, [r4, #16]
 8010ee0:	6861      	ldr	r1, [r4, #4]
 8010ee2:	4299      	cmp	r1, r3
 8010ee4:	bfde      	ittt	le
 8010ee6:	2330      	movle	r3, #48	@ 0x30
 8010ee8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010eec:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010ef0:	1b92      	subs	r2, r2, r6
 8010ef2:	6122      	str	r2, [r4, #16]
 8010ef4:	f8cd a000 	str.w	sl, [sp]
 8010ef8:	464b      	mov	r3, r9
 8010efa:	aa03      	add	r2, sp, #12
 8010efc:	4621      	mov	r1, r4
 8010efe:	4640      	mov	r0, r8
 8010f00:	f7ff fee6 	bl	8010cd0 <_printf_common>
 8010f04:	3001      	adds	r0, #1
 8010f06:	d14a      	bne.n	8010f9e <_printf_i+0x1f2>
 8010f08:	f04f 30ff 	mov.w	r0, #4294967295
 8010f0c:	b004      	add	sp, #16
 8010f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f12:	6823      	ldr	r3, [r4, #0]
 8010f14:	f043 0320 	orr.w	r3, r3, #32
 8010f18:	6023      	str	r3, [r4, #0]
 8010f1a:	4833      	ldr	r0, [pc, #204]	@ (8010fe8 <_printf_i+0x23c>)
 8010f1c:	2778      	movs	r7, #120	@ 0x78
 8010f1e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010f22:	6823      	ldr	r3, [r4, #0]
 8010f24:	6831      	ldr	r1, [r6, #0]
 8010f26:	061f      	lsls	r7, r3, #24
 8010f28:	f851 5b04 	ldr.w	r5, [r1], #4
 8010f2c:	d402      	bmi.n	8010f34 <_printf_i+0x188>
 8010f2e:	065f      	lsls	r7, r3, #25
 8010f30:	bf48      	it	mi
 8010f32:	b2ad      	uxthmi	r5, r5
 8010f34:	6031      	str	r1, [r6, #0]
 8010f36:	07d9      	lsls	r1, r3, #31
 8010f38:	bf44      	itt	mi
 8010f3a:	f043 0320 	orrmi.w	r3, r3, #32
 8010f3e:	6023      	strmi	r3, [r4, #0]
 8010f40:	b11d      	cbz	r5, 8010f4a <_printf_i+0x19e>
 8010f42:	2310      	movs	r3, #16
 8010f44:	e7ac      	b.n	8010ea0 <_printf_i+0xf4>
 8010f46:	4827      	ldr	r0, [pc, #156]	@ (8010fe4 <_printf_i+0x238>)
 8010f48:	e7e9      	b.n	8010f1e <_printf_i+0x172>
 8010f4a:	6823      	ldr	r3, [r4, #0]
 8010f4c:	f023 0320 	bic.w	r3, r3, #32
 8010f50:	6023      	str	r3, [r4, #0]
 8010f52:	e7f6      	b.n	8010f42 <_printf_i+0x196>
 8010f54:	4616      	mov	r6, r2
 8010f56:	e7bd      	b.n	8010ed4 <_printf_i+0x128>
 8010f58:	6833      	ldr	r3, [r6, #0]
 8010f5a:	6825      	ldr	r5, [r4, #0]
 8010f5c:	6961      	ldr	r1, [r4, #20]
 8010f5e:	1d18      	adds	r0, r3, #4
 8010f60:	6030      	str	r0, [r6, #0]
 8010f62:	062e      	lsls	r6, r5, #24
 8010f64:	681b      	ldr	r3, [r3, #0]
 8010f66:	d501      	bpl.n	8010f6c <_printf_i+0x1c0>
 8010f68:	6019      	str	r1, [r3, #0]
 8010f6a:	e002      	b.n	8010f72 <_printf_i+0x1c6>
 8010f6c:	0668      	lsls	r0, r5, #25
 8010f6e:	d5fb      	bpl.n	8010f68 <_printf_i+0x1bc>
 8010f70:	8019      	strh	r1, [r3, #0]
 8010f72:	2300      	movs	r3, #0
 8010f74:	6123      	str	r3, [r4, #16]
 8010f76:	4616      	mov	r6, r2
 8010f78:	e7bc      	b.n	8010ef4 <_printf_i+0x148>
 8010f7a:	6833      	ldr	r3, [r6, #0]
 8010f7c:	1d1a      	adds	r2, r3, #4
 8010f7e:	6032      	str	r2, [r6, #0]
 8010f80:	681e      	ldr	r6, [r3, #0]
 8010f82:	6862      	ldr	r2, [r4, #4]
 8010f84:	2100      	movs	r1, #0
 8010f86:	4630      	mov	r0, r6
 8010f88:	f7ef f94a 	bl	8000220 <memchr>
 8010f8c:	b108      	cbz	r0, 8010f92 <_printf_i+0x1e6>
 8010f8e:	1b80      	subs	r0, r0, r6
 8010f90:	6060      	str	r0, [r4, #4]
 8010f92:	6863      	ldr	r3, [r4, #4]
 8010f94:	6123      	str	r3, [r4, #16]
 8010f96:	2300      	movs	r3, #0
 8010f98:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010f9c:	e7aa      	b.n	8010ef4 <_printf_i+0x148>
 8010f9e:	6923      	ldr	r3, [r4, #16]
 8010fa0:	4632      	mov	r2, r6
 8010fa2:	4649      	mov	r1, r9
 8010fa4:	4640      	mov	r0, r8
 8010fa6:	47d0      	blx	sl
 8010fa8:	3001      	adds	r0, #1
 8010faa:	d0ad      	beq.n	8010f08 <_printf_i+0x15c>
 8010fac:	6823      	ldr	r3, [r4, #0]
 8010fae:	079b      	lsls	r3, r3, #30
 8010fb0:	d413      	bmi.n	8010fda <_printf_i+0x22e>
 8010fb2:	68e0      	ldr	r0, [r4, #12]
 8010fb4:	9b03      	ldr	r3, [sp, #12]
 8010fb6:	4298      	cmp	r0, r3
 8010fb8:	bfb8      	it	lt
 8010fba:	4618      	movlt	r0, r3
 8010fbc:	e7a6      	b.n	8010f0c <_printf_i+0x160>
 8010fbe:	2301      	movs	r3, #1
 8010fc0:	4632      	mov	r2, r6
 8010fc2:	4649      	mov	r1, r9
 8010fc4:	4640      	mov	r0, r8
 8010fc6:	47d0      	blx	sl
 8010fc8:	3001      	adds	r0, #1
 8010fca:	d09d      	beq.n	8010f08 <_printf_i+0x15c>
 8010fcc:	3501      	adds	r5, #1
 8010fce:	68e3      	ldr	r3, [r4, #12]
 8010fd0:	9903      	ldr	r1, [sp, #12]
 8010fd2:	1a5b      	subs	r3, r3, r1
 8010fd4:	42ab      	cmp	r3, r5
 8010fd6:	dcf2      	bgt.n	8010fbe <_printf_i+0x212>
 8010fd8:	e7eb      	b.n	8010fb2 <_printf_i+0x206>
 8010fda:	2500      	movs	r5, #0
 8010fdc:	f104 0619 	add.w	r6, r4, #25
 8010fe0:	e7f5      	b.n	8010fce <_printf_i+0x222>
 8010fe2:	bf00      	nop
 8010fe4:	08016e78 	.word	0x08016e78
 8010fe8:	08016e89 	.word	0x08016e89

08010fec <_scanf_float>:
 8010fec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ff0:	b087      	sub	sp, #28
 8010ff2:	4617      	mov	r7, r2
 8010ff4:	9303      	str	r3, [sp, #12]
 8010ff6:	688b      	ldr	r3, [r1, #8]
 8010ff8:	1e5a      	subs	r2, r3, #1
 8010ffa:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8010ffe:	bf81      	itttt	hi
 8011000:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8011004:	eb03 0b05 	addhi.w	fp, r3, r5
 8011008:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801100c:	608b      	strhi	r3, [r1, #8]
 801100e:	680b      	ldr	r3, [r1, #0]
 8011010:	460a      	mov	r2, r1
 8011012:	f04f 0500 	mov.w	r5, #0
 8011016:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 801101a:	f842 3b1c 	str.w	r3, [r2], #28
 801101e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8011022:	4680      	mov	r8, r0
 8011024:	460c      	mov	r4, r1
 8011026:	bf98      	it	ls
 8011028:	f04f 0b00 	movls.w	fp, #0
 801102c:	9201      	str	r2, [sp, #4]
 801102e:	4616      	mov	r6, r2
 8011030:	46aa      	mov	sl, r5
 8011032:	46a9      	mov	r9, r5
 8011034:	9502      	str	r5, [sp, #8]
 8011036:	68a2      	ldr	r2, [r4, #8]
 8011038:	b152      	cbz	r2, 8011050 <_scanf_float+0x64>
 801103a:	683b      	ldr	r3, [r7, #0]
 801103c:	781b      	ldrb	r3, [r3, #0]
 801103e:	2b4e      	cmp	r3, #78	@ 0x4e
 8011040:	d864      	bhi.n	801110c <_scanf_float+0x120>
 8011042:	2b40      	cmp	r3, #64	@ 0x40
 8011044:	d83c      	bhi.n	80110c0 <_scanf_float+0xd4>
 8011046:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 801104a:	b2c8      	uxtb	r0, r1
 801104c:	280e      	cmp	r0, #14
 801104e:	d93a      	bls.n	80110c6 <_scanf_float+0xda>
 8011050:	f1b9 0f00 	cmp.w	r9, #0
 8011054:	d003      	beq.n	801105e <_scanf_float+0x72>
 8011056:	6823      	ldr	r3, [r4, #0]
 8011058:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801105c:	6023      	str	r3, [r4, #0]
 801105e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011062:	f1ba 0f01 	cmp.w	sl, #1
 8011066:	f200 8117 	bhi.w	8011298 <_scanf_float+0x2ac>
 801106a:	9b01      	ldr	r3, [sp, #4]
 801106c:	429e      	cmp	r6, r3
 801106e:	f200 8108 	bhi.w	8011282 <_scanf_float+0x296>
 8011072:	2001      	movs	r0, #1
 8011074:	b007      	add	sp, #28
 8011076:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801107a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801107e:	2a0d      	cmp	r2, #13
 8011080:	d8e6      	bhi.n	8011050 <_scanf_float+0x64>
 8011082:	a101      	add	r1, pc, #4	@ (adr r1, 8011088 <_scanf_float+0x9c>)
 8011084:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8011088:	080111cf 	.word	0x080111cf
 801108c:	08011051 	.word	0x08011051
 8011090:	08011051 	.word	0x08011051
 8011094:	08011051 	.word	0x08011051
 8011098:	0801122f 	.word	0x0801122f
 801109c:	08011207 	.word	0x08011207
 80110a0:	08011051 	.word	0x08011051
 80110a4:	08011051 	.word	0x08011051
 80110a8:	080111dd 	.word	0x080111dd
 80110ac:	08011051 	.word	0x08011051
 80110b0:	08011051 	.word	0x08011051
 80110b4:	08011051 	.word	0x08011051
 80110b8:	08011051 	.word	0x08011051
 80110bc:	08011195 	.word	0x08011195
 80110c0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80110c4:	e7db      	b.n	801107e <_scanf_float+0x92>
 80110c6:	290e      	cmp	r1, #14
 80110c8:	d8c2      	bhi.n	8011050 <_scanf_float+0x64>
 80110ca:	a001      	add	r0, pc, #4	@ (adr r0, 80110d0 <_scanf_float+0xe4>)
 80110cc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80110d0:	08011185 	.word	0x08011185
 80110d4:	08011051 	.word	0x08011051
 80110d8:	08011185 	.word	0x08011185
 80110dc:	0801121b 	.word	0x0801121b
 80110e0:	08011051 	.word	0x08011051
 80110e4:	0801112d 	.word	0x0801112d
 80110e8:	0801116b 	.word	0x0801116b
 80110ec:	0801116b 	.word	0x0801116b
 80110f0:	0801116b 	.word	0x0801116b
 80110f4:	0801116b 	.word	0x0801116b
 80110f8:	0801116b 	.word	0x0801116b
 80110fc:	0801116b 	.word	0x0801116b
 8011100:	0801116b 	.word	0x0801116b
 8011104:	0801116b 	.word	0x0801116b
 8011108:	0801116b 	.word	0x0801116b
 801110c:	2b6e      	cmp	r3, #110	@ 0x6e
 801110e:	d809      	bhi.n	8011124 <_scanf_float+0x138>
 8011110:	2b60      	cmp	r3, #96	@ 0x60
 8011112:	d8b2      	bhi.n	801107a <_scanf_float+0x8e>
 8011114:	2b54      	cmp	r3, #84	@ 0x54
 8011116:	d07b      	beq.n	8011210 <_scanf_float+0x224>
 8011118:	2b59      	cmp	r3, #89	@ 0x59
 801111a:	d199      	bne.n	8011050 <_scanf_float+0x64>
 801111c:	2d07      	cmp	r5, #7
 801111e:	d197      	bne.n	8011050 <_scanf_float+0x64>
 8011120:	2508      	movs	r5, #8
 8011122:	e02c      	b.n	801117e <_scanf_float+0x192>
 8011124:	2b74      	cmp	r3, #116	@ 0x74
 8011126:	d073      	beq.n	8011210 <_scanf_float+0x224>
 8011128:	2b79      	cmp	r3, #121	@ 0x79
 801112a:	e7f6      	b.n	801111a <_scanf_float+0x12e>
 801112c:	6821      	ldr	r1, [r4, #0]
 801112e:	05c8      	lsls	r0, r1, #23
 8011130:	d51b      	bpl.n	801116a <_scanf_float+0x17e>
 8011132:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8011136:	6021      	str	r1, [r4, #0]
 8011138:	f109 0901 	add.w	r9, r9, #1
 801113c:	f1bb 0f00 	cmp.w	fp, #0
 8011140:	d003      	beq.n	801114a <_scanf_float+0x15e>
 8011142:	3201      	adds	r2, #1
 8011144:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011148:	60a2      	str	r2, [r4, #8]
 801114a:	68a3      	ldr	r3, [r4, #8]
 801114c:	3b01      	subs	r3, #1
 801114e:	60a3      	str	r3, [r4, #8]
 8011150:	6923      	ldr	r3, [r4, #16]
 8011152:	3301      	adds	r3, #1
 8011154:	6123      	str	r3, [r4, #16]
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	3b01      	subs	r3, #1
 801115a:	2b00      	cmp	r3, #0
 801115c:	607b      	str	r3, [r7, #4]
 801115e:	f340 8087 	ble.w	8011270 <_scanf_float+0x284>
 8011162:	683b      	ldr	r3, [r7, #0]
 8011164:	3301      	adds	r3, #1
 8011166:	603b      	str	r3, [r7, #0]
 8011168:	e765      	b.n	8011036 <_scanf_float+0x4a>
 801116a:	eb1a 0105 	adds.w	r1, sl, r5
 801116e:	f47f af6f 	bne.w	8011050 <_scanf_float+0x64>
 8011172:	6822      	ldr	r2, [r4, #0]
 8011174:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8011178:	6022      	str	r2, [r4, #0]
 801117a:	460d      	mov	r5, r1
 801117c:	468a      	mov	sl, r1
 801117e:	f806 3b01 	strb.w	r3, [r6], #1
 8011182:	e7e2      	b.n	801114a <_scanf_float+0x15e>
 8011184:	6822      	ldr	r2, [r4, #0]
 8011186:	0610      	lsls	r0, r2, #24
 8011188:	f57f af62 	bpl.w	8011050 <_scanf_float+0x64>
 801118c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8011190:	6022      	str	r2, [r4, #0]
 8011192:	e7f4      	b.n	801117e <_scanf_float+0x192>
 8011194:	f1ba 0f00 	cmp.w	sl, #0
 8011198:	d10e      	bne.n	80111b8 <_scanf_float+0x1cc>
 801119a:	f1b9 0f00 	cmp.w	r9, #0
 801119e:	d10e      	bne.n	80111be <_scanf_float+0x1d2>
 80111a0:	6822      	ldr	r2, [r4, #0]
 80111a2:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80111a6:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80111aa:	d108      	bne.n	80111be <_scanf_float+0x1d2>
 80111ac:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80111b0:	6022      	str	r2, [r4, #0]
 80111b2:	f04f 0a01 	mov.w	sl, #1
 80111b6:	e7e2      	b.n	801117e <_scanf_float+0x192>
 80111b8:	f1ba 0f02 	cmp.w	sl, #2
 80111bc:	d055      	beq.n	801126a <_scanf_float+0x27e>
 80111be:	2d01      	cmp	r5, #1
 80111c0:	d002      	beq.n	80111c8 <_scanf_float+0x1dc>
 80111c2:	2d04      	cmp	r5, #4
 80111c4:	f47f af44 	bne.w	8011050 <_scanf_float+0x64>
 80111c8:	3501      	adds	r5, #1
 80111ca:	b2ed      	uxtb	r5, r5
 80111cc:	e7d7      	b.n	801117e <_scanf_float+0x192>
 80111ce:	f1ba 0f01 	cmp.w	sl, #1
 80111d2:	f47f af3d 	bne.w	8011050 <_scanf_float+0x64>
 80111d6:	f04f 0a02 	mov.w	sl, #2
 80111da:	e7d0      	b.n	801117e <_scanf_float+0x192>
 80111dc:	b97d      	cbnz	r5, 80111fe <_scanf_float+0x212>
 80111de:	f1b9 0f00 	cmp.w	r9, #0
 80111e2:	f47f af38 	bne.w	8011056 <_scanf_float+0x6a>
 80111e6:	6822      	ldr	r2, [r4, #0]
 80111e8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80111ec:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80111f0:	f040 8108 	bne.w	8011404 <_scanf_float+0x418>
 80111f4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80111f8:	6022      	str	r2, [r4, #0]
 80111fa:	2501      	movs	r5, #1
 80111fc:	e7bf      	b.n	801117e <_scanf_float+0x192>
 80111fe:	2d03      	cmp	r5, #3
 8011200:	d0e2      	beq.n	80111c8 <_scanf_float+0x1dc>
 8011202:	2d05      	cmp	r5, #5
 8011204:	e7de      	b.n	80111c4 <_scanf_float+0x1d8>
 8011206:	2d02      	cmp	r5, #2
 8011208:	f47f af22 	bne.w	8011050 <_scanf_float+0x64>
 801120c:	2503      	movs	r5, #3
 801120e:	e7b6      	b.n	801117e <_scanf_float+0x192>
 8011210:	2d06      	cmp	r5, #6
 8011212:	f47f af1d 	bne.w	8011050 <_scanf_float+0x64>
 8011216:	2507      	movs	r5, #7
 8011218:	e7b1      	b.n	801117e <_scanf_float+0x192>
 801121a:	6822      	ldr	r2, [r4, #0]
 801121c:	0591      	lsls	r1, r2, #22
 801121e:	f57f af17 	bpl.w	8011050 <_scanf_float+0x64>
 8011222:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8011226:	6022      	str	r2, [r4, #0]
 8011228:	f8cd 9008 	str.w	r9, [sp, #8]
 801122c:	e7a7      	b.n	801117e <_scanf_float+0x192>
 801122e:	6822      	ldr	r2, [r4, #0]
 8011230:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8011234:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8011238:	d006      	beq.n	8011248 <_scanf_float+0x25c>
 801123a:	0550      	lsls	r0, r2, #21
 801123c:	f57f af08 	bpl.w	8011050 <_scanf_float+0x64>
 8011240:	f1b9 0f00 	cmp.w	r9, #0
 8011244:	f000 80de 	beq.w	8011404 <_scanf_float+0x418>
 8011248:	0591      	lsls	r1, r2, #22
 801124a:	bf58      	it	pl
 801124c:	9902      	ldrpl	r1, [sp, #8]
 801124e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8011252:	bf58      	it	pl
 8011254:	eba9 0101 	subpl.w	r1, r9, r1
 8011258:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801125c:	bf58      	it	pl
 801125e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8011262:	6022      	str	r2, [r4, #0]
 8011264:	f04f 0900 	mov.w	r9, #0
 8011268:	e789      	b.n	801117e <_scanf_float+0x192>
 801126a:	f04f 0a03 	mov.w	sl, #3
 801126e:	e786      	b.n	801117e <_scanf_float+0x192>
 8011270:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8011274:	4639      	mov	r1, r7
 8011276:	4640      	mov	r0, r8
 8011278:	4798      	blx	r3
 801127a:	2800      	cmp	r0, #0
 801127c:	f43f aedb 	beq.w	8011036 <_scanf_float+0x4a>
 8011280:	e6e6      	b.n	8011050 <_scanf_float+0x64>
 8011282:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011286:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801128a:	463a      	mov	r2, r7
 801128c:	4640      	mov	r0, r8
 801128e:	4798      	blx	r3
 8011290:	6923      	ldr	r3, [r4, #16]
 8011292:	3b01      	subs	r3, #1
 8011294:	6123      	str	r3, [r4, #16]
 8011296:	e6e8      	b.n	801106a <_scanf_float+0x7e>
 8011298:	1e6b      	subs	r3, r5, #1
 801129a:	2b06      	cmp	r3, #6
 801129c:	d824      	bhi.n	80112e8 <_scanf_float+0x2fc>
 801129e:	2d02      	cmp	r5, #2
 80112a0:	d836      	bhi.n	8011310 <_scanf_float+0x324>
 80112a2:	9b01      	ldr	r3, [sp, #4]
 80112a4:	429e      	cmp	r6, r3
 80112a6:	f67f aee4 	bls.w	8011072 <_scanf_float+0x86>
 80112aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80112ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80112b2:	463a      	mov	r2, r7
 80112b4:	4640      	mov	r0, r8
 80112b6:	4798      	blx	r3
 80112b8:	6923      	ldr	r3, [r4, #16]
 80112ba:	3b01      	subs	r3, #1
 80112bc:	6123      	str	r3, [r4, #16]
 80112be:	e7f0      	b.n	80112a2 <_scanf_float+0x2b6>
 80112c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80112c4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80112c8:	463a      	mov	r2, r7
 80112ca:	4640      	mov	r0, r8
 80112cc:	4798      	blx	r3
 80112ce:	6923      	ldr	r3, [r4, #16]
 80112d0:	3b01      	subs	r3, #1
 80112d2:	6123      	str	r3, [r4, #16]
 80112d4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80112d8:	fa5f fa8a 	uxtb.w	sl, sl
 80112dc:	f1ba 0f02 	cmp.w	sl, #2
 80112e0:	d1ee      	bne.n	80112c0 <_scanf_float+0x2d4>
 80112e2:	3d03      	subs	r5, #3
 80112e4:	b2ed      	uxtb	r5, r5
 80112e6:	1b76      	subs	r6, r6, r5
 80112e8:	6823      	ldr	r3, [r4, #0]
 80112ea:	05da      	lsls	r2, r3, #23
 80112ec:	d530      	bpl.n	8011350 <_scanf_float+0x364>
 80112ee:	055b      	lsls	r3, r3, #21
 80112f0:	d511      	bpl.n	8011316 <_scanf_float+0x32a>
 80112f2:	9b01      	ldr	r3, [sp, #4]
 80112f4:	429e      	cmp	r6, r3
 80112f6:	f67f aebc 	bls.w	8011072 <_scanf_float+0x86>
 80112fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80112fe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011302:	463a      	mov	r2, r7
 8011304:	4640      	mov	r0, r8
 8011306:	4798      	blx	r3
 8011308:	6923      	ldr	r3, [r4, #16]
 801130a:	3b01      	subs	r3, #1
 801130c:	6123      	str	r3, [r4, #16]
 801130e:	e7f0      	b.n	80112f2 <_scanf_float+0x306>
 8011310:	46aa      	mov	sl, r5
 8011312:	46b3      	mov	fp, r6
 8011314:	e7de      	b.n	80112d4 <_scanf_float+0x2e8>
 8011316:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801131a:	6923      	ldr	r3, [r4, #16]
 801131c:	2965      	cmp	r1, #101	@ 0x65
 801131e:	f103 33ff 	add.w	r3, r3, #4294967295
 8011322:	f106 35ff 	add.w	r5, r6, #4294967295
 8011326:	6123      	str	r3, [r4, #16]
 8011328:	d00c      	beq.n	8011344 <_scanf_float+0x358>
 801132a:	2945      	cmp	r1, #69	@ 0x45
 801132c:	d00a      	beq.n	8011344 <_scanf_float+0x358>
 801132e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011332:	463a      	mov	r2, r7
 8011334:	4640      	mov	r0, r8
 8011336:	4798      	blx	r3
 8011338:	6923      	ldr	r3, [r4, #16]
 801133a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801133e:	3b01      	subs	r3, #1
 8011340:	1eb5      	subs	r5, r6, #2
 8011342:	6123      	str	r3, [r4, #16]
 8011344:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011348:	463a      	mov	r2, r7
 801134a:	4640      	mov	r0, r8
 801134c:	4798      	blx	r3
 801134e:	462e      	mov	r6, r5
 8011350:	6822      	ldr	r2, [r4, #0]
 8011352:	f012 0210 	ands.w	r2, r2, #16
 8011356:	d001      	beq.n	801135c <_scanf_float+0x370>
 8011358:	2000      	movs	r0, #0
 801135a:	e68b      	b.n	8011074 <_scanf_float+0x88>
 801135c:	7032      	strb	r2, [r6, #0]
 801135e:	6823      	ldr	r3, [r4, #0]
 8011360:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8011364:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011368:	d11c      	bne.n	80113a4 <_scanf_float+0x3b8>
 801136a:	9b02      	ldr	r3, [sp, #8]
 801136c:	454b      	cmp	r3, r9
 801136e:	eba3 0209 	sub.w	r2, r3, r9
 8011372:	d123      	bne.n	80113bc <_scanf_float+0x3d0>
 8011374:	9901      	ldr	r1, [sp, #4]
 8011376:	2200      	movs	r2, #0
 8011378:	4640      	mov	r0, r8
 801137a:	f002 fc45 	bl	8013c08 <_strtod_r>
 801137e:	9b03      	ldr	r3, [sp, #12]
 8011380:	6821      	ldr	r1, [r4, #0]
 8011382:	681b      	ldr	r3, [r3, #0]
 8011384:	f011 0f02 	tst.w	r1, #2
 8011388:	ec57 6b10 	vmov	r6, r7, d0
 801138c:	f103 0204 	add.w	r2, r3, #4
 8011390:	d01f      	beq.n	80113d2 <_scanf_float+0x3e6>
 8011392:	9903      	ldr	r1, [sp, #12]
 8011394:	600a      	str	r2, [r1, #0]
 8011396:	681b      	ldr	r3, [r3, #0]
 8011398:	e9c3 6700 	strd	r6, r7, [r3]
 801139c:	68e3      	ldr	r3, [r4, #12]
 801139e:	3301      	adds	r3, #1
 80113a0:	60e3      	str	r3, [r4, #12]
 80113a2:	e7d9      	b.n	8011358 <_scanf_float+0x36c>
 80113a4:	9b04      	ldr	r3, [sp, #16]
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	d0e4      	beq.n	8011374 <_scanf_float+0x388>
 80113aa:	9905      	ldr	r1, [sp, #20]
 80113ac:	230a      	movs	r3, #10
 80113ae:	3101      	adds	r1, #1
 80113b0:	4640      	mov	r0, r8
 80113b2:	f002 fca9 	bl	8013d08 <_strtol_r>
 80113b6:	9b04      	ldr	r3, [sp, #16]
 80113b8:	9e05      	ldr	r6, [sp, #20]
 80113ba:	1ac2      	subs	r2, r0, r3
 80113bc:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80113c0:	429e      	cmp	r6, r3
 80113c2:	bf28      	it	cs
 80113c4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80113c8:	4910      	ldr	r1, [pc, #64]	@ (801140c <_scanf_float+0x420>)
 80113ca:	4630      	mov	r0, r6
 80113cc:	f000 f8e4 	bl	8011598 <siprintf>
 80113d0:	e7d0      	b.n	8011374 <_scanf_float+0x388>
 80113d2:	f011 0f04 	tst.w	r1, #4
 80113d6:	9903      	ldr	r1, [sp, #12]
 80113d8:	600a      	str	r2, [r1, #0]
 80113da:	d1dc      	bne.n	8011396 <_scanf_float+0x3aa>
 80113dc:	681d      	ldr	r5, [r3, #0]
 80113de:	4632      	mov	r2, r6
 80113e0:	463b      	mov	r3, r7
 80113e2:	4630      	mov	r0, r6
 80113e4:	4639      	mov	r1, r7
 80113e6:	f7ef fbc9 	bl	8000b7c <__aeabi_dcmpun>
 80113ea:	b128      	cbz	r0, 80113f8 <_scanf_float+0x40c>
 80113ec:	4808      	ldr	r0, [pc, #32]	@ (8011410 <_scanf_float+0x424>)
 80113ee:	f000 fa03 	bl	80117f8 <nanf>
 80113f2:	ed85 0a00 	vstr	s0, [r5]
 80113f6:	e7d1      	b.n	801139c <_scanf_float+0x3b0>
 80113f8:	4630      	mov	r0, r6
 80113fa:	4639      	mov	r1, r7
 80113fc:	f7ef fc1c 	bl	8000c38 <__aeabi_d2f>
 8011400:	6028      	str	r0, [r5, #0]
 8011402:	e7cb      	b.n	801139c <_scanf_float+0x3b0>
 8011404:	f04f 0900 	mov.w	r9, #0
 8011408:	e629      	b.n	801105e <_scanf_float+0x72>
 801140a:	bf00      	nop
 801140c:	08016e9a 	.word	0x08016e9a
 8011410:	08017250 	.word	0x08017250

08011414 <std>:
 8011414:	2300      	movs	r3, #0
 8011416:	b510      	push	{r4, lr}
 8011418:	4604      	mov	r4, r0
 801141a:	e9c0 3300 	strd	r3, r3, [r0]
 801141e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011422:	6083      	str	r3, [r0, #8]
 8011424:	8181      	strh	r1, [r0, #12]
 8011426:	6643      	str	r3, [r0, #100]	@ 0x64
 8011428:	81c2      	strh	r2, [r0, #14]
 801142a:	6183      	str	r3, [r0, #24]
 801142c:	4619      	mov	r1, r3
 801142e:	2208      	movs	r2, #8
 8011430:	305c      	adds	r0, #92	@ 0x5c
 8011432:	f000 f940 	bl	80116b6 <memset>
 8011436:	4b0d      	ldr	r3, [pc, #52]	@ (801146c <std+0x58>)
 8011438:	6263      	str	r3, [r4, #36]	@ 0x24
 801143a:	4b0d      	ldr	r3, [pc, #52]	@ (8011470 <std+0x5c>)
 801143c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801143e:	4b0d      	ldr	r3, [pc, #52]	@ (8011474 <std+0x60>)
 8011440:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011442:	4b0d      	ldr	r3, [pc, #52]	@ (8011478 <std+0x64>)
 8011444:	6323      	str	r3, [r4, #48]	@ 0x30
 8011446:	4b0d      	ldr	r3, [pc, #52]	@ (801147c <std+0x68>)
 8011448:	6224      	str	r4, [r4, #32]
 801144a:	429c      	cmp	r4, r3
 801144c:	d006      	beq.n	801145c <std+0x48>
 801144e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011452:	4294      	cmp	r4, r2
 8011454:	d002      	beq.n	801145c <std+0x48>
 8011456:	33d0      	adds	r3, #208	@ 0xd0
 8011458:	429c      	cmp	r4, r3
 801145a:	d105      	bne.n	8011468 <std+0x54>
 801145c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011460:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011464:	f000 b9b6 	b.w	80117d4 <__retarget_lock_init_recursive>
 8011468:	bd10      	pop	{r4, pc}
 801146a:	bf00      	nop
 801146c:	0801162d 	.word	0x0801162d
 8011470:	08011653 	.word	0x08011653
 8011474:	0801168b 	.word	0x0801168b
 8011478:	080116af 	.word	0x080116af
 801147c:	2000254c 	.word	0x2000254c

08011480 <stdio_exit_handler>:
 8011480:	4a02      	ldr	r2, [pc, #8]	@ (801148c <stdio_exit_handler+0xc>)
 8011482:	4903      	ldr	r1, [pc, #12]	@ (8011490 <stdio_exit_handler+0x10>)
 8011484:	4803      	ldr	r0, [pc, #12]	@ (8011494 <stdio_exit_handler+0x14>)
 8011486:	f000 b869 	b.w	801155c <_fwalk_sglue>
 801148a:	bf00      	nop
 801148c:	200001b0 	.word	0x200001b0
 8011490:	080146f9 	.word	0x080146f9
 8011494:	200001c0 	.word	0x200001c0

08011498 <cleanup_stdio>:
 8011498:	6841      	ldr	r1, [r0, #4]
 801149a:	4b0c      	ldr	r3, [pc, #48]	@ (80114cc <cleanup_stdio+0x34>)
 801149c:	4299      	cmp	r1, r3
 801149e:	b510      	push	{r4, lr}
 80114a0:	4604      	mov	r4, r0
 80114a2:	d001      	beq.n	80114a8 <cleanup_stdio+0x10>
 80114a4:	f003 f928 	bl	80146f8 <_fflush_r>
 80114a8:	68a1      	ldr	r1, [r4, #8]
 80114aa:	4b09      	ldr	r3, [pc, #36]	@ (80114d0 <cleanup_stdio+0x38>)
 80114ac:	4299      	cmp	r1, r3
 80114ae:	d002      	beq.n	80114b6 <cleanup_stdio+0x1e>
 80114b0:	4620      	mov	r0, r4
 80114b2:	f003 f921 	bl	80146f8 <_fflush_r>
 80114b6:	68e1      	ldr	r1, [r4, #12]
 80114b8:	4b06      	ldr	r3, [pc, #24]	@ (80114d4 <cleanup_stdio+0x3c>)
 80114ba:	4299      	cmp	r1, r3
 80114bc:	d004      	beq.n	80114c8 <cleanup_stdio+0x30>
 80114be:	4620      	mov	r0, r4
 80114c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80114c4:	f003 b918 	b.w	80146f8 <_fflush_r>
 80114c8:	bd10      	pop	{r4, pc}
 80114ca:	bf00      	nop
 80114cc:	2000254c 	.word	0x2000254c
 80114d0:	200025b4 	.word	0x200025b4
 80114d4:	2000261c 	.word	0x2000261c

080114d8 <global_stdio_init.part.0>:
 80114d8:	b510      	push	{r4, lr}
 80114da:	4b0b      	ldr	r3, [pc, #44]	@ (8011508 <global_stdio_init.part.0+0x30>)
 80114dc:	4c0b      	ldr	r4, [pc, #44]	@ (801150c <global_stdio_init.part.0+0x34>)
 80114de:	4a0c      	ldr	r2, [pc, #48]	@ (8011510 <global_stdio_init.part.0+0x38>)
 80114e0:	601a      	str	r2, [r3, #0]
 80114e2:	4620      	mov	r0, r4
 80114e4:	2200      	movs	r2, #0
 80114e6:	2104      	movs	r1, #4
 80114e8:	f7ff ff94 	bl	8011414 <std>
 80114ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80114f0:	2201      	movs	r2, #1
 80114f2:	2109      	movs	r1, #9
 80114f4:	f7ff ff8e 	bl	8011414 <std>
 80114f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80114fc:	2202      	movs	r2, #2
 80114fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011502:	2112      	movs	r1, #18
 8011504:	f7ff bf86 	b.w	8011414 <std>
 8011508:	20002684 	.word	0x20002684
 801150c:	2000254c 	.word	0x2000254c
 8011510:	08011481 	.word	0x08011481

08011514 <__sfp_lock_acquire>:
 8011514:	4801      	ldr	r0, [pc, #4]	@ (801151c <__sfp_lock_acquire+0x8>)
 8011516:	f000 b95e 	b.w	80117d6 <__retarget_lock_acquire_recursive>
 801151a:	bf00      	nop
 801151c:	2000268d 	.word	0x2000268d

08011520 <__sfp_lock_release>:
 8011520:	4801      	ldr	r0, [pc, #4]	@ (8011528 <__sfp_lock_release+0x8>)
 8011522:	f000 b959 	b.w	80117d8 <__retarget_lock_release_recursive>
 8011526:	bf00      	nop
 8011528:	2000268d 	.word	0x2000268d

0801152c <__sinit>:
 801152c:	b510      	push	{r4, lr}
 801152e:	4604      	mov	r4, r0
 8011530:	f7ff fff0 	bl	8011514 <__sfp_lock_acquire>
 8011534:	6a23      	ldr	r3, [r4, #32]
 8011536:	b11b      	cbz	r3, 8011540 <__sinit+0x14>
 8011538:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801153c:	f7ff bff0 	b.w	8011520 <__sfp_lock_release>
 8011540:	4b04      	ldr	r3, [pc, #16]	@ (8011554 <__sinit+0x28>)
 8011542:	6223      	str	r3, [r4, #32]
 8011544:	4b04      	ldr	r3, [pc, #16]	@ (8011558 <__sinit+0x2c>)
 8011546:	681b      	ldr	r3, [r3, #0]
 8011548:	2b00      	cmp	r3, #0
 801154a:	d1f5      	bne.n	8011538 <__sinit+0xc>
 801154c:	f7ff ffc4 	bl	80114d8 <global_stdio_init.part.0>
 8011550:	e7f2      	b.n	8011538 <__sinit+0xc>
 8011552:	bf00      	nop
 8011554:	08011499 	.word	0x08011499
 8011558:	20002684 	.word	0x20002684

0801155c <_fwalk_sglue>:
 801155c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011560:	4607      	mov	r7, r0
 8011562:	4688      	mov	r8, r1
 8011564:	4614      	mov	r4, r2
 8011566:	2600      	movs	r6, #0
 8011568:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801156c:	f1b9 0901 	subs.w	r9, r9, #1
 8011570:	d505      	bpl.n	801157e <_fwalk_sglue+0x22>
 8011572:	6824      	ldr	r4, [r4, #0]
 8011574:	2c00      	cmp	r4, #0
 8011576:	d1f7      	bne.n	8011568 <_fwalk_sglue+0xc>
 8011578:	4630      	mov	r0, r6
 801157a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801157e:	89ab      	ldrh	r3, [r5, #12]
 8011580:	2b01      	cmp	r3, #1
 8011582:	d907      	bls.n	8011594 <_fwalk_sglue+0x38>
 8011584:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011588:	3301      	adds	r3, #1
 801158a:	d003      	beq.n	8011594 <_fwalk_sglue+0x38>
 801158c:	4629      	mov	r1, r5
 801158e:	4638      	mov	r0, r7
 8011590:	47c0      	blx	r8
 8011592:	4306      	orrs	r6, r0
 8011594:	3568      	adds	r5, #104	@ 0x68
 8011596:	e7e9      	b.n	801156c <_fwalk_sglue+0x10>

08011598 <siprintf>:
 8011598:	b40e      	push	{r1, r2, r3}
 801159a:	b500      	push	{lr}
 801159c:	b09c      	sub	sp, #112	@ 0x70
 801159e:	ab1d      	add	r3, sp, #116	@ 0x74
 80115a0:	9002      	str	r0, [sp, #8]
 80115a2:	9006      	str	r0, [sp, #24]
 80115a4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80115a8:	4809      	ldr	r0, [pc, #36]	@ (80115d0 <siprintf+0x38>)
 80115aa:	9107      	str	r1, [sp, #28]
 80115ac:	9104      	str	r1, [sp, #16]
 80115ae:	4909      	ldr	r1, [pc, #36]	@ (80115d4 <siprintf+0x3c>)
 80115b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80115b4:	9105      	str	r1, [sp, #20]
 80115b6:	6800      	ldr	r0, [r0, #0]
 80115b8:	9301      	str	r3, [sp, #4]
 80115ba:	a902      	add	r1, sp, #8
 80115bc:	f002 fc02 	bl	8013dc4 <_svfiprintf_r>
 80115c0:	9b02      	ldr	r3, [sp, #8]
 80115c2:	2200      	movs	r2, #0
 80115c4:	701a      	strb	r2, [r3, #0]
 80115c6:	b01c      	add	sp, #112	@ 0x70
 80115c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80115cc:	b003      	add	sp, #12
 80115ce:	4770      	bx	lr
 80115d0:	200001bc 	.word	0x200001bc
 80115d4:	ffff0208 	.word	0xffff0208

080115d8 <siscanf>:
 80115d8:	b40e      	push	{r1, r2, r3}
 80115da:	b530      	push	{r4, r5, lr}
 80115dc:	b09c      	sub	sp, #112	@ 0x70
 80115de:	ac1f      	add	r4, sp, #124	@ 0x7c
 80115e0:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80115e4:	f854 5b04 	ldr.w	r5, [r4], #4
 80115e8:	f8ad 2014 	strh.w	r2, [sp, #20]
 80115ec:	9002      	str	r0, [sp, #8]
 80115ee:	9006      	str	r0, [sp, #24]
 80115f0:	f7ee fe66 	bl	80002c0 <strlen>
 80115f4:	4b0b      	ldr	r3, [pc, #44]	@ (8011624 <siscanf+0x4c>)
 80115f6:	9003      	str	r0, [sp, #12]
 80115f8:	9007      	str	r0, [sp, #28]
 80115fa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80115fc:	480a      	ldr	r0, [pc, #40]	@ (8011628 <siscanf+0x50>)
 80115fe:	9401      	str	r4, [sp, #4]
 8011600:	2300      	movs	r3, #0
 8011602:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011604:	9314      	str	r3, [sp, #80]	@ 0x50
 8011606:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801160a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801160e:	462a      	mov	r2, r5
 8011610:	4623      	mov	r3, r4
 8011612:	a902      	add	r1, sp, #8
 8011614:	6800      	ldr	r0, [r0, #0]
 8011616:	f002 fd29 	bl	801406c <__ssvfiscanf_r>
 801161a:	b01c      	add	sp, #112	@ 0x70
 801161c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011620:	b003      	add	sp, #12
 8011622:	4770      	bx	lr
 8011624:	0801164f 	.word	0x0801164f
 8011628:	200001bc 	.word	0x200001bc

0801162c <__sread>:
 801162c:	b510      	push	{r4, lr}
 801162e:	460c      	mov	r4, r1
 8011630:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011634:	f000 f880 	bl	8011738 <_read_r>
 8011638:	2800      	cmp	r0, #0
 801163a:	bfab      	itete	ge
 801163c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801163e:	89a3      	ldrhlt	r3, [r4, #12]
 8011640:	181b      	addge	r3, r3, r0
 8011642:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011646:	bfac      	ite	ge
 8011648:	6563      	strge	r3, [r4, #84]	@ 0x54
 801164a:	81a3      	strhlt	r3, [r4, #12]
 801164c:	bd10      	pop	{r4, pc}

0801164e <__seofread>:
 801164e:	2000      	movs	r0, #0
 8011650:	4770      	bx	lr

08011652 <__swrite>:
 8011652:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011656:	461f      	mov	r7, r3
 8011658:	898b      	ldrh	r3, [r1, #12]
 801165a:	05db      	lsls	r3, r3, #23
 801165c:	4605      	mov	r5, r0
 801165e:	460c      	mov	r4, r1
 8011660:	4616      	mov	r6, r2
 8011662:	d505      	bpl.n	8011670 <__swrite+0x1e>
 8011664:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011668:	2302      	movs	r3, #2
 801166a:	2200      	movs	r2, #0
 801166c:	f000 f852 	bl	8011714 <_lseek_r>
 8011670:	89a3      	ldrh	r3, [r4, #12]
 8011672:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011676:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801167a:	81a3      	strh	r3, [r4, #12]
 801167c:	4632      	mov	r2, r6
 801167e:	463b      	mov	r3, r7
 8011680:	4628      	mov	r0, r5
 8011682:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011686:	f000 b869 	b.w	801175c <_write_r>

0801168a <__sseek>:
 801168a:	b510      	push	{r4, lr}
 801168c:	460c      	mov	r4, r1
 801168e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011692:	f000 f83f 	bl	8011714 <_lseek_r>
 8011696:	1c43      	adds	r3, r0, #1
 8011698:	89a3      	ldrh	r3, [r4, #12]
 801169a:	bf15      	itete	ne
 801169c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801169e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80116a2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80116a6:	81a3      	strheq	r3, [r4, #12]
 80116a8:	bf18      	it	ne
 80116aa:	81a3      	strhne	r3, [r4, #12]
 80116ac:	bd10      	pop	{r4, pc}

080116ae <__sclose>:
 80116ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80116b2:	f000 b81f 	b.w	80116f4 <_close_r>

080116b6 <memset>:
 80116b6:	4402      	add	r2, r0
 80116b8:	4603      	mov	r3, r0
 80116ba:	4293      	cmp	r3, r2
 80116bc:	d100      	bne.n	80116c0 <memset+0xa>
 80116be:	4770      	bx	lr
 80116c0:	f803 1b01 	strb.w	r1, [r3], #1
 80116c4:	e7f9      	b.n	80116ba <memset+0x4>

080116c6 <strncmp>:
 80116c6:	b510      	push	{r4, lr}
 80116c8:	b16a      	cbz	r2, 80116e6 <strncmp+0x20>
 80116ca:	3901      	subs	r1, #1
 80116cc:	1884      	adds	r4, r0, r2
 80116ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80116d2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80116d6:	429a      	cmp	r2, r3
 80116d8:	d103      	bne.n	80116e2 <strncmp+0x1c>
 80116da:	42a0      	cmp	r0, r4
 80116dc:	d001      	beq.n	80116e2 <strncmp+0x1c>
 80116de:	2a00      	cmp	r2, #0
 80116e0:	d1f5      	bne.n	80116ce <strncmp+0x8>
 80116e2:	1ad0      	subs	r0, r2, r3
 80116e4:	bd10      	pop	{r4, pc}
 80116e6:	4610      	mov	r0, r2
 80116e8:	e7fc      	b.n	80116e4 <strncmp+0x1e>
	...

080116ec <_localeconv_r>:
 80116ec:	4800      	ldr	r0, [pc, #0]	@ (80116f0 <_localeconv_r+0x4>)
 80116ee:	4770      	bx	lr
 80116f0:	200002fc 	.word	0x200002fc

080116f4 <_close_r>:
 80116f4:	b538      	push	{r3, r4, r5, lr}
 80116f6:	4d06      	ldr	r5, [pc, #24]	@ (8011710 <_close_r+0x1c>)
 80116f8:	2300      	movs	r3, #0
 80116fa:	4604      	mov	r4, r0
 80116fc:	4608      	mov	r0, r1
 80116fe:	602b      	str	r3, [r5, #0]
 8011700:	f7f2 fcdc 	bl	80040bc <_close>
 8011704:	1c43      	adds	r3, r0, #1
 8011706:	d102      	bne.n	801170e <_close_r+0x1a>
 8011708:	682b      	ldr	r3, [r5, #0]
 801170a:	b103      	cbz	r3, 801170e <_close_r+0x1a>
 801170c:	6023      	str	r3, [r4, #0]
 801170e:	bd38      	pop	{r3, r4, r5, pc}
 8011710:	20002688 	.word	0x20002688

08011714 <_lseek_r>:
 8011714:	b538      	push	{r3, r4, r5, lr}
 8011716:	4d07      	ldr	r5, [pc, #28]	@ (8011734 <_lseek_r+0x20>)
 8011718:	4604      	mov	r4, r0
 801171a:	4608      	mov	r0, r1
 801171c:	4611      	mov	r1, r2
 801171e:	2200      	movs	r2, #0
 8011720:	602a      	str	r2, [r5, #0]
 8011722:	461a      	mov	r2, r3
 8011724:	f7f2 fcf1 	bl	800410a <_lseek>
 8011728:	1c43      	adds	r3, r0, #1
 801172a:	d102      	bne.n	8011732 <_lseek_r+0x1e>
 801172c:	682b      	ldr	r3, [r5, #0]
 801172e:	b103      	cbz	r3, 8011732 <_lseek_r+0x1e>
 8011730:	6023      	str	r3, [r4, #0]
 8011732:	bd38      	pop	{r3, r4, r5, pc}
 8011734:	20002688 	.word	0x20002688

08011738 <_read_r>:
 8011738:	b538      	push	{r3, r4, r5, lr}
 801173a:	4d07      	ldr	r5, [pc, #28]	@ (8011758 <_read_r+0x20>)
 801173c:	4604      	mov	r4, r0
 801173e:	4608      	mov	r0, r1
 8011740:	4611      	mov	r1, r2
 8011742:	2200      	movs	r2, #0
 8011744:	602a      	str	r2, [r5, #0]
 8011746:	461a      	mov	r2, r3
 8011748:	f7f2 fc7f 	bl	800404a <_read>
 801174c:	1c43      	adds	r3, r0, #1
 801174e:	d102      	bne.n	8011756 <_read_r+0x1e>
 8011750:	682b      	ldr	r3, [r5, #0]
 8011752:	b103      	cbz	r3, 8011756 <_read_r+0x1e>
 8011754:	6023      	str	r3, [r4, #0]
 8011756:	bd38      	pop	{r3, r4, r5, pc}
 8011758:	20002688 	.word	0x20002688

0801175c <_write_r>:
 801175c:	b538      	push	{r3, r4, r5, lr}
 801175e:	4d07      	ldr	r5, [pc, #28]	@ (801177c <_write_r+0x20>)
 8011760:	4604      	mov	r4, r0
 8011762:	4608      	mov	r0, r1
 8011764:	4611      	mov	r1, r2
 8011766:	2200      	movs	r2, #0
 8011768:	602a      	str	r2, [r5, #0]
 801176a:	461a      	mov	r2, r3
 801176c:	f7f2 fc8a 	bl	8004084 <_write>
 8011770:	1c43      	adds	r3, r0, #1
 8011772:	d102      	bne.n	801177a <_write_r+0x1e>
 8011774:	682b      	ldr	r3, [r5, #0]
 8011776:	b103      	cbz	r3, 801177a <_write_r+0x1e>
 8011778:	6023      	str	r3, [r4, #0]
 801177a:	bd38      	pop	{r3, r4, r5, pc}
 801177c:	20002688 	.word	0x20002688

08011780 <__errno>:
 8011780:	4b01      	ldr	r3, [pc, #4]	@ (8011788 <__errno+0x8>)
 8011782:	6818      	ldr	r0, [r3, #0]
 8011784:	4770      	bx	lr
 8011786:	bf00      	nop
 8011788:	200001bc 	.word	0x200001bc

0801178c <__libc_init_array>:
 801178c:	b570      	push	{r4, r5, r6, lr}
 801178e:	4d0d      	ldr	r5, [pc, #52]	@ (80117c4 <__libc_init_array+0x38>)
 8011790:	4c0d      	ldr	r4, [pc, #52]	@ (80117c8 <__libc_init_array+0x3c>)
 8011792:	1b64      	subs	r4, r4, r5
 8011794:	10a4      	asrs	r4, r4, #2
 8011796:	2600      	movs	r6, #0
 8011798:	42a6      	cmp	r6, r4
 801179a:	d109      	bne.n	80117b0 <__libc_init_array+0x24>
 801179c:	4d0b      	ldr	r5, [pc, #44]	@ (80117cc <__libc_init_array+0x40>)
 801179e:	4c0c      	ldr	r4, [pc, #48]	@ (80117d0 <__libc_init_array+0x44>)
 80117a0:	f005 f97e 	bl	8016aa0 <_init>
 80117a4:	1b64      	subs	r4, r4, r5
 80117a6:	10a4      	asrs	r4, r4, #2
 80117a8:	2600      	movs	r6, #0
 80117aa:	42a6      	cmp	r6, r4
 80117ac:	d105      	bne.n	80117ba <__libc_init_array+0x2e>
 80117ae:	bd70      	pop	{r4, r5, r6, pc}
 80117b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80117b4:	4798      	blx	r3
 80117b6:	3601      	adds	r6, #1
 80117b8:	e7ee      	b.n	8011798 <__libc_init_array+0xc>
 80117ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80117be:	4798      	blx	r3
 80117c0:	3601      	adds	r6, #1
 80117c2:	e7f2      	b.n	80117aa <__libc_init_array+0x1e>
 80117c4:	080172f0 	.word	0x080172f0
 80117c8:	080172f0 	.word	0x080172f0
 80117cc:	080172f0 	.word	0x080172f0
 80117d0:	080172f4 	.word	0x080172f4

080117d4 <__retarget_lock_init_recursive>:
 80117d4:	4770      	bx	lr

080117d6 <__retarget_lock_acquire_recursive>:
 80117d6:	4770      	bx	lr

080117d8 <__retarget_lock_release_recursive>:
 80117d8:	4770      	bx	lr

080117da <memcpy>:
 80117da:	440a      	add	r2, r1
 80117dc:	4291      	cmp	r1, r2
 80117de:	f100 33ff 	add.w	r3, r0, #4294967295
 80117e2:	d100      	bne.n	80117e6 <memcpy+0xc>
 80117e4:	4770      	bx	lr
 80117e6:	b510      	push	{r4, lr}
 80117e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80117ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80117f0:	4291      	cmp	r1, r2
 80117f2:	d1f9      	bne.n	80117e8 <memcpy+0xe>
 80117f4:	bd10      	pop	{r4, pc}
	...

080117f8 <nanf>:
 80117f8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8011800 <nanf+0x8>
 80117fc:	4770      	bx	lr
 80117fe:	bf00      	nop
 8011800:	7fc00000 	.word	0x7fc00000

08011804 <quorem>:
 8011804:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011808:	6903      	ldr	r3, [r0, #16]
 801180a:	690c      	ldr	r4, [r1, #16]
 801180c:	42a3      	cmp	r3, r4
 801180e:	4607      	mov	r7, r0
 8011810:	db7e      	blt.n	8011910 <quorem+0x10c>
 8011812:	3c01      	subs	r4, #1
 8011814:	f101 0814 	add.w	r8, r1, #20
 8011818:	00a3      	lsls	r3, r4, #2
 801181a:	f100 0514 	add.w	r5, r0, #20
 801181e:	9300      	str	r3, [sp, #0]
 8011820:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011824:	9301      	str	r3, [sp, #4]
 8011826:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801182a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801182e:	3301      	adds	r3, #1
 8011830:	429a      	cmp	r2, r3
 8011832:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011836:	fbb2 f6f3 	udiv	r6, r2, r3
 801183a:	d32e      	bcc.n	801189a <quorem+0x96>
 801183c:	f04f 0a00 	mov.w	sl, #0
 8011840:	46c4      	mov	ip, r8
 8011842:	46ae      	mov	lr, r5
 8011844:	46d3      	mov	fp, sl
 8011846:	f85c 3b04 	ldr.w	r3, [ip], #4
 801184a:	b298      	uxth	r0, r3
 801184c:	fb06 a000 	mla	r0, r6, r0, sl
 8011850:	0c02      	lsrs	r2, r0, #16
 8011852:	0c1b      	lsrs	r3, r3, #16
 8011854:	fb06 2303 	mla	r3, r6, r3, r2
 8011858:	f8de 2000 	ldr.w	r2, [lr]
 801185c:	b280      	uxth	r0, r0
 801185e:	b292      	uxth	r2, r2
 8011860:	1a12      	subs	r2, r2, r0
 8011862:	445a      	add	r2, fp
 8011864:	f8de 0000 	ldr.w	r0, [lr]
 8011868:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801186c:	b29b      	uxth	r3, r3
 801186e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8011872:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8011876:	b292      	uxth	r2, r2
 8011878:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801187c:	45e1      	cmp	r9, ip
 801187e:	f84e 2b04 	str.w	r2, [lr], #4
 8011882:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8011886:	d2de      	bcs.n	8011846 <quorem+0x42>
 8011888:	9b00      	ldr	r3, [sp, #0]
 801188a:	58eb      	ldr	r3, [r5, r3]
 801188c:	b92b      	cbnz	r3, 801189a <quorem+0x96>
 801188e:	9b01      	ldr	r3, [sp, #4]
 8011890:	3b04      	subs	r3, #4
 8011892:	429d      	cmp	r5, r3
 8011894:	461a      	mov	r2, r3
 8011896:	d32f      	bcc.n	80118f8 <quorem+0xf4>
 8011898:	613c      	str	r4, [r7, #16]
 801189a:	4638      	mov	r0, r7
 801189c:	f001 f9c4 	bl	8012c28 <__mcmp>
 80118a0:	2800      	cmp	r0, #0
 80118a2:	db25      	blt.n	80118f0 <quorem+0xec>
 80118a4:	4629      	mov	r1, r5
 80118a6:	2000      	movs	r0, #0
 80118a8:	f858 2b04 	ldr.w	r2, [r8], #4
 80118ac:	f8d1 c000 	ldr.w	ip, [r1]
 80118b0:	fa1f fe82 	uxth.w	lr, r2
 80118b4:	fa1f f38c 	uxth.w	r3, ip
 80118b8:	eba3 030e 	sub.w	r3, r3, lr
 80118bc:	4403      	add	r3, r0
 80118be:	0c12      	lsrs	r2, r2, #16
 80118c0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80118c4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80118c8:	b29b      	uxth	r3, r3
 80118ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80118ce:	45c1      	cmp	r9, r8
 80118d0:	f841 3b04 	str.w	r3, [r1], #4
 80118d4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80118d8:	d2e6      	bcs.n	80118a8 <quorem+0xa4>
 80118da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80118de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80118e2:	b922      	cbnz	r2, 80118ee <quorem+0xea>
 80118e4:	3b04      	subs	r3, #4
 80118e6:	429d      	cmp	r5, r3
 80118e8:	461a      	mov	r2, r3
 80118ea:	d30b      	bcc.n	8011904 <quorem+0x100>
 80118ec:	613c      	str	r4, [r7, #16]
 80118ee:	3601      	adds	r6, #1
 80118f0:	4630      	mov	r0, r6
 80118f2:	b003      	add	sp, #12
 80118f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118f8:	6812      	ldr	r2, [r2, #0]
 80118fa:	3b04      	subs	r3, #4
 80118fc:	2a00      	cmp	r2, #0
 80118fe:	d1cb      	bne.n	8011898 <quorem+0x94>
 8011900:	3c01      	subs	r4, #1
 8011902:	e7c6      	b.n	8011892 <quorem+0x8e>
 8011904:	6812      	ldr	r2, [r2, #0]
 8011906:	3b04      	subs	r3, #4
 8011908:	2a00      	cmp	r2, #0
 801190a:	d1ef      	bne.n	80118ec <quorem+0xe8>
 801190c:	3c01      	subs	r4, #1
 801190e:	e7ea      	b.n	80118e6 <quorem+0xe2>
 8011910:	2000      	movs	r0, #0
 8011912:	e7ee      	b.n	80118f2 <quorem+0xee>
 8011914:	0000      	movs	r0, r0
	...

08011918 <_dtoa_r>:
 8011918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801191c:	69c7      	ldr	r7, [r0, #28]
 801191e:	b099      	sub	sp, #100	@ 0x64
 8011920:	ed8d 0b02 	vstr	d0, [sp, #8]
 8011924:	ec55 4b10 	vmov	r4, r5, d0
 8011928:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 801192a:	9109      	str	r1, [sp, #36]	@ 0x24
 801192c:	4683      	mov	fp, r0
 801192e:	920e      	str	r2, [sp, #56]	@ 0x38
 8011930:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011932:	b97f      	cbnz	r7, 8011954 <_dtoa_r+0x3c>
 8011934:	2010      	movs	r0, #16
 8011936:	f000 fdfd 	bl	8012534 <malloc>
 801193a:	4602      	mov	r2, r0
 801193c:	f8cb 001c 	str.w	r0, [fp, #28]
 8011940:	b920      	cbnz	r0, 801194c <_dtoa_r+0x34>
 8011942:	4ba7      	ldr	r3, [pc, #668]	@ (8011be0 <_dtoa_r+0x2c8>)
 8011944:	21ef      	movs	r1, #239	@ 0xef
 8011946:	48a7      	ldr	r0, [pc, #668]	@ (8011be4 <_dtoa_r+0x2cc>)
 8011948:	f002 ffa6 	bl	8014898 <__assert_func>
 801194c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8011950:	6007      	str	r7, [r0, #0]
 8011952:	60c7      	str	r7, [r0, #12]
 8011954:	f8db 301c 	ldr.w	r3, [fp, #28]
 8011958:	6819      	ldr	r1, [r3, #0]
 801195a:	b159      	cbz	r1, 8011974 <_dtoa_r+0x5c>
 801195c:	685a      	ldr	r2, [r3, #4]
 801195e:	604a      	str	r2, [r1, #4]
 8011960:	2301      	movs	r3, #1
 8011962:	4093      	lsls	r3, r2
 8011964:	608b      	str	r3, [r1, #8]
 8011966:	4658      	mov	r0, fp
 8011968:	f000 feda 	bl	8012720 <_Bfree>
 801196c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8011970:	2200      	movs	r2, #0
 8011972:	601a      	str	r2, [r3, #0]
 8011974:	1e2b      	subs	r3, r5, #0
 8011976:	bfb9      	ittee	lt
 8011978:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801197c:	9303      	strlt	r3, [sp, #12]
 801197e:	2300      	movge	r3, #0
 8011980:	6033      	strge	r3, [r6, #0]
 8011982:	9f03      	ldr	r7, [sp, #12]
 8011984:	4b98      	ldr	r3, [pc, #608]	@ (8011be8 <_dtoa_r+0x2d0>)
 8011986:	bfbc      	itt	lt
 8011988:	2201      	movlt	r2, #1
 801198a:	6032      	strlt	r2, [r6, #0]
 801198c:	43bb      	bics	r3, r7
 801198e:	d112      	bne.n	80119b6 <_dtoa_r+0x9e>
 8011990:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8011992:	f242 730f 	movw	r3, #9999	@ 0x270f
 8011996:	6013      	str	r3, [r2, #0]
 8011998:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801199c:	4323      	orrs	r3, r4
 801199e:	f000 854d 	beq.w	801243c <_dtoa_r+0xb24>
 80119a2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80119a4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8011bfc <_dtoa_r+0x2e4>
 80119a8:	2b00      	cmp	r3, #0
 80119aa:	f000 854f 	beq.w	801244c <_dtoa_r+0xb34>
 80119ae:	f10a 0303 	add.w	r3, sl, #3
 80119b2:	f000 bd49 	b.w	8012448 <_dtoa_r+0xb30>
 80119b6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80119ba:	2200      	movs	r2, #0
 80119bc:	ec51 0b17 	vmov	r0, r1, d7
 80119c0:	2300      	movs	r3, #0
 80119c2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80119c6:	f7ef f8a7 	bl	8000b18 <__aeabi_dcmpeq>
 80119ca:	4680      	mov	r8, r0
 80119cc:	b158      	cbz	r0, 80119e6 <_dtoa_r+0xce>
 80119ce:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80119d0:	2301      	movs	r3, #1
 80119d2:	6013      	str	r3, [r2, #0]
 80119d4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80119d6:	b113      	cbz	r3, 80119de <_dtoa_r+0xc6>
 80119d8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80119da:	4b84      	ldr	r3, [pc, #528]	@ (8011bec <_dtoa_r+0x2d4>)
 80119dc:	6013      	str	r3, [r2, #0]
 80119de:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8011c00 <_dtoa_r+0x2e8>
 80119e2:	f000 bd33 	b.w	801244c <_dtoa_r+0xb34>
 80119e6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80119ea:	aa16      	add	r2, sp, #88	@ 0x58
 80119ec:	a917      	add	r1, sp, #92	@ 0x5c
 80119ee:	4658      	mov	r0, fp
 80119f0:	f001 fa3a 	bl	8012e68 <__d2b>
 80119f4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80119f8:	4681      	mov	r9, r0
 80119fa:	2e00      	cmp	r6, #0
 80119fc:	d077      	beq.n	8011aee <_dtoa_r+0x1d6>
 80119fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011a00:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8011a04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011a08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011a0c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8011a10:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8011a14:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8011a18:	4619      	mov	r1, r3
 8011a1a:	2200      	movs	r2, #0
 8011a1c:	4b74      	ldr	r3, [pc, #464]	@ (8011bf0 <_dtoa_r+0x2d8>)
 8011a1e:	f7ee fc5b 	bl	80002d8 <__aeabi_dsub>
 8011a22:	a369      	add	r3, pc, #420	@ (adr r3, 8011bc8 <_dtoa_r+0x2b0>)
 8011a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a28:	f7ee fe0e 	bl	8000648 <__aeabi_dmul>
 8011a2c:	a368      	add	r3, pc, #416	@ (adr r3, 8011bd0 <_dtoa_r+0x2b8>)
 8011a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a32:	f7ee fc53 	bl	80002dc <__adddf3>
 8011a36:	4604      	mov	r4, r0
 8011a38:	4630      	mov	r0, r6
 8011a3a:	460d      	mov	r5, r1
 8011a3c:	f7ee fd9a 	bl	8000574 <__aeabi_i2d>
 8011a40:	a365      	add	r3, pc, #404	@ (adr r3, 8011bd8 <_dtoa_r+0x2c0>)
 8011a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a46:	f7ee fdff 	bl	8000648 <__aeabi_dmul>
 8011a4a:	4602      	mov	r2, r0
 8011a4c:	460b      	mov	r3, r1
 8011a4e:	4620      	mov	r0, r4
 8011a50:	4629      	mov	r1, r5
 8011a52:	f7ee fc43 	bl	80002dc <__adddf3>
 8011a56:	4604      	mov	r4, r0
 8011a58:	460d      	mov	r5, r1
 8011a5a:	f7ef f8a5 	bl	8000ba8 <__aeabi_d2iz>
 8011a5e:	2200      	movs	r2, #0
 8011a60:	4607      	mov	r7, r0
 8011a62:	2300      	movs	r3, #0
 8011a64:	4620      	mov	r0, r4
 8011a66:	4629      	mov	r1, r5
 8011a68:	f7ef f860 	bl	8000b2c <__aeabi_dcmplt>
 8011a6c:	b140      	cbz	r0, 8011a80 <_dtoa_r+0x168>
 8011a6e:	4638      	mov	r0, r7
 8011a70:	f7ee fd80 	bl	8000574 <__aeabi_i2d>
 8011a74:	4622      	mov	r2, r4
 8011a76:	462b      	mov	r3, r5
 8011a78:	f7ef f84e 	bl	8000b18 <__aeabi_dcmpeq>
 8011a7c:	b900      	cbnz	r0, 8011a80 <_dtoa_r+0x168>
 8011a7e:	3f01      	subs	r7, #1
 8011a80:	2f16      	cmp	r7, #22
 8011a82:	d851      	bhi.n	8011b28 <_dtoa_r+0x210>
 8011a84:	4b5b      	ldr	r3, [pc, #364]	@ (8011bf4 <_dtoa_r+0x2dc>)
 8011a86:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011a92:	f7ef f84b 	bl	8000b2c <__aeabi_dcmplt>
 8011a96:	2800      	cmp	r0, #0
 8011a98:	d048      	beq.n	8011b2c <_dtoa_r+0x214>
 8011a9a:	3f01      	subs	r7, #1
 8011a9c:	2300      	movs	r3, #0
 8011a9e:	9312      	str	r3, [sp, #72]	@ 0x48
 8011aa0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8011aa2:	1b9b      	subs	r3, r3, r6
 8011aa4:	1e5a      	subs	r2, r3, #1
 8011aa6:	bf44      	itt	mi
 8011aa8:	f1c3 0801 	rsbmi	r8, r3, #1
 8011aac:	2300      	movmi	r3, #0
 8011aae:	9208      	str	r2, [sp, #32]
 8011ab0:	bf54      	ite	pl
 8011ab2:	f04f 0800 	movpl.w	r8, #0
 8011ab6:	9308      	strmi	r3, [sp, #32]
 8011ab8:	2f00      	cmp	r7, #0
 8011aba:	db39      	blt.n	8011b30 <_dtoa_r+0x218>
 8011abc:	9b08      	ldr	r3, [sp, #32]
 8011abe:	970f      	str	r7, [sp, #60]	@ 0x3c
 8011ac0:	443b      	add	r3, r7
 8011ac2:	9308      	str	r3, [sp, #32]
 8011ac4:	2300      	movs	r3, #0
 8011ac6:	930a      	str	r3, [sp, #40]	@ 0x28
 8011ac8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011aca:	2b09      	cmp	r3, #9
 8011acc:	d864      	bhi.n	8011b98 <_dtoa_r+0x280>
 8011ace:	2b05      	cmp	r3, #5
 8011ad0:	bfc4      	itt	gt
 8011ad2:	3b04      	subgt	r3, #4
 8011ad4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8011ad6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011ad8:	f1a3 0302 	sub.w	r3, r3, #2
 8011adc:	bfcc      	ite	gt
 8011ade:	2400      	movgt	r4, #0
 8011ae0:	2401      	movle	r4, #1
 8011ae2:	2b03      	cmp	r3, #3
 8011ae4:	d863      	bhi.n	8011bae <_dtoa_r+0x296>
 8011ae6:	e8df f003 	tbb	[pc, r3]
 8011aea:	372a      	.short	0x372a
 8011aec:	5535      	.short	0x5535
 8011aee:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8011af2:	441e      	add	r6, r3
 8011af4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8011af8:	2b20      	cmp	r3, #32
 8011afa:	bfc1      	itttt	gt
 8011afc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8011b00:	409f      	lslgt	r7, r3
 8011b02:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8011b06:	fa24 f303 	lsrgt.w	r3, r4, r3
 8011b0a:	bfd6      	itet	le
 8011b0c:	f1c3 0320 	rsble	r3, r3, #32
 8011b10:	ea47 0003 	orrgt.w	r0, r7, r3
 8011b14:	fa04 f003 	lslle.w	r0, r4, r3
 8011b18:	f7ee fd1c 	bl	8000554 <__aeabi_ui2d>
 8011b1c:	2201      	movs	r2, #1
 8011b1e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8011b22:	3e01      	subs	r6, #1
 8011b24:	9214      	str	r2, [sp, #80]	@ 0x50
 8011b26:	e777      	b.n	8011a18 <_dtoa_r+0x100>
 8011b28:	2301      	movs	r3, #1
 8011b2a:	e7b8      	b.n	8011a9e <_dtoa_r+0x186>
 8011b2c:	9012      	str	r0, [sp, #72]	@ 0x48
 8011b2e:	e7b7      	b.n	8011aa0 <_dtoa_r+0x188>
 8011b30:	427b      	negs	r3, r7
 8011b32:	930a      	str	r3, [sp, #40]	@ 0x28
 8011b34:	2300      	movs	r3, #0
 8011b36:	eba8 0807 	sub.w	r8, r8, r7
 8011b3a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011b3c:	e7c4      	b.n	8011ac8 <_dtoa_r+0x1b0>
 8011b3e:	2300      	movs	r3, #0
 8011b40:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011b42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011b44:	2b00      	cmp	r3, #0
 8011b46:	dc35      	bgt.n	8011bb4 <_dtoa_r+0x29c>
 8011b48:	2301      	movs	r3, #1
 8011b4a:	9300      	str	r3, [sp, #0]
 8011b4c:	9307      	str	r3, [sp, #28]
 8011b4e:	461a      	mov	r2, r3
 8011b50:	920e      	str	r2, [sp, #56]	@ 0x38
 8011b52:	e00b      	b.n	8011b6c <_dtoa_r+0x254>
 8011b54:	2301      	movs	r3, #1
 8011b56:	e7f3      	b.n	8011b40 <_dtoa_r+0x228>
 8011b58:	2300      	movs	r3, #0
 8011b5a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011b5c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011b5e:	18fb      	adds	r3, r7, r3
 8011b60:	9300      	str	r3, [sp, #0]
 8011b62:	3301      	adds	r3, #1
 8011b64:	2b01      	cmp	r3, #1
 8011b66:	9307      	str	r3, [sp, #28]
 8011b68:	bfb8      	it	lt
 8011b6a:	2301      	movlt	r3, #1
 8011b6c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8011b70:	2100      	movs	r1, #0
 8011b72:	2204      	movs	r2, #4
 8011b74:	f102 0514 	add.w	r5, r2, #20
 8011b78:	429d      	cmp	r5, r3
 8011b7a:	d91f      	bls.n	8011bbc <_dtoa_r+0x2a4>
 8011b7c:	6041      	str	r1, [r0, #4]
 8011b7e:	4658      	mov	r0, fp
 8011b80:	f000 fd8e 	bl	80126a0 <_Balloc>
 8011b84:	4682      	mov	sl, r0
 8011b86:	2800      	cmp	r0, #0
 8011b88:	d13c      	bne.n	8011c04 <_dtoa_r+0x2ec>
 8011b8a:	4b1b      	ldr	r3, [pc, #108]	@ (8011bf8 <_dtoa_r+0x2e0>)
 8011b8c:	4602      	mov	r2, r0
 8011b8e:	f240 11af 	movw	r1, #431	@ 0x1af
 8011b92:	e6d8      	b.n	8011946 <_dtoa_r+0x2e>
 8011b94:	2301      	movs	r3, #1
 8011b96:	e7e0      	b.n	8011b5a <_dtoa_r+0x242>
 8011b98:	2401      	movs	r4, #1
 8011b9a:	2300      	movs	r3, #0
 8011b9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8011b9e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8011ba0:	f04f 33ff 	mov.w	r3, #4294967295
 8011ba4:	9300      	str	r3, [sp, #0]
 8011ba6:	9307      	str	r3, [sp, #28]
 8011ba8:	2200      	movs	r2, #0
 8011baa:	2312      	movs	r3, #18
 8011bac:	e7d0      	b.n	8011b50 <_dtoa_r+0x238>
 8011bae:	2301      	movs	r3, #1
 8011bb0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011bb2:	e7f5      	b.n	8011ba0 <_dtoa_r+0x288>
 8011bb4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011bb6:	9300      	str	r3, [sp, #0]
 8011bb8:	9307      	str	r3, [sp, #28]
 8011bba:	e7d7      	b.n	8011b6c <_dtoa_r+0x254>
 8011bbc:	3101      	adds	r1, #1
 8011bbe:	0052      	lsls	r2, r2, #1
 8011bc0:	e7d8      	b.n	8011b74 <_dtoa_r+0x25c>
 8011bc2:	bf00      	nop
 8011bc4:	f3af 8000 	nop.w
 8011bc8:	636f4361 	.word	0x636f4361
 8011bcc:	3fd287a7 	.word	0x3fd287a7
 8011bd0:	8b60c8b3 	.word	0x8b60c8b3
 8011bd4:	3fc68a28 	.word	0x3fc68a28
 8011bd8:	509f79fb 	.word	0x509f79fb
 8011bdc:	3fd34413 	.word	0x3fd34413
 8011be0:	08016eac 	.word	0x08016eac
 8011be4:	08016ec3 	.word	0x08016ec3
 8011be8:	7ff00000 	.word	0x7ff00000
 8011bec:	08017209 	.word	0x08017209
 8011bf0:	3ff80000 	.word	0x3ff80000
 8011bf4:	08016fc0 	.word	0x08016fc0
 8011bf8:	08016f1b 	.word	0x08016f1b
 8011bfc:	08016ea8 	.word	0x08016ea8
 8011c00:	08017208 	.word	0x08017208
 8011c04:	f8db 301c 	ldr.w	r3, [fp, #28]
 8011c08:	6018      	str	r0, [r3, #0]
 8011c0a:	9b07      	ldr	r3, [sp, #28]
 8011c0c:	2b0e      	cmp	r3, #14
 8011c0e:	f200 80a4 	bhi.w	8011d5a <_dtoa_r+0x442>
 8011c12:	2c00      	cmp	r4, #0
 8011c14:	f000 80a1 	beq.w	8011d5a <_dtoa_r+0x442>
 8011c18:	2f00      	cmp	r7, #0
 8011c1a:	dd33      	ble.n	8011c84 <_dtoa_r+0x36c>
 8011c1c:	4bad      	ldr	r3, [pc, #692]	@ (8011ed4 <_dtoa_r+0x5bc>)
 8011c1e:	f007 020f 	and.w	r2, r7, #15
 8011c22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011c26:	ed93 7b00 	vldr	d7, [r3]
 8011c2a:	05f8      	lsls	r0, r7, #23
 8011c2c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8011c30:	ea4f 1427 	mov.w	r4, r7, asr #4
 8011c34:	d516      	bpl.n	8011c64 <_dtoa_r+0x34c>
 8011c36:	4ba8      	ldr	r3, [pc, #672]	@ (8011ed8 <_dtoa_r+0x5c0>)
 8011c38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011c3c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011c40:	f7ee fe2c 	bl	800089c <__aeabi_ddiv>
 8011c44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011c48:	f004 040f 	and.w	r4, r4, #15
 8011c4c:	2603      	movs	r6, #3
 8011c4e:	4da2      	ldr	r5, [pc, #648]	@ (8011ed8 <_dtoa_r+0x5c0>)
 8011c50:	b954      	cbnz	r4, 8011c68 <_dtoa_r+0x350>
 8011c52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011c56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011c5a:	f7ee fe1f 	bl	800089c <__aeabi_ddiv>
 8011c5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011c62:	e028      	b.n	8011cb6 <_dtoa_r+0x39e>
 8011c64:	2602      	movs	r6, #2
 8011c66:	e7f2      	b.n	8011c4e <_dtoa_r+0x336>
 8011c68:	07e1      	lsls	r1, r4, #31
 8011c6a:	d508      	bpl.n	8011c7e <_dtoa_r+0x366>
 8011c6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011c70:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011c74:	f7ee fce8 	bl	8000648 <__aeabi_dmul>
 8011c78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011c7c:	3601      	adds	r6, #1
 8011c7e:	1064      	asrs	r4, r4, #1
 8011c80:	3508      	adds	r5, #8
 8011c82:	e7e5      	b.n	8011c50 <_dtoa_r+0x338>
 8011c84:	f000 80d2 	beq.w	8011e2c <_dtoa_r+0x514>
 8011c88:	427c      	negs	r4, r7
 8011c8a:	4b92      	ldr	r3, [pc, #584]	@ (8011ed4 <_dtoa_r+0x5bc>)
 8011c8c:	4d92      	ldr	r5, [pc, #584]	@ (8011ed8 <_dtoa_r+0x5c0>)
 8011c8e:	f004 020f 	and.w	r2, r4, #15
 8011c92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c9a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011c9e:	f7ee fcd3 	bl	8000648 <__aeabi_dmul>
 8011ca2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011ca6:	1124      	asrs	r4, r4, #4
 8011ca8:	2300      	movs	r3, #0
 8011caa:	2602      	movs	r6, #2
 8011cac:	2c00      	cmp	r4, #0
 8011cae:	f040 80b2 	bne.w	8011e16 <_dtoa_r+0x4fe>
 8011cb2:	2b00      	cmp	r3, #0
 8011cb4:	d1d3      	bne.n	8011c5e <_dtoa_r+0x346>
 8011cb6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8011cb8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8011cbc:	2b00      	cmp	r3, #0
 8011cbe:	f000 80b7 	beq.w	8011e30 <_dtoa_r+0x518>
 8011cc2:	4b86      	ldr	r3, [pc, #536]	@ (8011edc <_dtoa_r+0x5c4>)
 8011cc4:	2200      	movs	r2, #0
 8011cc6:	4620      	mov	r0, r4
 8011cc8:	4629      	mov	r1, r5
 8011cca:	f7ee ff2f 	bl	8000b2c <__aeabi_dcmplt>
 8011cce:	2800      	cmp	r0, #0
 8011cd0:	f000 80ae 	beq.w	8011e30 <_dtoa_r+0x518>
 8011cd4:	9b07      	ldr	r3, [sp, #28]
 8011cd6:	2b00      	cmp	r3, #0
 8011cd8:	f000 80aa 	beq.w	8011e30 <_dtoa_r+0x518>
 8011cdc:	9b00      	ldr	r3, [sp, #0]
 8011cde:	2b00      	cmp	r3, #0
 8011ce0:	dd37      	ble.n	8011d52 <_dtoa_r+0x43a>
 8011ce2:	1e7b      	subs	r3, r7, #1
 8011ce4:	9304      	str	r3, [sp, #16]
 8011ce6:	4620      	mov	r0, r4
 8011ce8:	4b7d      	ldr	r3, [pc, #500]	@ (8011ee0 <_dtoa_r+0x5c8>)
 8011cea:	2200      	movs	r2, #0
 8011cec:	4629      	mov	r1, r5
 8011cee:	f7ee fcab 	bl	8000648 <__aeabi_dmul>
 8011cf2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011cf6:	9c00      	ldr	r4, [sp, #0]
 8011cf8:	3601      	adds	r6, #1
 8011cfa:	4630      	mov	r0, r6
 8011cfc:	f7ee fc3a 	bl	8000574 <__aeabi_i2d>
 8011d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011d04:	f7ee fca0 	bl	8000648 <__aeabi_dmul>
 8011d08:	4b76      	ldr	r3, [pc, #472]	@ (8011ee4 <_dtoa_r+0x5cc>)
 8011d0a:	2200      	movs	r2, #0
 8011d0c:	f7ee fae6 	bl	80002dc <__adddf3>
 8011d10:	4605      	mov	r5, r0
 8011d12:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8011d16:	2c00      	cmp	r4, #0
 8011d18:	f040 808d 	bne.w	8011e36 <_dtoa_r+0x51e>
 8011d1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011d20:	4b71      	ldr	r3, [pc, #452]	@ (8011ee8 <_dtoa_r+0x5d0>)
 8011d22:	2200      	movs	r2, #0
 8011d24:	f7ee fad8 	bl	80002d8 <__aeabi_dsub>
 8011d28:	4602      	mov	r2, r0
 8011d2a:	460b      	mov	r3, r1
 8011d2c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011d30:	462a      	mov	r2, r5
 8011d32:	4633      	mov	r3, r6
 8011d34:	f7ee ff18 	bl	8000b68 <__aeabi_dcmpgt>
 8011d38:	2800      	cmp	r0, #0
 8011d3a:	f040 828b 	bne.w	8012254 <_dtoa_r+0x93c>
 8011d3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011d42:	462a      	mov	r2, r5
 8011d44:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8011d48:	f7ee fef0 	bl	8000b2c <__aeabi_dcmplt>
 8011d4c:	2800      	cmp	r0, #0
 8011d4e:	f040 8128 	bne.w	8011fa2 <_dtoa_r+0x68a>
 8011d52:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8011d56:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8011d5a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	f2c0 815a 	blt.w	8012016 <_dtoa_r+0x6fe>
 8011d62:	2f0e      	cmp	r7, #14
 8011d64:	f300 8157 	bgt.w	8012016 <_dtoa_r+0x6fe>
 8011d68:	4b5a      	ldr	r3, [pc, #360]	@ (8011ed4 <_dtoa_r+0x5bc>)
 8011d6a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011d6e:	ed93 7b00 	vldr	d7, [r3]
 8011d72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011d74:	2b00      	cmp	r3, #0
 8011d76:	ed8d 7b00 	vstr	d7, [sp]
 8011d7a:	da03      	bge.n	8011d84 <_dtoa_r+0x46c>
 8011d7c:	9b07      	ldr	r3, [sp, #28]
 8011d7e:	2b00      	cmp	r3, #0
 8011d80:	f340 8101 	ble.w	8011f86 <_dtoa_r+0x66e>
 8011d84:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8011d88:	4656      	mov	r6, sl
 8011d8a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011d8e:	4620      	mov	r0, r4
 8011d90:	4629      	mov	r1, r5
 8011d92:	f7ee fd83 	bl	800089c <__aeabi_ddiv>
 8011d96:	f7ee ff07 	bl	8000ba8 <__aeabi_d2iz>
 8011d9a:	4680      	mov	r8, r0
 8011d9c:	f7ee fbea 	bl	8000574 <__aeabi_i2d>
 8011da0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011da4:	f7ee fc50 	bl	8000648 <__aeabi_dmul>
 8011da8:	4602      	mov	r2, r0
 8011daa:	460b      	mov	r3, r1
 8011dac:	4620      	mov	r0, r4
 8011dae:	4629      	mov	r1, r5
 8011db0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8011db4:	f7ee fa90 	bl	80002d8 <__aeabi_dsub>
 8011db8:	f806 4b01 	strb.w	r4, [r6], #1
 8011dbc:	9d07      	ldr	r5, [sp, #28]
 8011dbe:	eba6 040a 	sub.w	r4, r6, sl
 8011dc2:	42a5      	cmp	r5, r4
 8011dc4:	4602      	mov	r2, r0
 8011dc6:	460b      	mov	r3, r1
 8011dc8:	f040 8117 	bne.w	8011ffa <_dtoa_r+0x6e2>
 8011dcc:	f7ee fa86 	bl	80002dc <__adddf3>
 8011dd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011dd4:	4604      	mov	r4, r0
 8011dd6:	460d      	mov	r5, r1
 8011dd8:	f7ee fec6 	bl	8000b68 <__aeabi_dcmpgt>
 8011ddc:	2800      	cmp	r0, #0
 8011dde:	f040 80f9 	bne.w	8011fd4 <_dtoa_r+0x6bc>
 8011de2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011de6:	4620      	mov	r0, r4
 8011de8:	4629      	mov	r1, r5
 8011dea:	f7ee fe95 	bl	8000b18 <__aeabi_dcmpeq>
 8011dee:	b118      	cbz	r0, 8011df8 <_dtoa_r+0x4e0>
 8011df0:	f018 0f01 	tst.w	r8, #1
 8011df4:	f040 80ee 	bne.w	8011fd4 <_dtoa_r+0x6bc>
 8011df8:	4649      	mov	r1, r9
 8011dfa:	4658      	mov	r0, fp
 8011dfc:	f000 fc90 	bl	8012720 <_Bfree>
 8011e00:	2300      	movs	r3, #0
 8011e02:	7033      	strb	r3, [r6, #0]
 8011e04:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8011e06:	3701      	adds	r7, #1
 8011e08:	601f      	str	r7, [r3, #0]
 8011e0a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8011e0c:	2b00      	cmp	r3, #0
 8011e0e:	f000 831d 	beq.w	801244c <_dtoa_r+0xb34>
 8011e12:	601e      	str	r6, [r3, #0]
 8011e14:	e31a      	b.n	801244c <_dtoa_r+0xb34>
 8011e16:	07e2      	lsls	r2, r4, #31
 8011e18:	d505      	bpl.n	8011e26 <_dtoa_r+0x50e>
 8011e1a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011e1e:	f7ee fc13 	bl	8000648 <__aeabi_dmul>
 8011e22:	3601      	adds	r6, #1
 8011e24:	2301      	movs	r3, #1
 8011e26:	1064      	asrs	r4, r4, #1
 8011e28:	3508      	adds	r5, #8
 8011e2a:	e73f      	b.n	8011cac <_dtoa_r+0x394>
 8011e2c:	2602      	movs	r6, #2
 8011e2e:	e742      	b.n	8011cb6 <_dtoa_r+0x39e>
 8011e30:	9c07      	ldr	r4, [sp, #28]
 8011e32:	9704      	str	r7, [sp, #16]
 8011e34:	e761      	b.n	8011cfa <_dtoa_r+0x3e2>
 8011e36:	4b27      	ldr	r3, [pc, #156]	@ (8011ed4 <_dtoa_r+0x5bc>)
 8011e38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011e3a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011e3e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011e42:	4454      	add	r4, sl
 8011e44:	2900      	cmp	r1, #0
 8011e46:	d053      	beq.n	8011ef0 <_dtoa_r+0x5d8>
 8011e48:	4928      	ldr	r1, [pc, #160]	@ (8011eec <_dtoa_r+0x5d4>)
 8011e4a:	2000      	movs	r0, #0
 8011e4c:	f7ee fd26 	bl	800089c <__aeabi_ddiv>
 8011e50:	4633      	mov	r3, r6
 8011e52:	462a      	mov	r2, r5
 8011e54:	f7ee fa40 	bl	80002d8 <__aeabi_dsub>
 8011e58:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8011e5c:	4656      	mov	r6, sl
 8011e5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011e62:	f7ee fea1 	bl	8000ba8 <__aeabi_d2iz>
 8011e66:	4605      	mov	r5, r0
 8011e68:	f7ee fb84 	bl	8000574 <__aeabi_i2d>
 8011e6c:	4602      	mov	r2, r0
 8011e6e:	460b      	mov	r3, r1
 8011e70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011e74:	f7ee fa30 	bl	80002d8 <__aeabi_dsub>
 8011e78:	3530      	adds	r5, #48	@ 0x30
 8011e7a:	4602      	mov	r2, r0
 8011e7c:	460b      	mov	r3, r1
 8011e7e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011e82:	f806 5b01 	strb.w	r5, [r6], #1
 8011e86:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8011e8a:	f7ee fe4f 	bl	8000b2c <__aeabi_dcmplt>
 8011e8e:	2800      	cmp	r0, #0
 8011e90:	d171      	bne.n	8011f76 <_dtoa_r+0x65e>
 8011e92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011e96:	4911      	ldr	r1, [pc, #68]	@ (8011edc <_dtoa_r+0x5c4>)
 8011e98:	2000      	movs	r0, #0
 8011e9a:	f7ee fa1d 	bl	80002d8 <__aeabi_dsub>
 8011e9e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8011ea2:	f7ee fe43 	bl	8000b2c <__aeabi_dcmplt>
 8011ea6:	2800      	cmp	r0, #0
 8011ea8:	f040 8095 	bne.w	8011fd6 <_dtoa_r+0x6be>
 8011eac:	42a6      	cmp	r6, r4
 8011eae:	f43f af50 	beq.w	8011d52 <_dtoa_r+0x43a>
 8011eb2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8011eb6:	4b0a      	ldr	r3, [pc, #40]	@ (8011ee0 <_dtoa_r+0x5c8>)
 8011eb8:	2200      	movs	r2, #0
 8011eba:	f7ee fbc5 	bl	8000648 <__aeabi_dmul>
 8011ebe:	4b08      	ldr	r3, [pc, #32]	@ (8011ee0 <_dtoa_r+0x5c8>)
 8011ec0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8011ec4:	2200      	movs	r2, #0
 8011ec6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011eca:	f7ee fbbd 	bl	8000648 <__aeabi_dmul>
 8011ece:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011ed2:	e7c4      	b.n	8011e5e <_dtoa_r+0x546>
 8011ed4:	08016fc0 	.word	0x08016fc0
 8011ed8:	08016f98 	.word	0x08016f98
 8011edc:	3ff00000 	.word	0x3ff00000
 8011ee0:	40240000 	.word	0x40240000
 8011ee4:	401c0000 	.word	0x401c0000
 8011ee8:	40140000 	.word	0x40140000
 8011eec:	3fe00000 	.word	0x3fe00000
 8011ef0:	4631      	mov	r1, r6
 8011ef2:	4628      	mov	r0, r5
 8011ef4:	f7ee fba8 	bl	8000648 <__aeabi_dmul>
 8011ef8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8011efc:	9415      	str	r4, [sp, #84]	@ 0x54
 8011efe:	4656      	mov	r6, sl
 8011f00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011f04:	f7ee fe50 	bl	8000ba8 <__aeabi_d2iz>
 8011f08:	4605      	mov	r5, r0
 8011f0a:	f7ee fb33 	bl	8000574 <__aeabi_i2d>
 8011f0e:	4602      	mov	r2, r0
 8011f10:	460b      	mov	r3, r1
 8011f12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011f16:	f7ee f9df 	bl	80002d8 <__aeabi_dsub>
 8011f1a:	3530      	adds	r5, #48	@ 0x30
 8011f1c:	f806 5b01 	strb.w	r5, [r6], #1
 8011f20:	4602      	mov	r2, r0
 8011f22:	460b      	mov	r3, r1
 8011f24:	42a6      	cmp	r6, r4
 8011f26:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011f2a:	f04f 0200 	mov.w	r2, #0
 8011f2e:	d124      	bne.n	8011f7a <_dtoa_r+0x662>
 8011f30:	4bac      	ldr	r3, [pc, #688]	@ (80121e4 <_dtoa_r+0x8cc>)
 8011f32:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8011f36:	f7ee f9d1 	bl	80002dc <__adddf3>
 8011f3a:	4602      	mov	r2, r0
 8011f3c:	460b      	mov	r3, r1
 8011f3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011f42:	f7ee fe11 	bl	8000b68 <__aeabi_dcmpgt>
 8011f46:	2800      	cmp	r0, #0
 8011f48:	d145      	bne.n	8011fd6 <_dtoa_r+0x6be>
 8011f4a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8011f4e:	49a5      	ldr	r1, [pc, #660]	@ (80121e4 <_dtoa_r+0x8cc>)
 8011f50:	2000      	movs	r0, #0
 8011f52:	f7ee f9c1 	bl	80002d8 <__aeabi_dsub>
 8011f56:	4602      	mov	r2, r0
 8011f58:	460b      	mov	r3, r1
 8011f5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011f5e:	f7ee fde5 	bl	8000b2c <__aeabi_dcmplt>
 8011f62:	2800      	cmp	r0, #0
 8011f64:	f43f aef5 	beq.w	8011d52 <_dtoa_r+0x43a>
 8011f68:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8011f6a:	1e73      	subs	r3, r6, #1
 8011f6c:	9315      	str	r3, [sp, #84]	@ 0x54
 8011f6e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011f72:	2b30      	cmp	r3, #48	@ 0x30
 8011f74:	d0f8      	beq.n	8011f68 <_dtoa_r+0x650>
 8011f76:	9f04      	ldr	r7, [sp, #16]
 8011f78:	e73e      	b.n	8011df8 <_dtoa_r+0x4e0>
 8011f7a:	4b9b      	ldr	r3, [pc, #620]	@ (80121e8 <_dtoa_r+0x8d0>)
 8011f7c:	f7ee fb64 	bl	8000648 <__aeabi_dmul>
 8011f80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011f84:	e7bc      	b.n	8011f00 <_dtoa_r+0x5e8>
 8011f86:	d10c      	bne.n	8011fa2 <_dtoa_r+0x68a>
 8011f88:	4b98      	ldr	r3, [pc, #608]	@ (80121ec <_dtoa_r+0x8d4>)
 8011f8a:	2200      	movs	r2, #0
 8011f8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011f90:	f7ee fb5a 	bl	8000648 <__aeabi_dmul>
 8011f94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011f98:	f7ee fddc 	bl	8000b54 <__aeabi_dcmpge>
 8011f9c:	2800      	cmp	r0, #0
 8011f9e:	f000 8157 	beq.w	8012250 <_dtoa_r+0x938>
 8011fa2:	2400      	movs	r4, #0
 8011fa4:	4625      	mov	r5, r4
 8011fa6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011fa8:	43db      	mvns	r3, r3
 8011faa:	9304      	str	r3, [sp, #16]
 8011fac:	4656      	mov	r6, sl
 8011fae:	2700      	movs	r7, #0
 8011fb0:	4621      	mov	r1, r4
 8011fb2:	4658      	mov	r0, fp
 8011fb4:	f000 fbb4 	bl	8012720 <_Bfree>
 8011fb8:	2d00      	cmp	r5, #0
 8011fba:	d0dc      	beq.n	8011f76 <_dtoa_r+0x65e>
 8011fbc:	b12f      	cbz	r7, 8011fca <_dtoa_r+0x6b2>
 8011fbe:	42af      	cmp	r7, r5
 8011fc0:	d003      	beq.n	8011fca <_dtoa_r+0x6b2>
 8011fc2:	4639      	mov	r1, r7
 8011fc4:	4658      	mov	r0, fp
 8011fc6:	f000 fbab 	bl	8012720 <_Bfree>
 8011fca:	4629      	mov	r1, r5
 8011fcc:	4658      	mov	r0, fp
 8011fce:	f000 fba7 	bl	8012720 <_Bfree>
 8011fd2:	e7d0      	b.n	8011f76 <_dtoa_r+0x65e>
 8011fd4:	9704      	str	r7, [sp, #16]
 8011fd6:	4633      	mov	r3, r6
 8011fd8:	461e      	mov	r6, r3
 8011fda:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011fde:	2a39      	cmp	r2, #57	@ 0x39
 8011fe0:	d107      	bne.n	8011ff2 <_dtoa_r+0x6da>
 8011fe2:	459a      	cmp	sl, r3
 8011fe4:	d1f8      	bne.n	8011fd8 <_dtoa_r+0x6c0>
 8011fe6:	9a04      	ldr	r2, [sp, #16]
 8011fe8:	3201      	adds	r2, #1
 8011fea:	9204      	str	r2, [sp, #16]
 8011fec:	2230      	movs	r2, #48	@ 0x30
 8011fee:	f88a 2000 	strb.w	r2, [sl]
 8011ff2:	781a      	ldrb	r2, [r3, #0]
 8011ff4:	3201      	adds	r2, #1
 8011ff6:	701a      	strb	r2, [r3, #0]
 8011ff8:	e7bd      	b.n	8011f76 <_dtoa_r+0x65e>
 8011ffa:	4b7b      	ldr	r3, [pc, #492]	@ (80121e8 <_dtoa_r+0x8d0>)
 8011ffc:	2200      	movs	r2, #0
 8011ffe:	f7ee fb23 	bl	8000648 <__aeabi_dmul>
 8012002:	2200      	movs	r2, #0
 8012004:	2300      	movs	r3, #0
 8012006:	4604      	mov	r4, r0
 8012008:	460d      	mov	r5, r1
 801200a:	f7ee fd85 	bl	8000b18 <__aeabi_dcmpeq>
 801200e:	2800      	cmp	r0, #0
 8012010:	f43f aebb 	beq.w	8011d8a <_dtoa_r+0x472>
 8012014:	e6f0      	b.n	8011df8 <_dtoa_r+0x4e0>
 8012016:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8012018:	2a00      	cmp	r2, #0
 801201a:	f000 80db 	beq.w	80121d4 <_dtoa_r+0x8bc>
 801201e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012020:	2a01      	cmp	r2, #1
 8012022:	f300 80bf 	bgt.w	80121a4 <_dtoa_r+0x88c>
 8012026:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8012028:	2a00      	cmp	r2, #0
 801202a:	f000 80b7 	beq.w	801219c <_dtoa_r+0x884>
 801202e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8012032:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8012034:	4646      	mov	r6, r8
 8012036:	9a08      	ldr	r2, [sp, #32]
 8012038:	2101      	movs	r1, #1
 801203a:	441a      	add	r2, r3
 801203c:	4658      	mov	r0, fp
 801203e:	4498      	add	r8, r3
 8012040:	9208      	str	r2, [sp, #32]
 8012042:	f000 fc6b 	bl	801291c <__i2b>
 8012046:	4605      	mov	r5, r0
 8012048:	b15e      	cbz	r6, 8012062 <_dtoa_r+0x74a>
 801204a:	9b08      	ldr	r3, [sp, #32]
 801204c:	2b00      	cmp	r3, #0
 801204e:	dd08      	ble.n	8012062 <_dtoa_r+0x74a>
 8012050:	42b3      	cmp	r3, r6
 8012052:	9a08      	ldr	r2, [sp, #32]
 8012054:	bfa8      	it	ge
 8012056:	4633      	movge	r3, r6
 8012058:	eba8 0803 	sub.w	r8, r8, r3
 801205c:	1af6      	subs	r6, r6, r3
 801205e:	1ad3      	subs	r3, r2, r3
 8012060:	9308      	str	r3, [sp, #32]
 8012062:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012064:	b1f3      	cbz	r3, 80120a4 <_dtoa_r+0x78c>
 8012066:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012068:	2b00      	cmp	r3, #0
 801206a:	f000 80b7 	beq.w	80121dc <_dtoa_r+0x8c4>
 801206e:	b18c      	cbz	r4, 8012094 <_dtoa_r+0x77c>
 8012070:	4629      	mov	r1, r5
 8012072:	4622      	mov	r2, r4
 8012074:	4658      	mov	r0, fp
 8012076:	f000 fd11 	bl	8012a9c <__pow5mult>
 801207a:	464a      	mov	r2, r9
 801207c:	4601      	mov	r1, r0
 801207e:	4605      	mov	r5, r0
 8012080:	4658      	mov	r0, fp
 8012082:	f000 fc61 	bl	8012948 <__multiply>
 8012086:	4649      	mov	r1, r9
 8012088:	9004      	str	r0, [sp, #16]
 801208a:	4658      	mov	r0, fp
 801208c:	f000 fb48 	bl	8012720 <_Bfree>
 8012090:	9b04      	ldr	r3, [sp, #16]
 8012092:	4699      	mov	r9, r3
 8012094:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012096:	1b1a      	subs	r2, r3, r4
 8012098:	d004      	beq.n	80120a4 <_dtoa_r+0x78c>
 801209a:	4649      	mov	r1, r9
 801209c:	4658      	mov	r0, fp
 801209e:	f000 fcfd 	bl	8012a9c <__pow5mult>
 80120a2:	4681      	mov	r9, r0
 80120a4:	2101      	movs	r1, #1
 80120a6:	4658      	mov	r0, fp
 80120a8:	f000 fc38 	bl	801291c <__i2b>
 80120ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80120ae:	4604      	mov	r4, r0
 80120b0:	2b00      	cmp	r3, #0
 80120b2:	f000 81cf 	beq.w	8012454 <_dtoa_r+0xb3c>
 80120b6:	461a      	mov	r2, r3
 80120b8:	4601      	mov	r1, r0
 80120ba:	4658      	mov	r0, fp
 80120bc:	f000 fcee 	bl	8012a9c <__pow5mult>
 80120c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80120c2:	2b01      	cmp	r3, #1
 80120c4:	4604      	mov	r4, r0
 80120c6:	f300 8095 	bgt.w	80121f4 <_dtoa_r+0x8dc>
 80120ca:	9b02      	ldr	r3, [sp, #8]
 80120cc:	2b00      	cmp	r3, #0
 80120ce:	f040 8087 	bne.w	80121e0 <_dtoa_r+0x8c8>
 80120d2:	9b03      	ldr	r3, [sp, #12]
 80120d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80120d8:	2b00      	cmp	r3, #0
 80120da:	f040 8089 	bne.w	80121f0 <_dtoa_r+0x8d8>
 80120de:	9b03      	ldr	r3, [sp, #12]
 80120e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80120e4:	0d1b      	lsrs	r3, r3, #20
 80120e6:	051b      	lsls	r3, r3, #20
 80120e8:	b12b      	cbz	r3, 80120f6 <_dtoa_r+0x7de>
 80120ea:	9b08      	ldr	r3, [sp, #32]
 80120ec:	3301      	adds	r3, #1
 80120ee:	9308      	str	r3, [sp, #32]
 80120f0:	f108 0801 	add.w	r8, r8, #1
 80120f4:	2301      	movs	r3, #1
 80120f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80120f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80120fa:	2b00      	cmp	r3, #0
 80120fc:	f000 81b0 	beq.w	8012460 <_dtoa_r+0xb48>
 8012100:	6923      	ldr	r3, [r4, #16]
 8012102:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012106:	6918      	ldr	r0, [r3, #16]
 8012108:	f000 fbbc 	bl	8012884 <__hi0bits>
 801210c:	f1c0 0020 	rsb	r0, r0, #32
 8012110:	9b08      	ldr	r3, [sp, #32]
 8012112:	4418      	add	r0, r3
 8012114:	f010 001f 	ands.w	r0, r0, #31
 8012118:	d077      	beq.n	801220a <_dtoa_r+0x8f2>
 801211a:	f1c0 0320 	rsb	r3, r0, #32
 801211e:	2b04      	cmp	r3, #4
 8012120:	dd6b      	ble.n	80121fa <_dtoa_r+0x8e2>
 8012122:	9b08      	ldr	r3, [sp, #32]
 8012124:	f1c0 001c 	rsb	r0, r0, #28
 8012128:	4403      	add	r3, r0
 801212a:	4480      	add	r8, r0
 801212c:	4406      	add	r6, r0
 801212e:	9308      	str	r3, [sp, #32]
 8012130:	f1b8 0f00 	cmp.w	r8, #0
 8012134:	dd05      	ble.n	8012142 <_dtoa_r+0x82a>
 8012136:	4649      	mov	r1, r9
 8012138:	4642      	mov	r2, r8
 801213a:	4658      	mov	r0, fp
 801213c:	f000 fd08 	bl	8012b50 <__lshift>
 8012140:	4681      	mov	r9, r0
 8012142:	9b08      	ldr	r3, [sp, #32]
 8012144:	2b00      	cmp	r3, #0
 8012146:	dd05      	ble.n	8012154 <_dtoa_r+0x83c>
 8012148:	4621      	mov	r1, r4
 801214a:	461a      	mov	r2, r3
 801214c:	4658      	mov	r0, fp
 801214e:	f000 fcff 	bl	8012b50 <__lshift>
 8012152:	4604      	mov	r4, r0
 8012154:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8012156:	2b00      	cmp	r3, #0
 8012158:	d059      	beq.n	801220e <_dtoa_r+0x8f6>
 801215a:	4621      	mov	r1, r4
 801215c:	4648      	mov	r0, r9
 801215e:	f000 fd63 	bl	8012c28 <__mcmp>
 8012162:	2800      	cmp	r0, #0
 8012164:	da53      	bge.n	801220e <_dtoa_r+0x8f6>
 8012166:	1e7b      	subs	r3, r7, #1
 8012168:	9304      	str	r3, [sp, #16]
 801216a:	4649      	mov	r1, r9
 801216c:	2300      	movs	r3, #0
 801216e:	220a      	movs	r2, #10
 8012170:	4658      	mov	r0, fp
 8012172:	f000 faf7 	bl	8012764 <__multadd>
 8012176:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012178:	4681      	mov	r9, r0
 801217a:	2b00      	cmp	r3, #0
 801217c:	f000 8172 	beq.w	8012464 <_dtoa_r+0xb4c>
 8012180:	2300      	movs	r3, #0
 8012182:	4629      	mov	r1, r5
 8012184:	220a      	movs	r2, #10
 8012186:	4658      	mov	r0, fp
 8012188:	f000 faec 	bl	8012764 <__multadd>
 801218c:	9b00      	ldr	r3, [sp, #0]
 801218e:	2b00      	cmp	r3, #0
 8012190:	4605      	mov	r5, r0
 8012192:	dc67      	bgt.n	8012264 <_dtoa_r+0x94c>
 8012194:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012196:	2b02      	cmp	r3, #2
 8012198:	dc41      	bgt.n	801221e <_dtoa_r+0x906>
 801219a:	e063      	b.n	8012264 <_dtoa_r+0x94c>
 801219c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801219e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80121a2:	e746      	b.n	8012032 <_dtoa_r+0x71a>
 80121a4:	9b07      	ldr	r3, [sp, #28]
 80121a6:	1e5c      	subs	r4, r3, #1
 80121a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80121aa:	42a3      	cmp	r3, r4
 80121ac:	bfbf      	itttt	lt
 80121ae:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80121b0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80121b2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80121b4:	1ae3      	sublt	r3, r4, r3
 80121b6:	bfb4      	ite	lt
 80121b8:	18d2      	addlt	r2, r2, r3
 80121ba:	1b1c      	subge	r4, r3, r4
 80121bc:	9b07      	ldr	r3, [sp, #28]
 80121be:	bfbc      	itt	lt
 80121c0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80121c2:	2400      	movlt	r4, #0
 80121c4:	2b00      	cmp	r3, #0
 80121c6:	bfb5      	itete	lt
 80121c8:	eba8 0603 	sublt.w	r6, r8, r3
 80121cc:	9b07      	ldrge	r3, [sp, #28]
 80121ce:	2300      	movlt	r3, #0
 80121d0:	4646      	movge	r6, r8
 80121d2:	e730      	b.n	8012036 <_dtoa_r+0x71e>
 80121d4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80121d6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80121d8:	4646      	mov	r6, r8
 80121da:	e735      	b.n	8012048 <_dtoa_r+0x730>
 80121dc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80121de:	e75c      	b.n	801209a <_dtoa_r+0x782>
 80121e0:	2300      	movs	r3, #0
 80121e2:	e788      	b.n	80120f6 <_dtoa_r+0x7de>
 80121e4:	3fe00000 	.word	0x3fe00000
 80121e8:	40240000 	.word	0x40240000
 80121ec:	40140000 	.word	0x40140000
 80121f0:	9b02      	ldr	r3, [sp, #8]
 80121f2:	e780      	b.n	80120f6 <_dtoa_r+0x7de>
 80121f4:	2300      	movs	r3, #0
 80121f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80121f8:	e782      	b.n	8012100 <_dtoa_r+0x7e8>
 80121fa:	d099      	beq.n	8012130 <_dtoa_r+0x818>
 80121fc:	9a08      	ldr	r2, [sp, #32]
 80121fe:	331c      	adds	r3, #28
 8012200:	441a      	add	r2, r3
 8012202:	4498      	add	r8, r3
 8012204:	441e      	add	r6, r3
 8012206:	9208      	str	r2, [sp, #32]
 8012208:	e792      	b.n	8012130 <_dtoa_r+0x818>
 801220a:	4603      	mov	r3, r0
 801220c:	e7f6      	b.n	80121fc <_dtoa_r+0x8e4>
 801220e:	9b07      	ldr	r3, [sp, #28]
 8012210:	9704      	str	r7, [sp, #16]
 8012212:	2b00      	cmp	r3, #0
 8012214:	dc20      	bgt.n	8012258 <_dtoa_r+0x940>
 8012216:	9300      	str	r3, [sp, #0]
 8012218:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801221a:	2b02      	cmp	r3, #2
 801221c:	dd1e      	ble.n	801225c <_dtoa_r+0x944>
 801221e:	9b00      	ldr	r3, [sp, #0]
 8012220:	2b00      	cmp	r3, #0
 8012222:	f47f aec0 	bne.w	8011fa6 <_dtoa_r+0x68e>
 8012226:	4621      	mov	r1, r4
 8012228:	2205      	movs	r2, #5
 801222a:	4658      	mov	r0, fp
 801222c:	f000 fa9a 	bl	8012764 <__multadd>
 8012230:	4601      	mov	r1, r0
 8012232:	4604      	mov	r4, r0
 8012234:	4648      	mov	r0, r9
 8012236:	f000 fcf7 	bl	8012c28 <__mcmp>
 801223a:	2800      	cmp	r0, #0
 801223c:	f77f aeb3 	ble.w	8011fa6 <_dtoa_r+0x68e>
 8012240:	4656      	mov	r6, sl
 8012242:	2331      	movs	r3, #49	@ 0x31
 8012244:	f806 3b01 	strb.w	r3, [r6], #1
 8012248:	9b04      	ldr	r3, [sp, #16]
 801224a:	3301      	adds	r3, #1
 801224c:	9304      	str	r3, [sp, #16]
 801224e:	e6ae      	b.n	8011fae <_dtoa_r+0x696>
 8012250:	9c07      	ldr	r4, [sp, #28]
 8012252:	9704      	str	r7, [sp, #16]
 8012254:	4625      	mov	r5, r4
 8012256:	e7f3      	b.n	8012240 <_dtoa_r+0x928>
 8012258:	9b07      	ldr	r3, [sp, #28]
 801225a:	9300      	str	r3, [sp, #0]
 801225c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801225e:	2b00      	cmp	r3, #0
 8012260:	f000 8104 	beq.w	801246c <_dtoa_r+0xb54>
 8012264:	2e00      	cmp	r6, #0
 8012266:	dd05      	ble.n	8012274 <_dtoa_r+0x95c>
 8012268:	4629      	mov	r1, r5
 801226a:	4632      	mov	r2, r6
 801226c:	4658      	mov	r0, fp
 801226e:	f000 fc6f 	bl	8012b50 <__lshift>
 8012272:	4605      	mov	r5, r0
 8012274:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012276:	2b00      	cmp	r3, #0
 8012278:	d05a      	beq.n	8012330 <_dtoa_r+0xa18>
 801227a:	6869      	ldr	r1, [r5, #4]
 801227c:	4658      	mov	r0, fp
 801227e:	f000 fa0f 	bl	80126a0 <_Balloc>
 8012282:	4606      	mov	r6, r0
 8012284:	b928      	cbnz	r0, 8012292 <_dtoa_r+0x97a>
 8012286:	4b84      	ldr	r3, [pc, #528]	@ (8012498 <_dtoa_r+0xb80>)
 8012288:	4602      	mov	r2, r0
 801228a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801228e:	f7ff bb5a 	b.w	8011946 <_dtoa_r+0x2e>
 8012292:	692a      	ldr	r2, [r5, #16]
 8012294:	3202      	adds	r2, #2
 8012296:	0092      	lsls	r2, r2, #2
 8012298:	f105 010c 	add.w	r1, r5, #12
 801229c:	300c      	adds	r0, #12
 801229e:	f7ff fa9c 	bl	80117da <memcpy>
 80122a2:	2201      	movs	r2, #1
 80122a4:	4631      	mov	r1, r6
 80122a6:	4658      	mov	r0, fp
 80122a8:	f000 fc52 	bl	8012b50 <__lshift>
 80122ac:	f10a 0301 	add.w	r3, sl, #1
 80122b0:	9307      	str	r3, [sp, #28]
 80122b2:	9b00      	ldr	r3, [sp, #0]
 80122b4:	4453      	add	r3, sl
 80122b6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80122b8:	9b02      	ldr	r3, [sp, #8]
 80122ba:	f003 0301 	and.w	r3, r3, #1
 80122be:	462f      	mov	r7, r5
 80122c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80122c2:	4605      	mov	r5, r0
 80122c4:	9b07      	ldr	r3, [sp, #28]
 80122c6:	4621      	mov	r1, r4
 80122c8:	3b01      	subs	r3, #1
 80122ca:	4648      	mov	r0, r9
 80122cc:	9300      	str	r3, [sp, #0]
 80122ce:	f7ff fa99 	bl	8011804 <quorem>
 80122d2:	4639      	mov	r1, r7
 80122d4:	9002      	str	r0, [sp, #8]
 80122d6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80122da:	4648      	mov	r0, r9
 80122dc:	f000 fca4 	bl	8012c28 <__mcmp>
 80122e0:	462a      	mov	r2, r5
 80122e2:	9008      	str	r0, [sp, #32]
 80122e4:	4621      	mov	r1, r4
 80122e6:	4658      	mov	r0, fp
 80122e8:	f000 fcba 	bl	8012c60 <__mdiff>
 80122ec:	68c2      	ldr	r2, [r0, #12]
 80122ee:	4606      	mov	r6, r0
 80122f0:	bb02      	cbnz	r2, 8012334 <_dtoa_r+0xa1c>
 80122f2:	4601      	mov	r1, r0
 80122f4:	4648      	mov	r0, r9
 80122f6:	f000 fc97 	bl	8012c28 <__mcmp>
 80122fa:	4602      	mov	r2, r0
 80122fc:	4631      	mov	r1, r6
 80122fe:	4658      	mov	r0, fp
 8012300:	920e      	str	r2, [sp, #56]	@ 0x38
 8012302:	f000 fa0d 	bl	8012720 <_Bfree>
 8012306:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012308:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801230a:	9e07      	ldr	r6, [sp, #28]
 801230c:	ea43 0102 	orr.w	r1, r3, r2
 8012310:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012312:	4319      	orrs	r1, r3
 8012314:	d110      	bne.n	8012338 <_dtoa_r+0xa20>
 8012316:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801231a:	d029      	beq.n	8012370 <_dtoa_r+0xa58>
 801231c:	9b08      	ldr	r3, [sp, #32]
 801231e:	2b00      	cmp	r3, #0
 8012320:	dd02      	ble.n	8012328 <_dtoa_r+0xa10>
 8012322:	9b02      	ldr	r3, [sp, #8]
 8012324:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8012328:	9b00      	ldr	r3, [sp, #0]
 801232a:	f883 8000 	strb.w	r8, [r3]
 801232e:	e63f      	b.n	8011fb0 <_dtoa_r+0x698>
 8012330:	4628      	mov	r0, r5
 8012332:	e7bb      	b.n	80122ac <_dtoa_r+0x994>
 8012334:	2201      	movs	r2, #1
 8012336:	e7e1      	b.n	80122fc <_dtoa_r+0x9e4>
 8012338:	9b08      	ldr	r3, [sp, #32]
 801233a:	2b00      	cmp	r3, #0
 801233c:	db04      	blt.n	8012348 <_dtoa_r+0xa30>
 801233e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012340:	430b      	orrs	r3, r1
 8012342:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012344:	430b      	orrs	r3, r1
 8012346:	d120      	bne.n	801238a <_dtoa_r+0xa72>
 8012348:	2a00      	cmp	r2, #0
 801234a:	dded      	ble.n	8012328 <_dtoa_r+0xa10>
 801234c:	4649      	mov	r1, r9
 801234e:	2201      	movs	r2, #1
 8012350:	4658      	mov	r0, fp
 8012352:	f000 fbfd 	bl	8012b50 <__lshift>
 8012356:	4621      	mov	r1, r4
 8012358:	4681      	mov	r9, r0
 801235a:	f000 fc65 	bl	8012c28 <__mcmp>
 801235e:	2800      	cmp	r0, #0
 8012360:	dc03      	bgt.n	801236a <_dtoa_r+0xa52>
 8012362:	d1e1      	bne.n	8012328 <_dtoa_r+0xa10>
 8012364:	f018 0f01 	tst.w	r8, #1
 8012368:	d0de      	beq.n	8012328 <_dtoa_r+0xa10>
 801236a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801236e:	d1d8      	bne.n	8012322 <_dtoa_r+0xa0a>
 8012370:	9a00      	ldr	r2, [sp, #0]
 8012372:	2339      	movs	r3, #57	@ 0x39
 8012374:	7013      	strb	r3, [r2, #0]
 8012376:	4633      	mov	r3, r6
 8012378:	461e      	mov	r6, r3
 801237a:	3b01      	subs	r3, #1
 801237c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8012380:	2a39      	cmp	r2, #57	@ 0x39
 8012382:	d052      	beq.n	801242a <_dtoa_r+0xb12>
 8012384:	3201      	adds	r2, #1
 8012386:	701a      	strb	r2, [r3, #0]
 8012388:	e612      	b.n	8011fb0 <_dtoa_r+0x698>
 801238a:	2a00      	cmp	r2, #0
 801238c:	dd07      	ble.n	801239e <_dtoa_r+0xa86>
 801238e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8012392:	d0ed      	beq.n	8012370 <_dtoa_r+0xa58>
 8012394:	9a00      	ldr	r2, [sp, #0]
 8012396:	f108 0301 	add.w	r3, r8, #1
 801239a:	7013      	strb	r3, [r2, #0]
 801239c:	e608      	b.n	8011fb0 <_dtoa_r+0x698>
 801239e:	9b07      	ldr	r3, [sp, #28]
 80123a0:	9a07      	ldr	r2, [sp, #28]
 80123a2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80123a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80123a8:	4293      	cmp	r3, r2
 80123aa:	d028      	beq.n	80123fe <_dtoa_r+0xae6>
 80123ac:	4649      	mov	r1, r9
 80123ae:	2300      	movs	r3, #0
 80123b0:	220a      	movs	r2, #10
 80123b2:	4658      	mov	r0, fp
 80123b4:	f000 f9d6 	bl	8012764 <__multadd>
 80123b8:	42af      	cmp	r7, r5
 80123ba:	4681      	mov	r9, r0
 80123bc:	f04f 0300 	mov.w	r3, #0
 80123c0:	f04f 020a 	mov.w	r2, #10
 80123c4:	4639      	mov	r1, r7
 80123c6:	4658      	mov	r0, fp
 80123c8:	d107      	bne.n	80123da <_dtoa_r+0xac2>
 80123ca:	f000 f9cb 	bl	8012764 <__multadd>
 80123ce:	4607      	mov	r7, r0
 80123d0:	4605      	mov	r5, r0
 80123d2:	9b07      	ldr	r3, [sp, #28]
 80123d4:	3301      	adds	r3, #1
 80123d6:	9307      	str	r3, [sp, #28]
 80123d8:	e774      	b.n	80122c4 <_dtoa_r+0x9ac>
 80123da:	f000 f9c3 	bl	8012764 <__multadd>
 80123de:	4629      	mov	r1, r5
 80123e0:	4607      	mov	r7, r0
 80123e2:	2300      	movs	r3, #0
 80123e4:	220a      	movs	r2, #10
 80123e6:	4658      	mov	r0, fp
 80123e8:	f000 f9bc 	bl	8012764 <__multadd>
 80123ec:	4605      	mov	r5, r0
 80123ee:	e7f0      	b.n	80123d2 <_dtoa_r+0xaba>
 80123f0:	9b00      	ldr	r3, [sp, #0]
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	bfcc      	ite	gt
 80123f6:	461e      	movgt	r6, r3
 80123f8:	2601      	movle	r6, #1
 80123fa:	4456      	add	r6, sl
 80123fc:	2700      	movs	r7, #0
 80123fe:	4649      	mov	r1, r9
 8012400:	2201      	movs	r2, #1
 8012402:	4658      	mov	r0, fp
 8012404:	f000 fba4 	bl	8012b50 <__lshift>
 8012408:	4621      	mov	r1, r4
 801240a:	4681      	mov	r9, r0
 801240c:	f000 fc0c 	bl	8012c28 <__mcmp>
 8012410:	2800      	cmp	r0, #0
 8012412:	dcb0      	bgt.n	8012376 <_dtoa_r+0xa5e>
 8012414:	d102      	bne.n	801241c <_dtoa_r+0xb04>
 8012416:	f018 0f01 	tst.w	r8, #1
 801241a:	d1ac      	bne.n	8012376 <_dtoa_r+0xa5e>
 801241c:	4633      	mov	r3, r6
 801241e:	461e      	mov	r6, r3
 8012420:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012424:	2a30      	cmp	r2, #48	@ 0x30
 8012426:	d0fa      	beq.n	801241e <_dtoa_r+0xb06>
 8012428:	e5c2      	b.n	8011fb0 <_dtoa_r+0x698>
 801242a:	459a      	cmp	sl, r3
 801242c:	d1a4      	bne.n	8012378 <_dtoa_r+0xa60>
 801242e:	9b04      	ldr	r3, [sp, #16]
 8012430:	3301      	adds	r3, #1
 8012432:	9304      	str	r3, [sp, #16]
 8012434:	2331      	movs	r3, #49	@ 0x31
 8012436:	f88a 3000 	strb.w	r3, [sl]
 801243a:	e5b9      	b.n	8011fb0 <_dtoa_r+0x698>
 801243c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801243e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 801249c <_dtoa_r+0xb84>
 8012442:	b11b      	cbz	r3, 801244c <_dtoa_r+0xb34>
 8012444:	f10a 0308 	add.w	r3, sl, #8
 8012448:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801244a:	6013      	str	r3, [r2, #0]
 801244c:	4650      	mov	r0, sl
 801244e:	b019      	add	sp, #100	@ 0x64
 8012450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012454:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012456:	2b01      	cmp	r3, #1
 8012458:	f77f ae37 	ble.w	80120ca <_dtoa_r+0x7b2>
 801245c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801245e:	930a      	str	r3, [sp, #40]	@ 0x28
 8012460:	2001      	movs	r0, #1
 8012462:	e655      	b.n	8012110 <_dtoa_r+0x7f8>
 8012464:	9b00      	ldr	r3, [sp, #0]
 8012466:	2b00      	cmp	r3, #0
 8012468:	f77f aed6 	ble.w	8012218 <_dtoa_r+0x900>
 801246c:	4656      	mov	r6, sl
 801246e:	4621      	mov	r1, r4
 8012470:	4648      	mov	r0, r9
 8012472:	f7ff f9c7 	bl	8011804 <quorem>
 8012476:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801247a:	f806 8b01 	strb.w	r8, [r6], #1
 801247e:	9b00      	ldr	r3, [sp, #0]
 8012480:	eba6 020a 	sub.w	r2, r6, sl
 8012484:	4293      	cmp	r3, r2
 8012486:	ddb3      	ble.n	80123f0 <_dtoa_r+0xad8>
 8012488:	4649      	mov	r1, r9
 801248a:	2300      	movs	r3, #0
 801248c:	220a      	movs	r2, #10
 801248e:	4658      	mov	r0, fp
 8012490:	f000 f968 	bl	8012764 <__multadd>
 8012494:	4681      	mov	r9, r0
 8012496:	e7ea      	b.n	801246e <_dtoa_r+0xb56>
 8012498:	08016f1b 	.word	0x08016f1b
 801249c:	08016e9f 	.word	0x08016e9f

080124a0 <_free_r>:
 80124a0:	b538      	push	{r3, r4, r5, lr}
 80124a2:	4605      	mov	r5, r0
 80124a4:	2900      	cmp	r1, #0
 80124a6:	d041      	beq.n	801252c <_free_r+0x8c>
 80124a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80124ac:	1f0c      	subs	r4, r1, #4
 80124ae:	2b00      	cmp	r3, #0
 80124b0:	bfb8      	it	lt
 80124b2:	18e4      	addlt	r4, r4, r3
 80124b4:	f000 f8e8 	bl	8012688 <__malloc_lock>
 80124b8:	4a1d      	ldr	r2, [pc, #116]	@ (8012530 <_free_r+0x90>)
 80124ba:	6813      	ldr	r3, [r2, #0]
 80124bc:	b933      	cbnz	r3, 80124cc <_free_r+0x2c>
 80124be:	6063      	str	r3, [r4, #4]
 80124c0:	6014      	str	r4, [r2, #0]
 80124c2:	4628      	mov	r0, r5
 80124c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80124c8:	f000 b8e4 	b.w	8012694 <__malloc_unlock>
 80124cc:	42a3      	cmp	r3, r4
 80124ce:	d908      	bls.n	80124e2 <_free_r+0x42>
 80124d0:	6820      	ldr	r0, [r4, #0]
 80124d2:	1821      	adds	r1, r4, r0
 80124d4:	428b      	cmp	r3, r1
 80124d6:	bf01      	itttt	eq
 80124d8:	6819      	ldreq	r1, [r3, #0]
 80124da:	685b      	ldreq	r3, [r3, #4]
 80124dc:	1809      	addeq	r1, r1, r0
 80124de:	6021      	streq	r1, [r4, #0]
 80124e0:	e7ed      	b.n	80124be <_free_r+0x1e>
 80124e2:	461a      	mov	r2, r3
 80124e4:	685b      	ldr	r3, [r3, #4]
 80124e6:	b10b      	cbz	r3, 80124ec <_free_r+0x4c>
 80124e8:	42a3      	cmp	r3, r4
 80124ea:	d9fa      	bls.n	80124e2 <_free_r+0x42>
 80124ec:	6811      	ldr	r1, [r2, #0]
 80124ee:	1850      	adds	r0, r2, r1
 80124f0:	42a0      	cmp	r0, r4
 80124f2:	d10b      	bne.n	801250c <_free_r+0x6c>
 80124f4:	6820      	ldr	r0, [r4, #0]
 80124f6:	4401      	add	r1, r0
 80124f8:	1850      	adds	r0, r2, r1
 80124fa:	4283      	cmp	r3, r0
 80124fc:	6011      	str	r1, [r2, #0]
 80124fe:	d1e0      	bne.n	80124c2 <_free_r+0x22>
 8012500:	6818      	ldr	r0, [r3, #0]
 8012502:	685b      	ldr	r3, [r3, #4]
 8012504:	6053      	str	r3, [r2, #4]
 8012506:	4408      	add	r0, r1
 8012508:	6010      	str	r0, [r2, #0]
 801250a:	e7da      	b.n	80124c2 <_free_r+0x22>
 801250c:	d902      	bls.n	8012514 <_free_r+0x74>
 801250e:	230c      	movs	r3, #12
 8012510:	602b      	str	r3, [r5, #0]
 8012512:	e7d6      	b.n	80124c2 <_free_r+0x22>
 8012514:	6820      	ldr	r0, [r4, #0]
 8012516:	1821      	adds	r1, r4, r0
 8012518:	428b      	cmp	r3, r1
 801251a:	bf04      	itt	eq
 801251c:	6819      	ldreq	r1, [r3, #0]
 801251e:	685b      	ldreq	r3, [r3, #4]
 8012520:	6063      	str	r3, [r4, #4]
 8012522:	bf04      	itt	eq
 8012524:	1809      	addeq	r1, r1, r0
 8012526:	6021      	streq	r1, [r4, #0]
 8012528:	6054      	str	r4, [r2, #4]
 801252a:	e7ca      	b.n	80124c2 <_free_r+0x22>
 801252c:	bd38      	pop	{r3, r4, r5, pc}
 801252e:	bf00      	nop
 8012530:	20002694 	.word	0x20002694

08012534 <malloc>:
 8012534:	4b02      	ldr	r3, [pc, #8]	@ (8012540 <malloc+0xc>)
 8012536:	4601      	mov	r1, r0
 8012538:	6818      	ldr	r0, [r3, #0]
 801253a:	f000 b825 	b.w	8012588 <_malloc_r>
 801253e:	bf00      	nop
 8012540:	200001bc 	.word	0x200001bc

08012544 <sbrk_aligned>:
 8012544:	b570      	push	{r4, r5, r6, lr}
 8012546:	4e0f      	ldr	r6, [pc, #60]	@ (8012584 <sbrk_aligned+0x40>)
 8012548:	460c      	mov	r4, r1
 801254a:	6831      	ldr	r1, [r6, #0]
 801254c:	4605      	mov	r5, r0
 801254e:	b911      	cbnz	r1, 8012556 <sbrk_aligned+0x12>
 8012550:	f002 f988 	bl	8014864 <_sbrk_r>
 8012554:	6030      	str	r0, [r6, #0]
 8012556:	4621      	mov	r1, r4
 8012558:	4628      	mov	r0, r5
 801255a:	f002 f983 	bl	8014864 <_sbrk_r>
 801255e:	1c43      	adds	r3, r0, #1
 8012560:	d103      	bne.n	801256a <sbrk_aligned+0x26>
 8012562:	f04f 34ff 	mov.w	r4, #4294967295
 8012566:	4620      	mov	r0, r4
 8012568:	bd70      	pop	{r4, r5, r6, pc}
 801256a:	1cc4      	adds	r4, r0, #3
 801256c:	f024 0403 	bic.w	r4, r4, #3
 8012570:	42a0      	cmp	r0, r4
 8012572:	d0f8      	beq.n	8012566 <sbrk_aligned+0x22>
 8012574:	1a21      	subs	r1, r4, r0
 8012576:	4628      	mov	r0, r5
 8012578:	f002 f974 	bl	8014864 <_sbrk_r>
 801257c:	3001      	adds	r0, #1
 801257e:	d1f2      	bne.n	8012566 <sbrk_aligned+0x22>
 8012580:	e7ef      	b.n	8012562 <sbrk_aligned+0x1e>
 8012582:	bf00      	nop
 8012584:	20002690 	.word	0x20002690

08012588 <_malloc_r>:
 8012588:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801258c:	1ccd      	adds	r5, r1, #3
 801258e:	f025 0503 	bic.w	r5, r5, #3
 8012592:	3508      	adds	r5, #8
 8012594:	2d0c      	cmp	r5, #12
 8012596:	bf38      	it	cc
 8012598:	250c      	movcc	r5, #12
 801259a:	2d00      	cmp	r5, #0
 801259c:	4606      	mov	r6, r0
 801259e:	db01      	blt.n	80125a4 <_malloc_r+0x1c>
 80125a0:	42a9      	cmp	r1, r5
 80125a2:	d904      	bls.n	80125ae <_malloc_r+0x26>
 80125a4:	230c      	movs	r3, #12
 80125a6:	6033      	str	r3, [r6, #0]
 80125a8:	2000      	movs	r0, #0
 80125aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80125ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012684 <_malloc_r+0xfc>
 80125b2:	f000 f869 	bl	8012688 <__malloc_lock>
 80125b6:	f8d8 3000 	ldr.w	r3, [r8]
 80125ba:	461c      	mov	r4, r3
 80125bc:	bb44      	cbnz	r4, 8012610 <_malloc_r+0x88>
 80125be:	4629      	mov	r1, r5
 80125c0:	4630      	mov	r0, r6
 80125c2:	f7ff ffbf 	bl	8012544 <sbrk_aligned>
 80125c6:	1c43      	adds	r3, r0, #1
 80125c8:	4604      	mov	r4, r0
 80125ca:	d158      	bne.n	801267e <_malloc_r+0xf6>
 80125cc:	f8d8 4000 	ldr.w	r4, [r8]
 80125d0:	4627      	mov	r7, r4
 80125d2:	2f00      	cmp	r7, #0
 80125d4:	d143      	bne.n	801265e <_malloc_r+0xd6>
 80125d6:	2c00      	cmp	r4, #0
 80125d8:	d04b      	beq.n	8012672 <_malloc_r+0xea>
 80125da:	6823      	ldr	r3, [r4, #0]
 80125dc:	4639      	mov	r1, r7
 80125de:	4630      	mov	r0, r6
 80125e0:	eb04 0903 	add.w	r9, r4, r3
 80125e4:	f002 f93e 	bl	8014864 <_sbrk_r>
 80125e8:	4581      	cmp	r9, r0
 80125ea:	d142      	bne.n	8012672 <_malloc_r+0xea>
 80125ec:	6821      	ldr	r1, [r4, #0]
 80125ee:	1a6d      	subs	r5, r5, r1
 80125f0:	4629      	mov	r1, r5
 80125f2:	4630      	mov	r0, r6
 80125f4:	f7ff ffa6 	bl	8012544 <sbrk_aligned>
 80125f8:	3001      	adds	r0, #1
 80125fa:	d03a      	beq.n	8012672 <_malloc_r+0xea>
 80125fc:	6823      	ldr	r3, [r4, #0]
 80125fe:	442b      	add	r3, r5
 8012600:	6023      	str	r3, [r4, #0]
 8012602:	f8d8 3000 	ldr.w	r3, [r8]
 8012606:	685a      	ldr	r2, [r3, #4]
 8012608:	bb62      	cbnz	r2, 8012664 <_malloc_r+0xdc>
 801260a:	f8c8 7000 	str.w	r7, [r8]
 801260e:	e00f      	b.n	8012630 <_malloc_r+0xa8>
 8012610:	6822      	ldr	r2, [r4, #0]
 8012612:	1b52      	subs	r2, r2, r5
 8012614:	d420      	bmi.n	8012658 <_malloc_r+0xd0>
 8012616:	2a0b      	cmp	r2, #11
 8012618:	d917      	bls.n	801264a <_malloc_r+0xc2>
 801261a:	1961      	adds	r1, r4, r5
 801261c:	42a3      	cmp	r3, r4
 801261e:	6025      	str	r5, [r4, #0]
 8012620:	bf18      	it	ne
 8012622:	6059      	strne	r1, [r3, #4]
 8012624:	6863      	ldr	r3, [r4, #4]
 8012626:	bf08      	it	eq
 8012628:	f8c8 1000 	streq.w	r1, [r8]
 801262c:	5162      	str	r2, [r4, r5]
 801262e:	604b      	str	r3, [r1, #4]
 8012630:	4630      	mov	r0, r6
 8012632:	f000 f82f 	bl	8012694 <__malloc_unlock>
 8012636:	f104 000b 	add.w	r0, r4, #11
 801263a:	1d23      	adds	r3, r4, #4
 801263c:	f020 0007 	bic.w	r0, r0, #7
 8012640:	1ac2      	subs	r2, r0, r3
 8012642:	bf1c      	itt	ne
 8012644:	1a1b      	subne	r3, r3, r0
 8012646:	50a3      	strne	r3, [r4, r2]
 8012648:	e7af      	b.n	80125aa <_malloc_r+0x22>
 801264a:	6862      	ldr	r2, [r4, #4]
 801264c:	42a3      	cmp	r3, r4
 801264e:	bf0c      	ite	eq
 8012650:	f8c8 2000 	streq.w	r2, [r8]
 8012654:	605a      	strne	r2, [r3, #4]
 8012656:	e7eb      	b.n	8012630 <_malloc_r+0xa8>
 8012658:	4623      	mov	r3, r4
 801265a:	6864      	ldr	r4, [r4, #4]
 801265c:	e7ae      	b.n	80125bc <_malloc_r+0x34>
 801265e:	463c      	mov	r4, r7
 8012660:	687f      	ldr	r7, [r7, #4]
 8012662:	e7b6      	b.n	80125d2 <_malloc_r+0x4a>
 8012664:	461a      	mov	r2, r3
 8012666:	685b      	ldr	r3, [r3, #4]
 8012668:	42a3      	cmp	r3, r4
 801266a:	d1fb      	bne.n	8012664 <_malloc_r+0xdc>
 801266c:	2300      	movs	r3, #0
 801266e:	6053      	str	r3, [r2, #4]
 8012670:	e7de      	b.n	8012630 <_malloc_r+0xa8>
 8012672:	230c      	movs	r3, #12
 8012674:	6033      	str	r3, [r6, #0]
 8012676:	4630      	mov	r0, r6
 8012678:	f000 f80c 	bl	8012694 <__malloc_unlock>
 801267c:	e794      	b.n	80125a8 <_malloc_r+0x20>
 801267e:	6005      	str	r5, [r0, #0]
 8012680:	e7d6      	b.n	8012630 <_malloc_r+0xa8>
 8012682:	bf00      	nop
 8012684:	20002694 	.word	0x20002694

08012688 <__malloc_lock>:
 8012688:	4801      	ldr	r0, [pc, #4]	@ (8012690 <__malloc_lock+0x8>)
 801268a:	f7ff b8a4 	b.w	80117d6 <__retarget_lock_acquire_recursive>
 801268e:	bf00      	nop
 8012690:	2000268c 	.word	0x2000268c

08012694 <__malloc_unlock>:
 8012694:	4801      	ldr	r0, [pc, #4]	@ (801269c <__malloc_unlock+0x8>)
 8012696:	f7ff b89f 	b.w	80117d8 <__retarget_lock_release_recursive>
 801269a:	bf00      	nop
 801269c:	2000268c 	.word	0x2000268c

080126a0 <_Balloc>:
 80126a0:	b570      	push	{r4, r5, r6, lr}
 80126a2:	69c6      	ldr	r6, [r0, #28]
 80126a4:	4604      	mov	r4, r0
 80126a6:	460d      	mov	r5, r1
 80126a8:	b976      	cbnz	r6, 80126c8 <_Balloc+0x28>
 80126aa:	2010      	movs	r0, #16
 80126ac:	f7ff ff42 	bl	8012534 <malloc>
 80126b0:	4602      	mov	r2, r0
 80126b2:	61e0      	str	r0, [r4, #28]
 80126b4:	b920      	cbnz	r0, 80126c0 <_Balloc+0x20>
 80126b6:	4b18      	ldr	r3, [pc, #96]	@ (8012718 <_Balloc+0x78>)
 80126b8:	4818      	ldr	r0, [pc, #96]	@ (801271c <_Balloc+0x7c>)
 80126ba:	216b      	movs	r1, #107	@ 0x6b
 80126bc:	f002 f8ec 	bl	8014898 <__assert_func>
 80126c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80126c4:	6006      	str	r6, [r0, #0]
 80126c6:	60c6      	str	r6, [r0, #12]
 80126c8:	69e6      	ldr	r6, [r4, #28]
 80126ca:	68f3      	ldr	r3, [r6, #12]
 80126cc:	b183      	cbz	r3, 80126f0 <_Balloc+0x50>
 80126ce:	69e3      	ldr	r3, [r4, #28]
 80126d0:	68db      	ldr	r3, [r3, #12]
 80126d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80126d6:	b9b8      	cbnz	r0, 8012708 <_Balloc+0x68>
 80126d8:	2101      	movs	r1, #1
 80126da:	fa01 f605 	lsl.w	r6, r1, r5
 80126de:	1d72      	adds	r2, r6, #5
 80126e0:	0092      	lsls	r2, r2, #2
 80126e2:	4620      	mov	r0, r4
 80126e4:	f002 f8f6 	bl	80148d4 <_calloc_r>
 80126e8:	b160      	cbz	r0, 8012704 <_Balloc+0x64>
 80126ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80126ee:	e00e      	b.n	801270e <_Balloc+0x6e>
 80126f0:	2221      	movs	r2, #33	@ 0x21
 80126f2:	2104      	movs	r1, #4
 80126f4:	4620      	mov	r0, r4
 80126f6:	f002 f8ed 	bl	80148d4 <_calloc_r>
 80126fa:	69e3      	ldr	r3, [r4, #28]
 80126fc:	60f0      	str	r0, [r6, #12]
 80126fe:	68db      	ldr	r3, [r3, #12]
 8012700:	2b00      	cmp	r3, #0
 8012702:	d1e4      	bne.n	80126ce <_Balloc+0x2e>
 8012704:	2000      	movs	r0, #0
 8012706:	bd70      	pop	{r4, r5, r6, pc}
 8012708:	6802      	ldr	r2, [r0, #0]
 801270a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801270e:	2300      	movs	r3, #0
 8012710:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012714:	e7f7      	b.n	8012706 <_Balloc+0x66>
 8012716:	bf00      	nop
 8012718:	08016eac 	.word	0x08016eac
 801271c:	08016f2c 	.word	0x08016f2c

08012720 <_Bfree>:
 8012720:	b570      	push	{r4, r5, r6, lr}
 8012722:	69c6      	ldr	r6, [r0, #28]
 8012724:	4605      	mov	r5, r0
 8012726:	460c      	mov	r4, r1
 8012728:	b976      	cbnz	r6, 8012748 <_Bfree+0x28>
 801272a:	2010      	movs	r0, #16
 801272c:	f7ff ff02 	bl	8012534 <malloc>
 8012730:	4602      	mov	r2, r0
 8012732:	61e8      	str	r0, [r5, #28]
 8012734:	b920      	cbnz	r0, 8012740 <_Bfree+0x20>
 8012736:	4b09      	ldr	r3, [pc, #36]	@ (801275c <_Bfree+0x3c>)
 8012738:	4809      	ldr	r0, [pc, #36]	@ (8012760 <_Bfree+0x40>)
 801273a:	218f      	movs	r1, #143	@ 0x8f
 801273c:	f002 f8ac 	bl	8014898 <__assert_func>
 8012740:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012744:	6006      	str	r6, [r0, #0]
 8012746:	60c6      	str	r6, [r0, #12]
 8012748:	b13c      	cbz	r4, 801275a <_Bfree+0x3a>
 801274a:	69eb      	ldr	r3, [r5, #28]
 801274c:	6862      	ldr	r2, [r4, #4]
 801274e:	68db      	ldr	r3, [r3, #12]
 8012750:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012754:	6021      	str	r1, [r4, #0]
 8012756:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801275a:	bd70      	pop	{r4, r5, r6, pc}
 801275c:	08016eac 	.word	0x08016eac
 8012760:	08016f2c 	.word	0x08016f2c

08012764 <__multadd>:
 8012764:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012768:	690d      	ldr	r5, [r1, #16]
 801276a:	4607      	mov	r7, r0
 801276c:	460c      	mov	r4, r1
 801276e:	461e      	mov	r6, r3
 8012770:	f101 0c14 	add.w	ip, r1, #20
 8012774:	2000      	movs	r0, #0
 8012776:	f8dc 3000 	ldr.w	r3, [ip]
 801277a:	b299      	uxth	r1, r3
 801277c:	fb02 6101 	mla	r1, r2, r1, r6
 8012780:	0c1e      	lsrs	r6, r3, #16
 8012782:	0c0b      	lsrs	r3, r1, #16
 8012784:	fb02 3306 	mla	r3, r2, r6, r3
 8012788:	b289      	uxth	r1, r1
 801278a:	3001      	adds	r0, #1
 801278c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012790:	4285      	cmp	r5, r0
 8012792:	f84c 1b04 	str.w	r1, [ip], #4
 8012796:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801279a:	dcec      	bgt.n	8012776 <__multadd+0x12>
 801279c:	b30e      	cbz	r6, 80127e2 <__multadd+0x7e>
 801279e:	68a3      	ldr	r3, [r4, #8]
 80127a0:	42ab      	cmp	r3, r5
 80127a2:	dc19      	bgt.n	80127d8 <__multadd+0x74>
 80127a4:	6861      	ldr	r1, [r4, #4]
 80127a6:	4638      	mov	r0, r7
 80127a8:	3101      	adds	r1, #1
 80127aa:	f7ff ff79 	bl	80126a0 <_Balloc>
 80127ae:	4680      	mov	r8, r0
 80127b0:	b928      	cbnz	r0, 80127be <__multadd+0x5a>
 80127b2:	4602      	mov	r2, r0
 80127b4:	4b0c      	ldr	r3, [pc, #48]	@ (80127e8 <__multadd+0x84>)
 80127b6:	480d      	ldr	r0, [pc, #52]	@ (80127ec <__multadd+0x88>)
 80127b8:	21ba      	movs	r1, #186	@ 0xba
 80127ba:	f002 f86d 	bl	8014898 <__assert_func>
 80127be:	6922      	ldr	r2, [r4, #16]
 80127c0:	3202      	adds	r2, #2
 80127c2:	f104 010c 	add.w	r1, r4, #12
 80127c6:	0092      	lsls	r2, r2, #2
 80127c8:	300c      	adds	r0, #12
 80127ca:	f7ff f806 	bl	80117da <memcpy>
 80127ce:	4621      	mov	r1, r4
 80127d0:	4638      	mov	r0, r7
 80127d2:	f7ff ffa5 	bl	8012720 <_Bfree>
 80127d6:	4644      	mov	r4, r8
 80127d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80127dc:	3501      	adds	r5, #1
 80127de:	615e      	str	r6, [r3, #20]
 80127e0:	6125      	str	r5, [r4, #16]
 80127e2:	4620      	mov	r0, r4
 80127e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80127e8:	08016f1b 	.word	0x08016f1b
 80127ec:	08016f2c 	.word	0x08016f2c

080127f0 <__s2b>:
 80127f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80127f4:	460c      	mov	r4, r1
 80127f6:	4615      	mov	r5, r2
 80127f8:	461f      	mov	r7, r3
 80127fa:	2209      	movs	r2, #9
 80127fc:	3308      	adds	r3, #8
 80127fe:	4606      	mov	r6, r0
 8012800:	fb93 f3f2 	sdiv	r3, r3, r2
 8012804:	2100      	movs	r1, #0
 8012806:	2201      	movs	r2, #1
 8012808:	429a      	cmp	r2, r3
 801280a:	db09      	blt.n	8012820 <__s2b+0x30>
 801280c:	4630      	mov	r0, r6
 801280e:	f7ff ff47 	bl	80126a0 <_Balloc>
 8012812:	b940      	cbnz	r0, 8012826 <__s2b+0x36>
 8012814:	4602      	mov	r2, r0
 8012816:	4b19      	ldr	r3, [pc, #100]	@ (801287c <__s2b+0x8c>)
 8012818:	4819      	ldr	r0, [pc, #100]	@ (8012880 <__s2b+0x90>)
 801281a:	21d3      	movs	r1, #211	@ 0xd3
 801281c:	f002 f83c 	bl	8014898 <__assert_func>
 8012820:	0052      	lsls	r2, r2, #1
 8012822:	3101      	adds	r1, #1
 8012824:	e7f0      	b.n	8012808 <__s2b+0x18>
 8012826:	9b08      	ldr	r3, [sp, #32]
 8012828:	6143      	str	r3, [r0, #20]
 801282a:	2d09      	cmp	r5, #9
 801282c:	f04f 0301 	mov.w	r3, #1
 8012830:	6103      	str	r3, [r0, #16]
 8012832:	dd16      	ble.n	8012862 <__s2b+0x72>
 8012834:	f104 0909 	add.w	r9, r4, #9
 8012838:	46c8      	mov	r8, r9
 801283a:	442c      	add	r4, r5
 801283c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8012840:	4601      	mov	r1, r0
 8012842:	3b30      	subs	r3, #48	@ 0x30
 8012844:	220a      	movs	r2, #10
 8012846:	4630      	mov	r0, r6
 8012848:	f7ff ff8c 	bl	8012764 <__multadd>
 801284c:	45a0      	cmp	r8, r4
 801284e:	d1f5      	bne.n	801283c <__s2b+0x4c>
 8012850:	f1a5 0408 	sub.w	r4, r5, #8
 8012854:	444c      	add	r4, r9
 8012856:	1b2d      	subs	r5, r5, r4
 8012858:	1963      	adds	r3, r4, r5
 801285a:	42bb      	cmp	r3, r7
 801285c:	db04      	blt.n	8012868 <__s2b+0x78>
 801285e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012862:	340a      	adds	r4, #10
 8012864:	2509      	movs	r5, #9
 8012866:	e7f6      	b.n	8012856 <__s2b+0x66>
 8012868:	f814 3b01 	ldrb.w	r3, [r4], #1
 801286c:	4601      	mov	r1, r0
 801286e:	3b30      	subs	r3, #48	@ 0x30
 8012870:	220a      	movs	r2, #10
 8012872:	4630      	mov	r0, r6
 8012874:	f7ff ff76 	bl	8012764 <__multadd>
 8012878:	e7ee      	b.n	8012858 <__s2b+0x68>
 801287a:	bf00      	nop
 801287c:	08016f1b 	.word	0x08016f1b
 8012880:	08016f2c 	.word	0x08016f2c

08012884 <__hi0bits>:
 8012884:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8012888:	4603      	mov	r3, r0
 801288a:	bf36      	itet	cc
 801288c:	0403      	lslcc	r3, r0, #16
 801288e:	2000      	movcs	r0, #0
 8012890:	2010      	movcc	r0, #16
 8012892:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8012896:	bf3c      	itt	cc
 8012898:	021b      	lslcc	r3, r3, #8
 801289a:	3008      	addcc	r0, #8
 801289c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80128a0:	bf3c      	itt	cc
 80128a2:	011b      	lslcc	r3, r3, #4
 80128a4:	3004      	addcc	r0, #4
 80128a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80128aa:	bf3c      	itt	cc
 80128ac:	009b      	lslcc	r3, r3, #2
 80128ae:	3002      	addcc	r0, #2
 80128b0:	2b00      	cmp	r3, #0
 80128b2:	db05      	blt.n	80128c0 <__hi0bits+0x3c>
 80128b4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80128b8:	f100 0001 	add.w	r0, r0, #1
 80128bc:	bf08      	it	eq
 80128be:	2020      	moveq	r0, #32
 80128c0:	4770      	bx	lr

080128c2 <__lo0bits>:
 80128c2:	6803      	ldr	r3, [r0, #0]
 80128c4:	4602      	mov	r2, r0
 80128c6:	f013 0007 	ands.w	r0, r3, #7
 80128ca:	d00b      	beq.n	80128e4 <__lo0bits+0x22>
 80128cc:	07d9      	lsls	r1, r3, #31
 80128ce:	d421      	bmi.n	8012914 <__lo0bits+0x52>
 80128d0:	0798      	lsls	r0, r3, #30
 80128d2:	bf49      	itett	mi
 80128d4:	085b      	lsrmi	r3, r3, #1
 80128d6:	089b      	lsrpl	r3, r3, #2
 80128d8:	2001      	movmi	r0, #1
 80128da:	6013      	strmi	r3, [r2, #0]
 80128dc:	bf5c      	itt	pl
 80128de:	6013      	strpl	r3, [r2, #0]
 80128e0:	2002      	movpl	r0, #2
 80128e2:	4770      	bx	lr
 80128e4:	b299      	uxth	r1, r3
 80128e6:	b909      	cbnz	r1, 80128ec <__lo0bits+0x2a>
 80128e8:	0c1b      	lsrs	r3, r3, #16
 80128ea:	2010      	movs	r0, #16
 80128ec:	b2d9      	uxtb	r1, r3
 80128ee:	b909      	cbnz	r1, 80128f4 <__lo0bits+0x32>
 80128f0:	3008      	adds	r0, #8
 80128f2:	0a1b      	lsrs	r3, r3, #8
 80128f4:	0719      	lsls	r1, r3, #28
 80128f6:	bf04      	itt	eq
 80128f8:	091b      	lsreq	r3, r3, #4
 80128fa:	3004      	addeq	r0, #4
 80128fc:	0799      	lsls	r1, r3, #30
 80128fe:	bf04      	itt	eq
 8012900:	089b      	lsreq	r3, r3, #2
 8012902:	3002      	addeq	r0, #2
 8012904:	07d9      	lsls	r1, r3, #31
 8012906:	d403      	bmi.n	8012910 <__lo0bits+0x4e>
 8012908:	085b      	lsrs	r3, r3, #1
 801290a:	f100 0001 	add.w	r0, r0, #1
 801290e:	d003      	beq.n	8012918 <__lo0bits+0x56>
 8012910:	6013      	str	r3, [r2, #0]
 8012912:	4770      	bx	lr
 8012914:	2000      	movs	r0, #0
 8012916:	4770      	bx	lr
 8012918:	2020      	movs	r0, #32
 801291a:	4770      	bx	lr

0801291c <__i2b>:
 801291c:	b510      	push	{r4, lr}
 801291e:	460c      	mov	r4, r1
 8012920:	2101      	movs	r1, #1
 8012922:	f7ff febd 	bl	80126a0 <_Balloc>
 8012926:	4602      	mov	r2, r0
 8012928:	b928      	cbnz	r0, 8012936 <__i2b+0x1a>
 801292a:	4b05      	ldr	r3, [pc, #20]	@ (8012940 <__i2b+0x24>)
 801292c:	4805      	ldr	r0, [pc, #20]	@ (8012944 <__i2b+0x28>)
 801292e:	f240 1145 	movw	r1, #325	@ 0x145
 8012932:	f001 ffb1 	bl	8014898 <__assert_func>
 8012936:	2301      	movs	r3, #1
 8012938:	6144      	str	r4, [r0, #20]
 801293a:	6103      	str	r3, [r0, #16]
 801293c:	bd10      	pop	{r4, pc}
 801293e:	bf00      	nop
 8012940:	08016f1b 	.word	0x08016f1b
 8012944:	08016f2c 	.word	0x08016f2c

08012948 <__multiply>:
 8012948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801294c:	4614      	mov	r4, r2
 801294e:	690a      	ldr	r2, [r1, #16]
 8012950:	6923      	ldr	r3, [r4, #16]
 8012952:	429a      	cmp	r2, r3
 8012954:	bfa8      	it	ge
 8012956:	4623      	movge	r3, r4
 8012958:	460f      	mov	r7, r1
 801295a:	bfa4      	itt	ge
 801295c:	460c      	movge	r4, r1
 801295e:	461f      	movge	r7, r3
 8012960:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8012964:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8012968:	68a3      	ldr	r3, [r4, #8]
 801296a:	6861      	ldr	r1, [r4, #4]
 801296c:	eb0a 0609 	add.w	r6, sl, r9
 8012970:	42b3      	cmp	r3, r6
 8012972:	b085      	sub	sp, #20
 8012974:	bfb8      	it	lt
 8012976:	3101      	addlt	r1, #1
 8012978:	f7ff fe92 	bl	80126a0 <_Balloc>
 801297c:	b930      	cbnz	r0, 801298c <__multiply+0x44>
 801297e:	4602      	mov	r2, r0
 8012980:	4b44      	ldr	r3, [pc, #272]	@ (8012a94 <__multiply+0x14c>)
 8012982:	4845      	ldr	r0, [pc, #276]	@ (8012a98 <__multiply+0x150>)
 8012984:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8012988:	f001 ff86 	bl	8014898 <__assert_func>
 801298c:	f100 0514 	add.w	r5, r0, #20
 8012990:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8012994:	462b      	mov	r3, r5
 8012996:	2200      	movs	r2, #0
 8012998:	4543      	cmp	r3, r8
 801299a:	d321      	bcc.n	80129e0 <__multiply+0x98>
 801299c:	f107 0114 	add.w	r1, r7, #20
 80129a0:	f104 0214 	add.w	r2, r4, #20
 80129a4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80129a8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80129ac:	9302      	str	r3, [sp, #8]
 80129ae:	1b13      	subs	r3, r2, r4
 80129b0:	3b15      	subs	r3, #21
 80129b2:	f023 0303 	bic.w	r3, r3, #3
 80129b6:	3304      	adds	r3, #4
 80129b8:	f104 0715 	add.w	r7, r4, #21
 80129bc:	42ba      	cmp	r2, r7
 80129be:	bf38      	it	cc
 80129c0:	2304      	movcc	r3, #4
 80129c2:	9301      	str	r3, [sp, #4]
 80129c4:	9b02      	ldr	r3, [sp, #8]
 80129c6:	9103      	str	r1, [sp, #12]
 80129c8:	428b      	cmp	r3, r1
 80129ca:	d80c      	bhi.n	80129e6 <__multiply+0x9e>
 80129cc:	2e00      	cmp	r6, #0
 80129ce:	dd03      	ble.n	80129d8 <__multiply+0x90>
 80129d0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80129d4:	2b00      	cmp	r3, #0
 80129d6:	d05b      	beq.n	8012a90 <__multiply+0x148>
 80129d8:	6106      	str	r6, [r0, #16]
 80129da:	b005      	add	sp, #20
 80129dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80129e0:	f843 2b04 	str.w	r2, [r3], #4
 80129e4:	e7d8      	b.n	8012998 <__multiply+0x50>
 80129e6:	f8b1 a000 	ldrh.w	sl, [r1]
 80129ea:	f1ba 0f00 	cmp.w	sl, #0
 80129ee:	d024      	beq.n	8012a3a <__multiply+0xf2>
 80129f0:	f104 0e14 	add.w	lr, r4, #20
 80129f4:	46a9      	mov	r9, r5
 80129f6:	f04f 0c00 	mov.w	ip, #0
 80129fa:	f85e 7b04 	ldr.w	r7, [lr], #4
 80129fe:	f8d9 3000 	ldr.w	r3, [r9]
 8012a02:	fa1f fb87 	uxth.w	fp, r7
 8012a06:	b29b      	uxth	r3, r3
 8012a08:	fb0a 330b 	mla	r3, sl, fp, r3
 8012a0c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8012a10:	f8d9 7000 	ldr.w	r7, [r9]
 8012a14:	4463      	add	r3, ip
 8012a16:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8012a1a:	fb0a c70b 	mla	r7, sl, fp, ip
 8012a1e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8012a22:	b29b      	uxth	r3, r3
 8012a24:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8012a28:	4572      	cmp	r2, lr
 8012a2a:	f849 3b04 	str.w	r3, [r9], #4
 8012a2e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8012a32:	d8e2      	bhi.n	80129fa <__multiply+0xb2>
 8012a34:	9b01      	ldr	r3, [sp, #4]
 8012a36:	f845 c003 	str.w	ip, [r5, r3]
 8012a3a:	9b03      	ldr	r3, [sp, #12]
 8012a3c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8012a40:	3104      	adds	r1, #4
 8012a42:	f1b9 0f00 	cmp.w	r9, #0
 8012a46:	d021      	beq.n	8012a8c <__multiply+0x144>
 8012a48:	682b      	ldr	r3, [r5, #0]
 8012a4a:	f104 0c14 	add.w	ip, r4, #20
 8012a4e:	46ae      	mov	lr, r5
 8012a50:	f04f 0a00 	mov.w	sl, #0
 8012a54:	f8bc b000 	ldrh.w	fp, [ip]
 8012a58:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8012a5c:	fb09 770b 	mla	r7, r9, fp, r7
 8012a60:	4457      	add	r7, sl
 8012a62:	b29b      	uxth	r3, r3
 8012a64:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8012a68:	f84e 3b04 	str.w	r3, [lr], #4
 8012a6c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012a70:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012a74:	f8be 3000 	ldrh.w	r3, [lr]
 8012a78:	fb09 330a 	mla	r3, r9, sl, r3
 8012a7c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8012a80:	4562      	cmp	r2, ip
 8012a82:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012a86:	d8e5      	bhi.n	8012a54 <__multiply+0x10c>
 8012a88:	9f01      	ldr	r7, [sp, #4]
 8012a8a:	51eb      	str	r3, [r5, r7]
 8012a8c:	3504      	adds	r5, #4
 8012a8e:	e799      	b.n	80129c4 <__multiply+0x7c>
 8012a90:	3e01      	subs	r6, #1
 8012a92:	e79b      	b.n	80129cc <__multiply+0x84>
 8012a94:	08016f1b 	.word	0x08016f1b
 8012a98:	08016f2c 	.word	0x08016f2c

08012a9c <__pow5mult>:
 8012a9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012aa0:	4615      	mov	r5, r2
 8012aa2:	f012 0203 	ands.w	r2, r2, #3
 8012aa6:	4607      	mov	r7, r0
 8012aa8:	460e      	mov	r6, r1
 8012aaa:	d007      	beq.n	8012abc <__pow5mult+0x20>
 8012aac:	4c25      	ldr	r4, [pc, #148]	@ (8012b44 <__pow5mult+0xa8>)
 8012aae:	3a01      	subs	r2, #1
 8012ab0:	2300      	movs	r3, #0
 8012ab2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012ab6:	f7ff fe55 	bl	8012764 <__multadd>
 8012aba:	4606      	mov	r6, r0
 8012abc:	10ad      	asrs	r5, r5, #2
 8012abe:	d03d      	beq.n	8012b3c <__pow5mult+0xa0>
 8012ac0:	69fc      	ldr	r4, [r7, #28]
 8012ac2:	b97c      	cbnz	r4, 8012ae4 <__pow5mult+0x48>
 8012ac4:	2010      	movs	r0, #16
 8012ac6:	f7ff fd35 	bl	8012534 <malloc>
 8012aca:	4602      	mov	r2, r0
 8012acc:	61f8      	str	r0, [r7, #28]
 8012ace:	b928      	cbnz	r0, 8012adc <__pow5mult+0x40>
 8012ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8012b48 <__pow5mult+0xac>)
 8012ad2:	481e      	ldr	r0, [pc, #120]	@ (8012b4c <__pow5mult+0xb0>)
 8012ad4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8012ad8:	f001 fede 	bl	8014898 <__assert_func>
 8012adc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012ae0:	6004      	str	r4, [r0, #0]
 8012ae2:	60c4      	str	r4, [r0, #12]
 8012ae4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8012ae8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012aec:	b94c      	cbnz	r4, 8012b02 <__pow5mult+0x66>
 8012aee:	f240 2171 	movw	r1, #625	@ 0x271
 8012af2:	4638      	mov	r0, r7
 8012af4:	f7ff ff12 	bl	801291c <__i2b>
 8012af8:	2300      	movs	r3, #0
 8012afa:	f8c8 0008 	str.w	r0, [r8, #8]
 8012afe:	4604      	mov	r4, r0
 8012b00:	6003      	str	r3, [r0, #0]
 8012b02:	f04f 0900 	mov.w	r9, #0
 8012b06:	07eb      	lsls	r3, r5, #31
 8012b08:	d50a      	bpl.n	8012b20 <__pow5mult+0x84>
 8012b0a:	4631      	mov	r1, r6
 8012b0c:	4622      	mov	r2, r4
 8012b0e:	4638      	mov	r0, r7
 8012b10:	f7ff ff1a 	bl	8012948 <__multiply>
 8012b14:	4631      	mov	r1, r6
 8012b16:	4680      	mov	r8, r0
 8012b18:	4638      	mov	r0, r7
 8012b1a:	f7ff fe01 	bl	8012720 <_Bfree>
 8012b1e:	4646      	mov	r6, r8
 8012b20:	106d      	asrs	r5, r5, #1
 8012b22:	d00b      	beq.n	8012b3c <__pow5mult+0xa0>
 8012b24:	6820      	ldr	r0, [r4, #0]
 8012b26:	b938      	cbnz	r0, 8012b38 <__pow5mult+0x9c>
 8012b28:	4622      	mov	r2, r4
 8012b2a:	4621      	mov	r1, r4
 8012b2c:	4638      	mov	r0, r7
 8012b2e:	f7ff ff0b 	bl	8012948 <__multiply>
 8012b32:	6020      	str	r0, [r4, #0]
 8012b34:	f8c0 9000 	str.w	r9, [r0]
 8012b38:	4604      	mov	r4, r0
 8012b3a:	e7e4      	b.n	8012b06 <__pow5mult+0x6a>
 8012b3c:	4630      	mov	r0, r6
 8012b3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b42:	bf00      	nop
 8012b44:	08016f88 	.word	0x08016f88
 8012b48:	08016eac 	.word	0x08016eac
 8012b4c:	08016f2c 	.word	0x08016f2c

08012b50 <__lshift>:
 8012b50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012b54:	460c      	mov	r4, r1
 8012b56:	6849      	ldr	r1, [r1, #4]
 8012b58:	6923      	ldr	r3, [r4, #16]
 8012b5a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012b5e:	68a3      	ldr	r3, [r4, #8]
 8012b60:	4607      	mov	r7, r0
 8012b62:	4691      	mov	r9, r2
 8012b64:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012b68:	f108 0601 	add.w	r6, r8, #1
 8012b6c:	42b3      	cmp	r3, r6
 8012b6e:	db0b      	blt.n	8012b88 <__lshift+0x38>
 8012b70:	4638      	mov	r0, r7
 8012b72:	f7ff fd95 	bl	80126a0 <_Balloc>
 8012b76:	4605      	mov	r5, r0
 8012b78:	b948      	cbnz	r0, 8012b8e <__lshift+0x3e>
 8012b7a:	4602      	mov	r2, r0
 8012b7c:	4b28      	ldr	r3, [pc, #160]	@ (8012c20 <__lshift+0xd0>)
 8012b7e:	4829      	ldr	r0, [pc, #164]	@ (8012c24 <__lshift+0xd4>)
 8012b80:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8012b84:	f001 fe88 	bl	8014898 <__assert_func>
 8012b88:	3101      	adds	r1, #1
 8012b8a:	005b      	lsls	r3, r3, #1
 8012b8c:	e7ee      	b.n	8012b6c <__lshift+0x1c>
 8012b8e:	2300      	movs	r3, #0
 8012b90:	f100 0114 	add.w	r1, r0, #20
 8012b94:	f100 0210 	add.w	r2, r0, #16
 8012b98:	4618      	mov	r0, r3
 8012b9a:	4553      	cmp	r3, sl
 8012b9c:	db33      	blt.n	8012c06 <__lshift+0xb6>
 8012b9e:	6920      	ldr	r0, [r4, #16]
 8012ba0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012ba4:	f104 0314 	add.w	r3, r4, #20
 8012ba8:	f019 091f 	ands.w	r9, r9, #31
 8012bac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012bb0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012bb4:	d02b      	beq.n	8012c0e <__lshift+0xbe>
 8012bb6:	f1c9 0e20 	rsb	lr, r9, #32
 8012bba:	468a      	mov	sl, r1
 8012bbc:	2200      	movs	r2, #0
 8012bbe:	6818      	ldr	r0, [r3, #0]
 8012bc0:	fa00 f009 	lsl.w	r0, r0, r9
 8012bc4:	4310      	orrs	r0, r2
 8012bc6:	f84a 0b04 	str.w	r0, [sl], #4
 8012bca:	f853 2b04 	ldr.w	r2, [r3], #4
 8012bce:	459c      	cmp	ip, r3
 8012bd0:	fa22 f20e 	lsr.w	r2, r2, lr
 8012bd4:	d8f3      	bhi.n	8012bbe <__lshift+0x6e>
 8012bd6:	ebac 0304 	sub.w	r3, ip, r4
 8012bda:	3b15      	subs	r3, #21
 8012bdc:	f023 0303 	bic.w	r3, r3, #3
 8012be0:	3304      	adds	r3, #4
 8012be2:	f104 0015 	add.w	r0, r4, #21
 8012be6:	4584      	cmp	ip, r0
 8012be8:	bf38      	it	cc
 8012bea:	2304      	movcc	r3, #4
 8012bec:	50ca      	str	r2, [r1, r3]
 8012bee:	b10a      	cbz	r2, 8012bf4 <__lshift+0xa4>
 8012bf0:	f108 0602 	add.w	r6, r8, #2
 8012bf4:	3e01      	subs	r6, #1
 8012bf6:	4638      	mov	r0, r7
 8012bf8:	612e      	str	r6, [r5, #16]
 8012bfa:	4621      	mov	r1, r4
 8012bfc:	f7ff fd90 	bl	8012720 <_Bfree>
 8012c00:	4628      	mov	r0, r5
 8012c02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012c06:	f842 0f04 	str.w	r0, [r2, #4]!
 8012c0a:	3301      	adds	r3, #1
 8012c0c:	e7c5      	b.n	8012b9a <__lshift+0x4a>
 8012c0e:	3904      	subs	r1, #4
 8012c10:	f853 2b04 	ldr.w	r2, [r3], #4
 8012c14:	f841 2f04 	str.w	r2, [r1, #4]!
 8012c18:	459c      	cmp	ip, r3
 8012c1a:	d8f9      	bhi.n	8012c10 <__lshift+0xc0>
 8012c1c:	e7ea      	b.n	8012bf4 <__lshift+0xa4>
 8012c1e:	bf00      	nop
 8012c20:	08016f1b 	.word	0x08016f1b
 8012c24:	08016f2c 	.word	0x08016f2c

08012c28 <__mcmp>:
 8012c28:	690a      	ldr	r2, [r1, #16]
 8012c2a:	4603      	mov	r3, r0
 8012c2c:	6900      	ldr	r0, [r0, #16]
 8012c2e:	1a80      	subs	r0, r0, r2
 8012c30:	b530      	push	{r4, r5, lr}
 8012c32:	d10e      	bne.n	8012c52 <__mcmp+0x2a>
 8012c34:	3314      	adds	r3, #20
 8012c36:	3114      	adds	r1, #20
 8012c38:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012c3c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8012c40:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012c44:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012c48:	4295      	cmp	r5, r2
 8012c4a:	d003      	beq.n	8012c54 <__mcmp+0x2c>
 8012c4c:	d205      	bcs.n	8012c5a <__mcmp+0x32>
 8012c4e:	f04f 30ff 	mov.w	r0, #4294967295
 8012c52:	bd30      	pop	{r4, r5, pc}
 8012c54:	42a3      	cmp	r3, r4
 8012c56:	d3f3      	bcc.n	8012c40 <__mcmp+0x18>
 8012c58:	e7fb      	b.n	8012c52 <__mcmp+0x2a>
 8012c5a:	2001      	movs	r0, #1
 8012c5c:	e7f9      	b.n	8012c52 <__mcmp+0x2a>
	...

08012c60 <__mdiff>:
 8012c60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c64:	4689      	mov	r9, r1
 8012c66:	4606      	mov	r6, r0
 8012c68:	4611      	mov	r1, r2
 8012c6a:	4648      	mov	r0, r9
 8012c6c:	4614      	mov	r4, r2
 8012c6e:	f7ff ffdb 	bl	8012c28 <__mcmp>
 8012c72:	1e05      	subs	r5, r0, #0
 8012c74:	d112      	bne.n	8012c9c <__mdiff+0x3c>
 8012c76:	4629      	mov	r1, r5
 8012c78:	4630      	mov	r0, r6
 8012c7a:	f7ff fd11 	bl	80126a0 <_Balloc>
 8012c7e:	4602      	mov	r2, r0
 8012c80:	b928      	cbnz	r0, 8012c8e <__mdiff+0x2e>
 8012c82:	4b3f      	ldr	r3, [pc, #252]	@ (8012d80 <__mdiff+0x120>)
 8012c84:	f240 2137 	movw	r1, #567	@ 0x237
 8012c88:	483e      	ldr	r0, [pc, #248]	@ (8012d84 <__mdiff+0x124>)
 8012c8a:	f001 fe05 	bl	8014898 <__assert_func>
 8012c8e:	2301      	movs	r3, #1
 8012c90:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012c94:	4610      	mov	r0, r2
 8012c96:	b003      	add	sp, #12
 8012c98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c9c:	bfbc      	itt	lt
 8012c9e:	464b      	movlt	r3, r9
 8012ca0:	46a1      	movlt	r9, r4
 8012ca2:	4630      	mov	r0, r6
 8012ca4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8012ca8:	bfba      	itte	lt
 8012caa:	461c      	movlt	r4, r3
 8012cac:	2501      	movlt	r5, #1
 8012cae:	2500      	movge	r5, #0
 8012cb0:	f7ff fcf6 	bl	80126a0 <_Balloc>
 8012cb4:	4602      	mov	r2, r0
 8012cb6:	b918      	cbnz	r0, 8012cc0 <__mdiff+0x60>
 8012cb8:	4b31      	ldr	r3, [pc, #196]	@ (8012d80 <__mdiff+0x120>)
 8012cba:	f240 2145 	movw	r1, #581	@ 0x245
 8012cbe:	e7e3      	b.n	8012c88 <__mdiff+0x28>
 8012cc0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8012cc4:	6926      	ldr	r6, [r4, #16]
 8012cc6:	60c5      	str	r5, [r0, #12]
 8012cc8:	f109 0310 	add.w	r3, r9, #16
 8012ccc:	f109 0514 	add.w	r5, r9, #20
 8012cd0:	f104 0e14 	add.w	lr, r4, #20
 8012cd4:	f100 0b14 	add.w	fp, r0, #20
 8012cd8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8012cdc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8012ce0:	9301      	str	r3, [sp, #4]
 8012ce2:	46d9      	mov	r9, fp
 8012ce4:	f04f 0c00 	mov.w	ip, #0
 8012ce8:	9b01      	ldr	r3, [sp, #4]
 8012cea:	f85e 0b04 	ldr.w	r0, [lr], #4
 8012cee:	f853 af04 	ldr.w	sl, [r3, #4]!
 8012cf2:	9301      	str	r3, [sp, #4]
 8012cf4:	fa1f f38a 	uxth.w	r3, sl
 8012cf8:	4619      	mov	r1, r3
 8012cfa:	b283      	uxth	r3, r0
 8012cfc:	1acb      	subs	r3, r1, r3
 8012cfe:	0c00      	lsrs	r0, r0, #16
 8012d00:	4463      	add	r3, ip
 8012d02:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8012d06:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8012d0a:	b29b      	uxth	r3, r3
 8012d0c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012d10:	4576      	cmp	r6, lr
 8012d12:	f849 3b04 	str.w	r3, [r9], #4
 8012d16:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012d1a:	d8e5      	bhi.n	8012ce8 <__mdiff+0x88>
 8012d1c:	1b33      	subs	r3, r6, r4
 8012d1e:	3b15      	subs	r3, #21
 8012d20:	f023 0303 	bic.w	r3, r3, #3
 8012d24:	3415      	adds	r4, #21
 8012d26:	3304      	adds	r3, #4
 8012d28:	42a6      	cmp	r6, r4
 8012d2a:	bf38      	it	cc
 8012d2c:	2304      	movcc	r3, #4
 8012d2e:	441d      	add	r5, r3
 8012d30:	445b      	add	r3, fp
 8012d32:	461e      	mov	r6, r3
 8012d34:	462c      	mov	r4, r5
 8012d36:	4544      	cmp	r4, r8
 8012d38:	d30e      	bcc.n	8012d58 <__mdiff+0xf8>
 8012d3a:	f108 0103 	add.w	r1, r8, #3
 8012d3e:	1b49      	subs	r1, r1, r5
 8012d40:	f021 0103 	bic.w	r1, r1, #3
 8012d44:	3d03      	subs	r5, #3
 8012d46:	45a8      	cmp	r8, r5
 8012d48:	bf38      	it	cc
 8012d4a:	2100      	movcc	r1, #0
 8012d4c:	440b      	add	r3, r1
 8012d4e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012d52:	b191      	cbz	r1, 8012d7a <__mdiff+0x11a>
 8012d54:	6117      	str	r7, [r2, #16]
 8012d56:	e79d      	b.n	8012c94 <__mdiff+0x34>
 8012d58:	f854 1b04 	ldr.w	r1, [r4], #4
 8012d5c:	46e6      	mov	lr, ip
 8012d5e:	0c08      	lsrs	r0, r1, #16
 8012d60:	fa1c fc81 	uxtah	ip, ip, r1
 8012d64:	4471      	add	r1, lr
 8012d66:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012d6a:	b289      	uxth	r1, r1
 8012d6c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8012d70:	f846 1b04 	str.w	r1, [r6], #4
 8012d74:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012d78:	e7dd      	b.n	8012d36 <__mdiff+0xd6>
 8012d7a:	3f01      	subs	r7, #1
 8012d7c:	e7e7      	b.n	8012d4e <__mdiff+0xee>
 8012d7e:	bf00      	nop
 8012d80:	08016f1b 	.word	0x08016f1b
 8012d84:	08016f2c 	.word	0x08016f2c

08012d88 <__ulp>:
 8012d88:	b082      	sub	sp, #8
 8012d8a:	ed8d 0b00 	vstr	d0, [sp]
 8012d8e:	9a01      	ldr	r2, [sp, #4]
 8012d90:	4b0f      	ldr	r3, [pc, #60]	@ (8012dd0 <__ulp+0x48>)
 8012d92:	4013      	ands	r3, r2
 8012d94:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8012d98:	2b00      	cmp	r3, #0
 8012d9a:	dc08      	bgt.n	8012dae <__ulp+0x26>
 8012d9c:	425b      	negs	r3, r3
 8012d9e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8012da2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8012da6:	da04      	bge.n	8012db2 <__ulp+0x2a>
 8012da8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8012dac:	4113      	asrs	r3, r2
 8012dae:	2200      	movs	r2, #0
 8012db0:	e008      	b.n	8012dc4 <__ulp+0x3c>
 8012db2:	f1a2 0314 	sub.w	r3, r2, #20
 8012db6:	2b1e      	cmp	r3, #30
 8012db8:	bfda      	itte	le
 8012dba:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8012dbe:	40da      	lsrle	r2, r3
 8012dc0:	2201      	movgt	r2, #1
 8012dc2:	2300      	movs	r3, #0
 8012dc4:	4619      	mov	r1, r3
 8012dc6:	4610      	mov	r0, r2
 8012dc8:	ec41 0b10 	vmov	d0, r0, r1
 8012dcc:	b002      	add	sp, #8
 8012dce:	4770      	bx	lr
 8012dd0:	7ff00000 	.word	0x7ff00000

08012dd4 <__b2d>:
 8012dd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012dd8:	6906      	ldr	r6, [r0, #16]
 8012dda:	f100 0814 	add.w	r8, r0, #20
 8012dde:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8012de2:	1f37      	subs	r7, r6, #4
 8012de4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8012de8:	4610      	mov	r0, r2
 8012dea:	f7ff fd4b 	bl	8012884 <__hi0bits>
 8012dee:	f1c0 0320 	rsb	r3, r0, #32
 8012df2:	280a      	cmp	r0, #10
 8012df4:	600b      	str	r3, [r1, #0]
 8012df6:	491b      	ldr	r1, [pc, #108]	@ (8012e64 <__b2d+0x90>)
 8012df8:	dc15      	bgt.n	8012e26 <__b2d+0x52>
 8012dfa:	f1c0 0c0b 	rsb	ip, r0, #11
 8012dfe:	fa22 f30c 	lsr.w	r3, r2, ip
 8012e02:	45b8      	cmp	r8, r7
 8012e04:	ea43 0501 	orr.w	r5, r3, r1
 8012e08:	bf34      	ite	cc
 8012e0a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8012e0e:	2300      	movcs	r3, #0
 8012e10:	3015      	adds	r0, #21
 8012e12:	fa02 f000 	lsl.w	r0, r2, r0
 8012e16:	fa23 f30c 	lsr.w	r3, r3, ip
 8012e1a:	4303      	orrs	r3, r0
 8012e1c:	461c      	mov	r4, r3
 8012e1e:	ec45 4b10 	vmov	d0, r4, r5
 8012e22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012e26:	45b8      	cmp	r8, r7
 8012e28:	bf3a      	itte	cc
 8012e2a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8012e2e:	f1a6 0708 	subcc.w	r7, r6, #8
 8012e32:	2300      	movcs	r3, #0
 8012e34:	380b      	subs	r0, #11
 8012e36:	d012      	beq.n	8012e5e <__b2d+0x8a>
 8012e38:	f1c0 0120 	rsb	r1, r0, #32
 8012e3c:	fa23 f401 	lsr.w	r4, r3, r1
 8012e40:	4082      	lsls	r2, r0
 8012e42:	4322      	orrs	r2, r4
 8012e44:	4547      	cmp	r7, r8
 8012e46:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8012e4a:	bf8c      	ite	hi
 8012e4c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8012e50:	2200      	movls	r2, #0
 8012e52:	4083      	lsls	r3, r0
 8012e54:	40ca      	lsrs	r2, r1
 8012e56:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8012e5a:	4313      	orrs	r3, r2
 8012e5c:	e7de      	b.n	8012e1c <__b2d+0x48>
 8012e5e:	ea42 0501 	orr.w	r5, r2, r1
 8012e62:	e7db      	b.n	8012e1c <__b2d+0x48>
 8012e64:	3ff00000 	.word	0x3ff00000

08012e68 <__d2b>:
 8012e68:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012e6c:	460f      	mov	r7, r1
 8012e6e:	2101      	movs	r1, #1
 8012e70:	ec59 8b10 	vmov	r8, r9, d0
 8012e74:	4616      	mov	r6, r2
 8012e76:	f7ff fc13 	bl	80126a0 <_Balloc>
 8012e7a:	4604      	mov	r4, r0
 8012e7c:	b930      	cbnz	r0, 8012e8c <__d2b+0x24>
 8012e7e:	4602      	mov	r2, r0
 8012e80:	4b23      	ldr	r3, [pc, #140]	@ (8012f10 <__d2b+0xa8>)
 8012e82:	4824      	ldr	r0, [pc, #144]	@ (8012f14 <__d2b+0xac>)
 8012e84:	f240 310f 	movw	r1, #783	@ 0x30f
 8012e88:	f001 fd06 	bl	8014898 <__assert_func>
 8012e8c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012e90:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012e94:	b10d      	cbz	r5, 8012e9a <__d2b+0x32>
 8012e96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012e9a:	9301      	str	r3, [sp, #4]
 8012e9c:	f1b8 0300 	subs.w	r3, r8, #0
 8012ea0:	d023      	beq.n	8012eea <__d2b+0x82>
 8012ea2:	4668      	mov	r0, sp
 8012ea4:	9300      	str	r3, [sp, #0]
 8012ea6:	f7ff fd0c 	bl	80128c2 <__lo0bits>
 8012eaa:	e9dd 1200 	ldrd	r1, r2, [sp]
 8012eae:	b1d0      	cbz	r0, 8012ee6 <__d2b+0x7e>
 8012eb0:	f1c0 0320 	rsb	r3, r0, #32
 8012eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8012eb8:	430b      	orrs	r3, r1
 8012eba:	40c2      	lsrs	r2, r0
 8012ebc:	6163      	str	r3, [r4, #20]
 8012ebe:	9201      	str	r2, [sp, #4]
 8012ec0:	9b01      	ldr	r3, [sp, #4]
 8012ec2:	61a3      	str	r3, [r4, #24]
 8012ec4:	2b00      	cmp	r3, #0
 8012ec6:	bf0c      	ite	eq
 8012ec8:	2201      	moveq	r2, #1
 8012eca:	2202      	movne	r2, #2
 8012ecc:	6122      	str	r2, [r4, #16]
 8012ece:	b1a5      	cbz	r5, 8012efa <__d2b+0x92>
 8012ed0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8012ed4:	4405      	add	r5, r0
 8012ed6:	603d      	str	r5, [r7, #0]
 8012ed8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8012edc:	6030      	str	r0, [r6, #0]
 8012ede:	4620      	mov	r0, r4
 8012ee0:	b003      	add	sp, #12
 8012ee2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012ee6:	6161      	str	r1, [r4, #20]
 8012ee8:	e7ea      	b.n	8012ec0 <__d2b+0x58>
 8012eea:	a801      	add	r0, sp, #4
 8012eec:	f7ff fce9 	bl	80128c2 <__lo0bits>
 8012ef0:	9b01      	ldr	r3, [sp, #4]
 8012ef2:	6163      	str	r3, [r4, #20]
 8012ef4:	3020      	adds	r0, #32
 8012ef6:	2201      	movs	r2, #1
 8012ef8:	e7e8      	b.n	8012ecc <__d2b+0x64>
 8012efa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012efe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012f02:	6038      	str	r0, [r7, #0]
 8012f04:	6918      	ldr	r0, [r3, #16]
 8012f06:	f7ff fcbd 	bl	8012884 <__hi0bits>
 8012f0a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012f0e:	e7e5      	b.n	8012edc <__d2b+0x74>
 8012f10:	08016f1b 	.word	0x08016f1b
 8012f14:	08016f2c 	.word	0x08016f2c

08012f18 <__ratio>:
 8012f18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f1c:	b085      	sub	sp, #20
 8012f1e:	e9cd 1000 	strd	r1, r0, [sp]
 8012f22:	a902      	add	r1, sp, #8
 8012f24:	f7ff ff56 	bl	8012dd4 <__b2d>
 8012f28:	9800      	ldr	r0, [sp, #0]
 8012f2a:	a903      	add	r1, sp, #12
 8012f2c:	ec55 4b10 	vmov	r4, r5, d0
 8012f30:	f7ff ff50 	bl	8012dd4 <__b2d>
 8012f34:	9b01      	ldr	r3, [sp, #4]
 8012f36:	6919      	ldr	r1, [r3, #16]
 8012f38:	9b00      	ldr	r3, [sp, #0]
 8012f3a:	691b      	ldr	r3, [r3, #16]
 8012f3c:	1ac9      	subs	r1, r1, r3
 8012f3e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8012f42:	1a9b      	subs	r3, r3, r2
 8012f44:	ec5b ab10 	vmov	sl, fp, d0
 8012f48:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8012f4c:	2b00      	cmp	r3, #0
 8012f4e:	bfce      	itee	gt
 8012f50:	462a      	movgt	r2, r5
 8012f52:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8012f56:	465a      	movle	r2, fp
 8012f58:	462f      	mov	r7, r5
 8012f5a:	46d9      	mov	r9, fp
 8012f5c:	bfcc      	ite	gt
 8012f5e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8012f62:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8012f66:	464b      	mov	r3, r9
 8012f68:	4652      	mov	r2, sl
 8012f6a:	4620      	mov	r0, r4
 8012f6c:	4639      	mov	r1, r7
 8012f6e:	f7ed fc95 	bl	800089c <__aeabi_ddiv>
 8012f72:	ec41 0b10 	vmov	d0, r0, r1
 8012f76:	b005      	add	sp, #20
 8012f78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012f7c <__copybits>:
 8012f7c:	3901      	subs	r1, #1
 8012f7e:	b570      	push	{r4, r5, r6, lr}
 8012f80:	1149      	asrs	r1, r1, #5
 8012f82:	6914      	ldr	r4, [r2, #16]
 8012f84:	3101      	adds	r1, #1
 8012f86:	f102 0314 	add.w	r3, r2, #20
 8012f8a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012f8e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012f92:	1f05      	subs	r5, r0, #4
 8012f94:	42a3      	cmp	r3, r4
 8012f96:	d30c      	bcc.n	8012fb2 <__copybits+0x36>
 8012f98:	1aa3      	subs	r3, r4, r2
 8012f9a:	3b11      	subs	r3, #17
 8012f9c:	f023 0303 	bic.w	r3, r3, #3
 8012fa0:	3211      	adds	r2, #17
 8012fa2:	42a2      	cmp	r2, r4
 8012fa4:	bf88      	it	hi
 8012fa6:	2300      	movhi	r3, #0
 8012fa8:	4418      	add	r0, r3
 8012faa:	2300      	movs	r3, #0
 8012fac:	4288      	cmp	r0, r1
 8012fae:	d305      	bcc.n	8012fbc <__copybits+0x40>
 8012fb0:	bd70      	pop	{r4, r5, r6, pc}
 8012fb2:	f853 6b04 	ldr.w	r6, [r3], #4
 8012fb6:	f845 6f04 	str.w	r6, [r5, #4]!
 8012fba:	e7eb      	b.n	8012f94 <__copybits+0x18>
 8012fbc:	f840 3b04 	str.w	r3, [r0], #4
 8012fc0:	e7f4      	b.n	8012fac <__copybits+0x30>

08012fc2 <__any_on>:
 8012fc2:	f100 0214 	add.w	r2, r0, #20
 8012fc6:	6900      	ldr	r0, [r0, #16]
 8012fc8:	114b      	asrs	r3, r1, #5
 8012fca:	4298      	cmp	r0, r3
 8012fcc:	b510      	push	{r4, lr}
 8012fce:	db11      	blt.n	8012ff4 <__any_on+0x32>
 8012fd0:	dd0a      	ble.n	8012fe8 <__any_on+0x26>
 8012fd2:	f011 011f 	ands.w	r1, r1, #31
 8012fd6:	d007      	beq.n	8012fe8 <__any_on+0x26>
 8012fd8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012fdc:	fa24 f001 	lsr.w	r0, r4, r1
 8012fe0:	fa00 f101 	lsl.w	r1, r0, r1
 8012fe4:	428c      	cmp	r4, r1
 8012fe6:	d10b      	bne.n	8013000 <__any_on+0x3e>
 8012fe8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012fec:	4293      	cmp	r3, r2
 8012fee:	d803      	bhi.n	8012ff8 <__any_on+0x36>
 8012ff0:	2000      	movs	r0, #0
 8012ff2:	bd10      	pop	{r4, pc}
 8012ff4:	4603      	mov	r3, r0
 8012ff6:	e7f7      	b.n	8012fe8 <__any_on+0x26>
 8012ff8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012ffc:	2900      	cmp	r1, #0
 8012ffe:	d0f5      	beq.n	8012fec <__any_on+0x2a>
 8013000:	2001      	movs	r0, #1
 8013002:	e7f6      	b.n	8012ff2 <__any_on+0x30>

08013004 <sulp>:
 8013004:	b570      	push	{r4, r5, r6, lr}
 8013006:	4604      	mov	r4, r0
 8013008:	460d      	mov	r5, r1
 801300a:	ec45 4b10 	vmov	d0, r4, r5
 801300e:	4616      	mov	r6, r2
 8013010:	f7ff feba 	bl	8012d88 <__ulp>
 8013014:	ec51 0b10 	vmov	r0, r1, d0
 8013018:	b17e      	cbz	r6, 801303a <sulp+0x36>
 801301a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801301e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8013022:	2b00      	cmp	r3, #0
 8013024:	dd09      	ble.n	801303a <sulp+0x36>
 8013026:	051b      	lsls	r3, r3, #20
 8013028:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 801302c:	2400      	movs	r4, #0
 801302e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8013032:	4622      	mov	r2, r4
 8013034:	462b      	mov	r3, r5
 8013036:	f7ed fb07 	bl	8000648 <__aeabi_dmul>
 801303a:	ec41 0b10 	vmov	d0, r0, r1
 801303e:	bd70      	pop	{r4, r5, r6, pc}

08013040 <_strtod_l>:
 8013040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013044:	b09f      	sub	sp, #124	@ 0x7c
 8013046:	460c      	mov	r4, r1
 8013048:	9217      	str	r2, [sp, #92]	@ 0x5c
 801304a:	2200      	movs	r2, #0
 801304c:	921a      	str	r2, [sp, #104]	@ 0x68
 801304e:	9005      	str	r0, [sp, #20]
 8013050:	f04f 0a00 	mov.w	sl, #0
 8013054:	f04f 0b00 	mov.w	fp, #0
 8013058:	460a      	mov	r2, r1
 801305a:	9219      	str	r2, [sp, #100]	@ 0x64
 801305c:	7811      	ldrb	r1, [r2, #0]
 801305e:	292b      	cmp	r1, #43	@ 0x2b
 8013060:	d04a      	beq.n	80130f8 <_strtod_l+0xb8>
 8013062:	d838      	bhi.n	80130d6 <_strtod_l+0x96>
 8013064:	290d      	cmp	r1, #13
 8013066:	d832      	bhi.n	80130ce <_strtod_l+0x8e>
 8013068:	2908      	cmp	r1, #8
 801306a:	d832      	bhi.n	80130d2 <_strtod_l+0x92>
 801306c:	2900      	cmp	r1, #0
 801306e:	d03b      	beq.n	80130e8 <_strtod_l+0xa8>
 8013070:	2200      	movs	r2, #0
 8013072:	920b      	str	r2, [sp, #44]	@ 0x2c
 8013074:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8013076:	782a      	ldrb	r2, [r5, #0]
 8013078:	2a30      	cmp	r2, #48	@ 0x30
 801307a:	f040 80b3 	bne.w	80131e4 <_strtod_l+0x1a4>
 801307e:	786a      	ldrb	r2, [r5, #1]
 8013080:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8013084:	2a58      	cmp	r2, #88	@ 0x58
 8013086:	d16e      	bne.n	8013166 <_strtod_l+0x126>
 8013088:	9302      	str	r3, [sp, #8]
 801308a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801308c:	9301      	str	r3, [sp, #4]
 801308e:	ab1a      	add	r3, sp, #104	@ 0x68
 8013090:	9300      	str	r3, [sp, #0]
 8013092:	4a8e      	ldr	r2, [pc, #568]	@ (80132cc <_strtod_l+0x28c>)
 8013094:	9805      	ldr	r0, [sp, #20]
 8013096:	ab1b      	add	r3, sp, #108	@ 0x6c
 8013098:	a919      	add	r1, sp, #100	@ 0x64
 801309a:	f001 fc97 	bl	80149cc <__gethex>
 801309e:	f010 060f 	ands.w	r6, r0, #15
 80130a2:	4604      	mov	r4, r0
 80130a4:	d005      	beq.n	80130b2 <_strtod_l+0x72>
 80130a6:	2e06      	cmp	r6, #6
 80130a8:	d128      	bne.n	80130fc <_strtod_l+0xbc>
 80130aa:	3501      	adds	r5, #1
 80130ac:	2300      	movs	r3, #0
 80130ae:	9519      	str	r5, [sp, #100]	@ 0x64
 80130b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80130b2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80130b4:	2b00      	cmp	r3, #0
 80130b6:	f040 858e 	bne.w	8013bd6 <_strtod_l+0xb96>
 80130ba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80130bc:	b1cb      	cbz	r3, 80130f2 <_strtod_l+0xb2>
 80130be:	4652      	mov	r2, sl
 80130c0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80130c4:	ec43 2b10 	vmov	d0, r2, r3
 80130c8:	b01f      	add	sp, #124	@ 0x7c
 80130ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80130ce:	2920      	cmp	r1, #32
 80130d0:	d1ce      	bne.n	8013070 <_strtod_l+0x30>
 80130d2:	3201      	adds	r2, #1
 80130d4:	e7c1      	b.n	801305a <_strtod_l+0x1a>
 80130d6:	292d      	cmp	r1, #45	@ 0x2d
 80130d8:	d1ca      	bne.n	8013070 <_strtod_l+0x30>
 80130da:	2101      	movs	r1, #1
 80130dc:	910b      	str	r1, [sp, #44]	@ 0x2c
 80130de:	1c51      	adds	r1, r2, #1
 80130e0:	9119      	str	r1, [sp, #100]	@ 0x64
 80130e2:	7852      	ldrb	r2, [r2, #1]
 80130e4:	2a00      	cmp	r2, #0
 80130e6:	d1c5      	bne.n	8013074 <_strtod_l+0x34>
 80130e8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80130ea:	9419      	str	r4, [sp, #100]	@ 0x64
 80130ec:	2b00      	cmp	r3, #0
 80130ee:	f040 8570 	bne.w	8013bd2 <_strtod_l+0xb92>
 80130f2:	4652      	mov	r2, sl
 80130f4:	465b      	mov	r3, fp
 80130f6:	e7e5      	b.n	80130c4 <_strtod_l+0x84>
 80130f8:	2100      	movs	r1, #0
 80130fa:	e7ef      	b.n	80130dc <_strtod_l+0x9c>
 80130fc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80130fe:	b13a      	cbz	r2, 8013110 <_strtod_l+0xd0>
 8013100:	2135      	movs	r1, #53	@ 0x35
 8013102:	a81c      	add	r0, sp, #112	@ 0x70
 8013104:	f7ff ff3a 	bl	8012f7c <__copybits>
 8013108:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801310a:	9805      	ldr	r0, [sp, #20]
 801310c:	f7ff fb08 	bl	8012720 <_Bfree>
 8013110:	3e01      	subs	r6, #1
 8013112:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8013114:	2e04      	cmp	r6, #4
 8013116:	d806      	bhi.n	8013126 <_strtod_l+0xe6>
 8013118:	e8df f006 	tbb	[pc, r6]
 801311c:	201d0314 	.word	0x201d0314
 8013120:	14          	.byte	0x14
 8013121:	00          	.byte	0x00
 8013122:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8013126:	05e1      	lsls	r1, r4, #23
 8013128:	bf48      	it	mi
 801312a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801312e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8013132:	0d1b      	lsrs	r3, r3, #20
 8013134:	051b      	lsls	r3, r3, #20
 8013136:	2b00      	cmp	r3, #0
 8013138:	d1bb      	bne.n	80130b2 <_strtod_l+0x72>
 801313a:	f7fe fb21 	bl	8011780 <__errno>
 801313e:	2322      	movs	r3, #34	@ 0x22
 8013140:	6003      	str	r3, [r0, #0]
 8013142:	e7b6      	b.n	80130b2 <_strtod_l+0x72>
 8013144:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8013148:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801314c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8013150:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8013154:	e7e7      	b.n	8013126 <_strtod_l+0xe6>
 8013156:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80132d4 <_strtod_l+0x294>
 801315a:	e7e4      	b.n	8013126 <_strtod_l+0xe6>
 801315c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8013160:	f04f 3aff 	mov.w	sl, #4294967295
 8013164:	e7df      	b.n	8013126 <_strtod_l+0xe6>
 8013166:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013168:	1c5a      	adds	r2, r3, #1
 801316a:	9219      	str	r2, [sp, #100]	@ 0x64
 801316c:	785b      	ldrb	r3, [r3, #1]
 801316e:	2b30      	cmp	r3, #48	@ 0x30
 8013170:	d0f9      	beq.n	8013166 <_strtod_l+0x126>
 8013172:	2b00      	cmp	r3, #0
 8013174:	d09d      	beq.n	80130b2 <_strtod_l+0x72>
 8013176:	2301      	movs	r3, #1
 8013178:	9309      	str	r3, [sp, #36]	@ 0x24
 801317a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801317c:	930c      	str	r3, [sp, #48]	@ 0x30
 801317e:	2300      	movs	r3, #0
 8013180:	9308      	str	r3, [sp, #32]
 8013182:	930a      	str	r3, [sp, #40]	@ 0x28
 8013184:	461f      	mov	r7, r3
 8013186:	220a      	movs	r2, #10
 8013188:	9819      	ldr	r0, [sp, #100]	@ 0x64
 801318a:	7805      	ldrb	r5, [r0, #0]
 801318c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8013190:	b2d9      	uxtb	r1, r3
 8013192:	2909      	cmp	r1, #9
 8013194:	d928      	bls.n	80131e8 <_strtod_l+0x1a8>
 8013196:	494e      	ldr	r1, [pc, #312]	@ (80132d0 <_strtod_l+0x290>)
 8013198:	2201      	movs	r2, #1
 801319a:	f7fe fa94 	bl	80116c6 <strncmp>
 801319e:	2800      	cmp	r0, #0
 80131a0:	d032      	beq.n	8013208 <_strtod_l+0x1c8>
 80131a2:	2000      	movs	r0, #0
 80131a4:	462a      	mov	r2, r5
 80131a6:	4681      	mov	r9, r0
 80131a8:	463d      	mov	r5, r7
 80131aa:	4603      	mov	r3, r0
 80131ac:	2a65      	cmp	r2, #101	@ 0x65
 80131ae:	d001      	beq.n	80131b4 <_strtod_l+0x174>
 80131b0:	2a45      	cmp	r2, #69	@ 0x45
 80131b2:	d114      	bne.n	80131de <_strtod_l+0x19e>
 80131b4:	b91d      	cbnz	r5, 80131be <_strtod_l+0x17e>
 80131b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80131b8:	4302      	orrs	r2, r0
 80131ba:	d095      	beq.n	80130e8 <_strtod_l+0xa8>
 80131bc:	2500      	movs	r5, #0
 80131be:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80131c0:	1c62      	adds	r2, r4, #1
 80131c2:	9219      	str	r2, [sp, #100]	@ 0x64
 80131c4:	7862      	ldrb	r2, [r4, #1]
 80131c6:	2a2b      	cmp	r2, #43	@ 0x2b
 80131c8:	d077      	beq.n	80132ba <_strtod_l+0x27a>
 80131ca:	2a2d      	cmp	r2, #45	@ 0x2d
 80131cc:	d07b      	beq.n	80132c6 <_strtod_l+0x286>
 80131ce:	f04f 0c00 	mov.w	ip, #0
 80131d2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80131d6:	2909      	cmp	r1, #9
 80131d8:	f240 8082 	bls.w	80132e0 <_strtod_l+0x2a0>
 80131dc:	9419      	str	r4, [sp, #100]	@ 0x64
 80131de:	f04f 0800 	mov.w	r8, #0
 80131e2:	e0a2      	b.n	801332a <_strtod_l+0x2ea>
 80131e4:	2300      	movs	r3, #0
 80131e6:	e7c7      	b.n	8013178 <_strtod_l+0x138>
 80131e8:	2f08      	cmp	r7, #8
 80131ea:	bfd5      	itete	le
 80131ec:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80131ee:	9908      	ldrgt	r1, [sp, #32]
 80131f0:	fb02 3301 	mlale	r3, r2, r1, r3
 80131f4:	fb02 3301 	mlagt	r3, r2, r1, r3
 80131f8:	f100 0001 	add.w	r0, r0, #1
 80131fc:	bfd4      	ite	le
 80131fe:	930a      	strle	r3, [sp, #40]	@ 0x28
 8013200:	9308      	strgt	r3, [sp, #32]
 8013202:	3701      	adds	r7, #1
 8013204:	9019      	str	r0, [sp, #100]	@ 0x64
 8013206:	e7bf      	b.n	8013188 <_strtod_l+0x148>
 8013208:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801320a:	1c5a      	adds	r2, r3, #1
 801320c:	9219      	str	r2, [sp, #100]	@ 0x64
 801320e:	785a      	ldrb	r2, [r3, #1]
 8013210:	b37f      	cbz	r7, 8013272 <_strtod_l+0x232>
 8013212:	4681      	mov	r9, r0
 8013214:	463d      	mov	r5, r7
 8013216:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 801321a:	2b09      	cmp	r3, #9
 801321c:	d912      	bls.n	8013244 <_strtod_l+0x204>
 801321e:	2301      	movs	r3, #1
 8013220:	e7c4      	b.n	80131ac <_strtod_l+0x16c>
 8013222:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013224:	1c5a      	adds	r2, r3, #1
 8013226:	9219      	str	r2, [sp, #100]	@ 0x64
 8013228:	785a      	ldrb	r2, [r3, #1]
 801322a:	3001      	adds	r0, #1
 801322c:	2a30      	cmp	r2, #48	@ 0x30
 801322e:	d0f8      	beq.n	8013222 <_strtod_l+0x1e2>
 8013230:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8013234:	2b08      	cmp	r3, #8
 8013236:	f200 84d3 	bhi.w	8013be0 <_strtod_l+0xba0>
 801323a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801323c:	930c      	str	r3, [sp, #48]	@ 0x30
 801323e:	4681      	mov	r9, r0
 8013240:	2000      	movs	r0, #0
 8013242:	4605      	mov	r5, r0
 8013244:	3a30      	subs	r2, #48	@ 0x30
 8013246:	f100 0301 	add.w	r3, r0, #1
 801324a:	d02a      	beq.n	80132a2 <_strtod_l+0x262>
 801324c:	4499      	add	r9, r3
 801324e:	eb00 0c05 	add.w	ip, r0, r5
 8013252:	462b      	mov	r3, r5
 8013254:	210a      	movs	r1, #10
 8013256:	4563      	cmp	r3, ip
 8013258:	d10d      	bne.n	8013276 <_strtod_l+0x236>
 801325a:	1c69      	adds	r1, r5, #1
 801325c:	4401      	add	r1, r0
 801325e:	4428      	add	r0, r5
 8013260:	2808      	cmp	r0, #8
 8013262:	dc16      	bgt.n	8013292 <_strtod_l+0x252>
 8013264:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8013266:	230a      	movs	r3, #10
 8013268:	fb03 2300 	mla	r3, r3, r0, r2
 801326c:	930a      	str	r3, [sp, #40]	@ 0x28
 801326e:	2300      	movs	r3, #0
 8013270:	e018      	b.n	80132a4 <_strtod_l+0x264>
 8013272:	4638      	mov	r0, r7
 8013274:	e7da      	b.n	801322c <_strtod_l+0x1ec>
 8013276:	2b08      	cmp	r3, #8
 8013278:	f103 0301 	add.w	r3, r3, #1
 801327c:	dc03      	bgt.n	8013286 <_strtod_l+0x246>
 801327e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8013280:	434e      	muls	r6, r1
 8013282:	960a      	str	r6, [sp, #40]	@ 0x28
 8013284:	e7e7      	b.n	8013256 <_strtod_l+0x216>
 8013286:	2b10      	cmp	r3, #16
 8013288:	bfde      	ittt	le
 801328a:	9e08      	ldrle	r6, [sp, #32]
 801328c:	434e      	mulle	r6, r1
 801328e:	9608      	strle	r6, [sp, #32]
 8013290:	e7e1      	b.n	8013256 <_strtod_l+0x216>
 8013292:	280f      	cmp	r0, #15
 8013294:	dceb      	bgt.n	801326e <_strtod_l+0x22e>
 8013296:	9808      	ldr	r0, [sp, #32]
 8013298:	230a      	movs	r3, #10
 801329a:	fb03 2300 	mla	r3, r3, r0, r2
 801329e:	9308      	str	r3, [sp, #32]
 80132a0:	e7e5      	b.n	801326e <_strtod_l+0x22e>
 80132a2:	4629      	mov	r1, r5
 80132a4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80132a6:	1c50      	adds	r0, r2, #1
 80132a8:	9019      	str	r0, [sp, #100]	@ 0x64
 80132aa:	7852      	ldrb	r2, [r2, #1]
 80132ac:	4618      	mov	r0, r3
 80132ae:	460d      	mov	r5, r1
 80132b0:	e7b1      	b.n	8013216 <_strtod_l+0x1d6>
 80132b2:	f04f 0900 	mov.w	r9, #0
 80132b6:	2301      	movs	r3, #1
 80132b8:	e77d      	b.n	80131b6 <_strtod_l+0x176>
 80132ba:	f04f 0c00 	mov.w	ip, #0
 80132be:	1ca2      	adds	r2, r4, #2
 80132c0:	9219      	str	r2, [sp, #100]	@ 0x64
 80132c2:	78a2      	ldrb	r2, [r4, #2]
 80132c4:	e785      	b.n	80131d2 <_strtod_l+0x192>
 80132c6:	f04f 0c01 	mov.w	ip, #1
 80132ca:	e7f8      	b.n	80132be <_strtod_l+0x27e>
 80132cc:	080170a0 	.word	0x080170a0
 80132d0:	08017088 	.word	0x08017088
 80132d4:	7ff00000 	.word	0x7ff00000
 80132d8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80132da:	1c51      	adds	r1, r2, #1
 80132dc:	9119      	str	r1, [sp, #100]	@ 0x64
 80132de:	7852      	ldrb	r2, [r2, #1]
 80132e0:	2a30      	cmp	r2, #48	@ 0x30
 80132e2:	d0f9      	beq.n	80132d8 <_strtod_l+0x298>
 80132e4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80132e8:	2908      	cmp	r1, #8
 80132ea:	f63f af78 	bhi.w	80131de <_strtod_l+0x19e>
 80132ee:	3a30      	subs	r2, #48	@ 0x30
 80132f0:	920e      	str	r2, [sp, #56]	@ 0x38
 80132f2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80132f4:	920f      	str	r2, [sp, #60]	@ 0x3c
 80132f6:	f04f 080a 	mov.w	r8, #10
 80132fa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80132fc:	1c56      	adds	r6, r2, #1
 80132fe:	9619      	str	r6, [sp, #100]	@ 0x64
 8013300:	7852      	ldrb	r2, [r2, #1]
 8013302:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8013306:	f1be 0f09 	cmp.w	lr, #9
 801330a:	d939      	bls.n	8013380 <_strtod_l+0x340>
 801330c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801330e:	1a76      	subs	r6, r6, r1
 8013310:	2e08      	cmp	r6, #8
 8013312:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8013316:	dc03      	bgt.n	8013320 <_strtod_l+0x2e0>
 8013318:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801331a:	4588      	cmp	r8, r1
 801331c:	bfa8      	it	ge
 801331e:	4688      	movge	r8, r1
 8013320:	f1bc 0f00 	cmp.w	ip, #0
 8013324:	d001      	beq.n	801332a <_strtod_l+0x2ea>
 8013326:	f1c8 0800 	rsb	r8, r8, #0
 801332a:	2d00      	cmp	r5, #0
 801332c:	d14e      	bne.n	80133cc <_strtod_l+0x38c>
 801332e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013330:	4308      	orrs	r0, r1
 8013332:	f47f aebe 	bne.w	80130b2 <_strtod_l+0x72>
 8013336:	2b00      	cmp	r3, #0
 8013338:	f47f aed6 	bne.w	80130e8 <_strtod_l+0xa8>
 801333c:	2a69      	cmp	r2, #105	@ 0x69
 801333e:	d028      	beq.n	8013392 <_strtod_l+0x352>
 8013340:	dc25      	bgt.n	801338e <_strtod_l+0x34e>
 8013342:	2a49      	cmp	r2, #73	@ 0x49
 8013344:	d025      	beq.n	8013392 <_strtod_l+0x352>
 8013346:	2a4e      	cmp	r2, #78	@ 0x4e
 8013348:	f47f aece 	bne.w	80130e8 <_strtod_l+0xa8>
 801334c:	499b      	ldr	r1, [pc, #620]	@ (80135bc <_strtod_l+0x57c>)
 801334e:	a819      	add	r0, sp, #100	@ 0x64
 8013350:	f001 fd5e 	bl	8014e10 <__match>
 8013354:	2800      	cmp	r0, #0
 8013356:	f43f aec7 	beq.w	80130e8 <_strtod_l+0xa8>
 801335a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801335c:	781b      	ldrb	r3, [r3, #0]
 801335e:	2b28      	cmp	r3, #40	@ 0x28
 8013360:	d12e      	bne.n	80133c0 <_strtod_l+0x380>
 8013362:	4997      	ldr	r1, [pc, #604]	@ (80135c0 <_strtod_l+0x580>)
 8013364:	aa1c      	add	r2, sp, #112	@ 0x70
 8013366:	a819      	add	r0, sp, #100	@ 0x64
 8013368:	f001 fd66 	bl	8014e38 <__hexnan>
 801336c:	2805      	cmp	r0, #5
 801336e:	d127      	bne.n	80133c0 <_strtod_l+0x380>
 8013370:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013372:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8013376:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801337a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801337e:	e698      	b.n	80130b2 <_strtod_l+0x72>
 8013380:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8013382:	fb08 2101 	mla	r1, r8, r1, r2
 8013386:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 801338a:	920e      	str	r2, [sp, #56]	@ 0x38
 801338c:	e7b5      	b.n	80132fa <_strtod_l+0x2ba>
 801338e:	2a6e      	cmp	r2, #110	@ 0x6e
 8013390:	e7da      	b.n	8013348 <_strtod_l+0x308>
 8013392:	498c      	ldr	r1, [pc, #560]	@ (80135c4 <_strtod_l+0x584>)
 8013394:	a819      	add	r0, sp, #100	@ 0x64
 8013396:	f001 fd3b 	bl	8014e10 <__match>
 801339a:	2800      	cmp	r0, #0
 801339c:	f43f aea4 	beq.w	80130e8 <_strtod_l+0xa8>
 80133a0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80133a2:	4989      	ldr	r1, [pc, #548]	@ (80135c8 <_strtod_l+0x588>)
 80133a4:	3b01      	subs	r3, #1
 80133a6:	a819      	add	r0, sp, #100	@ 0x64
 80133a8:	9319      	str	r3, [sp, #100]	@ 0x64
 80133aa:	f001 fd31 	bl	8014e10 <__match>
 80133ae:	b910      	cbnz	r0, 80133b6 <_strtod_l+0x376>
 80133b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80133b2:	3301      	adds	r3, #1
 80133b4:	9319      	str	r3, [sp, #100]	@ 0x64
 80133b6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 80135d8 <_strtod_l+0x598>
 80133ba:	f04f 0a00 	mov.w	sl, #0
 80133be:	e678      	b.n	80130b2 <_strtod_l+0x72>
 80133c0:	4882      	ldr	r0, [pc, #520]	@ (80135cc <_strtod_l+0x58c>)
 80133c2:	f001 fa61 	bl	8014888 <nan>
 80133c6:	ec5b ab10 	vmov	sl, fp, d0
 80133ca:	e672      	b.n	80130b2 <_strtod_l+0x72>
 80133cc:	eba8 0309 	sub.w	r3, r8, r9
 80133d0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80133d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80133d4:	2f00      	cmp	r7, #0
 80133d6:	bf08      	it	eq
 80133d8:	462f      	moveq	r7, r5
 80133da:	2d10      	cmp	r5, #16
 80133dc:	462c      	mov	r4, r5
 80133de:	bfa8      	it	ge
 80133e0:	2410      	movge	r4, #16
 80133e2:	f7ed f8b7 	bl	8000554 <__aeabi_ui2d>
 80133e6:	2d09      	cmp	r5, #9
 80133e8:	4682      	mov	sl, r0
 80133ea:	468b      	mov	fp, r1
 80133ec:	dc13      	bgt.n	8013416 <_strtod_l+0x3d6>
 80133ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80133f0:	2b00      	cmp	r3, #0
 80133f2:	f43f ae5e 	beq.w	80130b2 <_strtod_l+0x72>
 80133f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80133f8:	dd78      	ble.n	80134ec <_strtod_l+0x4ac>
 80133fa:	2b16      	cmp	r3, #22
 80133fc:	dc5f      	bgt.n	80134be <_strtod_l+0x47e>
 80133fe:	4974      	ldr	r1, [pc, #464]	@ (80135d0 <_strtod_l+0x590>)
 8013400:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013404:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013408:	4652      	mov	r2, sl
 801340a:	465b      	mov	r3, fp
 801340c:	f7ed f91c 	bl	8000648 <__aeabi_dmul>
 8013410:	4682      	mov	sl, r0
 8013412:	468b      	mov	fp, r1
 8013414:	e64d      	b.n	80130b2 <_strtod_l+0x72>
 8013416:	4b6e      	ldr	r3, [pc, #440]	@ (80135d0 <_strtod_l+0x590>)
 8013418:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801341c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8013420:	f7ed f912 	bl	8000648 <__aeabi_dmul>
 8013424:	4682      	mov	sl, r0
 8013426:	9808      	ldr	r0, [sp, #32]
 8013428:	468b      	mov	fp, r1
 801342a:	f7ed f893 	bl	8000554 <__aeabi_ui2d>
 801342e:	4602      	mov	r2, r0
 8013430:	460b      	mov	r3, r1
 8013432:	4650      	mov	r0, sl
 8013434:	4659      	mov	r1, fp
 8013436:	f7ec ff51 	bl	80002dc <__adddf3>
 801343a:	2d0f      	cmp	r5, #15
 801343c:	4682      	mov	sl, r0
 801343e:	468b      	mov	fp, r1
 8013440:	ddd5      	ble.n	80133ee <_strtod_l+0x3ae>
 8013442:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013444:	1b2c      	subs	r4, r5, r4
 8013446:	441c      	add	r4, r3
 8013448:	2c00      	cmp	r4, #0
 801344a:	f340 8096 	ble.w	801357a <_strtod_l+0x53a>
 801344e:	f014 030f 	ands.w	r3, r4, #15
 8013452:	d00a      	beq.n	801346a <_strtod_l+0x42a>
 8013454:	495e      	ldr	r1, [pc, #376]	@ (80135d0 <_strtod_l+0x590>)
 8013456:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801345a:	4652      	mov	r2, sl
 801345c:	465b      	mov	r3, fp
 801345e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013462:	f7ed f8f1 	bl	8000648 <__aeabi_dmul>
 8013466:	4682      	mov	sl, r0
 8013468:	468b      	mov	fp, r1
 801346a:	f034 040f 	bics.w	r4, r4, #15
 801346e:	d073      	beq.n	8013558 <_strtod_l+0x518>
 8013470:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8013474:	dd48      	ble.n	8013508 <_strtod_l+0x4c8>
 8013476:	2400      	movs	r4, #0
 8013478:	46a0      	mov	r8, r4
 801347a:	940a      	str	r4, [sp, #40]	@ 0x28
 801347c:	46a1      	mov	r9, r4
 801347e:	9a05      	ldr	r2, [sp, #20]
 8013480:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80135d8 <_strtod_l+0x598>
 8013484:	2322      	movs	r3, #34	@ 0x22
 8013486:	6013      	str	r3, [r2, #0]
 8013488:	f04f 0a00 	mov.w	sl, #0
 801348c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801348e:	2b00      	cmp	r3, #0
 8013490:	f43f ae0f 	beq.w	80130b2 <_strtod_l+0x72>
 8013494:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8013496:	9805      	ldr	r0, [sp, #20]
 8013498:	f7ff f942 	bl	8012720 <_Bfree>
 801349c:	9805      	ldr	r0, [sp, #20]
 801349e:	4649      	mov	r1, r9
 80134a0:	f7ff f93e 	bl	8012720 <_Bfree>
 80134a4:	9805      	ldr	r0, [sp, #20]
 80134a6:	4641      	mov	r1, r8
 80134a8:	f7ff f93a 	bl	8012720 <_Bfree>
 80134ac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80134ae:	9805      	ldr	r0, [sp, #20]
 80134b0:	f7ff f936 	bl	8012720 <_Bfree>
 80134b4:	9805      	ldr	r0, [sp, #20]
 80134b6:	4621      	mov	r1, r4
 80134b8:	f7ff f932 	bl	8012720 <_Bfree>
 80134bc:	e5f9      	b.n	80130b2 <_strtod_l+0x72>
 80134be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80134c0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80134c4:	4293      	cmp	r3, r2
 80134c6:	dbbc      	blt.n	8013442 <_strtod_l+0x402>
 80134c8:	4c41      	ldr	r4, [pc, #260]	@ (80135d0 <_strtod_l+0x590>)
 80134ca:	f1c5 050f 	rsb	r5, r5, #15
 80134ce:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80134d2:	4652      	mov	r2, sl
 80134d4:	465b      	mov	r3, fp
 80134d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80134da:	f7ed f8b5 	bl	8000648 <__aeabi_dmul>
 80134de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80134e0:	1b5d      	subs	r5, r3, r5
 80134e2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80134e6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80134ea:	e78f      	b.n	801340c <_strtod_l+0x3cc>
 80134ec:	3316      	adds	r3, #22
 80134ee:	dba8      	blt.n	8013442 <_strtod_l+0x402>
 80134f0:	4b37      	ldr	r3, [pc, #220]	@ (80135d0 <_strtod_l+0x590>)
 80134f2:	eba9 0808 	sub.w	r8, r9, r8
 80134f6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80134fa:	e9d8 2300 	ldrd	r2, r3, [r8]
 80134fe:	4650      	mov	r0, sl
 8013500:	4659      	mov	r1, fp
 8013502:	f7ed f9cb 	bl	800089c <__aeabi_ddiv>
 8013506:	e783      	b.n	8013410 <_strtod_l+0x3d0>
 8013508:	4b32      	ldr	r3, [pc, #200]	@ (80135d4 <_strtod_l+0x594>)
 801350a:	9308      	str	r3, [sp, #32]
 801350c:	2300      	movs	r3, #0
 801350e:	1124      	asrs	r4, r4, #4
 8013510:	4650      	mov	r0, sl
 8013512:	4659      	mov	r1, fp
 8013514:	461e      	mov	r6, r3
 8013516:	2c01      	cmp	r4, #1
 8013518:	dc21      	bgt.n	801355e <_strtod_l+0x51e>
 801351a:	b10b      	cbz	r3, 8013520 <_strtod_l+0x4e0>
 801351c:	4682      	mov	sl, r0
 801351e:	468b      	mov	fp, r1
 8013520:	492c      	ldr	r1, [pc, #176]	@ (80135d4 <_strtod_l+0x594>)
 8013522:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8013526:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801352a:	4652      	mov	r2, sl
 801352c:	465b      	mov	r3, fp
 801352e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013532:	f7ed f889 	bl	8000648 <__aeabi_dmul>
 8013536:	4b28      	ldr	r3, [pc, #160]	@ (80135d8 <_strtod_l+0x598>)
 8013538:	460a      	mov	r2, r1
 801353a:	400b      	ands	r3, r1
 801353c:	4927      	ldr	r1, [pc, #156]	@ (80135dc <_strtod_l+0x59c>)
 801353e:	428b      	cmp	r3, r1
 8013540:	4682      	mov	sl, r0
 8013542:	d898      	bhi.n	8013476 <_strtod_l+0x436>
 8013544:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8013548:	428b      	cmp	r3, r1
 801354a:	bf86      	itte	hi
 801354c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 80135e0 <_strtod_l+0x5a0>
 8013550:	f04f 3aff 	movhi.w	sl, #4294967295
 8013554:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8013558:	2300      	movs	r3, #0
 801355a:	9308      	str	r3, [sp, #32]
 801355c:	e07a      	b.n	8013654 <_strtod_l+0x614>
 801355e:	07e2      	lsls	r2, r4, #31
 8013560:	d505      	bpl.n	801356e <_strtod_l+0x52e>
 8013562:	9b08      	ldr	r3, [sp, #32]
 8013564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013568:	f7ed f86e 	bl	8000648 <__aeabi_dmul>
 801356c:	2301      	movs	r3, #1
 801356e:	9a08      	ldr	r2, [sp, #32]
 8013570:	3208      	adds	r2, #8
 8013572:	3601      	adds	r6, #1
 8013574:	1064      	asrs	r4, r4, #1
 8013576:	9208      	str	r2, [sp, #32]
 8013578:	e7cd      	b.n	8013516 <_strtod_l+0x4d6>
 801357a:	d0ed      	beq.n	8013558 <_strtod_l+0x518>
 801357c:	4264      	negs	r4, r4
 801357e:	f014 020f 	ands.w	r2, r4, #15
 8013582:	d00a      	beq.n	801359a <_strtod_l+0x55a>
 8013584:	4b12      	ldr	r3, [pc, #72]	@ (80135d0 <_strtod_l+0x590>)
 8013586:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801358a:	4650      	mov	r0, sl
 801358c:	4659      	mov	r1, fp
 801358e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013592:	f7ed f983 	bl	800089c <__aeabi_ddiv>
 8013596:	4682      	mov	sl, r0
 8013598:	468b      	mov	fp, r1
 801359a:	1124      	asrs	r4, r4, #4
 801359c:	d0dc      	beq.n	8013558 <_strtod_l+0x518>
 801359e:	2c1f      	cmp	r4, #31
 80135a0:	dd20      	ble.n	80135e4 <_strtod_l+0x5a4>
 80135a2:	2400      	movs	r4, #0
 80135a4:	46a0      	mov	r8, r4
 80135a6:	940a      	str	r4, [sp, #40]	@ 0x28
 80135a8:	46a1      	mov	r9, r4
 80135aa:	9a05      	ldr	r2, [sp, #20]
 80135ac:	2322      	movs	r3, #34	@ 0x22
 80135ae:	f04f 0a00 	mov.w	sl, #0
 80135b2:	f04f 0b00 	mov.w	fp, #0
 80135b6:	6013      	str	r3, [r2, #0]
 80135b8:	e768      	b.n	801348c <_strtod_l+0x44c>
 80135ba:	bf00      	nop
 80135bc:	08016e75 	.word	0x08016e75
 80135c0:	0801708c 	.word	0x0801708c
 80135c4:	08016e6d 	.word	0x08016e6d
 80135c8:	08016ea2 	.word	0x08016ea2
 80135cc:	08017250 	.word	0x08017250
 80135d0:	08016fc0 	.word	0x08016fc0
 80135d4:	08016f98 	.word	0x08016f98
 80135d8:	7ff00000 	.word	0x7ff00000
 80135dc:	7ca00000 	.word	0x7ca00000
 80135e0:	7fefffff 	.word	0x7fefffff
 80135e4:	f014 0310 	ands.w	r3, r4, #16
 80135e8:	bf18      	it	ne
 80135ea:	236a      	movne	r3, #106	@ 0x6a
 80135ec:	4ea9      	ldr	r6, [pc, #676]	@ (8013894 <_strtod_l+0x854>)
 80135ee:	9308      	str	r3, [sp, #32]
 80135f0:	4650      	mov	r0, sl
 80135f2:	4659      	mov	r1, fp
 80135f4:	2300      	movs	r3, #0
 80135f6:	07e2      	lsls	r2, r4, #31
 80135f8:	d504      	bpl.n	8013604 <_strtod_l+0x5c4>
 80135fa:	e9d6 2300 	ldrd	r2, r3, [r6]
 80135fe:	f7ed f823 	bl	8000648 <__aeabi_dmul>
 8013602:	2301      	movs	r3, #1
 8013604:	1064      	asrs	r4, r4, #1
 8013606:	f106 0608 	add.w	r6, r6, #8
 801360a:	d1f4      	bne.n	80135f6 <_strtod_l+0x5b6>
 801360c:	b10b      	cbz	r3, 8013612 <_strtod_l+0x5d2>
 801360e:	4682      	mov	sl, r0
 8013610:	468b      	mov	fp, r1
 8013612:	9b08      	ldr	r3, [sp, #32]
 8013614:	b1b3      	cbz	r3, 8013644 <_strtod_l+0x604>
 8013616:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801361a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 801361e:	2b00      	cmp	r3, #0
 8013620:	4659      	mov	r1, fp
 8013622:	dd0f      	ble.n	8013644 <_strtod_l+0x604>
 8013624:	2b1f      	cmp	r3, #31
 8013626:	dd55      	ble.n	80136d4 <_strtod_l+0x694>
 8013628:	2b34      	cmp	r3, #52	@ 0x34
 801362a:	bfde      	ittt	le
 801362c:	f04f 33ff 	movle.w	r3, #4294967295
 8013630:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8013634:	4093      	lslle	r3, r2
 8013636:	f04f 0a00 	mov.w	sl, #0
 801363a:	bfcc      	ite	gt
 801363c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8013640:	ea03 0b01 	andle.w	fp, r3, r1
 8013644:	2200      	movs	r2, #0
 8013646:	2300      	movs	r3, #0
 8013648:	4650      	mov	r0, sl
 801364a:	4659      	mov	r1, fp
 801364c:	f7ed fa64 	bl	8000b18 <__aeabi_dcmpeq>
 8013650:	2800      	cmp	r0, #0
 8013652:	d1a6      	bne.n	80135a2 <_strtod_l+0x562>
 8013654:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013656:	9300      	str	r3, [sp, #0]
 8013658:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801365a:	9805      	ldr	r0, [sp, #20]
 801365c:	462b      	mov	r3, r5
 801365e:	463a      	mov	r2, r7
 8013660:	f7ff f8c6 	bl	80127f0 <__s2b>
 8013664:	900a      	str	r0, [sp, #40]	@ 0x28
 8013666:	2800      	cmp	r0, #0
 8013668:	f43f af05 	beq.w	8013476 <_strtod_l+0x436>
 801366c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801366e:	2a00      	cmp	r2, #0
 8013670:	eba9 0308 	sub.w	r3, r9, r8
 8013674:	bfa8      	it	ge
 8013676:	2300      	movge	r3, #0
 8013678:	9312      	str	r3, [sp, #72]	@ 0x48
 801367a:	2400      	movs	r4, #0
 801367c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8013680:	9316      	str	r3, [sp, #88]	@ 0x58
 8013682:	46a0      	mov	r8, r4
 8013684:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013686:	9805      	ldr	r0, [sp, #20]
 8013688:	6859      	ldr	r1, [r3, #4]
 801368a:	f7ff f809 	bl	80126a0 <_Balloc>
 801368e:	4681      	mov	r9, r0
 8013690:	2800      	cmp	r0, #0
 8013692:	f43f aef4 	beq.w	801347e <_strtod_l+0x43e>
 8013696:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013698:	691a      	ldr	r2, [r3, #16]
 801369a:	3202      	adds	r2, #2
 801369c:	f103 010c 	add.w	r1, r3, #12
 80136a0:	0092      	lsls	r2, r2, #2
 80136a2:	300c      	adds	r0, #12
 80136a4:	f7fe f899 	bl	80117da <memcpy>
 80136a8:	ec4b ab10 	vmov	d0, sl, fp
 80136ac:	9805      	ldr	r0, [sp, #20]
 80136ae:	aa1c      	add	r2, sp, #112	@ 0x70
 80136b0:	a91b      	add	r1, sp, #108	@ 0x6c
 80136b2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80136b6:	f7ff fbd7 	bl	8012e68 <__d2b>
 80136ba:	901a      	str	r0, [sp, #104]	@ 0x68
 80136bc:	2800      	cmp	r0, #0
 80136be:	f43f aede 	beq.w	801347e <_strtod_l+0x43e>
 80136c2:	9805      	ldr	r0, [sp, #20]
 80136c4:	2101      	movs	r1, #1
 80136c6:	f7ff f929 	bl	801291c <__i2b>
 80136ca:	4680      	mov	r8, r0
 80136cc:	b948      	cbnz	r0, 80136e2 <_strtod_l+0x6a2>
 80136ce:	f04f 0800 	mov.w	r8, #0
 80136d2:	e6d4      	b.n	801347e <_strtod_l+0x43e>
 80136d4:	f04f 32ff 	mov.w	r2, #4294967295
 80136d8:	fa02 f303 	lsl.w	r3, r2, r3
 80136dc:	ea03 0a0a 	and.w	sl, r3, sl
 80136e0:	e7b0      	b.n	8013644 <_strtod_l+0x604>
 80136e2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80136e4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80136e6:	2d00      	cmp	r5, #0
 80136e8:	bfab      	itete	ge
 80136ea:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80136ec:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80136ee:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80136f0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80136f2:	bfac      	ite	ge
 80136f4:	18ef      	addge	r7, r5, r3
 80136f6:	1b5e      	sublt	r6, r3, r5
 80136f8:	9b08      	ldr	r3, [sp, #32]
 80136fa:	1aed      	subs	r5, r5, r3
 80136fc:	4415      	add	r5, r2
 80136fe:	4b66      	ldr	r3, [pc, #408]	@ (8013898 <_strtod_l+0x858>)
 8013700:	3d01      	subs	r5, #1
 8013702:	429d      	cmp	r5, r3
 8013704:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8013708:	da50      	bge.n	80137ac <_strtod_l+0x76c>
 801370a:	1b5b      	subs	r3, r3, r5
 801370c:	2b1f      	cmp	r3, #31
 801370e:	eba2 0203 	sub.w	r2, r2, r3
 8013712:	f04f 0101 	mov.w	r1, #1
 8013716:	dc3d      	bgt.n	8013794 <_strtod_l+0x754>
 8013718:	fa01 f303 	lsl.w	r3, r1, r3
 801371c:	9313      	str	r3, [sp, #76]	@ 0x4c
 801371e:	2300      	movs	r3, #0
 8013720:	9310      	str	r3, [sp, #64]	@ 0x40
 8013722:	18bd      	adds	r5, r7, r2
 8013724:	9b08      	ldr	r3, [sp, #32]
 8013726:	42af      	cmp	r7, r5
 8013728:	4416      	add	r6, r2
 801372a:	441e      	add	r6, r3
 801372c:	463b      	mov	r3, r7
 801372e:	bfa8      	it	ge
 8013730:	462b      	movge	r3, r5
 8013732:	42b3      	cmp	r3, r6
 8013734:	bfa8      	it	ge
 8013736:	4633      	movge	r3, r6
 8013738:	2b00      	cmp	r3, #0
 801373a:	bfc2      	ittt	gt
 801373c:	1aed      	subgt	r5, r5, r3
 801373e:	1af6      	subgt	r6, r6, r3
 8013740:	1aff      	subgt	r7, r7, r3
 8013742:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8013744:	2b00      	cmp	r3, #0
 8013746:	dd16      	ble.n	8013776 <_strtod_l+0x736>
 8013748:	4641      	mov	r1, r8
 801374a:	9805      	ldr	r0, [sp, #20]
 801374c:	461a      	mov	r2, r3
 801374e:	f7ff f9a5 	bl	8012a9c <__pow5mult>
 8013752:	4680      	mov	r8, r0
 8013754:	2800      	cmp	r0, #0
 8013756:	d0ba      	beq.n	80136ce <_strtod_l+0x68e>
 8013758:	4601      	mov	r1, r0
 801375a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801375c:	9805      	ldr	r0, [sp, #20]
 801375e:	f7ff f8f3 	bl	8012948 <__multiply>
 8013762:	900e      	str	r0, [sp, #56]	@ 0x38
 8013764:	2800      	cmp	r0, #0
 8013766:	f43f ae8a 	beq.w	801347e <_strtod_l+0x43e>
 801376a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801376c:	9805      	ldr	r0, [sp, #20]
 801376e:	f7fe ffd7 	bl	8012720 <_Bfree>
 8013772:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013774:	931a      	str	r3, [sp, #104]	@ 0x68
 8013776:	2d00      	cmp	r5, #0
 8013778:	dc1d      	bgt.n	80137b6 <_strtod_l+0x776>
 801377a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801377c:	2b00      	cmp	r3, #0
 801377e:	dd23      	ble.n	80137c8 <_strtod_l+0x788>
 8013780:	4649      	mov	r1, r9
 8013782:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8013784:	9805      	ldr	r0, [sp, #20]
 8013786:	f7ff f989 	bl	8012a9c <__pow5mult>
 801378a:	4681      	mov	r9, r0
 801378c:	b9e0      	cbnz	r0, 80137c8 <_strtod_l+0x788>
 801378e:	f04f 0900 	mov.w	r9, #0
 8013792:	e674      	b.n	801347e <_strtod_l+0x43e>
 8013794:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8013798:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 801379c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80137a0:	35e2      	adds	r5, #226	@ 0xe2
 80137a2:	fa01 f305 	lsl.w	r3, r1, r5
 80137a6:	9310      	str	r3, [sp, #64]	@ 0x40
 80137a8:	9113      	str	r1, [sp, #76]	@ 0x4c
 80137aa:	e7ba      	b.n	8013722 <_strtod_l+0x6e2>
 80137ac:	2300      	movs	r3, #0
 80137ae:	9310      	str	r3, [sp, #64]	@ 0x40
 80137b0:	2301      	movs	r3, #1
 80137b2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80137b4:	e7b5      	b.n	8013722 <_strtod_l+0x6e2>
 80137b6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80137b8:	9805      	ldr	r0, [sp, #20]
 80137ba:	462a      	mov	r2, r5
 80137bc:	f7ff f9c8 	bl	8012b50 <__lshift>
 80137c0:	901a      	str	r0, [sp, #104]	@ 0x68
 80137c2:	2800      	cmp	r0, #0
 80137c4:	d1d9      	bne.n	801377a <_strtod_l+0x73a>
 80137c6:	e65a      	b.n	801347e <_strtod_l+0x43e>
 80137c8:	2e00      	cmp	r6, #0
 80137ca:	dd07      	ble.n	80137dc <_strtod_l+0x79c>
 80137cc:	4649      	mov	r1, r9
 80137ce:	9805      	ldr	r0, [sp, #20]
 80137d0:	4632      	mov	r2, r6
 80137d2:	f7ff f9bd 	bl	8012b50 <__lshift>
 80137d6:	4681      	mov	r9, r0
 80137d8:	2800      	cmp	r0, #0
 80137da:	d0d8      	beq.n	801378e <_strtod_l+0x74e>
 80137dc:	2f00      	cmp	r7, #0
 80137de:	dd08      	ble.n	80137f2 <_strtod_l+0x7b2>
 80137e0:	4641      	mov	r1, r8
 80137e2:	9805      	ldr	r0, [sp, #20]
 80137e4:	463a      	mov	r2, r7
 80137e6:	f7ff f9b3 	bl	8012b50 <__lshift>
 80137ea:	4680      	mov	r8, r0
 80137ec:	2800      	cmp	r0, #0
 80137ee:	f43f ae46 	beq.w	801347e <_strtod_l+0x43e>
 80137f2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80137f4:	9805      	ldr	r0, [sp, #20]
 80137f6:	464a      	mov	r2, r9
 80137f8:	f7ff fa32 	bl	8012c60 <__mdiff>
 80137fc:	4604      	mov	r4, r0
 80137fe:	2800      	cmp	r0, #0
 8013800:	f43f ae3d 	beq.w	801347e <_strtod_l+0x43e>
 8013804:	68c3      	ldr	r3, [r0, #12]
 8013806:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013808:	2300      	movs	r3, #0
 801380a:	60c3      	str	r3, [r0, #12]
 801380c:	4641      	mov	r1, r8
 801380e:	f7ff fa0b 	bl	8012c28 <__mcmp>
 8013812:	2800      	cmp	r0, #0
 8013814:	da46      	bge.n	80138a4 <_strtod_l+0x864>
 8013816:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013818:	ea53 030a 	orrs.w	r3, r3, sl
 801381c:	d16c      	bne.n	80138f8 <_strtod_l+0x8b8>
 801381e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013822:	2b00      	cmp	r3, #0
 8013824:	d168      	bne.n	80138f8 <_strtod_l+0x8b8>
 8013826:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801382a:	0d1b      	lsrs	r3, r3, #20
 801382c:	051b      	lsls	r3, r3, #20
 801382e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8013832:	d961      	bls.n	80138f8 <_strtod_l+0x8b8>
 8013834:	6963      	ldr	r3, [r4, #20]
 8013836:	b913      	cbnz	r3, 801383e <_strtod_l+0x7fe>
 8013838:	6923      	ldr	r3, [r4, #16]
 801383a:	2b01      	cmp	r3, #1
 801383c:	dd5c      	ble.n	80138f8 <_strtod_l+0x8b8>
 801383e:	4621      	mov	r1, r4
 8013840:	2201      	movs	r2, #1
 8013842:	9805      	ldr	r0, [sp, #20]
 8013844:	f7ff f984 	bl	8012b50 <__lshift>
 8013848:	4641      	mov	r1, r8
 801384a:	4604      	mov	r4, r0
 801384c:	f7ff f9ec 	bl	8012c28 <__mcmp>
 8013850:	2800      	cmp	r0, #0
 8013852:	dd51      	ble.n	80138f8 <_strtod_l+0x8b8>
 8013854:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8013858:	9a08      	ldr	r2, [sp, #32]
 801385a:	0d1b      	lsrs	r3, r3, #20
 801385c:	051b      	lsls	r3, r3, #20
 801385e:	2a00      	cmp	r2, #0
 8013860:	d06b      	beq.n	801393a <_strtod_l+0x8fa>
 8013862:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8013866:	d868      	bhi.n	801393a <_strtod_l+0x8fa>
 8013868:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801386c:	f67f ae9d 	bls.w	80135aa <_strtod_l+0x56a>
 8013870:	4b0a      	ldr	r3, [pc, #40]	@ (801389c <_strtod_l+0x85c>)
 8013872:	4650      	mov	r0, sl
 8013874:	4659      	mov	r1, fp
 8013876:	2200      	movs	r2, #0
 8013878:	f7ec fee6 	bl	8000648 <__aeabi_dmul>
 801387c:	4b08      	ldr	r3, [pc, #32]	@ (80138a0 <_strtod_l+0x860>)
 801387e:	400b      	ands	r3, r1
 8013880:	4682      	mov	sl, r0
 8013882:	468b      	mov	fp, r1
 8013884:	2b00      	cmp	r3, #0
 8013886:	f47f ae05 	bne.w	8013494 <_strtod_l+0x454>
 801388a:	9a05      	ldr	r2, [sp, #20]
 801388c:	2322      	movs	r3, #34	@ 0x22
 801388e:	6013      	str	r3, [r2, #0]
 8013890:	e600      	b.n	8013494 <_strtod_l+0x454>
 8013892:	bf00      	nop
 8013894:	080170b8 	.word	0x080170b8
 8013898:	fffffc02 	.word	0xfffffc02
 801389c:	39500000 	.word	0x39500000
 80138a0:	7ff00000 	.word	0x7ff00000
 80138a4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80138a8:	d165      	bne.n	8013976 <_strtod_l+0x936>
 80138aa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80138ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80138b0:	b35a      	cbz	r2, 801390a <_strtod_l+0x8ca>
 80138b2:	4a9f      	ldr	r2, [pc, #636]	@ (8013b30 <_strtod_l+0xaf0>)
 80138b4:	4293      	cmp	r3, r2
 80138b6:	d12b      	bne.n	8013910 <_strtod_l+0x8d0>
 80138b8:	9b08      	ldr	r3, [sp, #32]
 80138ba:	4651      	mov	r1, sl
 80138bc:	b303      	cbz	r3, 8013900 <_strtod_l+0x8c0>
 80138be:	4b9d      	ldr	r3, [pc, #628]	@ (8013b34 <_strtod_l+0xaf4>)
 80138c0:	465a      	mov	r2, fp
 80138c2:	4013      	ands	r3, r2
 80138c4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80138c8:	f04f 32ff 	mov.w	r2, #4294967295
 80138cc:	d81b      	bhi.n	8013906 <_strtod_l+0x8c6>
 80138ce:	0d1b      	lsrs	r3, r3, #20
 80138d0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80138d4:	fa02 f303 	lsl.w	r3, r2, r3
 80138d8:	4299      	cmp	r1, r3
 80138da:	d119      	bne.n	8013910 <_strtod_l+0x8d0>
 80138dc:	4b96      	ldr	r3, [pc, #600]	@ (8013b38 <_strtod_l+0xaf8>)
 80138de:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80138e0:	429a      	cmp	r2, r3
 80138e2:	d102      	bne.n	80138ea <_strtod_l+0x8aa>
 80138e4:	3101      	adds	r1, #1
 80138e6:	f43f adca 	beq.w	801347e <_strtod_l+0x43e>
 80138ea:	4b92      	ldr	r3, [pc, #584]	@ (8013b34 <_strtod_l+0xaf4>)
 80138ec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80138ee:	401a      	ands	r2, r3
 80138f0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80138f4:	f04f 0a00 	mov.w	sl, #0
 80138f8:	9b08      	ldr	r3, [sp, #32]
 80138fa:	2b00      	cmp	r3, #0
 80138fc:	d1b8      	bne.n	8013870 <_strtod_l+0x830>
 80138fe:	e5c9      	b.n	8013494 <_strtod_l+0x454>
 8013900:	f04f 33ff 	mov.w	r3, #4294967295
 8013904:	e7e8      	b.n	80138d8 <_strtod_l+0x898>
 8013906:	4613      	mov	r3, r2
 8013908:	e7e6      	b.n	80138d8 <_strtod_l+0x898>
 801390a:	ea53 030a 	orrs.w	r3, r3, sl
 801390e:	d0a1      	beq.n	8013854 <_strtod_l+0x814>
 8013910:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013912:	b1db      	cbz	r3, 801394c <_strtod_l+0x90c>
 8013914:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013916:	4213      	tst	r3, r2
 8013918:	d0ee      	beq.n	80138f8 <_strtod_l+0x8b8>
 801391a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801391c:	9a08      	ldr	r2, [sp, #32]
 801391e:	4650      	mov	r0, sl
 8013920:	4659      	mov	r1, fp
 8013922:	b1bb      	cbz	r3, 8013954 <_strtod_l+0x914>
 8013924:	f7ff fb6e 	bl	8013004 <sulp>
 8013928:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801392c:	ec53 2b10 	vmov	r2, r3, d0
 8013930:	f7ec fcd4 	bl	80002dc <__adddf3>
 8013934:	4682      	mov	sl, r0
 8013936:	468b      	mov	fp, r1
 8013938:	e7de      	b.n	80138f8 <_strtod_l+0x8b8>
 801393a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801393e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8013942:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8013946:	f04f 3aff 	mov.w	sl, #4294967295
 801394a:	e7d5      	b.n	80138f8 <_strtod_l+0x8b8>
 801394c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801394e:	ea13 0f0a 	tst.w	r3, sl
 8013952:	e7e1      	b.n	8013918 <_strtod_l+0x8d8>
 8013954:	f7ff fb56 	bl	8013004 <sulp>
 8013958:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801395c:	ec53 2b10 	vmov	r2, r3, d0
 8013960:	f7ec fcba 	bl	80002d8 <__aeabi_dsub>
 8013964:	2200      	movs	r2, #0
 8013966:	2300      	movs	r3, #0
 8013968:	4682      	mov	sl, r0
 801396a:	468b      	mov	fp, r1
 801396c:	f7ed f8d4 	bl	8000b18 <__aeabi_dcmpeq>
 8013970:	2800      	cmp	r0, #0
 8013972:	d0c1      	beq.n	80138f8 <_strtod_l+0x8b8>
 8013974:	e619      	b.n	80135aa <_strtod_l+0x56a>
 8013976:	4641      	mov	r1, r8
 8013978:	4620      	mov	r0, r4
 801397a:	f7ff facd 	bl	8012f18 <__ratio>
 801397e:	ec57 6b10 	vmov	r6, r7, d0
 8013982:	2200      	movs	r2, #0
 8013984:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8013988:	4630      	mov	r0, r6
 801398a:	4639      	mov	r1, r7
 801398c:	f7ed f8d8 	bl	8000b40 <__aeabi_dcmple>
 8013990:	2800      	cmp	r0, #0
 8013992:	d06f      	beq.n	8013a74 <_strtod_l+0xa34>
 8013994:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013996:	2b00      	cmp	r3, #0
 8013998:	d17a      	bne.n	8013a90 <_strtod_l+0xa50>
 801399a:	f1ba 0f00 	cmp.w	sl, #0
 801399e:	d158      	bne.n	8013a52 <_strtod_l+0xa12>
 80139a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80139a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80139a6:	2b00      	cmp	r3, #0
 80139a8:	d15a      	bne.n	8013a60 <_strtod_l+0xa20>
 80139aa:	4b64      	ldr	r3, [pc, #400]	@ (8013b3c <_strtod_l+0xafc>)
 80139ac:	2200      	movs	r2, #0
 80139ae:	4630      	mov	r0, r6
 80139b0:	4639      	mov	r1, r7
 80139b2:	f7ed f8bb 	bl	8000b2c <__aeabi_dcmplt>
 80139b6:	2800      	cmp	r0, #0
 80139b8:	d159      	bne.n	8013a6e <_strtod_l+0xa2e>
 80139ba:	4630      	mov	r0, r6
 80139bc:	4639      	mov	r1, r7
 80139be:	4b60      	ldr	r3, [pc, #384]	@ (8013b40 <_strtod_l+0xb00>)
 80139c0:	2200      	movs	r2, #0
 80139c2:	f7ec fe41 	bl	8000648 <__aeabi_dmul>
 80139c6:	4606      	mov	r6, r0
 80139c8:	460f      	mov	r7, r1
 80139ca:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80139ce:	9606      	str	r6, [sp, #24]
 80139d0:	9307      	str	r3, [sp, #28]
 80139d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80139d6:	4d57      	ldr	r5, [pc, #348]	@ (8013b34 <_strtod_l+0xaf4>)
 80139d8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80139dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80139de:	401d      	ands	r5, r3
 80139e0:	4b58      	ldr	r3, [pc, #352]	@ (8013b44 <_strtod_l+0xb04>)
 80139e2:	429d      	cmp	r5, r3
 80139e4:	f040 80b2 	bne.w	8013b4c <_strtod_l+0xb0c>
 80139e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80139ea:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80139ee:	ec4b ab10 	vmov	d0, sl, fp
 80139f2:	f7ff f9c9 	bl	8012d88 <__ulp>
 80139f6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80139fa:	ec51 0b10 	vmov	r0, r1, d0
 80139fe:	f7ec fe23 	bl	8000648 <__aeabi_dmul>
 8013a02:	4652      	mov	r2, sl
 8013a04:	465b      	mov	r3, fp
 8013a06:	f7ec fc69 	bl	80002dc <__adddf3>
 8013a0a:	460b      	mov	r3, r1
 8013a0c:	4949      	ldr	r1, [pc, #292]	@ (8013b34 <_strtod_l+0xaf4>)
 8013a0e:	4a4e      	ldr	r2, [pc, #312]	@ (8013b48 <_strtod_l+0xb08>)
 8013a10:	4019      	ands	r1, r3
 8013a12:	4291      	cmp	r1, r2
 8013a14:	4682      	mov	sl, r0
 8013a16:	d942      	bls.n	8013a9e <_strtod_l+0xa5e>
 8013a18:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013a1a:	4b47      	ldr	r3, [pc, #284]	@ (8013b38 <_strtod_l+0xaf8>)
 8013a1c:	429a      	cmp	r2, r3
 8013a1e:	d103      	bne.n	8013a28 <_strtod_l+0x9e8>
 8013a20:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013a22:	3301      	adds	r3, #1
 8013a24:	f43f ad2b 	beq.w	801347e <_strtod_l+0x43e>
 8013a28:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8013b38 <_strtod_l+0xaf8>
 8013a2c:	f04f 3aff 	mov.w	sl, #4294967295
 8013a30:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8013a32:	9805      	ldr	r0, [sp, #20]
 8013a34:	f7fe fe74 	bl	8012720 <_Bfree>
 8013a38:	9805      	ldr	r0, [sp, #20]
 8013a3a:	4649      	mov	r1, r9
 8013a3c:	f7fe fe70 	bl	8012720 <_Bfree>
 8013a40:	9805      	ldr	r0, [sp, #20]
 8013a42:	4641      	mov	r1, r8
 8013a44:	f7fe fe6c 	bl	8012720 <_Bfree>
 8013a48:	9805      	ldr	r0, [sp, #20]
 8013a4a:	4621      	mov	r1, r4
 8013a4c:	f7fe fe68 	bl	8012720 <_Bfree>
 8013a50:	e618      	b.n	8013684 <_strtod_l+0x644>
 8013a52:	f1ba 0f01 	cmp.w	sl, #1
 8013a56:	d103      	bne.n	8013a60 <_strtod_l+0xa20>
 8013a58:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013a5a:	2b00      	cmp	r3, #0
 8013a5c:	f43f ada5 	beq.w	80135aa <_strtod_l+0x56a>
 8013a60:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8013b10 <_strtod_l+0xad0>
 8013a64:	4f35      	ldr	r7, [pc, #212]	@ (8013b3c <_strtod_l+0xafc>)
 8013a66:	ed8d 7b06 	vstr	d7, [sp, #24]
 8013a6a:	2600      	movs	r6, #0
 8013a6c:	e7b1      	b.n	80139d2 <_strtod_l+0x992>
 8013a6e:	4f34      	ldr	r7, [pc, #208]	@ (8013b40 <_strtod_l+0xb00>)
 8013a70:	2600      	movs	r6, #0
 8013a72:	e7aa      	b.n	80139ca <_strtod_l+0x98a>
 8013a74:	4b32      	ldr	r3, [pc, #200]	@ (8013b40 <_strtod_l+0xb00>)
 8013a76:	4630      	mov	r0, r6
 8013a78:	4639      	mov	r1, r7
 8013a7a:	2200      	movs	r2, #0
 8013a7c:	f7ec fde4 	bl	8000648 <__aeabi_dmul>
 8013a80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013a82:	4606      	mov	r6, r0
 8013a84:	460f      	mov	r7, r1
 8013a86:	2b00      	cmp	r3, #0
 8013a88:	d09f      	beq.n	80139ca <_strtod_l+0x98a>
 8013a8a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8013a8e:	e7a0      	b.n	80139d2 <_strtod_l+0x992>
 8013a90:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8013b18 <_strtod_l+0xad8>
 8013a94:	ed8d 7b06 	vstr	d7, [sp, #24]
 8013a98:	ec57 6b17 	vmov	r6, r7, d7
 8013a9c:	e799      	b.n	80139d2 <_strtod_l+0x992>
 8013a9e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8013aa2:	9b08      	ldr	r3, [sp, #32]
 8013aa4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8013aa8:	2b00      	cmp	r3, #0
 8013aaa:	d1c1      	bne.n	8013a30 <_strtod_l+0x9f0>
 8013aac:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8013ab0:	0d1b      	lsrs	r3, r3, #20
 8013ab2:	051b      	lsls	r3, r3, #20
 8013ab4:	429d      	cmp	r5, r3
 8013ab6:	d1bb      	bne.n	8013a30 <_strtod_l+0x9f0>
 8013ab8:	4630      	mov	r0, r6
 8013aba:	4639      	mov	r1, r7
 8013abc:	f7ed f924 	bl	8000d08 <__aeabi_d2lz>
 8013ac0:	f7ec fd94 	bl	80005ec <__aeabi_l2d>
 8013ac4:	4602      	mov	r2, r0
 8013ac6:	460b      	mov	r3, r1
 8013ac8:	4630      	mov	r0, r6
 8013aca:	4639      	mov	r1, r7
 8013acc:	f7ec fc04 	bl	80002d8 <__aeabi_dsub>
 8013ad0:	460b      	mov	r3, r1
 8013ad2:	4602      	mov	r2, r0
 8013ad4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8013ad8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8013adc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013ade:	ea46 060a 	orr.w	r6, r6, sl
 8013ae2:	431e      	orrs	r6, r3
 8013ae4:	d06f      	beq.n	8013bc6 <_strtod_l+0xb86>
 8013ae6:	a30e      	add	r3, pc, #56	@ (adr r3, 8013b20 <_strtod_l+0xae0>)
 8013ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013aec:	f7ed f81e 	bl	8000b2c <__aeabi_dcmplt>
 8013af0:	2800      	cmp	r0, #0
 8013af2:	f47f accf 	bne.w	8013494 <_strtod_l+0x454>
 8013af6:	a30c      	add	r3, pc, #48	@ (adr r3, 8013b28 <_strtod_l+0xae8>)
 8013af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013afc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8013b00:	f7ed f832 	bl	8000b68 <__aeabi_dcmpgt>
 8013b04:	2800      	cmp	r0, #0
 8013b06:	d093      	beq.n	8013a30 <_strtod_l+0x9f0>
 8013b08:	e4c4      	b.n	8013494 <_strtod_l+0x454>
 8013b0a:	bf00      	nop
 8013b0c:	f3af 8000 	nop.w
 8013b10:	00000000 	.word	0x00000000
 8013b14:	bff00000 	.word	0xbff00000
 8013b18:	00000000 	.word	0x00000000
 8013b1c:	3ff00000 	.word	0x3ff00000
 8013b20:	94a03595 	.word	0x94a03595
 8013b24:	3fdfffff 	.word	0x3fdfffff
 8013b28:	35afe535 	.word	0x35afe535
 8013b2c:	3fe00000 	.word	0x3fe00000
 8013b30:	000fffff 	.word	0x000fffff
 8013b34:	7ff00000 	.word	0x7ff00000
 8013b38:	7fefffff 	.word	0x7fefffff
 8013b3c:	3ff00000 	.word	0x3ff00000
 8013b40:	3fe00000 	.word	0x3fe00000
 8013b44:	7fe00000 	.word	0x7fe00000
 8013b48:	7c9fffff 	.word	0x7c9fffff
 8013b4c:	9b08      	ldr	r3, [sp, #32]
 8013b4e:	b323      	cbz	r3, 8013b9a <_strtod_l+0xb5a>
 8013b50:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8013b54:	d821      	bhi.n	8013b9a <_strtod_l+0xb5a>
 8013b56:	a328      	add	r3, pc, #160	@ (adr r3, 8013bf8 <_strtod_l+0xbb8>)
 8013b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b5c:	4630      	mov	r0, r6
 8013b5e:	4639      	mov	r1, r7
 8013b60:	f7ec ffee 	bl	8000b40 <__aeabi_dcmple>
 8013b64:	b1a0      	cbz	r0, 8013b90 <_strtod_l+0xb50>
 8013b66:	4639      	mov	r1, r7
 8013b68:	4630      	mov	r0, r6
 8013b6a:	f7ed f845 	bl	8000bf8 <__aeabi_d2uiz>
 8013b6e:	2801      	cmp	r0, #1
 8013b70:	bf38      	it	cc
 8013b72:	2001      	movcc	r0, #1
 8013b74:	f7ec fcee 	bl	8000554 <__aeabi_ui2d>
 8013b78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013b7a:	4606      	mov	r6, r0
 8013b7c:	460f      	mov	r7, r1
 8013b7e:	b9fb      	cbnz	r3, 8013bc0 <_strtod_l+0xb80>
 8013b80:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8013b84:	9014      	str	r0, [sp, #80]	@ 0x50
 8013b86:	9315      	str	r3, [sp, #84]	@ 0x54
 8013b88:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8013b8c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8013b90:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013b92:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8013b96:	1b5b      	subs	r3, r3, r5
 8013b98:	9311      	str	r3, [sp, #68]	@ 0x44
 8013b9a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8013b9e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8013ba2:	f7ff f8f1 	bl	8012d88 <__ulp>
 8013ba6:	4650      	mov	r0, sl
 8013ba8:	ec53 2b10 	vmov	r2, r3, d0
 8013bac:	4659      	mov	r1, fp
 8013bae:	f7ec fd4b 	bl	8000648 <__aeabi_dmul>
 8013bb2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8013bb6:	f7ec fb91 	bl	80002dc <__adddf3>
 8013bba:	4682      	mov	sl, r0
 8013bbc:	468b      	mov	fp, r1
 8013bbe:	e770      	b.n	8013aa2 <_strtod_l+0xa62>
 8013bc0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8013bc4:	e7e0      	b.n	8013b88 <_strtod_l+0xb48>
 8013bc6:	a30e      	add	r3, pc, #56	@ (adr r3, 8013c00 <_strtod_l+0xbc0>)
 8013bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013bcc:	f7ec ffae 	bl	8000b2c <__aeabi_dcmplt>
 8013bd0:	e798      	b.n	8013b04 <_strtod_l+0xac4>
 8013bd2:	2300      	movs	r3, #0
 8013bd4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013bd6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8013bd8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013bda:	6013      	str	r3, [r2, #0]
 8013bdc:	f7ff ba6d 	b.w	80130ba <_strtod_l+0x7a>
 8013be0:	2a65      	cmp	r2, #101	@ 0x65
 8013be2:	f43f ab66 	beq.w	80132b2 <_strtod_l+0x272>
 8013be6:	2a45      	cmp	r2, #69	@ 0x45
 8013be8:	f43f ab63 	beq.w	80132b2 <_strtod_l+0x272>
 8013bec:	2301      	movs	r3, #1
 8013bee:	f7ff bb9e 	b.w	801332e <_strtod_l+0x2ee>
 8013bf2:	bf00      	nop
 8013bf4:	f3af 8000 	nop.w
 8013bf8:	ffc00000 	.word	0xffc00000
 8013bfc:	41dfffff 	.word	0x41dfffff
 8013c00:	94a03595 	.word	0x94a03595
 8013c04:	3fcfffff 	.word	0x3fcfffff

08013c08 <_strtod_r>:
 8013c08:	4b01      	ldr	r3, [pc, #4]	@ (8013c10 <_strtod_r+0x8>)
 8013c0a:	f7ff ba19 	b.w	8013040 <_strtod_l>
 8013c0e:	bf00      	nop
 8013c10:	2000020c 	.word	0x2000020c

08013c14 <_strtol_l.constprop.0>:
 8013c14:	2b24      	cmp	r3, #36	@ 0x24
 8013c16:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013c1a:	4686      	mov	lr, r0
 8013c1c:	4690      	mov	r8, r2
 8013c1e:	d801      	bhi.n	8013c24 <_strtol_l.constprop.0+0x10>
 8013c20:	2b01      	cmp	r3, #1
 8013c22:	d106      	bne.n	8013c32 <_strtol_l.constprop.0+0x1e>
 8013c24:	f7fd fdac 	bl	8011780 <__errno>
 8013c28:	2316      	movs	r3, #22
 8013c2a:	6003      	str	r3, [r0, #0]
 8013c2c:	2000      	movs	r0, #0
 8013c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013c32:	4834      	ldr	r0, [pc, #208]	@ (8013d04 <_strtol_l.constprop.0+0xf0>)
 8013c34:	460d      	mov	r5, r1
 8013c36:	462a      	mov	r2, r5
 8013c38:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013c3c:	5d06      	ldrb	r6, [r0, r4]
 8013c3e:	f016 0608 	ands.w	r6, r6, #8
 8013c42:	d1f8      	bne.n	8013c36 <_strtol_l.constprop.0+0x22>
 8013c44:	2c2d      	cmp	r4, #45	@ 0x2d
 8013c46:	d12d      	bne.n	8013ca4 <_strtol_l.constprop.0+0x90>
 8013c48:	782c      	ldrb	r4, [r5, #0]
 8013c4a:	2601      	movs	r6, #1
 8013c4c:	1c95      	adds	r5, r2, #2
 8013c4e:	f033 0210 	bics.w	r2, r3, #16
 8013c52:	d109      	bne.n	8013c68 <_strtol_l.constprop.0+0x54>
 8013c54:	2c30      	cmp	r4, #48	@ 0x30
 8013c56:	d12a      	bne.n	8013cae <_strtol_l.constprop.0+0x9a>
 8013c58:	782a      	ldrb	r2, [r5, #0]
 8013c5a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8013c5e:	2a58      	cmp	r2, #88	@ 0x58
 8013c60:	d125      	bne.n	8013cae <_strtol_l.constprop.0+0x9a>
 8013c62:	786c      	ldrb	r4, [r5, #1]
 8013c64:	2310      	movs	r3, #16
 8013c66:	3502      	adds	r5, #2
 8013c68:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8013c6c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8013c70:	2200      	movs	r2, #0
 8013c72:	fbbc f9f3 	udiv	r9, ip, r3
 8013c76:	4610      	mov	r0, r2
 8013c78:	fb03 ca19 	mls	sl, r3, r9, ip
 8013c7c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8013c80:	2f09      	cmp	r7, #9
 8013c82:	d81b      	bhi.n	8013cbc <_strtol_l.constprop.0+0xa8>
 8013c84:	463c      	mov	r4, r7
 8013c86:	42a3      	cmp	r3, r4
 8013c88:	dd27      	ble.n	8013cda <_strtol_l.constprop.0+0xc6>
 8013c8a:	1c57      	adds	r7, r2, #1
 8013c8c:	d007      	beq.n	8013c9e <_strtol_l.constprop.0+0x8a>
 8013c8e:	4581      	cmp	r9, r0
 8013c90:	d320      	bcc.n	8013cd4 <_strtol_l.constprop.0+0xc0>
 8013c92:	d101      	bne.n	8013c98 <_strtol_l.constprop.0+0x84>
 8013c94:	45a2      	cmp	sl, r4
 8013c96:	db1d      	blt.n	8013cd4 <_strtol_l.constprop.0+0xc0>
 8013c98:	fb00 4003 	mla	r0, r0, r3, r4
 8013c9c:	2201      	movs	r2, #1
 8013c9e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013ca2:	e7eb      	b.n	8013c7c <_strtol_l.constprop.0+0x68>
 8013ca4:	2c2b      	cmp	r4, #43	@ 0x2b
 8013ca6:	bf04      	itt	eq
 8013ca8:	782c      	ldrbeq	r4, [r5, #0]
 8013caa:	1c95      	addeq	r5, r2, #2
 8013cac:	e7cf      	b.n	8013c4e <_strtol_l.constprop.0+0x3a>
 8013cae:	2b00      	cmp	r3, #0
 8013cb0:	d1da      	bne.n	8013c68 <_strtol_l.constprop.0+0x54>
 8013cb2:	2c30      	cmp	r4, #48	@ 0x30
 8013cb4:	bf0c      	ite	eq
 8013cb6:	2308      	moveq	r3, #8
 8013cb8:	230a      	movne	r3, #10
 8013cba:	e7d5      	b.n	8013c68 <_strtol_l.constprop.0+0x54>
 8013cbc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8013cc0:	2f19      	cmp	r7, #25
 8013cc2:	d801      	bhi.n	8013cc8 <_strtol_l.constprop.0+0xb4>
 8013cc4:	3c37      	subs	r4, #55	@ 0x37
 8013cc6:	e7de      	b.n	8013c86 <_strtol_l.constprop.0+0x72>
 8013cc8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8013ccc:	2f19      	cmp	r7, #25
 8013cce:	d804      	bhi.n	8013cda <_strtol_l.constprop.0+0xc6>
 8013cd0:	3c57      	subs	r4, #87	@ 0x57
 8013cd2:	e7d8      	b.n	8013c86 <_strtol_l.constprop.0+0x72>
 8013cd4:	f04f 32ff 	mov.w	r2, #4294967295
 8013cd8:	e7e1      	b.n	8013c9e <_strtol_l.constprop.0+0x8a>
 8013cda:	1c53      	adds	r3, r2, #1
 8013cdc:	d108      	bne.n	8013cf0 <_strtol_l.constprop.0+0xdc>
 8013cde:	2322      	movs	r3, #34	@ 0x22
 8013ce0:	f8ce 3000 	str.w	r3, [lr]
 8013ce4:	4660      	mov	r0, ip
 8013ce6:	f1b8 0f00 	cmp.w	r8, #0
 8013cea:	d0a0      	beq.n	8013c2e <_strtol_l.constprop.0+0x1a>
 8013cec:	1e69      	subs	r1, r5, #1
 8013cee:	e006      	b.n	8013cfe <_strtol_l.constprop.0+0xea>
 8013cf0:	b106      	cbz	r6, 8013cf4 <_strtol_l.constprop.0+0xe0>
 8013cf2:	4240      	negs	r0, r0
 8013cf4:	f1b8 0f00 	cmp.w	r8, #0
 8013cf8:	d099      	beq.n	8013c2e <_strtol_l.constprop.0+0x1a>
 8013cfa:	2a00      	cmp	r2, #0
 8013cfc:	d1f6      	bne.n	8013cec <_strtol_l.constprop.0+0xd8>
 8013cfe:	f8c8 1000 	str.w	r1, [r8]
 8013d02:	e794      	b.n	8013c2e <_strtol_l.constprop.0+0x1a>
 8013d04:	080170e1 	.word	0x080170e1

08013d08 <_strtol_r>:
 8013d08:	f7ff bf84 	b.w	8013c14 <_strtol_l.constprop.0>

08013d0c <__ssputs_r>:
 8013d0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013d10:	688e      	ldr	r6, [r1, #8]
 8013d12:	461f      	mov	r7, r3
 8013d14:	42be      	cmp	r6, r7
 8013d16:	680b      	ldr	r3, [r1, #0]
 8013d18:	4682      	mov	sl, r0
 8013d1a:	460c      	mov	r4, r1
 8013d1c:	4690      	mov	r8, r2
 8013d1e:	d82d      	bhi.n	8013d7c <__ssputs_r+0x70>
 8013d20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013d24:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8013d28:	d026      	beq.n	8013d78 <__ssputs_r+0x6c>
 8013d2a:	6965      	ldr	r5, [r4, #20]
 8013d2c:	6909      	ldr	r1, [r1, #16]
 8013d2e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013d32:	eba3 0901 	sub.w	r9, r3, r1
 8013d36:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013d3a:	1c7b      	adds	r3, r7, #1
 8013d3c:	444b      	add	r3, r9
 8013d3e:	106d      	asrs	r5, r5, #1
 8013d40:	429d      	cmp	r5, r3
 8013d42:	bf38      	it	cc
 8013d44:	461d      	movcc	r5, r3
 8013d46:	0553      	lsls	r3, r2, #21
 8013d48:	d527      	bpl.n	8013d9a <__ssputs_r+0x8e>
 8013d4a:	4629      	mov	r1, r5
 8013d4c:	f7fe fc1c 	bl	8012588 <_malloc_r>
 8013d50:	4606      	mov	r6, r0
 8013d52:	b360      	cbz	r0, 8013dae <__ssputs_r+0xa2>
 8013d54:	6921      	ldr	r1, [r4, #16]
 8013d56:	464a      	mov	r2, r9
 8013d58:	f7fd fd3f 	bl	80117da <memcpy>
 8013d5c:	89a3      	ldrh	r3, [r4, #12]
 8013d5e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8013d62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013d66:	81a3      	strh	r3, [r4, #12]
 8013d68:	6126      	str	r6, [r4, #16]
 8013d6a:	6165      	str	r5, [r4, #20]
 8013d6c:	444e      	add	r6, r9
 8013d6e:	eba5 0509 	sub.w	r5, r5, r9
 8013d72:	6026      	str	r6, [r4, #0]
 8013d74:	60a5      	str	r5, [r4, #8]
 8013d76:	463e      	mov	r6, r7
 8013d78:	42be      	cmp	r6, r7
 8013d7a:	d900      	bls.n	8013d7e <__ssputs_r+0x72>
 8013d7c:	463e      	mov	r6, r7
 8013d7e:	6820      	ldr	r0, [r4, #0]
 8013d80:	4632      	mov	r2, r6
 8013d82:	4641      	mov	r1, r8
 8013d84:	f000 fd53 	bl	801482e <memmove>
 8013d88:	68a3      	ldr	r3, [r4, #8]
 8013d8a:	1b9b      	subs	r3, r3, r6
 8013d8c:	60a3      	str	r3, [r4, #8]
 8013d8e:	6823      	ldr	r3, [r4, #0]
 8013d90:	4433      	add	r3, r6
 8013d92:	6023      	str	r3, [r4, #0]
 8013d94:	2000      	movs	r0, #0
 8013d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013d9a:	462a      	mov	r2, r5
 8013d9c:	f001 f8f9 	bl	8014f92 <_realloc_r>
 8013da0:	4606      	mov	r6, r0
 8013da2:	2800      	cmp	r0, #0
 8013da4:	d1e0      	bne.n	8013d68 <__ssputs_r+0x5c>
 8013da6:	6921      	ldr	r1, [r4, #16]
 8013da8:	4650      	mov	r0, sl
 8013daa:	f7fe fb79 	bl	80124a0 <_free_r>
 8013dae:	230c      	movs	r3, #12
 8013db0:	f8ca 3000 	str.w	r3, [sl]
 8013db4:	89a3      	ldrh	r3, [r4, #12]
 8013db6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013dba:	81a3      	strh	r3, [r4, #12]
 8013dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8013dc0:	e7e9      	b.n	8013d96 <__ssputs_r+0x8a>
	...

08013dc4 <_svfiprintf_r>:
 8013dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013dc8:	4698      	mov	r8, r3
 8013dca:	898b      	ldrh	r3, [r1, #12]
 8013dcc:	061b      	lsls	r3, r3, #24
 8013dce:	b09d      	sub	sp, #116	@ 0x74
 8013dd0:	4607      	mov	r7, r0
 8013dd2:	460d      	mov	r5, r1
 8013dd4:	4614      	mov	r4, r2
 8013dd6:	d510      	bpl.n	8013dfa <_svfiprintf_r+0x36>
 8013dd8:	690b      	ldr	r3, [r1, #16]
 8013dda:	b973      	cbnz	r3, 8013dfa <_svfiprintf_r+0x36>
 8013ddc:	2140      	movs	r1, #64	@ 0x40
 8013dde:	f7fe fbd3 	bl	8012588 <_malloc_r>
 8013de2:	6028      	str	r0, [r5, #0]
 8013de4:	6128      	str	r0, [r5, #16]
 8013de6:	b930      	cbnz	r0, 8013df6 <_svfiprintf_r+0x32>
 8013de8:	230c      	movs	r3, #12
 8013dea:	603b      	str	r3, [r7, #0]
 8013dec:	f04f 30ff 	mov.w	r0, #4294967295
 8013df0:	b01d      	add	sp, #116	@ 0x74
 8013df2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013df6:	2340      	movs	r3, #64	@ 0x40
 8013df8:	616b      	str	r3, [r5, #20]
 8013dfa:	2300      	movs	r3, #0
 8013dfc:	9309      	str	r3, [sp, #36]	@ 0x24
 8013dfe:	2320      	movs	r3, #32
 8013e00:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013e04:	f8cd 800c 	str.w	r8, [sp, #12]
 8013e08:	2330      	movs	r3, #48	@ 0x30
 8013e0a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8013fa8 <_svfiprintf_r+0x1e4>
 8013e0e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013e12:	f04f 0901 	mov.w	r9, #1
 8013e16:	4623      	mov	r3, r4
 8013e18:	469a      	mov	sl, r3
 8013e1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013e1e:	b10a      	cbz	r2, 8013e24 <_svfiprintf_r+0x60>
 8013e20:	2a25      	cmp	r2, #37	@ 0x25
 8013e22:	d1f9      	bne.n	8013e18 <_svfiprintf_r+0x54>
 8013e24:	ebba 0b04 	subs.w	fp, sl, r4
 8013e28:	d00b      	beq.n	8013e42 <_svfiprintf_r+0x7e>
 8013e2a:	465b      	mov	r3, fp
 8013e2c:	4622      	mov	r2, r4
 8013e2e:	4629      	mov	r1, r5
 8013e30:	4638      	mov	r0, r7
 8013e32:	f7ff ff6b 	bl	8013d0c <__ssputs_r>
 8013e36:	3001      	adds	r0, #1
 8013e38:	f000 80a7 	beq.w	8013f8a <_svfiprintf_r+0x1c6>
 8013e3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013e3e:	445a      	add	r2, fp
 8013e40:	9209      	str	r2, [sp, #36]	@ 0x24
 8013e42:	f89a 3000 	ldrb.w	r3, [sl]
 8013e46:	2b00      	cmp	r3, #0
 8013e48:	f000 809f 	beq.w	8013f8a <_svfiprintf_r+0x1c6>
 8013e4c:	2300      	movs	r3, #0
 8013e4e:	f04f 32ff 	mov.w	r2, #4294967295
 8013e52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013e56:	f10a 0a01 	add.w	sl, sl, #1
 8013e5a:	9304      	str	r3, [sp, #16]
 8013e5c:	9307      	str	r3, [sp, #28]
 8013e5e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013e62:	931a      	str	r3, [sp, #104]	@ 0x68
 8013e64:	4654      	mov	r4, sl
 8013e66:	2205      	movs	r2, #5
 8013e68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013e6c:	484e      	ldr	r0, [pc, #312]	@ (8013fa8 <_svfiprintf_r+0x1e4>)
 8013e6e:	f7ec f9d7 	bl	8000220 <memchr>
 8013e72:	9a04      	ldr	r2, [sp, #16]
 8013e74:	b9d8      	cbnz	r0, 8013eae <_svfiprintf_r+0xea>
 8013e76:	06d0      	lsls	r0, r2, #27
 8013e78:	bf44      	itt	mi
 8013e7a:	2320      	movmi	r3, #32
 8013e7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013e80:	0711      	lsls	r1, r2, #28
 8013e82:	bf44      	itt	mi
 8013e84:	232b      	movmi	r3, #43	@ 0x2b
 8013e86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013e8a:	f89a 3000 	ldrb.w	r3, [sl]
 8013e8e:	2b2a      	cmp	r3, #42	@ 0x2a
 8013e90:	d015      	beq.n	8013ebe <_svfiprintf_r+0xfa>
 8013e92:	9a07      	ldr	r2, [sp, #28]
 8013e94:	4654      	mov	r4, sl
 8013e96:	2000      	movs	r0, #0
 8013e98:	f04f 0c0a 	mov.w	ip, #10
 8013e9c:	4621      	mov	r1, r4
 8013e9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013ea2:	3b30      	subs	r3, #48	@ 0x30
 8013ea4:	2b09      	cmp	r3, #9
 8013ea6:	d94b      	bls.n	8013f40 <_svfiprintf_r+0x17c>
 8013ea8:	b1b0      	cbz	r0, 8013ed8 <_svfiprintf_r+0x114>
 8013eaa:	9207      	str	r2, [sp, #28]
 8013eac:	e014      	b.n	8013ed8 <_svfiprintf_r+0x114>
 8013eae:	eba0 0308 	sub.w	r3, r0, r8
 8013eb2:	fa09 f303 	lsl.w	r3, r9, r3
 8013eb6:	4313      	orrs	r3, r2
 8013eb8:	9304      	str	r3, [sp, #16]
 8013eba:	46a2      	mov	sl, r4
 8013ebc:	e7d2      	b.n	8013e64 <_svfiprintf_r+0xa0>
 8013ebe:	9b03      	ldr	r3, [sp, #12]
 8013ec0:	1d19      	adds	r1, r3, #4
 8013ec2:	681b      	ldr	r3, [r3, #0]
 8013ec4:	9103      	str	r1, [sp, #12]
 8013ec6:	2b00      	cmp	r3, #0
 8013ec8:	bfbb      	ittet	lt
 8013eca:	425b      	neglt	r3, r3
 8013ecc:	f042 0202 	orrlt.w	r2, r2, #2
 8013ed0:	9307      	strge	r3, [sp, #28]
 8013ed2:	9307      	strlt	r3, [sp, #28]
 8013ed4:	bfb8      	it	lt
 8013ed6:	9204      	strlt	r2, [sp, #16]
 8013ed8:	7823      	ldrb	r3, [r4, #0]
 8013eda:	2b2e      	cmp	r3, #46	@ 0x2e
 8013edc:	d10a      	bne.n	8013ef4 <_svfiprintf_r+0x130>
 8013ede:	7863      	ldrb	r3, [r4, #1]
 8013ee0:	2b2a      	cmp	r3, #42	@ 0x2a
 8013ee2:	d132      	bne.n	8013f4a <_svfiprintf_r+0x186>
 8013ee4:	9b03      	ldr	r3, [sp, #12]
 8013ee6:	1d1a      	adds	r2, r3, #4
 8013ee8:	681b      	ldr	r3, [r3, #0]
 8013eea:	9203      	str	r2, [sp, #12]
 8013eec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013ef0:	3402      	adds	r4, #2
 8013ef2:	9305      	str	r3, [sp, #20]
 8013ef4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8013fb8 <_svfiprintf_r+0x1f4>
 8013ef8:	7821      	ldrb	r1, [r4, #0]
 8013efa:	2203      	movs	r2, #3
 8013efc:	4650      	mov	r0, sl
 8013efe:	f7ec f98f 	bl	8000220 <memchr>
 8013f02:	b138      	cbz	r0, 8013f14 <_svfiprintf_r+0x150>
 8013f04:	9b04      	ldr	r3, [sp, #16]
 8013f06:	eba0 000a 	sub.w	r0, r0, sl
 8013f0a:	2240      	movs	r2, #64	@ 0x40
 8013f0c:	4082      	lsls	r2, r0
 8013f0e:	4313      	orrs	r3, r2
 8013f10:	3401      	adds	r4, #1
 8013f12:	9304      	str	r3, [sp, #16]
 8013f14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013f18:	4824      	ldr	r0, [pc, #144]	@ (8013fac <_svfiprintf_r+0x1e8>)
 8013f1a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013f1e:	2206      	movs	r2, #6
 8013f20:	f7ec f97e 	bl	8000220 <memchr>
 8013f24:	2800      	cmp	r0, #0
 8013f26:	d036      	beq.n	8013f96 <_svfiprintf_r+0x1d2>
 8013f28:	4b21      	ldr	r3, [pc, #132]	@ (8013fb0 <_svfiprintf_r+0x1ec>)
 8013f2a:	bb1b      	cbnz	r3, 8013f74 <_svfiprintf_r+0x1b0>
 8013f2c:	9b03      	ldr	r3, [sp, #12]
 8013f2e:	3307      	adds	r3, #7
 8013f30:	f023 0307 	bic.w	r3, r3, #7
 8013f34:	3308      	adds	r3, #8
 8013f36:	9303      	str	r3, [sp, #12]
 8013f38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013f3a:	4433      	add	r3, r6
 8013f3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8013f3e:	e76a      	b.n	8013e16 <_svfiprintf_r+0x52>
 8013f40:	fb0c 3202 	mla	r2, ip, r2, r3
 8013f44:	460c      	mov	r4, r1
 8013f46:	2001      	movs	r0, #1
 8013f48:	e7a8      	b.n	8013e9c <_svfiprintf_r+0xd8>
 8013f4a:	2300      	movs	r3, #0
 8013f4c:	3401      	adds	r4, #1
 8013f4e:	9305      	str	r3, [sp, #20]
 8013f50:	4619      	mov	r1, r3
 8013f52:	f04f 0c0a 	mov.w	ip, #10
 8013f56:	4620      	mov	r0, r4
 8013f58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013f5c:	3a30      	subs	r2, #48	@ 0x30
 8013f5e:	2a09      	cmp	r2, #9
 8013f60:	d903      	bls.n	8013f6a <_svfiprintf_r+0x1a6>
 8013f62:	2b00      	cmp	r3, #0
 8013f64:	d0c6      	beq.n	8013ef4 <_svfiprintf_r+0x130>
 8013f66:	9105      	str	r1, [sp, #20]
 8013f68:	e7c4      	b.n	8013ef4 <_svfiprintf_r+0x130>
 8013f6a:	fb0c 2101 	mla	r1, ip, r1, r2
 8013f6e:	4604      	mov	r4, r0
 8013f70:	2301      	movs	r3, #1
 8013f72:	e7f0      	b.n	8013f56 <_svfiprintf_r+0x192>
 8013f74:	ab03      	add	r3, sp, #12
 8013f76:	9300      	str	r3, [sp, #0]
 8013f78:	462a      	mov	r2, r5
 8013f7a:	4b0e      	ldr	r3, [pc, #56]	@ (8013fb4 <_svfiprintf_r+0x1f0>)
 8013f7c:	a904      	add	r1, sp, #16
 8013f7e:	4638      	mov	r0, r7
 8013f80:	f7fc fc7c 	bl	801087c <_printf_float>
 8013f84:	1c42      	adds	r2, r0, #1
 8013f86:	4606      	mov	r6, r0
 8013f88:	d1d6      	bne.n	8013f38 <_svfiprintf_r+0x174>
 8013f8a:	89ab      	ldrh	r3, [r5, #12]
 8013f8c:	065b      	lsls	r3, r3, #25
 8013f8e:	f53f af2d 	bmi.w	8013dec <_svfiprintf_r+0x28>
 8013f92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013f94:	e72c      	b.n	8013df0 <_svfiprintf_r+0x2c>
 8013f96:	ab03      	add	r3, sp, #12
 8013f98:	9300      	str	r3, [sp, #0]
 8013f9a:	462a      	mov	r2, r5
 8013f9c:	4b05      	ldr	r3, [pc, #20]	@ (8013fb4 <_svfiprintf_r+0x1f0>)
 8013f9e:	a904      	add	r1, sp, #16
 8013fa0:	4638      	mov	r0, r7
 8013fa2:	f7fc ff03 	bl	8010dac <_printf_i>
 8013fa6:	e7ed      	b.n	8013f84 <_svfiprintf_r+0x1c0>
 8013fa8:	080171e1 	.word	0x080171e1
 8013fac:	080171eb 	.word	0x080171eb
 8013fb0:	0801087d 	.word	0x0801087d
 8013fb4:	08013d0d 	.word	0x08013d0d
 8013fb8:	080171e7 	.word	0x080171e7

08013fbc <_sungetc_r>:
 8013fbc:	b538      	push	{r3, r4, r5, lr}
 8013fbe:	1c4b      	adds	r3, r1, #1
 8013fc0:	4614      	mov	r4, r2
 8013fc2:	d103      	bne.n	8013fcc <_sungetc_r+0x10>
 8013fc4:	f04f 35ff 	mov.w	r5, #4294967295
 8013fc8:	4628      	mov	r0, r5
 8013fca:	bd38      	pop	{r3, r4, r5, pc}
 8013fcc:	8993      	ldrh	r3, [r2, #12]
 8013fce:	f023 0320 	bic.w	r3, r3, #32
 8013fd2:	8193      	strh	r3, [r2, #12]
 8013fd4:	6853      	ldr	r3, [r2, #4]
 8013fd6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8013fd8:	b2cd      	uxtb	r5, r1
 8013fda:	b18a      	cbz	r2, 8014000 <_sungetc_r+0x44>
 8013fdc:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8013fde:	429a      	cmp	r2, r3
 8013fe0:	dd08      	ble.n	8013ff4 <_sungetc_r+0x38>
 8013fe2:	6823      	ldr	r3, [r4, #0]
 8013fe4:	1e5a      	subs	r2, r3, #1
 8013fe6:	6022      	str	r2, [r4, #0]
 8013fe8:	f803 5c01 	strb.w	r5, [r3, #-1]
 8013fec:	6863      	ldr	r3, [r4, #4]
 8013fee:	3301      	adds	r3, #1
 8013ff0:	6063      	str	r3, [r4, #4]
 8013ff2:	e7e9      	b.n	8013fc8 <_sungetc_r+0xc>
 8013ff4:	4621      	mov	r1, r4
 8013ff6:	f000 fbe0 	bl	80147ba <__submore>
 8013ffa:	2800      	cmp	r0, #0
 8013ffc:	d0f1      	beq.n	8013fe2 <_sungetc_r+0x26>
 8013ffe:	e7e1      	b.n	8013fc4 <_sungetc_r+0x8>
 8014000:	6921      	ldr	r1, [r4, #16]
 8014002:	6822      	ldr	r2, [r4, #0]
 8014004:	b141      	cbz	r1, 8014018 <_sungetc_r+0x5c>
 8014006:	4291      	cmp	r1, r2
 8014008:	d206      	bcs.n	8014018 <_sungetc_r+0x5c>
 801400a:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 801400e:	42a9      	cmp	r1, r5
 8014010:	d102      	bne.n	8014018 <_sungetc_r+0x5c>
 8014012:	3a01      	subs	r2, #1
 8014014:	6022      	str	r2, [r4, #0]
 8014016:	e7ea      	b.n	8013fee <_sungetc_r+0x32>
 8014018:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 801401c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014020:	6363      	str	r3, [r4, #52]	@ 0x34
 8014022:	2303      	movs	r3, #3
 8014024:	63a3      	str	r3, [r4, #56]	@ 0x38
 8014026:	4623      	mov	r3, r4
 8014028:	f803 5f46 	strb.w	r5, [r3, #70]!
 801402c:	6023      	str	r3, [r4, #0]
 801402e:	2301      	movs	r3, #1
 8014030:	e7de      	b.n	8013ff0 <_sungetc_r+0x34>

08014032 <__ssrefill_r>:
 8014032:	b510      	push	{r4, lr}
 8014034:	460c      	mov	r4, r1
 8014036:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8014038:	b169      	cbz	r1, 8014056 <__ssrefill_r+0x24>
 801403a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801403e:	4299      	cmp	r1, r3
 8014040:	d001      	beq.n	8014046 <__ssrefill_r+0x14>
 8014042:	f7fe fa2d 	bl	80124a0 <_free_r>
 8014046:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014048:	6063      	str	r3, [r4, #4]
 801404a:	2000      	movs	r0, #0
 801404c:	6360      	str	r0, [r4, #52]	@ 0x34
 801404e:	b113      	cbz	r3, 8014056 <__ssrefill_r+0x24>
 8014050:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8014052:	6023      	str	r3, [r4, #0]
 8014054:	bd10      	pop	{r4, pc}
 8014056:	6923      	ldr	r3, [r4, #16]
 8014058:	6023      	str	r3, [r4, #0]
 801405a:	2300      	movs	r3, #0
 801405c:	6063      	str	r3, [r4, #4]
 801405e:	89a3      	ldrh	r3, [r4, #12]
 8014060:	f043 0320 	orr.w	r3, r3, #32
 8014064:	81a3      	strh	r3, [r4, #12]
 8014066:	f04f 30ff 	mov.w	r0, #4294967295
 801406a:	e7f3      	b.n	8014054 <__ssrefill_r+0x22>

0801406c <__ssvfiscanf_r>:
 801406c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014070:	460c      	mov	r4, r1
 8014072:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8014076:	2100      	movs	r1, #0
 8014078:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 801407c:	49a5      	ldr	r1, [pc, #660]	@ (8014314 <__ssvfiscanf_r+0x2a8>)
 801407e:	91a0      	str	r1, [sp, #640]	@ 0x280
 8014080:	f10d 0804 	add.w	r8, sp, #4
 8014084:	49a4      	ldr	r1, [pc, #656]	@ (8014318 <__ssvfiscanf_r+0x2ac>)
 8014086:	4fa5      	ldr	r7, [pc, #660]	@ (801431c <__ssvfiscanf_r+0x2b0>)
 8014088:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 801408c:	4606      	mov	r6, r0
 801408e:	91a1      	str	r1, [sp, #644]	@ 0x284
 8014090:	9300      	str	r3, [sp, #0]
 8014092:	7813      	ldrb	r3, [r2, #0]
 8014094:	2b00      	cmp	r3, #0
 8014096:	f000 8158 	beq.w	801434a <__ssvfiscanf_r+0x2de>
 801409a:	5cf9      	ldrb	r1, [r7, r3]
 801409c:	f011 0108 	ands.w	r1, r1, #8
 80140a0:	f102 0501 	add.w	r5, r2, #1
 80140a4:	d019      	beq.n	80140da <__ssvfiscanf_r+0x6e>
 80140a6:	6863      	ldr	r3, [r4, #4]
 80140a8:	2b00      	cmp	r3, #0
 80140aa:	dd0f      	ble.n	80140cc <__ssvfiscanf_r+0x60>
 80140ac:	6823      	ldr	r3, [r4, #0]
 80140ae:	781a      	ldrb	r2, [r3, #0]
 80140b0:	5cba      	ldrb	r2, [r7, r2]
 80140b2:	0712      	lsls	r2, r2, #28
 80140b4:	d401      	bmi.n	80140ba <__ssvfiscanf_r+0x4e>
 80140b6:	462a      	mov	r2, r5
 80140b8:	e7eb      	b.n	8014092 <__ssvfiscanf_r+0x26>
 80140ba:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80140bc:	3201      	adds	r2, #1
 80140be:	9245      	str	r2, [sp, #276]	@ 0x114
 80140c0:	6862      	ldr	r2, [r4, #4]
 80140c2:	3301      	adds	r3, #1
 80140c4:	3a01      	subs	r2, #1
 80140c6:	6062      	str	r2, [r4, #4]
 80140c8:	6023      	str	r3, [r4, #0]
 80140ca:	e7ec      	b.n	80140a6 <__ssvfiscanf_r+0x3a>
 80140cc:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80140ce:	4621      	mov	r1, r4
 80140d0:	4630      	mov	r0, r6
 80140d2:	4798      	blx	r3
 80140d4:	2800      	cmp	r0, #0
 80140d6:	d0e9      	beq.n	80140ac <__ssvfiscanf_r+0x40>
 80140d8:	e7ed      	b.n	80140b6 <__ssvfiscanf_r+0x4a>
 80140da:	2b25      	cmp	r3, #37	@ 0x25
 80140dc:	d012      	beq.n	8014104 <__ssvfiscanf_r+0x98>
 80140de:	4699      	mov	r9, r3
 80140e0:	6863      	ldr	r3, [r4, #4]
 80140e2:	2b00      	cmp	r3, #0
 80140e4:	f340 8093 	ble.w	801420e <__ssvfiscanf_r+0x1a2>
 80140e8:	6822      	ldr	r2, [r4, #0]
 80140ea:	7813      	ldrb	r3, [r2, #0]
 80140ec:	454b      	cmp	r3, r9
 80140ee:	f040 812c 	bne.w	801434a <__ssvfiscanf_r+0x2de>
 80140f2:	6863      	ldr	r3, [r4, #4]
 80140f4:	3b01      	subs	r3, #1
 80140f6:	6063      	str	r3, [r4, #4]
 80140f8:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80140fa:	3201      	adds	r2, #1
 80140fc:	3301      	adds	r3, #1
 80140fe:	6022      	str	r2, [r4, #0]
 8014100:	9345      	str	r3, [sp, #276]	@ 0x114
 8014102:	e7d8      	b.n	80140b6 <__ssvfiscanf_r+0x4a>
 8014104:	9141      	str	r1, [sp, #260]	@ 0x104
 8014106:	9143      	str	r1, [sp, #268]	@ 0x10c
 8014108:	7853      	ldrb	r3, [r2, #1]
 801410a:	2b2a      	cmp	r3, #42	@ 0x2a
 801410c:	bf02      	ittt	eq
 801410e:	2310      	moveq	r3, #16
 8014110:	1c95      	addeq	r5, r2, #2
 8014112:	9341      	streq	r3, [sp, #260]	@ 0x104
 8014114:	220a      	movs	r2, #10
 8014116:	46a9      	mov	r9, r5
 8014118:	f819 1b01 	ldrb.w	r1, [r9], #1
 801411c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8014120:	2b09      	cmp	r3, #9
 8014122:	d91e      	bls.n	8014162 <__ssvfiscanf_r+0xf6>
 8014124:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 8014320 <__ssvfiscanf_r+0x2b4>
 8014128:	2203      	movs	r2, #3
 801412a:	4650      	mov	r0, sl
 801412c:	f7ec f878 	bl	8000220 <memchr>
 8014130:	b138      	cbz	r0, 8014142 <__ssvfiscanf_r+0xd6>
 8014132:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8014134:	eba0 000a 	sub.w	r0, r0, sl
 8014138:	2301      	movs	r3, #1
 801413a:	4083      	lsls	r3, r0
 801413c:	4313      	orrs	r3, r2
 801413e:	9341      	str	r3, [sp, #260]	@ 0x104
 8014140:	464d      	mov	r5, r9
 8014142:	f815 3b01 	ldrb.w	r3, [r5], #1
 8014146:	2b78      	cmp	r3, #120	@ 0x78
 8014148:	d806      	bhi.n	8014158 <__ssvfiscanf_r+0xec>
 801414a:	2b57      	cmp	r3, #87	@ 0x57
 801414c:	d810      	bhi.n	8014170 <__ssvfiscanf_r+0x104>
 801414e:	2b25      	cmp	r3, #37	@ 0x25
 8014150:	d0c5      	beq.n	80140de <__ssvfiscanf_r+0x72>
 8014152:	d857      	bhi.n	8014204 <__ssvfiscanf_r+0x198>
 8014154:	2b00      	cmp	r3, #0
 8014156:	d065      	beq.n	8014224 <__ssvfiscanf_r+0x1b8>
 8014158:	2303      	movs	r3, #3
 801415a:	9347      	str	r3, [sp, #284]	@ 0x11c
 801415c:	230a      	movs	r3, #10
 801415e:	9342      	str	r3, [sp, #264]	@ 0x108
 8014160:	e078      	b.n	8014254 <__ssvfiscanf_r+0x1e8>
 8014162:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8014164:	fb02 1103 	mla	r1, r2, r3, r1
 8014168:	3930      	subs	r1, #48	@ 0x30
 801416a:	9143      	str	r1, [sp, #268]	@ 0x10c
 801416c:	464d      	mov	r5, r9
 801416e:	e7d2      	b.n	8014116 <__ssvfiscanf_r+0xaa>
 8014170:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8014174:	2a20      	cmp	r2, #32
 8014176:	d8ef      	bhi.n	8014158 <__ssvfiscanf_r+0xec>
 8014178:	a101      	add	r1, pc, #4	@ (adr r1, 8014180 <__ssvfiscanf_r+0x114>)
 801417a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801417e:	bf00      	nop
 8014180:	08014233 	.word	0x08014233
 8014184:	08014159 	.word	0x08014159
 8014188:	08014159 	.word	0x08014159
 801418c:	0801428d 	.word	0x0801428d
 8014190:	08014159 	.word	0x08014159
 8014194:	08014159 	.word	0x08014159
 8014198:	08014159 	.word	0x08014159
 801419c:	08014159 	.word	0x08014159
 80141a0:	08014159 	.word	0x08014159
 80141a4:	08014159 	.word	0x08014159
 80141a8:	08014159 	.word	0x08014159
 80141ac:	080142a3 	.word	0x080142a3
 80141b0:	08014289 	.word	0x08014289
 80141b4:	0801420b 	.word	0x0801420b
 80141b8:	0801420b 	.word	0x0801420b
 80141bc:	0801420b 	.word	0x0801420b
 80141c0:	08014159 	.word	0x08014159
 80141c4:	08014245 	.word	0x08014245
 80141c8:	08014159 	.word	0x08014159
 80141cc:	08014159 	.word	0x08014159
 80141d0:	08014159 	.word	0x08014159
 80141d4:	08014159 	.word	0x08014159
 80141d8:	080142b3 	.word	0x080142b3
 80141dc:	0801424d 	.word	0x0801424d
 80141e0:	0801422b 	.word	0x0801422b
 80141e4:	08014159 	.word	0x08014159
 80141e8:	08014159 	.word	0x08014159
 80141ec:	080142af 	.word	0x080142af
 80141f0:	08014159 	.word	0x08014159
 80141f4:	08014289 	.word	0x08014289
 80141f8:	08014159 	.word	0x08014159
 80141fc:	08014159 	.word	0x08014159
 8014200:	08014233 	.word	0x08014233
 8014204:	3b45      	subs	r3, #69	@ 0x45
 8014206:	2b02      	cmp	r3, #2
 8014208:	d8a6      	bhi.n	8014158 <__ssvfiscanf_r+0xec>
 801420a:	2305      	movs	r3, #5
 801420c:	e021      	b.n	8014252 <__ssvfiscanf_r+0x1e6>
 801420e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8014210:	4621      	mov	r1, r4
 8014212:	4630      	mov	r0, r6
 8014214:	4798      	blx	r3
 8014216:	2800      	cmp	r0, #0
 8014218:	f43f af66 	beq.w	80140e8 <__ssvfiscanf_r+0x7c>
 801421c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801421e:	2800      	cmp	r0, #0
 8014220:	f040 808b 	bne.w	801433a <__ssvfiscanf_r+0x2ce>
 8014224:	f04f 30ff 	mov.w	r0, #4294967295
 8014228:	e08b      	b.n	8014342 <__ssvfiscanf_r+0x2d6>
 801422a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801422c:	f042 0220 	orr.w	r2, r2, #32
 8014230:	9241      	str	r2, [sp, #260]	@ 0x104
 8014232:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8014234:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8014238:	9241      	str	r2, [sp, #260]	@ 0x104
 801423a:	2210      	movs	r2, #16
 801423c:	2b6e      	cmp	r3, #110	@ 0x6e
 801423e:	9242      	str	r2, [sp, #264]	@ 0x108
 8014240:	d902      	bls.n	8014248 <__ssvfiscanf_r+0x1dc>
 8014242:	e005      	b.n	8014250 <__ssvfiscanf_r+0x1e4>
 8014244:	2300      	movs	r3, #0
 8014246:	9342      	str	r3, [sp, #264]	@ 0x108
 8014248:	2303      	movs	r3, #3
 801424a:	e002      	b.n	8014252 <__ssvfiscanf_r+0x1e6>
 801424c:	2308      	movs	r3, #8
 801424e:	9342      	str	r3, [sp, #264]	@ 0x108
 8014250:	2304      	movs	r3, #4
 8014252:	9347      	str	r3, [sp, #284]	@ 0x11c
 8014254:	6863      	ldr	r3, [r4, #4]
 8014256:	2b00      	cmp	r3, #0
 8014258:	dd39      	ble.n	80142ce <__ssvfiscanf_r+0x262>
 801425a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801425c:	0659      	lsls	r1, r3, #25
 801425e:	d404      	bmi.n	801426a <__ssvfiscanf_r+0x1fe>
 8014260:	6823      	ldr	r3, [r4, #0]
 8014262:	781a      	ldrb	r2, [r3, #0]
 8014264:	5cba      	ldrb	r2, [r7, r2]
 8014266:	0712      	lsls	r2, r2, #28
 8014268:	d438      	bmi.n	80142dc <__ssvfiscanf_r+0x270>
 801426a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 801426c:	2b02      	cmp	r3, #2
 801426e:	dc47      	bgt.n	8014300 <__ssvfiscanf_r+0x294>
 8014270:	466b      	mov	r3, sp
 8014272:	4622      	mov	r2, r4
 8014274:	a941      	add	r1, sp, #260	@ 0x104
 8014276:	4630      	mov	r0, r6
 8014278:	f000 f86c 	bl	8014354 <_scanf_chars>
 801427c:	2801      	cmp	r0, #1
 801427e:	d064      	beq.n	801434a <__ssvfiscanf_r+0x2de>
 8014280:	2802      	cmp	r0, #2
 8014282:	f47f af18 	bne.w	80140b6 <__ssvfiscanf_r+0x4a>
 8014286:	e7c9      	b.n	801421c <__ssvfiscanf_r+0x1b0>
 8014288:	220a      	movs	r2, #10
 801428a:	e7d7      	b.n	801423c <__ssvfiscanf_r+0x1d0>
 801428c:	4629      	mov	r1, r5
 801428e:	4640      	mov	r0, r8
 8014290:	f000 fa5a 	bl	8014748 <__sccl>
 8014294:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8014296:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801429a:	9341      	str	r3, [sp, #260]	@ 0x104
 801429c:	4605      	mov	r5, r0
 801429e:	2301      	movs	r3, #1
 80142a0:	e7d7      	b.n	8014252 <__ssvfiscanf_r+0x1e6>
 80142a2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80142a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80142a8:	9341      	str	r3, [sp, #260]	@ 0x104
 80142aa:	2300      	movs	r3, #0
 80142ac:	e7d1      	b.n	8014252 <__ssvfiscanf_r+0x1e6>
 80142ae:	2302      	movs	r3, #2
 80142b0:	e7cf      	b.n	8014252 <__ssvfiscanf_r+0x1e6>
 80142b2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80142b4:	06c3      	lsls	r3, r0, #27
 80142b6:	f53f aefe 	bmi.w	80140b6 <__ssvfiscanf_r+0x4a>
 80142ba:	9b00      	ldr	r3, [sp, #0]
 80142bc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80142be:	1d19      	adds	r1, r3, #4
 80142c0:	9100      	str	r1, [sp, #0]
 80142c2:	681b      	ldr	r3, [r3, #0]
 80142c4:	07c0      	lsls	r0, r0, #31
 80142c6:	bf4c      	ite	mi
 80142c8:	801a      	strhmi	r2, [r3, #0]
 80142ca:	601a      	strpl	r2, [r3, #0]
 80142cc:	e6f3      	b.n	80140b6 <__ssvfiscanf_r+0x4a>
 80142ce:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80142d0:	4621      	mov	r1, r4
 80142d2:	4630      	mov	r0, r6
 80142d4:	4798      	blx	r3
 80142d6:	2800      	cmp	r0, #0
 80142d8:	d0bf      	beq.n	801425a <__ssvfiscanf_r+0x1ee>
 80142da:	e79f      	b.n	801421c <__ssvfiscanf_r+0x1b0>
 80142dc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80142de:	3201      	adds	r2, #1
 80142e0:	9245      	str	r2, [sp, #276]	@ 0x114
 80142e2:	6862      	ldr	r2, [r4, #4]
 80142e4:	3a01      	subs	r2, #1
 80142e6:	2a00      	cmp	r2, #0
 80142e8:	6062      	str	r2, [r4, #4]
 80142ea:	dd02      	ble.n	80142f2 <__ssvfiscanf_r+0x286>
 80142ec:	3301      	adds	r3, #1
 80142ee:	6023      	str	r3, [r4, #0]
 80142f0:	e7b6      	b.n	8014260 <__ssvfiscanf_r+0x1f4>
 80142f2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80142f4:	4621      	mov	r1, r4
 80142f6:	4630      	mov	r0, r6
 80142f8:	4798      	blx	r3
 80142fa:	2800      	cmp	r0, #0
 80142fc:	d0b0      	beq.n	8014260 <__ssvfiscanf_r+0x1f4>
 80142fe:	e78d      	b.n	801421c <__ssvfiscanf_r+0x1b0>
 8014300:	2b04      	cmp	r3, #4
 8014302:	dc0f      	bgt.n	8014324 <__ssvfiscanf_r+0x2b8>
 8014304:	466b      	mov	r3, sp
 8014306:	4622      	mov	r2, r4
 8014308:	a941      	add	r1, sp, #260	@ 0x104
 801430a:	4630      	mov	r0, r6
 801430c:	f000 f87c 	bl	8014408 <_scanf_i>
 8014310:	e7b4      	b.n	801427c <__ssvfiscanf_r+0x210>
 8014312:	bf00      	nop
 8014314:	08013fbd 	.word	0x08013fbd
 8014318:	08014033 	.word	0x08014033
 801431c:	080170e1 	.word	0x080170e1
 8014320:	080171e7 	.word	0x080171e7
 8014324:	4b0a      	ldr	r3, [pc, #40]	@ (8014350 <__ssvfiscanf_r+0x2e4>)
 8014326:	2b00      	cmp	r3, #0
 8014328:	f43f aec5 	beq.w	80140b6 <__ssvfiscanf_r+0x4a>
 801432c:	466b      	mov	r3, sp
 801432e:	4622      	mov	r2, r4
 8014330:	a941      	add	r1, sp, #260	@ 0x104
 8014332:	4630      	mov	r0, r6
 8014334:	f7fc fe5a 	bl	8010fec <_scanf_float>
 8014338:	e7a0      	b.n	801427c <__ssvfiscanf_r+0x210>
 801433a:	89a3      	ldrh	r3, [r4, #12]
 801433c:	065b      	lsls	r3, r3, #25
 801433e:	f53f af71 	bmi.w	8014224 <__ssvfiscanf_r+0x1b8>
 8014342:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8014346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801434a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801434c:	e7f9      	b.n	8014342 <__ssvfiscanf_r+0x2d6>
 801434e:	bf00      	nop
 8014350:	08010fed 	.word	0x08010fed

08014354 <_scanf_chars>:
 8014354:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014358:	4615      	mov	r5, r2
 801435a:	688a      	ldr	r2, [r1, #8]
 801435c:	4680      	mov	r8, r0
 801435e:	460c      	mov	r4, r1
 8014360:	b932      	cbnz	r2, 8014370 <_scanf_chars+0x1c>
 8014362:	698a      	ldr	r2, [r1, #24]
 8014364:	2a00      	cmp	r2, #0
 8014366:	bf14      	ite	ne
 8014368:	f04f 32ff 	movne.w	r2, #4294967295
 801436c:	2201      	moveq	r2, #1
 801436e:	608a      	str	r2, [r1, #8]
 8014370:	6822      	ldr	r2, [r4, #0]
 8014372:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8014404 <_scanf_chars+0xb0>
 8014376:	06d1      	lsls	r1, r2, #27
 8014378:	bf5f      	itttt	pl
 801437a:	681a      	ldrpl	r2, [r3, #0]
 801437c:	1d11      	addpl	r1, r2, #4
 801437e:	6019      	strpl	r1, [r3, #0]
 8014380:	6816      	ldrpl	r6, [r2, #0]
 8014382:	2700      	movs	r7, #0
 8014384:	69a0      	ldr	r0, [r4, #24]
 8014386:	b188      	cbz	r0, 80143ac <_scanf_chars+0x58>
 8014388:	2801      	cmp	r0, #1
 801438a:	d107      	bne.n	801439c <_scanf_chars+0x48>
 801438c:	682b      	ldr	r3, [r5, #0]
 801438e:	781a      	ldrb	r2, [r3, #0]
 8014390:	6963      	ldr	r3, [r4, #20]
 8014392:	5c9b      	ldrb	r3, [r3, r2]
 8014394:	b953      	cbnz	r3, 80143ac <_scanf_chars+0x58>
 8014396:	2f00      	cmp	r7, #0
 8014398:	d031      	beq.n	80143fe <_scanf_chars+0xaa>
 801439a:	e022      	b.n	80143e2 <_scanf_chars+0x8e>
 801439c:	2802      	cmp	r0, #2
 801439e:	d120      	bne.n	80143e2 <_scanf_chars+0x8e>
 80143a0:	682b      	ldr	r3, [r5, #0]
 80143a2:	781b      	ldrb	r3, [r3, #0]
 80143a4:	f819 3003 	ldrb.w	r3, [r9, r3]
 80143a8:	071b      	lsls	r3, r3, #28
 80143aa:	d41a      	bmi.n	80143e2 <_scanf_chars+0x8e>
 80143ac:	6823      	ldr	r3, [r4, #0]
 80143ae:	06da      	lsls	r2, r3, #27
 80143b0:	bf5e      	ittt	pl
 80143b2:	682b      	ldrpl	r3, [r5, #0]
 80143b4:	781b      	ldrbpl	r3, [r3, #0]
 80143b6:	f806 3b01 	strbpl.w	r3, [r6], #1
 80143ba:	682a      	ldr	r2, [r5, #0]
 80143bc:	686b      	ldr	r3, [r5, #4]
 80143be:	3201      	adds	r2, #1
 80143c0:	602a      	str	r2, [r5, #0]
 80143c2:	68a2      	ldr	r2, [r4, #8]
 80143c4:	3b01      	subs	r3, #1
 80143c6:	3a01      	subs	r2, #1
 80143c8:	606b      	str	r3, [r5, #4]
 80143ca:	3701      	adds	r7, #1
 80143cc:	60a2      	str	r2, [r4, #8]
 80143ce:	b142      	cbz	r2, 80143e2 <_scanf_chars+0x8e>
 80143d0:	2b00      	cmp	r3, #0
 80143d2:	dcd7      	bgt.n	8014384 <_scanf_chars+0x30>
 80143d4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80143d8:	4629      	mov	r1, r5
 80143da:	4640      	mov	r0, r8
 80143dc:	4798      	blx	r3
 80143de:	2800      	cmp	r0, #0
 80143e0:	d0d0      	beq.n	8014384 <_scanf_chars+0x30>
 80143e2:	6823      	ldr	r3, [r4, #0]
 80143e4:	f013 0310 	ands.w	r3, r3, #16
 80143e8:	d105      	bne.n	80143f6 <_scanf_chars+0xa2>
 80143ea:	68e2      	ldr	r2, [r4, #12]
 80143ec:	3201      	adds	r2, #1
 80143ee:	60e2      	str	r2, [r4, #12]
 80143f0:	69a2      	ldr	r2, [r4, #24]
 80143f2:	b102      	cbz	r2, 80143f6 <_scanf_chars+0xa2>
 80143f4:	7033      	strb	r3, [r6, #0]
 80143f6:	6923      	ldr	r3, [r4, #16]
 80143f8:	443b      	add	r3, r7
 80143fa:	6123      	str	r3, [r4, #16]
 80143fc:	2000      	movs	r0, #0
 80143fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014402:	bf00      	nop
 8014404:	080170e1 	.word	0x080170e1

08014408 <_scanf_i>:
 8014408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801440c:	4698      	mov	r8, r3
 801440e:	4b74      	ldr	r3, [pc, #464]	@ (80145e0 <_scanf_i+0x1d8>)
 8014410:	460c      	mov	r4, r1
 8014412:	4682      	mov	sl, r0
 8014414:	4616      	mov	r6, r2
 8014416:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801441a:	b087      	sub	sp, #28
 801441c:	ab03      	add	r3, sp, #12
 801441e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8014422:	4b70      	ldr	r3, [pc, #448]	@ (80145e4 <_scanf_i+0x1dc>)
 8014424:	69a1      	ldr	r1, [r4, #24]
 8014426:	4a70      	ldr	r2, [pc, #448]	@ (80145e8 <_scanf_i+0x1e0>)
 8014428:	2903      	cmp	r1, #3
 801442a:	bf08      	it	eq
 801442c:	461a      	moveq	r2, r3
 801442e:	68a3      	ldr	r3, [r4, #8]
 8014430:	9201      	str	r2, [sp, #4]
 8014432:	1e5a      	subs	r2, r3, #1
 8014434:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8014438:	bf88      	it	hi
 801443a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801443e:	4627      	mov	r7, r4
 8014440:	bf82      	ittt	hi
 8014442:	eb03 0905 	addhi.w	r9, r3, r5
 8014446:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801444a:	60a3      	strhi	r3, [r4, #8]
 801444c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8014450:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8014454:	bf98      	it	ls
 8014456:	f04f 0900 	movls.w	r9, #0
 801445a:	6023      	str	r3, [r4, #0]
 801445c:	463d      	mov	r5, r7
 801445e:	f04f 0b00 	mov.w	fp, #0
 8014462:	6831      	ldr	r1, [r6, #0]
 8014464:	ab03      	add	r3, sp, #12
 8014466:	7809      	ldrb	r1, [r1, #0]
 8014468:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801446c:	2202      	movs	r2, #2
 801446e:	f7eb fed7 	bl	8000220 <memchr>
 8014472:	b328      	cbz	r0, 80144c0 <_scanf_i+0xb8>
 8014474:	f1bb 0f01 	cmp.w	fp, #1
 8014478:	d159      	bne.n	801452e <_scanf_i+0x126>
 801447a:	6862      	ldr	r2, [r4, #4]
 801447c:	b92a      	cbnz	r2, 801448a <_scanf_i+0x82>
 801447e:	6822      	ldr	r2, [r4, #0]
 8014480:	2108      	movs	r1, #8
 8014482:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8014486:	6061      	str	r1, [r4, #4]
 8014488:	6022      	str	r2, [r4, #0]
 801448a:	6822      	ldr	r2, [r4, #0]
 801448c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8014490:	6022      	str	r2, [r4, #0]
 8014492:	68a2      	ldr	r2, [r4, #8]
 8014494:	1e51      	subs	r1, r2, #1
 8014496:	60a1      	str	r1, [r4, #8]
 8014498:	b192      	cbz	r2, 80144c0 <_scanf_i+0xb8>
 801449a:	6832      	ldr	r2, [r6, #0]
 801449c:	1c51      	adds	r1, r2, #1
 801449e:	6031      	str	r1, [r6, #0]
 80144a0:	7812      	ldrb	r2, [r2, #0]
 80144a2:	f805 2b01 	strb.w	r2, [r5], #1
 80144a6:	6872      	ldr	r2, [r6, #4]
 80144a8:	3a01      	subs	r2, #1
 80144aa:	2a00      	cmp	r2, #0
 80144ac:	6072      	str	r2, [r6, #4]
 80144ae:	dc07      	bgt.n	80144c0 <_scanf_i+0xb8>
 80144b0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80144b4:	4631      	mov	r1, r6
 80144b6:	4650      	mov	r0, sl
 80144b8:	4790      	blx	r2
 80144ba:	2800      	cmp	r0, #0
 80144bc:	f040 8085 	bne.w	80145ca <_scanf_i+0x1c2>
 80144c0:	f10b 0b01 	add.w	fp, fp, #1
 80144c4:	f1bb 0f03 	cmp.w	fp, #3
 80144c8:	d1cb      	bne.n	8014462 <_scanf_i+0x5a>
 80144ca:	6863      	ldr	r3, [r4, #4]
 80144cc:	b90b      	cbnz	r3, 80144d2 <_scanf_i+0xca>
 80144ce:	230a      	movs	r3, #10
 80144d0:	6063      	str	r3, [r4, #4]
 80144d2:	6863      	ldr	r3, [r4, #4]
 80144d4:	4945      	ldr	r1, [pc, #276]	@ (80145ec <_scanf_i+0x1e4>)
 80144d6:	6960      	ldr	r0, [r4, #20]
 80144d8:	1ac9      	subs	r1, r1, r3
 80144da:	f000 f935 	bl	8014748 <__sccl>
 80144de:	f04f 0b00 	mov.w	fp, #0
 80144e2:	68a3      	ldr	r3, [r4, #8]
 80144e4:	6822      	ldr	r2, [r4, #0]
 80144e6:	2b00      	cmp	r3, #0
 80144e8:	d03d      	beq.n	8014566 <_scanf_i+0x15e>
 80144ea:	6831      	ldr	r1, [r6, #0]
 80144ec:	6960      	ldr	r0, [r4, #20]
 80144ee:	f891 c000 	ldrb.w	ip, [r1]
 80144f2:	f810 000c 	ldrb.w	r0, [r0, ip]
 80144f6:	2800      	cmp	r0, #0
 80144f8:	d035      	beq.n	8014566 <_scanf_i+0x15e>
 80144fa:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80144fe:	d124      	bne.n	801454a <_scanf_i+0x142>
 8014500:	0510      	lsls	r0, r2, #20
 8014502:	d522      	bpl.n	801454a <_scanf_i+0x142>
 8014504:	f10b 0b01 	add.w	fp, fp, #1
 8014508:	f1b9 0f00 	cmp.w	r9, #0
 801450c:	d003      	beq.n	8014516 <_scanf_i+0x10e>
 801450e:	3301      	adds	r3, #1
 8014510:	f109 39ff 	add.w	r9, r9, #4294967295
 8014514:	60a3      	str	r3, [r4, #8]
 8014516:	6873      	ldr	r3, [r6, #4]
 8014518:	3b01      	subs	r3, #1
 801451a:	2b00      	cmp	r3, #0
 801451c:	6073      	str	r3, [r6, #4]
 801451e:	dd1b      	ble.n	8014558 <_scanf_i+0x150>
 8014520:	6833      	ldr	r3, [r6, #0]
 8014522:	3301      	adds	r3, #1
 8014524:	6033      	str	r3, [r6, #0]
 8014526:	68a3      	ldr	r3, [r4, #8]
 8014528:	3b01      	subs	r3, #1
 801452a:	60a3      	str	r3, [r4, #8]
 801452c:	e7d9      	b.n	80144e2 <_scanf_i+0xda>
 801452e:	f1bb 0f02 	cmp.w	fp, #2
 8014532:	d1ae      	bne.n	8014492 <_scanf_i+0x8a>
 8014534:	6822      	ldr	r2, [r4, #0]
 8014536:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 801453a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 801453e:	d1bf      	bne.n	80144c0 <_scanf_i+0xb8>
 8014540:	2110      	movs	r1, #16
 8014542:	6061      	str	r1, [r4, #4]
 8014544:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8014548:	e7a2      	b.n	8014490 <_scanf_i+0x88>
 801454a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 801454e:	6022      	str	r2, [r4, #0]
 8014550:	780b      	ldrb	r3, [r1, #0]
 8014552:	f805 3b01 	strb.w	r3, [r5], #1
 8014556:	e7de      	b.n	8014516 <_scanf_i+0x10e>
 8014558:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801455c:	4631      	mov	r1, r6
 801455e:	4650      	mov	r0, sl
 8014560:	4798      	blx	r3
 8014562:	2800      	cmp	r0, #0
 8014564:	d0df      	beq.n	8014526 <_scanf_i+0x11e>
 8014566:	6823      	ldr	r3, [r4, #0]
 8014568:	05d9      	lsls	r1, r3, #23
 801456a:	d50d      	bpl.n	8014588 <_scanf_i+0x180>
 801456c:	42bd      	cmp	r5, r7
 801456e:	d909      	bls.n	8014584 <_scanf_i+0x17c>
 8014570:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8014574:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014578:	4632      	mov	r2, r6
 801457a:	4650      	mov	r0, sl
 801457c:	4798      	blx	r3
 801457e:	f105 39ff 	add.w	r9, r5, #4294967295
 8014582:	464d      	mov	r5, r9
 8014584:	42bd      	cmp	r5, r7
 8014586:	d028      	beq.n	80145da <_scanf_i+0x1d2>
 8014588:	6822      	ldr	r2, [r4, #0]
 801458a:	f012 0210 	ands.w	r2, r2, #16
 801458e:	d113      	bne.n	80145b8 <_scanf_i+0x1b0>
 8014590:	702a      	strb	r2, [r5, #0]
 8014592:	6863      	ldr	r3, [r4, #4]
 8014594:	9e01      	ldr	r6, [sp, #4]
 8014596:	4639      	mov	r1, r7
 8014598:	4650      	mov	r0, sl
 801459a:	47b0      	blx	r6
 801459c:	f8d8 3000 	ldr.w	r3, [r8]
 80145a0:	6821      	ldr	r1, [r4, #0]
 80145a2:	1d1a      	adds	r2, r3, #4
 80145a4:	f8c8 2000 	str.w	r2, [r8]
 80145a8:	f011 0f20 	tst.w	r1, #32
 80145ac:	681b      	ldr	r3, [r3, #0]
 80145ae:	d00f      	beq.n	80145d0 <_scanf_i+0x1c8>
 80145b0:	6018      	str	r0, [r3, #0]
 80145b2:	68e3      	ldr	r3, [r4, #12]
 80145b4:	3301      	adds	r3, #1
 80145b6:	60e3      	str	r3, [r4, #12]
 80145b8:	6923      	ldr	r3, [r4, #16]
 80145ba:	1bed      	subs	r5, r5, r7
 80145bc:	445d      	add	r5, fp
 80145be:	442b      	add	r3, r5
 80145c0:	6123      	str	r3, [r4, #16]
 80145c2:	2000      	movs	r0, #0
 80145c4:	b007      	add	sp, #28
 80145c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80145ca:	f04f 0b00 	mov.w	fp, #0
 80145ce:	e7ca      	b.n	8014566 <_scanf_i+0x15e>
 80145d0:	07ca      	lsls	r2, r1, #31
 80145d2:	bf4c      	ite	mi
 80145d4:	8018      	strhmi	r0, [r3, #0]
 80145d6:	6018      	strpl	r0, [r3, #0]
 80145d8:	e7eb      	b.n	80145b2 <_scanf_i+0x1aa>
 80145da:	2001      	movs	r0, #1
 80145dc:	e7f2      	b.n	80145c4 <_scanf_i+0x1bc>
 80145de:	bf00      	nop
 80145e0:	08016e1c 	.word	0x08016e1c
 80145e4:	08013d09 	.word	0x08013d09
 80145e8:	080150cd 	.word	0x080150cd
 80145ec:	08017202 	.word	0x08017202

080145f0 <__sflush_r>:
 80145f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80145f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80145f8:	0716      	lsls	r6, r2, #28
 80145fa:	4605      	mov	r5, r0
 80145fc:	460c      	mov	r4, r1
 80145fe:	d454      	bmi.n	80146aa <__sflush_r+0xba>
 8014600:	684b      	ldr	r3, [r1, #4]
 8014602:	2b00      	cmp	r3, #0
 8014604:	dc02      	bgt.n	801460c <__sflush_r+0x1c>
 8014606:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8014608:	2b00      	cmp	r3, #0
 801460a:	dd48      	ble.n	801469e <__sflush_r+0xae>
 801460c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801460e:	2e00      	cmp	r6, #0
 8014610:	d045      	beq.n	801469e <__sflush_r+0xae>
 8014612:	2300      	movs	r3, #0
 8014614:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8014618:	682f      	ldr	r7, [r5, #0]
 801461a:	6a21      	ldr	r1, [r4, #32]
 801461c:	602b      	str	r3, [r5, #0]
 801461e:	d030      	beq.n	8014682 <__sflush_r+0x92>
 8014620:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014622:	89a3      	ldrh	r3, [r4, #12]
 8014624:	0759      	lsls	r1, r3, #29
 8014626:	d505      	bpl.n	8014634 <__sflush_r+0x44>
 8014628:	6863      	ldr	r3, [r4, #4]
 801462a:	1ad2      	subs	r2, r2, r3
 801462c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801462e:	b10b      	cbz	r3, 8014634 <__sflush_r+0x44>
 8014630:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014632:	1ad2      	subs	r2, r2, r3
 8014634:	2300      	movs	r3, #0
 8014636:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014638:	6a21      	ldr	r1, [r4, #32]
 801463a:	4628      	mov	r0, r5
 801463c:	47b0      	blx	r6
 801463e:	1c43      	adds	r3, r0, #1
 8014640:	89a3      	ldrh	r3, [r4, #12]
 8014642:	d106      	bne.n	8014652 <__sflush_r+0x62>
 8014644:	6829      	ldr	r1, [r5, #0]
 8014646:	291d      	cmp	r1, #29
 8014648:	d82b      	bhi.n	80146a2 <__sflush_r+0xb2>
 801464a:	4a2a      	ldr	r2, [pc, #168]	@ (80146f4 <__sflush_r+0x104>)
 801464c:	410a      	asrs	r2, r1
 801464e:	07d6      	lsls	r6, r2, #31
 8014650:	d427      	bmi.n	80146a2 <__sflush_r+0xb2>
 8014652:	2200      	movs	r2, #0
 8014654:	6062      	str	r2, [r4, #4]
 8014656:	04d9      	lsls	r1, r3, #19
 8014658:	6922      	ldr	r2, [r4, #16]
 801465a:	6022      	str	r2, [r4, #0]
 801465c:	d504      	bpl.n	8014668 <__sflush_r+0x78>
 801465e:	1c42      	adds	r2, r0, #1
 8014660:	d101      	bne.n	8014666 <__sflush_r+0x76>
 8014662:	682b      	ldr	r3, [r5, #0]
 8014664:	b903      	cbnz	r3, 8014668 <__sflush_r+0x78>
 8014666:	6560      	str	r0, [r4, #84]	@ 0x54
 8014668:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801466a:	602f      	str	r7, [r5, #0]
 801466c:	b1b9      	cbz	r1, 801469e <__sflush_r+0xae>
 801466e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014672:	4299      	cmp	r1, r3
 8014674:	d002      	beq.n	801467c <__sflush_r+0x8c>
 8014676:	4628      	mov	r0, r5
 8014678:	f7fd ff12 	bl	80124a0 <_free_r>
 801467c:	2300      	movs	r3, #0
 801467e:	6363      	str	r3, [r4, #52]	@ 0x34
 8014680:	e00d      	b.n	801469e <__sflush_r+0xae>
 8014682:	2301      	movs	r3, #1
 8014684:	4628      	mov	r0, r5
 8014686:	47b0      	blx	r6
 8014688:	4602      	mov	r2, r0
 801468a:	1c50      	adds	r0, r2, #1
 801468c:	d1c9      	bne.n	8014622 <__sflush_r+0x32>
 801468e:	682b      	ldr	r3, [r5, #0]
 8014690:	2b00      	cmp	r3, #0
 8014692:	d0c6      	beq.n	8014622 <__sflush_r+0x32>
 8014694:	2b1d      	cmp	r3, #29
 8014696:	d001      	beq.n	801469c <__sflush_r+0xac>
 8014698:	2b16      	cmp	r3, #22
 801469a:	d11e      	bne.n	80146da <__sflush_r+0xea>
 801469c:	602f      	str	r7, [r5, #0]
 801469e:	2000      	movs	r0, #0
 80146a0:	e022      	b.n	80146e8 <__sflush_r+0xf8>
 80146a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80146a6:	b21b      	sxth	r3, r3
 80146a8:	e01b      	b.n	80146e2 <__sflush_r+0xf2>
 80146aa:	690f      	ldr	r7, [r1, #16]
 80146ac:	2f00      	cmp	r7, #0
 80146ae:	d0f6      	beq.n	801469e <__sflush_r+0xae>
 80146b0:	0793      	lsls	r3, r2, #30
 80146b2:	680e      	ldr	r6, [r1, #0]
 80146b4:	bf08      	it	eq
 80146b6:	694b      	ldreq	r3, [r1, #20]
 80146b8:	600f      	str	r7, [r1, #0]
 80146ba:	bf18      	it	ne
 80146bc:	2300      	movne	r3, #0
 80146be:	eba6 0807 	sub.w	r8, r6, r7
 80146c2:	608b      	str	r3, [r1, #8]
 80146c4:	f1b8 0f00 	cmp.w	r8, #0
 80146c8:	dde9      	ble.n	801469e <__sflush_r+0xae>
 80146ca:	6a21      	ldr	r1, [r4, #32]
 80146cc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80146ce:	4643      	mov	r3, r8
 80146d0:	463a      	mov	r2, r7
 80146d2:	4628      	mov	r0, r5
 80146d4:	47b0      	blx	r6
 80146d6:	2800      	cmp	r0, #0
 80146d8:	dc08      	bgt.n	80146ec <__sflush_r+0xfc>
 80146da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80146de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80146e2:	81a3      	strh	r3, [r4, #12]
 80146e4:	f04f 30ff 	mov.w	r0, #4294967295
 80146e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80146ec:	4407      	add	r7, r0
 80146ee:	eba8 0800 	sub.w	r8, r8, r0
 80146f2:	e7e7      	b.n	80146c4 <__sflush_r+0xd4>
 80146f4:	dfbffffe 	.word	0xdfbffffe

080146f8 <_fflush_r>:
 80146f8:	b538      	push	{r3, r4, r5, lr}
 80146fa:	690b      	ldr	r3, [r1, #16]
 80146fc:	4605      	mov	r5, r0
 80146fe:	460c      	mov	r4, r1
 8014700:	b913      	cbnz	r3, 8014708 <_fflush_r+0x10>
 8014702:	2500      	movs	r5, #0
 8014704:	4628      	mov	r0, r5
 8014706:	bd38      	pop	{r3, r4, r5, pc}
 8014708:	b118      	cbz	r0, 8014712 <_fflush_r+0x1a>
 801470a:	6a03      	ldr	r3, [r0, #32]
 801470c:	b90b      	cbnz	r3, 8014712 <_fflush_r+0x1a>
 801470e:	f7fc ff0d 	bl	801152c <__sinit>
 8014712:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014716:	2b00      	cmp	r3, #0
 8014718:	d0f3      	beq.n	8014702 <_fflush_r+0xa>
 801471a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801471c:	07d0      	lsls	r0, r2, #31
 801471e:	d404      	bmi.n	801472a <_fflush_r+0x32>
 8014720:	0599      	lsls	r1, r3, #22
 8014722:	d402      	bmi.n	801472a <_fflush_r+0x32>
 8014724:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014726:	f7fd f856 	bl	80117d6 <__retarget_lock_acquire_recursive>
 801472a:	4628      	mov	r0, r5
 801472c:	4621      	mov	r1, r4
 801472e:	f7ff ff5f 	bl	80145f0 <__sflush_r>
 8014732:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014734:	07da      	lsls	r2, r3, #31
 8014736:	4605      	mov	r5, r0
 8014738:	d4e4      	bmi.n	8014704 <_fflush_r+0xc>
 801473a:	89a3      	ldrh	r3, [r4, #12]
 801473c:	059b      	lsls	r3, r3, #22
 801473e:	d4e1      	bmi.n	8014704 <_fflush_r+0xc>
 8014740:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014742:	f7fd f849 	bl	80117d8 <__retarget_lock_release_recursive>
 8014746:	e7dd      	b.n	8014704 <_fflush_r+0xc>

08014748 <__sccl>:
 8014748:	b570      	push	{r4, r5, r6, lr}
 801474a:	780b      	ldrb	r3, [r1, #0]
 801474c:	4604      	mov	r4, r0
 801474e:	2b5e      	cmp	r3, #94	@ 0x5e
 8014750:	bf0b      	itete	eq
 8014752:	784b      	ldrbeq	r3, [r1, #1]
 8014754:	1c4a      	addne	r2, r1, #1
 8014756:	1c8a      	addeq	r2, r1, #2
 8014758:	2100      	movne	r1, #0
 801475a:	bf08      	it	eq
 801475c:	2101      	moveq	r1, #1
 801475e:	3801      	subs	r0, #1
 8014760:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8014764:	f800 1f01 	strb.w	r1, [r0, #1]!
 8014768:	42a8      	cmp	r0, r5
 801476a:	d1fb      	bne.n	8014764 <__sccl+0x1c>
 801476c:	b90b      	cbnz	r3, 8014772 <__sccl+0x2a>
 801476e:	1e50      	subs	r0, r2, #1
 8014770:	bd70      	pop	{r4, r5, r6, pc}
 8014772:	f081 0101 	eor.w	r1, r1, #1
 8014776:	54e1      	strb	r1, [r4, r3]
 8014778:	4610      	mov	r0, r2
 801477a:	4602      	mov	r2, r0
 801477c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8014780:	2d2d      	cmp	r5, #45	@ 0x2d
 8014782:	d005      	beq.n	8014790 <__sccl+0x48>
 8014784:	2d5d      	cmp	r5, #93	@ 0x5d
 8014786:	d016      	beq.n	80147b6 <__sccl+0x6e>
 8014788:	2d00      	cmp	r5, #0
 801478a:	d0f1      	beq.n	8014770 <__sccl+0x28>
 801478c:	462b      	mov	r3, r5
 801478e:	e7f2      	b.n	8014776 <__sccl+0x2e>
 8014790:	7846      	ldrb	r6, [r0, #1]
 8014792:	2e5d      	cmp	r6, #93	@ 0x5d
 8014794:	d0fa      	beq.n	801478c <__sccl+0x44>
 8014796:	42b3      	cmp	r3, r6
 8014798:	dcf8      	bgt.n	801478c <__sccl+0x44>
 801479a:	3002      	adds	r0, #2
 801479c:	461a      	mov	r2, r3
 801479e:	3201      	adds	r2, #1
 80147a0:	4296      	cmp	r6, r2
 80147a2:	54a1      	strb	r1, [r4, r2]
 80147a4:	dcfb      	bgt.n	801479e <__sccl+0x56>
 80147a6:	1af2      	subs	r2, r6, r3
 80147a8:	3a01      	subs	r2, #1
 80147aa:	1c5d      	adds	r5, r3, #1
 80147ac:	42b3      	cmp	r3, r6
 80147ae:	bfa8      	it	ge
 80147b0:	2200      	movge	r2, #0
 80147b2:	18ab      	adds	r3, r5, r2
 80147b4:	e7e1      	b.n	801477a <__sccl+0x32>
 80147b6:	4610      	mov	r0, r2
 80147b8:	e7da      	b.n	8014770 <__sccl+0x28>

080147ba <__submore>:
 80147ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80147be:	460c      	mov	r4, r1
 80147c0:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80147c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80147c6:	4299      	cmp	r1, r3
 80147c8:	d11d      	bne.n	8014806 <__submore+0x4c>
 80147ca:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80147ce:	f7fd fedb 	bl	8012588 <_malloc_r>
 80147d2:	b918      	cbnz	r0, 80147dc <__submore+0x22>
 80147d4:	f04f 30ff 	mov.w	r0, #4294967295
 80147d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80147dc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80147e0:	63a3      	str	r3, [r4, #56]	@ 0x38
 80147e2:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 80147e6:	6360      	str	r0, [r4, #52]	@ 0x34
 80147e8:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 80147ec:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80147f0:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 80147f4:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80147f8:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 80147fc:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8014800:	6020      	str	r0, [r4, #0]
 8014802:	2000      	movs	r0, #0
 8014804:	e7e8      	b.n	80147d8 <__submore+0x1e>
 8014806:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8014808:	0077      	lsls	r7, r6, #1
 801480a:	463a      	mov	r2, r7
 801480c:	f000 fbc1 	bl	8014f92 <_realloc_r>
 8014810:	4605      	mov	r5, r0
 8014812:	2800      	cmp	r0, #0
 8014814:	d0de      	beq.n	80147d4 <__submore+0x1a>
 8014816:	eb00 0806 	add.w	r8, r0, r6
 801481a:	4601      	mov	r1, r0
 801481c:	4632      	mov	r2, r6
 801481e:	4640      	mov	r0, r8
 8014820:	f7fc ffdb 	bl	80117da <memcpy>
 8014824:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8014828:	f8c4 8000 	str.w	r8, [r4]
 801482c:	e7e9      	b.n	8014802 <__submore+0x48>

0801482e <memmove>:
 801482e:	4288      	cmp	r0, r1
 8014830:	b510      	push	{r4, lr}
 8014832:	eb01 0402 	add.w	r4, r1, r2
 8014836:	d902      	bls.n	801483e <memmove+0x10>
 8014838:	4284      	cmp	r4, r0
 801483a:	4623      	mov	r3, r4
 801483c:	d807      	bhi.n	801484e <memmove+0x20>
 801483e:	1e43      	subs	r3, r0, #1
 8014840:	42a1      	cmp	r1, r4
 8014842:	d008      	beq.n	8014856 <memmove+0x28>
 8014844:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014848:	f803 2f01 	strb.w	r2, [r3, #1]!
 801484c:	e7f8      	b.n	8014840 <memmove+0x12>
 801484e:	4402      	add	r2, r0
 8014850:	4601      	mov	r1, r0
 8014852:	428a      	cmp	r2, r1
 8014854:	d100      	bne.n	8014858 <memmove+0x2a>
 8014856:	bd10      	pop	{r4, pc}
 8014858:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801485c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014860:	e7f7      	b.n	8014852 <memmove+0x24>
	...

08014864 <_sbrk_r>:
 8014864:	b538      	push	{r3, r4, r5, lr}
 8014866:	4d06      	ldr	r5, [pc, #24]	@ (8014880 <_sbrk_r+0x1c>)
 8014868:	2300      	movs	r3, #0
 801486a:	4604      	mov	r4, r0
 801486c:	4608      	mov	r0, r1
 801486e:	602b      	str	r3, [r5, #0]
 8014870:	f7ef fc58 	bl	8004124 <_sbrk>
 8014874:	1c43      	adds	r3, r0, #1
 8014876:	d102      	bne.n	801487e <_sbrk_r+0x1a>
 8014878:	682b      	ldr	r3, [r5, #0]
 801487a:	b103      	cbz	r3, 801487e <_sbrk_r+0x1a>
 801487c:	6023      	str	r3, [r4, #0]
 801487e:	bd38      	pop	{r3, r4, r5, pc}
 8014880:	20002688 	.word	0x20002688
 8014884:	00000000 	.word	0x00000000

08014888 <nan>:
 8014888:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8014890 <nan+0x8>
 801488c:	4770      	bx	lr
 801488e:	bf00      	nop
 8014890:	00000000 	.word	0x00000000
 8014894:	7ff80000 	.word	0x7ff80000

08014898 <__assert_func>:
 8014898:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801489a:	4614      	mov	r4, r2
 801489c:	461a      	mov	r2, r3
 801489e:	4b09      	ldr	r3, [pc, #36]	@ (80148c4 <__assert_func+0x2c>)
 80148a0:	681b      	ldr	r3, [r3, #0]
 80148a2:	4605      	mov	r5, r0
 80148a4:	68d8      	ldr	r0, [r3, #12]
 80148a6:	b954      	cbnz	r4, 80148be <__assert_func+0x26>
 80148a8:	4b07      	ldr	r3, [pc, #28]	@ (80148c8 <__assert_func+0x30>)
 80148aa:	461c      	mov	r4, r3
 80148ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80148b0:	9100      	str	r1, [sp, #0]
 80148b2:	462b      	mov	r3, r5
 80148b4:	4905      	ldr	r1, [pc, #20]	@ (80148cc <__assert_func+0x34>)
 80148b6:	f000 fc19 	bl	80150ec <fiprintf>
 80148ba:	f000 fc29 	bl	8015110 <abort>
 80148be:	4b04      	ldr	r3, [pc, #16]	@ (80148d0 <__assert_func+0x38>)
 80148c0:	e7f4      	b.n	80148ac <__assert_func+0x14>
 80148c2:	bf00      	nop
 80148c4:	200001bc 	.word	0x200001bc
 80148c8:	08017250 	.word	0x08017250
 80148cc:	08017222 	.word	0x08017222
 80148d0:	08017215 	.word	0x08017215

080148d4 <_calloc_r>:
 80148d4:	b570      	push	{r4, r5, r6, lr}
 80148d6:	fba1 5402 	umull	r5, r4, r1, r2
 80148da:	b93c      	cbnz	r4, 80148ec <_calloc_r+0x18>
 80148dc:	4629      	mov	r1, r5
 80148de:	f7fd fe53 	bl	8012588 <_malloc_r>
 80148e2:	4606      	mov	r6, r0
 80148e4:	b928      	cbnz	r0, 80148f2 <_calloc_r+0x1e>
 80148e6:	2600      	movs	r6, #0
 80148e8:	4630      	mov	r0, r6
 80148ea:	bd70      	pop	{r4, r5, r6, pc}
 80148ec:	220c      	movs	r2, #12
 80148ee:	6002      	str	r2, [r0, #0]
 80148f0:	e7f9      	b.n	80148e6 <_calloc_r+0x12>
 80148f2:	462a      	mov	r2, r5
 80148f4:	4621      	mov	r1, r4
 80148f6:	f7fc fede 	bl	80116b6 <memset>
 80148fa:	e7f5      	b.n	80148e8 <_calloc_r+0x14>

080148fc <rshift>:
 80148fc:	6903      	ldr	r3, [r0, #16]
 80148fe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8014902:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014906:	ea4f 1261 	mov.w	r2, r1, asr #5
 801490a:	f100 0414 	add.w	r4, r0, #20
 801490e:	dd45      	ble.n	801499c <rshift+0xa0>
 8014910:	f011 011f 	ands.w	r1, r1, #31
 8014914:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8014918:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801491c:	d10c      	bne.n	8014938 <rshift+0x3c>
 801491e:	f100 0710 	add.w	r7, r0, #16
 8014922:	4629      	mov	r1, r5
 8014924:	42b1      	cmp	r1, r6
 8014926:	d334      	bcc.n	8014992 <rshift+0x96>
 8014928:	1a9b      	subs	r3, r3, r2
 801492a:	009b      	lsls	r3, r3, #2
 801492c:	1eea      	subs	r2, r5, #3
 801492e:	4296      	cmp	r6, r2
 8014930:	bf38      	it	cc
 8014932:	2300      	movcc	r3, #0
 8014934:	4423      	add	r3, r4
 8014936:	e015      	b.n	8014964 <rshift+0x68>
 8014938:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801493c:	f1c1 0820 	rsb	r8, r1, #32
 8014940:	40cf      	lsrs	r7, r1
 8014942:	f105 0e04 	add.w	lr, r5, #4
 8014946:	46a1      	mov	r9, r4
 8014948:	4576      	cmp	r6, lr
 801494a:	46f4      	mov	ip, lr
 801494c:	d815      	bhi.n	801497a <rshift+0x7e>
 801494e:	1a9a      	subs	r2, r3, r2
 8014950:	0092      	lsls	r2, r2, #2
 8014952:	3a04      	subs	r2, #4
 8014954:	3501      	adds	r5, #1
 8014956:	42ae      	cmp	r6, r5
 8014958:	bf38      	it	cc
 801495a:	2200      	movcc	r2, #0
 801495c:	18a3      	adds	r3, r4, r2
 801495e:	50a7      	str	r7, [r4, r2]
 8014960:	b107      	cbz	r7, 8014964 <rshift+0x68>
 8014962:	3304      	adds	r3, #4
 8014964:	1b1a      	subs	r2, r3, r4
 8014966:	42a3      	cmp	r3, r4
 8014968:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801496c:	bf08      	it	eq
 801496e:	2300      	moveq	r3, #0
 8014970:	6102      	str	r2, [r0, #16]
 8014972:	bf08      	it	eq
 8014974:	6143      	streq	r3, [r0, #20]
 8014976:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801497a:	f8dc c000 	ldr.w	ip, [ip]
 801497e:	fa0c fc08 	lsl.w	ip, ip, r8
 8014982:	ea4c 0707 	orr.w	r7, ip, r7
 8014986:	f849 7b04 	str.w	r7, [r9], #4
 801498a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801498e:	40cf      	lsrs	r7, r1
 8014990:	e7da      	b.n	8014948 <rshift+0x4c>
 8014992:	f851 cb04 	ldr.w	ip, [r1], #4
 8014996:	f847 cf04 	str.w	ip, [r7, #4]!
 801499a:	e7c3      	b.n	8014924 <rshift+0x28>
 801499c:	4623      	mov	r3, r4
 801499e:	e7e1      	b.n	8014964 <rshift+0x68>

080149a0 <__hexdig_fun>:
 80149a0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80149a4:	2b09      	cmp	r3, #9
 80149a6:	d802      	bhi.n	80149ae <__hexdig_fun+0xe>
 80149a8:	3820      	subs	r0, #32
 80149aa:	b2c0      	uxtb	r0, r0
 80149ac:	4770      	bx	lr
 80149ae:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80149b2:	2b05      	cmp	r3, #5
 80149b4:	d801      	bhi.n	80149ba <__hexdig_fun+0x1a>
 80149b6:	3847      	subs	r0, #71	@ 0x47
 80149b8:	e7f7      	b.n	80149aa <__hexdig_fun+0xa>
 80149ba:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80149be:	2b05      	cmp	r3, #5
 80149c0:	d801      	bhi.n	80149c6 <__hexdig_fun+0x26>
 80149c2:	3827      	subs	r0, #39	@ 0x27
 80149c4:	e7f1      	b.n	80149aa <__hexdig_fun+0xa>
 80149c6:	2000      	movs	r0, #0
 80149c8:	4770      	bx	lr
	...

080149cc <__gethex>:
 80149cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80149d0:	b085      	sub	sp, #20
 80149d2:	468a      	mov	sl, r1
 80149d4:	9302      	str	r3, [sp, #8]
 80149d6:	680b      	ldr	r3, [r1, #0]
 80149d8:	9001      	str	r0, [sp, #4]
 80149da:	4690      	mov	r8, r2
 80149dc:	1c9c      	adds	r4, r3, #2
 80149de:	46a1      	mov	r9, r4
 80149e0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80149e4:	2830      	cmp	r0, #48	@ 0x30
 80149e6:	d0fa      	beq.n	80149de <__gethex+0x12>
 80149e8:	eba9 0303 	sub.w	r3, r9, r3
 80149ec:	f1a3 0b02 	sub.w	fp, r3, #2
 80149f0:	f7ff ffd6 	bl	80149a0 <__hexdig_fun>
 80149f4:	4605      	mov	r5, r0
 80149f6:	2800      	cmp	r0, #0
 80149f8:	d168      	bne.n	8014acc <__gethex+0x100>
 80149fa:	49a0      	ldr	r1, [pc, #640]	@ (8014c7c <__gethex+0x2b0>)
 80149fc:	2201      	movs	r2, #1
 80149fe:	4648      	mov	r0, r9
 8014a00:	f7fc fe61 	bl	80116c6 <strncmp>
 8014a04:	4607      	mov	r7, r0
 8014a06:	2800      	cmp	r0, #0
 8014a08:	d167      	bne.n	8014ada <__gethex+0x10e>
 8014a0a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8014a0e:	4626      	mov	r6, r4
 8014a10:	f7ff ffc6 	bl	80149a0 <__hexdig_fun>
 8014a14:	2800      	cmp	r0, #0
 8014a16:	d062      	beq.n	8014ade <__gethex+0x112>
 8014a18:	4623      	mov	r3, r4
 8014a1a:	7818      	ldrb	r0, [r3, #0]
 8014a1c:	2830      	cmp	r0, #48	@ 0x30
 8014a1e:	4699      	mov	r9, r3
 8014a20:	f103 0301 	add.w	r3, r3, #1
 8014a24:	d0f9      	beq.n	8014a1a <__gethex+0x4e>
 8014a26:	f7ff ffbb 	bl	80149a0 <__hexdig_fun>
 8014a2a:	fab0 f580 	clz	r5, r0
 8014a2e:	096d      	lsrs	r5, r5, #5
 8014a30:	f04f 0b01 	mov.w	fp, #1
 8014a34:	464a      	mov	r2, r9
 8014a36:	4616      	mov	r6, r2
 8014a38:	3201      	adds	r2, #1
 8014a3a:	7830      	ldrb	r0, [r6, #0]
 8014a3c:	f7ff ffb0 	bl	80149a0 <__hexdig_fun>
 8014a40:	2800      	cmp	r0, #0
 8014a42:	d1f8      	bne.n	8014a36 <__gethex+0x6a>
 8014a44:	498d      	ldr	r1, [pc, #564]	@ (8014c7c <__gethex+0x2b0>)
 8014a46:	2201      	movs	r2, #1
 8014a48:	4630      	mov	r0, r6
 8014a4a:	f7fc fe3c 	bl	80116c6 <strncmp>
 8014a4e:	2800      	cmp	r0, #0
 8014a50:	d13f      	bne.n	8014ad2 <__gethex+0x106>
 8014a52:	b944      	cbnz	r4, 8014a66 <__gethex+0x9a>
 8014a54:	1c74      	adds	r4, r6, #1
 8014a56:	4622      	mov	r2, r4
 8014a58:	4616      	mov	r6, r2
 8014a5a:	3201      	adds	r2, #1
 8014a5c:	7830      	ldrb	r0, [r6, #0]
 8014a5e:	f7ff ff9f 	bl	80149a0 <__hexdig_fun>
 8014a62:	2800      	cmp	r0, #0
 8014a64:	d1f8      	bne.n	8014a58 <__gethex+0x8c>
 8014a66:	1ba4      	subs	r4, r4, r6
 8014a68:	00a7      	lsls	r7, r4, #2
 8014a6a:	7833      	ldrb	r3, [r6, #0]
 8014a6c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8014a70:	2b50      	cmp	r3, #80	@ 0x50
 8014a72:	d13e      	bne.n	8014af2 <__gethex+0x126>
 8014a74:	7873      	ldrb	r3, [r6, #1]
 8014a76:	2b2b      	cmp	r3, #43	@ 0x2b
 8014a78:	d033      	beq.n	8014ae2 <__gethex+0x116>
 8014a7a:	2b2d      	cmp	r3, #45	@ 0x2d
 8014a7c:	d034      	beq.n	8014ae8 <__gethex+0x11c>
 8014a7e:	1c71      	adds	r1, r6, #1
 8014a80:	2400      	movs	r4, #0
 8014a82:	7808      	ldrb	r0, [r1, #0]
 8014a84:	f7ff ff8c 	bl	80149a0 <__hexdig_fun>
 8014a88:	1e43      	subs	r3, r0, #1
 8014a8a:	b2db      	uxtb	r3, r3
 8014a8c:	2b18      	cmp	r3, #24
 8014a8e:	d830      	bhi.n	8014af2 <__gethex+0x126>
 8014a90:	f1a0 0210 	sub.w	r2, r0, #16
 8014a94:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8014a98:	f7ff ff82 	bl	80149a0 <__hexdig_fun>
 8014a9c:	f100 3cff 	add.w	ip, r0, #4294967295
 8014aa0:	fa5f fc8c 	uxtb.w	ip, ip
 8014aa4:	f1bc 0f18 	cmp.w	ip, #24
 8014aa8:	f04f 030a 	mov.w	r3, #10
 8014aac:	d91e      	bls.n	8014aec <__gethex+0x120>
 8014aae:	b104      	cbz	r4, 8014ab2 <__gethex+0xe6>
 8014ab0:	4252      	negs	r2, r2
 8014ab2:	4417      	add	r7, r2
 8014ab4:	f8ca 1000 	str.w	r1, [sl]
 8014ab8:	b1ed      	cbz	r5, 8014af6 <__gethex+0x12a>
 8014aba:	f1bb 0f00 	cmp.w	fp, #0
 8014abe:	bf0c      	ite	eq
 8014ac0:	2506      	moveq	r5, #6
 8014ac2:	2500      	movne	r5, #0
 8014ac4:	4628      	mov	r0, r5
 8014ac6:	b005      	add	sp, #20
 8014ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014acc:	2500      	movs	r5, #0
 8014ace:	462c      	mov	r4, r5
 8014ad0:	e7b0      	b.n	8014a34 <__gethex+0x68>
 8014ad2:	2c00      	cmp	r4, #0
 8014ad4:	d1c7      	bne.n	8014a66 <__gethex+0x9a>
 8014ad6:	4627      	mov	r7, r4
 8014ad8:	e7c7      	b.n	8014a6a <__gethex+0x9e>
 8014ada:	464e      	mov	r6, r9
 8014adc:	462f      	mov	r7, r5
 8014ade:	2501      	movs	r5, #1
 8014ae0:	e7c3      	b.n	8014a6a <__gethex+0x9e>
 8014ae2:	2400      	movs	r4, #0
 8014ae4:	1cb1      	adds	r1, r6, #2
 8014ae6:	e7cc      	b.n	8014a82 <__gethex+0xb6>
 8014ae8:	2401      	movs	r4, #1
 8014aea:	e7fb      	b.n	8014ae4 <__gethex+0x118>
 8014aec:	fb03 0002 	mla	r0, r3, r2, r0
 8014af0:	e7ce      	b.n	8014a90 <__gethex+0xc4>
 8014af2:	4631      	mov	r1, r6
 8014af4:	e7de      	b.n	8014ab4 <__gethex+0xe8>
 8014af6:	eba6 0309 	sub.w	r3, r6, r9
 8014afa:	3b01      	subs	r3, #1
 8014afc:	4629      	mov	r1, r5
 8014afe:	2b07      	cmp	r3, #7
 8014b00:	dc0a      	bgt.n	8014b18 <__gethex+0x14c>
 8014b02:	9801      	ldr	r0, [sp, #4]
 8014b04:	f7fd fdcc 	bl	80126a0 <_Balloc>
 8014b08:	4604      	mov	r4, r0
 8014b0a:	b940      	cbnz	r0, 8014b1e <__gethex+0x152>
 8014b0c:	4b5c      	ldr	r3, [pc, #368]	@ (8014c80 <__gethex+0x2b4>)
 8014b0e:	4602      	mov	r2, r0
 8014b10:	21e4      	movs	r1, #228	@ 0xe4
 8014b12:	485c      	ldr	r0, [pc, #368]	@ (8014c84 <__gethex+0x2b8>)
 8014b14:	f7ff fec0 	bl	8014898 <__assert_func>
 8014b18:	3101      	adds	r1, #1
 8014b1a:	105b      	asrs	r3, r3, #1
 8014b1c:	e7ef      	b.n	8014afe <__gethex+0x132>
 8014b1e:	f100 0a14 	add.w	sl, r0, #20
 8014b22:	2300      	movs	r3, #0
 8014b24:	4655      	mov	r5, sl
 8014b26:	469b      	mov	fp, r3
 8014b28:	45b1      	cmp	r9, r6
 8014b2a:	d337      	bcc.n	8014b9c <__gethex+0x1d0>
 8014b2c:	f845 bb04 	str.w	fp, [r5], #4
 8014b30:	eba5 050a 	sub.w	r5, r5, sl
 8014b34:	10ad      	asrs	r5, r5, #2
 8014b36:	6125      	str	r5, [r4, #16]
 8014b38:	4658      	mov	r0, fp
 8014b3a:	f7fd fea3 	bl	8012884 <__hi0bits>
 8014b3e:	016d      	lsls	r5, r5, #5
 8014b40:	f8d8 6000 	ldr.w	r6, [r8]
 8014b44:	1a2d      	subs	r5, r5, r0
 8014b46:	42b5      	cmp	r5, r6
 8014b48:	dd54      	ble.n	8014bf4 <__gethex+0x228>
 8014b4a:	1bad      	subs	r5, r5, r6
 8014b4c:	4629      	mov	r1, r5
 8014b4e:	4620      	mov	r0, r4
 8014b50:	f7fe fa37 	bl	8012fc2 <__any_on>
 8014b54:	4681      	mov	r9, r0
 8014b56:	b178      	cbz	r0, 8014b78 <__gethex+0x1ac>
 8014b58:	1e6b      	subs	r3, r5, #1
 8014b5a:	1159      	asrs	r1, r3, #5
 8014b5c:	f003 021f 	and.w	r2, r3, #31
 8014b60:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8014b64:	f04f 0901 	mov.w	r9, #1
 8014b68:	fa09 f202 	lsl.w	r2, r9, r2
 8014b6c:	420a      	tst	r2, r1
 8014b6e:	d003      	beq.n	8014b78 <__gethex+0x1ac>
 8014b70:	454b      	cmp	r3, r9
 8014b72:	dc36      	bgt.n	8014be2 <__gethex+0x216>
 8014b74:	f04f 0902 	mov.w	r9, #2
 8014b78:	4629      	mov	r1, r5
 8014b7a:	4620      	mov	r0, r4
 8014b7c:	f7ff febe 	bl	80148fc <rshift>
 8014b80:	442f      	add	r7, r5
 8014b82:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014b86:	42bb      	cmp	r3, r7
 8014b88:	da42      	bge.n	8014c10 <__gethex+0x244>
 8014b8a:	9801      	ldr	r0, [sp, #4]
 8014b8c:	4621      	mov	r1, r4
 8014b8e:	f7fd fdc7 	bl	8012720 <_Bfree>
 8014b92:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014b94:	2300      	movs	r3, #0
 8014b96:	6013      	str	r3, [r2, #0]
 8014b98:	25a3      	movs	r5, #163	@ 0xa3
 8014b9a:	e793      	b.n	8014ac4 <__gethex+0xf8>
 8014b9c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8014ba0:	2a2e      	cmp	r2, #46	@ 0x2e
 8014ba2:	d012      	beq.n	8014bca <__gethex+0x1fe>
 8014ba4:	2b20      	cmp	r3, #32
 8014ba6:	d104      	bne.n	8014bb2 <__gethex+0x1e6>
 8014ba8:	f845 bb04 	str.w	fp, [r5], #4
 8014bac:	f04f 0b00 	mov.w	fp, #0
 8014bb0:	465b      	mov	r3, fp
 8014bb2:	7830      	ldrb	r0, [r6, #0]
 8014bb4:	9303      	str	r3, [sp, #12]
 8014bb6:	f7ff fef3 	bl	80149a0 <__hexdig_fun>
 8014bba:	9b03      	ldr	r3, [sp, #12]
 8014bbc:	f000 000f 	and.w	r0, r0, #15
 8014bc0:	4098      	lsls	r0, r3
 8014bc2:	ea4b 0b00 	orr.w	fp, fp, r0
 8014bc6:	3304      	adds	r3, #4
 8014bc8:	e7ae      	b.n	8014b28 <__gethex+0x15c>
 8014bca:	45b1      	cmp	r9, r6
 8014bcc:	d8ea      	bhi.n	8014ba4 <__gethex+0x1d8>
 8014bce:	492b      	ldr	r1, [pc, #172]	@ (8014c7c <__gethex+0x2b0>)
 8014bd0:	9303      	str	r3, [sp, #12]
 8014bd2:	2201      	movs	r2, #1
 8014bd4:	4630      	mov	r0, r6
 8014bd6:	f7fc fd76 	bl	80116c6 <strncmp>
 8014bda:	9b03      	ldr	r3, [sp, #12]
 8014bdc:	2800      	cmp	r0, #0
 8014bde:	d1e1      	bne.n	8014ba4 <__gethex+0x1d8>
 8014be0:	e7a2      	b.n	8014b28 <__gethex+0x15c>
 8014be2:	1ea9      	subs	r1, r5, #2
 8014be4:	4620      	mov	r0, r4
 8014be6:	f7fe f9ec 	bl	8012fc2 <__any_on>
 8014bea:	2800      	cmp	r0, #0
 8014bec:	d0c2      	beq.n	8014b74 <__gethex+0x1a8>
 8014bee:	f04f 0903 	mov.w	r9, #3
 8014bf2:	e7c1      	b.n	8014b78 <__gethex+0x1ac>
 8014bf4:	da09      	bge.n	8014c0a <__gethex+0x23e>
 8014bf6:	1b75      	subs	r5, r6, r5
 8014bf8:	4621      	mov	r1, r4
 8014bfa:	9801      	ldr	r0, [sp, #4]
 8014bfc:	462a      	mov	r2, r5
 8014bfe:	f7fd ffa7 	bl	8012b50 <__lshift>
 8014c02:	1b7f      	subs	r7, r7, r5
 8014c04:	4604      	mov	r4, r0
 8014c06:	f100 0a14 	add.w	sl, r0, #20
 8014c0a:	f04f 0900 	mov.w	r9, #0
 8014c0e:	e7b8      	b.n	8014b82 <__gethex+0x1b6>
 8014c10:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8014c14:	42bd      	cmp	r5, r7
 8014c16:	dd6f      	ble.n	8014cf8 <__gethex+0x32c>
 8014c18:	1bed      	subs	r5, r5, r7
 8014c1a:	42ae      	cmp	r6, r5
 8014c1c:	dc34      	bgt.n	8014c88 <__gethex+0x2bc>
 8014c1e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014c22:	2b02      	cmp	r3, #2
 8014c24:	d022      	beq.n	8014c6c <__gethex+0x2a0>
 8014c26:	2b03      	cmp	r3, #3
 8014c28:	d024      	beq.n	8014c74 <__gethex+0x2a8>
 8014c2a:	2b01      	cmp	r3, #1
 8014c2c:	d115      	bne.n	8014c5a <__gethex+0x28e>
 8014c2e:	42ae      	cmp	r6, r5
 8014c30:	d113      	bne.n	8014c5a <__gethex+0x28e>
 8014c32:	2e01      	cmp	r6, #1
 8014c34:	d10b      	bne.n	8014c4e <__gethex+0x282>
 8014c36:	9a02      	ldr	r2, [sp, #8]
 8014c38:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8014c3c:	6013      	str	r3, [r2, #0]
 8014c3e:	2301      	movs	r3, #1
 8014c40:	6123      	str	r3, [r4, #16]
 8014c42:	f8ca 3000 	str.w	r3, [sl]
 8014c46:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014c48:	2562      	movs	r5, #98	@ 0x62
 8014c4a:	601c      	str	r4, [r3, #0]
 8014c4c:	e73a      	b.n	8014ac4 <__gethex+0xf8>
 8014c4e:	1e71      	subs	r1, r6, #1
 8014c50:	4620      	mov	r0, r4
 8014c52:	f7fe f9b6 	bl	8012fc2 <__any_on>
 8014c56:	2800      	cmp	r0, #0
 8014c58:	d1ed      	bne.n	8014c36 <__gethex+0x26a>
 8014c5a:	9801      	ldr	r0, [sp, #4]
 8014c5c:	4621      	mov	r1, r4
 8014c5e:	f7fd fd5f 	bl	8012720 <_Bfree>
 8014c62:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014c64:	2300      	movs	r3, #0
 8014c66:	6013      	str	r3, [r2, #0]
 8014c68:	2550      	movs	r5, #80	@ 0x50
 8014c6a:	e72b      	b.n	8014ac4 <__gethex+0xf8>
 8014c6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014c6e:	2b00      	cmp	r3, #0
 8014c70:	d1f3      	bne.n	8014c5a <__gethex+0x28e>
 8014c72:	e7e0      	b.n	8014c36 <__gethex+0x26a>
 8014c74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014c76:	2b00      	cmp	r3, #0
 8014c78:	d1dd      	bne.n	8014c36 <__gethex+0x26a>
 8014c7a:	e7ee      	b.n	8014c5a <__gethex+0x28e>
 8014c7c:	08017088 	.word	0x08017088
 8014c80:	08016f1b 	.word	0x08016f1b
 8014c84:	08017251 	.word	0x08017251
 8014c88:	1e6f      	subs	r7, r5, #1
 8014c8a:	f1b9 0f00 	cmp.w	r9, #0
 8014c8e:	d130      	bne.n	8014cf2 <__gethex+0x326>
 8014c90:	b127      	cbz	r7, 8014c9c <__gethex+0x2d0>
 8014c92:	4639      	mov	r1, r7
 8014c94:	4620      	mov	r0, r4
 8014c96:	f7fe f994 	bl	8012fc2 <__any_on>
 8014c9a:	4681      	mov	r9, r0
 8014c9c:	117a      	asrs	r2, r7, #5
 8014c9e:	2301      	movs	r3, #1
 8014ca0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8014ca4:	f007 071f 	and.w	r7, r7, #31
 8014ca8:	40bb      	lsls	r3, r7
 8014caa:	4213      	tst	r3, r2
 8014cac:	4629      	mov	r1, r5
 8014cae:	4620      	mov	r0, r4
 8014cb0:	bf18      	it	ne
 8014cb2:	f049 0902 	orrne.w	r9, r9, #2
 8014cb6:	f7ff fe21 	bl	80148fc <rshift>
 8014cba:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8014cbe:	1b76      	subs	r6, r6, r5
 8014cc0:	2502      	movs	r5, #2
 8014cc2:	f1b9 0f00 	cmp.w	r9, #0
 8014cc6:	d047      	beq.n	8014d58 <__gethex+0x38c>
 8014cc8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014ccc:	2b02      	cmp	r3, #2
 8014cce:	d015      	beq.n	8014cfc <__gethex+0x330>
 8014cd0:	2b03      	cmp	r3, #3
 8014cd2:	d017      	beq.n	8014d04 <__gethex+0x338>
 8014cd4:	2b01      	cmp	r3, #1
 8014cd6:	d109      	bne.n	8014cec <__gethex+0x320>
 8014cd8:	f019 0f02 	tst.w	r9, #2
 8014cdc:	d006      	beq.n	8014cec <__gethex+0x320>
 8014cde:	f8da 3000 	ldr.w	r3, [sl]
 8014ce2:	ea49 0903 	orr.w	r9, r9, r3
 8014ce6:	f019 0f01 	tst.w	r9, #1
 8014cea:	d10e      	bne.n	8014d0a <__gethex+0x33e>
 8014cec:	f045 0510 	orr.w	r5, r5, #16
 8014cf0:	e032      	b.n	8014d58 <__gethex+0x38c>
 8014cf2:	f04f 0901 	mov.w	r9, #1
 8014cf6:	e7d1      	b.n	8014c9c <__gethex+0x2d0>
 8014cf8:	2501      	movs	r5, #1
 8014cfa:	e7e2      	b.n	8014cc2 <__gethex+0x2f6>
 8014cfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014cfe:	f1c3 0301 	rsb	r3, r3, #1
 8014d02:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014d04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014d06:	2b00      	cmp	r3, #0
 8014d08:	d0f0      	beq.n	8014cec <__gethex+0x320>
 8014d0a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8014d0e:	f104 0314 	add.w	r3, r4, #20
 8014d12:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8014d16:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8014d1a:	f04f 0c00 	mov.w	ip, #0
 8014d1e:	4618      	mov	r0, r3
 8014d20:	f853 2b04 	ldr.w	r2, [r3], #4
 8014d24:	f1b2 3fff 	cmp.w	r2, #4294967295
 8014d28:	d01b      	beq.n	8014d62 <__gethex+0x396>
 8014d2a:	3201      	adds	r2, #1
 8014d2c:	6002      	str	r2, [r0, #0]
 8014d2e:	2d02      	cmp	r5, #2
 8014d30:	f104 0314 	add.w	r3, r4, #20
 8014d34:	d13c      	bne.n	8014db0 <__gethex+0x3e4>
 8014d36:	f8d8 2000 	ldr.w	r2, [r8]
 8014d3a:	3a01      	subs	r2, #1
 8014d3c:	42b2      	cmp	r2, r6
 8014d3e:	d109      	bne.n	8014d54 <__gethex+0x388>
 8014d40:	1171      	asrs	r1, r6, #5
 8014d42:	2201      	movs	r2, #1
 8014d44:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014d48:	f006 061f 	and.w	r6, r6, #31
 8014d4c:	fa02 f606 	lsl.w	r6, r2, r6
 8014d50:	421e      	tst	r6, r3
 8014d52:	d13a      	bne.n	8014dca <__gethex+0x3fe>
 8014d54:	f045 0520 	orr.w	r5, r5, #32
 8014d58:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014d5a:	601c      	str	r4, [r3, #0]
 8014d5c:	9b02      	ldr	r3, [sp, #8]
 8014d5e:	601f      	str	r7, [r3, #0]
 8014d60:	e6b0      	b.n	8014ac4 <__gethex+0xf8>
 8014d62:	4299      	cmp	r1, r3
 8014d64:	f843 cc04 	str.w	ip, [r3, #-4]
 8014d68:	d8d9      	bhi.n	8014d1e <__gethex+0x352>
 8014d6a:	68a3      	ldr	r3, [r4, #8]
 8014d6c:	459b      	cmp	fp, r3
 8014d6e:	db17      	blt.n	8014da0 <__gethex+0x3d4>
 8014d70:	6861      	ldr	r1, [r4, #4]
 8014d72:	9801      	ldr	r0, [sp, #4]
 8014d74:	3101      	adds	r1, #1
 8014d76:	f7fd fc93 	bl	80126a0 <_Balloc>
 8014d7a:	4681      	mov	r9, r0
 8014d7c:	b918      	cbnz	r0, 8014d86 <__gethex+0x3ba>
 8014d7e:	4b1a      	ldr	r3, [pc, #104]	@ (8014de8 <__gethex+0x41c>)
 8014d80:	4602      	mov	r2, r0
 8014d82:	2184      	movs	r1, #132	@ 0x84
 8014d84:	e6c5      	b.n	8014b12 <__gethex+0x146>
 8014d86:	6922      	ldr	r2, [r4, #16]
 8014d88:	3202      	adds	r2, #2
 8014d8a:	f104 010c 	add.w	r1, r4, #12
 8014d8e:	0092      	lsls	r2, r2, #2
 8014d90:	300c      	adds	r0, #12
 8014d92:	f7fc fd22 	bl	80117da <memcpy>
 8014d96:	4621      	mov	r1, r4
 8014d98:	9801      	ldr	r0, [sp, #4]
 8014d9a:	f7fd fcc1 	bl	8012720 <_Bfree>
 8014d9e:	464c      	mov	r4, r9
 8014da0:	6923      	ldr	r3, [r4, #16]
 8014da2:	1c5a      	adds	r2, r3, #1
 8014da4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8014da8:	6122      	str	r2, [r4, #16]
 8014daa:	2201      	movs	r2, #1
 8014dac:	615a      	str	r2, [r3, #20]
 8014dae:	e7be      	b.n	8014d2e <__gethex+0x362>
 8014db0:	6922      	ldr	r2, [r4, #16]
 8014db2:	455a      	cmp	r2, fp
 8014db4:	dd0b      	ble.n	8014dce <__gethex+0x402>
 8014db6:	2101      	movs	r1, #1
 8014db8:	4620      	mov	r0, r4
 8014dba:	f7ff fd9f 	bl	80148fc <rshift>
 8014dbe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014dc2:	3701      	adds	r7, #1
 8014dc4:	42bb      	cmp	r3, r7
 8014dc6:	f6ff aee0 	blt.w	8014b8a <__gethex+0x1be>
 8014dca:	2501      	movs	r5, #1
 8014dcc:	e7c2      	b.n	8014d54 <__gethex+0x388>
 8014dce:	f016 061f 	ands.w	r6, r6, #31
 8014dd2:	d0fa      	beq.n	8014dca <__gethex+0x3fe>
 8014dd4:	4453      	add	r3, sl
 8014dd6:	f1c6 0620 	rsb	r6, r6, #32
 8014dda:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8014dde:	f7fd fd51 	bl	8012884 <__hi0bits>
 8014de2:	42b0      	cmp	r0, r6
 8014de4:	dbe7      	blt.n	8014db6 <__gethex+0x3ea>
 8014de6:	e7f0      	b.n	8014dca <__gethex+0x3fe>
 8014de8:	08016f1b 	.word	0x08016f1b

08014dec <L_shift>:
 8014dec:	f1c2 0208 	rsb	r2, r2, #8
 8014df0:	0092      	lsls	r2, r2, #2
 8014df2:	b570      	push	{r4, r5, r6, lr}
 8014df4:	f1c2 0620 	rsb	r6, r2, #32
 8014df8:	6843      	ldr	r3, [r0, #4]
 8014dfa:	6804      	ldr	r4, [r0, #0]
 8014dfc:	fa03 f506 	lsl.w	r5, r3, r6
 8014e00:	432c      	orrs	r4, r5
 8014e02:	40d3      	lsrs	r3, r2
 8014e04:	6004      	str	r4, [r0, #0]
 8014e06:	f840 3f04 	str.w	r3, [r0, #4]!
 8014e0a:	4288      	cmp	r0, r1
 8014e0c:	d3f4      	bcc.n	8014df8 <L_shift+0xc>
 8014e0e:	bd70      	pop	{r4, r5, r6, pc}

08014e10 <__match>:
 8014e10:	b530      	push	{r4, r5, lr}
 8014e12:	6803      	ldr	r3, [r0, #0]
 8014e14:	3301      	adds	r3, #1
 8014e16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014e1a:	b914      	cbnz	r4, 8014e22 <__match+0x12>
 8014e1c:	6003      	str	r3, [r0, #0]
 8014e1e:	2001      	movs	r0, #1
 8014e20:	bd30      	pop	{r4, r5, pc}
 8014e22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014e26:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8014e2a:	2d19      	cmp	r5, #25
 8014e2c:	bf98      	it	ls
 8014e2e:	3220      	addls	r2, #32
 8014e30:	42a2      	cmp	r2, r4
 8014e32:	d0f0      	beq.n	8014e16 <__match+0x6>
 8014e34:	2000      	movs	r0, #0
 8014e36:	e7f3      	b.n	8014e20 <__match+0x10>

08014e38 <__hexnan>:
 8014e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e3c:	680b      	ldr	r3, [r1, #0]
 8014e3e:	6801      	ldr	r1, [r0, #0]
 8014e40:	115e      	asrs	r6, r3, #5
 8014e42:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8014e46:	f013 031f 	ands.w	r3, r3, #31
 8014e4a:	b087      	sub	sp, #28
 8014e4c:	bf18      	it	ne
 8014e4e:	3604      	addne	r6, #4
 8014e50:	2500      	movs	r5, #0
 8014e52:	1f37      	subs	r7, r6, #4
 8014e54:	4682      	mov	sl, r0
 8014e56:	4690      	mov	r8, r2
 8014e58:	9301      	str	r3, [sp, #4]
 8014e5a:	f846 5c04 	str.w	r5, [r6, #-4]
 8014e5e:	46b9      	mov	r9, r7
 8014e60:	463c      	mov	r4, r7
 8014e62:	9502      	str	r5, [sp, #8]
 8014e64:	46ab      	mov	fp, r5
 8014e66:	784a      	ldrb	r2, [r1, #1]
 8014e68:	1c4b      	adds	r3, r1, #1
 8014e6a:	9303      	str	r3, [sp, #12]
 8014e6c:	b342      	cbz	r2, 8014ec0 <__hexnan+0x88>
 8014e6e:	4610      	mov	r0, r2
 8014e70:	9105      	str	r1, [sp, #20]
 8014e72:	9204      	str	r2, [sp, #16]
 8014e74:	f7ff fd94 	bl	80149a0 <__hexdig_fun>
 8014e78:	2800      	cmp	r0, #0
 8014e7a:	d151      	bne.n	8014f20 <__hexnan+0xe8>
 8014e7c:	9a04      	ldr	r2, [sp, #16]
 8014e7e:	9905      	ldr	r1, [sp, #20]
 8014e80:	2a20      	cmp	r2, #32
 8014e82:	d818      	bhi.n	8014eb6 <__hexnan+0x7e>
 8014e84:	9b02      	ldr	r3, [sp, #8]
 8014e86:	459b      	cmp	fp, r3
 8014e88:	dd13      	ble.n	8014eb2 <__hexnan+0x7a>
 8014e8a:	454c      	cmp	r4, r9
 8014e8c:	d206      	bcs.n	8014e9c <__hexnan+0x64>
 8014e8e:	2d07      	cmp	r5, #7
 8014e90:	dc04      	bgt.n	8014e9c <__hexnan+0x64>
 8014e92:	462a      	mov	r2, r5
 8014e94:	4649      	mov	r1, r9
 8014e96:	4620      	mov	r0, r4
 8014e98:	f7ff ffa8 	bl	8014dec <L_shift>
 8014e9c:	4544      	cmp	r4, r8
 8014e9e:	d952      	bls.n	8014f46 <__hexnan+0x10e>
 8014ea0:	2300      	movs	r3, #0
 8014ea2:	f1a4 0904 	sub.w	r9, r4, #4
 8014ea6:	f844 3c04 	str.w	r3, [r4, #-4]
 8014eaa:	f8cd b008 	str.w	fp, [sp, #8]
 8014eae:	464c      	mov	r4, r9
 8014eb0:	461d      	mov	r5, r3
 8014eb2:	9903      	ldr	r1, [sp, #12]
 8014eb4:	e7d7      	b.n	8014e66 <__hexnan+0x2e>
 8014eb6:	2a29      	cmp	r2, #41	@ 0x29
 8014eb8:	d157      	bne.n	8014f6a <__hexnan+0x132>
 8014eba:	3102      	adds	r1, #2
 8014ebc:	f8ca 1000 	str.w	r1, [sl]
 8014ec0:	f1bb 0f00 	cmp.w	fp, #0
 8014ec4:	d051      	beq.n	8014f6a <__hexnan+0x132>
 8014ec6:	454c      	cmp	r4, r9
 8014ec8:	d206      	bcs.n	8014ed8 <__hexnan+0xa0>
 8014eca:	2d07      	cmp	r5, #7
 8014ecc:	dc04      	bgt.n	8014ed8 <__hexnan+0xa0>
 8014ece:	462a      	mov	r2, r5
 8014ed0:	4649      	mov	r1, r9
 8014ed2:	4620      	mov	r0, r4
 8014ed4:	f7ff ff8a 	bl	8014dec <L_shift>
 8014ed8:	4544      	cmp	r4, r8
 8014eda:	d936      	bls.n	8014f4a <__hexnan+0x112>
 8014edc:	f1a8 0204 	sub.w	r2, r8, #4
 8014ee0:	4623      	mov	r3, r4
 8014ee2:	f853 1b04 	ldr.w	r1, [r3], #4
 8014ee6:	f842 1f04 	str.w	r1, [r2, #4]!
 8014eea:	429f      	cmp	r7, r3
 8014eec:	d2f9      	bcs.n	8014ee2 <__hexnan+0xaa>
 8014eee:	1b3b      	subs	r3, r7, r4
 8014ef0:	f023 0303 	bic.w	r3, r3, #3
 8014ef4:	3304      	adds	r3, #4
 8014ef6:	3401      	adds	r4, #1
 8014ef8:	3e03      	subs	r6, #3
 8014efa:	42b4      	cmp	r4, r6
 8014efc:	bf88      	it	hi
 8014efe:	2304      	movhi	r3, #4
 8014f00:	4443      	add	r3, r8
 8014f02:	2200      	movs	r2, #0
 8014f04:	f843 2b04 	str.w	r2, [r3], #4
 8014f08:	429f      	cmp	r7, r3
 8014f0a:	d2fb      	bcs.n	8014f04 <__hexnan+0xcc>
 8014f0c:	683b      	ldr	r3, [r7, #0]
 8014f0e:	b91b      	cbnz	r3, 8014f18 <__hexnan+0xe0>
 8014f10:	4547      	cmp	r7, r8
 8014f12:	d128      	bne.n	8014f66 <__hexnan+0x12e>
 8014f14:	2301      	movs	r3, #1
 8014f16:	603b      	str	r3, [r7, #0]
 8014f18:	2005      	movs	r0, #5
 8014f1a:	b007      	add	sp, #28
 8014f1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014f20:	3501      	adds	r5, #1
 8014f22:	2d08      	cmp	r5, #8
 8014f24:	f10b 0b01 	add.w	fp, fp, #1
 8014f28:	dd06      	ble.n	8014f38 <__hexnan+0x100>
 8014f2a:	4544      	cmp	r4, r8
 8014f2c:	d9c1      	bls.n	8014eb2 <__hexnan+0x7a>
 8014f2e:	2300      	movs	r3, #0
 8014f30:	f844 3c04 	str.w	r3, [r4, #-4]
 8014f34:	2501      	movs	r5, #1
 8014f36:	3c04      	subs	r4, #4
 8014f38:	6822      	ldr	r2, [r4, #0]
 8014f3a:	f000 000f 	and.w	r0, r0, #15
 8014f3e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8014f42:	6020      	str	r0, [r4, #0]
 8014f44:	e7b5      	b.n	8014eb2 <__hexnan+0x7a>
 8014f46:	2508      	movs	r5, #8
 8014f48:	e7b3      	b.n	8014eb2 <__hexnan+0x7a>
 8014f4a:	9b01      	ldr	r3, [sp, #4]
 8014f4c:	2b00      	cmp	r3, #0
 8014f4e:	d0dd      	beq.n	8014f0c <__hexnan+0xd4>
 8014f50:	f1c3 0320 	rsb	r3, r3, #32
 8014f54:	f04f 32ff 	mov.w	r2, #4294967295
 8014f58:	40da      	lsrs	r2, r3
 8014f5a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8014f5e:	4013      	ands	r3, r2
 8014f60:	f846 3c04 	str.w	r3, [r6, #-4]
 8014f64:	e7d2      	b.n	8014f0c <__hexnan+0xd4>
 8014f66:	3f04      	subs	r7, #4
 8014f68:	e7d0      	b.n	8014f0c <__hexnan+0xd4>
 8014f6a:	2004      	movs	r0, #4
 8014f6c:	e7d5      	b.n	8014f1a <__hexnan+0xe2>

08014f6e <__ascii_mbtowc>:
 8014f6e:	b082      	sub	sp, #8
 8014f70:	b901      	cbnz	r1, 8014f74 <__ascii_mbtowc+0x6>
 8014f72:	a901      	add	r1, sp, #4
 8014f74:	b142      	cbz	r2, 8014f88 <__ascii_mbtowc+0x1a>
 8014f76:	b14b      	cbz	r3, 8014f8c <__ascii_mbtowc+0x1e>
 8014f78:	7813      	ldrb	r3, [r2, #0]
 8014f7a:	600b      	str	r3, [r1, #0]
 8014f7c:	7812      	ldrb	r2, [r2, #0]
 8014f7e:	1e10      	subs	r0, r2, #0
 8014f80:	bf18      	it	ne
 8014f82:	2001      	movne	r0, #1
 8014f84:	b002      	add	sp, #8
 8014f86:	4770      	bx	lr
 8014f88:	4610      	mov	r0, r2
 8014f8a:	e7fb      	b.n	8014f84 <__ascii_mbtowc+0x16>
 8014f8c:	f06f 0001 	mvn.w	r0, #1
 8014f90:	e7f8      	b.n	8014f84 <__ascii_mbtowc+0x16>

08014f92 <_realloc_r>:
 8014f92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014f96:	4680      	mov	r8, r0
 8014f98:	4615      	mov	r5, r2
 8014f9a:	460c      	mov	r4, r1
 8014f9c:	b921      	cbnz	r1, 8014fa8 <_realloc_r+0x16>
 8014f9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014fa2:	4611      	mov	r1, r2
 8014fa4:	f7fd baf0 	b.w	8012588 <_malloc_r>
 8014fa8:	b92a      	cbnz	r2, 8014fb6 <_realloc_r+0x24>
 8014faa:	f7fd fa79 	bl	80124a0 <_free_r>
 8014fae:	2400      	movs	r4, #0
 8014fb0:	4620      	mov	r0, r4
 8014fb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014fb6:	f000 f8b2 	bl	801511e <_malloc_usable_size_r>
 8014fba:	4285      	cmp	r5, r0
 8014fbc:	4606      	mov	r6, r0
 8014fbe:	d802      	bhi.n	8014fc6 <_realloc_r+0x34>
 8014fc0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8014fc4:	d8f4      	bhi.n	8014fb0 <_realloc_r+0x1e>
 8014fc6:	4629      	mov	r1, r5
 8014fc8:	4640      	mov	r0, r8
 8014fca:	f7fd fadd 	bl	8012588 <_malloc_r>
 8014fce:	4607      	mov	r7, r0
 8014fd0:	2800      	cmp	r0, #0
 8014fd2:	d0ec      	beq.n	8014fae <_realloc_r+0x1c>
 8014fd4:	42b5      	cmp	r5, r6
 8014fd6:	462a      	mov	r2, r5
 8014fd8:	4621      	mov	r1, r4
 8014fda:	bf28      	it	cs
 8014fdc:	4632      	movcs	r2, r6
 8014fde:	f7fc fbfc 	bl	80117da <memcpy>
 8014fe2:	4621      	mov	r1, r4
 8014fe4:	4640      	mov	r0, r8
 8014fe6:	f7fd fa5b 	bl	80124a0 <_free_r>
 8014fea:	463c      	mov	r4, r7
 8014fec:	e7e0      	b.n	8014fb0 <_realloc_r+0x1e>
	...

08014ff0 <_strtoul_l.constprop.0>:
 8014ff0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014ff4:	4e34      	ldr	r6, [pc, #208]	@ (80150c8 <_strtoul_l.constprop.0+0xd8>)
 8014ff6:	4686      	mov	lr, r0
 8014ff8:	460d      	mov	r5, r1
 8014ffa:	4628      	mov	r0, r5
 8014ffc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015000:	5d37      	ldrb	r7, [r6, r4]
 8015002:	f017 0708 	ands.w	r7, r7, #8
 8015006:	d1f8      	bne.n	8014ffa <_strtoul_l.constprop.0+0xa>
 8015008:	2c2d      	cmp	r4, #45	@ 0x2d
 801500a:	d12f      	bne.n	801506c <_strtoul_l.constprop.0+0x7c>
 801500c:	782c      	ldrb	r4, [r5, #0]
 801500e:	2701      	movs	r7, #1
 8015010:	1c85      	adds	r5, r0, #2
 8015012:	f033 0010 	bics.w	r0, r3, #16
 8015016:	d109      	bne.n	801502c <_strtoul_l.constprop.0+0x3c>
 8015018:	2c30      	cmp	r4, #48	@ 0x30
 801501a:	d12c      	bne.n	8015076 <_strtoul_l.constprop.0+0x86>
 801501c:	7828      	ldrb	r0, [r5, #0]
 801501e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8015022:	2858      	cmp	r0, #88	@ 0x58
 8015024:	d127      	bne.n	8015076 <_strtoul_l.constprop.0+0x86>
 8015026:	786c      	ldrb	r4, [r5, #1]
 8015028:	2310      	movs	r3, #16
 801502a:	3502      	adds	r5, #2
 801502c:	f04f 38ff 	mov.w	r8, #4294967295
 8015030:	2600      	movs	r6, #0
 8015032:	fbb8 f8f3 	udiv	r8, r8, r3
 8015036:	fb03 f908 	mul.w	r9, r3, r8
 801503a:	ea6f 0909 	mvn.w	r9, r9
 801503e:	4630      	mov	r0, r6
 8015040:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8015044:	f1bc 0f09 	cmp.w	ip, #9
 8015048:	d81c      	bhi.n	8015084 <_strtoul_l.constprop.0+0x94>
 801504a:	4664      	mov	r4, ip
 801504c:	42a3      	cmp	r3, r4
 801504e:	dd2a      	ble.n	80150a6 <_strtoul_l.constprop.0+0xb6>
 8015050:	f1b6 3fff 	cmp.w	r6, #4294967295
 8015054:	d007      	beq.n	8015066 <_strtoul_l.constprop.0+0x76>
 8015056:	4580      	cmp	r8, r0
 8015058:	d322      	bcc.n	80150a0 <_strtoul_l.constprop.0+0xb0>
 801505a:	d101      	bne.n	8015060 <_strtoul_l.constprop.0+0x70>
 801505c:	45a1      	cmp	r9, r4
 801505e:	db1f      	blt.n	80150a0 <_strtoul_l.constprop.0+0xb0>
 8015060:	fb00 4003 	mla	r0, r0, r3, r4
 8015064:	2601      	movs	r6, #1
 8015066:	f815 4b01 	ldrb.w	r4, [r5], #1
 801506a:	e7e9      	b.n	8015040 <_strtoul_l.constprop.0+0x50>
 801506c:	2c2b      	cmp	r4, #43	@ 0x2b
 801506e:	bf04      	itt	eq
 8015070:	782c      	ldrbeq	r4, [r5, #0]
 8015072:	1c85      	addeq	r5, r0, #2
 8015074:	e7cd      	b.n	8015012 <_strtoul_l.constprop.0+0x22>
 8015076:	2b00      	cmp	r3, #0
 8015078:	d1d8      	bne.n	801502c <_strtoul_l.constprop.0+0x3c>
 801507a:	2c30      	cmp	r4, #48	@ 0x30
 801507c:	bf0c      	ite	eq
 801507e:	2308      	moveq	r3, #8
 8015080:	230a      	movne	r3, #10
 8015082:	e7d3      	b.n	801502c <_strtoul_l.constprop.0+0x3c>
 8015084:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8015088:	f1bc 0f19 	cmp.w	ip, #25
 801508c:	d801      	bhi.n	8015092 <_strtoul_l.constprop.0+0xa2>
 801508e:	3c37      	subs	r4, #55	@ 0x37
 8015090:	e7dc      	b.n	801504c <_strtoul_l.constprop.0+0x5c>
 8015092:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8015096:	f1bc 0f19 	cmp.w	ip, #25
 801509a:	d804      	bhi.n	80150a6 <_strtoul_l.constprop.0+0xb6>
 801509c:	3c57      	subs	r4, #87	@ 0x57
 801509e:	e7d5      	b.n	801504c <_strtoul_l.constprop.0+0x5c>
 80150a0:	f04f 36ff 	mov.w	r6, #4294967295
 80150a4:	e7df      	b.n	8015066 <_strtoul_l.constprop.0+0x76>
 80150a6:	1c73      	adds	r3, r6, #1
 80150a8:	d106      	bne.n	80150b8 <_strtoul_l.constprop.0+0xc8>
 80150aa:	2322      	movs	r3, #34	@ 0x22
 80150ac:	f8ce 3000 	str.w	r3, [lr]
 80150b0:	4630      	mov	r0, r6
 80150b2:	b932      	cbnz	r2, 80150c2 <_strtoul_l.constprop.0+0xd2>
 80150b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80150b8:	b107      	cbz	r7, 80150bc <_strtoul_l.constprop.0+0xcc>
 80150ba:	4240      	negs	r0, r0
 80150bc:	2a00      	cmp	r2, #0
 80150be:	d0f9      	beq.n	80150b4 <_strtoul_l.constprop.0+0xc4>
 80150c0:	b106      	cbz	r6, 80150c4 <_strtoul_l.constprop.0+0xd4>
 80150c2:	1e69      	subs	r1, r5, #1
 80150c4:	6011      	str	r1, [r2, #0]
 80150c6:	e7f5      	b.n	80150b4 <_strtoul_l.constprop.0+0xc4>
 80150c8:	080170e1 	.word	0x080170e1

080150cc <_strtoul_r>:
 80150cc:	f7ff bf90 	b.w	8014ff0 <_strtoul_l.constprop.0>

080150d0 <__ascii_wctomb>:
 80150d0:	4603      	mov	r3, r0
 80150d2:	4608      	mov	r0, r1
 80150d4:	b141      	cbz	r1, 80150e8 <__ascii_wctomb+0x18>
 80150d6:	2aff      	cmp	r2, #255	@ 0xff
 80150d8:	d904      	bls.n	80150e4 <__ascii_wctomb+0x14>
 80150da:	228a      	movs	r2, #138	@ 0x8a
 80150dc:	601a      	str	r2, [r3, #0]
 80150de:	f04f 30ff 	mov.w	r0, #4294967295
 80150e2:	4770      	bx	lr
 80150e4:	700a      	strb	r2, [r1, #0]
 80150e6:	2001      	movs	r0, #1
 80150e8:	4770      	bx	lr
	...

080150ec <fiprintf>:
 80150ec:	b40e      	push	{r1, r2, r3}
 80150ee:	b503      	push	{r0, r1, lr}
 80150f0:	4601      	mov	r1, r0
 80150f2:	ab03      	add	r3, sp, #12
 80150f4:	4805      	ldr	r0, [pc, #20]	@ (801510c <fiprintf+0x20>)
 80150f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80150fa:	6800      	ldr	r0, [r0, #0]
 80150fc:	9301      	str	r3, [sp, #4]
 80150fe:	f000 f83f 	bl	8015180 <_vfiprintf_r>
 8015102:	b002      	add	sp, #8
 8015104:	f85d eb04 	ldr.w	lr, [sp], #4
 8015108:	b003      	add	sp, #12
 801510a:	4770      	bx	lr
 801510c:	200001bc 	.word	0x200001bc

08015110 <abort>:
 8015110:	b508      	push	{r3, lr}
 8015112:	2006      	movs	r0, #6
 8015114:	f000 fa08 	bl	8015528 <raise>
 8015118:	2001      	movs	r0, #1
 801511a:	f7ee ff8b 	bl	8004034 <_exit>

0801511e <_malloc_usable_size_r>:
 801511e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015122:	1f18      	subs	r0, r3, #4
 8015124:	2b00      	cmp	r3, #0
 8015126:	bfbc      	itt	lt
 8015128:	580b      	ldrlt	r3, [r1, r0]
 801512a:	18c0      	addlt	r0, r0, r3
 801512c:	4770      	bx	lr

0801512e <__sfputc_r>:
 801512e:	6893      	ldr	r3, [r2, #8]
 8015130:	3b01      	subs	r3, #1
 8015132:	2b00      	cmp	r3, #0
 8015134:	b410      	push	{r4}
 8015136:	6093      	str	r3, [r2, #8]
 8015138:	da08      	bge.n	801514c <__sfputc_r+0x1e>
 801513a:	6994      	ldr	r4, [r2, #24]
 801513c:	42a3      	cmp	r3, r4
 801513e:	db01      	blt.n	8015144 <__sfputc_r+0x16>
 8015140:	290a      	cmp	r1, #10
 8015142:	d103      	bne.n	801514c <__sfputc_r+0x1e>
 8015144:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015148:	f000 b932 	b.w	80153b0 <__swbuf_r>
 801514c:	6813      	ldr	r3, [r2, #0]
 801514e:	1c58      	adds	r0, r3, #1
 8015150:	6010      	str	r0, [r2, #0]
 8015152:	7019      	strb	r1, [r3, #0]
 8015154:	4608      	mov	r0, r1
 8015156:	f85d 4b04 	ldr.w	r4, [sp], #4
 801515a:	4770      	bx	lr

0801515c <__sfputs_r>:
 801515c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801515e:	4606      	mov	r6, r0
 8015160:	460f      	mov	r7, r1
 8015162:	4614      	mov	r4, r2
 8015164:	18d5      	adds	r5, r2, r3
 8015166:	42ac      	cmp	r4, r5
 8015168:	d101      	bne.n	801516e <__sfputs_r+0x12>
 801516a:	2000      	movs	r0, #0
 801516c:	e007      	b.n	801517e <__sfputs_r+0x22>
 801516e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015172:	463a      	mov	r2, r7
 8015174:	4630      	mov	r0, r6
 8015176:	f7ff ffda 	bl	801512e <__sfputc_r>
 801517a:	1c43      	adds	r3, r0, #1
 801517c:	d1f3      	bne.n	8015166 <__sfputs_r+0xa>
 801517e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08015180 <_vfiprintf_r>:
 8015180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015184:	460d      	mov	r5, r1
 8015186:	b09d      	sub	sp, #116	@ 0x74
 8015188:	4614      	mov	r4, r2
 801518a:	4698      	mov	r8, r3
 801518c:	4606      	mov	r6, r0
 801518e:	b118      	cbz	r0, 8015198 <_vfiprintf_r+0x18>
 8015190:	6a03      	ldr	r3, [r0, #32]
 8015192:	b90b      	cbnz	r3, 8015198 <_vfiprintf_r+0x18>
 8015194:	f7fc f9ca 	bl	801152c <__sinit>
 8015198:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801519a:	07d9      	lsls	r1, r3, #31
 801519c:	d405      	bmi.n	80151aa <_vfiprintf_r+0x2a>
 801519e:	89ab      	ldrh	r3, [r5, #12]
 80151a0:	059a      	lsls	r2, r3, #22
 80151a2:	d402      	bmi.n	80151aa <_vfiprintf_r+0x2a>
 80151a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80151a6:	f7fc fb16 	bl	80117d6 <__retarget_lock_acquire_recursive>
 80151aa:	89ab      	ldrh	r3, [r5, #12]
 80151ac:	071b      	lsls	r3, r3, #28
 80151ae:	d501      	bpl.n	80151b4 <_vfiprintf_r+0x34>
 80151b0:	692b      	ldr	r3, [r5, #16]
 80151b2:	b99b      	cbnz	r3, 80151dc <_vfiprintf_r+0x5c>
 80151b4:	4629      	mov	r1, r5
 80151b6:	4630      	mov	r0, r6
 80151b8:	f000 f938 	bl	801542c <__swsetup_r>
 80151bc:	b170      	cbz	r0, 80151dc <_vfiprintf_r+0x5c>
 80151be:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80151c0:	07dc      	lsls	r4, r3, #31
 80151c2:	d504      	bpl.n	80151ce <_vfiprintf_r+0x4e>
 80151c4:	f04f 30ff 	mov.w	r0, #4294967295
 80151c8:	b01d      	add	sp, #116	@ 0x74
 80151ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80151ce:	89ab      	ldrh	r3, [r5, #12]
 80151d0:	0598      	lsls	r0, r3, #22
 80151d2:	d4f7      	bmi.n	80151c4 <_vfiprintf_r+0x44>
 80151d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80151d6:	f7fc faff 	bl	80117d8 <__retarget_lock_release_recursive>
 80151da:	e7f3      	b.n	80151c4 <_vfiprintf_r+0x44>
 80151dc:	2300      	movs	r3, #0
 80151de:	9309      	str	r3, [sp, #36]	@ 0x24
 80151e0:	2320      	movs	r3, #32
 80151e2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80151e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80151ea:	2330      	movs	r3, #48	@ 0x30
 80151ec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801539c <_vfiprintf_r+0x21c>
 80151f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80151f4:	f04f 0901 	mov.w	r9, #1
 80151f8:	4623      	mov	r3, r4
 80151fa:	469a      	mov	sl, r3
 80151fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015200:	b10a      	cbz	r2, 8015206 <_vfiprintf_r+0x86>
 8015202:	2a25      	cmp	r2, #37	@ 0x25
 8015204:	d1f9      	bne.n	80151fa <_vfiprintf_r+0x7a>
 8015206:	ebba 0b04 	subs.w	fp, sl, r4
 801520a:	d00b      	beq.n	8015224 <_vfiprintf_r+0xa4>
 801520c:	465b      	mov	r3, fp
 801520e:	4622      	mov	r2, r4
 8015210:	4629      	mov	r1, r5
 8015212:	4630      	mov	r0, r6
 8015214:	f7ff ffa2 	bl	801515c <__sfputs_r>
 8015218:	3001      	adds	r0, #1
 801521a:	f000 80a7 	beq.w	801536c <_vfiprintf_r+0x1ec>
 801521e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015220:	445a      	add	r2, fp
 8015222:	9209      	str	r2, [sp, #36]	@ 0x24
 8015224:	f89a 3000 	ldrb.w	r3, [sl]
 8015228:	2b00      	cmp	r3, #0
 801522a:	f000 809f 	beq.w	801536c <_vfiprintf_r+0x1ec>
 801522e:	2300      	movs	r3, #0
 8015230:	f04f 32ff 	mov.w	r2, #4294967295
 8015234:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015238:	f10a 0a01 	add.w	sl, sl, #1
 801523c:	9304      	str	r3, [sp, #16]
 801523e:	9307      	str	r3, [sp, #28]
 8015240:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015244:	931a      	str	r3, [sp, #104]	@ 0x68
 8015246:	4654      	mov	r4, sl
 8015248:	2205      	movs	r2, #5
 801524a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801524e:	4853      	ldr	r0, [pc, #332]	@ (801539c <_vfiprintf_r+0x21c>)
 8015250:	f7ea ffe6 	bl	8000220 <memchr>
 8015254:	9a04      	ldr	r2, [sp, #16]
 8015256:	b9d8      	cbnz	r0, 8015290 <_vfiprintf_r+0x110>
 8015258:	06d1      	lsls	r1, r2, #27
 801525a:	bf44      	itt	mi
 801525c:	2320      	movmi	r3, #32
 801525e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015262:	0713      	lsls	r3, r2, #28
 8015264:	bf44      	itt	mi
 8015266:	232b      	movmi	r3, #43	@ 0x2b
 8015268:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801526c:	f89a 3000 	ldrb.w	r3, [sl]
 8015270:	2b2a      	cmp	r3, #42	@ 0x2a
 8015272:	d015      	beq.n	80152a0 <_vfiprintf_r+0x120>
 8015274:	9a07      	ldr	r2, [sp, #28]
 8015276:	4654      	mov	r4, sl
 8015278:	2000      	movs	r0, #0
 801527a:	f04f 0c0a 	mov.w	ip, #10
 801527e:	4621      	mov	r1, r4
 8015280:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015284:	3b30      	subs	r3, #48	@ 0x30
 8015286:	2b09      	cmp	r3, #9
 8015288:	d94b      	bls.n	8015322 <_vfiprintf_r+0x1a2>
 801528a:	b1b0      	cbz	r0, 80152ba <_vfiprintf_r+0x13a>
 801528c:	9207      	str	r2, [sp, #28]
 801528e:	e014      	b.n	80152ba <_vfiprintf_r+0x13a>
 8015290:	eba0 0308 	sub.w	r3, r0, r8
 8015294:	fa09 f303 	lsl.w	r3, r9, r3
 8015298:	4313      	orrs	r3, r2
 801529a:	9304      	str	r3, [sp, #16]
 801529c:	46a2      	mov	sl, r4
 801529e:	e7d2      	b.n	8015246 <_vfiprintf_r+0xc6>
 80152a0:	9b03      	ldr	r3, [sp, #12]
 80152a2:	1d19      	adds	r1, r3, #4
 80152a4:	681b      	ldr	r3, [r3, #0]
 80152a6:	9103      	str	r1, [sp, #12]
 80152a8:	2b00      	cmp	r3, #0
 80152aa:	bfbb      	ittet	lt
 80152ac:	425b      	neglt	r3, r3
 80152ae:	f042 0202 	orrlt.w	r2, r2, #2
 80152b2:	9307      	strge	r3, [sp, #28]
 80152b4:	9307      	strlt	r3, [sp, #28]
 80152b6:	bfb8      	it	lt
 80152b8:	9204      	strlt	r2, [sp, #16]
 80152ba:	7823      	ldrb	r3, [r4, #0]
 80152bc:	2b2e      	cmp	r3, #46	@ 0x2e
 80152be:	d10a      	bne.n	80152d6 <_vfiprintf_r+0x156>
 80152c0:	7863      	ldrb	r3, [r4, #1]
 80152c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80152c4:	d132      	bne.n	801532c <_vfiprintf_r+0x1ac>
 80152c6:	9b03      	ldr	r3, [sp, #12]
 80152c8:	1d1a      	adds	r2, r3, #4
 80152ca:	681b      	ldr	r3, [r3, #0]
 80152cc:	9203      	str	r2, [sp, #12]
 80152ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80152d2:	3402      	adds	r4, #2
 80152d4:	9305      	str	r3, [sp, #20]
 80152d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80153ac <_vfiprintf_r+0x22c>
 80152da:	7821      	ldrb	r1, [r4, #0]
 80152dc:	2203      	movs	r2, #3
 80152de:	4650      	mov	r0, sl
 80152e0:	f7ea ff9e 	bl	8000220 <memchr>
 80152e4:	b138      	cbz	r0, 80152f6 <_vfiprintf_r+0x176>
 80152e6:	9b04      	ldr	r3, [sp, #16]
 80152e8:	eba0 000a 	sub.w	r0, r0, sl
 80152ec:	2240      	movs	r2, #64	@ 0x40
 80152ee:	4082      	lsls	r2, r0
 80152f0:	4313      	orrs	r3, r2
 80152f2:	3401      	adds	r4, #1
 80152f4:	9304      	str	r3, [sp, #16]
 80152f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80152fa:	4829      	ldr	r0, [pc, #164]	@ (80153a0 <_vfiprintf_r+0x220>)
 80152fc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015300:	2206      	movs	r2, #6
 8015302:	f7ea ff8d 	bl	8000220 <memchr>
 8015306:	2800      	cmp	r0, #0
 8015308:	d03f      	beq.n	801538a <_vfiprintf_r+0x20a>
 801530a:	4b26      	ldr	r3, [pc, #152]	@ (80153a4 <_vfiprintf_r+0x224>)
 801530c:	bb1b      	cbnz	r3, 8015356 <_vfiprintf_r+0x1d6>
 801530e:	9b03      	ldr	r3, [sp, #12]
 8015310:	3307      	adds	r3, #7
 8015312:	f023 0307 	bic.w	r3, r3, #7
 8015316:	3308      	adds	r3, #8
 8015318:	9303      	str	r3, [sp, #12]
 801531a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801531c:	443b      	add	r3, r7
 801531e:	9309      	str	r3, [sp, #36]	@ 0x24
 8015320:	e76a      	b.n	80151f8 <_vfiprintf_r+0x78>
 8015322:	fb0c 3202 	mla	r2, ip, r2, r3
 8015326:	460c      	mov	r4, r1
 8015328:	2001      	movs	r0, #1
 801532a:	e7a8      	b.n	801527e <_vfiprintf_r+0xfe>
 801532c:	2300      	movs	r3, #0
 801532e:	3401      	adds	r4, #1
 8015330:	9305      	str	r3, [sp, #20]
 8015332:	4619      	mov	r1, r3
 8015334:	f04f 0c0a 	mov.w	ip, #10
 8015338:	4620      	mov	r0, r4
 801533a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801533e:	3a30      	subs	r2, #48	@ 0x30
 8015340:	2a09      	cmp	r2, #9
 8015342:	d903      	bls.n	801534c <_vfiprintf_r+0x1cc>
 8015344:	2b00      	cmp	r3, #0
 8015346:	d0c6      	beq.n	80152d6 <_vfiprintf_r+0x156>
 8015348:	9105      	str	r1, [sp, #20]
 801534a:	e7c4      	b.n	80152d6 <_vfiprintf_r+0x156>
 801534c:	fb0c 2101 	mla	r1, ip, r1, r2
 8015350:	4604      	mov	r4, r0
 8015352:	2301      	movs	r3, #1
 8015354:	e7f0      	b.n	8015338 <_vfiprintf_r+0x1b8>
 8015356:	ab03      	add	r3, sp, #12
 8015358:	9300      	str	r3, [sp, #0]
 801535a:	462a      	mov	r2, r5
 801535c:	4b12      	ldr	r3, [pc, #72]	@ (80153a8 <_vfiprintf_r+0x228>)
 801535e:	a904      	add	r1, sp, #16
 8015360:	4630      	mov	r0, r6
 8015362:	f7fb fa8b 	bl	801087c <_printf_float>
 8015366:	4607      	mov	r7, r0
 8015368:	1c78      	adds	r0, r7, #1
 801536a:	d1d6      	bne.n	801531a <_vfiprintf_r+0x19a>
 801536c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801536e:	07d9      	lsls	r1, r3, #31
 8015370:	d405      	bmi.n	801537e <_vfiprintf_r+0x1fe>
 8015372:	89ab      	ldrh	r3, [r5, #12]
 8015374:	059a      	lsls	r2, r3, #22
 8015376:	d402      	bmi.n	801537e <_vfiprintf_r+0x1fe>
 8015378:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801537a:	f7fc fa2d 	bl	80117d8 <__retarget_lock_release_recursive>
 801537e:	89ab      	ldrh	r3, [r5, #12]
 8015380:	065b      	lsls	r3, r3, #25
 8015382:	f53f af1f 	bmi.w	80151c4 <_vfiprintf_r+0x44>
 8015386:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015388:	e71e      	b.n	80151c8 <_vfiprintf_r+0x48>
 801538a:	ab03      	add	r3, sp, #12
 801538c:	9300      	str	r3, [sp, #0]
 801538e:	462a      	mov	r2, r5
 8015390:	4b05      	ldr	r3, [pc, #20]	@ (80153a8 <_vfiprintf_r+0x228>)
 8015392:	a904      	add	r1, sp, #16
 8015394:	4630      	mov	r0, r6
 8015396:	f7fb fd09 	bl	8010dac <_printf_i>
 801539a:	e7e4      	b.n	8015366 <_vfiprintf_r+0x1e6>
 801539c:	080171e1 	.word	0x080171e1
 80153a0:	080171eb 	.word	0x080171eb
 80153a4:	0801087d 	.word	0x0801087d
 80153a8:	0801515d 	.word	0x0801515d
 80153ac:	080171e7 	.word	0x080171e7

080153b0 <__swbuf_r>:
 80153b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80153b2:	460e      	mov	r6, r1
 80153b4:	4614      	mov	r4, r2
 80153b6:	4605      	mov	r5, r0
 80153b8:	b118      	cbz	r0, 80153c2 <__swbuf_r+0x12>
 80153ba:	6a03      	ldr	r3, [r0, #32]
 80153bc:	b90b      	cbnz	r3, 80153c2 <__swbuf_r+0x12>
 80153be:	f7fc f8b5 	bl	801152c <__sinit>
 80153c2:	69a3      	ldr	r3, [r4, #24]
 80153c4:	60a3      	str	r3, [r4, #8]
 80153c6:	89a3      	ldrh	r3, [r4, #12]
 80153c8:	071a      	lsls	r2, r3, #28
 80153ca:	d501      	bpl.n	80153d0 <__swbuf_r+0x20>
 80153cc:	6923      	ldr	r3, [r4, #16]
 80153ce:	b943      	cbnz	r3, 80153e2 <__swbuf_r+0x32>
 80153d0:	4621      	mov	r1, r4
 80153d2:	4628      	mov	r0, r5
 80153d4:	f000 f82a 	bl	801542c <__swsetup_r>
 80153d8:	b118      	cbz	r0, 80153e2 <__swbuf_r+0x32>
 80153da:	f04f 37ff 	mov.w	r7, #4294967295
 80153de:	4638      	mov	r0, r7
 80153e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80153e2:	6823      	ldr	r3, [r4, #0]
 80153e4:	6922      	ldr	r2, [r4, #16]
 80153e6:	1a98      	subs	r0, r3, r2
 80153e8:	6963      	ldr	r3, [r4, #20]
 80153ea:	b2f6      	uxtb	r6, r6
 80153ec:	4283      	cmp	r3, r0
 80153ee:	4637      	mov	r7, r6
 80153f0:	dc05      	bgt.n	80153fe <__swbuf_r+0x4e>
 80153f2:	4621      	mov	r1, r4
 80153f4:	4628      	mov	r0, r5
 80153f6:	f7ff f97f 	bl	80146f8 <_fflush_r>
 80153fa:	2800      	cmp	r0, #0
 80153fc:	d1ed      	bne.n	80153da <__swbuf_r+0x2a>
 80153fe:	68a3      	ldr	r3, [r4, #8]
 8015400:	3b01      	subs	r3, #1
 8015402:	60a3      	str	r3, [r4, #8]
 8015404:	6823      	ldr	r3, [r4, #0]
 8015406:	1c5a      	adds	r2, r3, #1
 8015408:	6022      	str	r2, [r4, #0]
 801540a:	701e      	strb	r6, [r3, #0]
 801540c:	6962      	ldr	r2, [r4, #20]
 801540e:	1c43      	adds	r3, r0, #1
 8015410:	429a      	cmp	r2, r3
 8015412:	d004      	beq.n	801541e <__swbuf_r+0x6e>
 8015414:	89a3      	ldrh	r3, [r4, #12]
 8015416:	07db      	lsls	r3, r3, #31
 8015418:	d5e1      	bpl.n	80153de <__swbuf_r+0x2e>
 801541a:	2e0a      	cmp	r6, #10
 801541c:	d1df      	bne.n	80153de <__swbuf_r+0x2e>
 801541e:	4621      	mov	r1, r4
 8015420:	4628      	mov	r0, r5
 8015422:	f7ff f969 	bl	80146f8 <_fflush_r>
 8015426:	2800      	cmp	r0, #0
 8015428:	d0d9      	beq.n	80153de <__swbuf_r+0x2e>
 801542a:	e7d6      	b.n	80153da <__swbuf_r+0x2a>

0801542c <__swsetup_r>:
 801542c:	b538      	push	{r3, r4, r5, lr}
 801542e:	4b29      	ldr	r3, [pc, #164]	@ (80154d4 <__swsetup_r+0xa8>)
 8015430:	4605      	mov	r5, r0
 8015432:	6818      	ldr	r0, [r3, #0]
 8015434:	460c      	mov	r4, r1
 8015436:	b118      	cbz	r0, 8015440 <__swsetup_r+0x14>
 8015438:	6a03      	ldr	r3, [r0, #32]
 801543a:	b90b      	cbnz	r3, 8015440 <__swsetup_r+0x14>
 801543c:	f7fc f876 	bl	801152c <__sinit>
 8015440:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015444:	0719      	lsls	r1, r3, #28
 8015446:	d422      	bmi.n	801548e <__swsetup_r+0x62>
 8015448:	06da      	lsls	r2, r3, #27
 801544a:	d407      	bmi.n	801545c <__swsetup_r+0x30>
 801544c:	2209      	movs	r2, #9
 801544e:	602a      	str	r2, [r5, #0]
 8015450:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015454:	81a3      	strh	r3, [r4, #12]
 8015456:	f04f 30ff 	mov.w	r0, #4294967295
 801545a:	e033      	b.n	80154c4 <__swsetup_r+0x98>
 801545c:	0758      	lsls	r0, r3, #29
 801545e:	d512      	bpl.n	8015486 <__swsetup_r+0x5a>
 8015460:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015462:	b141      	cbz	r1, 8015476 <__swsetup_r+0x4a>
 8015464:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015468:	4299      	cmp	r1, r3
 801546a:	d002      	beq.n	8015472 <__swsetup_r+0x46>
 801546c:	4628      	mov	r0, r5
 801546e:	f7fd f817 	bl	80124a0 <_free_r>
 8015472:	2300      	movs	r3, #0
 8015474:	6363      	str	r3, [r4, #52]	@ 0x34
 8015476:	89a3      	ldrh	r3, [r4, #12]
 8015478:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801547c:	81a3      	strh	r3, [r4, #12]
 801547e:	2300      	movs	r3, #0
 8015480:	6063      	str	r3, [r4, #4]
 8015482:	6923      	ldr	r3, [r4, #16]
 8015484:	6023      	str	r3, [r4, #0]
 8015486:	89a3      	ldrh	r3, [r4, #12]
 8015488:	f043 0308 	orr.w	r3, r3, #8
 801548c:	81a3      	strh	r3, [r4, #12]
 801548e:	6923      	ldr	r3, [r4, #16]
 8015490:	b94b      	cbnz	r3, 80154a6 <__swsetup_r+0x7a>
 8015492:	89a3      	ldrh	r3, [r4, #12]
 8015494:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8015498:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801549c:	d003      	beq.n	80154a6 <__swsetup_r+0x7a>
 801549e:	4621      	mov	r1, r4
 80154a0:	4628      	mov	r0, r5
 80154a2:	f000 f883 	bl	80155ac <__smakebuf_r>
 80154a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80154aa:	f013 0201 	ands.w	r2, r3, #1
 80154ae:	d00a      	beq.n	80154c6 <__swsetup_r+0x9a>
 80154b0:	2200      	movs	r2, #0
 80154b2:	60a2      	str	r2, [r4, #8]
 80154b4:	6962      	ldr	r2, [r4, #20]
 80154b6:	4252      	negs	r2, r2
 80154b8:	61a2      	str	r2, [r4, #24]
 80154ba:	6922      	ldr	r2, [r4, #16]
 80154bc:	b942      	cbnz	r2, 80154d0 <__swsetup_r+0xa4>
 80154be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80154c2:	d1c5      	bne.n	8015450 <__swsetup_r+0x24>
 80154c4:	bd38      	pop	{r3, r4, r5, pc}
 80154c6:	0799      	lsls	r1, r3, #30
 80154c8:	bf58      	it	pl
 80154ca:	6962      	ldrpl	r2, [r4, #20]
 80154cc:	60a2      	str	r2, [r4, #8]
 80154ce:	e7f4      	b.n	80154ba <__swsetup_r+0x8e>
 80154d0:	2000      	movs	r0, #0
 80154d2:	e7f7      	b.n	80154c4 <__swsetup_r+0x98>
 80154d4:	200001bc 	.word	0x200001bc

080154d8 <_raise_r>:
 80154d8:	291f      	cmp	r1, #31
 80154da:	b538      	push	{r3, r4, r5, lr}
 80154dc:	4605      	mov	r5, r0
 80154de:	460c      	mov	r4, r1
 80154e0:	d904      	bls.n	80154ec <_raise_r+0x14>
 80154e2:	2316      	movs	r3, #22
 80154e4:	6003      	str	r3, [r0, #0]
 80154e6:	f04f 30ff 	mov.w	r0, #4294967295
 80154ea:	bd38      	pop	{r3, r4, r5, pc}
 80154ec:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80154ee:	b112      	cbz	r2, 80154f6 <_raise_r+0x1e>
 80154f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80154f4:	b94b      	cbnz	r3, 801550a <_raise_r+0x32>
 80154f6:	4628      	mov	r0, r5
 80154f8:	f000 f830 	bl	801555c <_getpid_r>
 80154fc:	4622      	mov	r2, r4
 80154fe:	4601      	mov	r1, r0
 8015500:	4628      	mov	r0, r5
 8015502:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015506:	f000 b817 	b.w	8015538 <_kill_r>
 801550a:	2b01      	cmp	r3, #1
 801550c:	d00a      	beq.n	8015524 <_raise_r+0x4c>
 801550e:	1c59      	adds	r1, r3, #1
 8015510:	d103      	bne.n	801551a <_raise_r+0x42>
 8015512:	2316      	movs	r3, #22
 8015514:	6003      	str	r3, [r0, #0]
 8015516:	2001      	movs	r0, #1
 8015518:	e7e7      	b.n	80154ea <_raise_r+0x12>
 801551a:	2100      	movs	r1, #0
 801551c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8015520:	4620      	mov	r0, r4
 8015522:	4798      	blx	r3
 8015524:	2000      	movs	r0, #0
 8015526:	e7e0      	b.n	80154ea <_raise_r+0x12>

08015528 <raise>:
 8015528:	4b02      	ldr	r3, [pc, #8]	@ (8015534 <raise+0xc>)
 801552a:	4601      	mov	r1, r0
 801552c:	6818      	ldr	r0, [r3, #0]
 801552e:	f7ff bfd3 	b.w	80154d8 <_raise_r>
 8015532:	bf00      	nop
 8015534:	200001bc 	.word	0x200001bc

08015538 <_kill_r>:
 8015538:	b538      	push	{r3, r4, r5, lr}
 801553a:	4d07      	ldr	r5, [pc, #28]	@ (8015558 <_kill_r+0x20>)
 801553c:	2300      	movs	r3, #0
 801553e:	4604      	mov	r4, r0
 8015540:	4608      	mov	r0, r1
 8015542:	4611      	mov	r1, r2
 8015544:	602b      	str	r3, [r5, #0]
 8015546:	f7ee fd65 	bl	8004014 <_kill>
 801554a:	1c43      	adds	r3, r0, #1
 801554c:	d102      	bne.n	8015554 <_kill_r+0x1c>
 801554e:	682b      	ldr	r3, [r5, #0]
 8015550:	b103      	cbz	r3, 8015554 <_kill_r+0x1c>
 8015552:	6023      	str	r3, [r4, #0]
 8015554:	bd38      	pop	{r3, r4, r5, pc}
 8015556:	bf00      	nop
 8015558:	20002688 	.word	0x20002688

0801555c <_getpid_r>:
 801555c:	f7ee bd52 	b.w	8004004 <_getpid>

08015560 <__swhatbuf_r>:
 8015560:	b570      	push	{r4, r5, r6, lr}
 8015562:	460c      	mov	r4, r1
 8015564:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015568:	2900      	cmp	r1, #0
 801556a:	b096      	sub	sp, #88	@ 0x58
 801556c:	4615      	mov	r5, r2
 801556e:	461e      	mov	r6, r3
 8015570:	da0d      	bge.n	801558e <__swhatbuf_r+0x2e>
 8015572:	89a3      	ldrh	r3, [r4, #12]
 8015574:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015578:	f04f 0100 	mov.w	r1, #0
 801557c:	bf14      	ite	ne
 801557e:	2340      	movne	r3, #64	@ 0x40
 8015580:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8015584:	2000      	movs	r0, #0
 8015586:	6031      	str	r1, [r6, #0]
 8015588:	602b      	str	r3, [r5, #0]
 801558a:	b016      	add	sp, #88	@ 0x58
 801558c:	bd70      	pop	{r4, r5, r6, pc}
 801558e:	466a      	mov	r2, sp
 8015590:	f000 f848 	bl	8015624 <_fstat_r>
 8015594:	2800      	cmp	r0, #0
 8015596:	dbec      	blt.n	8015572 <__swhatbuf_r+0x12>
 8015598:	9901      	ldr	r1, [sp, #4]
 801559a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801559e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80155a2:	4259      	negs	r1, r3
 80155a4:	4159      	adcs	r1, r3
 80155a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80155aa:	e7eb      	b.n	8015584 <__swhatbuf_r+0x24>

080155ac <__smakebuf_r>:
 80155ac:	898b      	ldrh	r3, [r1, #12]
 80155ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80155b0:	079d      	lsls	r5, r3, #30
 80155b2:	4606      	mov	r6, r0
 80155b4:	460c      	mov	r4, r1
 80155b6:	d507      	bpl.n	80155c8 <__smakebuf_r+0x1c>
 80155b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80155bc:	6023      	str	r3, [r4, #0]
 80155be:	6123      	str	r3, [r4, #16]
 80155c0:	2301      	movs	r3, #1
 80155c2:	6163      	str	r3, [r4, #20]
 80155c4:	b003      	add	sp, #12
 80155c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80155c8:	ab01      	add	r3, sp, #4
 80155ca:	466a      	mov	r2, sp
 80155cc:	f7ff ffc8 	bl	8015560 <__swhatbuf_r>
 80155d0:	9f00      	ldr	r7, [sp, #0]
 80155d2:	4605      	mov	r5, r0
 80155d4:	4639      	mov	r1, r7
 80155d6:	4630      	mov	r0, r6
 80155d8:	f7fc ffd6 	bl	8012588 <_malloc_r>
 80155dc:	b948      	cbnz	r0, 80155f2 <__smakebuf_r+0x46>
 80155de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80155e2:	059a      	lsls	r2, r3, #22
 80155e4:	d4ee      	bmi.n	80155c4 <__smakebuf_r+0x18>
 80155e6:	f023 0303 	bic.w	r3, r3, #3
 80155ea:	f043 0302 	orr.w	r3, r3, #2
 80155ee:	81a3      	strh	r3, [r4, #12]
 80155f0:	e7e2      	b.n	80155b8 <__smakebuf_r+0xc>
 80155f2:	89a3      	ldrh	r3, [r4, #12]
 80155f4:	6020      	str	r0, [r4, #0]
 80155f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80155fa:	81a3      	strh	r3, [r4, #12]
 80155fc:	9b01      	ldr	r3, [sp, #4]
 80155fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8015602:	b15b      	cbz	r3, 801561c <__smakebuf_r+0x70>
 8015604:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015608:	4630      	mov	r0, r6
 801560a:	f000 f81d 	bl	8015648 <_isatty_r>
 801560e:	b128      	cbz	r0, 801561c <__smakebuf_r+0x70>
 8015610:	89a3      	ldrh	r3, [r4, #12]
 8015612:	f023 0303 	bic.w	r3, r3, #3
 8015616:	f043 0301 	orr.w	r3, r3, #1
 801561a:	81a3      	strh	r3, [r4, #12]
 801561c:	89a3      	ldrh	r3, [r4, #12]
 801561e:	431d      	orrs	r5, r3
 8015620:	81a5      	strh	r5, [r4, #12]
 8015622:	e7cf      	b.n	80155c4 <__smakebuf_r+0x18>

08015624 <_fstat_r>:
 8015624:	b538      	push	{r3, r4, r5, lr}
 8015626:	4d07      	ldr	r5, [pc, #28]	@ (8015644 <_fstat_r+0x20>)
 8015628:	2300      	movs	r3, #0
 801562a:	4604      	mov	r4, r0
 801562c:	4608      	mov	r0, r1
 801562e:	4611      	mov	r1, r2
 8015630:	602b      	str	r3, [r5, #0]
 8015632:	f7ee fd4f 	bl	80040d4 <_fstat>
 8015636:	1c43      	adds	r3, r0, #1
 8015638:	d102      	bne.n	8015640 <_fstat_r+0x1c>
 801563a:	682b      	ldr	r3, [r5, #0]
 801563c:	b103      	cbz	r3, 8015640 <_fstat_r+0x1c>
 801563e:	6023      	str	r3, [r4, #0]
 8015640:	bd38      	pop	{r3, r4, r5, pc}
 8015642:	bf00      	nop
 8015644:	20002688 	.word	0x20002688

08015648 <_isatty_r>:
 8015648:	b538      	push	{r3, r4, r5, lr}
 801564a:	4d06      	ldr	r5, [pc, #24]	@ (8015664 <_isatty_r+0x1c>)
 801564c:	2300      	movs	r3, #0
 801564e:	4604      	mov	r4, r0
 8015650:	4608      	mov	r0, r1
 8015652:	602b      	str	r3, [r5, #0]
 8015654:	f7ee fd4e 	bl	80040f4 <_isatty>
 8015658:	1c43      	adds	r3, r0, #1
 801565a:	d102      	bne.n	8015662 <_isatty_r+0x1a>
 801565c:	682b      	ldr	r3, [r5, #0]
 801565e:	b103      	cbz	r3, 8015662 <_isatty_r+0x1a>
 8015660:	6023      	str	r3, [r4, #0]
 8015662:	bd38      	pop	{r3, r4, r5, pc}
 8015664:	20002688 	.word	0x20002688

08015668 <acos>:
 8015668:	b538      	push	{r3, r4, r5, lr}
 801566a:	ed2d 8b02 	vpush	{d8}
 801566e:	ec55 4b10 	vmov	r4, r5, d0
 8015672:	f000 f9b9 	bl	80159e8 <__ieee754_acos>
 8015676:	4622      	mov	r2, r4
 8015678:	462b      	mov	r3, r5
 801567a:	4620      	mov	r0, r4
 801567c:	4629      	mov	r1, r5
 801567e:	eeb0 8a40 	vmov.f32	s16, s0
 8015682:	eef0 8a60 	vmov.f32	s17, s1
 8015686:	f7eb fa79 	bl	8000b7c <__aeabi_dcmpun>
 801568a:	b9a8      	cbnz	r0, 80156b8 <acos+0x50>
 801568c:	ec45 4b10 	vmov	d0, r4, r5
 8015690:	f000 f8ba 	bl	8015808 <fabs>
 8015694:	4b0c      	ldr	r3, [pc, #48]	@ (80156c8 <acos+0x60>)
 8015696:	ec51 0b10 	vmov	r0, r1, d0
 801569a:	2200      	movs	r2, #0
 801569c:	f7eb fa64 	bl	8000b68 <__aeabi_dcmpgt>
 80156a0:	b150      	cbz	r0, 80156b8 <acos+0x50>
 80156a2:	f7fc f86d 	bl	8011780 <__errno>
 80156a6:	ecbd 8b02 	vpop	{d8}
 80156aa:	2321      	movs	r3, #33	@ 0x21
 80156ac:	6003      	str	r3, [r0, #0]
 80156ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80156b2:	4806      	ldr	r0, [pc, #24]	@ (80156cc <acos+0x64>)
 80156b4:	f7ff b8e8 	b.w	8014888 <nan>
 80156b8:	eeb0 0a48 	vmov.f32	s0, s16
 80156bc:	eef0 0a68 	vmov.f32	s1, s17
 80156c0:	ecbd 8b02 	vpop	{d8}
 80156c4:	bd38      	pop	{r3, r4, r5, pc}
 80156c6:	bf00      	nop
 80156c8:	3ff00000 	.word	0x3ff00000
 80156cc:	08017250 	.word	0x08017250

080156d0 <pow>:
 80156d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80156d2:	ed2d 8b02 	vpush	{d8}
 80156d6:	eeb0 8a40 	vmov.f32	s16, s0
 80156da:	eef0 8a60 	vmov.f32	s17, s1
 80156de:	ec55 4b11 	vmov	r4, r5, d1
 80156e2:	f000 fbdd 	bl	8015ea0 <__ieee754_pow>
 80156e6:	4622      	mov	r2, r4
 80156e8:	462b      	mov	r3, r5
 80156ea:	4620      	mov	r0, r4
 80156ec:	4629      	mov	r1, r5
 80156ee:	ec57 6b10 	vmov	r6, r7, d0
 80156f2:	f7eb fa43 	bl	8000b7c <__aeabi_dcmpun>
 80156f6:	2800      	cmp	r0, #0
 80156f8:	d13b      	bne.n	8015772 <pow+0xa2>
 80156fa:	ec51 0b18 	vmov	r0, r1, d8
 80156fe:	2200      	movs	r2, #0
 8015700:	2300      	movs	r3, #0
 8015702:	f7eb fa09 	bl	8000b18 <__aeabi_dcmpeq>
 8015706:	b1b8      	cbz	r0, 8015738 <pow+0x68>
 8015708:	2200      	movs	r2, #0
 801570a:	2300      	movs	r3, #0
 801570c:	4620      	mov	r0, r4
 801570e:	4629      	mov	r1, r5
 8015710:	f7eb fa02 	bl	8000b18 <__aeabi_dcmpeq>
 8015714:	2800      	cmp	r0, #0
 8015716:	d146      	bne.n	80157a6 <pow+0xd6>
 8015718:	ec45 4b10 	vmov	d0, r4, r5
 801571c:	f000 f87c 	bl	8015818 <finite>
 8015720:	b338      	cbz	r0, 8015772 <pow+0xa2>
 8015722:	2200      	movs	r2, #0
 8015724:	2300      	movs	r3, #0
 8015726:	4620      	mov	r0, r4
 8015728:	4629      	mov	r1, r5
 801572a:	f7eb f9ff 	bl	8000b2c <__aeabi_dcmplt>
 801572e:	b300      	cbz	r0, 8015772 <pow+0xa2>
 8015730:	f7fc f826 	bl	8011780 <__errno>
 8015734:	2322      	movs	r3, #34	@ 0x22
 8015736:	e01b      	b.n	8015770 <pow+0xa0>
 8015738:	ec47 6b10 	vmov	d0, r6, r7
 801573c:	f000 f86c 	bl	8015818 <finite>
 8015740:	b9e0      	cbnz	r0, 801577c <pow+0xac>
 8015742:	eeb0 0a48 	vmov.f32	s0, s16
 8015746:	eef0 0a68 	vmov.f32	s1, s17
 801574a:	f000 f865 	bl	8015818 <finite>
 801574e:	b1a8      	cbz	r0, 801577c <pow+0xac>
 8015750:	ec45 4b10 	vmov	d0, r4, r5
 8015754:	f000 f860 	bl	8015818 <finite>
 8015758:	b180      	cbz	r0, 801577c <pow+0xac>
 801575a:	4632      	mov	r2, r6
 801575c:	463b      	mov	r3, r7
 801575e:	4630      	mov	r0, r6
 8015760:	4639      	mov	r1, r7
 8015762:	f7eb fa0b 	bl	8000b7c <__aeabi_dcmpun>
 8015766:	2800      	cmp	r0, #0
 8015768:	d0e2      	beq.n	8015730 <pow+0x60>
 801576a:	f7fc f809 	bl	8011780 <__errno>
 801576e:	2321      	movs	r3, #33	@ 0x21
 8015770:	6003      	str	r3, [r0, #0]
 8015772:	ecbd 8b02 	vpop	{d8}
 8015776:	ec47 6b10 	vmov	d0, r6, r7
 801577a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801577c:	2200      	movs	r2, #0
 801577e:	2300      	movs	r3, #0
 8015780:	4630      	mov	r0, r6
 8015782:	4639      	mov	r1, r7
 8015784:	f7eb f9c8 	bl	8000b18 <__aeabi_dcmpeq>
 8015788:	2800      	cmp	r0, #0
 801578a:	d0f2      	beq.n	8015772 <pow+0xa2>
 801578c:	eeb0 0a48 	vmov.f32	s0, s16
 8015790:	eef0 0a68 	vmov.f32	s1, s17
 8015794:	f000 f840 	bl	8015818 <finite>
 8015798:	2800      	cmp	r0, #0
 801579a:	d0ea      	beq.n	8015772 <pow+0xa2>
 801579c:	ec45 4b10 	vmov	d0, r4, r5
 80157a0:	f000 f83a 	bl	8015818 <finite>
 80157a4:	e7c3      	b.n	801572e <pow+0x5e>
 80157a6:	4f01      	ldr	r7, [pc, #4]	@ (80157ac <pow+0xdc>)
 80157a8:	2600      	movs	r6, #0
 80157aa:	e7e2      	b.n	8015772 <pow+0xa2>
 80157ac:	3ff00000 	.word	0x3ff00000

080157b0 <sqrt>:
 80157b0:	b538      	push	{r3, r4, r5, lr}
 80157b2:	ed2d 8b02 	vpush	{d8}
 80157b6:	ec55 4b10 	vmov	r4, r5, d0
 80157ba:	f000 f839 	bl	8015830 <__ieee754_sqrt>
 80157be:	4622      	mov	r2, r4
 80157c0:	462b      	mov	r3, r5
 80157c2:	4620      	mov	r0, r4
 80157c4:	4629      	mov	r1, r5
 80157c6:	eeb0 8a40 	vmov.f32	s16, s0
 80157ca:	eef0 8a60 	vmov.f32	s17, s1
 80157ce:	f7eb f9d5 	bl	8000b7c <__aeabi_dcmpun>
 80157d2:	b990      	cbnz	r0, 80157fa <sqrt+0x4a>
 80157d4:	2200      	movs	r2, #0
 80157d6:	2300      	movs	r3, #0
 80157d8:	4620      	mov	r0, r4
 80157da:	4629      	mov	r1, r5
 80157dc:	f7eb f9a6 	bl	8000b2c <__aeabi_dcmplt>
 80157e0:	b158      	cbz	r0, 80157fa <sqrt+0x4a>
 80157e2:	f7fb ffcd 	bl	8011780 <__errno>
 80157e6:	2321      	movs	r3, #33	@ 0x21
 80157e8:	6003      	str	r3, [r0, #0]
 80157ea:	2200      	movs	r2, #0
 80157ec:	2300      	movs	r3, #0
 80157ee:	4610      	mov	r0, r2
 80157f0:	4619      	mov	r1, r3
 80157f2:	f7eb f853 	bl	800089c <__aeabi_ddiv>
 80157f6:	ec41 0b18 	vmov	d8, r0, r1
 80157fa:	eeb0 0a48 	vmov.f32	s0, s16
 80157fe:	eef0 0a68 	vmov.f32	s1, s17
 8015802:	ecbd 8b02 	vpop	{d8}
 8015806:	bd38      	pop	{r3, r4, r5, pc}

08015808 <fabs>:
 8015808:	ec51 0b10 	vmov	r0, r1, d0
 801580c:	4602      	mov	r2, r0
 801580e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8015812:	ec43 2b10 	vmov	d0, r2, r3
 8015816:	4770      	bx	lr

08015818 <finite>:
 8015818:	b082      	sub	sp, #8
 801581a:	ed8d 0b00 	vstr	d0, [sp]
 801581e:	9801      	ldr	r0, [sp, #4]
 8015820:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8015824:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8015828:	0fc0      	lsrs	r0, r0, #31
 801582a:	b002      	add	sp, #8
 801582c:	4770      	bx	lr
	...

08015830 <__ieee754_sqrt>:
 8015830:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015834:	4a68      	ldr	r2, [pc, #416]	@ (80159d8 <__ieee754_sqrt+0x1a8>)
 8015836:	ec55 4b10 	vmov	r4, r5, d0
 801583a:	43aa      	bics	r2, r5
 801583c:	462b      	mov	r3, r5
 801583e:	4621      	mov	r1, r4
 8015840:	d110      	bne.n	8015864 <__ieee754_sqrt+0x34>
 8015842:	4622      	mov	r2, r4
 8015844:	4620      	mov	r0, r4
 8015846:	4629      	mov	r1, r5
 8015848:	f7ea fefe 	bl	8000648 <__aeabi_dmul>
 801584c:	4602      	mov	r2, r0
 801584e:	460b      	mov	r3, r1
 8015850:	4620      	mov	r0, r4
 8015852:	4629      	mov	r1, r5
 8015854:	f7ea fd42 	bl	80002dc <__adddf3>
 8015858:	4604      	mov	r4, r0
 801585a:	460d      	mov	r5, r1
 801585c:	ec45 4b10 	vmov	d0, r4, r5
 8015860:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015864:	2d00      	cmp	r5, #0
 8015866:	dc0e      	bgt.n	8015886 <__ieee754_sqrt+0x56>
 8015868:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801586c:	4322      	orrs	r2, r4
 801586e:	d0f5      	beq.n	801585c <__ieee754_sqrt+0x2c>
 8015870:	b19d      	cbz	r5, 801589a <__ieee754_sqrt+0x6a>
 8015872:	4622      	mov	r2, r4
 8015874:	4620      	mov	r0, r4
 8015876:	4629      	mov	r1, r5
 8015878:	f7ea fd2e 	bl	80002d8 <__aeabi_dsub>
 801587c:	4602      	mov	r2, r0
 801587e:	460b      	mov	r3, r1
 8015880:	f7eb f80c 	bl	800089c <__aeabi_ddiv>
 8015884:	e7e8      	b.n	8015858 <__ieee754_sqrt+0x28>
 8015886:	152a      	asrs	r2, r5, #20
 8015888:	d115      	bne.n	80158b6 <__ieee754_sqrt+0x86>
 801588a:	2000      	movs	r0, #0
 801588c:	e009      	b.n	80158a2 <__ieee754_sqrt+0x72>
 801588e:	0acb      	lsrs	r3, r1, #11
 8015890:	3a15      	subs	r2, #21
 8015892:	0549      	lsls	r1, r1, #21
 8015894:	2b00      	cmp	r3, #0
 8015896:	d0fa      	beq.n	801588e <__ieee754_sqrt+0x5e>
 8015898:	e7f7      	b.n	801588a <__ieee754_sqrt+0x5a>
 801589a:	462a      	mov	r2, r5
 801589c:	e7fa      	b.n	8015894 <__ieee754_sqrt+0x64>
 801589e:	005b      	lsls	r3, r3, #1
 80158a0:	3001      	adds	r0, #1
 80158a2:	02dc      	lsls	r4, r3, #11
 80158a4:	d5fb      	bpl.n	801589e <__ieee754_sqrt+0x6e>
 80158a6:	1e44      	subs	r4, r0, #1
 80158a8:	1b12      	subs	r2, r2, r4
 80158aa:	f1c0 0420 	rsb	r4, r0, #32
 80158ae:	fa21 f404 	lsr.w	r4, r1, r4
 80158b2:	4323      	orrs	r3, r4
 80158b4:	4081      	lsls	r1, r0
 80158b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80158ba:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 80158be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80158c2:	07d2      	lsls	r2, r2, #31
 80158c4:	bf5c      	itt	pl
 80158c6:	005b      	lslpl	r3, r3, #1
 80158c8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80158cc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80158d0:	bf58      	it	pl
 80158d2:	0049      	lslpl	r1, r1, #1
 80158d4:	2600      	movs	r6, #0
 80158d6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80158da:	106d      	asrs	r5, r5, #1
 80158dc:	0049      	lsls	r1, r1, #1
 80158de:	2016      	movs	r0, #22
 80158e0:	4632      	mov	r2, r6
 80158e2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80158e6:	1917      	adds	r7, r2, r4
 80158e8:	429f      	cmp	r7, r3
 80158ea:	bfde      	ittt	le
 80158ec:	193a      	addle	r2, r7, r4
 80158ee:	1bdb      	suble	r3, r3, r7
 80158f0:	1936      	addle	r6, r6, r4
 80158f2:	0fcf      	lsrs	r7, r1, #31
 80158f4:	3801      	subs	r0, #1
 80158f6:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 80158fa:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80158fe:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8015902:	d1f0      	bne.n	80158e6 <__ieee754_sqrt+0xb6>
 8015904:	4604      	mov	r4, r0
 8015906:	2720      	movs	r7, #32
 8015908:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801590c:	429a      	cmp	r2, r3
 801590e:	eb00 0e0c 	add.w	lr, r0, ip
 8015912:	db02      	blt.n	801591a <__ieee754_sqrt+0xea>
 8015914:	d113      	bne.n	801593e <__ieee754_sqrt+0x10e>
 8015916:	458e      	cmp	lr, r1
 8015918:	d811      	bhi.n	801593e <__ieee754_sqrt+0x10e>
 801591a:	f1be 0f00 	cmp.w	lr, #0
 801591e:	eb0e 000c 	add.w	r0, lr, ip
 8015922:	da42      	bge.n	80159aa <__ieee754_sqrt+0x17a>
 8015924:	2800      	cmp	r0, #0
 8015926:	db40      	blt.n	80159aa <__ieee754_sqrt+0x17a>
 8015928:	f102 0801 	add.w	r8, r2, #1
 801592c:	1a9b      	subs	r3, r3, r2
 801592e:	458e      	cmp	lr, r1
 8015930:	bf88      	it	hi
 8015932:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8015936:	eba1 010e 	sub.w	r1, r1, lr
 801593a:	4464      	add	r4, ip
 801593c:	4642      	mov	r2, r8
 801593e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8015942:	3f01      	subs	r7, #1
 8015944:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8015948:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801594c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8015950:	d1dc      	bne.n	801590c <__ieee754_sqrt+0xdc>
 8015952:	4319      	orrs	r1, r3
 8015954:	d01b      	beq.n	801598e <__ieee754_sqrt+0x15e>
 8015956:	f8df a084 	ldr.w	sl, [pc, #132]	@ 80159dc <__ieee754_sqrt+0x1ac>
 801595a:	f8df b084 	ldr.w	fp, [pc, #132]	@ 80159e0 <__ieee754_sqrt+0x1b0>
 801595e:	e9da 0100 	ldrd	r0, r1, [sl]
 8015962:	e9db 2300 	ldrd	r2, r3, [fp]
 8015966:	f7ea fcb7 	bl	80002d8 <__aeabi_dsub>
 801596a:	e9da 8900 	ldrd	r8, r9, [sl]
 801596e:	4602      	mov	r2, r0
 8015970:	460b      	mov	r3, r1
 8015972:	4640      	mov	r0, r8
 8015974:	4649      	mov	r1, r9
 8015976:	f7eb f8e3 	bl	8000b40 <__aeabi_dcmple>
 801597a:	b140      	cbz	r0, 801598e <__ieee754_sqrt+0x15e>
 801597c:	f1b4 3fff 	cmp.w	r4, #4294967295
 8015980:	e9da 0100 	ldrd	r0, r1, [sl]
 8015984:	e9db 2300 	ldrd	r2, r3, [fp]
 8015988:	d111      	bne.n	80159ae <__ieee754_sqrt+0x17e>
 801598a:	3601      	adds	r6, #1
 801598c:	463c      	mov	r4, r7
 801598e:	1072      	asrs	r2, r6, #1
 8015990:	0863      	lsrs	r3, r4, #1
 8015992:	07f1      	lsls	r1, r6, #31
 8015994:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8015998:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 801599c:	bf48      	it	mi
 801599e:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 80159a2:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 80159a6:	4618      	mov	r0, r3
 80159a8:	e756      	b.n	8015858 <__ieee754_sqrt+0x28>
 80159aa:	4690      	mov	r8, r2
 80159ac:	e7be      	b.n	801592c <__ieee754_sqrt+0xfc>
 80159ae:	f7ea fc95 	bl	80002dc <__adddf3>
 80159b2:	e9da 8900 	ldrd	r8, r9, [sl]
 80159b6:	4602      	mov	r2, r0
 80159b8:	460b      	mov	r3, r1
 80159ba:	4640      	mov	r0, r8
 80159bc:	4649      	mov	r1, r9
 80159be:	f7eb f8b5 	bl	8000b2c <__aeabi_dcmplt>
 80159c2:	b120      	cbz	r0, 80159ce <__ieee754_sqrt+0x19e>
 80159c4:	1ca0      	adds	r0, r4, #2
 80159c6:	bf08      	it	eq
 80159c8:	3601      	addeq	r6, #1
 80159ca:	3402      	adds	r4, #2
 80159cc:	e7df      	b.n	801598e <__ieee754_sqrt+0x15e>
 80159ce:	1c63      	adds	r3, r4, #1
 80159d0:	f023 0401 	bic.w	r4, r3, #1
 80159d4:	e7db      	b.n	801598e <__ieee754_sqrt+0x15e>
 80159d6:	bf00      	nop
 80159d8:	7ff00000 	.word	0x7ff00000
 80159dc:	20000380 	.word	0x20000380
 80159e0:	20000378 	.word	0x20000378
 80159e4:	00000000 	.word	0x00000000

080159e8 <__ieee754_acos>:
 80159e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80159ec:	ec55 4b10 	vmov	r4, r5, d0
 80159f0:	49b7      	ldr	r1, [pc, #732]	@ (8015cd0 <__ieee754_acos+0x2e8>)
 80159f2:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80159f6:	428b      	cmp	r3, r1
 80159f8:	d919      	bls.n	8015a2e <__ieee754_acos+0x46>
 80159fa:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 80159fe:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 8015a02:	4323      	orrs	r3, r4
 8015a04:	d106      	bne.n	8015a14 <__ieee754_acos+0x2c>
 8015a06:	2d00      	cmp	r5, #0
 8015a08:	f340 8210 	ble.w	8015e2c <__ieee754_acos+0x444>
 8015a0c:	ed9f 0b94 	vldr	d0, [pc, #592]	@ 8015c60 <__ieee754_acos+0x278>
 8015a10:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a14:	4622      	mov	r2, r4
 8015a16:	462b      	mov	r3, r5
 8015a18:	4620      	mov	r0, r4
 8015a1a:	4629      	mov	r1, r5
 8015a1c:	f7ea fc5c 	bl	80002d8 <__aeabi_dsub>
 8015a20:	4602      	mov	r2, r0
 8015a22:	460b      	mov	r3, r1
 8015a24:	f7ea ff3a 	bl	800089c <__aeabi_ddiv>
 8015a28:	ec41 0b10 	vmov	d0, r0, r1
 8015a2c:	e7f0      	b.n	8015a10 <__ieee754_acos+0x28>
 8015a2e:	49a9      	ldr	r1, [pc, #676]	@ (8015cd4 <__ieee754_acos+0x2ec>)
 8015a30:	428b      	cmp	r3, r1
 8015a32:	f200 8085 	bhi.w	8015b40 <__ieee754_acos+0x158>
 8015a36:	4aa8      	ldr	r2, [pc, #672]	@ (8015cd8 <__ieee754_acos+0x2f0>)
 8015a38:	4293      	cmp	r3, r2
 8015a3a:	f240 81fa 	bls.w	8015e32 <__ieee754_acos+0x44a>
 8015a3e:	4622      	mov	r2, r4
 8015a40:	462b      	mov	r3, r5
 8015a42:	4620      	mov	r0, r4
 8015a44:	4629      	mov	r1, r5
 8015a46:	f7ea fdff 	bl	8000648 <__aeabi_dmul>
 8015a4a:	a387      	add	r3, pc, #540	@ (adr r3, 8015c68 <__ieee754_acos+0x280>)
 8015a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a50:	4606      	mov	r6, r0
 8015a52:	460f      	mov	r7, r1
 8015a54:	f7ea fdf8 	bl	8000648 <__aeabi_dmul>
 8015a58:	a385      	add	r3, pc, #532	@ (adr r3, 8015c70 <__ieee754_acos+0x288>)
 8015a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a5e:	f7ea fc3d 	bl	80002dc <__adddf3>
 8015a62:	4632      	mov	r2, r6
 8015a64:	463b      	mov	r3, r7
 8015a66:	f7ea fdef 	bl	8000648 <__aeabi_dmul>
 8015a6a:	a383      	add	r3, pc, #524	@ (adr r3, 8015c78 <__ieee754_acos+0x290>)
 8015a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a70:	f7ea fc32 	bl	80002d8 <__aeabi_dsub>
 8015a74:	4632      	mov	r2, r6
 8015a76:	463b      	mov	r3, r7
 8015a78:	f7ea fde6 	bl	8000648 <__aeabi_dmul>
 8015a7c:	a380      	add	r3, pc, #512	@ (adr r3, 8015c80 <__ieee754_acos+0x298>)
 8015a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a82:	f7ea fc2b 	bl	80002dc <__adddf3>
 8015a86:	4632      	mov	r2, r6
 8015a88:	463b      	mov	r3, r7
 8015a8a:	f7ea fddd 	bl	8000648 <__aeabi_dmul>
 8015a8e:	a37e      	add	r3, pc, #504	@ (adr r3, 8015c88 <__ieee754_acos+0x2a0>)
 8015a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a94:	f7ea fc20 	bl	80002d8 <__aeabi_dsub>
 8015a98:	4632      	mov	r2, r6
 8015a9a:	463b      	mov	r3, r7
 8015a9c:	f7ea fdd4 	bl	8000648 <__aeabi_dmul>
 8015aa0:	a37b      	add	r3, pc, #492	@ (adr r3, 8015c90 <__ieee754_acos+0x2a8>)
 8015aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015aa6:	f7ea fc19 	bl	80002dc <__adddf3>
 8015aaa:	4632      	mov	r2, r6
 8015aac:	463b      	mov	r3, r7
 8015aae:	f7ea fdcb 	bl	8000648 <__aeabi_dmul>
 8015ab2:	a379      	add	r3, pc, #484	@ (adr r3, 8015c98 <__ieee754_acos+0x2b0>)
 8015ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ab8:	4680      	mov	r8, r0
 8015aba:	4689      	mov	r9, r1
 8015abc:	4630      	mov	r0, r6
 8015abe:	4639      	mov	r1, r7
 8015ac0:	f7ea fdc2 	bl	8000648 <__aeabi_dmul>
 8015ac4:	a376      	add	r3, pc, #472	@ (adr r3, 8015ca0 <__ieee754_acos+0x2b8>)
 8015ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015aca:	f7ea fc05 	bl	80002d8 <__aeabi_dsub>
 8015ace:	4632      	mov	r2, r6
 8015ad0:	463b      	mov	r3, r7
 8015ad2:	f7ea fdb9 	bl	8000648 <__aeabi_dmul>
 8015ad6:	a374      	add	r3, pc, #464	@ (adr r3, 8015ca8 <__ieee754_acos+0x2c0>)
 8015ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015adc:	f7ea fbfe 	bl	80002dc <__adddf3>
 8015ae0:	4632      	mov	r2, r6
 8015ae2:	463b      	mov	r3, r7
 8015ae4:	f7ea fdb0 	bl	8000648 <__aeabi_dmul>
 8015ae8:	a371      	add	r3, pc, #452	@ (adr r3, 8015cb0 <__ieee754_acos+0x2c8>)
 8015aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015aee:	f7ea fbf3 	bl	80002d8 <__aeabi_dsub>
 8015af2:	4632      	mov	r2, r6
 8015af4:	463b      	mov	r3, r7
 8015af6:	f7ea fda7 	bl	8000648 <__aeabi_dmul>
 8015afa:	4b78      	ldr	r3, [pc, #480]	@ (8015cdc <__ieee754_acos+0x2f4>)
 8015afc:	2200      	movs	r2, #0
 8015afe:	f7ea fbed 	bl	80002dc <__adddf3>
 8015b02:	4602      	mov	r2, r0
 8015b04:	460b      	mov	r3, r1
 8015b06:	4640      	mov	r0, r8
 8015b08:	4649      	mov	r1, r9
 8015b0a:	f7ea fec7 	bl	800089c <__aeabi_ddiv>
 8015b0e:	4622      	mov	r2, r4
 8015b10:	462b      	mov	r3, r5
 8015b12:	f7ea fd99 	bl	8000648 <__aeabi_dmul>
 8015b16:	4602      	mov	r2, r0
 8015b18:	460b      	mov	r3, r1
 8015b1a:	a167      	add	r1, pc, #412	@ (adr r1, 8015cb8 <__ieee754_acos+0x2d0>)
 8015b1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015b20:	f7ea fbda 	bl	80002d8 <__aeabi_dsub>
 8015b24:	4602      	mov	r2, r0
 8015b26:	460b      	mov	r3, r1
 8015b28:	4620      	mov	r0, r4
 8015b2a:	4629      	mov	r1, r5
 8015b2c:	f7ea fbd4 	bl	80002d8 <__aeabi_dsub>
 8015b30:	4602      	mov	r2, r0
 8015b32:	460b      	mov	r3, r1
 8015b34:	a162      	add	r1, pc, #392	@ (adr r1, 8015cc0 <__ieee754_acos+0x2d8>)
 8015b36:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015b3a:	f7ea fbcd 	bl	80002d8 <__aeabi_dsub>
 8015b3e:	e773      	b.n	8015a28 <__ieee754_acos+0x40>
 8015b40:	2d00      	cmp	r5, #0
 8015b42:	f280 80cf 	bge.w	8015ce4 <__ieee754_acos+0x2fc>
 8015b46:	4b65      	ldr	r3, [pc, #404]	@ (8015cdc <__ieee754_acos+0x2f4>)
 8015b48:	2200      	movs	r2, #0
 8015b4a:	4620      	mov	r0, r4
 8015b4c:	4629      	mov	r1, r5
 8015b4e:	f7ea fbc5 	bl	80002dc <__adddf3>
 8015b52:	4b63      	ldr	r3, [pc, #396]	@ (8015ce0 <__ieee754_acos+0x2f8>)
 8015b54:	2200      	movs	r2, #0
 8015b56:	f7ea fd77 	bl	8000648 <__aeabi_dmul>
 8015b5a:	a343      	add	r3, pc, #268	@ (adr r3, 8015c68 <__ieee754_acos+0x280>)
 8015b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b60:	4604      	mov	r4, r0
 8015b62:	460d      	mov	r5, r1
 8015b64:	f7ea fd70 	bl	8000648 <__aeabi_dmul>
 8015b68:	a341      	add	r3, pc, #260	@ (adr r3, 8015c70 <__ieee754_acos+0x288>)
 8015b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b6e:	f7ea fbb5 	bl	80002dc <__adddf3>
 8015b72:	4622      	mov	r2, r4
 8015b74:	462b      	mov	r3, r5
 8015b76:	f7ea fd67 	bl	8000648 <__aeabi_dmul>
 8015b7a:	a33f      	add	r3, pc, #252	@ (adr r3, 8015c78 <__ieee754_acos+0x290>)
 8015b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b80:	f7ea fbaa 	bl	80002d8 <__aeabi_dsub>
 8015b84:	4622      	mov	r2, r4
 8015b86:	462b      	mov	r3, r5
 8015b88:	f7ea fd5e 	bl	8000648 <__aeabi_dmul>
 8015b8c:	a33c      	add	r3, pc, #240	@ (adr r3, 8015c80 <__ieee754_acos+0x298>)
 8015b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b92:	f7ea fba3 	bl	80002dc <__adddf3>
 8015b96:	4622      	mov	r2, r4
 8015b98:	462b      	mov	r3, r5
 8015b9a:	f7ea fd55 	bl	8000648 <__aeabi_dmul>
 8015b9e:	a33a      	add	r3, pc, #232	@ (adr r3, 8015c88 <__ieee754_acos+0x2a0>)
 8015ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ba4:	f7ea fb98 	bl	80002d8 <__aeabi_dsub>
 8015ba8:	4622      	mov	r2, r4
 8015baa:	462b      	mov	r3, r5
 8015bac:	f7ea fd4c 	bl	8000648 <__aeabi_dmul>
 8015bb0:	a337      	add	r3, pc, #220	@ (adr r3, 8015c90 <__ieee754_acos+0x2a8>)
 8015bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015bb6:	f7ea fb91 	bl	80002dc <__adddf3>
 8015bba:	4622      	mov	r2, r4
 8015bbc:	462b      	mov	r3, r5
 8015bbe:	f7ea fd43 	bl	8000648 <__aeabi_dmul>
 8015bc2:	a335      	add	r3, pc, #212	@ (adr r3, 8015c98 <__ieee754_acos+0x2b0>)
 8015bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015bc8:	4606      	mov	r6, r0
 8015bca:	460f      	mov	r7, r1
 8015bcc:	4620      	mov	r0, r4
 8015bce:	4629      	mov	r1, r5
 8015bd0:	f7ea fd3a 	bl	8000648 <__aeabi_dmul>
 8015bd4:	a332      	add	r3, pc, #200	@ (adr r3, 8015ca0 <__ieee754_acos+0x2b8>)
 8015bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015bda:	f7ea fb7d 	bl	80002d8 <__aeabi_dsub>
 8015bde:	4622      	mov	r2, r4
 8015be0:	462b      	mov	r3, r5
 8015be2:	f7ea fd31 	bl	8000648 <__aeabi_dmul>
 8015be6:	a330      	add	r3, pc, #192	@ (adr r3, 8015ca8 <__ieee754_acos+0x2c0>)
 8015be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015bec:	f7ea fb76 	bl	80002dc <__adddf3>
 8015bf0:	4622      	mov	r2, r4
 8015bf2:	462b      	mov	r3, r5
 8015bf4:	f7ea fd28 	bl	8000648 <__aeabi_dmul>
 8015bf8:	a32d      	add	r3, pc, #180	@ (adr r3, 8015cb0 <__ieee754_acos+0x2c8>)
 8015bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015bfe:	f7ea fb6b 	bl	80002d8 <__aeabi_dsub>
 8015c02:	4622      	mov	r2, r4
 8015c04:	462b      	mov	r3, r5
 8015c06:	f7ea fd1f 	bl	8000648 <__aeabi_dmul>
 8015c0a:	4b34      	ldr	r3, [pc, #208]	@ (8015cdc <__ieee754_acos+0x2f4>)
 8015c0c:	2200      	movs	r2, #0
 8015c0e:	f7ea fb65 	bl	80002dc <__adddf3>
 8015c12:	ec45 4b10 	vmov	d0, r4, r5
 8015c16:	4680      	mov	r8, r0
 8015c18:	4689      	mov	r9, r1
 8015c1a:	f7ff fe09 	bl	8015830 <__ieee754_sqrt>
 8015c1e:	ec55 4b10 	vmov	r4, r5, d0
 8015c22:	4642      	mov	r2, r8
 8015c24:	464b      	mov	r3, r9
 8015c26:	4630      	mov	r0, r6
 8015c28:	4639      	mov	r1, r7
 8015c2a:	f7ea fe37 	bl	800089c <__aeabi_ddiv>
 8015c2e:	4622      	mov	r2, r4
 8015c30:	462b      	mov	r3, r5
 8015c32:	f7ea fd09 	bl	8000648 <__aeabi_dmul>
 8015c36:	a320      	add	r3, pc, #128	@ (adr r3, 8015cb8 <__ieee754_acos+0x2d0>)
 8015c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c3c:	f7ea fb4c 	bl	80002d8 <__aeabi_dsub>
 8015c40:	4622      	mov	r2, r4
 8015c42:	462b      	mov	r3, r5
 8015c44:	f7ea fb4a 	bl	80002dc <__adddf3>
 8015c48:	4602      	mov	r2, r0
 8015c4a:	460b      	mov	r3, r1
 8015c4c:	f7ea fb46 	bl	80002dc <__adddf3>
 8015c50:	4602      	mov	r2, r0
 8015c52:	460b      	mov	r3, r1
 8015c54:	a11c      	add	r1, pc, #112	@ (adr r1, 8015cc8 <__ieee754_acos+0x2e0>)
 8015c56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015c5a:	e76e      	b.n	8015b3a <__ieee754_acos+0x152>
 8015c5c:	f3af 8000 	nop.w
	...
 8015c68:	0dfdf709 	.word	0x0dfdf709
 8015c6c:	3f023de1 	.word	0x3f023de1
 8015c70:	7501b288 	.word	0x7501b288
 8015c74:	3f49efe0 	.word	0x3f49efe0
 8015c78:	b5688f3b 	.word	0xb5688f3b
 8015c7c:	3fa48228 	.word	0x3fa48228
 8015c80:	0e884455 	.word	0x0e884455
 8015c84:	3fc9c155 	.word	0x3fc9c155
 8015c88:	03eb6f7d 	.word	0x03eb6f7d
 8015c8c:	3fd4d612 	.word	0x3fd4d612
 8015c90:	55555555 	.word	0x55555555
 8015c94:	3fc55555 	.word	0x3fc55555
 8015c98:	b12e9282 	.word	0xb12e9282
 8015c9c:	3fb3b8c5 	.word	0x3fb3b8c5
 8015ca0:	1b8d0159 	.word	0x1b8d0159
 8015ca4:	3fe6066c 	.word	0x3fe6066c
 8015ca8:	9c598ac8 	.word	0x9c598ac8
 8015cac:	40002ae5 	.word	0x40002ae5
 8015cb0:	1c8a2d4b 	.word	0x1c8a2d4b
 8015cb4:	40033a27 	.word	0x40033a27
 8015cb8:	33145c07 	.word	0x33145c07
 8015cbc:	3c91a626 	.word	0x3c91a626
 8015cc0:	54442d18 	.word	0x54442d18
 8015cc4:	3ff921fb 	.word	0x3ff921fb
 8015cc8:	54442d18 	.word	0x54442d18
 8015ccc:	400921fb 	.word	0x400921fb
 8015cd0:	3fefffff 	.word	0x3fefffff
 8015cd4:	3fdfffff 	.word	0x3fdfffff
 8015cd8:	3c600000 	.word	0x3c600000
 8015cdc:	3ff00000 	.word	0x3ff00000
 8015ce0:	3fe00000 	.word	0x3fe00000
 8015ce4:	4622      	mov	r2, r4
 8015ce6:	462b      	mov	r3, r5
 8015ce8:	496b      	ldr	r1, [pc, #428]	@ (8015e98 <__ieee754_acos+0x4b0>)
 8015cea:	2000      	movs	r0, #0
 8015cec:	f7ea faf4 	bl	80002d8 <__aeabi_dsub>
 8015cf0:	4b6a      	ldr	r3, [pc, #424]	@ (8015e9c <__ieee754_acos+0x4b4>)
 8015cf2:	2200      	movs	r2, #0
 8015cf4:	f7ea fca8 	bl	8000648 <__aeabi_dmul>
 8015cf8:	4604      	mov	r4, r0
 8015cfa:	460d      	mov	r5, r1
 8015cfc:	ec45 4b10 	vmov	d0, r4, r5
 8015d00:	f7ff fd96 	bl	8015830 <__ieee754_sqrt>
 8015d04:	a34c      	add	r3, pc, #304	@ (adr r3, 8015e38 <__ieee754_acos+0x450>)
 8015d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d0a:	4620      	mov	r0, r4
 8015d0c:	4629      	mov	r1, r5
 8015d0e:	ec59 8b10 	vmov	r8, r9, d0
 8015d12:	f7ea fc99 	bl	8000648 <__aeabi_dmul>
 8015d16:	a34a      	add	r3, pc, #296	@ (adr r3, 8015e40 <__ieee754_acos+0x458>)
 8015d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d1c:	f7ea fade 	bl	80002dc <__adddf3>
 8015d20:	4622      	mov	r2, r4
 8015d22:	462b      	mov	r3, r5
 8015d24:	f7ea fc90 	bl	8000648 <__aeabi_dmul>
 8015d28:	a347      	add	r3, pc, #284	@ (adr r3, 8015e48 <__ieee754_acos+0x460>)
 8015d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d2e:	f7ea fad3 	bl	80002d8 <__aeabi_dsub>
 8015d32:	4622      	mov	r2, r4
 8015d34:	462b      	mov	r3, r5
 8015d36:	f7ea fc87 	bl	8000648 <__aeabi_dmul>
 8015d3a:	a345      	add	r3, pc, #276	@ (adr r3, 8015e50 <__ieee754_acos+0x468>)
 8015d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d40:	f7ea facc 	bl	80002dc <__adddf3>
 8015d44:	4622      	mov	r2, r4
 8015d46:	462b      	mov	r3, r5
 8015d48:	f7ea fc7e 	bl	8000648 <__aeabi_dmul>
 8015d4c:	a342      	add	r3, pc, #264	@ (adr r3, 8015e58 <__ieee754_acos+0x470>)
 8015d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d52:	f7ea fac1 	bl	80002d8 <__aeabi_dsub>
 8015d56:	4622      	mov	r2, r4
 8015d58:	462b      	mov	r3, r5
 8015d5a:	f7ea fc75 	bl	8000648 <__aeabi_dmul>
 8015d5e:	a340      	add	r3, pc, #256	@ (adr r3, 8015e60 <__ieee754_acos+0x478>)
 8015d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d64:	f7ea faba 	bl	80002dc <__adddf3>
 8015d68:	4622      	mov	r2, r4
 8015d6a:	462b      	mov	r3, r5
 8015d6c:	f7ea fc6c 	bl	8000648 <__aeabi_dmul>
 8015d70:	a33d      	add	r3, pc, #244	@ (adr r3, 8015e68 <__ieee754_acos+0x480>)
 8015d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d76:	4682      	mov	sl, r0
 8015d78:	468b      	mov	fp, r1
 8015d7a:	4620      	mov	r0, r4
 8015d7c:	4629      	mov	r1, r5
 8015d7e:	f7ea fc63 	bl	8000648 <__aeabi_dmul>
 8015d82:	a33b      	add	r3, pc, #236	@ (adr r3, 8015e70 <__ieee754_acos+0x488>)
 8015d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d88:	f7ea faa6 	bl	80002d8 <__aeabi_dsub>
 8015d8c:	4622      	mov	r2, r4
 8015d8e:	462b      	mov	r3, r5
 8015d90:	f7ea fc5a 	bl	8000648 <__aeabi_dmul>
 8015d94:	a338      	add	r3, pc, #224	@ (adr r3, 8015e78 <__ieee754_acos+0x490>)
 8015d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d9a:	f7ea fa9f 	bl	80002dc <__adddf3>
 8015d9e:	4622      	mov	r2, r4
 8015da0:	462b      	mov	r3, r5
 8015da2:	f7ea fc51 	bl	8000648 <__aeabi_dmul>
 8015da6:	a336      	add	r3, pc, #216	@ (adr r3, 8015e80 <__ieee754_acos+0x498>)
 8015da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015dac:	f7ea fa94 	bl	80002d8 <__aeabi_dsub>
 8015db0:	4622      	mov	r2, r4
 8015db2:	462b      	mov	r3, r5
 8015db4:	f7ea fc48 	bl	8000648 <__aeabi_dmul>
 8015db8:	4b37      	ldr	r3, [pc, #220]	@ (8015e98 <__ieee754_acos+0x4b0>)
 8015dba:	2200      	movs	r2, #0
 8015dbc:	f7ea fa8e 	bl	80002dc <__adddf3>
 8015dc0:	4602      	mov	r2, r0
 8015dc2:	460b      	mov	r3, r1
 8015dc4:	4650      	mov	r0, sl
 8015dc6:	4659      	mov	r1, fp
 8015dc8:	f7ea fd68 	bl	800089c <__aeabi_ddiv>
 8015dcc:	4642      	mov	r2, r8
 8015dce:	464b      	mov	r3, r9
 8015dd0:	f7ea fc3a 	bl	8000648 <__aeabi_dmul>
 8015dd4:	2600      	movs	r6, #0
 8015dd6:	4682      	mov	sl, r0
 8015dd8:	468b      	mov	fp, r1
 8015dda:	4632      	mov	r2, r6
 8015ddc:	464b      	mov	r3, r9
 8015dde:	4630      	mov	r0, r6
 8015de0:	4649      	mov	r1, r9
 8015de2:	f7ea fc31 	bl	8000648 <__aeabi_dmul>
 8015de6:	4602      	mov	r2, r0
 8015de8:	460b      	mov	r3, r1
 8015dea:	4620      	mov	r0, r4
 8015dec:	4629      	mov	r1, r5
 8015dee:	f7ea fa73 	bl	80002d8 <__aeabi_dsub>
 8015df2:	4632      	mov	r2, r6
 8015df4:	4604      	mov	r4, r0
 8015df6:	460d      	mov	r5, r1
 8015df8:	464b      	mov	r3, r9
 8015dfa:	4640      	mov	r0, r8
 8015dfc:	4649      	mov	r1, r9
 8015dfe:	f7ea fa6d 	bl	80002dc <__adddf3>
 8015e02:	4602      	mov	r2, r0
 8015e04:	460b      	mov	r3, r1
 8015e06:	4620      	mov	r0, r4
 8015e08:	4629      	mov	r1, r5
 8015e0a:	f7ea fd47 	bl	800089c <__aeabi_ddiv>
 8015e0e:	4602      	mov	r2, r0
 8015e10:	460b      	mov	r3, r1
 8015e12:	4650      	mov	r0, sl
 8015e14:	4659      	mov	r1, fp
 8015e16:	f7ea fa61 	bl	80002dc <__adddf3>
 8015e1a:	4632      	mov	r2, r6
 8015e1c:	464b      	mov	r3, r9
 8015e1e:	f7ea fa5d 	bl	80002dc <__adddf3>
 8015e22:	4602      	mov	r2, r0
 8015e24:	460b      	mov	r3, r1
 8015e26:	f7ea fa59 	bl	80002dc <__adddf3>
 8015e2a:	e5fd      	b.n	8015a28 <__ieee754_acos+0x40>
 8015e2c:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 8015e88 <__ieee754_acos+0x4a0>
 8015e30:	e5ee      	b.n	8015a10 <__ieee754_acos+0x28>
 8015e32:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8015e90 <__ieee754_acos+0x4a8>
 8015e36:	e5eb      	b.n	8015a10 <__ieee754_acos+0x28>
 8015e38:	0dfdf709 	.word	0x0dfdf709
 8015e3c:	3f023de1 	.word	0x3f023de1
 8015e40:	7501b288 	.word	0x7501b288
 8015e44:	3f49efe0 	.word	0x3f49efe0
 8015e48:	b5688f3b 	.word	0xb5688f3b
 8015e4c:	3fa48228 	.word	0x3fa48228
 8015e50:	0e884455 	.word	0x0e884455
 8015e54:	3fc9c155 	.word	0x3fc9c155
 8015e58:	03eb6f7d 	.word	0x03eb6f7d
 8015e5c:	3fd4d612 	.word	0x3fd4d612
 8015e60:	55555555 	.word	0x55555555
 8015e64:	3fc55555 	.word	0x3fc55555
 8015e68:	b12e9282 	.word	0xb12e9282
 8015e6c:	3fb3b8c5 	.word	0x3fb3b8c5
 8015e70:	1b8d0159 	.word	0x1b8d0159
 8015e74:	3fe6066c 	.word	0x3fe6066c
 8015e78:	9c598ac8 	.word	0x9c598ac8
 8015e7c:	40002ae5 	.word	0x40002ae5
 8015e80:	1c8a2d4b 	.word	0x1c8a2d4b
 8015e84:	40033a27 	.word	0x40033a27
 8015e88:	54442d18 	.word	0x54442d18
 8015e8c:	400921fb 	.word	0x400921fb
 8015e90:	54442d18 	.word	0x54442d18
 8015e94:	3ff921fb 	.word	0x3ff921fb
 8015e98:	3ff00000 	.word	0x3ff00000
 8015e9c:	3fe00000 	.word	0x3fe00000

08015ea0 <__ieee754_pow>:
 8015ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ea4:	b091      	sub	sp, #68	@ 0x44
 8015ea6:	ed8d 1b00 	vstr	d1, [sp]
 8015eaa:	e9dd 1900 	ldrd	r1, r9, [sp]
 8015eae:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8015eb2:	ea5a 0001 	orrs.w	r0, sl, r1
 8015eb6:	ec57 6b10 	vmov	r6, r7, d0
 8015eba:	d113      	bne.n	8015ee4 <__ieee754_pow+0x44>
 8015ebc:	19b3      	adds	r3, r6, r6
 8015ebe:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8015ec2:	4152      	adcs	r2, r2
 8015ec4:	4298      	cmp	r0, r3
 8015ec6:	4b98      	ldr	r3, [pc, #608]	@ (8016128 <__ieee754_pow+0x288>)
 8015ec8:	4193      	sbcs	r3, r2
 8015eca:	f080 84ea 	bcs.w	80168a2 <__ieee754_pow+0xa02>
 8015ece:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015ed2:	4630      	mov	r0, r6
 8015ed4:	4639      	mov	r1, r7
 8015ed6:	f7ea fa01 	bl	80002dc <__adddf3>
 8015eda:	ec41 0b10 	vmov	d0, r0, r1
 8015ede:	b011      	add	sp, #68	@ 0x44
 8015ee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015ee4:	4a91      	ldr	r2, [pc, #580]	@ (801612c <__ieee754_pow+0x28c>)
 8015ee6:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8015eea:	4590      	cmp	r8, r2
 8015eec:	463d      	mov	r5, r7
 8015eee:	4633      	mov	r3, r6
 8015ef0:	d806      	bhi.n	8015f00 <__ieee754_pow+0x60>
 8015ef2:	d101      	bne.n	8015ef8 <__ieee754_pow+0x58>
 8015ef4:	2e00      	cmp	r6, #0
 8015ef6:	d1ea      	bne.n	8015ece <__ieee754_pow+0x2e>
 8015ef8:	4592      	cmp	sl, r2
 8015efa:	d801      	bhi.n	8015f00 <__ieee754_pow+0x60>
 8015efc:	d10e      	bne.n	8015f1c <__ieee754_pow+0x7c>
 8015efe:	b169      	cbz	r1, 8015f1c <__ieee754_pow+0x7c>
 8015f00:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8015f04:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8015f08:	431d      	orrs	r5, r3
 8015f0a:	d1e0      	bne.n	8015ece <__ieee754_pow+0x2e>
 8015f0c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8015f10:	18db      	adds	r3, r3, r3
 8015f12:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8015f16:	4152      	adcs	r2, r2
 8015f18:	429d      	cmp	r5, r3
 8015f1a:	e7d4      	b.n	8015ec6 <__ieee754_pow+0x26>
 8015f1c:	2d00      	cmp	r5, #0
 8015f1e:	46c3      	mov	fp, r8
 8015f20:	da3a      	bge.n	8015f98 <__ieee754_pow+0xf8>
 8015f22:	4a83      	ldr	r2, [pc, #524]	@ (8016130 <__ieee754_pow+0x290>)
 8015f24:	4592      	cmp	sl, r2
 8015f26:	d84d      	bhi.n	8015fc4 <__ieee754_pow+0x124>
 8015f28:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8015f2c:	4592      	cmp	sl, r2
 8015f2e:	f240 84c7 	bls.w	80168c0 <__ieee754_pow+0xa20>
 8015f32:	ea4f 522a 	mov.w	r2, sl, asr #20
 8015f36:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8015f3a:	2a14      	cmp	r2, #20
 8015f3c:	dd0f      	ble.n	8015f5e <__ieee754_pow+0xbe>
 8015f3e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8015f42:	fa21 f402 	lsr.w	r4, r1, r2
 8015f46:	fa04 f202 	lsl.w	r2, r4, r2
 8015f4a:	428a      	cmp	r2, r1
 8015f4c:	f040 84b8 	bne.w	80168c0 <__ieee754_pow+0xa20>
 8015f50:	f004 0401 	and.w	r4, r4, #1
 8015f54:	f1c4 0402 	rsb	r4, r4, #2
 8015f58:	2900      	cmp	r1, #0
 8015f5a:	d158      	bne.n	801600e <__ieee754_pow+0x16e>
 8015f5c:	e00e      	b.n	8015f7c <__ieee754_pow+0xdc>
 8015f5e:	2900      	cmp	r1, #0
 8015f60:	d154      	bne.n	801600c <__ieee754_pow+0x16c>
 8015f62:	f1c2 0214 	rsb	r2, r2, #20
 8015f66:	fa4a f402 	asr.w	r4, sl, r2
 8015f6a:	fa04 f202 	lsl.w	r2, r4, r2
 8015f6e:	4552      	cmp	r2, sl
 8015f70:	f040 84a3 	bne.w	80168ba <__ieee754_pow+0xa1a>
 8015f74:	f004 0401 	and.w	r4, r4, #1
 8015f78:	f1c4 0402 	rsb	r4, r4, #2
 8015f7c:	4a6d      	ldr	r2, [pc, #436]	@ (8016134 <__ieee754_pow+0x294>)
 8015f7e:	4592      	cmp	sl, r2
 8015f80:	d12e      	bne.n	8015fe0 <__ieee754_pow+0x140>
 8015f82:	f1b9 0f00 	cmp.w	r9, #0
 8015f86:	f280 8494 	bge.w	80168b2 <__ieee754_pow+0xa12>
 8015f8a:	496a      	ldr	r1, [pc, #424]	@ (8016134 <__ieee754_pow+0x294>)
 8015f8c:	4632      	mov	r2, r6
 8015f8e:	463b      	mov	r3, r7
 8015f90:	2000      	movs	r0, #0
 8015f92:	f7ea fc83 	bl	800089c <__aeabi_ddiv>
 8015f96:	e7a0      	b.n	8015eda <__ieee754_pow+0x3a>
 8015f98:	2400      	movs	r4, #0
 8015f9a:	bbc1      	cbnz	r1, 801600e <__ieee754_pow+0x16e>
 8015f9c:	4a63      	ldr	r2, [pc, #396]	@ (801612c <__ieee754_pow+0x28c>)
 8015f9e:	4592      	cmp	sl, r2
 8015fa0:	d1ec      	bne.n	8015f7c <__ieee754_pow+0xdc>
 8015fa2:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 8015fa6:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8015faa:	431a      	orrs	r2, r3
 8015fac:	f000 8479 	beq.w	80168a2 <__ieee754_pow+0xa02>
 8015fb0:	4b61      	ldr	r3, [pc, #388]	@ (8016138 <__ieee754_pow+0x298>)
 8015fb2:	4598      	cmp	r8, r3
 8015fb4:	d908      	bls.n	8015fc8 <__ieee754_pow+0x128>
 8015fb6:	f1b9 0f00 	cmp.w	r9, #0
 8015fba:	f2c0 8476 	blt.w	80168aa <__ieee754_pow+0xa0a>
 8015fbe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015fc2:	e78a      	b.n	8015eda <__ieee754_pow+0x3a>
 8015fc4:	2402      	movs	r4, #2
 8015fc6:	e7e8      	b.n	8015f9a <__ieee754_pow+0xfa>
 8015fc8:	f1b9 0f00 	cmp.w	r9, #0
 8015fcc:	f04f 0000 	mov.w	r0, #0
 8015fd0:	f04f 0100 	mov.w	r1, #0
 8015fd4:	da81      	bge.n	8015eda <__ieee754_pow+0x3a>
 8015fd6:	e9dd 0300 	ldrd	r0, r3, [sp]
 8015fda:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8015fde:	e77c      	b.n	8015eda <__ieee754_pow+0x3a>
 8015fe0:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8015fe4:	d106      	bne.n	8015ff4 <__ieee754_pow+0x154>
 8015fe6:	4632      	mov	r2, r6
 8015fe8:	463b      	mov	r3, r7
 8015fea:	4630      	mov	r0, r6
 8015fec:	4639      	mov	r1, r7
 8015fee:	f7ea fb2b 	bl	8000648 <__aeabi_dmul>
 8015ff2:	e772      	b.n	8015eda <__ieee754_pow+0x3a>
 8015ff4:	4a51      	ldr	r2, [pc, #324]	@ (801613c <__ieee754_pow+0x29c>)
 8015ff6:	4591      	cmp	r9, r2
 8015ff8:	d109      	bne.n	801600e <__ieee754_pow+0x16e>
 8015ffa:	2d00      	cmp	r5, #0
 8015ffc:	db07      	blt.n	801600e <__ieee754_pow+0x16e>
 8015ffe:	ec47 6b10 	vmov	d0, r6, r7
 8016002:	b011      	add	sp, #68	@ 0x44
 8016004:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016008:	f7ff bc12 	b.w	8015830 <__ieee754_sqrt>
 801600c:	2400      	movs	r4, #0
 801600e:	ec47 6b10 	vmov	d0, r6, r7
 8016012:	9302      	str	r3, [sp, #8]
 8016014:	f7ff fbf8 	bl	8015808 <fabs>
 8016018:	9b02      	ldr	r3, [sp, #8]
 801601a:	ec51 0b10 	vmov	r0, r1, d0
 801601e:	bb53      	cbnz	r3, 8016076 <__ieee754_pow+0x1d6>
 8016020:	4b44      	ldr	r3, [pc, #272]	@ (8016134 <__ieee754_pow+0x294>)
 8016022:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 8016026:	429a      	cmp	r2, r3
 8016028:	d002      	beq.n	8016030 <__ieee754_pow+0x190>
 801602a:	f1b8 0f00 	cmp.w	r8, #0
 801602e:	d122      	bne.n	8016076 <__ieee754_pow+0x1d6>
 8016030:	f1b9 0f00 	cmp.w	r9, #0
 8016034:	da05      	bge.n	8016042 <__ieee754_pow+0x1a2>
 8016036:	4602      	mov	r2, r0
 8016038:	460b      	mov	r3, r1
 801603a:	2000      	movs	r0, #0
 801603c:	493d      	ldr	r1, [pc, #244]	@ (8016134 <__ieee754_pow+0x294>)
 801603e:	f7ea fc2d 	bl	800089c <__aeabi_ddiv>
 8016042:	2d00      	cmp	r5, #0
 8016044:	f6bf af49 	bge.w	8015eda <__ieee754_pow+0x3a>
 8016048:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 801604c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8016050:	ea58 0804 	orrs.w	r8, r8, r4
 8016054:	d108      	bne.n	8016068 <__ieee754_pow+0x1c8>
 8016056:	4602      	mov	r2, r0
 8016058:	460b      	mov	r3, r1
 801605a:	4610      	mov	r0, r2
 801605c:	4619      	mov	r1, r3
 801605e:	f7ea f93b 	bl	80002d8 <__aeabi_dsub>
 8016062:	4602      	mov	r2, r0
 8016064:	460b      	mov	r3, r1
 8016066:	e794      	b.n	8015f92 <__ieee754_pow+0xf2>
 8016068:	2c01      	cmp	r4, #1
 801606a:	f47f af36 	bne.w	8015eda <__ieee754_pow+0x3a>
 801606e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8016072:	4619      	mov	r1, r3
 8016074:	e731      	b.n	8015eda <__ieee754_pow+0x3a>
 8016076:	0feb      	lsrs	r3, r5, #31
 8016078:	3b01      	subs	r3, #1
 801607a:	ea53 0204 	orrs.w	r2, r3, r4
 801607e:	d102      	bne.n	8016086 <__ieee754_pow+0x1e6>
 8016080:	4632      	mov	r2, r6
 8016082:	463b      	mov	r3, r7
 8016084:	e7e9      	b.n	801605a <__ieee754_pow+0x1ba>
 8016086:	3c01      	subs	r4, #1
 8016088:	431c      	orrs	r4, r3
 801608a:	d016      	beq.n	80160ba <__ieee754_pow+0x21a>
 801608c:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8016118 <__ieee754_pow+0x278>
 8016090:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8016094:	ed8d 7b02 	vstr	d7, [sp, #8]
 8016098:	f240 8112 	bls.w	80162c0 <__ieee754_pow+0x420>
 801609c:	4b28      	ldr	r3, [pc, #160]	@ (8016140 <__ieee754_pow+0x2a0>)
 801609e:	459a      	cmp	sl, r3
 80160a0:	4b25      	ldr	r3, [pc, #148]	@ (8016138 <__ieee754_pow+0x298>)
 80160a2:	d916      	bls.n	80160d2 <__ieee754_pow+0x232>
 80160a4:	4598      	cmp	r8, r3
 80160a6:	d80b      	bhi.n	80160c0 <__ieee754_pow+0x220>
 80160a8:	f1b9 0f00 	cmp.w	r9, #0
 80160ac:	da0b      	bge.n	80160c6 <__ieee754_pow+0x226>
 80160ae:	2000      	movs	r0, #0
 80160b0:	b011      	add	sp, #68	@ 0x44
 80160b2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80160b6:	f000 bceb 	b.w	8016a90 <__math_oflow>
 80160ba:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8016120 <__ieee754_pow+0x280>
 80160be:	e7e7      	b.n	8016090 <__ieee754_pow+0x1f0>
 80160c0:	f1b9 0f00 	cmp.w	r9, #0
 80160c4:	dcf3      	bgt.n	80160ae <__ieee754_pow+0x20e>
 80160c6:	2000      	movs	r0, #0
 80160c8:	b011      	add	sp, #68	@ 0x44
 80160ca:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80160ce:	f000 bcd7 	b.w	8016a80 <__math_uflow>
 80160d2:	4598      	cmp	r8, r3
 80160d4:	d20c      	bcs.n	80160f0 <__ieee754_pow+0x250>
 80160d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80160da:	2200      	movs	r2, #0
 80160dc:	2300      	movs	r3, #0
 80160de:	f7ea fd25 	bl	8000b2c <__aeabi_dcmplt>
 80160e2:	3800      	subs	r0, #0
 80160e4:	bf18      	it	ne
 80160e6:	2001      	movne	r0, #1
 80160e8:	f1b9 0f00 	cmp.w	r9, #0
 80160ec:	daec      	bge.n	80160c8 <__ieee754_pow+0x228>
 80160ee:	e7df      	b.n	80160b0 <__ieee754_pow+0x210>
 80160f0:	4b10      	ldr	r3, [pc, #64]	@ (8016134 <__ieee754_pow+0x294>)
 80160f2:	4598      	cmp	r8, r3
 80160f4:	f04f 0200 	mov.w	r2, #0
 80160f8:	d924      	bls.n	8016144 <__ieee754_pow+0x2a4>
 80160fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80160fe:	2300      	movs	r3, #0
 8016100:	f7ea fd14 	bl	8000b2c <__aeabi_dcmplt>
 8016104:	3800      	subs	r0, #0
 8016106:	bf18      	it	ne
 8016108:	2001      	movne	r0, #1
 801610a:	f1b9 0f00 	cmp.w	r9, #0
 801610e:	dccf      	bgt.n	80160b0 <__ieee754_pow+0x210>
 8016110:	e7da      	b.n	80160c8 <__ieee754_pow+0x228>
 8016112:	bf00      	nop
 8016114:	f3af 8000 	nop.w
 8016118:	00000000 	.word	0x00000000
 801611c:	3ff00000 	.word	0x3ff00000
 8016120:	00000000 	.word	0x00000000
 8016124:	bff00000 	.word	0xbff00000
 8016128:	fff00000 	.word	0xfff00000
 801612c:	7ff00000 	.word	0x7ff00000
 8016130:	433fffff 	.word	0x433fffff
 8016134:	3ff00000 	.word	0x3ff00000
 8016138:	3fefffff 	.word	0x3fefffff
 801613c:	3fe00000 	.word	0x3fe00000
 8016140:	43f00000 	.word	0x43f00000
 8016144:	4b5a      	ldr	r3, [pc, #360]	@ (80162b0 <__ieee754_pow+0x410>)
 8016146:	f7ea f8c7 	bl	80002d8 <__aeabi_dsub>
 801614a:	a351      	add	r3, pc, #324	@ (adr r3, 8016290 <__ieee754_pow+0x3f0>)
 801614c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016150:	4604      	mov	r4, r0
 8016152:	460d      	mov	r5, r1
 8016154:	f7ea fa78 	bl	8000648 <__aeabi_dmul>
 8016158:	a34f      	add	r3, pc, #316	@ (adr r3, 8016298 <__ieee754_pow+0x3f8>)
 801615a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801615e:	4606      	mov	r6, r0
 8016160:	460f      	mov	r7, r1
 8016162:	4620      	mov	r0, r4
 8016164:	4629      	mov	r1, r5
 8016166:	f7ea fa6f 	bl	8000648 <__aeabi_dmul>
 801616a:	4b52      	ldr	r3, [pc, #328]	@ (80162b4 <__ieee754_pow+0x414>)
 801616c:	4682      	mov	sl, r0
 801616e:	468b      	mov	fp, r1
 8016170:	2200      	movs	r2, #0
 8016172:	4620      	mov	r0, r4
 8016174:	4629      	mov	r1, r5
 8016176:	f7ea fa67 	bl	8000648 <__aeabi_dmul>
 801617a:	4602      	mov	r2, r0
 801617c:	460b      	mov	r3, r1
 801617e:	a148      	add	r1, pc, #288	@ (adr r1, 80162a0 <__ieee754_pow+0x400>)
 8016180:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016184:	f7ea f8a8 	bl	80002d8 <__aeabi_dsub>
 8016188:	4622      	mov	r2, r4
 801618a:	462b      	mov	r3, r5
 801618c:	f7ea fa5c 	bl	8000648 <__aeabi_dmul>
 8016190:	4602      	mov	r2, r0
 8016192:	460b      	mov	r3, r1
 8016194:	2000      	movs	r0, #0
 8016196:	4948      	ldr	r1, [pc, #288]	@ (80162b8 <__ieee754_pow+0x418>)
 8016198:	f7ea f89e 	bl	80002d8 <__aeabi_dsub>
 801619c:	4622      	mov	r2, r4
 801619e:	4680      	mov	r8, r0
 80161a0:	4689      	mov	r9, r1
 80161a2:	462b      	mov	r3, r5
 80161a4:	4620      	mov	r0, r4
 80161a6:	4629      	mov	r1, r5
 80161a8:	f7ea fa4e 	bl	8000648 <__aeabi_dmul>
 80161ac:	4602      	mov	r2, r0
 80161ae:	460b      	mov	r3, r1
 80161b0:	4640      	mov	r0, r8
 80161b2:	4649      	mov	r1, r9
 80161b4:	f7ea fa48 	bl	8000648 <__aeabi_dmul>
 80161b8:	a33b      	add	r3, pc, #236	@ (adr r3, 80162a8 <__ieee754_pow+0x408>)
 80161ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80161be:	f7ea fa43 	bl	8000648 <__aeabi_dmul>
 80161c2:	4602      	mov	r2, r0
 80161c4:	460b      	mov	r3, r1
 80161c6:	4650      	mov	r0, sl
 80161c8:	4659      	mov	r1, fp
 80161ca:	f7ea f885 	bl	80002d8 <__aeabi_dsub>
 80161ce:	4602      	mov	r2, r0
 80161d0:	460b      	mov	r3, r1
 80161d2:	4680      	mov	r8, r0
 80161d4:	4689      	mov	r9, r1
 80161d6:	4630      	mov	r0, r6
 80161d8:	4639      	mov	r1, r7
 80161da:	f7ea f87f 	bl	80002dc <__adddf3>
 80161de:	2400      	movs	r4, #0
 80161e0:	4632      	mov	r2, r6
 80161e2:	463b      	mov	r3, r7
 80161e4:	4620      	mov	r0, r4
 80161e6:	460d      	mov	r5, r1
 80161e8:	f7ea f876 	bl	80002d8 <__aeabi_dsub>
 80161ec:	4602      	mov	r2, r0
 80161ee:	460b      	mov	r3, r1
 80161f0:	4640      	mov	r0, r8
 80161f2:	4649      	mov	r1, r9
 80161f4:	f7ea f870 	bl	80002d8 <__aeabi_dsub>
 80161f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80161fc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8016200:	2300      	movs	r3, #0
 8016202:	9304      	str	r3, [sp, #16]
 8016204:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8016208:	4606      	mov	r6, r0
 801620a:	460f      	mov	r7, r1
 801620c:	4652      	mov	r2, sl
 801620e:	465b      	mov	r3, fp
 8016210:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016214:	f7ea f860 	bl	80002d8 <__aeabi_dsub>
 8016218:	4622      	mov	r2, r4
 801621a:	462b      	mov	r3, r5
 801621c:	f7ea fa14 	bl	8000648 <__aeabi_dmul>
 8016220:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016224:	4680      	mov	r8, r0
 8016226:	4689      	mov	r9, r1
 8016228:	4630      	mov	r0, r6
 801622a:	4639      	mov	r1, r7
 801622c:	f7ea fa0c 	bl	8000648 <__aeabi_dmul>
 8016230:	4602      	mov	r2, r0
 8016232:	460b      	mov	r3, r1
 8016234:	4640      	mov	r0, r8
 8016236:	4649      	mov	r1, r9
 8016238:	f7ea f850 	bl	80002dc <__adddf3>
 801623c:	4652      	mov	r2, sl
 801623e:	465b      	mov	r3, fp
 8016240:	4606      	mov	r6, r0
 8016242:	460f      	mov	r7, r1
 8016244:	4620      	mov	r0, r4
 8016246:	4629      	mov	r1, r5
 8016248:	f7ea f9fe 	bl	8000648 <__aeabi_dmul>
 801624c:	460b      	mov	r3, r1
 801624e:	4602      	mov	r2, r0
 8016250:	4680      	mov	r8, r0
 8016252:	4689      	mov	r9, r1
 8016254:	4630      	mov	r0, r6
 8016256:	4639      	mov	r1, r7
 8016258:	f7ea f840 	bl	80002dc <__adddf3>
 801625c:	4b17      	ldr	r3, [pc, #92]	@ (80162bc <__ieee754_pow+0x41c>)
 801625e:	4299      	cmp	r1, r3
 8016260:	4604      	mov	r4, r0
 8016262:	460d      	mov	r5, r1
 8016264:	468a      	mov	sl, r1
 8016266:	468b      	mov	fp, r1
 8016268:	f340 82ef 	ble.w	801684a <__ieee754_pow+0x9aa>
 801626c:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8016270:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8016274:	4303      	orrs	r3, r0
 8016276:	f000 81e8 	beq.w	801664a <__ieee754_pow+0x7aa>
 801627a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801627e:	2200      	movs	r2, #0
 8016280:	2300      	movs	r3, #0
 8016282:	f7ea fc53 	bl	8000b2c <__aeabi_dcmplt>
 8016286:	3800      	subs	r0, #0
 8016288:	bf18      	it	ne
 801628a:	2001      	movne	r0, #1
 801628c:	e710      	b.n	80160b0 <__ieee754_pow+0x210>
 801628e:	bf00      	nop
 8016290:	60000000 	.word	0x60000000
 8016294:	3ff71547 	.word	0x3ff71547
 8016298:	f85ddf44 	.word	0xf85ddf44
 801629c:	3e54ae0b 	.word	0x3e54ae0b
 80162a0:	55555555 	.word	0x55555555
 80162a4:	3fd55555 	.word	0x3fd55555
 80162a8:	652b82fe 	.word	0x652b82fe
 80162ac:	3ff71547 	.word	0x3ff71547
 80162b0:	3ff00000 	.word	0x3ff00000
 80162b4:	3fd00000 	.word	0x3fd00000
 80162b8:	3fe00000 	.word	0x3fe00000
 80162bc:	408fffff 	.word	0x408fffff
 80162c0:	4bd5      	ldr	r3, [pc, #852]	@ (8016618 <__ieee754_pow+0x778>)
 80162c2:	402b      	ands	r3, r5
 80162c4:	2200      	movs	r2, #0
 80162c6:	b92b      	cbnz	r3, 80162d4 <__ieee754_pow+0x434>
 80162c8:	4bd4      	ldr	r3, [pc, #848]	@ (801661c <__ieee754_pow+0x77c>)
 80162ca:	f7ea f9bd 	bl	8000648 <__aeabi_dmul>
 80162ce:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 80162d2:	468b      	mov	fp, r1
 80162d4:	ea4f 532b 	mov.w	r3, fp, asr #20
 80162d8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80162dc:	4413      	add	r3, r2
 80162de:	930a      	str	r3, [sp, #40]	@ 0x28
 80162e0:	4bcf      	ldr	r3, [pc, #828]	@ (8016620 <__ieee754_pow+0x780>)
 80162e2:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 80162e6:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 80162ea:	459b      	cmp	fp, r3
 80162ec:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80162f0:	dd08      	ble.n	8016304 <__ieee754_pow+0x464>
 80162f2:	4bcc      	ldr	r3, [pc, #816]	@ (8016624 <__ieee754_pow+0x784>)
 80162f4:	459b      	cmp	fp, r3
 80162f6:	f340 81a5 	ble.w	8016644 <__ieee754_pow+0x7a4>
 80162fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80162fc:	3301      	adds	r3, #1
 80162fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8016300:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8016304:	f04f 0a00 	mov.w	sl, #0
 8016308:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 801630c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801630e:	4bc6      	ldr	r3, [pc, #792]	@ (8016628 <__ieee754_pow+0x788>)
 8016310:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8016314:	ed93 7b00 	vldr	d7, [r3]
 8016318:	4629      	mov	r1, r5
 801631a:	ec53 2b17 	vmov	r2, r3, d7
 801631e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8016322:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8016326:	f7e9 ffd7 	bl	80002d8 <__aeabi_dsub>
 801632a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801632e:	4606      	mov	r6, r0
 8016330:	460f      	mov	r7, r1
 8016332:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016336:	f7e9 ffd1 	bl	80002dc <__adddf3>
 801633a:	4602      	mov	r2, r0
 801633c:	460b      	mov	r3, r1
 801633e:	2000      	movs	r0, #0
 8016340:	49ba      	ldr	r1, [pc, #744]	@ (801662c <__ieee754_pow+0x78c>)
 8016342:	f7ea faab 	bl	800089c <__aeabi_ddiv>
 8016346:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 801634a:	4602      	mov	r2, r0
 801634c:	460b      	mov	r3, r1
 801634e:	4630      	mov	r0, r6
 8016350:	4639      	mov	r1, r7
 8016352:	f7ea f979 	bl	8000648 <__aeabi_dmul>
 8016356:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801635a:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 801635e:	106d      	asrs	r5, r5, #1
 8016360:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8016364:	f04f 0b00 	mov.w	fp, #0
 8016368:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 801636c:	4661      	mov	r1, ip
 801636e:	2200      	movs	r2, #0
 8016370:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8016374:	4658      	mov	r0, fp
 8016376:	46e1      	mov	r9, ip
 8016378:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 801637c:	4614      	mov	r4, r2
 801637e:	461d      	mov	r5, r3
 8016380:	f7ea f962 	bl	8000648 <__aeabi_dmul>
 8016384:	4602      	mov	r2, r0
 8016386:	460b      	mov	r3, r1
 8016388:	4630      	mov	r0, r6
 801638a:	4639      	mov	r1, r7
 801638c:	f7e9 ffa4 	bl	80002d8 <__aeabi_dsub>
 8016390:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016394:	4606      	mov	r6, r0
 8016396:	460f      	mov	r7, r1
 8016398:	4620      	mov	r0, r4
 801639a:	4629      	mov	r1, r5
 801639c:	f7e9 ff9c 	bl	80002d8 <__aeabi_dsub>
 80163a0:	4602      	mov	r2, r0
 80163a2:	460b      	mov	r3, r1
 80163a4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80163a8:	f7e9 ff96 	bl	80002d8 <__aeabi_dsub>
 80163ac:	465a      	mov	r2, fp
 80163ae:	464b      	mov	r3, r9
 80163b0:	f7ea f94a 	bl	8000648 <__aeabi_dmul>
 80163b4:	4602      	mov	r2, r0
 80163b6:	460b      	mov	r3, r1
 80163b8:	4630      	mov	r0, r6
 80163ba:	4639      	mov	r1, r7
 80163bc:	f7e9 ff8c 	bl	80002d8 <__aeabi_dsub>
 80163c0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80163c4:	f7ea f940 	bl	8000648 <__aeabi_dmul>
 80163c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80163cc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80163d0:	4610      	mov	r0, r2
 80163d2:	4619      	mov	r1, r3
 80163d4:	f7ea f938 	bl	8000648 <__aeabi_dmul>
 80163d8:	a37d      	add	r3, pc, #500	@ (adr r3, 80165d0 <__ieee754_pow+0x730>)
 80163da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80163de:	4604      	mov	r4, r0
 80163e0:	460d      	mov	r5, r1
 80163e2:	f7ea f931 	bl	8000648 <__aeabi_dmul>
 80163e6:	a37c      	add	r3, pc, #496	@ (adr r3, 80165d8 <__ieee754_pow+0x738>)
 80163e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80163ec:	f7e9 ff76 	bl	80002dc <__adddf3>
 80163f0:	4622      	mov	r2, r4
 80163f2:	462b      	mov	r3, r5
 80163f4:	f7ea f928 	bl	8000648 <__aeabi_dmul>
 80163f8:	a379      	add	r3, pc, #484	@ (adr r3, 80165e0 <__ieee754_pow+0x740>)
 80163fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80163fe:	f7e9 ff6d 	bl	80002dc <__adddf3>
 8016402:	4622      	mov	r2, r4
 8016404:	462b      	mov	r3, r5
 8016406:	f7ea f91f 	bl	8000648 <__aeabi_dmul>
 801640a:	a377      	add	r3, pc, #476	@ (adr r3, 80165e8 <__ieee754_pow+0x748>)
 801640c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016410:	f7e9 ff64 	bl	80002dc <__adddf3>
 8016414:	4622      	mov	r2, r4
 8016416:	462b      	mov	r3, r5
 8016418:	f7ea f916 	bl	8000648 <__aeabi_dmul>
 801641c:	a374      	add	r3, pc, #464	@ (adr r3, 80165f0 <__ieee754_pow+0x750>)
 801641e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016422:	f7e9 ff5b 	bl	80002dc <__adddf3>
 8016426:	4622      	mov	r2, r4
 8016428:	462b      	mov	r3, r5
 801642a:	f7ea f90d 	bl	8000648 <__aeabi_dmul>
 801642e:	a372      	add	r3, pc, #456	@ (adr r3, 80165f8 <__ieee754_pow+0x758>)
 8016430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016434:	f7e9 ff52 	bl	80002dc <__adddf3>
 8016438:	4622      	mov	r2, r4
 801643a:	4606      	mov	r6, r0
 801643c:	460f      	mov	r7, r1
 801643e:	462b      	mov	r3, r5
 8016440:	4620      	mov	r0, r4
 8016442:	4629      	mov	r1, r5
 8016444:	f7ea f900 	bl	8000648 <__aeabi_dmul>
 8016448:	4602      	mov	r2, r0
 801644a:	460b      	mov	r3, r1
 801644c:	4630      	mov	r0, r6
 801644e:	4639      	mov	r1, r7
 8016450:	f7ea f8fa 	bl	8000648 <__aeabi_dmul>
 8016454:	465a      	mov	r2, fp
 8016456:	4604      	mov	r4, r0
 8016458:	460d      	mov	r5, r1
 801645a:	464b      	mov	r3, r9
 801645c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016460:	f7e9 ff3c 	bl	80002dc <__adddf3>
 8016464:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016468:	f7ea f8ee 	bl	8000648 <__aeabi_dmul>
 801646c:	4622      	mov	r2, r4
 801646e:	462b      	mov	r3, r5
 8016470:	f7e9 ff34 	bl	80002dc <__adddf3>
 8016474:	465a      	mov	r2, fp
 8016476:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801647a:	464b      	mov	r3, r9
 801647c:	4658      	mov	r0, fp
 801647e:	4649      	mov	r1, r9
 8016480:	f7ea f8e2 	bl	8000648 <__aeabi_dmul>
 8016484:	4b6a      	ldr	r3, [pc, #424]	@ (8016630 <__ieee754_pow+0x790>)
 8016486:	2200      	movs	r2, #0
 8016488:	4606      	mov	r6, r0
 801648a:	460f      	mov	r7, r1
 801648c:	f7e9 ff26 	bl	80002dc <__adddf3>
 8016490:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8016494:	f7e9 ff22 	bl	80002dc <__adddf3>
 8016498:	46d8      	mov	r8, fp
 801649a:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 801649e:	460d      	mov	r5, r1
 80164a0:	465a      	mov	r2, fp
 80164a2:	460b      	mov	r3, r1
 80164a4:	4640      	mov	r0, r8
 80164a6:	4649      	mov	r1, r9
 80164a8:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 80164ac:	f7ea f8cc 	bl	8000648 <__aeabi_dmul>
 80164b0:	465c      	mov	r4, fp
 80164b2:	4680      	mov	r8, r0
 80164b4:	4689      	mov	r9, r1
 80164b6:	4b5e      	ldr	r3, [pc, #376]	@ (8016630 <__ieee754_pow+0x790>)
 80164b8:	2200      	movs	r2, #0
 80164ba:	4620      	mov	r0, r4
 80164bc:	4629      	mov	r1, r5
 80164be:	f7e9 ff0b 	bl	80002d8 <__aeabi_dsub>
 80164c2:	4632      	mov	r2, r6
 80164c4:	463b      	mov	r3, r7
 80164c6:	f7e9 ff07 	bl	80002d8 <__aeabi_dsub>
 80164ca:	4602      	mov	r2, r0
 80164cc:	460b      	mov	r3, r1
 80164ce:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80164d2:	f7e9 ff01 	bl	80002d8 <__aeabi_dsub>
 80164d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80164da:	f7ea f8b5 	bl	8000648 <__aeabi_dmul>
 80164de:	4622      	mov	r2, r4
 80164e0:	4606      	mov	r6, r0
 80164e2:	460f      	mov	r7, r1
 80164e4:	462b      	mov	r3, r5
 80164e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80164ea:	f7ea f8ad 	bl	8000648 <__aeabi_dmul>
 80164ee:	4602      	mov	r2, r0
 80164f0:	460b      	mov	r3, r1
 80164f2:	4630      	mov	r0, r6
 80164f4:	4639      	mov	r1, r7
 80164f6:	f7e9 fef1 	bl	80002dc <__adddf3>
 80164fa:	4606      	mov	r6, r0
 80164fc:	460f      	mov	r7, r1
 80164fe:	4602      	mov	r2, r0
 8016500:	460b      	mov	r3, r1
 8016502:	4640      	mov	r0, r8
 8016504:	4649      	mov	r1, r9
 8016506:	f7e9 fee9 	bl	80002dc <__adddf3>
 801650a:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 801650e:	a33c      	add	r3, pc, #240	@ (adr r3, 8016600 <__ieee754_pow+0x760>)
 8016510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016514:	4658      	mov	r0, fp
 8016516:	e9cd bc08 	strd	fp, ip, [sp, #32]
 801651a:	460d      	mov	r5, r1
 801651c:	f7ea f894 	bl	8000648 <__aeabi_dmul>
 8016520:	465c      	mov	r4, fp
 8016522:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016526:	4642      	mov	r2, r8
 8016528:	464b      	mov	r3, r9
 801652a:	4620      	mov	r0, r4
 801652c:	4629      	mov	r1, r5
 801652e:	f7e9 fed3 	bl	80002d8 <__aeabi_dsub>
 8016532:	4602      	mov	r2, r0
 8016534:	460b      	mov	r3, r1
 8016536:	4630      	mov	r0, r6
 8016538:	4639      	mov	r1, r7
 801653a:	f7e9 fecd 	bl	80002d8 <__aeabi_dsub>
 801653e:	a332      	add	r3, pc, #200	@ (adr r3, 8016608 <__ieee754_pow+0x768>)
 8016540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016544:	f7ea f880 	bl	8000648 <__aeabi_dmul>
 8016548:	a331      	add	r3, pc, #196	@ (adr r3, 8016610 <__ieee754_pow+0x770>)
 801654a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801654e:	4606      	mov	r6, r0
 8016550:	460f      	mov	r7, r1
 8016552:	4620      	mov	r0, r4
 8016554:	4629      	mov	r1, r5
 8016556:	f7ea f877 	bl	8000648 <__aeabi_dmul>
 801655a:	4602      	mov	r2, r0
 801655c:	460b      	mov	r3, r1
 801655e:	4630      	mov	r0, r6
 8016560:	4639      	mov	r1, r7
 8016562:	f7e9 febb 	bl	80002dc <__adddf3>
 8016566:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8016568:	4b32      	ldr	r3, [pc, #200]	@ (8016634 <__ieee754_pow+0x794>)
 801656a:	4413      	add	r3, r2
 801656c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016570:	f7e9 feb4 	bl	80002dc <__adddf3>
 8016574:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8016578:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801657a:	f7e9 fffb 	bl	8000574 <__aeabi_i2d>
 801657e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8016580:	4b2d      	ldr	r3, [pc, #180]	@ (8016638 <__ieee754_pow+0x798>)
 8016582:	4413      	add	r3, r2
 8016584:	e9d3 8900 	ldrd	r8, r9, [r3]
 8016588:	4606      	mov	r6, r0
 801658a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801658e:	460f      	mov	r7, r1
 8016590:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016594:	f7e9 fea2 	bl	80002dc <__adddf3>
 8016598:	4642      	mov	r2, r8
 801659a:	464b      	mov	r3, r9
 801659c:	f7e9 fe9e 	bl	80002dc <__adddf3>
 80165a0:	4632      	mov	r2, r6
 80165a2:	463b      	mov	r3, r7
 80165a4:	f7e9 fe9a 	bl	80002dc <__adddf3>
 80165a8:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 80165ac:	4632      	mov	r2, r6
 80165ae:	463b      	mov	r3, r7
 80165b0:	4658      	mov	r0, fp
 80165b2:	460d      	mov	r5, r1
 80165b4:	f7e9 fe90 	bl	80002d8 <__aeabi_dsub>
 80165b8:	4642      	mov	r2, r8
 80165ba:	464b      	mov	r3, r9
 80165bc:	f7e9 fe8c 	bl	80002d8 <__aeabi_dsub>
 80165c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80165c4:	f7e9 fe88 	bl	80002d8 <__aeabi_dsub>
 80165c8:	465c      	mov	r4, fp
 80165ca:	4602      	mov	r2, r0
 80165cc:	e036      	b.n	801663c <__ieee754_pow+0x79c>
 80165ce:	bf00      	nop
 80165d0:	4a454eef 	.word	0x4a454eef
 80165d4:	3fca7e28 	.word	0x3fca7e28
 80165d8:	93c9db65 	.word	0x93c9db65
 80165dc:	3fcd864a 	.word	0x3fcd864a
 80165e0:	a91d4101 	.word	0xa91d4101
 80165e4:	3fd17460 	.word	0x3fd17460
 80165e8:	518f264d 	.word	0x518f264d
 80165ec:	3fd55555 	.word	0x3fd55555
 80165f0:	db6fabff 	.word	0xdb6fabff
 80165f4:	3fdb6db6 	.word	0x3fdb6db6
 80165f8:	33333303 	.word	0x33333303
 80165fc:	3fe33333 	.word	0x3fe33333
 8016600:	e0000000 	.word	0xe0000000
 8016604:	3feec709 	.word	0x3feec709
 8016608:	dc3a03fd 	.word	0xdc3a03fd
 801660c:	3feec709 	.word	0x3feec709
 8016610:	145b01f5 	.word	0x145b01f5
 8016614:	be3e2fe0 	.word	0xbe3e2fe0
 8016618:	7ff00000 	.word	0x7ff00000
 801661c:	43400000 	.word	0x43400000
 8016620:	0003988e 	.word	0x0003988e
 8016624:	000bb679 	.word	0x000bb679
 8016628:	080172d8 	.word	0x080172d8
 801662c:	3ff00000 	.word	0x3ff00000
 8016630:	40080000 	.word	0x40080000
 8016634:	080172b8 	.word	0x080172b8
 8016638:	080172c8 	.word	0x080172c8
 801663c:	460b      	mov	r3, r1
 801663e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016642:	e5d7      	b.n	80161f4 <__ieee754_pow+0x354>
 8016644:	f04f 0a01 	mov.w	sl, #1
 8016648:	e65e      	b.n	8016308 <__ieee754_pow+0x468>
 801664a:	a3b4      	add	r3, pc, #720	@ (adr r3, 801691c <__ieee754_pow+0xa7c>)
 801664c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016650:	4630      	mov	r0, r6
 8016652:	4639      	mov	r1, r7
 8016654:	f7e9 fe42 	bl	80002dc <__adddf3>
 8016658:	4642      	mov	r2, r8
 801665a:	e9cd 0100 	strd	r0, r1, [sp]
 801665e:	464b      	mov	r3, r9
 8016660:	4620      	mov	r0, r4
 8016662:	4629      	mov	r1, r5
 8016664:	f7e9 fe38 	bl	80002d8 <__aeabi_dsub>
 8016668:	4602      	mov	r2, r0
 801666a:	460b      	mov	r3, r1
 801666c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016670:	f7ea fa7a 	bl	8000b68 <__aeabi_dcmpgt>
 8016674:	2800      	cmp	r0, #0
 8016676:	f47f ae00 	bne.w	801627a <__ieee754_pow+0x3da>
 801667a:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 801667e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8016682:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8016686:	fa43 fa0a 	asr.w	sl, r3, sl
 801668a:	44da      	add	sl, fp
 801668c:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8016690:	489d      	ldr	r0, [pc, #628]	@ (8016908 <__ieee754_pow+0xa68>)
 8016692:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8016696:	4108      	asrs	r0, r1
 8016698:	ea00 030a 	and.w	r3, r0, sl
 801669c:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 80166a0:	f1c1 0114 	rsb	r1, r1, #20
 80166a4:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 80166a8:	fa4a fa01 	asr.w	sl, sl, r1
 80166ac:	f1bb 0f00 	cmp.w	fp, #0
 80166b0:	4640      	mov	r0, r8
 80166b2:	4649      	mov	r1, r9
 80166b4:	f04f 0200 	mov.w	r2, #0
 80166b8:	bfb8      	it	lt
 80166ba:	f1ca 0a00 	rsblt	sl, sl, #0
 80166be:	f7e9 fe0b 	bl	80002d8 <__aeabi_dsub>
 80166c2:	4680      	mov	r8, r0
 80166c4:	4689      	mov	r9, r1
 80166c6:	4632      	mov	r2, r6
 80166c8:	463b      	mov	r3, r7
 80166ca:	4640      	mov	r0, r8
 80166cc:	4649      	mov	r1, r9
 80166ce:	f7e9 fe05 	bl	80002dc <__adddf3>
 80166d2:	2400      	movs	r4, #0
 80166d4:	a37c      	add	r3, pc, #496	@ (adr r3, 80168c8 <__ieee754_pow+0xa28>)
 80166d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80166da:	4620      	mov	r0, r4
 80166dc:	460d      	mov	r5, r1
 80166de:	f7e9 ffb3 	bl	8000648 <__aeabi_dmul>
 80166e2:	4642      	mov	r2, r8
 80166e4:	e9cd 0100 	strd	r0, r1, [sp]
 80166e8:	464b      	mov	r3, r9
 80166ea:	4620      	mov	r0, r4
 80166ec:	4629      	mov	r1, r5
 80166ee:	f7e9 fdf3 	bl	80002d8 <__aeabi_dsub>
 80166f2:	4602      	mov	r2, r0
 80166f4:	460b      	mov	r3, r1
 80166f6:	4630      	mov	r0, r6
 80166f8:	4639      	mov	r1, r7
 80166fa:	f7e9 fded 	bl	80002d8 <__aeabi_dsub>
 80166fe:	a374      	add	r3, pc, #464	@ (adr r3, 80168d0 <__ieee754_pow+0xa30>)
 8016700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016704:	f7e9 ffa0 	bl	8000648 <__aeabi_dmul>
 8016708:	a373      	add	r3, pc, #460	@ (adr r3, 80168d8 <__ieee754_pow+0xa38>)
 801670a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801670e:	4680      	mov	r8, r0
 8016710:	4689      	mov	r9, r1
 8016712:	4620      	mov	r0, r4
 8016714:	4629      	mov	r1, r5
 8016716:	f7e9 ff97 	bl	8000648 <__aeabi_dmul>
 801671a:	4602      	mov	r2, r0
 801671c:	460b      	mov	r3, r1
 801671e:	4640      	mov	r0, r8
 8016720:	4649      	mov	r1, r9
 8016722:	f7e9 fddb 	bl	80002dc <__adddf3>
 8016726:	4604      	mov	r4, r0
 8016728:	460d      	mov	r5, r1
 801672a:	4602      	mov	r2, r0
 801672c:	460b      	mov	r3, r1
 801672e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016732:	f7e9 fdd3 	bl	80002dc <__adddf3>
 8016736:	e9dd 2300 	ldrd	r2, r3, [sp]
 801673a:	4680      	mov	r8, r0
 801673c:	4689      	mov	r9, r1
 801673e:	f7e9 fdcb 	bl	80002d8 <__aeabi_dsub>
 8016742:	4602      	mov	r2, r0
 8016744:	460b      	mov	r3, r1
 8016746:	4620      	mov	r0, r4
 8016748:	4629      	mov	r1, r5
 801674a:	f7e9 fdc5 	bl	80002d8 <__aeabi_dsub>
 801674e:	4642      	mov	r2, r8
 8016750:	4606      	mov	r6, r0
 8016752:	460f      	mov	r7, r1
 8016754:	464b      	mov	r3, r9
 8016756:	4640      	mov	r0, r8
 8016758:	4649      	mov	r1, r9
 801675a:	f7e9 ff75 	bl	8000648 <__aeabi_dmul>
 801675e:	a360      	add	r3, pc, #384	@ (adr r3, 80168e0 <__ieee754_pow+0xa40>)
 8016760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016764:	4604      	mov	r4, r0
 8016766:	460d      	mov	r5, r1
 8016768:	f7e9 ff6e 	bl	8000648 <__aeabi_dmul>
 801676c:	a35e      	add	r3, pc, #376	@ (adr r3, 80168e8 <__ieee754_pow+0xa48>)
 801676e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016772:	f7e9 fdb1 	bl	80002d8 <__aeabi_dsub>
 8016776:	4622      	mov	r2, r4
 8016778:	462b      	mov	r3, r5
 801677a:	f7e9 ff65 	bl	8000648 <__aeabi_dmul>
 801677e:	a35c      	add	r3, pc, #368	@ (adr r3, 80168f0 <__ieee754_pow+0xa50>)
 8016780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016784:	f7e9 fdaa 	bl	80002dc <__adddf3>
 8016788:	4622      	mov	r2, r4
 801678a:	462b      	mov	r3, r5
 801678c:	f7e9 ff5c 	bl	8000648 <__aeabi_dmul>
 8016790:	a359      	add	r3, pc, #356	@ (adr r3, 80168f8 <__ieee754_pow+0xa58>)
 8016792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016796:	f7e9 fd9f 	bl	80002d8 <__aeabi_dsub>
 801679a:	4622      	mov	r2, r4
 801679c:	462b      	mov	r3, r5
 801679e:	f7e9 ff53 	bl	8000648 <__aeabi_dmul>
 80167a2:	a357      	add	r3, pc, #348	@ (adr r3, 8016900 <__ieee754_pow+0xa60>)
 80167a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80167a8:	f7e9 fd98 	bl	80002dc <__adddf3>
 80167ac:	4622      	mov	r2, r4
 80167ae:	462b      	mov	r3, r5
 80167b0:	f7e9 ff4a 	bl	8000648 <__aeabi_dmul>
 80167b4:	4602      	mov	r2, r0
 80167b6:	460b      	mov	r3, r1
 80167b8:	4640      	mov	r0, r8
 80167ba:	4649      	mov	r1, r9
 80167bc:	f7e9 fd8c 	bl	80002d8 <__aeabi_dsub>
 80167c0:	4604      	mov	r4, r0
 80167c2:	460d      	mov	r5, r1
 80167c4:	4602      	mov	r2, r0
 80167c6:	460b      	mov	r3, r1
 80167c8:	4640      	mov	r0, r8
 80167ca:	4649      	mov	r1, r9
 80167cc:	f7e9 ff3c 	bl	8000648 <__aeabi_dmul>
 80167d0:	2200      	movs	r2, #0
 80167d2:	e9cd 0100 	strd	r0, r1, [sp]
 80167d6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80167da:	4620      	mov	r0, r4
 80167dc:	4629      	mov	r1, r5
 80167de:	f7e9 fd7b 	bl	80002d8 <__aeabi_dsub>
 80167e2:	4602      	mov	r2, r0
 80167e4:	460b      	mov	r3, r1
 80167e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80167ea:	f7ea f857 	bl	800089c <__aeabi_ddiv>
 80167ee:	4632      	mov	r2, r6
 80167f0:	4604      	mov	r4, r0
 80167f2:	460d      	mov	r5, r1
 80167f4:	463b      	mov	r3, r7
 80167f6:	4640      	mov	r0, r8
 80167f8:	4649      	mov	r1, r9
 80167fa:	f7e9 ff25 	bl	8000648 <__aeabi_dmul>
 80167fe:	4632      	mov	r2, r6
 8016800:	463b      	mov	r3, r7
 8016802:	f7e9 fd6b 	bl	80002dc <__adddf3>
 8016806:	4602      	mov	r2, r0
 8016808:	460b      	mov	r3, r1
 801680a:	4620      	mov	r0, r4
 801680c:	4629      	mov	r1, r5
 801680e:	f7e9 fd63 	bl	80002d8 <__aeabi_dsub>
 8016812:	4642      	mov	r2, r8
 8016814:	464b      	mov	r3, r9
 8016816:	f7e9 fd5f 	bl	80002d8 <__aeabi_dsub>
 801681a:	460b      	mov	r3, r1
 801681c:	4602      	mov	r2, r0
 801681e:	493b      	ldr	r1, [pc, #236]	@ (801690c <__ieee754_pow+0xa6c>)
 8016820:	2000      	movs	r0, #0
 8016822:	f7e9 fd59 	bl	80002d8 <__aeabi_dsub>
 8016826:	ec41 0b10 	vmov	d0, r0, r1
 801682a:	ee10 3a90 	vmov	r3, s1
 801682e:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8016832:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8016836:	da30      	bge.n	801689a <__ieee754_pow+0x9fa>
 8016838:	4650      	mov	r0, sl
 801683a:	f000 f875 	bl	8016928 <scalbn>
 801683e:	ec51 0b10 	vmov	r0, r1, d0
 8016842:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016846:	f7ff bbd2 	b.w	8015fee <__ieee754_pow+0x14e>
 801684a:	4c31      	ldr	r4, [pc, #196]	@ (8016910 <__ieee754_pow+0xa70>)
 801684c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8016850:	42a3      	cmp	r3, r4
 8016852:	d91a      	bls.n	801688a <__ieee754_pow+0x9ea>
 8016854:	4b2f      	ldr	r3, [pc, #188]	@ (8016914 <__ieee754_pow+0xa74>)
 8016856:	440b      	add	r3, r1
 8016858:	4303      	orrs	r3, r0
 801685a:	d009      	beq.n	8016870 <__ieee754_pow+0x9d0>
 801685c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016860:	2200      	movs	r2, #0
 8016862:	2300      	movs	r3, #0
 8016864:	f7ea f962 	bl	8000b2c <__aeabi_dcmplt>
 8016868:	3800      	subs	r0, #0
 801686a:	bf18      	it	ne
 801686c:	2001      	movne	r0, #1
 801686e:	e42b      	b.n	80160c8 <__ieee754_pow+0x228>
 8016870:	4642      	mov	r2, r8
 8016872:	464b      	mov	r3, r9
 8016874:	f7e9 fd30 	bl	80002d8 <__aeabi_dsub>
 8016878:	4632      	mov	r2, r6
 801687a:	463b      	mov	r3, r7
 801687c:	f7ea f96a 	bl	8000b54 <__aeabi_dcmpge>
 8016880:	2800      	cmp	r0, #0
 8016882:	d1eb      	bne.n	801685c <__ieee754_pow+0x9bc>
 8016884:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 8016924 <__ieee754_pow+0xa84>
 8016888:	e6f7      	b.n	801667a <__ieee754_pow+0x7da>
 801688a:	469a      	mov	sl, r3
 801688c:	4b22      	ldr	r3, [pc, #136]	@ (8016918 <__ieee754_pow+0xa78>)
 801688e:	459a      	cmp	sl, r3
 8016890:	f63f aef3 	bhi.w	801667a <__ieee754_pow+0x7da>
 8016894:	f8dd a010 	ldr.w	sl, [sp, #16]
 8016898:	e715      	b.n	80166c6 <__ieee754_pow+0x826>
 801689a:	ec51 0b10 	vmov	r0, r1, d0
 801689e:	4619      	mov	r1, r3
 80168a0:	e7cf      	b.n	8016842 <__ieee754_pow+0x9a2>
 80168a2:	491a      	ldr	r1, [pc, #104]	@ (801690c <__ieee754_pow+0xa6c>)
 80168a4:	2000      	movs	r0, #0
 80168a6:	f7ff bb18 	b.w	8015eda <__ieee754_pow+0x3a>
 80168aa:	2000      	movs	r0, #0
 80168ac:	2100      	movs	r1, #0
 80168ae:	f7ff bb14 	b.w	8015eda <__ieee754_pow+0x3a>
 80168b2:	4630      	mov	r0, r6
 80168b4:	4639      	mov	r1, r7
 80168b6:	f7ff bb10 	b.w	8015eda <__ieee754_pow+0x3a>
 80168ba:	460c      	mov	r4, r1
 80168bc:	f7ff bb5e 	b.w	8015f7c <__ieee754_pow+0xdc>
 80168c0:	2400      	movs	r4, #0
 80168c2:	f7ff bb49 	b.w	8015f58 <__ieee754_pow+0xb8>
 80168c6:	bf00      	nop
 80168c8:	00000000 	.word	0x00000000
 80168cc:	3fe62e43 	.word	0x3fe62e43
 80168d0:	fefa39ef 	.word	0xfefa39ef
 80168d4:	3fe62e42 	.word	0x3fe62e42
 80168d8:	0ca86c39 	.word	0x0ca86c39
 80168dc:	be205c61 	.word	0xbe205c61
 80168e0:	72bea4d0 	.word	0x72bea4d0
 80168e4:	3e663769 	.word	0x3e663769
 80168e8:	c5d26bf1 	.word	0xc5d26bf1
 80168ec:	3ebbbd41 	.word	0x3ebbbd41
 80168f0:	af25de2c 	.word	0xaf25de2c
 80168f4:	3f11566a 	.word	0x3f11566a
 80168f8:	16bebd93 	.word	0x16bebd93
 80168fc:	3f66c16c 	.word	0x3f66c16c
 8016900:	5555553e 	.word	0x5555553e
 8016904:	3fc55555 	.word	0x3fc55555
 8016908:	fff00000 	.word	0xfff00000
 801690c:	3ff00000 	.word	0x3ff00000
 8016910:	4090cbff 	.word	0x4090cbff
 8016914:	3f6f3400 	.word	0x3f6f3400
 8016918:	3fe00000 	.word	0x3fe00000
 801691c:	652b82fe 	.word	0x652b82fe
 8016920:	3c971547 	.word	0x3c971547
 8016924:	4090cc00 	.word	0x4090cc00

08016928 <scalbn>:
 8016928:	b570      	push	{r4, r5, r6, lr}
 801692a:	ec55 4b10 	vmov	r4, r5, d0
 801692e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8016932:	4606      	mov	r6, r0
 8016934:	462b      	mov	r3, r5
 8016936:	b991      	cbnz	r1, 801695e <scalbn+0x36>
 8016938:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801693c:	4323      	orrs	r3, r4
 801693e:	d03d      	beq.n	80169bc <scalbn+0x94>
 8016940:	4b35      	ldr	r3, [pc, #212]	@ (8016a18 <scalbn+0xf0>)
 8016942:	4620      	mov	r0, r4
 8016944:	4629      	mov	r1, r5
 8016946:	2200      	movs	r2, #0
 8016948:	f7e9 fe7e 	bl	8000648 <__aeabi_dmul>
 801694c:	4b33      	ldr	r3, [pc, #204]	@ (8016a1c <scalbn+0xf4>)
 801694e:	429e      	cmp	r6, r3
 8016950:	4604      	mov	r4, r0
 8016952:	460d      	mov	r5, r1
 8016954:	da0f      	bge.n	8016976 <scalbn+0x4e>
 8016956:	a328      	add	r3, pc, #160	@ (adr r3, 80169f8 <scalbn+0xd0>)
 8016958:	e9d3 2300 	ldrd	r2, r3, [r3]
 801695c:	e01e      	b.n	801699c <scalbn+0x74>
 801695e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8016962:	4291      	cmp	r1, r2
 8016964:	d10b      	bne.n	801697e <scalbn+0x56>
 8016966:	4622      	mov	r2, r4
 8016968:	4620      	mov	r0, r4
 801696a:	4629      	mov	r1, r5
 801696c:	f7e9 fcb6 	bl	80002dc <__adddf3>
 8016970:	4604      	mov	r4, r0
 8016972:	460d      	mov	r5, r1
 8016974:	e022      	b.n	80169bc <scalbn+0x94>
 8016976:	460b      	mov	r3, r1
 8016978:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801697c:	3936      	subs	r1, #54	@ 0x36
 801697e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8016982:	4296      	cmp	r6, r2
 8016984:	dd0d      	ble.n	80169a2 <scalbn+0x7a>
 8016986:	2d00      	cmp	r5, #0
 8016988:	a11d      	add	r1, pc, #116	@ (adr r1, 8016a00 <scalbn+0xd8>)
 801698a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801698e:	da02      	bge.n	8016996 <scalbn+0x6e>
 8016990:	a11d      	add	r1, pc, #116	@ (adr r1, 8016a08 <scalbn+0xe0>)
 8016992:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016996:	a31a      	add	r3, pc, #104	@ (adr r3, 8016a00 <scalbn+0xd8>)
 8016998:	e9d3 2300 	ldrd	r2, r3, [r3]
 801699c:	f7e9 fe54 	bl	8000648 <__aeabi_dmul>
 80169a0:	e7e6      	b.n	8016970 <scalbn+0x48>
 80169a2:	1872      	adds	r2, r6, r1
 80169a4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80169a8:	428a      	cmp	r2, r1
 80169aa:	dcec      	bgt.n	8016986 <scalbn+0x5e>
 80169ac:	2a00      	cmp	r2, #0
 80169ae:	dd08      	ble.n	80169c2 <scalbn+0x9a>
 80169b0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80169b4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80169b8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80169bc:	ec45 4b10 	vmov	d0, r4, r5
 80169c0:	bd70      	pop	{r4, r5, r6, pc}
 80169c2:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80169c6:	da08      	bge.n	80169da <scalbn+0xb2>
 80169c8:	2d00      	cmp	r5, #0
 80169ca:	a10b      	add	r1, pc, #44	@ (adr r1, 80169f8 <scalbn+0xd0>)
 80169cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80169d0:	dac1      	bge.n	8016956 <scalbn+0x2e>
 80169d2:	a10f      	add	r1, pc, #60	@ (adr r1, 8016a10 <scalbn+0xe8>)
 80169d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80169d8:	e7bd      	b.n	8016956 <scalbn+0x2e>
 80169da:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80169de:	3236      	adds	r2, #54	@ 0x36
 80169e0:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80169e4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80169e8:	4620      	mov	r0, r4
 80169ea:	4b0d      	ldr	r3, [pc, #52]	@ (8016a20 <scalbn+0xf8>)
 80169ec:	4629      	mov	r1, r5
 80169ee:	2200      	movs	r2, #0
 80169f0:	e7d4      	b.n	801699c <scalbn+0x74>
 80169f2:	bf00      	nop
 80169f4:	f3af 8000 	nop.w
 80169f8:	c2f8f359 	.word	0xc2f8f359
 80169fc:	01a56e1f 	.word	0x01a56e1f
 8016a00:	8800759c 	.word	0x8800759c
 8016a04:	7e37e43c 	.word	0x7e37e43c
 8016a08:	8800759c 	.word	0x8800759c
 8016a0c:	fe37e43c 	.word	0xfe37e43c
 8016a10:	c2f8f359 	.word	0xc2f8f359
 8016a14:	81a56e1f 	.word	0x81a56e1f
 8016a18:	43500000 	.word	0x43500000
 8016a1c:	ffff3cb0 	.word	0xffff3cb0
 8016a20:	3c900000 	.word	0x3c900000

08016a24 <with_errno>:
 8016a24:	b510      	push	{r4, lr}
 8016a26:	ed2d 8b02 	vpush	{d8}
 8016a2a:	eeb0 8a40 	vmov.f32	s16, s0
 8016a2e:	eef0 8a60 	vmov.f32	s17, s1
 8016a32:	4604      	mov	r4, r0
 8016a34:	f7fa fea4 	bl	8011780 <__errno>
 8016a38:	eeb0 0a48 	vmov.f32	s0, s16
 8016a3c:	eef0 0a68 	vmov.f32	s1, s17
 8016a40:	ecbd 8b02 	vpop	{d8}
 8016a44:	6004      	str	r4, [r0, #0]
 8016a46:	bd10      	pop	{r4, pc}

08016a48 <xflow>:
 8016a48:	4603      	mov	r3, r0
 8016a4a:	b507      	push	{r0, r1, r2, lr}
 8016a4c:	ec51 0b10 	vmov	r0, r1, d0
 8016a50:	b183      	cbz	r3, 8016a74 <xflow+0x2c>
 8016a52:	4602      	mov	r2, r0
 8016a54:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8016a58:	e9cd 2300 	strd	r2, r3, [sp]
 8016a5c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016a60:	f7e9 fdf2 	bl	8000648 <__aeabi_dmul>
 8016a64:	ec41 0b10 	vmov	d0, r0, r1
 8016a68:	2022      	movs	r0, #34	@ 0x22
 8016a6a:	b003      	add	sp, #12
 8016a6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8016a70:	f7ff bfd8 	b.w	8016a24 <with_errno>
 8016a74:	4602      	mov	r2, r0
 8016a76:	460b      	mov	r3, r1
 8016a78:	e7ee      	b.n	8016a58 <xflow+0x10>
 8016a7a:	0000      	movs	r0, r0
 8016a7c:	0000      	movs	r0, r0
	...

08016a80 <__math_uflow>:
 8016a80:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8016a88 <__math_uflow+0x8>
 8016a84:	f7ff bfe0 	b.w	8016a48 <xflow>
 8016a88:	00000000 	.word	0x00000000
 8016a8c:	10000000 	.word	0x10000000

08016a90 <__math_oflow>:
 8016a90:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8016a98 <__math_oflow+0x8>
 8016a94:	f7ff bfd8 	b.w	8016a48 <xflow>
 8016a98:	00000000 	.word	0x00000000
 8016a9c:	70000000 	.word	0x70000000

08016aa0 <_init>:
 8016aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016aa2:	bf00      	nop
 8016aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016aa6:	bc08      	pop	{r3}
 8016aa8:	469e      	mov	lr, r3
 8016aaa:	4770      	bx	lr

08016aac <_fini>:
 8016aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016aae:	bf00      	nop
 8016ab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016ab2:	bc08      	pop	{r3}
 8016ab4:	469e      	mov	lr, r3
 8016ab6:	4770      	bx	lr
