$date
	Sun Oct 23 08:53:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#572982
b1011 &
b1011 %
1$
b1011 !
1"
#572983
0"
#572986
b100010 &
b100010 %
#572990
b10001 &
b10001 %
#572994
b110100 &
b110100 %
#572998
b11010 &
b11010 %
#573002
b1101 &
b1101 %
#573006
b101000 &
b101000 %
#573010
b10100 &
b10100 %
#573014
b1010 &
b1010 %
#573018
b101 &
b101 %
#573022
b10000 &
b10000 %
#573026
b1000 &
b1000 %
#573030
b100 &
b100 %
#573034
b10 &
b10 %
#573038
b1 &
1#
b1 %
#573042
b0 &
b0 %
0#
0$
#1616828
b10100 !
1"
#1616830
b10100 &
b10100 %
1$
#1616831
0"
#1616834
b1010 &
b1010 %
#1616838
b101 &
b101 %
#1616842
b10000 &
b10000 %
#1616846
b1000 &
b1000 %
#1616850
b100 &
b100 %
#1616854
b10 &
b10 %
#1616858
b1 &
b1 %
1#
#1616862
b0 &
0#
b0 %
0$
#2610731
b10 !
1"
#2610734
b10 &
b10 %
1$
#2610735
0"
#2610738
b1 &
b1 %
1#
#2610742
b0 &
0#
b0 %
0$
#4500012
