## Basic Techniques of Integer Arithmetic

Readers who have studied computer arithmetic before will find most of this section to be review.

> 以前研究过计算机算术的读者会发现本节的大部分内容都需要进行回顾。

### Ripple-Carry Addition

Adders are usually implemented by combining multiple copies of simple com- ponents. The natural components for addition are `half adders` and `full adders`. The half adder takes two bits `a` and `b` as input and produces a sum bit `s` and a carry bit `c` out as output. Mathematically, `s` (_a_ + `b`) mod 2, and `c` out (\_a_+ `b`)/2 , where is the floor function. As logic equations, `s ab` + `ab` and `c` out `ab`, where `ab` means `a b` and `a` + `b` means `a b`. The half adder is also called a (2,2) adder, since it takes two inputs and produces two outputs. The full adder

> 通常通过组合多个简单组合的副本来实现加法器。添加的天然组件是 *half adders* 和 *full adders*。半加法器将两个位 *a* 和 *b* 作为输入，并产生一个总和位 *s* 和一个随身携带的 *c_out 作为输出。从数学上讲，\ `s*(` a_ + `b`)mod 2 和*c_out(\ `a* + ` b `)/2，在哪里，地板功能在哪里。作为逻辑方程式，` s ab ` + *ab *和*c` out \ `ab*，其中*ab *表示*a b* and ` a_+ *b* 表示*a b\*。半加法器也称为 A(2,2)加法器，因为它需要两个输入并产生两个输出。完整的加法器

The principal problem in constructing an adder for `n`-bit numbers out of smaller pieces is propagating the carries from one piece to the next. The most obvious way to solve this is with a `ripple-carry adder`, consisting of `n` full adders, as illustrated in [Figure J.1](#_bookmark768). (In the figures in this appendix, the least-significant input of the next adder (the (_i_ + 1)-th adder) with the lower-order carry-in `c` 0 set to 0. Since the low-order carry-in is wired to 0, the low-order adder could be a half adder. Later, however, we will see that setting the low-order carry-in bit to 1 is useful for performing subtraction.

> 从较小的片段构造 `n` 位数字的加法器的主要问题是将进位从一个片段传播到下一个片段。解决这个问题最明显的方法是使用一个 *ripple-carry adder*，它由 *n* 个全加器组成，如[图 J.1](#_bookmark768) 所示。(在本附录的图中，下一个加法器(第 (_i_ + 1) 个加法器)的最低有效输入，其低位进位\_c_0 设置为 0。由于低位进位 连接到 0，低位加法器可以是半加器。不过，稍后我们将看到将低位进位设置为 1 对于执行减法很有用。

In general, the time a circuit takes to produce an output is proportional to the maximum number of logic levels through which a signal travels. However, deter- mining the exact relationship between logic levels and timings is highly technology dependent. Therefore, when comparing adders we will simply compare the number of logic levels in each one. How many levels are there for a ripple-carry adder? It takes two levels to compute `c` 1 from `a` 0 and `b` 0. Then it takes two more levels to compute `c` 2 from `c` 1, `a` 1, `b` 1, and so on, up to `cn`. So, there are a total of 2*n* levels. Typical values of `n` are 32 for integer arithmetic and 53 for double-precision floating point. The ripple-carry adder is the slowest adder, but also the cheapest. It can be built with only `n` simple cells, connected in a simple, regular way.

> 一般而言，电路产生输出所需的时间与信号通过的最大逻辑电平数成正比。然而，确定逻辑电平和时序之间的确切关系高度依赖于技术。因此，在比较加法器时，我们将简单地比较每个加法器中的逻辑级数。纹波进位加法器有多少级？ 从 `a` 0 和 `b` 0 计算 `c` 1 需要两个级别。然后需要两个以上的级别来计算从 `c` 1、`a` 1、`b` 1 等等，直到 `cn` 的 `c` 2。因此，总共有 2*n* 个级别。`n` 的典型值对于整数算术是 32，对于双精度浮点数是 53。纹波进位加法器是最慢的加法器，但也是最便宜的。它可以只用 n 个简单的单元格构建，并以简单、规则的方式连接。

Because the ripple-carry adder is relatively slow compared with the designs discussed in Section J.8, you might wonder why it is used at all. In technologies like CMOS, even though ripple adders take time O(_n_), the constant factor is very small. In such cases short ripple adders are often used as building blocks in larger adders.

> 因为与第 J.8 节中讨论的设计相比，纹波进位加法器相对较慢，您可能想知道为什么要使用它。在 CMOS 等技术中，即使纹波加法器需要时间 O(_n_)，常数因子也非常小。在这种情况下，短纹波加法器通常用作较大加法器的构建块。

![](../media/image775.png)
![](../media/image777.png)

Figure J.1 Ripple-carry adder, consisting of `n` full adders. The carry-out of one full adder is connected to the carry-in of the adder for the next most-significant bit. The carries ripple from the least-significant bit (on the right) to the most-significant bit (on the left).

### Radix-2 Multiplication and Division

The simplest multiplier computes the product of two unsigned numbers, one bit at a time, as illustrated in [Figure J.2(a)](#_bookmark769). The numbers to be multiplied are `an`—1*an*—2⋯*a*0 and `bn`—1*bn*—2⋯*b*0, and they are placed in registers A and B, respectively. Register P is initially 0. Each multiply step has two parts:

> 最简单的乘数计算两个无符号数字的产品，一次是一个位，如[图 J.2(a)](#_bookmark769)所示。要乘以的数字为 *an* -1*an*an*—2⋯*a*a*0 和* bn* -1*bn*—2 —2⋯*b*0，它们分别放置在寄存器 A 和 B 中。寄存器 P 最初为 0。每个乘数步骤都有两个部分：

Multiply Step (_i_) If the least-significant bit of A is 1, then register B, containing `bn`—1*bn*—2⋯*b*0, is added to P; otherwise, 00⋯00 is added to P. The sum is placed back into P.

> 乘步(_i_)如果 A 为 1 的最不明显的位，则添加到 P;否则，将 00 00 00 添加到 P 中。将总和放回 P 中。

1. Registers P and A are shifted right, with the carry-out of the sum being moved into the high-order bit of P, the low-order bit of P being moved into register A, and the rightmost bit of A, which is not used in the rest of the algorithm, being shifted out.

> 1.寄存器 P 和 A 正确地移动，将总和的携带移至 p 的高阶位，p 的低阶位被移至寄存器 a，最右的 a，未在其余算法中使用，被转移出去。

Figure J.2 Block diagram of (a) multiplier and (b) divider for `n`-bit unsigned integers. Each multiplication step consists of adding the contents of P to either B or 0 (depending on the low-order bit of A), replacing P with the sum, and then shifting both P and A one bit right. Each division step involves first shifting P and A one bit left, subtracting B from P, and, if the difference is nonnegative, putting it into P. If the difference is nonnegative, the low-order bit of A is set to 1.

> 图 J.2(a)乘数和(b)_n_-bit 无符号整数的分隔线的框图。每个乘法步骤均包括将 P 的内容添加到 B 或 0(取决于 A 的低阶位)，用总和代替 P，然后将 P 转换为 P 和一个位。每个划分步骤涉及先移动 P 和一位剩下的一个位，从 P 中减去 B，如果差为非负，则将其放入 P 中。如果差为非负数，则 A 的低阶位为 1。

After `n` steps, the product appears in registers P and A, with A holding the lower-order bits.

> 在 *n* 步骤之后，该产品出现在寄存器 P 和 A 中，并持有较低级的位。

The simplest divider also operates on unsigned numbers and produces the quotient bits one at a time. A hardware divider is shown in [Figure J.2(b)](#_bookmark769). To compute `a`/_b_, put `a` in the A register, `b` in the B register, and 0 in the P register and then perform `n` divide steps. Each divide step consists of four parts:

> 最简单的分隔线还可以在未签名的数字上运行，并一次产生一个商。硬件分隔线显示在[图 J.2(b)](#_Bookmark769)中。要计算 *a */_ b_，请将* a*放在 A 寄存器中，*b* 在 B 寄存器中，在 P 寄存器中为 0，然后执行 *n* 划分步骤。每个分隔的步骤包括四个部分：

Divide Step (_i_) Shift the register pair (P,A) one bit left.

> 除以步骤(_i_)移动寄存器对(p，a)剩下一位。

1. Subtract the content of register B (which is `bn`—1*bn*—2⋯*b*0) from register P, putting the result back into P.

> 1.从寄存器 p 中减去寄存器 B 的内容(_bn_ —1*bn*bn*—2⋯*b\*0)，将结果放回 P 中。

2. If the result of step 2 is negative, set the low-order bit of A to 0, otherwise to 1.

> 2.如果步骤 2 的结果为负，则将 a 的低阶位设置为 0，否则将其设置为 1。

3. If the result of step 2 is negative, restore the old value of P by adding the contents of register B back into P.

> 3.如果步骤 2 的结果为负，请通过将寄存器 B 的内容添加到 P 中来恢复 P 的旧值。

After repeating this process `n` times, the A register will contain the quotient, and the P register will contain the remainder. This algorithm is the binary version of the paper-and-pencil method; a numerical example is illustrated in Figure J.3(a).

> 重复此过程 *n* Times 后，A 寄存器将包含商，P 寄存器将包含其余部分。该算法是纸笔方法的二进制版本；数值示例如图 J.3(a)所示。

Notice that the two block diagrams in [Figure J.2](#_bookmark769) are very similar. The main difference is that the register pair (P,A) shifts right when multiplying and left when dividing. By allowing these registers to shift bidirectionally, the same hardware can be shared between multiplication and division.

> 请注意，[图 J.2](#_bookmark769) 中的两个框图非常相似。主要区别在于，寄存器对(P，A)在乘以时向右移动并在分裂时向左移动。通过允许这些寄存器在双向上移动，可以在乘法和除法之间共享相同的硬件。

The division algorithm illustrated in Figure J.3(a) is called `restoring,` because if subtraction by `b` yields a negative result, the P register is restored by adding `b` back in. The restoring algorithm has a variant that skips the restoring step and instead works with the resulting negative numbers. Each step of this `nonrestoring` algorithm has three parts:

> 图 j.3(a)中说明的分区算法称为* restoring，*，因为如果* b *按* b *扣除会产生负结果，则通过将* b *添加添加* b *来恢复 P 寄存器。还原算法具有一个变体，可以跳过恢复步骤和恢复步骤，并且相反，与结果负数合作。此* nonrestoring*算法的每个步骤都有三个部分：

1. If P is negative, set the low-order bit of A to 0, otherwise set it to 1.

> 1.如果 p 为负，则将 a 的低阶位设置为 0，否则将其设置为 1。

After repeating this `n` times, the quotient is in A. If P is nonnegative, it is the remainder. Otherwise, it needs to be restored (i.e., add `b`), and then it will be the remainder. A numerical example is given in Figure J.3(b). Since steps (_i-a_) and (_i- b_) are the same, you might be tempted to perform this common step first, and then test the sign of P. That doesn’t work, since the sign bit can be lost when shifting.

> 重复此 *n* times 后，商在 A 中。如果 P 是非负，则其余部分。否则，需要恢复它(即添加 *b*)，然后将是其余部分。图 J.3(b)中给出了一个数值示例。由于步骤(_i-a_)和(_i-b_)是相同的转移。

Figure J.3 Numerical example of (a) restoring division and (b) nonrestoring division.

> 图 J.3(a)恢复划分和(b)非租赁划分的数值示例。

The explanation for why the nonrestoring algorithm works is this. Let `rk` be the contents of the (P,A) register pair at step `k`, ignoring the quotient bits (which are sim- ply sharing the unused bits of register A). In Figure J.3(a), initially A contains 14, so `r` 0 14. At the end of the first step, `r` 1 28, and so on. In the restoring algorithm, part

> 关于为什么不可思议的算法起作用的解释是这样。令 *rk* 为(p，a)寄存器对的内容，在步骤 *k* 处，忽略了商位(它们正在类似地共享寄存器 a 的未使用位)。在图 j.3(a)中，最初包含 14，因此\ `r` 0 14.在第一步的末尾，\ `r` 1 28 等。在还原算法中，部分

\(i\) computes 2*rk* and then part (ii) 2*rk* 2*nb* (2*nb* since `b` is subtracted from the left half). If 2*rk* 2*nb* 0, both algorithms end the step with identical values in (P,A). If 2*rk* 2*nb* &lt; 0, then the restoring algorithm restores this to 2*rk*, and the next step begins by computing `r` res 2(2*rk*) 2*nb*. In the non-restoring algorithm, 2*rk* 2*nb* is kept as a negative number, and in the next step `r` nonres 2(2*rk* 2*nb*)+ 2*nb* 4*rk* 2*nb r*res. Thus (P,A) has the same bits in both algorithms.

> \(i \)计算 2* rk*，然后 part(ii)2* rk* 2* nb*(2* nb*，因为 *b* 从左半部分减去 *b*)。如果 2* rk* 2* nb* 0，则两种算法在(p，a)中以相同的值结束步骤。如果 2* rk* 2* nb*＆lt;0，然后还原算法将其还原为 2*rk*，下一步开始于计算\ `r` res 2(2*rk*)2*nb*。在非恢复算法中，2*rk*2*nb* 被保留为负数，在下一步中，\ `r` nonres 2(2*rk*rk*rk*2*nb*nb*)+ 2*nb*nb*rk*rk*2*nb r*res。因此(p，a)在两种算法中具有相同的位。

If `a` and `b` are unsigned `n`-bit numbers, hence in the range 0 `a,b` 2*n* 1, then the multiplier in [Figure J.2](#_bookmark769) will work if register P is `n` bits long. However, for division, P must be extended to `n` + 1 bits in order to detect the sign of P. Thus the adder must also have `n` + 1 bits.

> 如果 *a* 和 *b* 是 unsigned `n`-bit 编号，则在范围 0 `a，b` 2* n* 1 中，则[图 J.2]中的乘数(#_bookmark769)将工作，如果寄存器 p 为\_n_ bits 长。但是，对于除法，必须将 p 扩展到 *n* + 1 位才能检测 P 的符号。因此，加法器还必须具有 *n* + 1 位。

Why would anyone implement restoring division, which uses the same hard- ware as nonrestoring division (the control is slightly different) but involves an extra addition? In fact, the usual implementation for restoring division doesn’t actually perform an add in step (_iv_). Rather, the sign resulting from the subtraction is tested at the output of the adder, and only if the sum is nonnegative is it loaded back into the P register.

> 为什么有人会实施恢复部门，该部门使用与非租赁部门相同的硬件(控件略有不同)，但涉及额外的添加？实际上，恢复部门的通常实现实际上并未执行添加步骤(_IV_)。相反，在加法器的输出中测试了扣除产生的符号，并且只有当总和不负时，它才加载回 P 寄存器。

As a final point, before beginning to divide, the hardware must check to see whether the divisor is 0.

> 作为最后一点，在开始分裂之前，硬件必须检查以查看除数是否为 0。

### Signed Numbers

> ###签名数字

There are four methods commonly used to represent signed `n`-bit numbers: `sign magnitude`, `two`’_s complement_, `one`’_s complement_, and `biased`. In the sign magni- tude system, the high-order bit is the sign bit, and the low-order `n` 1 bits are the magnitude of the number. In the two’s complement system, a number and its negative add up to 2*n*. In one’s complement, the negative of a number is obtained by complementing each bit (or, alternatively, the number and its negative add up to 2*n* 1). In each of these three systems, nonnegative numbers are represented in the usual way. In a biased system, nonnegative numbers do not have their usual rep- resentation. Instead, all numbers are represented by first adding them to the bias and then encoding this sum as an ordinary unsigned number. Thus, a negative number `k` can be encoded as long as `k` +bias ≥ 0. A typical value for the bias is 2*n*—1.

> 有四种常用方法来表示带符号的 "n" 位数字： "sign magnitude" 、 "two" _s complement_、 "one" _s complement_ 和 "biased" 。在符号量级系统中，高位为符号位，低位'n'1 位为数的大小。在二进制补码系统中，一个数及其负数加起来为 2*n*。在一个补码中，一个数的负数是通过对每一位进行补码获得的(或者，该数及其负数加起来等于 2*n*1)。在这三个系统中的每一个中，非负数都以通常的方式表示。在有偏系统中，非负数没有它们通常的表示法。相反，所有数字都通过首先将它们添加到偏差中然后将此和编码为普通无符号数来表示。因此，只要 "k" +bias ≥ 0，就可以对负数 "k" 进行编码。偏置的典型值为 2*n*—1。

Example Using 4-bit numbers (_n_ 4), if `k` 3 (or in binary, `k` 00112), how is `k` expressed in each of these formats?

_Answer_ In signed magnitude, the leftmost bit in `k` = 00112 is the sign bit, so flip it to 1: —_k_ is represented by 10112. In two’s complement, `k` + 11012 = 2*n* = 16. So — `k` is repre- sented by 11012. In one’s complement, the bits of `k` = 00112 are flipped, so— `k` is represented by 11002. For a biased system, assuming a bias of 2*n*—1 = 8, `k` is <u>represented by `k` +bias =</u> <u>10112, and—</u> <u>_k_ by —</u> <u>_k_ +bias=</u> <u>01012.</u>

The most widely used system for representing integers, two’s complement, is the system we will use here. One reason for the popularity of two’s complement is that it makes signed addition easy: Simply discard the carry-out from the highorder bit. To add 5 + 2, for example, add 01012 and 11102 to obtain 00112, resulting in the correct value of 3. A useful formula for the value of a two’s complement number `an`—1*an*—2⋯*a*1*a*0 is

> 代表整数的最广泛使用的系统，两者的补充是我们将在这里使用的系统。两者补充的受欢迎程度的一个原因之一是，它使签名的加法变得容易：只需从高级钻头上丢弃随身携带即可。A\*0 是

As an illustration of this formula, the value of 11012 as a 4-bit two’s complement number is 1 23 +1 22 +0 21 +1 20 8+ 4 + 1 3, confirming the result of the example above.

> 作为此公式的例证，11012 作为 4 位两位补充号的值为 1 23 +1 22 +0 21 +1 20 8+ 4 +1 3，证实了上面示例的结果。

_Overflow_ occurs when the result of the operation does not fit in the represen- tation being used. For example, if unsigned numbers are being represented using 4 bits, then 6 01102 and 11 10112. Their sum (17) overflows because its binary equivalent (100012) doesn’t fit into 4 bits. For unsigned numbers, detecting over- flow is easy; it occurs exactly when there is a carry-out of the most-significant bit. For two’s complement, things are trickier: Overflow occurs exactly when the carry into the high-order bit is different from the (to be discarded) carry-out of the high- order bit. In the example of 5 + 2 above, a 1 is carried both into and out of the leftmost bit, avoiding overflow.

> 当操作的结果不适合正在使用的表示时，就会发生*溢出*。例如，如果无符号数使用 4 位表示，则 6 01102 和 11 10112。它们的和 (17) 溢出，因为它的二进制等价物 (100012) 不适合 4 位。对于无符号数，检测溢出很容易；它恰好在最高有效位出现进位时发生。对于二进制补码，事情就更棘手了：当进入高位的进位不同于高位的进位(被丢弃)时，就会发生溢出。在上面的 5 + 2 的例子中，1 进出最左边的位，避免溢出。

Negating a two’s complement number involves complementing each bit and then adding 1. For instance, to negate 00112, complement it to get 11002 and then add 1 to get 11012. Thus, to implement `a b` using an adder, simply feed `a` and `b` (where `b` is the number obtained by complementing each bit of `b`) into the adder and set the low-order, carry-in bit to 1. This explains why the rightmost adder in [Figure J.1](#_bookmark768) is a full adder.

> 否定两个的补充编号涉及补充每个位，然后添加 1。其中 *b* 是通过将 *b* 的每一点补充到加法器中获得的数字，并将低序，随身携带位设置为 1。这解释了为什么[图 J.1](#_bookmark768) 中最右边的加法器是一个完整的加法器。

Multiplying two’s complement numbers is not quite as simple as adding them. The obvious approach is to convert both operands to be nonnegative, do an unsigned multiplication, and then (if the original operands were of opposite signs) negate the result. Although this is conceptually simple, it requires extra time and hardware. Here is a better approach: Suppose that we are multiplying `a` times `b` using the hardware shown in [Figure J.2(a)](#_bookmark769). Register A is loaded with the number `a;` B is loaded with `b.` Since the content of register B is always `b`, we will use B and `b` interchangeably. If B is potentially negative but A is nonnegative, the only change needed to convert the unsigned multiplication algorithm into a two’s com- plement one is to ensure that when P is shifted, it is shifted arithmetically; that is, the bit shifted into the high-order bit of P should be the sign bit of P (rather than the carry-out from the addition). Note that our `n`-bit-wide adder will now be adding `n`-bit two’s complement numbers between 2*n*—1 and 2*n*—1 1.

> 乘以两个的补充数字并不像添加它们那么简单。显而易见的方法是将两个操作数转换为无负，执行无符号乘法，然后(如果原始操作数为相反的符号)否定结果。尽管这在概念上很简单，但需要额外的时间和硬件。这是一种更好的方法：假设我们使用[图 J.2(a)]中显示的硬件(#_bookmark769)中所示的硬件来增加\_a_ times `b`。寄存器 A 加载数字 *a; * B 加载* b.*，因为寄存器 B 的内容始终为* b*，我们将互换使用 B 和 *B*。如果 B 可能为负，但 A 是非负的，则将无符号乘法算法转换为两个的组合所需的唯一变化是确保当 p 移动时，它会在算术上移动；也就是说，位的位转移到 p 的高阶位应该是 p 的符号(而不是添加的携带)。请注意，我们的 *n*-bit wide 加法器现在将添加 *n*-bit 二的补充数字在 2*n*-1 和 2*n*–1 1 之间。

Next, suppose `a` is negative. The method for handling this case is called `Booth` `recoding`. Booth recoding is a very basic technique in computer arithmetic and will play a key role in [Section J.9](#speeding-up-integer-multiplication-and-division). The algorithm on page J-4 computes `a b` by examining the bits of `a` from least significant to most significant. For example, if `a` = 7 = 01112, then step (_i_) will successively add B, add B, add B, and add 0. Booth recoding "recodes" the number 7 as 8 — 1 = 10002 — 00012 = 1001, where 1

> 接下来，假设 *a* 是负面的。处理此情况的方法称为 *booth\_\_recoding*。Booth Recoding 是计算机算术中非常基本的技术，将在[J.9 节](＃加速 - 授权 - 属性和划分)中发挥关键作用。Page J-4 上的算法通过检查 *a* 的位从最不重要到最显着来计算 *a b*。例如，如果 *a* = 7 = 01112，则步骤(_i_)将依次添加 B，添加 B，添加 B 和添加 0。展位重新编码 "重新编码" AS 8 - 1 = 10002 - 00012 = 1001，其中 1

represents 1. This gives an alternative way to compute `a b`, namely, successively subtract B, add 0, add 0, and add B. This is more complicated than the unsigned algo- rithm on page J-4, since it uses both addition and subtraction. The advantage shows up for negative values of `a`. With the proper recoding, we can treat `a` as though it were unsigned. For example, take `a` 4 11002. Think of 11002 as the unsigned number 12, and recode it as 12 16 4 100002 01002 10100. If the multiplication algorithm is only iterated `n` times (_n_ 4 in this case), the high-order digit is ignored, and we end up subtracting 01002 4 times the multiplier—exactly the right answer. This suggests that multiplying using a recoded form of `a` will work equally well for both positive and negative numbers. And, indeed, to deal with negative values of `a`, all that is required is to sometimes subtract `b` from P, instead of adding either `b` or 0 to P. Here are the precise rules: If the initial content of A is `an`—1⋯*a*0, then at the *i*th multiply step the low-order bit of register A is `ai`, and step (_i_) in the multiplication algorithm becomes:

> 代表 1.这提供了一种计算 *a b* 的替代方法，即，依次减去 b，add 0，add 0 和添加 B。这比 J-4 页上的未签名的算法更为复杂，因为它使用了两种添加和减法。对于 *a* 的负值而显示的优势。通过适当的重新编码，我们可以对待 *a*，就像没有签名一样。例如，以 *a* 411002。将 11002 视为无签名的编号 12，然后将其重新将其重新描述为 12 16 4 100002 0100210100。如果乘法算法仅为迭代 *n* times(在这种情况下为 *n* 4)，则是高级 digit 被忽略了，我们最终减去 01002 乘数 4 倍，这是正确的答案。这表明，使用 *a* 的重新编码形式乘以对正数和负数的乘积也同样好。而且，实际上，要处理 *a* 的负值，所需的只是有时是从 p 中减去 *b*，而不是将 *b* 或 0 添加到 P 中。这是确切的规则：如果 A 的初始内容为 *an* -1⋯*a*0，然后在 *i*th 乘数步骤中，寄存器 A 的低阶位为 *ai\_\_，而乘法算法中的步骤(\_i*)变为：

Example When multiplying 6 times 5, what is the sequence of values in the (P,A) register pair?

Figure J.4 Numerical example of Booth recoding. Multiplication of `a` 6 by `b` 5 to get 30.

The four prior cases can be restated as saying that in the *i*th step you should add (_ai_—1 `ai`)B to P. With this observation, it is easy to verify that these rules work, because the result of all the additions is

> 可以将四种先前情况重申为说，在 *i *第三步中，您应该添加(\_ai\__-1 `ai`)b 到 P。通过此观察，很容易验证这些规则是否有效，因为所有的结果添加是

Using [Equation J.2.3](#_bookmark770) (page J-8) together with `a`—1 0, the right-hand side is seen to be the value of `b a` as a two’s complement number.

> 使用[等式 j.2.3](#_bookmark770)(j-8 页)与 *a*-1 0 一起，右侧被视为 *b a* 的值是两个补充号。

The simplest way to implement the rules for Booth recoding is to extend the A register one bit to the right so that this new bit will contain `ai`—1. Unlike the naive method of inverting any negative operands, this technique doesn’t require extra steps or any special casing for negative operands. It has only slightly more control logic. If the multiplier is being shared with a divider, there will already be the capa- bility for subtracting `b`, rather than adding it. To summarize, a simple method for handling two’s complement multiplication is to pay attention to the sign of P when shifting it right, and to save the most recently shifted-out bit of A to use in deciding whether to add or subtract `b` from P.

> 实施展位重新编码规则的最简单方法是向右扩展 A 寄存器位，以便此新位将包含 *ai* —1。与将任何负面操作数倒置的天真方法不同，该技术不需要额外的步骤或负面操作数的任何特殊套管。它只有更多的控制逻辑。如果乘数与分隔线共享，则已经存在减去 *b* 的能力，而不是添加它。总而言之，处理两种补体乘法的一种简单方法是在正确移动时注意 p 的符号，并保存最新移动的 a 用于决定是从 P 中添加还是从 P 中添加 *b* 的 a 的最新位置。

Booth recoding is usually the best method for designing multiplication hardware that operates on signed numbers. For hardware that doesn’t directly implement it, however, performing Booth recoding in software or microcode is usually too slow because of the conditional tests and branches. If the hardware supports arithmetic shifts (so that negative `b` is handled correctly), then the following method can be used. Treat the multiplier `a` as if it were an unsigned number, and perform the first `n` 1 multiply steps using the algorithm on page J-4. If `a` &lt; 0 (in which case there will be a 1 in the low-order bit of the A register at this point), then subtract `b` from P; otherwise (_a_ 0), neither add nor subtract. In either case, do a final shift (for a total of `n` shifts). This works because it amounts to multiplying `b` by `an`—12*n*—1 + ⋯ + `a` 12+ `a` 0, which is the value of `an`—1⋯*a*0 as a two’s complement number by [Equation J.2.3](#_bookmark770). If the hardware doesn’t support arithmetic shift, then converting the operands to be nonnegative is probably the best approach.

> 展位重新编码通常是设计在签名数字上运行的乘法硬件的最佳方法。但是，对于无法直接实施它的硬件，由于有条件的测试和分支，在软件或微码中进行展位通常太慢了。如果硬件支持算术偏移(以便正确处理负 *b*)，则可以使用以下方法。将乘数 *a* 视为无符号数字，并使用第 J-4 页上的算法执行第一个 *n* 1 乘数步骤。如果 *a*＆lt;0(在这种情况下，此时 A 寄存器的低阶位将有 1 个)，然后从 P 中减去 *b*；否则(_a_ 0)，既不添加也不减。在任何一种情况下，要进行最后一班(总共 *n* 换档)。之所以起作用，是因为它等于将 *b* 乘以 *an* -12*n*—1 +⋯ + `a` 12 + \ `a` 0，这是\ `an` -1⋯*a*a*a*a*a*a 作为两个补充号的值，通过[等式 J.2.2.3](%EF%BC%83_Bookmark770)。如果硬件不支持算术转移，那么将操作数转换为非负转换可能是最好的方法。

Two final remarks: A good way to test a signed-multiply routine is to try 2*n*—1 2*n*—1, since this is the only case that produces a 2*n* 1 bit result. Unlike multiplication, division is usually performed in hardware by converting the operands to be nonnegative and then doing an unsigned divide. Because divi- sion is substantially slower (and less frequent) than multiplication, the extra time used to manipulate the signs has less impact than it does on multiplication.

> 两个最后的言论：测试签名的多种例行程序的一种好方法是尝试 2*n*–1 2*n*–1，因为这是唯一产生 2*n*1 位结果的情况。与乘法不同，通常通过将操作数转换为非负情况然后进行无符号划分来执行划分。由于分区的速度比乘法较慢(并且频率较低)，因此用来操纵标志的额外时间比对乘法的影响要小。

### Systems Issues

When designing an instruction set, a number of issues related to integer arithmetic need to be resolved. Several of them are discussed here.

> 在设计指令集时，需要解决与整数算术有关的许多问题。其中一些在这里讨论。

First, what should be done about integer overflow? This situation is compli- cated by the fact that detecting overflow differs depending on whether the operands are signed or unsigned integers. Consider signed arithmetic first. There are three approaches: Set a bit on overflow, trap on overflow, or do nothing on overflow. In the last case, software has to check whether or not an overflow occurred. The most convenient solution for the programmer is to have an enable bit. If this bit is turned on, then overflow causes a trap. If it is turned off, then overflow sets a bit (or, alter- natively, have two different add instructions). The advantage of this approach is that both trapping and nontrapping operations require only one instruction. Fur- thermore, as we will see in [Section J.7](#more-on-floating-point-arithmetic), this is analogous to how the IEEE floating-point standard handles floating-point overflow. Figure J.5 shows how some common machines treat overflow.

> 首先，整数溢出应该怎么办？由于操作数是签名还是未签名的整数，检测到溢出的事实可以弥补这种情况。首先考虑签名算术。有三种方法：设置一些溢出，陷阱溢出或在溢出上什么都不做。在最后一个情况下，软件必须检查是否发生溢出。对于程序员来说，最方便的解决方案是获得一个启用。如果打开此位，则溢出会导致陷阱。如果关闭它，则溢出设置(或更改为有两个不同的添加说明)。这种方法的优点是，陷阱和非捕获操作都只需要一项指令。正如我们将在 [J.7 节](%EF%BC%83%E6%B5%AE%E5%8A%A8%E7%82%B9%E7%AE%97%E6%9C%AF%E4%B8%AD)中看到的那样，这与 IEEE 浮点标准手柄浮点溢出相似。图 J.5 显示了一些常见机器如何处理溢出。

What about unsigned addition? Notice that none of the architectures in Figure J.5 traps on unsigned overflow. The reason for this is that the primary use of unsigned arithmetic is in manipulating addresses. It is convenient to be able to subtract from an unsigned address by adding. For example, when `n` 4, we can subtract 2 from the unsigned address 10 10102 by adding 14 11102. This generates an overflow, but we would not want a trap to be generated.

> 那无签名的添加呢？请注意，图 J.5 中没有架构在未签名的溢出上陷阱。原因是未签名算术的主要用途是在操纵地址中。能够通过添加从未签名的地址中减去很方便。例如，当 *n* 4 时，我们可以通过添加 14 11102 从无符号地址 10 10102 中减去 2。这会产生溢出，但是我们不希望生成陷阱。

A second issue concerns multiplication. Should the result of multiplying two `n`-bit numbers be a 2*n*-bit result, or should multiplication just return the low-order `n` bits, signaling overflow if the result doesn’t fit in `n` bits? An argument in favor of an `n`-bit result is that in virtually all high-level languages, multiplication is an oper- ation in which arguments are integer variables and the result is an integer variable of the same type. Therefore, compilers won’t generate code that utilizes a double- precision result. An argument in favor of a 2*n*-bit result is that it can be used by an assembly language routine to substantially speed up multiplication of multiple- precision integers (by about a factor of 3).

> 第二个问题涉及乘法。乘以两个 *n*-bit 编号的结果是 2*n*bit 的结果，还是应该乘法返回低阶 *n* 位，如果结果不适合 *n* 位，则信号溢出？支持 *n*-bit 结果的一个参数是，在几乎所有高级语言中，乘法是一个操作，其中参数是整数变量，结果是同一类型的整数变量。因此，编译器不会生成使用双精度结果的代码。支持 2*n*bit 结果的参数是，可以通过汇编语言例行程序将其用于实质上加快多精度整数的乘法(约为 3 倍)。

A third issue concerns machines that want to execute one instruction every cycle. It is rarely practical to perform a multiplication or division in the same amount of time that an addition or register-register move takes. There are three possible approaches to this problem. The first is to have a single-cycle `multiply-step` instruction. This might do one step of the Booth algorithm. The second approach is to do integer multipli- cation in the floating-point unit and have it be part of the floating-point instruction set.

> 第三个问题涉及希望在每个周期执行一项指令的机器。在与增加或注册注册的移动相同的时间内执行乘法或划分很少。解决这个问题有三种可能的方法。首先是具有单周期 *multiply-step* 指令。这可能会迈出展位算法的一步。第二种方法是在浮点单元中进行整数乘以，并成为浮点指令集的一部分。

Figure J.5 Summary of how various machines handle integer overflow. Both the 8086 and SPARC have an instruc- tion that traps if the V bit is set, so the cost of trapping on overflow is one extra instruction.

> 图 J.5 各种机器如何处理整数溢出的摘要。8086 和 SPARC 都有一个指令，如果设置了 V 位，则可以捕获捕获，因此陷入溢出的成本是一项额外的指示。

(This is what DLX does.) The third approach is to have an autonomous unit in the CPU do the multiplication. In this case, the result either can be guaranteed to be deliv- ered in a fixed number of cycles—and the compiler charged with waiting the proper amount of time—or there can be an interlock. The same comments apply to division as well. As examples, the original SPARC had a multiply-step instruction but no divide-step instruction, while the MIPS R3000 has an autonomous unit that does mul- tiplication and division (newer versions of the SPARC architecture added an integer multiply instruction). The designers of the HP Precision Architecture did an espe- cially thorough job of analyzing the frequency of the operands for multiplication and division, and they based their multiply and divide steps accordingly. (See [Magenheimer et al. [1988]](#_bookmark825) for details.)

> (这就是 DLX 的作用。)第三种方法是在 CPU 中具有自主单元进行乘法。在这种情况下，可以保证在固定数量的周期中确保结果 - 以及收取适当时间的编译器，或者可以互锁。同样的评论也适用于部门。作为示例，原始的 SPARC 具有多步指令，但没有分割步骤指令，而 MIPS R3000 具有进行操作和分裂的自主单元(SPARC 体系结构的较新版本添加了整数多重指令)。HP Precision 体系结构的设计师在分析操作数的乘法和划分的频率方面做出了彻底的彻底工作，并且他们基于相应的乘法和划分步骤。(请参阅[Magenheimer 等人。

The final issue involves the computation of integer division and remainder for negative numbers. For example, what is 5 DIV 3 and 5 MOD 3? When computing `x` DIV `y` and `x` MOD `y`, negative values of `x` occur frequently enough to be worth some careful consideration. (On the other hand, negative values of `y` are quite rare.) If there are built-in hardware instructions for these operations, they should corre- spond to what high-level languages specify. Unfortunately, there is no agreement among existing programming languages. See Figure J.6.

> 最后一个问题涉及整数划分的计算以及负数的余数。例如，5 Div 3 和 5 mod 3 是什么？当计算 *x* div *y* 和 *x* mod *y* 时，*x* 的负值经常发生足够多，值得一定的考虑。(另一方面，*y* 的负值非常罕见。)如果有这些操作的内置硬件说明，则应符合高级语言指定的内容。不幸的是，现有的编程语言之间没有达成共识。参见图 J.6。

One definition for these expressions stands out as clearly superior, namely, `x` DIV `y` =\|_x_/*y*∫, so that 5 DIV 3 = 1 and —5 DIV 3 =— 2. And MOD should satisfy `x` =(_x_ DIV `y`) × `y` + `x` MOD `y`, so that `x` MOD `y` ≥ 0. Thus, 5 MOD 3 = 2, and —5 MOD 3 = 1. Some of the many advantages of this definition are as follows:

1. A calculation to compute an index into a hash table of size `N` can use MOD `N` and be guaranteed to produce a valid index in the range from 0 to `N` — 1.
2. In graphics, when converting from one coordinate system to another, there is no "glitch" near 0. For example, to convert from a value `x` expressed in a system that uses 100 dots per inch to a value `y` on a bitmapped display with 70 dots per inch, the formula `y` (70 `x)` DIV 100 maps one or two `x` coordinates into each `y` coordinate. But if DIV were defined as in Pascal to be `x`/_y_ rounded to 0, then 0 would have three different points (—1, 0, 1) mapped into it.
3. `x` MOD 2*k* is the same as performing a bitwise AND with a mask of `k` bits, and `x` DIV 2*k* is the same as doing a `k`-bit arithmetic right shift.

Figure J.6 Examples of integer division and integer remainder in various program- ming languages.

Finally, a potential pitfall worth mentioning concerns multiple-precision addi- tion. Many instruction sets offer a variant of the add instruction that adds three operands: two `n`-bit numbers together with a third single-bit number. This third number is the carry from the previous addition. Since the multiple-precision num- ber will typically be stored in an array, it is important to be able to increment the array pointer without destroying the carry bit.

> 最后，值得一提的潜在陷阱是多精确的增加。许多指令集提供了添加三个操作数的添加指令的变体：两个 *n*-bit 编号和第三个单位号码。第三个数字是上一个添加的携带。由于多精度数字通常会存储在数组中，因此能够在不破坏随身携带位的情况下增加数组指针很重要。
