Drill report for /home/dolbeau/SPARC/SBusFPGA/sbus-to-ztex/sbus-to-ztex.kicad_pcb
Created on Fri Jul  2 17:38:37 2021

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  B.Cu                      back


Drill file 'sbus-to-ztex-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0.40mm  0.016"  (116 holes)
    T2  0.60mm  0.024"  (2 holes)  (with 2 slots)
    T3  0.80mm  0.031"  (96 holes)
    T4  0.85mm  0.033"  (2 holes)
    T5  0.90mm  0.035"  (14 holes)
    T6  1.02mm  0.040"  (6 holes)
    T7  1.14mm  0.045"  (128 holes)
    T8  1.19mm  0.047"  (12 holes)
    T9  1.20mm  0.047"  (3 holes)

    Total plated holes count 379


Drill file 'sbus-to-ztex-NPTH.drl' contains
    unplated through holes:
    =============================================================

    Total unplated holes count 0
