<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::MCRegisterInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#friends">Friends</a> &#124;
<a href="classllvm_1_1MCRegisterInfo-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::MCRegisterInfo Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...">MCRegisterInfo</a> base class - We assume that the target defines a static array of <a class="el" href="structllvm_1_1MCRegisterDesc.html" title="MCRegisterDesc - This record contains information about a particular register.">MCRegisterDesc</a> objects that represent all of the machine registers that the target has.  
 <a href="classllvm_1_1MCRegisterInfo.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="MCRegisterInfo_8h_source.html">llvm/MC/MCRegisterInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::MCRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1MCRegisterInfo__inherit__graph.png" border="0" usemap="#allvm_1_1MCRegisterInfo_inherit__map" alt="Inheritance graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">DiffListIterator</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html" title="DiffListIterator - Base iterator class that can traverse the differentially encoded register and regu...">DiffListIterator</a> - Base iterator class that can traverse the differentially encoded register and regunit lists in DiffLists.  <a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html" title="DwarfLLVMRegPair - Emitted by tablegen so Dwarf&lt;-&gt;LLVM reg mappings can be performed with a binary se...">DwarfLLVMRegPair</a> - Emitted by tablegen so Dwarf&lt;-&gt;LLVM reg mappings can be performed with a binary search.  <a href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html" title="SubRegCoveredBits - Emitted by tablegen: bit range covered by a subreg index, -1 in any being invalid...">SubRegCoveredBits</a> - Emitted by tablegen: bit range covered by a subreg index, -1 in any being invalid.  <a href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a2e6b96b6675dc76cace9e66fe7a5d829"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a2e6b96b6675dc76cace9e66fe7a5d829">regclass_iterator</a> = <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *</td></tr>
<tr class="separator:a2e6b96b6675dc76cace9e66fe7a5d829"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a989859615fcb74989b4f978c4d227a03"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a989859615fcb74989b4f978c4d227a03">InitMCRegisterInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> *<a class="el" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>, <a class="el" href="classunsigned.html">unsigned</a> NR, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, <a class="el" href="classunsigned.html">unsigned</a> PC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *<a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>(*RURoots)[2], <a class="el" href="classunsigned.html">unsigned</a> NRU, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *DL, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> *RUMS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *Strings, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *ClassStrings, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint16_t *SubIndices, <a class="el" href="classunsigned.html">unsigned</a> NumIndices, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a> *SubIdxRanges, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint16_t *RET)</td></tr>
<tr class="memdesc:a989859615fcb74989b4f978c4d227a03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize <a class="el" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...">MCRegisterInfo</a>, called by TableGen auto-generated routines.  <a href="classllvm_1_1MCRegisterInfo.html#a989859615fcb74989b4f978c4d227a03">More...</a><br /></td></tr>
<tr class="separator:a989859615fcb74989b4f978c4d227a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7c254cf3539a51c7d3170e13e84e471"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab7c254cf3539a51c7d3170e13e84e471">mapLLVMRegsToDwarfRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *Map, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <a class="el" href="classbool.html">bool</a> isEH)</td></tr>
<tr class="memdesc:ab7c254cf3539a51c7d3170e13e84e471"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to initialize LLVM register to Dwarf register number mapping.  <a href="classllvm_1_1MCRegisterInfo.html#ab7c254cf3539a51c7d3170e13e84e471">More...</a><br /></td></tr>
<tr class="separator:ab7c254cf3539a51c7d3170e13e84e471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b44c113e5e36696965e0a8e237d8644"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a1b44c113e5e36696965e0a8e237d8644">mapDwarfRegsToLLVMRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *Map, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <a class="el" href="classbool.html">bool</a> isEH)</td></tr>
<tr class="memdesc:a1b44c113e5e36696965e0a8e237d8644"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to initialize Dwarf register to LLVM register number mapping.  <a href="classllvm_1_1MCRegisterInfo.html#a1b44c113e5e36696965e0a8e237d8644">More...</a><br /></td></tr>
<tr class="separator:a1b44c113e5e36696965e0a8e237d8644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f3252bc2159a64bbcdbae4691fa6873"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a6f3252bc2159a64bbcdbae4691fa6873">mapLLVMRegToSEHReg</a> (<a class="el" href="classunsigned.html">unsigned</a> LLVMReg, int SEHReg)</td></tr>
<tr class="memdesc:a6f3252bc2159a64bbcdbae4691fa6873"><td class="mdescLeft">&#160;</td><td class="mdescRight">mapLLVMRegToSEHReg - Used to initialize LLVM register to SEH register number mapping.  <a href="classllvm_1_1MCRegisterInfo.html#a6f3252bc2159a64bbcdbae4691fa6873">More...</a><br /></td></tr>
<tr class="separator:a6f3252bc2159a64bbcdbae4691fa6873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fb1a5d3a84e42014f1897299a16bff5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a0fb1a5d3a84e42014f1897299a16bff5">mapLLVMRegToCVReg</a> (<a class="el" href="classunsigned.html">unsigned</a> LLVMReg, int CVReg)</td></tr>
<tr class="separator:a0fb1a5d3a84e42014f1897299a16bff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a758d45bde370f01301aa10897a511267"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a758d45bde370f01301aa10897a511267">getRARegister</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a758d45bde370f01301aa10897a511267"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method should return the register where the return address can be found.  <a href="classllvm_1_1MCRegisterInfo.html#a758d45bde370f01301aa10897a511267">More...</a><br /></td></tr>
<tr class="separator:a758d45bde370f01301aa10897a511267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95b3ba52641c77bef4b20630b1726863"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a95b3ba52641c77bef4b20630b1726863">getProgramCounter</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a95b3ba52641c77bef4b20630b1726863"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register which is the program counter.  <a href="classllvm_1_1MCRegisterInfo.html#a95b3ba52641c77bef4b20630b1726863">More...</a><br /></td></tr>
<tr class="separator:a95b3ba52641c77bef4b20630b1726863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a0dedb67ba91848b86fa102fddfd618"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a2a0dedb67ba91848b86fa102fddfd618">operator[]</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2a0dedb67ba91848b86fa102fddfd618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd89a8d00e57a02677b3278cf77e1fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a8cd89a8d00e57a02677b3278cf77e1fb">get</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8cd89a8d00e57a02677b3278cf77e1fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provide a get method, equivalent to [], but more useful with a pointer to this object.  <a href="classllvm_1_1MCRegisterInfo.html#a8cd89a8d00e57a02677b3278cf77e1fb">More...</a><br /></td></tr>
<tr class="separator:a8cd89a8d00e57a02677b3278cf77e1fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dadd03ccbdcec7e6bfef5f65deee611"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a3dadd03ccbdcec7e6bfef5f65deee611">getSubReg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3dadd03ccbdcec7e6bfef5f65deee611"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the physical register number of sub-register "Index" for physical register RegNo.  <a href="classllvm_1_1MCRegisterInfo.html#a3dadd03ccbdcec7e6bfef5f65deee611">More...</a><br /></td></tr>
<tr class="separator:a3dadd03ccbdcec7e6bfef5f65deee611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab46223740abdf134288bb54e09b361c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab46223740abdf134288bb54e09b361c2">getMatchingSuperReg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> SubIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab46223740abdf134288bb54e09b361c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg.  <a href="classllvm_1_1MCRegisterInfo.html#ab46223740abdf134288bb54e09b361c2">More...</a><br /></td></tr>
<tr class="separator:ab46223740abdf134288bb54e09b361c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2ea5bfc0ef3badd1de7a50d190adba3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ae2ea5bfc0ef3badd1de7a50d190adba3">getSubRegIndex</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo, <a class="el" href="classunsigned.html">unsigned</a> SubRegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae2ea5bfc0ef3badd1de7a50d190adba3"><td class="mdescLeft">&#160;</td><td class="mdescRight">For a given register pair, return the sub-register index if the second register is a sub-register of the first.  <a href="classllvm_1_1MCRegisterInfo.html#ae2ea5bfc0ef3badd1de7a50d190adba3">More...</a><br /></td></tr>
<tr class="separator:ae2ea5bfc0ef3badd1de7a50d190adba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a07fa5d83bbdde00209bd67ca61999d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a0a07fa5d83bbdde00209bd67ca61999d">getSubRegIdxSize</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0a07fa5d83bbdde00209bd67ca61999d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size of the bit range covered by a sub-register index.  <a href="classllvm_1_1MCRegisterInfo.html#a0a07fa5d83bbdde00209bd67ca61999d">More...</a><br /></td></tr>
<tr class="separator:a0a07fa5d83bbdde00209bd67ca61999d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5f8fcf4162523b2f9ff357da46b4555"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab5f8fcf4162523b2f9ff357da46b4555">getSubRegIdxOffset</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab5f8fcf4162523b2f9ff357da46b4555"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the offset of the bit range covered by a sub-register index.  <a href="classllvm_1_1MCRegisterInfo.html#ab5f8fcf4162523b2f9ff357da46b4555">More...</a><br /></td></tr>
<tr class="separator:ab5f8fcf4162523b2f9ff357da46b4555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18f9f0154c80de900cd576f4c4419b9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a18f9f0154c80de900cd576f4c4419b9a">getName</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a18f9f0154c80de900cd576f4c4419b9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the human-readable symbolic target-specific name for the specified physical register.  <a href="classllvm_1_1MCRegisterInfo.html#a18f9f0154c80de900cd576f4c4419b9a">More...</a><br /></td></tr>
<tr class="separator:a18f9f0154c80de900cd576f4c4419b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af946f316ed42f8b5eb99735a3b587ab5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af946f316ed42f8b5eb99735a3b587ab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of registers this target has (useful for sizing arrays holding per register information)  <a href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">More...</a><br /></td></tr>
<tr class="separator:af946f316ed42f8b5eb99735a3b587ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04922e6bf2f754ccfad845d7a0ec00a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a04922e6bf2f754ccfad845d7a0ec00a0">getNumSubRegIndices</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a04922e6bf2f754ccfad845d7a0ec00a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of sub-register indices understood by the target.  <a href="classllvm_1_1MCRegisterInfo.html#a04922e6bf2f754ccfad845d7a0ec00a0">More...</a><br /></td></tr>
<tr class="separator:a04922e6bf2f754ccfad845d7a0ec00a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c0e50e50918b2c91b99e1188d41c901"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">getNumRegUnits</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1c0e50e50918b2c91b99e1188d41c901"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of (native) register units in the target.  <a href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">More...</a><br /></td></tr>
<tr class="separator:a1c0e50e50918b2c91b99e1188d41c901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc77c06476fcf00d4f1d9640c1d52936"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acc77c06476fcf00d4f1d9640c1d52936">getDwarfRegNum</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNum, <a class="el" href="classbool.html">bool</a> isEH) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acc77c06476fcf00d4f1d9640c1d52936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a target register to an equivalent dwarf register number.  <a href="classllvm_1_1MCRegisterInfo.html#acc77c06476fcf00d4f1d9640c1d52936">More...</a><br /></td></tr>
<tr class="separator:acc77c06476fcf00d4f1d9640c1d52936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67c7a47fd291f4fe6e4f6ca1d74076b1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a67c7a47fd291f4fe6e4f6ca1d74076b1">getLLVMRegNum</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNum, <a class="el" href="classbool.html">bool</a> isEH) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a67c7a47fd291f4fe6e4f6ca1d74076b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a dwarf register back to a target register.  <a href="classllvm_1_1MCRegisterInfo.html#a67c7a47fd291f4fe6e4f6ca1d74076b1">More...</a><br /></td></tr>
<tr class="separator:a67c7a47fd291f4fe6e4f6ca1d74076b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f7f9ba254052c7b6f35b12ab3d0057b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a6f7f9ba254052c7b6f35b12ab3d0057b">getLLVMRegNumFromEH</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNum) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6f7f9ba254052c7b6f35b12ab3d0057b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a DWARF EH register back to a target register (same as getLLVMRegNum(RegNum, true)) but return -1 if there is no mapping, rather than asserting that there must be one.  <a href="classllvm_1_1MCRegisterInfo.html#a6f7f9ba254052c7b6f35b12ab3d0057b">More...</a><br /></td></tr>
<tr class="separator:a6f7f9ba254052c7b6f35b12ab3d0057b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c6dc3f465720612c785613e7a03a87"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a82c6dc3f465720612c785613e7a03a87">getDwarfRegNumFromDwarfEHRegNum</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNum) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a82c6dc3f465720612c785613e7a03a87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a target EH register number to an equivalent DWARF register number.  <a href="classllvm_1_1MCRegisterInfo.html#a82c6dc3f465720612c785613e7a03a87">More...</a><br /></td></tr>
<tr class="separator:a82c6dc3f465720612c785613e7a03a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41bd0098e31934143f6ed3b6ffd6a396"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a41bd0098e31934143f6ed3b6ffd6a396">getSEHRegNum</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNum) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a41bd0098e31934143f6ed3b6ffd6a396"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a target register to an equivalent SEH register number.  <a href="classllvm_1_1MCRegisterInfo.html#a41bd0098e31934143f6ed3b6ffd6a396">More...</a><br /></td></tr>
<tr class="separator:a41bd0098e31934143f6ed3b6ffd6a396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d47ea791e35a4c416ce8808b4c9e97"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ac6d47ea791e35a4c416ce8808b4c9e97">getCodeViewRegNum</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNum) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac6d47ea791e35a4c416ce8808b4c9e97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a target register to an equivalent CodeView register number.  <a href="classllvm_1_1MCRegisterInfo.html#ac6d47ea791e35a4c416ce8808b4c9e97">More...</a><br /></td></tr>
<tr class="separator:ac6d47ea791e35a4c416ce8808b4c9e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a412da2ed683a7a3f9e888178753ee200"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a2e6b96b6675dc76cace9e66fe7a5d829">regclass_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a412da2ed683a7a3f9e888178753ee200">regclass_begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a412da2ed683a7a3f9e888178753ee200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1adcc58c9411eebe3577d71087f9efc3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a2e6b96b6675dc76cace9e66fe7a5d829">regclass_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a1adcc58c9411eebe3577d71087f9efc3">regclass_end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1adcc58c9411eebe3577d71087f9efc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cec2db86fe526dfbe229a598ea82e1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo.html#a2e6b96b6675dc76cace9e66fe7a5d829">regclass_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a3cec2db86fe526dfbe229a598ea82e1b">regclasses</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3cec2db86fe526dfbe229a598ea82e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11124059eb4728d5aa71cbff07e9f178"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a11124059eb4728d5aa71cbff07e9f178">getNumRegClasses</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a11124059eb4728d5aa71cbff07e9f178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae179799df1c5f01dc1c55e7ff4868743"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ae179799df1c5f01dc1c55e7ff4868743">getRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> i) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae179799df1c5f01dc1c55e7ff4868743"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the register class associated with the enumeration value.  <a href="classllvm_1_1MCRegisterInfo.html#ae179799df1c5f01dc1c55e7ff4868743">More...</a><br /></td></tr>
<tr class="separator:ae179799df1c5f01dc1c55e7ff4868743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79e43db4fcb1d498e1b95b7b8210ebc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a79e43db4fcb1d498e1b95b7b8210ebc7">getRegClassName</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *Class) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a79e43db4fcb1d498e1b95b7b8210ebc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a029da69ffba4f664aced49a411513dd5"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a029da69ffba4f664aced49a411513dd5">getEncodingValue</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a029da69ffba4f664aced49a411513dd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the encoding for RegNo.  <a href="classllvm_1_1MCRegisterInfo.html#a029da69ffba4f664aced49a411513dd5">More...</a><br /></td></tr>
<tr class="separator:a029da69ffba4f664aced49a411513dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8811b80cf1d3138f5a7cda610fc305cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a8811b80cf1d3138f5a7cda610fc305cf">isSubRegister</a> (<a class="el" href="classunsigned.html">unsigned</a> RegA, <a class="el" href="classunsigned.html">unsigned</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8811b80cf1d3138f5a7cda610fc305cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a sub-register of RegA.  <a href="classllvm_1_1MCRegisterInfo.html#a8811b80cf1d3138f5a7cda610fc305cf">More...</a><br /></td></tr>
<tr class="separator:a8811b80cf1d3138f5a7cda610fc305cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70bef2c5c4cc7cd7826029327ce41555"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a70bef2c5c4cc7cd7826029327ce41555">isSuperRegister</a> (<a class="el" href="classunsigned.html">unsigned</a> RegA, <a class="el" href="classunsigned.html">unsigned</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a70bef2c5c4cc7cd7826029327ce41555"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a super-register of RegA.  <a href="classllvm_1_1MCRegisterInfo.html#a70bef2c5c4cc7cd7826029327ce41555">More...</a><br /></td></tr>
<tr class="separator:a70bef2c5c4cc7cd7826029327ce41555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a792bdbc7616855edf0cc15da4a207694"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a792bdbc7616855edf0cc15da4a207694">isSubRegisterEq</a> (<a class="el" href="classunsigned.html">unsigned</a> RegA, <a class="el" href="classunsigned.html">unsigned</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a792bdbc7616855edf0cc15da4a207694"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a sub-register of RegA or if RegB == RegA.  <a href="classllvm_1_1MCRegisterInfo.html#a792bdbc7616855edf0cc15da4a207694">More...</a><br /></td></tr>
<tr class="separator:a792bdbc7616855edf0cc15da4a207694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a643ed45e13ab56fef94e6644dcf6843a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a643ed45e13ab56fef94e6644dcf6843a">isSuperRegisterEq</a> (<a class="el" href="classunsigned.html">unsigned</a> RegA, <a class="el" href="classunsigned.html">unsigned</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a643ed45e13ab56fef94e6644dcf6843a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a super-register of RegA or if RegB == RegA.  <a href="classllvm_1_1MCRegisterInfo.html#a643ed45e13ab56fef94e6644dcf6843a">More...</a><br /></td></tr>
<tr class="separator:a643ed45e13ab56fef94e6644dcf6843a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a781d64d5443c044effe93759425e2bc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a781d64d5443c044effe93759425e2bc5">isSuperOrSubRegisterEq</a> (<a class="el" href="classunsigned.html">unsigned</a> RegA, <a class="el" href="classunsigned.html">unsigned</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a781d64d5443c044effe93759425e2bc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a super-register or sub-register of RegA or if RegB == RegA.  <a href="classllvm_1_1MCRegisterInfo.html#a781d64d5443c044effe93759425e2bc5">More...</a><br /></td></tr>
<tr class="separator:a781d64d5443c044effe93759425e2bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="friends" name="friends"></a>
Friends</h2></td></tr>
<tr class="memitem:a7aba84294411bec516c4f99c2743d8aa"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a7aba84294411bec516c4f99c2743d8aa">MCSubRegIterator</a></td></tr>
<tr class="separator:a7aba84294411bec516c4f99c2743d8aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa6c2775d1a263919820806bca50c085"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#afa6c2775d1a263919820806bca50c085">MCSubRegIndexIterator</a></td></tr>
<tr class="separator:afa6c2775d1a263919820806bca50c085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98195db99f78cd46313e0de07882b7bb"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a98195db99f78cd46313e0de07882b7bb">MCSuperRegIterator</a></td></tr>
<tr class="separator:a98195db99f78cd46313e0de07882b7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdaa5f1dcfe0ac250e2c0f285517494f"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdaa5f1dcfe0ac250e2c0f285517494f">MCRegUnitIterator</a></td></tr>
<tr class="separator:acdaa5f1dcfe0ac250e2c0f285517494f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafe231cee5e487fcce3d3735523e0069"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#aafe231cee5e487fcce3d3735523e0069">MCRegUnitMaskIterator</a></td></tr>
<tr class="separator:aafe231cee5e487fcce3d3735523e0069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a871e5c4479bde111063c92656dadf3cb"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a871e5c4479bde111063c92656dadf3cb">MCRegUnitRootIterator</a></td></tr>
<tr class="separator:a871e5c4479bde111063c92656dadf3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p ><a class="el" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...">MCRegisterInfo</a> base class - We assume that the target defines a static array of <a class="el" href="structllvm_1_1MCRegisterDesc.html" title="MCRegisterDesc - This record contains information about a particular register.">MCRegisterDesc</a> objects that represent all of the machine registers that the target has. </p>
<p >As such, we simply have to track a pointer to this array so that we can turn register number into a register descriptor.</p>
<p >Note this class is designed to be a base class of <a class="el" href="classllvm_1_1TargetRegisterInfo.html" title="TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...">TargetRegisterInfo</a>, which is the interface used by codegen. However, specific targets <em>should never</em> specialize this class. <a class="el" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...">MCRegisterInfo</a> should only contain getters to access TableGen generated physical register data. It must not be extended with virtual methods. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00128">128</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a2e6b96b6675dc76cace9e66fe7a5d829" name="a2e6b96b6675dc76cace9e66fe7a5d829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e6b96b6675dc76cace9e66fe7a5d829">&#9670;&nbsp;</a></span>regclass_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MCRegisterInfo.html#a2e6b96b6675dc76cace9e66fe7a5d829">llvm::MCRegisterInfo::regclass_iterator</a> =  <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00130">130</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a8cd89a8d00e57a02677b3278cf77e1fb" name="a8cd89a8d00e57a02677b3278cf77e1fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cd89a8d00e57a02677b3278cf77e1fb">&#9670;&nbsp;</a></span>get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp; llvm::MCRegisterInfo::get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Provide a get method, equivalent to [], but more useful with a pointer to this object. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00339">339</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00331">operator[]()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00370">getName()</a>, <a class="el" href="DWARFContext_8h_source.html#l00344">llvm::DWARFContext::getRegisterInfo()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00031">getSubReg()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00043">getSubRegIndex()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00572">llvm::MCRegUnitIterator::MCRegUnitIterator()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00603">llvm::MCRegUnitMaskIterator::MCRegUnitMaskIterator()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00503">llvm::MCSubRegIndexIterator::MCSubRegIndexIterator()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00485">llvm::MCSubRegIterator::MCSubRegIterator()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00534">llvm::MCSuperRegIterator::MCSuperRegIterator()</a>.</p>

</div>
</div>
<a id="ac6d47ea791e35a4c416ce8808b4c9e97" name="ac6d47ea791e35a4c416ce8808b4c9e97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6d47ea791e35a4c416ce8808b4c9e97">&#9670;&nbsp;</a></span>getCodeViewRegNum()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int MCRegisterInfo::getCodeViewRegNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNum</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Map a target register to an equivalent CodeView register number. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00125">125</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="DenseMap_8h_source.html#l00122">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::empty()</a>, <a class="el" href="DenseMap_8h_source.html#l00108">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::end()</a>, <a class="el" href="DenseMap_8h_source.html#l00176">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::find()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00370">getName()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00376">getNumRegs()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00139">llvm::report_fatal_error()</a>.</p>

</div>
</div>
<a id="acc77c06476fcf00d4f1d9640c1d52936" name="acc77c06476fcf00d4f1d9640c1d52936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc77c06476fcf00d4f1d9640c1d52936">&#9670;&nbsp;</a></span>getDwarfRegNum()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int MCRegisterInfo::getDwarfRegNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isEH</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Map a target register to an equivalent dwarf register number. </p>
<p >Returns -1 if there is no equivalent value. The second parameter allows targets to use different numberings for EH info and debugging info. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00066">66</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCRegisterInfo_8cpp_source.html#l00104">getDwarfRegNumFromDwarfEHRegNum()</a>.</p>

</div>
</div>
<a id="a82c6dc3f465720612c785613e7a03a87" name="a82c6dc3f465720612c785613e7a03a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82c6dc3f465720612c785613e7a03a87">&#9670;&nbsp;</a></span>getDwarfRegNumFromDwarfEHRegNum()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int MCRegisterInfo::getDwarfRegNumFromDwarfEHRegNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNum</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Map a target EH register number to an equivalent DWARF register number. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00104">104</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8cpp_source.html#l00066">getDwarfRegNum()</a>, and <a class="el" href="MCRegisterInfo_8cpp_source.html#l00091">getLLVMRegNumFromEH()</a>.</p>

</div>
</div>
<a id="a029da69ffba4f664aced49a411513dd5" name="a029da69ffba4f664aced49a411513dd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a029da69ffba4f664aced49a411513dd5">&#9670;&nbsp;</a></span>getEncodingValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t llvm::MCRegisterInfo::getEncodingValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the encoding for RegNo. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00442">442</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsTargetStreamer_8cpp_source.html#l01111">llvm::MipsTargetELFStreamer::emitFrame()</a>, <a class="el" href="PPCMCCodeEmitter_8cpp_source.html#l00236">llvm::PPCMCCodeEmitter::get_crbitm_encoding()</a>, <a class="el" href="MipsMCCodeEmitter_8cpp_source.html#l00742">llvm::MipsMCCodeEmitter::getMachineOpValue()</a>, <a class="el" href="PPCMCCodeEmitter_8cpp_source.html#l00261">llvm::PPCMCCodeEmitter::getMachineOpValue()</a>, <a class="el" href="HexagonMCCodeEmitter_8cpp_source.html#l00719">llvm::HexagonMCCodeEmitter::getMachineOpValue()</a>, <a class="el" href="MipsMCCodeEmitter_8cpp_source.html#l01044">llvm::MipsMCCodeEmitter::getRegisterListOpValue()</a>, <a class="el" href="PPCMCCodeEmitter_8cpp_source.html#l00207">llvm::PPCMCCodeEmitter::getTLSRegEncoding()</a>, <a class="el" href="HexagonAsmPrinter_8cpp_source.html#l00265">llvm::HexagonAsmPrinter::HexagonProcessInstruction()</a>, <a class="el" href="PPCInstPrinter_8cpp_source.html#l00513">llvm::PPCInstPrinter::printOperand()</a>, <a class="el" href="MipsOptionRecord_8cpp_source.html#l00073">llvm::MipsRegInfoRecord::SetPhysRegUsed()</a>, and <a class="el" href="AArch64ExternalSymbolizer_8cpp_source.html#l00059">llvm::AArch64ExternalSymbolizer::tryAddingSymbolicOperand()</a>.</p>

</div>
</div>
<a id="a67c7a47fd291f4fe6e4f6ca1d74076b1" name="a67c7a47fd291f4fe6e4f6ca1d74076b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67c7a47fd291f4fe6e4f6ca1d74076b1">&#9670;&nbsp;</a></span>getLLVMRegNum()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int MCRegisterInfo::getLLVMRegNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isEH</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Map a dwarf register back to a target register. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00079">79</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMAsmBackend_8cpp_source.html#l01098">llvm::ARMAsmBackendDarwin::generateCompactUnwindEncoding()</a>.</p>

</div>
</div>
<a id="a6f7f9ba254052c7b6f35b12ab3d0057b" name="a6f7f9ba254052c7b6f35b12ab3d0057b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f7f9ba254052c7b6f35b12ab3d0057b">&#9670;&nbsp;</a></span>getLLVMRegNumFromEH()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int MCRegisterInfo::getLLVMRegNumFromEH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNum</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Map a DWARF EH register back to a target register (same as getLLVMRegNum(RegNum, true)) but return -1 if there is no mapping, rather than asserting that there must be one. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00091">91</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCRegisterInfo_8cpp_source.html#l00104">getDwarfRegNumFromDwarfEHRegNum()</a>.</p>

</div>
</div>
<a id="ab46223740abdf134288bb54e09b361c2" name="ab46223740abdf134288bb54e09b361c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab46223740abdf134288bb54e09b361c2">&#9670;&nbsp;</a></span>getMatchingSuperReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MCRegisterInfo::getMatchingSuperReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00023">23</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00068">llvm::MCRegisterClass::contains()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00031">getSubReg()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00214">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00473">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00545">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l00091">llvm::ARMInstPrinter::printInst()</a>, and <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01250">llvm::AArch64InstPrinter::printVectorList()</a>.</p>

</div>
</div>
<a id="a18f9f0154c80de900cd576f4c4419b9a" name="a18f9f0154c80de900cd576f4c4419b9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18f9f0154c80de900cd576f4c4419b9a">&#9670;&nbsp;</a></span>getName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * llvm::MCRegisterInfo::getName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the human-readable symbolic target-specific name for the specified physical register. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00370">370</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00339">get()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00099">llvm::MCRegisterDesc::Name</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterFile_8cpp_source.html#l00147">llvm::mca::RegisterFile::addRegisterWrite()</a>, <a class="el" href="RegisterFile_8cpp_source.html#l00475">llvm::mca::RegisterFile::dump()</a>, <a class="el" href="ARMAsmBackend_8cpp_source.html#l01098">llvm::ARMAsmBackendDarwin::generateCompactUnwindEncoding()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00125">getCodeViewRegNum()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00113">llvm::HexagonEvaluator::getPhysRegBitWidth()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00965">llvm::TargetRegisterInfo::getRegAsmName()</a>, <a class="el" href="HexagonMCChecker_8cpp_source.html#l00705">llvm::HexagonMCChecker::reportErrorNewValue()</a>, and <a class="el" href="HexagonMCChecker_8cpp_source.html#l00700">llvm::HexagonMCChecker::reportErrorRegisters()</a>.</p>

</div>
</div>
<a id="a11124059eb4728d5aa71cbff07e9f178" name="a11124059eb4728d5aa71cbff07e9f178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11124059eb4728d5aa71cbff07e9f178">&#9670;&nbsp;</a></span>getNumRegClasses()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::MCRegisterInfo::getNumRegClasses </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00426">426</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00420">regclass_begin()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00421">regclass_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00432">getRegClass()</a>.</p>

</div>
</div>
<a id="af946f316ed42f8b5eb99735a3b587ab5" name="af946f316ed42f8b5eb99735a3b587ab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af946f316ed42f8b5eb99735a3b587ab5">&#9670;&nbsp;</a></span>getNumRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::MCRegisterInfo::getNumRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of registers this target has (useful for sizing arrays holding per register information) </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00376">376</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00471">llvm::MachineFunction::allocateRegMask()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00753">llvm::AggressiveAntiDepBreaker::BreakAntiDependencies()</a>, <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00437">llvm::CriticalAntiDepBreaker::BreakAntiDependencies()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00704">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="CallingConvLower_8cpp_source.html#l00029">llvm::CCState::CCState()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00064">llvm::TargetRegisterInfo::checkAllSuperRegsMarked()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00884">llvm::LiveIntervals::checkRegMaskInterference()</a>, <a class="el" href="RegisterFile_8cpp_source.html#l00475">llvm::mca::RegisterFile::dump()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00101">llvm::rdf::PhysicalRegisterInfo::getAliasSet()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00217">llvm::TargetRegisterInfo::getAllocatableSet()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00125">getCodeViewRegNum()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00298">llvm::RegScavenger::getRegsAvailable()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00043">getSubRegIndex()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00044">llvm::MachineRegisterInfo::MachineRegisterInfo()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00319">llvm::rdf::RegisterAggr::makeRegRef()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00196">llvm::AggressiveAntiDepBreaker::Observe()</a>, <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00106">llvm::CriticalAntiDepBreaker::Observe()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00027">llvm::rdf::PhysicalRegisterInfo::PhysicalRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00457">llvm::TargetRegisterInfo::regmaskSubsetEqual()</a>, <a class="el" href="InterferenceCache_8cpp_source.html#l00046">llvm::InterferenceCache::reinitPhysRegEntries()</a>, <a class="el" href="RDFLiveness_8cpp_source.html#l00857">llvm::rdf::Liveness::resetKills()</a>, <a class="el" href="RegisterClassInfo_8cpp_source.html#l00043">llvm::RegisterClassInfo::runOnMachineFunction()</a>, <a class="el" href="ExecutionDomainFix_8cpp_source.html#l00412">llvm::ExecutionDomainFix::runOnMachineFunction()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00621">llvm::LiveVariables::runOnMachineFunction()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00152">llvm::AggressiveAntiDepBreaker::StartBlock()</a>, and <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00054">llvm::CriticalAntiDepBreaker::StartBlock()</a>.</p>

</div>
</div>
<a id="a1c0e50e50918b2c91b99e1188d41c901" name="a1c0e50e50918b2c91b99e1188d41c901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c0e50e50918b2c91b99e1188d41c901">&#9670;&nbsp;</a></span>getNumRegUnits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::MCRegisterInfo::getNumRegUnits </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of (native) register units in the target. </p>
<p ><a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> units are numbered from 0 to <a class="el" href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901" title="Return the number of (native) register units in the target.">getNumRegUnits()</a> - 1. They can be accessed through <a class="el" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> defined below. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00390">390</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveRegUnits_8cpp_source.html#l00035">llvm::LiveRegUnits::addRegsInMask()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00027">llvm::rdf::PhysicalRegisterInfo::PhysicalRegisterInfo()</a>, <a class="el" href="LiveRegUnits_8cpp_source.html#l00026">llvm::LiveRegUnits::removeRegsNotPreserved()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00125">llvm::LiveIntervals::runOnMachineFunction()</a>, and <a class="el" href="ReachingDefAnalysis_8cpp_source.html#l00133">llvm::ReachingDefAnalysis::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="a04922e6bf2f754ccfad845d7a0ec00a0" name="a04922e6bf2f754ccfad845d7a0ec00a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04922e6bf2f754ccfad845d7a0ec00a0">&#9670;&nbsp;</a></span>getNumSubRegIndices()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::MCRegisterInfo::getNumSubRegIndices </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of sub-register indices understood by the target. </p>
<p >Index 0 is reserved for the no-op sub-register, while 1 to <a class="el" href="classllvm_1_1MCRegisterInfo.html#a04922e6bf2f754ccfad845d7a0ec00a0" title="Return the number of sub-register indices understood by the target.">getNumSubRegIndices()</a> - 1 represent real sub-registers. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00383">383</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AVRInstPrinter_8cpp_source.html#l00088">llvm::AVRInstPrinter::getPrettyRegisterName()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00031">getSubReg()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00060">getSubRegIdxOffset()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00054">getSubRegIdxSize()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00390">llvm::TargetRegisterInfo::getSubRegIndexLaneMask()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00380">llvm::TargetRegisterInfo::getSubRegIndexName()</a>.</p>

</div>
</div>
<a id="a95b3ba52641c77bef4b20630b1726863" name="a95b3ba52641c77bef4b20630b1726863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95b3ba52641c77bef4b20630b1726863">&#9670;&nbsp;</a></span>getProgramCounter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::MCRegisterInfo::getProgramCounter </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register which is the program counter. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00327">327</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCInstrDesc_8cpp_source.html#l00032">llvm::MCInstrDesc::mayAffectControlFlow()</a>.</p>

</div>
</div>
<a id="a758d45bde370f01301aa10897a511267" name="a758d45bde370f01301aa10897a511267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a758d45bde370f01301aa10897a511267">&#9670;&nbsp;</a></span>getRARegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::MCRegisterInfo::getRARegister </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method should return the register where the return address can be found. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00322">322</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00376">llvm::MipsAsmPrinter::emitFrameDirective()</a>.</p>

</div>
</div>
<a id="ae179799df1c5f01dc1c55e7ff4868743" name="ae179799df1c5f01dc1c55e7ff4868743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae179799df1c5f01dc1c55e7ff4868743">&#9670;&nbsp;</a></span>getRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp; llvm::MCRegisterInfo::getRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>i</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the register class associated with the enumeration value. </p>
<p >See class <a class="el" href="classllvm_1_1MCOperandInfo.html" title="This holds information about one operand of a machine instruction, indicating the register class for ...">MCOperandInfo</a>. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00432">432</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00426">getNumRegClasses()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00473">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00572">getReg()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l00091">llvm::ARMInstPrinter::printInst()</a>, <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l00279">llvm::AMDGPUInstPrinter::printRegOperand()</a>, and <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01250">llvm::AArch64InstPrinter::printVectorList()</a>.</p>

</div>
</div>
<a id="a79e43db4fcb1d498e1b95b7b8210ebc7" name="a79e43db4fcb1d498e1b95b7b8210ebc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79e43db4fcb1d498e1b95b7b8210ebc7">&#9670;&nbsp;</a></span>getRegClassName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * llvm::MCRegisterInfo::getRegClassName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>Class</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00437">437</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00706">llvm::TargetRegisterInfo::getRegClassName()</a>.</p>

</div>
</div>
<a id="a41bd0098e31934143f6ed3b6ffd6a396" name="a41bd0098e31934143f6ed3b6ffd6a396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41bd0098e31934143f6ed3b6ffd6a396">&#9670;&nbsp;</a></span>getSEHRegNum()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int MCRegisterInfo::getSEHRegNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNum</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Map a target register to an equivalent SEH register number. </p>
<p >Returns LLVM register number if there is no equivalent value. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00119">119</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="DenseMap_8h_source.html#l00108">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::end()</a>, <a class="el" href="DenseMap_8h_source.html#l00176">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::find()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

</div>
</div>
<a id="a3dadd03ccbdcec7e6bfef5f65deee611" name="a3dadd03ccbdcec7e6bfef5f65deee611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dadd03ccbdcec7e6bfef5f65deee611">&#9670;&nbsp;</a></span>getSubReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MCRegisterInfo::getSubReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the physical register number of sub-register "Index" for physical register RegNo. </p>
<p >Return zero if the sub-register does not exist. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00031">31</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00339">get()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00383">getNumSubRegIndices()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00342">Idx</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00214">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00105">llvm::MCRegisterDesc::SubRegIndices</a>.</p>

<p class="reference">Referenced by <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00117">addSavedGPR()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00473">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00051">copyHint()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00023">getMatchingSuperReg()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00281">getPairedGPR()</a>, <a class="el" href="AVRInstPrinter_8cpp_source.html#l00088">llvm::AVRInstPrinter::getPrettyRegisterName()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00329">llvm::BitTracker::MachineEvaluator::getRegBitWidth()</a>, <a class="el" href="HexagonAsmPrinter_8cpp_source.html#l00265">llvm::HexagonAsmPrinter::HexagonProcessInstruction()</a>, <a class="el" href="RDFGraph_8cpp_source.html#l00964">llvm::rdf::DataFlowGraph::makeRegRef()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l00825">llvm::ARMInstPrinter::printGPRPairOperand()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01234">llvm::AArch64InstPrinter::printGPRSeqPairsClassOperand()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01626">llvm::ARMInstPrinter::printMVEVectorList()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01250">llvm::AArch64InstPrinter::printVectorList()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01432">llvm::ARMInstPrinter::printVectorListTwo()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01499">llvm::ARMInstPrinter::printVectorListTwoAllLanes()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01445">llvm::ARMInstPrinter::printVectorListTwoSpaced()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01547">llvm::ARMInstPrinter::printVectorListTwoSpacedAllLanes()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l01136">llvm::MachineInstr::substituteRegister()</a>.</p>

</div>
</div>
<a id="ab5f8fcf4162523b2f9ff357da46b4555" name="ab5f8fcf4162523b2f9ff357da46b4555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5f8fcf4162523b2f9ff357da46b4555">&#9670;&nbsp;</a></span>getSubRegIdxOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MCRegisterInfo::getSubRegIdxOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the offset of the bit range covered by a sub-register index. </p>
<p >If an Offset doesn't make sense (the index isn't continuous, or is used to access sub-registers at different offsets), return -1. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00060">60</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00383">getNumSubRegIndices()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00342">Idx</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00144">llvm::MCRegisterInfo::SubRegCoveredBits::Offset</a>.</p>

</div>
</div>
<a id="a0a07fa5d83bbdde00209bd67ca61999d" name="a0a07fa5d83bbdde00209bd67ca61999d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a07fa5d83bbdde00209bd67ca61999d">&#9670;&nbsp;</a></span>getSubRegIdxSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MCRegisterInfo::getSubRegIdxSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the size of the bit range covered by a sub-register index. </p>
<p >If the index isn't continuous, return the sum of the sizes of its parts. If the index is used to access subregisters of different sizes, return -1. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00054">54</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00383">getNumSubRegIndices()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00342">Idx</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00145">llvm::MCRegisterInfo::SubRegCoveredBits::Size</a>.</p>

</div>
</div>
<a id="ae2ea5bfc0ef3badd1de7a50d190adba3" name="ae2ea5bfc0ef3badd1de7a50d190adba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2ea5bfc0ef3badd1de7a50d190adba3">&#9670;&nbsp;</a></span>getSubRegIndex()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MCRegisterInfo::getSubRegIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubRegNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>For a given register pair, return the sub-register index if the second register is a sub-register of the first. </p>
<p >Return zero otherwise. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00043">43</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00339">get()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00376">getNumRegs()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00214">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00105">llvm::MCRegisterDesc::SubRegIndices</a>.</p>

<p class="reference">Referenced by <a class="el" href="RDFRegisters_8cpp_source.html#l00225">llvm::rdf::PhysicalRegisterInfo::mapTo()</a>.</p>

</div>
</div>
<a id="a989859615fcb74989b4f978c4d227a03" name="a989859615fcb74989b4f978c4d227a03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a989859615fcb74989b4f978c4d227a03">&#9670;&nbsp;</a></span>InitMCRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MCRegisterInfo::InitMCRegisterInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> *&#160;</td>
          <td class="paramname"><em>D</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>C</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>(*)&#160;</td>
          <td class="paramname"><em>RURoots</em>[2], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NRU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> *&#160;</td>
          <td class="paramname"><em>RUMS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td>
          <td class="paramname"><em>Strings</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td>
          <td class="paramname"><em>ClassStrings</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint16_t *&#160;</td>
          <td class="paramname"><em>SubIndices</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumIndices</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a> *&#160;</td>
          <td class="paramname"><em>SubIdxRanges</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint16_t *&#160;</td>
          <td class="paramname"><em>RET</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize <a class="el" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...">MCRegisterInfo</a>, called by TableGen auto-generated routines. </p>
<p ><em>DO NOT USE</em>. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00238">238</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>, <a class="el" href="regutils_8h_source.html#l00042">NC</a>, and <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00075">RA</a>.</p>

</div>
</div>
<a id="a8811b80cf1d3138f5a7cda610fc305cf" name="a8811b80cf1d3138f5a7cda610fc305cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8811b80cf1d3138f5a7cda610fc305cf">&#9670;&nbsp;</a></span>isSubRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MCRegisterInfo::isSubRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RegB is a sub-register of RegA. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00449">449</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00545">isSuperRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l01861">llvm::MachineInstr::addRegisterDead()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01781">llvm::MachineInstr::addRegisterKilled()</a>, and <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00753">llvm::AggressiveAntiDepBreaker::BreakAntiDependencies()</a>.</p>

</div>
</div>
<a id="a792bdbc7616855edf0cc15da4a207694" name="a792bdbc7616855edf0cc15da4a207694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a792bdbc7616855edf0cc15da4a207694">&#9670;&nbsp;</a></span>isSubRegisterEq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MCRegisterInfo::isSubRegisterEq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RegB is a sub-register of RegA or if RegB == RegA. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00457">457</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00463">isSuperRegisterEq()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCInstrDesc_8cpp_source.html#l00053">llvm::MCInstrDesc::hasDefOfPhysReg()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00469">isSuperOrSubRegisterEq()</a>.</p>

</div>
</div>
<a id="a781d64d5443c044effe93759425e2bc5" name="a781d64d5443c044effe93759425e2bc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a781d64d5443c044effe93759425e2bc5">&#9670;&nbsp;</a></span>isSuperOrSubRegisterEq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MCRegisterInfo::isSuperOrSubRegisterEq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RegB is a super-register or sub-register of RegA or if RegB == RegA. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00469">469</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00457">isSubRegisterEq()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00545">isSuperRegister()</a>.</p>

</div>
</div>
<a id="a70bef2c5c4cc7cd7826029327ce41555" name="a70bef2c5c4cc7cd7826029327ce41555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70bef2c5c4cc7cd7826029327ce41555">&#9670;&nbsp;</a></span>isSuperRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MCRegisterInfo::isSuperRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RegB is a super-register of RegA. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00545">545</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l01861">llvm::MachineInstr::addRegisterDead()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01781">llvm::MachineInstr::addRegisterKilled()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00449">isSubRegister()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00469">isSuperOrSubRegisterEq()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00463">isSuperRegisterEq()</a>.</p>

</div>
</div>
<a id="a643ed45e13ab56fef94e6644dcf6843a" name="a643ed45e13ab56fef94e6644dcf6843a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a643ed45e13ab56fef94e6644dcf6843a">&#9670;&nbsp;</a></span>isSuperRegisterEq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MCRegisterInfo::isSuperRegisterEq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RegB is a super-register of RegA or if RegB == RegA. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00463">463</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00545">isSuperRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00457">isSubRegisterEq()</a>.</p>

</div>
</div>
<a id="a1b44c113e5e36696965e0a8e237d8644" name="a1b44c113e5e36696965e0a8e237d8644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b44c113e5e36696965e0a8e237d8644">&#9670;&nbsp;</a></span>mapDwarfRegsToLLVMRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MCRegisterInfo::mapDwarfRegsToLLVMRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *&#160;</td>
          <td class="paramname"><em>Map</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isEH</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Used to initialize Dwarf register to LLVM register number mapping. </p>
<p >Called by TableGen auto-generated routines. <em>DO NOT USE</em>. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00296">296</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

</div>
</div>
<a id="ab7c254cf3539a51c7d3170e13e84e471" name="ab7c254cf3539a51c7d3170e13e84e471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7c254cf3539a51c7d3170e13e84e471">&#9670;&nbsp;</a></span>mapLLVMRegsToDwarfRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MCRegisterInfo::mapLLVMRegsToDwarfRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *&#160;</td>
          <td class="paramname"><em>Map</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isEH</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Used to initialize LLVM register to Dwarf register number mapping. </p>
<p >Called by TableGen auto-generated routines. <em>DO NOT USE</em>. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00282">282</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

</div>
</div>
<a id="a0fb1a5d3a84e42014f1897299a16bff5" name="a0fb1a5d3a84e42014f1897299a16bff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fb1a5d3a84e42014f1897299a16bff5">&#9670;&nbsp;</a></span>mapLLVMRegToCVReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MCRegisterInfo::mapLLVMRegToCVReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>LLVMReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>CVReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00316">316</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a6f3252bc2159a64bbcdbae4691fa6873" name="a6f3252bc2159a64bbcdbae4691fa6873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f3252bc2159a64bbcdbae4691fa6873">&#9670;&nbsp;</a></span>mapLLVMRegToSEHReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MCRegisterInfo::mapLLVMRegToSEHReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>LLVMReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>SEHReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>mapLLVMRegToSEHReg - Used to initialize LLVM register to SEH register number mapping. </p>
<p >By default the SEH register number is just the same as the LLVM register number. FIXME: TableGen these numbers. Currently this requires target specific initialization code. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00312">312</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a2a0dedb67ba91848b86fa102fddfd618" name="a2a0dedb67ba91848b86fa102fddfd618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a0dedb67ba91848b86fa102fddfd618">&#9670;&nbsp;</a></span>operator[]()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp; llvm::MCRegisterInfo::operator[] </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00331">331</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00339">get()</a>.</p>

</div>
</div>
<a id="a412da2ed683a7a3f9e888178753ee200" name="a412da2ed683a7a3f9e888178753ee200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a412da2ed683a7a3f9e888178753ee200">&#9670;&nbsp;</a></span>regclass_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a2e6b96b6675dc76cace9e66fe7a5d829">regclass_iterator</a> llvm::MCRegisterInfo::regclass_begin </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00420">420</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00426">getNumRegClasses()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00422">regclasses()</a>.</p>

</div>
</div>
<a id="a1adcc58c9411eebe3577d71087f9efc3" name="a1adcc58c9411eebe3577d71087f9efc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1adcc58c9411eebe3577d71087f9efc3">&#9670;&nbsp;</a></span>regclass_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a2e6b96b6675dc76cace9e66fe7a5d829">regclass_iterator</a> llvm::MCRegisterInfo::regclass_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00421">421</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00426">getNumRegClasses()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00422">regclasses()</a>.</p>

</div>
</div>
<a id="a3cec2db86fe526dfbe229a598ea82e1b" name="a3cec2db86fe526dfbe229a598ea82e1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cec2db86fe526dfbe229a598ea82e1b">&#9670;&nbsp;</a></span>regclasses()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo.html#a2e6b96b6675dc76cace9e66fe7a5d829">regclass_iterator</a> &gt; llvm::MCRegisterInfo::regclasses </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00422">422</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00420">regclass_begin()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00421">regclass_end()</a>.</p>

</div>
</div>
<h2 class="groupheader">Friends And Related Function Documentation</h2>
<a id="acdaa5f1dcfe0ac250e2c0f285517494f" name="acdaa5f1dcfe0ac250e2c0f285517494f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdaa5f1dcfe0ac250e2c0f285517494f">&#9670;&nbsp;</a></span>MCRegUnitIterator</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00232">232</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a id="aafe231cee5e487fcce3d3735523e0069" name="aafe231cee5e487fcce3d3735523e0069"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafe231cee5e487fcce3d3735523e0069">&#9670;&nbsp;</a></span>MCRegUnitMaskIterator</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00233">233</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a871e5c4479bde111063c92656dadf3cb" name="a871e5c4479bde111063c92656dadf3cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a871e5c4479bde111063c92656dadf3cb">&#9670;&nbsp;</a></span>MCRegUnitRootIterator</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00234">234</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a id="afa6c2775d1a263919820806bca50c085" name="afa6c2775d1a263919820806bca50c085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa6c2775d1a263919820806bca50c085">&#9670;&nbsp;</a></span>MCSubRegIndexIterator</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MCSubRegIndexIterator.html">MCSubRegIndexIterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00230">230</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a7aba84294411bec516c4f99c2743d8aa" name="a7aba84294411bec516c4f99c2743d8aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aba84294411bec516c4f99c2743d8aa">&#9670;&nbsp;</a></span>MCSubRegIterator</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00229">229</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a98195db99f78cd46313e0de07882b7bb" name="a98195db99f78cd46313e0de07882b7bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98195db99f78cd46313e0de07882b7bb">&#9670;&nbsp;</a></span>MCSuperRegIterator</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00231">231</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/MC/<a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a></li>
<li>lib/MC/<a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:27:25 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
