heartbeat:
  - event_name: pcu-heartbeat
    counter_type: Switch(22, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_0 WBuf 0_PCU
    row: 22
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(28, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_0FwdPropBias_output
    row: 28
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(64, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_0 WBuf 0_PCU
    row: 64
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(29, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_0FwdPropBias_output
    row: 29
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(27, 9, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_add_0_output
    row: 27
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(23, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_1 WBuf 0_PCU
    row: 23
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(27, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_1FwdPropBias_output
    row: 27
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(65, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_1 WBuf 0_PCU
    row: 65
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(29, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_1FwdPropBias_output
    row: 29
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(27, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_add_1_output
    row: 27
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(22, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_2 WBuf 0_PCU
    row: 22
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(27, 1, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_2FwdPropBias_output
    row: 27
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(65, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_2 WBuf 0_PCU
    row: 65
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(27, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_2FwdPropBias_output
    row: 27
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(26, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_add_2_output
    row: 26
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(21, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_3 WBuf 0_PCU
    row: 21
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(25, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_3FwdPropBias_output
    row: 25
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(64, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_3 WBuf 0_PCU
    row: 64
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(24, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_3FwdPropBias_output
    row: 24
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(25, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_add_3_output
    row: 25
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(26, 9, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_i_t_output
    row: 26
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(26, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_f_t_output
    row: 26
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(25, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_g_t_output
    row: 25
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(25, 9, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_o_t_output
    row: 25
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(25, 10, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_mul0_output
    row: 25
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(26, 10, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_mul1_output
    row: 26
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(26, 11, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_cell_output
    row: 26
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(28, 11, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_tanh_cell_output
    row: 28
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(28, 10, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_hidden_output
    row: 28
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: pcu-heartbeat
    counter_type: Switch(76, 9, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear WBuf 0_PCU
    row: 76
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 8
    stage_latency: 1190400
  - event_name: pcu-heartbeat
    counter_type: Switch(74, 9, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linearFwdPropBias_output
    row: 74
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 8
    stage_latency: 1190400
  - event_name: pcu-heartbeat
    counter_type: Switch(71, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: sub_0_0_568_output
    row: 71
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(23, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: mul_0_0_569_output
    row: 23
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(22, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: mean_unalign_0_0_570_output
    row: 22
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(18, 1, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_0 WBuf 0_PCU
    row: 18
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(19, 1, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_0FwdPropBias_output
    row: 19
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(25, 1, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_0 WBuf 0_PCU
    row: 25
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(22, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_0FwdPropBias_output
    row: 22
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(19, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__add_0_output
    row: 19
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(18, 2, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_1 WBuf 0_PCU
    row: 18
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(17, 1, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_1FwdPropBias_output
    row: 17
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(18, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_1 WBuf 0_PCU
    row: 18
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(18, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_1FwdPropBias_output
    row: 18
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(16, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__add_1_output
    row: 16
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(20, 2, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_2 WBuf 0_PCU
    row: 20
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(26, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_2FwdPropBias_output
    row: 26
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(26, 2, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_2 WBuf 0_PCU
    row: 26
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(24, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_2FwdPropBias_output
    row: 24
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(24, 5, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__add_2_output
    row: 24
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(20, 1, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_3 WBuf 0_PCU
    row: 20
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(69, 1, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_3FwdPropBias_output
    row: 69
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(23, 1, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_3 WBuf 0_PCU
    row: 23
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(21, 2, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_3FwdPropBias_output
    row: 21
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(67, 2, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__add_3_output
    row: 67
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(21, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__i_t_output
    row: 21
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(17, 11, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__f_t_output
    row: 17
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(23, 5, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__g_t_output
    row: 23
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(64, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__o_t_output
    row: 64
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(29, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__mul0_output
    row: 29
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(22, 5, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__mul1_output
    row: 22
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(29, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__cell_output
    row: 29
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(30, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__tanh_cell_output
    row: 30
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(31, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__hidden_output
    row: 31
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: pcu-heartbeat
    counter_type: Switch(65, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_recompute_ WBuf 0_PCU
    row: 65
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 36
    stage_latency: 1190400
  - event_name: pcu-heartbeat
    counter_type: Switch(64, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_recompute_FwdPropBias_output
    row: 64
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 36
    stage_latency: 1190400
  - event_name: pcu-heartbeat
    counter_type: Switch(70, 2, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__criterion__mseloss_bwd_sub_output
    row: 70
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 12
    stage_latency: 17000
  - event_name: pcu-heartbeat
    counter_type: Switch(69, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: scale_1_0_632_scaling_pcu
    row: 69
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 12
    stage_latency: 17000
  - event_name: pcu-heartbeat
    counter_type: Switch(71, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: scale_1_0_633_scaling_pcu
    row: 71
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 12
    stage_latency: 17000
  - event_name: pcu-heartbeat
    counter_type: Switch(70, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_t_output0_bwd_addn0ADD0_output
    row: 70
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 13
    stage_latency: 14200
  - event_name: pcu-heartbeat
    counter_type: Switch(86, 11, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_0_0_PCU
    row: 86
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 14
    stage_latency: 436700
  - event_name: pcu-heartbeat
    counter_type: Switch(87, 11, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_1_0_PCU
    row: 87
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 14
    stage_latency: 436700
  - event_name: pcu-heartbeat
    counter_type: Switch(21, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_0_0_0_PCU
    row: 21
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 15
    stage_latency: 4492800
  - event_name: pcu-heartbeat
    counter_type: Switch(20, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_aBiasAccumNode_BiasGradPCU BiasGradPCU
    row: 20
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 15
    stage_latency: 4492800
  - event_name: pcu-heartbeat
    counter_type: Switch(79, 11, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__indexselect_bwd_loss_just_index_opcu_0
    row: 79
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 16
    stage_latency: 40100
  - event_name: pcu-heartbeat
    counter_type: Switch(25, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_hidden_i_g_sum_output
    row: 25
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: pcu-heartbeat
    counter_type: Switch(21, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_recompute_cell_t_0_output
    row: 21
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: pcu-heartbeat
    counter_type: Switch(22, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_recompute_cell_t_1_output
    row: 22
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: pcu-heartbeat
    counter_type: Switch(21, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_recompute_cell_t_2_output
    row: 21
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: pcu-heartbeat
    counter_type: Switch(20, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_recompute_cell_t_tanh_output
    row: 20
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: pcu-heartbeat
    counter_type: Switch(20, 11, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_ogate_g_output
    row: 20
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: pcu-heartbeat
    counter_type: Switch(20, 5, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_tanh_g_output
    row: 20
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: pcu-heartbeat
    counter_type: Switch(20, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_cell_i_shifted_g_output
    row: 20
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: pcu-heartbeat
    counter_type: Switch(20, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_cell_i_g_sum_output
    row: 20
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: pcu-heartbeat
    counter_type: Switch(19, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_fgate_g_output
    row: 19
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: pcu-heartbeat
    counter_type: Switch(19, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_ct_1_g_output
    row: 19
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: pcu-heartbeat
    counter_type: Switch(24, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_igate_g_output
    row: 24
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: pcu-heartbeat
    counter_type: Switch(25, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_ggate_g_output
    row: 25
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: pcu-heartbeat
    counter_type: Switch(27, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_pre_act_g_gate_0_output
    row: 27
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: pcu-heartbeat
    counter_type: Switch(6, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_0_grad_a_gemm_0_0_0_PCU
    row: 6
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 19
    stage_latency: 425300
  - event_name: pcu-heartbeat
    counter_type: Switch(6, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_0_grad_aBiasAccumNode_BiasGradPCU BiasGradPCU
    row: 6
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 19
    stage_latency: 425300
  - event_name: pcu-heartbeat
    counter_type: Switch(70, 5, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_0_grad_a_gemm_0_0_0_PCU
    row: 70
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 26
    stage_latency: 204400
  - event_name: pcu-heartbeat
    counter_type: Switch(70, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_0_grad_aBiasAccumNode_BiasGradPCU BiasGradPCU
    row: 70
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 26
    stage_latency: 204400
  - event_name: pcu-heartbeat
    counter_type: Switch(30, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_0_grad_b WBuf 0_PCU
    row: 30
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 30
    stage_latency: 193200
  - event_name: pcu-heartbeat
    counter_type: Switch(31, 2, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_pre_act_g_gate_1_output
    row: 31
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: pcu-heartbeat
    counter_type: Switch(30, 11, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_1_grad_a_gemm_0_0_0_PCU
    row: 30
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 20
    stage_latency: 425300
  - event_name: pcu-heartbeat
    counter_type: Switch(31, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_1_grad_aBiasAccumNode_BiasGradPCU BiasGradPCU
    row: 31
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 20
    stage_latency: 425300
  - event_name: pcu-heartbeat
    counter_type: Switch(64, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_1_grad_a_gemm_0_0_0_PCU
    row: 64
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 27
    stage_latency: 204400
  - event_name: pcu-heartbeat
    counter_type: Switch(65, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_1_grad_aBiasAccumNode_BiasGradPCU BiasGradPCU
    row: 65
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 27
    stage_latency: 204400
  - event_name: pcu-heartbeat
    counter_type: Switch(71, 2, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_1_grad_b WBuf 0_PCU
    row: 71
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 32
    stage_latency: 193200
  - event_name: pcu-heartbeat
    counter_type: Switch(27, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_pre_act_g_gate_2_output
    row: 27
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: pcu-heartbeat
    counter_type: Switch(26, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_2_grad_a_gemm_0_0_0_PCU
    row: 26
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 425300
  - event_name: pcu-heartbeat
    counter_type: Switch(26, 11, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_2_grad_aBiasAccumNode_BiasGradPCU BiasGradPCU
    row: 26
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 425300
  - event_name: pcu-heartbeat
    counter_type: Switch(28, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_2_grad_a_gemm_0_0_0_PCU
    row: 28
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 28
    stage_latency: 204400
  - event_name: pcu-heartbeat
    counter_type: Switch(28, 2, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_2_grad_aBiasAccumNode_BiasGradPCU BiasGradPCU
    row: 28
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 28
    stage_latency: 204400
  - event_name: pcu-heartbeat
    counter_type: Switch(31, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_2_grad_b WBuf 0_PCU
    row: 31
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 33
    stage_latency: 193200
  - event_name: pcu-heartbeat
    counter_type: Switch(19, 11, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_pre_act_g_gate_3_output
    row: 19
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: pcu-heartbeat
    counter_type: Switch(12, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_3_grad_a_gemm_0_0_0_PCU
    row: 12
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 22
    stage_latency: 425300
  - event_name: pcu-heartbeat
    counter_type: Switch(12, 13, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_3_grad_aBiasAccumNode_BiasGradPCU BiasGradPCU
    row: 12
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 22
    stage_latency: 425300
  - event_name: pcu-heartbeat
    counter_type: Switch(18, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_3_grad_a_gemm_0_0_0_PCU
    row: 18
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 29
    stage_latency: 204400
  - event_name: pcu-heartbeat
    counter_type: Switch(18, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_3_grad_aBiasAccumNode_BiasGradPCU BiasGradPCU
    row: 18
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 29
    stage_latency: 204400
  - event_name: pcu-heartbeat
    counter_type: Switch(64, 1, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_3_grad_b WBuf 0_PCU
    row: 64
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 34
    stage_latency: 193200
  - event_name: pcu-heartbeat
    counter_type: Switch(30, 5, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: addn_1_0_688ADD0_output
    row: 30
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 31
    stage_latency: 16200
  - event_name: pcu-heartbeat
    counter_type: Switch(31, 5, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: addn_1_0_688ADD1_output
    row: 31
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 31
    stage_latency: 16200
  - event_name: pcu-heartbeat
    counter_type: Switch(64, 5, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: addn_1_0_688ADD2_output
    row: 64
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 31
    stage_latency: 16200
  - event_name: pcu-heartbeat
    counter_type: Switch(21, 5, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output
    row: 21
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 15
    stage_latency: 4492800
  - event_name: pcu-heartbeat
    counter_type: Switch(7, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_0
    row: 7
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 15
    stage_latency: 4492800
  - event_name: pcu-heartbeat
    counter_type: Switch(69, 5, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_1
    row: 69
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 26
    stage_latency: 204400
  - event_name: pcu-heartbeat
    counter_type: Switch(65, 2, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_2
    row: 65
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 27
    stage_latency: 204400
  - event_name: pcu-heartbeat
    counter_type: Switch(27, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_3
    row: 27
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 28
    stage_latency: 204400
  - event_name: pcu-heartbeat
    counter_type: Switch(17, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_4
    row: 17
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 29
    stage_latency: 204400
  - event_name: pcu-heartbeat
    counter_type: Switch(5, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_5
    row: 5
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 19
    stage_latency: 425300
  - event_name: pcu-heartbeat
    counter_type: Switch(29, 11, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_6
    row: 29
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 20
    stage_latency: 425300
  - event_name: pcu-heartbeat
    counter_type: Switch(25, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_7
    row: 25
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 21
    stage_latency: 425300
  - event_name: pcu-heartbeat
    counter_type: Switch(11, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_8
    row: 11
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 22
    stage_latency: 425300
  - event_name: pcu-heartbeat
    counter_type: Switch(69, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_9
    row: 69
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 26
    stage_latency: 204400
  - event_name: pcu-heartbeat
    counter_type: Switch(66, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_10
    row: 66
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 27
    stage_latency: 204400
  - event_name: pcu-heartbeat
    counter_type: Switch(26, 1, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_11
    row: 26
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 28
    stage_latency: 204400
  - event_name: pcu-heartbeat
    counter_type: Switch(16, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_12
    row: 16
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 29
    stage_latency: 204400
  - event_name: pcu-heartbeat
    counter_type: Switch(4, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_13
    row: 4
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 19
    stage_latency: 425300
  - event_name: pcu-heartbeat
    counter_type: Switch(30, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_14
    row: 30
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 20
    stage_latency: 425300
  - event_name: pcu-heartbeat
    counter_type: Switch(25, 11, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_15
    row: 25
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 425300
  - event_name: pcu-heartbeat
    counter_type: Switch(10, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_16
    row: 10
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 22
    stage_latency: 425300
  - event_name: pcu-heartbeat
    counter_type: Switch(0, 11, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PCU
    row: 0
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(0, 12, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PCU
    row: 0
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(10, 11, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PCU
    row: 10
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(10, 12, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PCU
    row: 10
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(15, 10, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PCU
    row: 15
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(15, 11, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PCU
    row: 15
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(30, 11, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PCU
    row: 30
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(30, 12, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PCU
    row: 30
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(21, 10, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PCU
    row: 21
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(21, 11, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PCU
    row: 21
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(27, 2, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PCU
    row: 27
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(27, 3, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PCU
    row: 27
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(8, 1, 0, 3) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: add_3_0_813_output
    row: 8
    col: 0
    chip_id: 0
    section_id: 3
    tile_id: 0
    agcu_id: 0
    stage_id: 39
    stage_latency: 568
  - event_name: pcu-heartbeat
    counter_type: Switch(7, 1, 0, 3) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: scale_3_0_814_scaling_pcu
    row: 7
    col: 0
    chip_id: 0
    section_id: 3
    tile_id: 0
    agcu_id: 0
    stage_id: 39
    stage_latency: 568
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_890_head1_neck0_data_pmu0
    row: 8
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_890_head1_neck0_data_pmu0
    row: 8
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_825_head1_neck0_data_pmu0
    row: 66
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_825_head1_neck0_data_pmu0
    row: 66
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_827_head1_neck0_data_pmu0
    row: 23
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_827_head1_neck0_data_pmu0
    row: 23
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf4a_0_0_828_head1_neck0_data_pmu0
    row: 10
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf4a_0_0_828_head1_neck0_data_pmu0
    row: 10
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_0 WBuf 0_PMU
    row: 22
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_0 WBuf 0_PMU
    row: 22
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_0_fwd_output_pmu
    row: 28
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_0_fwd_output_pmu
    row: 28
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_0Bias_W_Bufpmu0
    row: 28
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_0Bias_W_Bufpmu0
    row: 28
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_947_head1_neck0_data_pmu0
    row: 27
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_947_head1_neck0_data_pmu0
    row: 27
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_0 WBuf 0_PMU
    row: 64
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_0 WBuf 0_PMU
    row: 64
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_0_fwd_output_pmu
    row: 31
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_0_fwd_output_pmu
    row: 31
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_0Bias_W_Bufpmu0
    row: 29
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_0Bias_W_Bufpmu0
    row: 29
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_946_head1_neck0_data_pmu0
    row: 28
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_946_head1_neck0_data_pmu0
    row: 28
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_1 WBuf 0_PMU
    row: 23
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_1 WBuf 0_PMU
    row: 23
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_1_fwd_output_pmu
    row: 25
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_1_fwd_output_pmu
    row: 25
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_1Bias_W_Bufpmu0
    row: 27
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_1Bias_W_Bufpmu0
    row: 27
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_949_head1_neck0_data_pmu0
    row: 27
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_949_head1_neck0_data_pmu0
    row: 27
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_1 WBuf 0_PMU
    row: 65
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_1 WBuf 0_PMU
    row: 65
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_1_fwd_output_pmu
    row: 64
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_1_fwd_output_pmu
    row: 64
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_1Bias_W_Bufpmu0
    row: 29
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_1Bias_W_Bufpmu0
    row: 29
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_948_head1_neck0_data_pmu0
    row: 28
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_948_head1_neck0_data_pmu0
    row: 28
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_2 WBuf 0_PMU
    row: 22
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_2 WBuf 0_PMU
    row: 22
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_2_fwd_output_pmu
    row: 21
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_2_fwd_output_pmu
    row: 21
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_2Bias_W_Bufpmu0
    row: 27
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_2Bias_W_Bufpmu0
    row: 27
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_951_head1_neck0_data_pmu0
    row: 26
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_951_head1_neck0_data_pmu0
    row: 26
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_2 WBuf 0_PMU
    row: 65
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_2 WBuf 0_PMU
    row: 65
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_2_fwd_output_pmu
    row: 30
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_2_fwd_output_pmu
    row: 30
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_2Bias_W_Bufpmu0
    row: 27
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_2Bias_W_Bufpmu0
    row: 27
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_950_head1_neck0_data_pmu0
    row: 27
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_950_head1_neck0_data_pmu0
    row: 27
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_3 WBuf 0_PMU
    row: 21
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_3 WBuf 0_PMU
    row: 21
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_3_fwd_output_pmu
    row: 20
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_3_fwd_output_pmu
    row: 20
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_3Bias_W_Bufpmu0
    row: 25
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_3Bias_W_Bufpmu0
    row: 25
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_953_head1_neck0_data_pmu0
    row: 25
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_953_head1_neck0_data_pmu0
    row: 25
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_3 WBuf 0_PMU
    row: 64
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_3 WBuf 0_PMU
    row: 64
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_3_fwd_output_pmu
    row: 29
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_3_fwd_output_pmu
    row: 29
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_3Bias_W_Bufpmu0
    row: 24
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_3Bias_W_Bufpmu0
    row: 24
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_952_head1_neck0_data_pmu0
    row: 24
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_952_head1_neck0_data_pmu0
    row: 24
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_955_head1_neck0_data_pmu0
    row: 26
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_955_head1_neck0_data_pmu0
    row: 26
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_954_head1_neck0_data_pmu0
    row: 25
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_954_head1_neck0_data_pmu0
    row: 25
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_956_head1_neck0_data_pmu0
    row: 26
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_956_head1_neck0_data_pmu0
    row: 26
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_959_head1_neck0_data_pmu0
    row: 28
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_959_head1_neck0_data_pmu0
    row: 28
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_829_head1_neck0_data_pmu0
    row: 25
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_829_head1_neck0_data_pmu0
    row: 25
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_957_head1_neck0_data_pmu0
    row: 26
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_957_head1_neck0_data_pmu0
    row: 26
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_958_head1_neck0_data_pmu0
    row: 27
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_958_head1_neck0_data_pmu0
    row: 27
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_960_head1_neck0_data_pmu0
    row: 28
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_960_head1_neck0_data_pmu0
    row: 28
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: vector_transpose_0_0_906.buffer_head1_neck0_data_pmu0
    row: 27
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: vector_transpose_0_0_906.buffer_head1_neck0_data_pmu0
    row: 27
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear WBuf 0_PMU
    row: 76
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 8
    stage_latency: 1190400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear WBuf 0_PMU
    row: 76
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 8
    stage_latency: 1190400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_fwd_output_pmu
    row: 75
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 8
    stage_latency: 1190400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_fwd_output_pmu
    row: 75
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 8
    stage_latency: 1190400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linearBias_W_Bufpmu0
    row: 74
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 8
    stage_latency: 1190400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linearBias_W_Bufpmu0
    row: 74
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 8
    stage_latency: 1190400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_0_0_344_head1_neck0_data_pmu0
    row: 73
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_0_0_344_head1_neck0_data_pmu0
    row: 73
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: gbuf2a_0_0_1001_head0_head1_neck0_data_pmu0
    row: 12
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: gbuf2a_0_0_1001_head0_head1_neck0_data_pmu0
    row: 12
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: gbuf2a_0_0_1001_head0_head1_neck0_data_pmu0
    row: 12
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_0_0_837_head1_neck0_data_pmu0
    row: 24
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2a_0_0_837_head1_neck0_data_pmu0
    row: 24
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: gbuf2a_0_0_831_head1_neck0_data_pmu0
    row: 24
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: gbuf2a_0_0_831_head1_neck0_data_pmu0
    row: 24
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: gbuf2a_0_0_832_head1_neck0_data_pmu0
    row: 25
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: gbuf2a_0_0_832_head1_neck0_data_pmu0
    row: 25
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2a_0_0_833_head1_neck0_data_pmu0
    row: 23
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2a_0_0_833_head1_neck0_data_pmu0
    row: 23
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: gbuf2a_0_0_834_head1_neck0_data_pmu0
    row: 24
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: gbuf2a_0_0_834_head1_neck0_data_pmu0
    row: 24
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_0_0_830_head1_neck0_data_pmu0
    row: 25
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_0_0_830_head1_neck0_data_pmu0
    row: 25
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2a_0_0_838_head1_neck0_data_pmu0
    row: 23
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2a_0_0_838_head1_neck0_data_pmu0
    row: 23
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: gbuf2a_0_0_836_head1_neck0_data_pmu0
    row: 66
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: gbuf2a_0_0_836_head1_neck0_data_pmu0
    row: 66
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2a_0_0_835_head1_neck0_data_pmu0
    row: 25
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2a_0_0_835_head1_neck0_data_pmu0
    row: 25
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2a_0_0_944_head1_neck0_data_pmu0
    row: 9
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2a_0_0_944_head1_neck0_data_pmu0
    row: 9
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2a_0_0_944_head1_neck0_data_pmu1
    row: 11
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2a_0_0_944_head1_neck0_data_pmu1
    row: 11
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2a_0_0_944_head1_neck0_data_pmu2
    row: 10
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2a_0_0_944_head1_neck0_data_pmu2
    row: 10
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2a_0_0_944_head1_neck0_data_pmu3
    row: 10
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2a_0_0_944_head1_neck0_data_pmu3
    row: 10
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf2a_0_0_944_head1_neck0_rob_pmu
    row: 10
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf2a_0_0_944_head1_neck0_rob_pmu
    row: 10
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_839_head1_neck0_data_pmu0
    row: 8
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_839_head1_neck0_data_pmu0
    row: 8
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_840_head1_neck0_data_pmu0
    row: 19
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_840_head1_neck0_data_pmu0
    row: 19
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_826_head1_neck0_data_pmu0
    row: 7
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_826_head1_neck0_data_pmu0
    row: 7
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_0_0_936_head1_neck0_data_pmu0
    row: 21
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_0_0_936_head1_neck0_data_pmu0
    row: 21
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: streaming_transpose_0_0_909_transpose_pmu
    row: 20
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 17920
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: streaming_transpose_0_0_909_transpose_pmu
    row: 20
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 17920
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_0_0_363_head1_neck0_data_pmu0
    row: 16
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2u_0_0_363_head1_neck0_data_pmu0
    row: 16
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2a_0_0_945_head1_neck0_data_pmu0
    row: 15
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2a_0_0_945_head1_neck0_data_pmu0
    row: 15
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2a_0_0_945_head1_neck0_data_pmu1
    row: 15
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2a_0_0_945_head1_neck0_data_pmu1
    row: 15
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2a_0_0_945_head1_neck0_data_pmu2
    row: 14
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2a_0_0_945_head1_neck0_data_pmu2
    row: 14
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2a_0_0_945_head1_neck0_data_pmu3
    row: 15
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2a_0_0_945_head1_neck0_data_pmu3
    row: 15
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf2a_0_0_945_head1_neck0_rob_pmu
    row: 15
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf2a_0_0_945_head1_neck0_rob_pmu
    row: 15
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_0_0_994_head1_neck0_data_pmu0
    row: 71
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_0_0_994_head1_neck0_data_pmu0
    row: 71
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_0_0_994_head1_neck0_data_pmu1
    row: 71
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_0_0_994_head1_neck0_data_pmu1
    row: 71
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_0_0_994_head1_neck0_data_pmu2
    row: 70
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_0_0_994_head1_neck0_data_pmu2
    row: 70
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_0_0_994_head1_neck0_data_pmu3
    row: 71
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_0_0_994_head1_neck0_data_pmu3
    row: 71
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf2a_0_0_994_head1_neck0_rob_pmu
    row: 71
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf2a_0_0_994_head1_neck0_rob_pmu
    row: 71
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_943_head1_neck0_data_pmu0
    row: 2
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_0_0_943_head1_neck0_data_pmu0
    row: 2
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_943_head1_neck0_data_pmu1
    row: 2
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_0_0_943_head1_neck0_data_pmu1
    row: 2
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_943_head1_neck0_rob_pmu
    row: 2
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_943_head1_neck0_rob_pmu
    row: 2
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf1a_0_0_1002_head0_head1_neck0_data_pmu0
    row: 24
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf1a_0_0_1002_head0_head1_neck0_data_pmu0
    row: 24
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf1a_0_0_1002_head0_head1_neck0_data_pmu0
    row: 24
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf1a_0_0_1002_head0_head1_neck0_data_pmu1
    row: 23
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf1a_0_0_1002_head0_head1_neck0_data_pmu1
    row: 23
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf1a_0_0_1002_head0_head1_neck0_data_pmu1
    row: 23
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_1002_head0_neck0_rob_pmu
    row: 23
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_1002_head0_neck0_rob_pmu
    row: 23
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_1002_head1_neck0_rob_pmu
    row: 24
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_1002_head1_neck0_rob_pmu
    row: 24
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_841_head1_neck0_data_pmu0
    row: 23
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_0_0_841_head1_neck0_data_pmu0
    row: 23
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_hidden_loop_buffer_head0_head1_neck0_data_pmu0
    row: 65
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_hidden_loop_buffer_head0_head1_neck0_data_pmu0
    row: 65
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_hidden_loop_buffer_head0_head1_neck0_data_pmu0
    row: 65
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 17
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_hidden_loop_buffer_head0_head1_neck0_data_pmu0
    row: 65
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_cell_loop_buffer_head0_head1_neck0_data_pmu0
    row: 24
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_cell_loop_buffer_head0_head1_neck0_data_pmu0
    row: 24
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_cell_loop_buffer_head0_head1_neck0_data_pmu0
    row: 24
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 17
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_cell_loop_buffer_head0_head1_neck0_data_pmu0
    row: 24
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 453200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.tbuf2u_0_0_334_D_0_0
    row: 73
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.tbuf2u_0_0_334_D_0_0
    row: 73
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.rbuf1u_0_0_335_D_0_0
    row: 72
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.rbuf1u_0_0_335_D_0_0
    row: 72
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.tbuf2u_0_0_342_D_0_0
    row: 73
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.tbuf2u_0_0_342_D_0_0
    row: 73
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_35
    row: 23
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_35
    row: 23
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_5
    row: 87
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_5
    row: 87
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_30
    row: 7
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_30
    row: 7
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_37
    row: 10
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_37
    row: 10
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_29
    row: 24
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_29
    row: 24
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_28
    row: 69
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_28
    row: 69
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_27
    row: 30
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_27
    row: 30
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_26
    row: 8
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_26
    row: 8
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: out_window_0_0_483_tilerFronting_pmu
    row: 21
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: out_window_0_0_483_tilerFronting_pmu
    row: 21
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: out_window_0_0_483_tilerFronting_pmu
    row: 21
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_meta_outputs0_used_by_ptconvlstm__lstm_layer__lstm_shifted_outputs_0_0_495_tilerSubStoreTilerBacking_pmu
    row: 24
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_meta_outputs0_used_by_ptconvlstm__lstm_layer__lstm_shifted_outputs_0_0_495_tilerSubStoreTilerBacking_pmu
    row: 24
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_meta_outputs0_used_by_ptconvlstm__lstm_layer__lstm_shifted_outputs_0_0_495_tilerSubStoreTilerBacking_pmu
    row: 24
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s0.backing_pmu_group_45_ptconvlstm__lstm_layer__lstm_tensor
    row: 8
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.backing_pmu_group_45_ptconvlstm__lstm_layer__lstm_tensor
    row: 8
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s0.backing_pmu_group_46_ptconvlstm__lstm_layer__lstm_tensor1
    row: 19
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.backing_pmu_group_46_ptconvlstm__lstm_layer__lstm_tensor1
    row: 19
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_meta_outputs0_used_by_ptconvlstm__lstm_layer__lstm_shifted_outputs_0_0_298_tilerSubStoreTilerBacking_pmu
    row: 7
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_meta_outputs0_used_by_ptconvlstm__lstm_layer__lstm_shifted_outputs_0_0_298_tilerSubStoreTilerBacking_pmu
    row: 7
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_meta_outputs0_used_by_ptconvlstm__lstm_layer__lstm_shifted_outputs_0_0_298_tilerSubStoreTilerBacking_pmu
    row: 7
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_842_head1_neck0_data_pmu0
    row: 7
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_842_head1_neck0_data_pmu0
    row: 7
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_843_head1_neck0_data_pmu0
    row: 66
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_843_head1_neck0_data_pmu0
    row: 66
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_844_head1_neck0_data_pmu0
    row: 23
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_844_head1_neck0_data_pmu0
    row: 23
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_845_head1_neck0_data_pmu0
    row: 10
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_845_head1_neck0_data_pmu0
    row: 10
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf4a_1_0_846_head1_neck0_data_pmu0
    row: 10
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf4a_1_0_846_head1_neck0_data_pmu0
    row: 10
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_0 WBuf 0_PMU
    row: 18
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_0 WBuf 0_PMU
    row: 18
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_0_fwd_output_pmu
    row: 17
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_0_fwd_output_pmu
    row: 17
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_0Bias_W_Bufpmu0
    row: 19
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_0Bias_W_Bufpmu0
    row: 19
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_962_head1_neck0_data_pmu0
    row: 19
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_962_head1_neck0_data_pmu0
    row: 19
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_0 WBuf 0_PMU
    row: 25
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_0 WBuf 0_PMU
    row: 25
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_0_fwd_output_pmu
    row: 24
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_0_fwd_output_pmu
    row: 24
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_0Bias_W_Bufpmu0
    row: 22
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_0Bias_W_Bufpmu0
    row: 22
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_961_head1_neck0_data_pmu0
    row: 19
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_961_head1_neck0_data_pmu0
    row: 19
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_1 WBuf 0_PMU
    row: 18
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_1 WBuf 0_PMU
    row: 18
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_1_fwd_output_pmu
    row: 17
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_1_fwd_output_pmu
    row: 17
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_1Bias_W_Bufpmu0
    row: 17
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_1Bias_W_Bufpmu0
    row: 17
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_964_head1_neck0_data_pmu0
    row: 16
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_964_head1_neck0_data_pmu0
    row: 16
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_1 WBuf 0_PMU
    row: 18
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_1 WBuf 0_PMU
    row: 18
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_1_fwd_output_pmu
    row: 18
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_1_fwd_output_pmu
    row: 18
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_1Bias_W_Bufpmu0
    row: 18
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_1Bias_W_Bufpmu0
    row: 18
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_963_head1_neck0_data_pmu0
    row: 17
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_963_head1_neck0_data_pmu0
    row: 17
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_2 WBuf 0_PMU
    row: 20
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_2 WBuf 0_PMU
    row: 20
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_2_fwd_output_pmu
    row: 26
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_2_fwd_output_pmu
    row: 26
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_2Bias_W_Bufpmu0
    row: 26
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_2Bias_W_Bufpmu0
    row: 26
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_966_head1_neck0_data_pmu0
    row: 25
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_966_head1_neck0_data_pmu0
    row: 25
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_2 WBuf 0_PMU
    row: 26
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_2 WBuf 0_PMU
    row: 26
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_2_fwd_output_pmu
    row: 25
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_2_fwd_output_pmu
    row: 25
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_2Bias_W_Bufpmu0
    row: 24
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_2Bias_W_Bufpmu0
    row: 24
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_965_head1_neck0_data_pmu0
    row: 24
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_965_head1_neck0_data_pmu0
    row: 24
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_3 WBuf 0_PMU
    row: 20
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_3 WBuf 0_PMU
    row: 20
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_3_fwd_output_pmu
    row: 69
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_3_fwd_output_pmu
    row: 69
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_3Bias_W_Bufpmu0
    row: 69
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_3Bias_W_Bufpmu0
    row: 69
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_968_head1_neck0_data_pmu0
    row: 68
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_968_head1_neck0_data_pmu0
    row: 68
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_3 WBuf 0_PMU
    row: 23
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_3 WBuf 0_PMU
    row: 23
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_3_fwd_output_pmu
    row: 22
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_3_fwd_output_pmu
    row: 22
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_3Bias_W_Bufpmu0
    row: 21
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_3Bias_W_Bufpmu0
    row: 21
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_967_head1_neck0_data_pmu0
    row: 67
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_967_head1_neck0_data_pmu0
    row: 67
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__temp_cell_head1_neck0_data_pmu0
    row: 29
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__temp_cell_head1_neck0_data_pmu0
    row: 29
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_970_head1_neck0_data_pmu0
    row: 22
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_970_head1_neck0_data_pmu0
    row: 22
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_969_head1_neck0_data_pmu0
    row: 29
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_969_head1_neck0_data_pmu0
    row: 29
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_971_head1_neck0_data_pmu0
    row: 23
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_971_head1_neck0_data_pmu0
    row: 23
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_974_head1_neck0_data_pmu0
    row: 31
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_974_head1_neck0_data_pmu0
    row: 31
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_972_head1_neck0_data_pmu0
    row: 29
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_972_head1_neck0_data_pmu0
    row: 29
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_973_head1_neck0_data_pmu0
    row: 29
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_973_head1_neck0_data_pmu0
    row: 29
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_975_head1_neck0_data_pmu0
    row: 31
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_975_head1_neck0_data_pmu0
    row: 31
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf4u_1_0_399_head1_neck0_data_pmu0
    row: 70
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf4u_1_0_399_head1_neck0_data_pmu0
    row: 70
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_recompute_ WBuf 0_PMU
    row: 65
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 36
    stage_latency: 1190400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_recompute_ WBuf 0_PMU
    row: 65
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 36
    stage_latency: 1190400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_recompute__fwd_output_pmu
    row: 65
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 36
    stage_latency: 1190400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_recompute__fwd_output_pmu
    row: 65
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 36
    stage_latency: 1190400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_recompute_Bias_W_Bufpmu0
    row: 64
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 36
    stage_latency: 1190400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_recompute_Bias_W_Bufpmu0
    row: 64
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 36
    stage_latency: 1190400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_411_head1_neck0_data_pmu0
    row: 70
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_411_head1_neck0_data_pmu0
    row: 70
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: scale_1_0_633_input_B_pmu
    row: 71
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 12
    stage_latency: 17000
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: scale_1_0_633_input_B_pmu
    row: 71
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 12
    stage_latency: 17000
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf4u_1_0_419_head1_neck0_data_pmu0
    row: 8
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf4u_1_0_419_head1_neck0_data_pmu0
    row: 8
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2u_1_0_421_head1_neck0_data_pmu0
    row: 70
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_1_0_421_head1_neck0_data_pmu0
    row: 70
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_1_0_426_head1_neck0_data_pmu0
    row: 85
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_1_0_426_head1_neck0_data_pmu0
    row: 85
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_851_head1_neck0_data_pmu0
    row: 88
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_851_head1_neck0_data_pmu0
    row: 88
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_0_0_PMU
    row: 86
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 14
    stage_latency: 436700
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_0_0_PMU
    row: 86
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 14
    stage_latency: 436700
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_1_0_PMU
    row: 87
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 14
    stage_latency: 436700
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_1_0_PMU
    row: 87
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 14
    stage_latency: 436700
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf7u_1_0_428_head1_neck0_reformat_pmu0
    row: 73
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 35
    stage_latency: 6600
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf7u_1_0_428_head1_neck0_reformat_pmu0
    row: 73
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 35
    stage_latency: 6600
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf7u_1_0_428_head1_neck0_data_pmu0
    row: 73
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 35
    stage_latency: 6600
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf7u_1_0_428_head1_neck0_data_pmu0
    row: 73
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 35
    stage_latency: 6600
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_1_0_429_head0_head1_neck0_data_pmu0
    row: 20
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2u_1_0_429_head0_head1_neck0_data_pmu0
    row: 20
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: gbuf2u_1_0_429_head0_head1_neck0_data_pmu0
    row: 20
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_0_0_0_PMU
    row: 21
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 15
    stage_latency: 4492800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_0_0_0_PMU
    row: 21
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 15
    stage_latency: 4492800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_0
    row: 21
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 15
    stage_latency: 4492800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_0
    row: 21
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 15
    stage_latency: 4492800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 20
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 15
    stage_latency: 4492800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 20
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 15
    stage_latency: 4492800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_431_head1_neck0_data_pmu0
    row: 85
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_431_head1_neck0_data_pmu0
    row: 85
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf12u_1_0_437_head1_neck0_data_pmu0
    row: 78
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf12u_1_0_437_head1_neck0_data_pmu0
    row: 78
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__indexselect_bwd_loss_just_indexin_indices
    row: 78
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 16
    stage_latency: 40100
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__indexselect_bwd_loss_just_indexin_indices
    row: 78
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 16
    stage_latency: 40100
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 0
    unit_kind: PMU
    unit_name: ptconvlstm__indexselect_bwd_loss_just_indexindex2addr
    row: 80
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 16
    stage_latency: 40100
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__indexselect_bwd_loss_just_index_opmu_0
    row: 79
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 16
    stage_latency: 40100
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__indexselect_bwd_loss_just_index_opmu_0
    row: 79
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 16
    stage_latency: 40100
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__indexselect_bwd_loss_just_index_opmu_0
    row: 79
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 16
    stage_latency: 40100
  - event_name: read0_ctx1
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__indexselect_bwd_loss_just_index_opmu_0
    row: 79
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 16
    stage_latency: 40100
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf4u_1_0_440_head1_neck0_data_pmu0
    row: 17
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf4u_1_0_440_head1_neck0_data_pmu0
    row: 17
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf3u_1_0_443_head1_neck0_data_pmu0
    row: 25
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf3u_1_0_443_head1_neck0_data_pmu0
    row: 25
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf3u_1_0_445_head1_neck0_data_pmu0
    row: 24
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf3u_1_0_445_head1_neck0_data_pmu0
    row: 24
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf3u_1_0_447_head1_neck0_data_pmu0
    row: 23
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf3u_1_0_447_head1_neck0_data_pmu0
    row: 23
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf3u_1_0_449_head1_neck0_data_pmu0
    row: 24
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf3u_1_0_449_head1_neck0_data_pmu0
    row: 24
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf3u_1_0_451_head1_neck0_data_pmu0
    row: 23
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf3u_1_0_451_head1_neck0_data_pmu0
    row: 23
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_1007_head1_neck0_data_pmu0
    row: 21
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_1007_head1_neck0_data_pmu0
    row: 21
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_1_0_938_head1_neck0_data_pmu0
    row: 22
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_1_0_938_head1_neck0_data_pmu0
    row: 22
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2u_1_0_453_head1_neck0_data_pmu0
    row: 27
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_1_0_453_head1_neck0_data_pmu0
    row: 27
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_1_0_937_head1_neck0_data_pmu0
    row: 79
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_1_0_937_head1_neck0_data_pmu0
    row: 79
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: gbuf2u_1_0_455_head1_neck0_data_pmu0
    row: 25
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: gbuf2u_1_0_455_head1_neck0_data_pmu0
    row: 25
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_hidden_n_g_tempg_head1_neck0_data_pmu0
    row: 25
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_hidden_n_g_tempg_head1_neck0_data_pmu0
    row: 25
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_1003_head0_head1_neck0_data_pmu0
    row: 20
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_1003_head0_head1_neck0_data_pmu0
    row: 20
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_1_0_1003_head0_head1_neck0_data_pmu0
    row: 20
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_temp_igates_head1_neck0_data_pmu0
    row: 25
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_temp_igates_head1_neck0_data_pmu0
    row: 25
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_temp_fgates_head1_neck0_data_pmu0
    row: 22
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_temp_fgates_head1_neck0_data_pmu0
    row: 22
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_temp_ggates_head1_neck0_data_pmu0
    row: 24
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_temp_ggates_head1_neck0_data_pmu0
    row: 24
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_1008_head1_neck0_data_pmu0
    row: 24
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_1008_head1_neck0_data_pmu0
    row: 24
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_temp_ogates_head1_neck0_data_pmu0
    row: 20
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_temp_ogates_head1_neck0_data_pmu0
    row: 20
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_temp_temp_fgates_head1_neck0_data_pmu0
    row: 21
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_temp_temp_fgates_head1_neck0_data_pmu0
    row: 21
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_976_head1_neck0_data_pmu0
    row: 21
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_976_head1_neck0_data_pmu0
    row: 21
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_temp_temp_igates_head1_neck0_data_pmu0
    row: 22
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_temp_temp_igates_head1_neck0_data_pmu0
    row: 22
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_977_head1_neck0_data_pmu0
    row: 22
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_977_head1_neck0_data_pmu0
    row: 22
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_1004_head0_head1_neck0_data_pmu0
    row: 20
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_1004_head0_head1_neck0_data_pmu0
    row: 20
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_1_0_1004_head0_head1_neck0_data_pmu0
    row: 20
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_991_head1_neck0_data_pmu0
    row: 19
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_991_head1_neck0_data_pmu0
    row: 19
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_982_head1_neck0_data_pmu0
    row: 20
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_982_head1_neck0_data_pmu0
    row: 20
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_983_head1_neck0_data_pmu0
    row: 20
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_983_head1_neck0_data_pmu0
    row: 20
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_1005_head0_head1_neck0_data_pmu0
    row: 24
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_1005_head0_head1_neck0_data_pmu0
    row: 24
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_1_0_1005_head0_head1_neck0_data_pmu0
    row: 24
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_1006_head0_head1_neck0_data_pmu0
    row: 19
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_1006_head0_head1_neck0_data_pmu0
    row: 19
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_1_0_1006_head0_head1_neck0_data_pmu0
    row: 19
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_989_head1_neck0_data_pmu0
    row: 31
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_989_head1_neck0_data_pmu0
    row: 31
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_891_head1_neck0_data_pmu0
    row: 19
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_891_head1_neck0_data_pmu0
    row: 19
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_988_head1_neck0_data_pmu0
    row: 27
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_988_head1_neck0_data_pmu0
    row: 27
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_892_head1_neck0_data_pmu0
    row: 25
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_892_head1_neck0_data_pmu0
    row: 25
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_990_head1_neck0_data_pmu0
    row: 27
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_990_head1_neck0_data_pmu0
    row: 27
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_893_head1_neck0_data_pmu0
    row: 26
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_893_head1_neck0_data_pmu0
    row: 26
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_1_0_852_head1_neck0_reformat_pmu0
    row: 17
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 18
    stage_latency: 57200
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_1_0_852_head1_neck0_reformat_pmu0
    row: 17
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 18
    stage_latency: 57200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_1_0_852_head1_neck0_data_pmu0
    row: 17
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 18
    stage_latency: 57200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_1_0_852_head1_neck0_data_pmu0
    row: 17
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 18
    stage_latency: 57200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: gbuf2a_1_0_857_head0_head1_neck0_data_pmu0
    row: 6
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: gbuf2a_1_0_857_head0_head1_neck0_data_pmu0
    row: 6
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: gbuf2a_1_0_857_head0_head1_neck0_data_pmu0
    row: 6
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_0_grad_a_gemm_0_0_0_PMU
    row: 6
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 19
    stage_latency: 425300
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_0_grad_a_gemm_0_0_0_PMU
    row: 6
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 19
    stage_latency: 425300
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_0_grad_a_output_pmu_0
    row: 6
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 19
    stage_latency: 425300
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_0_grad_a_output_pmu_0
    row: 6
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 19
    stage_latency: 425300
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_0_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 5
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 19
    stage_latency: 425300
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_0_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 5
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 19
    stage_latency: 425300
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_1_0_853_head1_neck0_reformat_pmu0
    row: 27
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 25
    stage_latency: 24800
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_1_0_853_head1_neck0_reformat_pmu0
    row: 27
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 25
    stage_latency: 24800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_1_0_853_head1_neck0_data_pmu0
    row: 27
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 25
    stage_latency: 24800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_1_0_853_head1_neck0_data_pmu0
    row: 27
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 25
    stage_latency: 24800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: gbuf2a_1_0_856_head0_head1_neck0_data_pmu0
    row: 70
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: gbuf2a_1_0_856_head0_head1_neck0_data_pmu0
    row: 70
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 17
    unit_kind: PMU
    unit_name: gbuf2a_1_0_856_head0_head1_neck0_data_pmu0
    row: 70
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_0_grad_a_gemm_0_0_0_PMU
    row: 70
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 26
    stage_latency: 204400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_0_grad_a_gemm_0_0_0_PMU
    row: 70
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 26
    stage_latency: 204400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_0_grad_a_output_pmu_0
    row: 70
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 26
    stage_latency: 204400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_0_grad_a_output_pmu_0
    row: 70
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 26
    stage_latency: 204400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_0_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 70
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 26
    stage_latency: 204400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_0_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 70
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 26
    stage_latency: 204400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_0_grad_b WBuf 0_PMU
    row: 30
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 30
    stage_latency: 193200
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_0_grad_b WBuf 0_PMU
    row: 30
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 30
    stage_latency: 193200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_894_head1_neck0_data_pmu0
    row: 30
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_894_head1_neck0_data_pmu0
    row: 30
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: gbuf2a_1_0_861_head0_head1_neck0_data_pmu0
    row: 31
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: gbuf2a_1_0_861_head0_head1_neck0_data_pmu0
    row: 31
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: gbuf2a_1_0_861_head0_head1_neck0_data_pmu0
    row: 31
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_1_grad_a_gemm_0_0_0_PMU
    row: 30
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 20
    stage_latency: 425300
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_1_grad_a_gemm_0_0_0_PMU
    row: 30
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 20
    stage_latency: 425300
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_1_grad_a_output_pmu_0
    row: 30
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 20
    stage_latency: 425300
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_1_grad_a_output_pmu_0
    row: 30
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 20
    stage_latency: 425300
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_1_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 31
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 20
    stage_latency: 425300
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_1_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 31
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 20
    stage_latency: 425300
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: gbuf2a_1_0_860_head0_head1_neck0_data_pmu0
    row: 65
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: gbuf2a_1_0_860_head0_head1_neck0_data_pmu0
    row: 65
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 17
    unit_kind: PMU
    unit_name: gbuf2a_1_0_860_head0_head1_neck0_data_pmu0
    row: 65
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_1_grad_a_gemm_0_0_0_PMU
    row: 64
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 27
    stage_latency: 204400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_1_grad_a_gemm_0_0_0_PMU
    row: 64
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 27
    stage_latency: 204400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_1_grad_a_output_pmu_0
    row: 64
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 27
    stage_latency: 204400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_1_grad_a_output_pmu_0
    row: 64
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 27
    stage_latency: 204400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_1_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 65
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 27
    stage_latency: 204400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_1_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 65
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 27
    stage_latency: 204400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_1_grad_b WBuf 0_PMU
    row: 71
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 32
    stage_latency: 193200
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_1_grad_b WBuf 0_PMU
    row: 71
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 32
    stage_latency: 193200
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_1_grad_b WBuf 0_PMU
    row: 71
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 32
    stage_latency: 193200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_895_head1_neck0_data_pmu0
    row: 27
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_895_head1_neck0_data_pmu0
    row: 27
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: gbuf2a_1_0_865_head0_head1_neck0_data_pmu0
    row: 26
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: gbuf2a_1_0_865_head0_head1_neck0_data_pmu0
    row: 26
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 17
    unit_kind: PMU
    unit_name: gbuf2a_1_0_865_head0_head1_neck0_data_pmu0
    row: 26
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_2_grad_a_gemm_0_0_0_PMU
    row: 26
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 425300
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_2_grad_a_gemm_0_0_0_PMU
    row: 26
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 425300
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_2_grad_a_output_pmu_0
    row: 26
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 425300
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_2_grad_a_output_pmu_0
    row: 26
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 425300
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_2_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 26
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 425300
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_2_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 26
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 425300
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: gbuf2a_1_0_864_head0_head1_neck0_data_pmu0
    row: 28
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: gbuf2a_1_0_864_head0_head1_neck0_data_pmu0
    row: 28
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 17
    unit_kind: PMU
    unit_name: gbuf2a_1_0_864_head0_head1_neck0_data_pmu0
    row: 28
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_2_grad_a_gemm_0_0_0_PMU
    row: 28
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 28
    stage_latency: 204400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_2_grad_a_gemm_0_0_0_PMU
    row: 28
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 28
    stage_latency: 204400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_2_grad_a_output_pmu_0
    row: 28
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 28
    stage_latency: 204400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_2_grad_a_output_pmu_0
    row: 28
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 28
    stage_latency: 204400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_2_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 28
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 28
    stage_latency: 204400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_2_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 28
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 28
    stage_latency: 204400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_2_grad_b WBuf 0_PMU
    row: 31
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 33
    stage_latency: 193200
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_2_grad_b WBuf 0_PMU
    row: 31
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 33
    stage_latency: 193200
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_2_grad_b WBuf 0_PMU
    row: 31
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 33
    stage_latency: 193200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: gbuf2a_1_0_869_head0_head1_neck0_data_pmu0
    row: 12
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: gbuf2a_1_0_869_head0_head1_neck0_data_pmu0
    row: 12
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 17
    unit_kind: PMU
    unit_name: gbuf2a_1_0_869_head0_head1_neck0_data_pmu0
    row: 12
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_3_grad_a_gemm_0_0_0_PMU
    row: 12
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 22
    stage_latency: 425300
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_3_grad_a_gemm_0_0_0_PMU
    row: 12
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 22
    stage_latency: 425300
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_3_grad_a_output_pmu_0
    row: 12
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 22
    stage_latency: 425300
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_3_grad_a_output_pmu_0
    row: 12
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 22
    stage_latency: 425300
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_3_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 11
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 22
    stage_latency: 425300
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_3_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 11
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 22
    stage_latency: 425300
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: gbuf2a_1_0_868_head0_head1_neck0_data_pmu0
    row: 18
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: gbuf2a_1_0_868_head0_head1_neck0_data_pmu0
    row: 18
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 17
    unit_kind: PMU
    unit_name: gbuf2a_1_0_868_head0_head1_neck0_data_pmu0
    row: 18
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_3_grad_a_gemm_0_0_0_PMU
    row: 18
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 29
    stage_latency: 204400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_3_grad_a_gemm_0_0_0_PMU
    row: 18
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 29
    stage_latency: 204400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_3_grad_a_output_pmu_0
    row: 18
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 29
    stage_latency: 204400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_3_grad_a_output_pmu_0
    row: 18
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 29
    stage_latency: 204400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_3_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 18
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 29
    stage_latency: 204400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_3_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 18
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 29
    stage_latency: 204400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_3_grad_b WBuf 0_PMU
    row: 64
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 34
    stage_latency: 193200
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_3_grad_b WBuf 0_PMU
    row: 64
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 34
    stage_latency: 193200
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_3_grad_b WBuf 0_PMU
    row: 64
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 34
    stage_latency: 193200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: gbuf2a_1_0_858_head1_neck0_data_pmu0
    row: 30
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: gbuf2a_1_0_858_head1_neck0_data_pmu0
    row: 30
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_1_0_862_head1_neck0_data_pmu0
    row: 72
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_1_0_862_head1_neck0_data_pmu0
    row: 72
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: gbuf2a_1_0_866_head1_neck0_data_pmu0
    row: 31
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: gbuf2a_1_0_866_head1_neck0_data_pmu0
    row: 31
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: gbuf2a_1_0_870_head1_neck0_data_pmu0
    row: 64
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: gbuf2a_1_0_870_head1_neck0_data_pmu0
    row: 64
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_1_0_848_head1_neck0_data_pmu0
    row: 19
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_1_0_848_head1_neck0_data_pmu0
    row: 19
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: gbuf2a_1_0_847_head1_neck0_data_pmu0
    row: 65
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: gbuf2a_1_0_847_head1_neck0_data_pmu0
    row: 65
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_1_0_871_head1_neck0_data_pmu0
    row: 24
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_1_0_871_head1_neck0_data_pmu0
    row: 24
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: gbuf2a_1_0_854_head1_neck0_data_pmu0
    row: 15
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: gbuf2a_1_0_854_head1_neck0_data_pmu0
    row: 15
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_912.buffer_head1_neck0_data_pmu0
    row: 66
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_912.buffer_head1_neck0_data_pmu0
    row: 66
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_913.buffer_head1_neck0_data_pmu0
    row: 66
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_913.buffer_head1_neck0_data_pmu0
    row: 66
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_914.buffer_head1_neck0_data_pmu0
    row: 27
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_914.buffer_head1_neck0_data_pmu0
    row: 27
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_915.buffer_head1_neck0_data_pmu0
    row: 67
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_915.buffer_head1_neck0_data_pmu0
    row: 67
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_872_head1_neck0_data_pmu0
    row: 23
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_872_head1_neck0_data_pmu0
    row: 23
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_873_head1_neck0_data_pmu0
    row: 67
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_873_head1_neck0_data_pmu0
    row: 67
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_874_head1_neck0_data_pmu0
    row: 28
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_874_head1_neck0_data_pmu0
    row: 28
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_875_head1_neck0_data_pmu0
    row: 68
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_875_head1_neck0_data_pmu0
    row: 68
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_916.buffer_head1_neck0_data_pmu0
    row: 4
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_916.buffer_head1_neck0_data_pmu0
    row: 4
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_917.buffer_head1_neck0_data_pmu0
    row: 64
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_917.buffer_head1_neck0_data_pmu0
    row: 64
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_918.buffer_head1_neck0_data_pmu0
    row: 13
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_918.buffer_head1_neck0_data_pmu0
    row: 13
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_919.buffer_head1_neck0_data_pmu0
    row: 11
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_919.buffer_head1_neck0_data_pmu0
    row: 11
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_876_head1_neck0_data_pmu0
    row: 4
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_876_head1_neck0_data_pmu0
    row: 4
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_877_head1_neck0_data_pmu0
    row: 71
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_877_head1_neck0_data_pmu0
    row: 71
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_878_head1_neck0_data_pmu0
    row: 6
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_878_head1_neck0_data_pmu0
    row: 6
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_879_head1_neck0_data_pmu0
    row: 28
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_879_head1_neck0_data_pmu0
    row: 28
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_924.buffer_head1_neck0_data_pmu0
    row: 4
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_924.buffer_head1_neck0_data_pmu0
    row: 4
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_925.buffer_head1_neck0_data_pmu0
    row: 67
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_925.buffer_head1_neck0_data_pmu0
    row: 67
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_926.buffer_head1_neck0_data_pmu0
    row: 11
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_926.buffer_head1_neck0_data_pmu0
    row: 11
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_927.buffer_head1_neck0_data_pmu0
    row: 13
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_927.buffer_head1_neck0_data_pmu0
    row: 13
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_880_head1_neck0_data_pmu0
    row: 7
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_880_head1_neck0_data_pmu0
    row: 7
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_881_head1_neck0_data_pmu0
    row: 71
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_881_head1_neck0_data_pmu0
    row: 71
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_882_head1_neck0_data_pmu0
    row: 6
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_882_head1_neck0_data_pmu0
    row: 6
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_883_head1_neck0_data_pmu0
    row: 15
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_883_head1_neck0_data_pmu0
    row: 15
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_920.buffer_head1_neck0_data_pmu0
    row: 14
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_920.buffer_head1_neck0_data_pmu0
    row: 14
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_921.buffer_head1_neck0_data_pmu0
    row: 68
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_921.buffer_head1_neck0_data_pmu0
    row: 68
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_922.buffer_head1_neck0_data_pmu0
    row: 16
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_922.buffer_head1_neck0_data_pmu0
    row: 16
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: transpose_1_0_923.buffer_head1_neck0_data_pmu0
    row: 15
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: transpose_1_0_923.buffer_head1_neck0_data_pmu0
    row: 15
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_884_head1_neck0_data_pmu0
    row: 8
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_884_head1_neck0_data_pmu0
    row: 8
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_885_head1_neck0_data_pmu0
    row: 69
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_885_head1_neck0_data_pmu0
    row: 69
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_886_head1_neck0_data_pmu0
    row: 5
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_886_head1_neck0_data_pmu0
    row: 5
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_887_head1_neck0_data_pmu0
    row: 14
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_887_head1_neck0_data_pmu0
    row: 14
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__hidden_loop_buffer_head1_neck0_data_pmu0
    row: 19
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__hidden_loop_buffer_head1_neck0_data_pmu0
    row: 19
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__hidden_loop_buffer_head1_neck0_data_pmu0
    row: 19
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__cell_loop_buffer_head1_neck0_data_pmu0
    row: 64
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__cell_loop_buffer_head1_neck0_data_pmu0
    row: 64
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__cell_loop_buffer_head1_neck0_data_pmu0
    row: 64
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 9
    stage_latency: 441200
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_hidden_i_g_head1_neck0_data_pmu0
    row: 24
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_hidden_i_g_head1_neck0_data_pmu0
    row: 24
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_hidden_i_g_head1_neck0_data_pmu0
    row: 24
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_cell_i_g_head1_neck0_data_pmu0
    row: 15
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_cell_i_g_head1_neck0_data_pmu0
    row: 15
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_cell_i_g_head1_neck0_data_pmu0
    row: 15
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 118800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: gbuf2a_1_0_855_head1_neck0_data_pmu0
    row: 30
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: gbuf2a_1_0_855_head1_neck0_data_pmu0
    row: 30
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_1_0_859_head1_neck0_data_pmu0
    row: 72
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_1_0_859_head1_neck0_data_pmu0
    row: 72
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: gbuf2a_1_0_863_head1_neck0_data_pmu0
    row: 31
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: gbuf2a_1_0_863_head1_neck0_data_pmu0
    row: 31
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: gbuf2a_1_0_867_head1_neck0_data_pmu0
    row: 64
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: gbuf2a_1_0_867_head1_neck0_data_pmu0
    row: 64
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.tbuf2u_1_0_401_D_0_0
    row: 74
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.tbuf2u_1_0_401_D_0_0
    row: 74
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.rbuf1u_1_0_402_D_0_0
    row: 78
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.rbuf1u_1_0_402_D_0_0
    row: 78
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.tbuf2a_1_0_850_D_0_0
    row: 74
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.tbuf2a_1_0_850_D_0_0
    row: 74
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.tbuf2u_1_0_406_D_0_0
    row: 74
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.tbuf2u_1_0_406_D_0_0
    row: 74
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.tbuf2u_1_0_409_D_0_0
    row: 74
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.tbuf2u_1_0_409_D_0_0
    row: 74
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_0_0_0
    row: 21
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 15
    stage_latency: 4492800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_0_0_0
    row: 21
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 15
    stage_latency: 4492800
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_0_0_0
    row: 21
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 15
    stage_latency: 4492800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum_1.tbuf_D_0_0_0
    row: 7
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 15
    stage_latency: 4492800
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum_1.tbuf_D_0_0_0
    row: 7
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 15
    stage_latency: 4492800
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum_1.tbuf_D_0_0_0
    row: 7
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 15
    stage_latency: 4492800
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum.tbuf_D_0_0_0
    row: 69
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 26
    stage_latency: 204400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum.tbuf_D_0_0_0
    row: 69
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 26
    stage_latency: 204400
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum.tbuf_D_0_0_0
    row: 69
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 26
    stage_latency: 204400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_1.tbuf_D_0_0_0
    row: 65
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 27
    stage_latency: 204400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_1.tbuf_D_0_0_0
    row: 65
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 27
    stage_latency: 204400
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_1.tbuf_D_0_0_0
    row: 65
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 27
    stage_latency: 204400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_2.tbuf_D_0_0_0
    row: 27
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 28
    stage_latency: 204400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_2.tbuf_D_0_0_0
    row: 27
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 28
    stage_latency: 204400
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_2.tbuf_D_0_0_0
    row: 27
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 28
    stage_latency: 204400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_3.tbuf_D_0_0_0
    row: 17
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 29
    stage_latency: 204400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_3.tbuf_D_0_0_0
    row: 17
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 29
    stage_latency: 204400
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_3.tbuf_D_0_0_0
    row: 17
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 29
    stage_latency: 204400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_4.tbuf_D_0_0_0
    row: 5
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 19
    stage_latency: 425300
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_4.tbuf_D_0_0_0
    row: 5
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 19
    stage_latency: 425300
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_4.tbuf_D_0_0_0
    row: 5
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 19
    stage_latency: 425300
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_5.tbuf_D_0_0_0
    row: 29
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 20
    stage_latency: 425300
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_5.tbuf_D_0_0_0
    row: 29
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 20
    stage_latency: 425300
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_5.tbuf_D_0_0_0
    row: 29
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 20
    stage_latency: 425300
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_6.tbuf_D_0_0_0
    row: 25
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 21
    stage_latency: 425300
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_6.tbuf_D_0_0_0
    row: 25
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 21
    stage_latency: 425300
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_6.tbuf_D_0_0_0
    row: 25
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 21
    stage_latency: 425300
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_7.tbuf_D_0_0_0
    row: 11
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 22
    stage_latency: 425300
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_7.tbuf_D_0_0_0
    row: 11
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 22
    stage_latency: 425300
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_7.tbuf_D_0_0_0
    row: 11
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 22
    stage_latency: 425300
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_8.tbuf_D_0_0_0
    row: 69
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 26
    stage_latency: 204400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_8.tbuf_D_0_0_0
    row: 69
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 26
    stage_latency: 204400
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_8.tbuf_D_0_0_0
    row: 69
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 26
    stage_latency: 204400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_9.tbuf_D_0_0_0
    row: 66
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 27
    stage_latency: 204400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_9.tbuf_D_0_0_0
    row: 66
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 27
    stage_latency: 204400
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_9.tbuf_D_0_0_0
    row: 66
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 27
    stage_latency: 204400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_10.tbuf_D_0_0_0
    row: 26
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 28
    stage_latency: 204400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_10.tbuf_D_0_0_0
    row: 26
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 28
    stage_latency: 204400
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_10.tbuf_D_0_0_0
    row: 26
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 28
    stage_latency: 204400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_11.tbuf_D_0_0_0
    row: 16
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 29
    stage_latency: 204400
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_11.tbuf_D_0_0_0
    row: 16
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 29
    stage_latency: 204400
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_11.tbuf_D_0_0_0
    row: 16
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 29
    stage_latency: 204400
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_12.tbuf_D_0_0_0
    row: 4
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 19
    stage_latency: 425300
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_12.tbuf_D_0_0_0
    row: 4
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 19
    stage_latency: 425300
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_12.tbuf_D_0_0_0
    row: 4
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 19
    stage_latency: 425300
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_13.tbuf_D_0_0_0
    row: 30
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 20
    stage_latency: 425300
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_13.tbuf_D_0_0_0
    row: 30
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 20
    stage_latency: 425300
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_13.tbuf_D_0_0_0
    row: 30
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 20
    stage_latency: 425300
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_14.tbuf_D_0_0_0
    row: 25
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 425300
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_14.tbuf_D_0_0_0
    row: 25
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 425300
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_14.tbuf_D_0_0_0
    row: 25
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 425300
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_15.tbuf_D_0_0_0
    row: 10
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 22
    stage_latency: 425300
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_15.tbuf_D_0_0_0
    row: 10
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 22
    stage_latency: 425300
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_15.tbuf_D_0_0_0
    row: 10
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 22
    stage_latency: 425300
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_50
    row: 7
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_50
    row: 7
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_51
    row: 66
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_51
    row: 66
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_5
    row: 7
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_5
    row: 7
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_30
    row: 23
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_30
    row: 23
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_53
    row: 23
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_53
    row: 23
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_54
    row: 10
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_54
    row: 10
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_56
    row: 10
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_56
    row: 10
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_29
    row: 21
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_29
    row: 21
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_28
    row: 65
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_28
    row: 65
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_27
    row: 75
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_27
    row: 75
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_26
    row: 23
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_26
    row: 23
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_58
    row: 88
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_58
    row: 88
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_59
    row: 17
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_59
    row: 17
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_meta_outputs0_used_by_ptconvlstm__lstm_layer__lstm_shifted_outputs_1_0_488_tilerFronting_pmu
    row: 22
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_meta_outputs0_used_by_ptconvlstm__lstm_layer__lstm_shifted_outputs_1_0_488_tilerFronting_pmu
    row: 22
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_meta_outputs0_used_by_ptconvlstm__lstm_layer__lstm_shifted_outputs_1_0_488_tilerFronting_pmu
    row: 22
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_68_ptconvlstm__lstm_layer__weight_hh_l0__grad_1_0_300
    row: 23
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_68_ptconvlstm__lstm_layer__weight_hh_l0__grad_1_0_300
    row: 23
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_69_ptconvlstm__lstm_layer__weight_hh_l0__grad_1_0_301
    row: 67
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_69_ptconvlstm__lstm_layer__weight_hh_l0__grad_1_0_301
    row: 67
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_70_ptconvlstm__lstm_layer__weight_hh_l0__grad_1_0_302
    row: 28
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_70_ptconvlstm__lstm_layer__weight_hh_l0__grad_1_0_302
    row: 28
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_71_ptconvlstm__lstm_layer__weight_hh_l0__grad_1_0_303
    row: 68
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_71_ptconvlstm__lstm_layer__weight_hh_l0__grad_1_0_303
    row: 68
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_72_ptconvlstm__lstm_layer__weight_ih_l0__grad_1_0_304
    row: 4
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_72_ptconvlstm__lstm_layer__weight_ih_l0__grad_1_0_304
    row: 4
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_73_ptconvlstm__lstm_layer__weight_ih_l0__grad_1_0_305
    row: 71
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_73_ptconvlstm__lstm_layer__weight_ih_l0__grad_1_0_305
    row: 71
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_74_ptconvlstm__lstm_layer__weight_ih_l0__grad_1_0_306
    row: 6
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_74_ptconvlstm__lstm_layer__weight_ih_l0__grad_1_0_306
    row: 6
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_75_ptconvlstm__lstm_layer__weight_ih_l0__grad_1_0_307
    row: 28
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_75_ptconvlstm__lstm_layer__weight_ih_l0__grad_1_0_307
    row: 28
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_76_ptconvlstm__lstm_layer__bias_ih_l0__grad_1_0_308
    row: 7
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_76_ptconvlstm__lstm_layer__bias_ih_l0__grad_1_0_308
    row: 7
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_77_ptconvlstm__lstm_layer__bias_ih_l0__grad_1_0_309
    row: 71
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_77_ptconvlstm__lstm_layer__bias_ih_l0__grad_1_0_309
    row: 71
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_78_ptconvlstm__lstm_layer__bias_ih_l0__grad_1_0_310
    row: 6
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_78_ptconvlstm__lstm_layer__bias_ih_l0__grad_1_0_310
    row: 6
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_79_ptconvlstm__lstm_layer__bias_ih_l0__grad_1_0_311
    row: 15
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_79_ptconvlstm__lstm_layer__bias_ih_l0__grad_1_0_311
    row: 15
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_80_ptconvlstm__lstm_layer__bias_hh_l0__grad_1_0_312
    row: 8
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_80_ptconvlstm__lstm_layer__bias_hh_l0__grad_1_0_312
    row: 8
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_81_ptconvlstm__lstm_layer__bias_hh_l0__grad_1_0_313
    row: 69
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_81_ptconvlstm__lstm_layer__bias_hh_l0__grad_1_0_313
    row: 69
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_82_ptconvlstm__lstm_layer__bias_hh_l0__grad_1_0_314
    row: 5
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_82_ptconvlstm__lstm_layer__bias_hh_l0__grad_1_0_314
    row: 5
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_83_ptconvlstm__lstm_layer__bias_hh_l0__grad_1_0_315
    row: 14
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_83_ptconvlstm__lstm_layer__bias_hh_l0__grad_1_0_315
    row: 14
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 0
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 0
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 0
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 0
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 0
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 0
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 0
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 0
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 0
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw0
    row: 0
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw0
    row: 0
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 10
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 10
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 10
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 10
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 10
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 10
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 10
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 10
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 10
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw0
    row: 10
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw0
    row: 10
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_2_0_939_head1_neck0_data_pmu0
    row: 19
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_2_0_939_head1_neck0_data_pmu0
    row: 19
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 15
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 15
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 15
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 15
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 15
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 15
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 15
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 15
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 15
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_dw0
    row: 15
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_dw0
    row: 15
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_2_0_940_head1_neck0_data_pmu0
    row: 24
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_2_0_940_head1_neck0_data_pmu0
    row: 24
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 30
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 30
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 30
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 30
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 30
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 30
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 30
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 30
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 30
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_dw0
    row: 30
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_dw0
    row: 30
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_2_0_941_head1_neck0_data_pmu0
    row: 26
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_2_0_941_head1_neck0_data_pmu0
    row: 26
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 21
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 21
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 21
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 21
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 21
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 21
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 21
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 21
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 21
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_dw0
    row: 21
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_dw0
    row: 21
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_2_0_942_head1_neck0_data_pmu0
    row: 65
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_2_0_942_head1_neck0_data_pmu0
    row: 65
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 27
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 27
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 27
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 27
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 27
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 27
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 27
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 27
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 27
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_dw0
    row: 27
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_dw0
    row: 27
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_5
    row: 23
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_5
    row: 23
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_33
    row: 7
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_33
    row: 7
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_31
    row: 7
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_31
    row: 7
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_30
    row: 23
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_30
    row: 23
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_34
    row: 8
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_34
    row: 8
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_32
    row: 23
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_32
    row: 23
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_29
    row: 23
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_29
    row: 23
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_84
    row: 19
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_84
    row: 19
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_28
    row: 24
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_28
    row: 24
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_85
    row: 25
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_85
    row: 25
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_27
    row: 24
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_27
    row: 24
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_86
    row: 24
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_86
    row: 24
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_26
    row: 24
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_26
    row: 24
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_87
    row: 65
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_87
    row: 65
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_5_ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_tensor
    row: 5
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_5_ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_tensor
    row: 5
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_31_ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_tensor1
    row: 4
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_31_ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_tensor1
    row: 4
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_30_ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_tensor
    row: 7
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_30_ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_tensor
    row: 7
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_32_ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_tensor1
    row: 21
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_32_ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_tensor1
    row: 21
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_29_ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_tensor
    row: 8
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_29_ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_tensor
    row: 8
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_28_ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_tensor
    row: 24
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_28_ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_tensor
    row: 24
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_27_ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_tensor
    row: 24
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_27_ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_tensor
    row: 24
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_26_ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_tensor
    row: 23
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_26_ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_tensor
    row: 23
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_3_0_992_head1_neck0_data_pmu0
    row: 8
    col: 0
    chip_id: 0
    section_id: 3
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_3_0_992_head1_neck0_data_pmu0
    row: 8
    col: 0
    chip_id: 0
    section_id: 3
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_3_0_993_head1_neck0_data_pmu0
    row: 23
    col: 0
    chip_id: 0
    section_id: 3
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_3_0_993_head1_neck0_data_pmu0
    row: 23
    col: 0
    chip_id: 0
    section_id: 3
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2a_3_0_888_head1_neck0_data_pmu0
    row: 7
    col: 0
    chip_id: 0
    section_id: 3
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2a_3_0_888_head1_neck0_data_pmu0
    row: 7
    col: 0
    chip_id: 0
    section_id: 3
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1