
test_nhan_uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003380  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  0800348c  0800348c  0001348c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003574  08003574  00020060  2**0
                  CONTENTS
  4 .ARM          00000000  08003574  08003574  00020060  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003574  08003574  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003574  08003574  00013574  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003578  08003578  00013578  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  0800357c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  20000060  080035dc  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002bc  080035dc  000202bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020089  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000baa1  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c11  00000000  00000000  0002bb6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c00  00000000  00000000  0002d780  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000096a  00000000  00000000  0002e380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000179c6  00000000  00000000  0002ecea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d9a7  00000000  00000000  000466b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008a422  00000000  00000000  00054057  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000377c  00000000  00000000  000de47c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000e1bf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000060 	.word	0x20000060
 8000128:	00000000 	.word	0x00000000
 800012c:	08003474 	.word	0x08003474

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000064 	.word	0x20000064
 8000148:	08003474 	.word	0x08003474

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <Init_SIMA7680>:
int number_message = 0;
int stt_receive =0;
uint8_t chuoi_receive[30];
int count_uart =0;
int Init_SIMA7680 (void)
{
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	flag_check_err = 1;
 8000174:	4b07      	ldr	r3, [pc, #28]	; (8000194 <Init_SIMA7680+0x24>)
 8000176:	2201      	movs	r2, #1
 8000178:	601a      	str	r2, [r3, #0]
	do{
		number_receive = 0;
 800017a:	4b07      	ldr	r3, [pc, #28]	; (8000198 <Init_SIMA7680+0x28>)
 800017c:	2200      	movs	r2, #0
 800017e:	601a      	str	r2, [r3, #0]
	}while(flag_check_err == 1);
 8000180:	4b04      	ldr	r3, [pc, #16]	; (8000194 <Init_SIMA7680+0x24>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	2b01      	cmp	r3, #1
 8000186:	d0f8      	beq.n	800017a <Init_SIMA7680+0xa>
}
 8000188:	bf00      	nop
 800018a:	4618      	mov	r0, r3
 800018c:	46bd      	mov	sp, r7
 800018e:	bc80      	pop	{r7}
 8000190:	4770      	bx	lr
 8000192:	bf00      	nop
 8000194:	20000000 	.word	0x20000000
 8000198:	20000140 	.word	0x20000140

0800019c <SendATCommand>:
int SendATCommand(void)
{
 800019c:	b590      	push	{r4, r7, lr}
 800019e:	b087      	sub	sp, #28
 80001a0:	af00      	add	r7, sp, #0
	unsigned char data1[] = "AT+CMQTTSTART\r\n";
 80001a2:	4b17      	ldr	r3, [pc, #92]	; (8000200 <SendATCommand+0x64>)
 80001a4:	1d3c      	adds	r4, r7, #4
 80001a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80001a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	flag_check_err = 1;
 80001ac:	4b15      	ldr	r3, [pc, #84]	; (8000204 <SendATCommand+0x68>)
 80001ae:	2201      	movs	r2, #1
 80001b0:	601a      	str	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, data1, strlen((char *)data1), 10);
 80001b2:	1d3b      	adds	r3, r7, #4
 80001b4:	4618      	mov	r0, r3
 80001b6:	f7ff ffd3 	bl	8000160 <strlen>
 80001ba:	4603      	mov	r3, r0
 80001bc:	b29a      	uxth	r2, r3
 80001be:	1d39      	adds	r1, r7, #4
 80001c0:	230a      	movs	r3, #10
 80001c2:	4811      	ldr	r0, [pc, #68]	; (8000208 <SendATCommand+0x6c>)
 80001c4:	f001 fe7c 	bl	8001ec0 <HAL_UART_Transmit>
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 80001c8:	4b10      	ldr	r3, [pc, #64]	; (800020c <SendATCommand+0x70>)
 80001ca:	681b      	ldr	r3, [r3, #0]
 80001cc:	2200      	movs	r2, #0
 80001ce:	625a      	str	r2, [r3, #36]	; 0x24
	do{
		number_receive =1;
 80001d0:	4b0f      	ldr	r3, [pc, #60]	; (8000210 <SendATCommand+0x74>)
 80001d2:	2201      	movs	r2, #1
 80001d4:	601a      	str	r2, [r3, #0]
		uint32_t counterValue = __HAL_TIM_GET_COUNTER(&htim1);
 80001d6:	4b0d      	ldr	r3, [pc, #52]	; (800020c <SendATCommand+0x70>)
 80001d8:	681b      	ldr	r3, [r3, #0]
 80001da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80001dc:	617b      	str	r3, [r7, #20]
		if(counterValue > 3000)
 80001de:	697b      	ldr	r3, [r7, #20]
 80001e0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80001e4:	4293      	cmp	r3, r2
 80001e6:	d902      	bls.n	80001ee <SendATCommand+0x52>
		{
			return -1;
 80001e8:	f04f 33ff 	mov.w	r3, #4294967295
 80001ec:	e003      	b.n	80001f6 <SendATCommand+0x5a>
		}
	}while(flag_check_err == 1);
 80001ee:	4b05      	ldr	r3, [pc, #20]	; (8000204 <SendATCommand+0x68>)
 80001f0:	681b      	ldr	r3, [r3, #0]
 80001f2:	2b01      	cmp	r3, #1
 80001f4:	d0ec      	beq.n	80001d0 <SendATCommand+0x34>
//		  {
//			  return -1;
//		  }
//	  }while(flag_check_err == 1);
//	  return 1;
}
 80001f6:	4618      	mov	r0, r3
 80001f8:	371c      	adds	r7, #28
 80001fa:	46bd      	mov	sp, r7
 80001fc:	bd90      	pop	{r4, r7, pc}
 80001fe:	bf00      	nop
 8000200:	0800348c 	.word	0x0800348c
 8000204:	20000000 	.word	0x20000000
 8000208:	200000c4 	.word	0x200000c4
 800020c:	2000007c 	.word	0x2000007c
 8000210:	20000140 	.word	0x20000140

08000214 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000214:	b590      	push	{r4, r7, lr}
 8000216:	b08f      	sub	sp, #60	; 0x3c
 8000218:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021a:	f000 fb89 	bl	8000930 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800021e:	f000 f859 	bl	80002d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000222:	f000 f90f 	bl	8000444 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000226:	f000 f8e3 	bl	80003f0 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 800022a:	f000 f88f 	bl	800034c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(2000);
 800022e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000232:	f000 fbdf 	bl	80009f4 <HAL_Delay>
  unsigned char data[] = "day la chuoi";
 8000236:	4b22      	ldr	r3, [pc, #136]	; (80002c0 <main+0xac>)
 8000238:	f107 0424 	add.w	r4, r7, #36	; 0x24
 800023c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800023e:	c407      	stmia	r4!, {r0, r1, r2}
 8000240:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, data, strlen((char*) data), 10);
 8000242:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000246:	4618      	mov	r0, r3
 8000248:	f7ff ff8a 	bl	8000160 <strlen>
 800024c:	4603      	mov	r3, r0
 800024e:	b29a      	uxth	r2, r3
 8000250:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8000254:	230a      	movs	r3, #10
 8000256:	481b      	ldr	r0, [pc, #108]	; (80002c4 <main+0xb0>)
 8000258:	f001 fe32 	bl	8001ec0 <HAL_UART_Transmit>
  HAL_UART_Receive_IT(&huart1, receive, 1);
 800025c:	2201      	movs	r2, #1
 800025e:	491a      	ldr	r1, [pc, #104]	; (80002c8 <main+0xb4>)
 8000260:	4818      	ldr	r0, [pc, #96]	; (80002c4 <main+0xb0>)
 8000262:	f001 feb0 	bl	8001fc6 <HAL_UART_Receive_IT>
  Init_SIMA7680();
 8000266:	f7ff ff83 	bl	8000170 <Init_SIMA7680>
  unsigned char data11[] = "day la chuoi1";
 800026a:	4b18      	ldr	r3, [pc, #96]	; (80002cc <main+0xb8>)
 800026c:	f107 0414 	add.w	r4, r7, #20
 8000270:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000272:	c407      	stmia	r4!, {r0, r1, r2}
 8000274:	8023      	strh	r3, [r4, #0]
 HAL_UART_Transmit(&huart1, data11, strlen((char*) data11), 10);
 8000276:	f107 0314 	add.w	r3, r7, #20
 800027a:	4618      	mov	r0, r3
 800027c:	f7ff ff70 	bl	8000160 <strlen>
 8000280:	4603      	mov	r3, r0
 8000282:	b29a      	uxth	r2, r3
 8000284:	f107 0114 	add.w	r1, r7, #20
 8000288:	230a      	movs	r3, #10
 800028a:	480e      	ldr	r0, [pc, #56]	; (80002c4 <main+0xb0>)
 800028c:	f001 fe18 	bl	8001ec0 <HAL_UART_Transmit>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  unsigned char data22[] = "day la chuoi2";
 8000290:	4b0f      	ldr	r3, [pc, #60]	; (80002d0 <main+0xbc>)
 8000292:	1d3c      	adds	r4, r7, #4
 8000294:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000296:	c407      	stmia	r4!, {r0, r1, r2}
 8000298:	8023      	strh	r3, [r4, #0]
	  int t = SendATCommand();
 800029a:	f7ff ff7f 	bl	800019c <SendATCommand>
 800029e:	6378      	str	r0, [r7, #52]	; 0x34
	  HAL_UART_Transmit(&huart1, data22, strlen((char*) data22), 10);
 80002a0:	1d3b      	adds	r3, r7, #4
 80002a2:	4618      	mov	r0, r3
 80002a4:	f7ff ff5c 	bl	8000160 <strlen>
 80002a8:	4603      	mov	r3, r0
 80002aa:	b29a      	uxth	r2, r3
 80002ac:	1d39      	adds	r1, r7, #4
 80002ae:	230a      	movs	r3, #10
 80002b0:	4804      	ldr	r0, [pc, #16]	; (80002c4 <main+0xb0>)
 80002b2:	f001 fe05 	bl	8001ec0 <HAL_UART_Transmit>
	  HAL_Delay(2000);
 80002b6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80002ba:	f000 fb9b 	bl	80009f4 <HAL_Delay>
  {
 80002be:	e7e7      	b.n	8000290 <main+0x7c>
 80002c0:	0800349c 	.word	0x0800349c
 80002c4:	200000c4 	.word	0x200000c4
 80002c8:	2000010c 	.word	0x2000010c
 80002cc:	080034ac 	.word	0x080034ac
 80002d0:	080034bc 	.word	0x080034bc

080002d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b090      	sub	sp, #64	; 0x40
 80002d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002da:	f107 0318 	add.w	r3, r7, #24
 80002de:	2228      	movs	r2, #40	; 0x28
 80002e0:	2100      	movs	r1, #0
 80002e2:	4618      	mov	r0, r3
 80002e4:	f002 fc34 	bl	8002b50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002e8:	1d3b      	adds	r3, r7, #4
 80002ea:	2200      	movs	r2, #0
 80002ec:	601a      	str	r2, [r3, #0]
 80002ee:	605a      	str	r2, [r3, #4]
 80002f0:	609a      	str	r2, [r3, #8]
 80002f2:	60da      	str	r2, [r3, #12]
 80002f4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002f6:	2302      	movs	r3, #2
 80002f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002fa:	2301      	movs	r3, #1
 80002fc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002fe:	2310      	movs	r3, #16
 8000300:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000302:	2300      	movs	r3, #0
 8000304:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000306:	f107 0318 	add.w	r3, r7, #24
 800030a:	4618      	mov	r0, r3
 800030c:	f000 ff0c 	bl	8001128 <HAL_RCC_OscConfig>
 8000310:	4603      	mov	r3, r0
 8000312:	2b00      	cmp	r3, #0
 8000314:	d001      	beq.n	800031a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000316:	f000 f9dd 	bl	80006d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800031a:	230f      	movs	r3, #15
 800031c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800031e:	2300      	movs	r3, #0
 8000320:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000322:	2300      	movs	r3, #0
 8000324:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000326:	2300      	movs	r3, #0
 8000328:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800032a:	2300      	movs	r3, #0
 800032c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800032e:	1d3b      	adds	r3, r7, #4
 8000330:	2100      	movs	r1, #0
 8000332:	4618      	mov	r0, r3
 8000334:	f001 f97a 	bl	800162c <HAL_RCC_ClockConfig>
 8000338:	4603      	mov	r3, r0
 800033a:	2b00      	cmp	r3, #0
 800033c:	d001      	beq.n	8000342 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800033e:	f000 f9c9 	bl	80006d4 <Error_Handler>
  }
}
 8000342:	bf00      	nop
 8000344:	3740      	adds	r7, #64	; 0x40
 8000346:	46bd      	mov	sp, r7
 8000348:	bd80      	pop	{r7, pc}
	...

0800034c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	b086      	sub	sp, #24
 8000350:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000352:	f107 0308 	add.w	r3, r7, #8
 8000356:	2200      	movs	r2, #0
 8000358:	601a      	str	r2, [r3, #0]
 800035a:	605a      	str	r2, [r3, #4]
 800035c:	609a      	str	r2, [r3, #8]
 800035e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000360:	463b      	mov	r3, r7
 8000362:	2200      	movs	r2, #0
 8000364:	601a      	str	r2, [r3, #0]
 8000366:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000368:	4b1f      	ldr	r3, [pc, #124]	; (80003e8 <MX_TIM1_Init+0x9c>)
 800036a:	4a20      	ldr	r2, [pc, #128]	; (80003ec <MX_TIM1_Init+0xa0>)
 800036c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 31999;
 800036e:	4b1e      	ldr	r3, [pc, #120]	; (80003e8 <MX_TIM1_Init+0x9c>)
 8000370:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8000374:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000376:	4b1c      	ldr	r3, [pc, #112]	; (80003e8 <MX_TIM1_Init+0x9c>)
 8000378:	2200      	movs	r2, #0
 800037a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800037c:	4b1a      	ldr	r3, [pc, #104]	; (80003e8 <MX_TIM1_Init+0x9c>)
 800037e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000382:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000384:	4b18      	ldr	r3, [pc, #96]	; (80003e8 <MX_TIM1_Init+0x9c>)
 8000386:	2200      	movs	r2, #0
 8000388:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800038a:	4b17      	ldr	r3, [pc, #92]	; (80003e8 <MX_TIM1_Init+0x9c>)
 800038c:	2200      	movs	r2, #0
 800038e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000390:	4b15      	ldr	r3, [pc, #84]	; (80003e8 <MX_TIM1_Init+0x9c>)
 8000392:	2280      	movs	r2, #128	; 0x80
 8000394:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000396:	4814      	ldr	r0, [pc, #80]	; (80003e8 <MX_TIM1_Init+0x9c>)
 8000398:	f001 fad6 	bl	8001948 <HAL_TIM_Base_Init>
 800039c:	4603      	mov	r3, r0
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d001      	beq.n	80003a6 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80003a2:	f000 f997 	bl	80006d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80003aa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80003ac:	f107 0308 	add.w	r3, r7, #8
 80003b0:	4619      	mov	r1, r3
 80003b2:	480d      	ldr	r0, [pc, #52]	; (80003e8 <MX_TIM1_Init+0x9c>)
 80003b4:	f001 fb17 	bl	80019e6 <HAL_TIM_ConfigClockSource>
 80003b8:	4603      	mov	r3, r0
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d001      	beq.n	80003c2 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80003be:	f000 f989 	bl	80006d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003c2:	2300      	movs	r3, #0
 80003c4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003c6:	2300      	movs	r3, #0
 80003c8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80003ca:	463b      	mov	r3, r7
 80003cc:	4619      	mov	r1, r3
 80003ce:	4806      	ldr	r0, [pc, #24]	; (80003e8 <MX_TIM1_Init+0x9c>)
 80003d0:	f001 fcc8 	bl	8001d64 <HAL_TIMEx_MasterConfigSynchronization>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d001      	beq.n	80003de <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80003da:	f000 f97b 	bl	80006d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80003de:	bf00      	nop
 80003e0:	3718      	adds	r7, #24
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bd80      	pop	{r7, pc}
 80003e6:	bf00      	nop
 80003e8:	2000007c 	.word	0x2000007c
 80003ec:	40012c00 	.word	0x40012c00

080003f0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80003f4:	4b11      	ldr	r3, [pc, #68]	; (800043c <MX_USART1_UART_Init+0x4c>)
 80003f6:	4a12      	ldr	r2, [pc, #72]	; (8000440 <MX_USART1_UART_Init+0x50>)
 80003f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80003fa:	4b10      	ldr	r3, [pc, #64]	; (800043c <MX_USART1_UART_Init+0x4c>)
 80003fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000400:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000402:	4b0e      	ldr	r3, [pc, #56]	; (800043c <MX_USART1_UART_Init+0x4c>)
 8000404:	2200      	movs	r2, #0
 8000406:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000408:	4b0c      	ldr	r3, [pc, #48]	; (800043c <MX_USART1_UART_Init+0x4c>)
 800040a:	2200      	movs	r2, #0
 800040c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800040e:	4b0b      	ldr	r3, [pc, #44]	; (800043c <MX_USART1_UART_Init+0x4c>)
 8000410:	2200      	movs	r2, #0
 8000412:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000414:	4b09      	ldr	r3, [pc, #36]	; (800043c <MX_USART1_UART_Init+0x4c>)
 8000416:	220c      	movs	r2, #12
 8000418:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800041a:	4b08      	ldr	r3, [pc, #32]	; (800043c <MX_USART1_UART_Init+0x4c>)
 800041c:	2200      	movs	r2, #0
 800041e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000420:	4b06      	ldr	r3, [pc, #24]	; (800043c <MX_USART1_UART_Init+0x4c>)
 8000422:	2200      	movs	r2, #0
 8000424:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000426:	4805      	ldr	r0, [pc, #20]	; (800043c <MX_USART1_UART_Init+0x4c>)
 8000428:	f001 fcfa 	bl	8001e20 <HAL_UART_Init>
 800042c:	4603      	mov	r3, r0
 800042e:	2b00      	cmp	r3, #0
 8000430:	d001      	beq.n	8000436 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000432:	f000 f94f 	bl	80006d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000436:	bf00      	nop
 8000438:	bd80      	pop	{r7, pc}
 800043a:	bf00      	nop
 800043c:	200000c4 	.word	0x200000c4
 8000440:	40013800 	.word	0x40013800

08000444 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b086      	sub	sp, #24
 8000448:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800044a:	f107 0308 	add.w	r3, r7, #8
 800044e:	2200      	movs	r2, #0
 8000450:	601a      	str	r2, [r3, #0]
 8000452:	605a      	str	r2, [r3, #4]
 8000454:	609a      	str	r2, [r3, #8]
 8000456:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000458:	4b18      	ldr	r3, [pc, #96]	; (80004bc <MX_GPIO_Init+0x78>)
 800045a:	699b      	ldr	r3, [r3, #24]
 800045c:	4a17      	ldr	r2, [pc, #92]	; (80004bc <MX_GPIO_Init+0x78>)
 800045e:	f043 0310 	orr.w	r3, r3, #16
 8000462:	6193      	str	r3, [r2, #24]
 8000464:	4b15      	ldr	r3, [pc, #84]	; (80004bc <MX_GPIO_Init+0x78>)
 8000466:	699b      	ldr	r3, [r3, #24]
 8000468:	f003 0310 	and.w	r3, r3, #16
 800046c:	607b      	str	r3, [r7, #4]
 800046e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000470:	4b12      	ldr	r3, [pc, #72]	; (80004bc <MX_GPIO_Init+0x78>)
 8000472:	699b      	ldr	r3, [r3, #24]
 8000474:	4a11      	ldr	r2, [pc, #68]	; (80004bc <MX_GPIO_Init+0x78>)
 8000476:	f043 0304 	orr.w	r3, r3, #4
 800047a:	6193      	str	r3, [r2, #24]
 800047c:	4b0f      	ldr	r3, [pc, #60]	; (80004bc <MX_GPIO_Init+0x78>)
 800047e:	699b      	ldr	r3, [r3, #24]
 8000480:	f003 0304 	and.w	r3, r3, #4
 8000484:	603b      	str	r3, [r7, #0]
 8000486:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000488:	2200      	movs	r2, #0
 800048a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800048e:	480c      	ldr	r0, [pc, #48]	; (80004c0 <MX_GPIO_Init+0x7c>)
 8000490:	f000 fe18 	bl	80010c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000494:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000498:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800049a:	2301      	movs	r3, #1
 800049c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800049e:	2300      	movs	r3, #0
 80004a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004a2:	2302      	movs	r3, #2
 80004a4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004a6:	f107 0308 	add.w	r3, r7, #8
 80004aa:	4619      	mov	r1, r3
 80004ac:	4804      	ldr	r0, [pc, #16]	; (80004c0 <MX_GPIO_Init+0x7c>)
 80004ae:	f000 fc85 	bl	8000dbc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004b2:	bf00      	nop
 80004b4:	3718      	adds	r7, #24
 80004b6:	46bd      	mov	sp, r7
 80004b8:	bd80      	pop	{r7, pc}
 80004ba:	bf00      	nop
 80004bc:	40021000 	.word	0x40021000
 80004c0:	40011000 	.word	0x40011000

080004c4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
 void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b094      	sub	sp, #80	; 0x50
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
	 if(huart->Instance == huart1.Instance)
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	681a      	ldr	r2, [r3, #0]
 80004d0:	4b6f      	ldr	r3, [pc, #444]	; (8000690 <HAL_UART_RxCpltCallback+0x1cc>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	429a      	cmp	r2, r3
 80004d6:	f040 80d7 	bne.w	8000688 <HAL_UART_RxCpltCallback+0x1c4>
	 {
		 if((strcmp(receive,"\n")==0)||(strcmp(chuoi_receive,"OK")==0)||(strcmp(chuoi_receive,"+CMQTTSTART: 0")==0)||(strcmp(chuoi_receive,"PB DONE")==0))
 80004da:	496e      	ldr	r1, [pc, #440]	; (8000694 <HAL_UART_RxCpltCallback+0x1d0>)
 80004dc:	486e      	ldr	r0, [pc, #440]	; (8000698 <HAL_UART_RxCpltCallback+0x1d4>)
 80004de:	f7ff fe35 	bl	800014c <strcmp>
 80004e2:	4603      	mov	r3, r0
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d014      	beq.n	8000512 <HAL_UART_RxCpltCallback+0x4e>
 80004e8:	496c      	ldr	r1, [pc, #432]	; (800069c <HAL_UART_RxCpltCallback+0x1d8>)
 80004ea:	486d      	ldr	r0, [pc, #436]	; (80006a0 <HAL_UART_RxCpltCallback+0x1dc>)
 80004ec:	f7ff fe2e 	bl	800014c <strcmp>
 80004f0:	4603      	mov	r3, r0
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d00d      	beq.n	8000512 <HAL_UART_RxCpltCallback+0x4e>
 80004f6:	496b      	ldr	r1, [pc, #428]	; (80006a4 <HAL_UART_RxCpltCallback+0x1e0>)
 80004f8:	4869      	ldr	r0, [pc, #420]	; (80006a0 <HAL_UART_RxCpltCallback+0x1dc>)
 80004fa:	f7ff fe27 	bl	800014c <strcmp>
 80004fe:	4603      	mov	r3, r0
 8000500:	2b00      	cmp	r3, #0
 8000502:	d006      	beq.n	8000512 <HAL_UART_RxCpltCallback+0x4e>
 8000504:	4968      	ldr	r1, [pc, #416]	; (80006a8 <HAL_UART_RxCpltCallback+0x1e4>)
 8000506:	4866      	ldr	r0, [pc, #408]	; (80006a0 <HAL_UART_RxCpltCallback+0x1dc>)
 8000508:	f7ff fe20 	bl	800014c <strcmp>
 800050c:	4603      	mov	r3, r0
 800050e:	2b00      	cmp	r3, #0
 8000510:	d177      	bne.n	8000602 <HAL_UART_RxCpltCallback+0x13e>
		 {
			 unsigned char data33[] = "debug";
 8000512:	4a66      	ldr	r2, [pc, #408]	; (80006ac <HAL_UART_RxCpltCallback+0x1e8>)
 8000514:	f107 0318 	add.w	r3, r7, #24
 8000518:	e892 0003 	ldmia.w	r2, {r0, r1}
 800051c:	6018      	str	r0, [r3, #0]
 800051e:	3304      	adds	r3, #4
 8000520:	8019      	strh	r1, [r3, #0]
			HAL_UART_Transmit(&huart1, data33, strlen((char*) data33), 10);
 8000522:	f107 0318 	add.w	r3, r7, #24
 8000526:	4618      	mov	r0, r3
 8000528:	f7ff fe1a 	bl	8000160 <strlen>
 800052c:	4603      	mov	r3, r0
 800052e:	b29a      	uxth	r2, r3
 8000530:	f107 0118 	add.w	r1, r7, #24
 8000534:	230a      	movs	r3, #10
 8000536:	4856      	ldr	r0, [pc, #344]	; (8000690 <HAL_UART_RxCpltCallback+0x1cc>)
 8000538:	f001 fcc2 	bl	8001ec0 <HAL_UART_Transmit>
			 if(strcmp(chuoi_receive,"PB DONE" == 0) && (number_receive ==0))
 800053c:	2100      	movs	r1, #0
 800053e:	4858      	ldr	r0, [pc, #352]	; (80006a0 <HAL_UART_RxCpltCallback+0x1dc>)
 8000540:	f7ff fe04 	bl	800014c <strcmp>
 8000544:	4603      	mov	r3, r0
 8000546:	2b00      	cmp	r3, #0
 8000548:	d023      	beq.n	8000592 <HAL_UART_RxCpltCallback+0xce>
 800054a:	4b59      	ldr	r3, [pc, #356]	; (80006b0 <HAL_UART_RxCpltCallback+0x1ec>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	2b00      	cmp	r3, #0
 8000550:	d11f      	bne.n	8000592 <HAL_UART_RxCpltCallback+0xce>
			 {
				 unsigned char data333[] = "debug1";
 8000552:	4a58      	ldr	r2, [pc, #352]	; (80006b4 <HAL_UART_RxCpltCallback+0x1f0>)
 8000554:	f107 0310 	add.w	r3, r7, #16
 8000558:	e892 0003 	ldmia.w	r2, {r0, r1}
 800055c:	6018      	str	r0, [r3, #0]
 800055e:	3304      	adds	r3, #4
 8000560:	8019      	strh	r1, [r3, #0]
 8000562:	3302      	adds	r3, #2
 8000564:	0c0a      	lsrs	r2, r1, #16
 8000566:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit(&huart1, data333, strlen((char*) data333), 10);
 8000568:	f107 0310 	add.w	r3, r7, #16
 800056c:	4618      	mov	r0, r3
 800056e:	f7ff fdf7 	bl	8000160 <strlen>
 8000572:	4603      	mov	r3, r0
 8000574:	b29a      	uxth	r2, r3
 8000576:	f107 0110 	add.w	r1, r7, #16
 800057a:	230a      	movs	r3, #10
 800057c:	4844      	ldr	r0, [pc, #272]	; (8000690 <HAL_UART_RxCpltCallback+0x1cc>)
 800057e:	f001 fc9f 	bl	8001ec0 <HAL_UART_Transmit>
				 HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000582:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000586:	484c      	ldr	r0, [pc, #304]	; (80006b8 <HAL_UART_RxCpltCallback+0x1f4>)
 8000588:	f000 fdb4 	bl	80010f4 <HAL_GPIO_TogglePin>
				 flag_check_err = 0;
 800058c:	4b4b      	ldr	r3, [pc, #300]	; (80006bc <HAL_UART_RxCpltCallback+0x1f8>)
 800058e:	2200      	movs	r2, #0
 8000590:	601a      	str	r2, [r3, #0]
			 }
			 if(strcmp(chuoi_receive,"+CMQTTSTART: 0" == 0) && (number_receive ==1))
 8000592:	2100      	movs	r1, #0
 8000594:	4842      	ldr	r0, [pc, #264]	; (80006a0 <HAL_UART_RxCpltCallback+0x1dc>)
 8000596:	f7ff fdd9 	bl	800014c <strcmp>
 800059a:	4603      	mov	r3, r0
 800059c:	2b00      	cmp	r3, #0
 800059e:	d01e      	beq.n	80005de <HAL_UART_RxCpltCallback+0x11a>
 80005a0:	4b43      	ldr	r3, [pc, #268]	; (80006b0 <HAL_UART_RxCpltCallback+0x1ec>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	2b01      	cmp	r3, #1
 80005a6:	d11a      	bne.n	80005de <HAL_UART_RxCpltCallback+0x11a>
			 {
				 unsigned char data3333[] = "debug2";
 80005a8:	4a45      	ldr	r2, [pc, #276]	; (80006c0 <HAL_UART_RxCpltCallback+0x1fc>)
 80005aa:	f107 0308 	add.w	r3, r7, #8
 80005ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005b2:	6018      	str	r0, [r3, #0]
 80005b4:	3304      	adds	r3, #4
 80005b6:	8019      	strh	r1, [r3, #0]
 80005b8:	3302      	adds	r3, #2
 80005ba:	0c0a      	lsrs	r2, r1, #16
 80005bc:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit(&huart1, data3333, strlen((char*) data3333), 10);
 80005be:	f107 0308 	add.w	r3, r7, #8
 80005c2:	4618      	mov	r0, r3
 80005c4:	f7ff fdcc 	bl	8000160 <strlen>
 80005c8:	4603      	mov	r3, r0
 80005ca:	b29a      	uxth	r2, r3
 80005cc:	f107 0108 	add.w	r1, r7, #8
 80005d0:	230a      	movs	r3, #10
 80005d2:	482f      	ldr	r0, [pc, #188]	; (8000690 <HAL_UART_RxCpltCallback+0x1cc>)
 80005d4:	f001 fc74 	bl	8001ec0 <HAL_UART_Transmit>
				 flag_check_err = 0;
 80005d8:	4b38      	ldr	r3, [pc, #224]	; (80006bc <HAL_UART_RxCpltCallback+0x1f8>)
 80005da:	2200      	movs	r2, #0
 80005dc:	601a      	str	r2, [r3, #0]
			 }
			 stt_receive = 0;
 80005de:	4b39      	ldr	r3, [pc, #228]	; (80006c4 <HAL_UART_RxCpltCallback+0x200>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	601a      	str	r2, [r3, #0]
			 for(int i =0;i< sizeof(chuoi_receive);i++)
 80005e4:	2300      	movs	r3, #0
 80005e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80005e8:	e007      	b.n	80005fa <HAL_UART_RxCpltCallback+0x136>
			 {
				 chuoi_receive[i] =0;
 80005ea:	4a2d      	ldr	r2, [pc, #180]	; (80006a0 <HAL_UART_RxCpltCallback+0x1dc>)
 80005ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80005ee:	4413      	add	r3, r2
 80005f0:	2200      	movs	r2, #0
 80005f2:	701a      	strb	r2, [r3, #0]
			 for(int i =0;i< sizeof(chuoi_receive);i++)
 80005f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80005f6:	3301      	adds	r3, #1
 80005f8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80005fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80005fc:	2b1d      	cmp	r3, #29
 80005fe:	d9f4      	bls.n	80005ea <HAL_UART_RxCpltCallback+0x126>
		 {
 8000600:	e00a      	b.n	8000618 <HAL_UART_RxCpltCallback+0x154>
			 }
		 }else
		 {
			 chuoi_receive[stt_receive] = receive;
 8000602:	4a25      	ldr	r2, [pc, #148]	; (8000698 <HAL_UART_RxCpltCallback+0x1d4>)
 8000604:	4b2f      	ldr	r3, [pc, #188]	; (80006c4 <HAL_UART_RxCpltCallback+0x200>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	b2d1      	uxtb	r1, r2
 800060a:	4a25      	ldr	r2, [pc, #148]	; (80006a0 <HAL_UART_RxCpltCallback+0x1dc>)
 800060c:	54d1      	strb	r1, [r2, r3]
			 stt_receive ++;
 800060e:	4b2d      	ldr	r3, [pc, #180]	; (80006c4 <HAL_UART_RxCpltCallback+0x200>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	3301      	adds	r3, #1
 8000614:	4a2b      	ldr	r2, [pc, #172]	; (80006c4 <HAL_UART_RxCpltCallback+0x200>)
 8000616:	6013      	str	r3, [r2, #0]
		 }
		 count_uart = count_uart+2;
 8000618:	4b2b      	ldr	r3, [pc, #172]	; (80006c8 <HAL_UART_RxCpltCallback+0x204>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	3302      	adds	r3, #2
 800061e:	4a2a      	ldr	r2, [pc, #168]	; (80006c8 <HAL_UART_RxCpltCallback+0x204>)
 8000620:	6013      	str	r3, [r2, #0]
		 unsigned char data33333[30];
		 sprintf(data33333,"%d",count_uart++);
 8000622:	4b29      	ldr	r3, [pc, #164]	; (80006c8 <HAL_UART_RxCpltCallback+0x204>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	1c5a      	adds	r2, r3, #1
 8000628:	4927      	ldr	r1, [pc, #156]	; (80006c8 <HAL_UART_RxCpltCallback+0x204>)
 800062a:	600a      	str	r2, [r1, #0]
 800062c:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8000630:	461a      	mov	r2, r3
 8000632:	4926      	ldr	r1, [pc, #152]	; (80006cc <HAL_UART_RxCpltCallback+0x208>)
 8000634:	f002 fa6c 	bl	8002b10 <siprintf>
		HAL_UART_Transmit(&huart1, data33333, strlen((char*) data33333), 10);
 8000638:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800063c:	4618      	mov	r0, r3
 800063e:	f7ff fd8f 	bl	8000160 <strlen>
 8000642:	4603      	mov	r3, r0
 8000644:	b29a      	uxth	r2, r3
 8000646:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 800064a:	230a      	movs	r3, #10
 800064c:	4810      	ldr	r0, [pc, #64]	; (8000690 <HAL_UART_RxCpltCallback+0x1cc>)
 800064e:	f001 fc37 	bl	8001ec0 <HAL_UART_Transmit>
		unsigned char data44[] = "debug tong";
 8000652:	4a1f      	ldr	r2, [pc, #124]	; (80006d0 <HAL_UART_RxCpltCallback+0x20c>)
 8000654:	f107 0320 	add.w	r3, r7, #32
 8000658:	ca07      	ldmia	r2, {r0, r1, r2}
 800065a:	c303      	stmia	r3!, {r0, r1}
 800065c:	801a      	strh	r2, [r3, #0]
 800065e:	3302      	adds	r3, #2
 8000660:	0c12      	lsrs	r2, r2, #16
 8000662:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, data44, strlen((char*) data44), 10);
 8000664:	f107 0320 	add.w	r3, r7, #32
 8000668:	4618      	mov	r0, r3
 800066a:	f7ff fd79 	bl	8000160 <strlen>
 800066e:	4603      	mov	r3, r0
 8000670:	b29a      	uxth	r2, r3
 8000672:	f107 0120 	add.w	r1, r7, #32
 8000676:	230a      	movs	r3, #10
 8000678:	4805      	ldr	r0, [pc, #20]	; (8000690 <HAL_UART_RxCpltCallback+0x1cc>)
 800067a:	f001 fc21 	bl	8001ec0 <HAL_UART_Transmit>
		  HAL_UART_Receive_IT(&huart1, receive, 1);
 800067e:	2201      	movs	r2, #1
 8000680:	4905      	ldr	r1, [pc, #20]	; (8000698 <HAL_UART_RxCpltCallback+0x1d4>)
 8000682:	4803      	ldr	r0, [pc, #12]	; (8000690 <HAL_UART_RxCpltCallback+0x1cc>)
 8000684:	f001 fc9f 	bl	8001fc6 <HAL_UART_Receive_IT>
	 }
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8000688:	bf00      	nop
 800068a:	3750      	adds	r7, #80	; 0x50
 800068c:	46bd      	mov	sp, r7
 800068e:	bd80      	pop	{r7, pc}
 8000690:	200000c4 	.word	0x200000c4
 8000694:	080034cc 	.word	0x080034cc
 8000698:	2000010c 	.word	0x2000010c
 800069c:	080034d0 	.word	0x080034d0
 80006a0:	20000148 	.word	0x20000148
 80006a4:	080034d4 	.word	0x080034d4
 80006a8:	080034e4 	.word	0x080034e4
 80006ac:	080034f0 	.word	0x080034f0
 80006b0:	20000140 	.word	0x20000140
 80006b4:	080034f8 	.word	0x080034f8
 80006b8:	40011000 	.word	0x40011000
 80006bc:	20000000 	.word	0x20000000
 80006c0:	08003500 	.word	0x08003500
 80006c4:	20000144 	.word	0x20000144
 80006c8:	20000168 	.word	0x20000168
 80006cc:	080034ec 	.word	0x080034ec
 80006d0:	08003508 	.word	0x08003508

080006d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006d8:	b672      	cpsid	i
}
 80006da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006dc:	e7fe      	b.n	80006dc <Error_Handler+0x8>
	...

080006e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80006e6:	4b0e      	ldr	r3, [pc, #56]	; (8000720 <HAL_MspInit+0x40>)
 80006e8:	699b      	ldr	r3, [r3, #24]
 80006ea:	4a0d      	ldr	r2, [pc, #52]	; (8000720 <HAL_MspInit+0x40>)
 80006ec:	f043 0301 	orr.w	r3, r3, #1
 80006f0:	6193      	str	r3, [r2, #24]
 80006f2:	4b0b      	ldr	r3, [pc, #44]	; (8000720 <HAL_MspInit+0x40>)
 80006f4:	699b      	ldr	r3, [r3, #24]
 80006f6:	f003 0301 	and.w	r3, r3, #1
 80006fa:	607b      	str	r3, [r7, #4]
 80006fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006fe:	4b08      	ldr	r3, [pc, #32]	; (8000720 <HAL_MspInit+0x40>)
 8000700:	69db      	ldr	r3, [r3, #28]
 8000702:	4a07      	ldr	r2, [pc, #28]	; (8000720 <HAL_MspInit+0x40>)
 8000704:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000708:	61d3      	str	r3, [r2, #28]
 800070a:	4b05      	ldr	r3, [pc, #20]	; (8000720 <HAL_MspInit+0x40>)
 800070c:	69db      	ldr	r3, [r3, #28]
 800070e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000712:	603b      	str	r3, [r7, #0]
 8000714:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000716:	bf00      	nop
 8000718:	370c      	adds	r7, #12
 800071a:	46bd      	mov	sp, r7
 800071c:	bc80      	pop	{r7}
 800071e:	4770      	bx	lr
 8000720:	40021000 	.word	0x40021000

08000724 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000724:	b480      	push	{r7}
 8000726:	b085      	sub	sp, #20
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	4a09      	ldr	r2, [pc, #36]	; (8000758 <HAL_TIM_Base_MspInit+0x34>)
 8000732:	4293      	cmp	r3, r2
 8000734:	d10b      	bne.n	800074e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000736:	4b09      	ldr	r3, [pc, #36]	; (800075c <HAL_TIM_Base_MspInit+0x38>)
 8000738:	699b      	ldr	r3, [r3, #24]
 800073a:	4a08      	ldr	r2, [pc, #32]	; (800075c <HAL_TIM_Base_MspInit+0x38>)
 800073c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000740:	6193      	str	r3, [r2, #24]
 8000742:	4b06      	ldr	r3, [pc, #24]	; (800075c <HAL_TIM_Base_MspInit+0x38>)
 8000744:	699b      	ldr	r3, [r3, #24]
 8000746:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800074a:	60fb      	str	r3, [r7, #12]
 800074c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800074e:	bf00      	nop
 8000750:	3714      	adds	r7, #20
 8000752:	46bd      	mov	sp, r7
 8000754:	bc80      	pop	{r7}
 8000756:	4770      	bx	lr
 8000758:	40012c00 	.word	0x40012c00
 800075c:	40021000 	.word	0x40021000

08000760 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b088      	sub	sp, #32
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000768:	f107 0310 	add.w	r3, r7, #16
 800076c:	2200      	movs	r2, #0
 800076e:	601a      	str	r2, [r3, #0]
 8000770:	605a      	str	r2, [r3, #4]
 8000772:	609a      	str	r2, [r3, #8]
 8000774:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	4a20      	ldr	r2, [pc, #128]	; (80007fc <HAL_UART_MspInit+0x9c>)
 800077c:	4293      	cmp	r3, r2
 800077e:	d139      	bne.n	80007f4 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000780:	4b1f      	ldr	r3, [pc, #124]	; (8000800 <HAL_UART_MspInit+0xa0>)
 8000782:	699b      	ldr	r3, [r3, #24]
 8000784:	4a1e      	ldr	r2, [pc, #120]	; (8000800 <HAL_UART_MspInit+0xa0>)
 8000786:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800078a:	6193      	str	r3, [r2, #24]
 800078c:	4b1c      	ldr	r3, [pc, #112]	; (8000800 <HAL_UART_MspInit+0xa0>)
 800078e:	699b      	ldr	r3, [r3, #24]
 8000790:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000794:	60fb      	str	r3, [r7, #12]
 8000796:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000798:	4b19      	ldr	r3, [pc, #100]	; (8000800 <HAL_UART_MspInit+0xa0>)
 800079a:	699b      	ldr	r3, [r3, #24]
 800079c:	4a18      	ldr	r2, [pc, #96]	; (8000800 <HAL_UART_MspInit+0xa0>)
 800079e:	f043 0304 	orr.w	r3, r3, #4
 80007a2:	6193      	str	r3, [r2, #24]
 80007a4:	4b16      	ldr	r3, [pc, #88]	; (8000800 <HAL_UART_MspInit+0xa0>)
 80007a6:	699b      	ldr	r3, [r3, #24]
 80007a8:	f003 0304 	and.w	r3, r3, #4
 80007ac:	60bb      	str	r3, [r7, #8]
 80007ae:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80007b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80007b4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007b6:	2302      	movs	r3, #2
 80007b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007ba:	2303      	movs	r3, #3
 80007bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007be:	f107 0310 	add.w	r3, r7, #16
 80007c2:	4619      	mov	r1, r3
 80007c4:	480f      	ldr	r0, [pc, #60]	; (8000804 <HAL_UART_MspInit+0xa4>)
 80007c6:	f000 faf9 	bl	8000dbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80007ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007d0:	2300      	movs	r3, #0
 80007d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d4:	2300      	movs	r3, #0
 80007d6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007d8:	f107 0310 	add.w	r3, r7, #16
 80007dc:	4619      	mov	r1, r3
 80007de:	4809      	ldr	r0, [pc, #36]	; (8000804 <HAL_UART_MspInit+0xa4>)
 80007e0:	f000 faec 	bl	8000dbc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80007e4:	2200      	movs	r2, #0
 80007e6:	2100      	movs	r1, #0
 80007e8:	2025      	movs	r0, #37	; 0x25
 80007ea:	f000 f9fe 	bl	8000bea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80007ee:	2025      	movs	r0, #37	; 0x25
 80007f0:	f000 fa17 	bl	8000c22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80007f4:	bf00      	nop
 80007f6:	3720      	adds	r7, #32
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	40013800 	.word	0x40013800
 8000800:	40021000 	.word	0x40021000
 8000804:	40010800 	.word	0x40010800

08000808 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800080c:	e7fe      	b.n	800080c <NMI_Handler+0x4>

0800080e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800080e:	b480      	push	{r7}
 8000810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000812:	e7fe      	b.n	8000812 <HardFault_Handler+0x4>

08000814 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000818:	e7fe      	b.n	8000818 <MemManage_Handler+0x4>

0800081a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800081a:	b480      	push	{r7}
 800081c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800081e:	e7fe      	b.n	800081e <BusFault_Handler+0x4>

08000820 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000824:	e7fe      	b.n	8000824 <UsageFault_Handler+0x4>

08000826 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000826:	b480      	push	{r7}
 8000828:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800082a:	bf00      	nop
 800082c:	46bd      	mov	sp, r7
 800082e:	bc80      	pop	{r7}
 8000830:	4770      	bx	lr

08000832 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000832:	b480      	push	{r7}
 8000834:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000836:	bf00      	nop
 8000838:	46bd      	mov	sp, r7
 800083a:	bc80      	pop	{r7}
 800083c:	4770      	bx	lr

0800083e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800083e:	b480      	push	{r7}
 8000840:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000842:	bf00      	nop
 8000844:	46bd      	mov	sp, r7
 8000846:	bc80      	pop	{r7}
 8000848:	4770      	bx	lr

0800084a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800084a:	b580      	push	{r7, lr}
 800084c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800084e:	f000 f8b5 	bl	80009bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000852:	bf00      	nop
 8000854:	bd80      	pop	{r7, pc}
	...

08000858 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800085c:	4802      	ldr	r0, [pc, #8]	; (8000868 <USART1_IRQHandler+0x10>)
 800085e:	f001 fbd7 	bl	8002010 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000862:	bf00      	nop
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	200000c4 	.word	0x200000c4

0800086c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b086      	sub	sp, #24
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000874:	4a14      	ldr	r2, [pc, #80]	; (80008c8 <_sbrk+0x5c>)
 8000876:	4b15      	ldr	r3, [pc, #84]	; (80008cc <_sbrk+0x60>)
 8000878:	1ad3      	subs	r3, r2, r3
 800087a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800087c:	697b      	ldr	r3, [r7, #20]
 800087e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000880:	4b13      	ldr	r3, [pc, #76]	; (80008d0 <_sbrk+0x64>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	2b00      	cmp	r3, #0
 8000886:	d102      	bne.n	800088e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000888:	4b11      	ldr	r3, [pc, #68]	; (80008d0 <_sbrk+0x64>)
 800088a:	4a12      	ldr	r2, [pc, #72]	; (80008d4 <_sbrk+0x68>)
 800088c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800088e:	4b10      	ldr	r3, [pc, #64]	; (80008d0 <_sbrk+0x64>)
 8000890:	681a      	ldr	r2, [r3, #0]
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	4413      	add	r3, r2
 8000896:	693a      	ldr	r2, [r7, #16]
 8000898:	429a      	cmp	r2, r3
 800089a:	d207      	bcs.n	80008ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800089c:	f002 f960 	bl	8002b60 <__errno>
 80008a0:	4603      	mov	r3, r0
 80008a2:	220c      	movs	r2, #12
 80008a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80008a6:	f04f 33ff 	mov.w	r3, #4294967295
 80008aa:	e009      	b.n	80008c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008ac:	4b08      	ldr	r3, [pc, #32]	; (80008d0 <_sbrk+0x64>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008b2:	4b07      	ldr	r3, [pc, #28]	; (80008d0 <_sbrk+0x64>)
 80008b4:	681a      	ldr	r2, [r3, #0]
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	4413      	add	r3, r2
 80008ba:	4a05      	ldr	r2, [pc, #20]	; (80008d0 <_sbrk+0x64>)
 80008bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008be:	68fb      	ldr	r3, [r7, #12]
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	3718      	adds	r7, #24
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	20005000 	.word	0x20005000
 80008cc:	00000400 	.word	0x00000400
 80008d0:	2000016c 	.word	0x2000016c
 80008d4:	200002c0 	.word	0x200002c0

080008d8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008dc:	bf00      	nop
 80008de:	46bd      	mov	sp, r7
 80008e0:	bc80      	pop	{r7}
 80008e2:	4770      	bx	lr

080008e4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80008e4:	f7ff fff8 	bl	80008d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008e8:	480b      	ldr	r0, [pc, #44]	; (8000918 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80008ea:	490c      	ldr	r1, [pc, #48]	; (800091c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80008ec:	4a0c      	ldr	r2, [pc, #48]	; (8000920 <LoopFillZerobss+0x16>)
  movs r3, #0
 80008ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008f0:	e002      	b.n	80008f8 <LoopCopyDataInit>

080008f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008f6:	3304      	adds	r3, #4

080008f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008fc:	d3f9      	bcc.n	80008f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008fe:	4a09      	ldr	r2, [pc, #36]	; (8000924 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000900:	4c09      	ldr	r4, [pc, #36]	; (8000928 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000902:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000904:	e001      	b.n	800090a <LoopFillZerobss>

08000906 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000906:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000908:	3204      	adds	r2, #4

0800090a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800090a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800090c:	d3fb      	bcc.n	8000906 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800090e:	f002 f92d 	bl	8002b6c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000912:	f7ff fc7f 	bl	8000214 <main>
  bx lr
 8000916:	4770      	bx	lr
  ldr r0, =_sdata
 8000918:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800091c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000920:	0800357c 	.word	0x0800357c
  ldr r2, =_sbss
 8000924:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000928:	200002bc 	.word	0x200002bc

0800092c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800092c:	e7fe      	b.n	800092c <ADC1_2_IRQHandler>
	...

08000930 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000934:	4b08      	ldr	r3, [pc, #32]	; (8000958 <HAL_Init+0x28>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4a07      	ldr	r2, [pc, #28]	; (8000958 <HAL_Init+0x28>)
 800093a:	f043 0310 	orr.w	r3, r3, #16
 800093e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000940:	2003      	movs	r0, #3
 8000942:	f000 f947 	bl	8000bd4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000946:	200f      	movs	r0, #15
 8000948:	f000 f808 	bl	800095c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800094c:	f7ff fec8 	bl	80006e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000950:	2300      	movs	r3, #0
}
 8000952:	4618      	mov	r0, r3
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	40022000 	.word	0x40022000

0800095c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000964:	4b12      	ldr	r3, [pc, #72]	; (80009b0 <HAL_InitTick+0x54>)
 8000966:	681a      	ldr	r2, [r3, #0]
 8000968:	4b12      	ldr	r3, [pc, #72]	; (80009b4 <HAL_InitTick+0x58>)
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	4619      	mov	r1, r3
 800096e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000972:	fbb3 f3f1 	udiv	r3, r3, r1
 8000976:	fbb2 f3f3 	udiv	r3, r2, r3
 800097a:	4618      	mov	r0, r3
 800097c:	f000 f95f 	bl	8000c3e <HAL_SYSTICK_Config>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000986:	2301      	movs	r3, #1
 8000988:	e00e      	b.n	80009a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	2b0f      	cmp	r3, #15
 800098e:	d80a      	bhi.n	80009a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000990:	2200      	movs	r2, #0
 8000992:	6879      	ldr	r1, [r7, #4]
 8000994:	f04f 30ff 	mov.w	r0, #4294967295
 8000998:	f000 f927 	bl	8000bea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800099c:	4a06      	ldr	r2, [pc, #24]	; (80009b8 <HAL_InitTick+0x5c>)
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009a2:	2300      	movs	r3, #0
 80009a4:	e000      	b.n	80009a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009a6:	2301      	movs	r3, #1
}
 80009a8:	4618      	mov	r0, r3
 80009aa:	3708      	adds	r7, #8
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	20000004 	.word	0x20000004
 80009b4:	2000000c 	.word	0x2000000c
 80009b8:	20000008 	.word	0x20000008

080009bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009c0:	4b05      	ldr	r3, [pc, #20]	; (80009d8 <HAL_IncTick+0x1c>)
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	461a      	mov	r2, r3
 80009c6:	4b05      	ldr	r3, [pc, #20]	; (80009dc <HAL_IncTick+0x20>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	4413      	add	r3, r2
 80009cc:	4a03      	ldr	r2, [pc, #12]	; (80009dc <HAL_IncTick+0x20>)
 80009ce:	6013      	str	r3, [r2, #0]
}
 80009d0:	bf00      	nop
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bc80      	pop	{r7}
 80009d6:	4770      	bx	lr
 80009d8:	2000000c 	.word	0x2000000c
 80009dc:	20000170 	.word	0x20000170

080009e0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
  return uwTick;
 80009e4:	4b02      	ldr	r3, [pc, #8]	; (80009f0 <HAL_GetTick+0x10>)
 80009e6:	681b      	ldr	r3, [r3, #0]
}
 80009e8:	4618      	mov	r0, r3
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bc80      	pop	{r7}
 80009ee:	4770      	bx	lr
 80009f0:	20000170 	.word	0x20000170

080009f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b084      	sub	sp, #16
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009fc:	f7ff fff0 	bl	80009e0 <HAL_GetTick>
 8000a00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a0c:	d005      	beq.n	8000a1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a0e:	4b0a      	ldr	r3, [pc, #40]	; (8000a38 <HAL_Delay+0x44>)
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	461a      	mov	r2, r3
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	4413      	add	r3, r2
 8000a18:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a1a:	bf00      	nop
 8000a1c:	f7ff ffe0 	bl	80009e0 <HAL_GetTick>
 8000a20:	4602      	mov	r2, r0
 8000a22:	68bb      	ldr	r3, [r7, #8]
 8000a24:	1ad3      	subs	r3, r2, r3
 8000a26:	68fa      	ldr	r2, [r7, #12]
 8000a28:	429a      	cmp	r2, r3
 8000a2a:	d8f7      	bhi.n	8000a1c <HAL_Delay+0x28>
  {
  }
}
 8000a2c:	bf00      	nop
 8000a2e:	bf00      	nop
 8000a30:	3710      	adds	r7, #16
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	2000000c 	.word	0x2000000c

08000a3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b085      	sub	sp, #20
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	f003 0307 	and.w	r3, r3, #7
 8000a4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a4c:	4b0c      	ldr	r3, [pc, #48]	; (8000a80 <__NVIC_SetPriorityGrouping+0x44>)
 8000a4e:	68db      	ldr	r3, [r3, #12]
 8000a50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a52:	68ba      	ldr	r2, [r7, #8]
 8000a54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a58:	4013      	ands	r3, r2
 8000a5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a60:	68bb      	ldr	r3, [r7, #8]
 8000a62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a6e:	4a04      	ldr	r2, [pc, #16]	; (8000a80 <__NVIC_SetPriorityGrouping+0x44>)
 8000a70:	68bb      	ldr	r3, [r7, #8]
 8000a72:	60d3      	str	r3, [r2, #12]
}
 8000a74:	bf00      	nop
 8000a76:	3714      	adds	r7, #20
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bc80      	pop	{r7}
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	e000ed00 	.word	0xe000ed00

08000a84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a88:	4b04      	ldr	r3, [pc, #16]	; (8000a9c <__NVIC_GetPriorityGrouping+0x18>)
 8000a8a:	68db      	ldr	r3, [r3, #12]
 8000a8c:	0a1b      	lsrs	r3, r3, #8
 8000a8e:	f003 0307 	and.w	r3, r3, #7
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bc80      	pop	{r7}
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop
 8000a9c:	e000ed00 	.word	0xe000ed00

08000aa0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b083      	sub	sp, #12
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	db0b      	blt.n	8000aca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ab2:	79fb      	ldrb	r3, [r7, #7]
 8000ab4:	f003 021f 	and.w	r2, r3, #31
 8000ab8:	4906      	ldr	r1, [pc, #24]	; (8000ad4 <__NVIC_EnableIRQ+0x34>)
 8000aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000abe:	095b      	lsrs	r3, r3, #5
 8000ac0:	2001      	movs	r0, #1
 8000ac2:	fa00 f202 	lsl.w	r2, r0, r2
 8000ac6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000aca:	bf00      	nop
 8000acc:	370c      	adds	r7, #12
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bc80      	pop	{r7}
 8000ad2:	4770      	bx	lr
 8000ad4:	e000e100 	.word	0xe000e100

08000ad8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	4603      	mov	r3, r0
 8000ae0:	6039      	str	r1, [r7, #0]
 8000ae2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	db0a      	blt.n	8000b02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	b2da      	uxtb	r2, r3
 8000af0:	490c      	ldr	r1, [pc, #48]	; (8000b24 <__NVIC_SetPriority+0x4c>)
 8000af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000af6:	0112      	lsls	r2, r2, #4
 8000af8:	b2d2      	uxtb	r2, r2
 8000afa:	440b      	add	r3, r1
 8000afc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b00:	e00a      	b.n	8000b18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	b2da      	uxtb	r2, r3
 8000b06:	4908      	ldr	r1, [pc, #32]	; (8000b28 <__NVIC_SetPriority+0x50>)
 8000b08:	79fb      	ldrb	r3, [r7, #7]
 8000b0a:	f003 030f 	and.w	r3, r3, #15
 8000b0e:	3b04      	subs	r3, #4
 8000b10:	0112      	lsls	r2, r2, #4
 8000b12:	b2d2      	uxtb	r2, r2
 8000b14:	440b      	add	r3, r1
 8000b16:	761a      	strb	r2, [r3, #24]
}
 8000b18:	bf00      	nop
 8000b1a:	370c      	adds	r7, #12
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bc80      	pop	{r7}
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	e000e100 	.word	0xe000e100
 8000b28:	e000ed00 	.word	0xe000ed00

08000b2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b089      	sub	sp, #36	; 0x24
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	60f8      	str	r0, [r7, #12]
 8000b34:	60b9      	str	r1, [r7, #8]
 8000b36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	f003 0307 	and.w	r3, r3, #7
 8000b3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b40:	69fb      	ldr	r3, [r7, #28]
 8000b42:	f1c3 0307 	rsb	r3, r3, #7
 8000b46:	2b04      	cmp	r3, #4
 8000b48:	bf28      	it	cs
 8000b4a:	2304      	movcs	r3, #4
 8000b4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b4e:	69fb      	ldr	r3, [r7, #28]
 8000b50:	3304      	adds	r3, #4
 8000b52:	2b06      	cmp	r3, #6
 8000b54:	d902      	bls.n	8000b5c <NVIC_EncodePriority+0x30>
 8000b56:	69fb      	ldr	r3, [r7, #28]
 8000b58:	3b03      	subs	r3, #3
 8000b5a:	e000      	b.n	8000b5e <NVIC_EncodePriority+0x32>
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b60:	f04f 32ff 	mov.w	r2, #4294967295
 8000b64:	69bb      	ldr	r3, [r7, #24]
 8000b66:	fa02 f303 	lsl.w	r3, r2, r3
 8000b6a:	43da      	mvns	r2, r3
 8000b6c:	68bb      	ldr	r3, [r7, #8]
 8000b6e:	401a      	ands	r2, r3
 8000b70:	697b      	ldr	r3, [r7, #20]
 8000b72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b74:	f04f 31ff 	mov.w	r1, #4294967295
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b7e:	43d9      	mvns	r1, r3
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b84:	4313      	orrs	r3, r2
         );
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	3724      	adds	r7, #36	; 0x24
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bc80      	pop	{r7}
 8000b8e:	4770      	bx	lr

08000b90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	3b01      	subs	r3, #1
 8000b9c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ba0:	d301      	bcc.n	8000ba6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	e00f      	b.n	8000bc6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ba6:	4a0a      	ldr	r2, [pc, #40]	; (8000bd0 <SysTick_Config+0x40>)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	3b01      	subs	r3, #1
 8000bac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bae:	210f      	movs	r1, #15
 8000bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bb4:	f7ff ff90 	bl	8000ad8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bb8:	4b05      	ldr	r3, [pc, #20]	; (8000bd0 <SysTick_Config+0x40>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bbe:	4b04      	ldr	r3, [pc, #16]	; (8000bd0 <SysTick_Config+0x40>)
 8000bc0:	2207      	movs	r2, #7
 8000bc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bc4:	2300      	movs	r3, #0
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	3708      	adds	r7, #8
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	e000e010 	.word	0xe000e010

08000bd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bdc:	6878      	ldr	r0, [r7, #4]
 8000bde:	f7ff ff2d 	bl	8000a3c <__NVIC_SetPriorityGrouping>
}
 8000be2:	bf00      	nop
 8000be4:	3708      	adds	r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}

08000bea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bea:	b580      	push	{r7, lr}
 8000bec:	b086      	sub	sp, #24
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	60b9      	str	r1, [r7, #8]
 8000bf4:	607a      	str	r2, [r7, #4]
 8000bf6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000bfc:	f7ff ff42 	bl	8000a84 <__NVIC_GetPriorityGrouping>
 8000c00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c02:	687a      	ldr	r2, [r7, #4]
 8000c04:	68b9      	ldr	r1, [r7, #8]
 8000c06:	6978      	ldr	r0, [r7, #20]
 8000c08:	f7ff ff90 	bl	8000b2c <NVIC_EncodePriority>
 8000c0c:	4602      	mov	r2, r0
 8000c0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c12:	4611      	mov	r1, r2
 8000c14:	4618      	mov	r0, r3
 8000c16:	f7ff ff5f 	bl	8000ad8 <__NVIC_SetPriority>
}
 8000c1a:	bf00      	nop
 8000c1c:	3718      	adds	r7, #24
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}

08000c22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c22:	b580      	push	{r7, lr}
 8000c24:	b082      	sub	sp, #8
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	4603      	mov	r3, r0
 8000c2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c30:	4618      	mov	r0, r3
 8000c32:	f7ff ff35 	bl	8000aa0 <__NVIC_EnableIRQ>
}
 8000c36:	bf00      	nop
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}

08000c3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c3e:	b580      	push	{r7, lr}
 8000c40:	b082      	sub	sp, #8
 8000c42:	af00      	add	r7, sp, #0
 8000c44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c46:	6878      	ldr	r0, [r7, #4]
 8000c48:	f7ff ffa2 	bl	8000b90 <SysTick_Config>
 8000c4c:	4603      	mov	r3, r0
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	3708      	adds	r7, #8
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}

08000c56 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000c56:	b480      	push	{r7}
 8000c58:	b085      	sub	sp, #20
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000c68:	b2db      	uxtb	r3, r3
 8000c6a:	2b02      	cmp	r3, #2
 8000c6c:	d008      	beq.n	8000c80 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	2204      	movs	r2, #4
 8000c72:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	2200      	movs	r2, #0
 8000c78:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	e020      	b.n	8000cc2 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	681a      	ldr	r2, [r3, #0]
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f022 020e 	bic.w	r2, r2, #14
 8000c8e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	681a      	ldr	r2, [r3, #0]
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	f022 0201 	bic.w	r2, r2, #1
 8000c9e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ca8:	2101      	movs	r1, #1
 8000caa:	fa01 f202 	lsl.w	r2, r1, r2
 8000cae:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	2200      	movs	r2, #0
 8000cbc:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	3714      	adds	r7, #20
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bc80      	pop	{r7}
 8000cca:	4770      	bx	lr

08000ccc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b084      	sub	sp, #16
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000cde:	b2db      	uxtb	r3, r3
 8000ce0:	2b02      	cmp	r3, #2
 8000ce2:	d005      	beq.n	8000cf0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	2204      	movs	r2, #4
 8000ce8:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000cea:	2301      	movs	r3, #1
 8000cec:	73fb      	strb	r3, [r7, #15]
 8000cee:	e051      	b.n	8000d94 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	681a      	ldr	r2, [r3, #0]
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f022 020e 	bic.w	r2, r2, #14
 8000cfe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	681a      	ldr	r2, [r3, #0]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f022 0201 	bic.w	r2, r2, #1
 8000d0e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a22      	ldr	r2, [pc, #136]	; (8000da0 <HAL_DMA_Abort_IT+0xd4>)
 8000d16:	4293      	cmp	r3, r2
 8000d18:	d029      	beq.n	8000d6e <HAL_DMA_Abort_IT+0xa2>
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	4a21      	ldr	r2, [pc, #132]	; (8000da4 <HAL_DMA_Abort_IT+0xd8>)
 8000d20:	4293      	cmp	r3, r2
 8000d22:	d022      	beq.n	8000d6a <HAL_DMA_Abort_IT+0x9e>
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a1f      	ldr	r2, [pc, #124]	; (8000da8 <HAL_DMA_Abort_IT+0xdc>)
 8000d2a:	4293      	cmp	r3, r2
 8000d2c:	d01a      	beq.n	8000d64 <HAL_DMA_Abort_IT+0x98>
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4a1e      	ldr	r2, [pc, #120]	; (8000dac <HAL_DMA_Abort_IT+0xe0>)
 8000d34:	4293      	cmp	r3, r2
 8000d36:	d012      	beq.n	8000d5e <HAL_DMA_Abort_IT+0x92>
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a1c      	ldr	r2, [pc, #112]	; (8000db0 <HAL_DMA_Abort_IT+0xe4>)
 8000d3e:	4293      	cmp	r3, r2
 8000d40:	d00a      	beq.n	8000d58 <HAL_DMA_Abort_IT+0x8c>
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	4a1b      	ldr	r2, [pc, #108]	; (8000db4 <HAL_DMA_Abort_IT+0xe8>)
 8000d48:	4293      	cmp	r3, r2
 8000d4a:	d102      	bne.n	8000d52 <HAL_DMA_Abort_IT+0x86>
 8000d4c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000d50:	e00e      	b.n	8000d70 <HAL_DMA_Abort_IT+0xa4>
 8000d52:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000d56:	e00b      	b.n	8000d70 <HAL_DMA_Abort_IT+0xa4>
 8000d58:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d5c:	e008      	b.n	8000d70 <HAL_DMA_Abort_IT+0xa4>
 8000d5e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d62:	e005      	b.n	8000d70 <HAL_DMA_Abort_IT+0xa4>
 8000d64:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d68:	e002      	b.n	8000d70 <HAL_DMA_Abort_IT+0xa4>
 8000d6a:	2310      	movs	r3, #16
 8000d6c:	e000      	b.n	8000d70 <HAL_DMA_Abort_IT+0xa4>
 8000d6e:	2301      	movs	r3, #1
 8000d70:	4a11      	ldr	r2, [pc, #68]	; (8000db8 <HAL_DMA_Abort_IT+0xec>)
 8000d72:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	2201      	movs	r2, #1
 8000d78:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2200      	movs	r2, #0
 8000d80:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d003      	beq.n	8000d94 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d90:	6878      	ldr	r0, [r7, #4]
 8000d92:	4798      	blx	r3
    } 
  }
  return status;
 8000d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	3710      	adds	r7, #16
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	40020008 	.word	0x40020008
 8000da4:	4002001c 	.word	0x4002001c
 8000da8:	40020030 	.word	0x40020030
 8000dac:	40020044 	.word	0x40020044
 8000db0:	40020058 	.word	0x40020058
 8000db4:	4002006c 	.word	0x4002006c
 8000db8:	40020000 	.word	0x40020000

08000dbc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b08b      	sub	sp, #44	; 0x2c
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
 8000dc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dce:	e169      	b.n	80010a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	69fa      	ldr	r2, [r7, #28]
 8000de0:	4013      	ands	r3, r2
 8000de2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000de4:	69ba      	ldr	r2, [r7, #24]
 8000de6:	69fb      	ldr	r3, [r7, #28]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	f040 8158 	bne.w	800109e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	4a9a      	ldr	r2, [pc, #616]	; (800105c <HAL_GPIO_Init+0x2a0>)
 8000df4:	4293      	cmp	r3, r2
 8000df6:	d05e      	beq.n	8000eb6 <HAL_GPIO_Init+0xfa>
 8000df8:	4a98      	ldr	r2, [pc, #608]	; (800105c <HAL_GPIO_Init+0x2a0>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d875      	bhi.n	8000eea <HAL_GPIO_Init+0x12e>
 8000dfe:	4a98      	ldr	r2, [pc, #608]	; (8001060 <HAL_GPIO_Init+0x2a4>)
 8000e00:	4293      	cmp	r3, r2
 8000e02:	d058      	beq.n	8000eb6 <HAL_GPIO_Init+0xfa>
 8000e04:	4a96      	ldr	r2, [pc, #600]	; (8001060 <HAL_GPIO_Init+0x2a4>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d86f      	bhi.n	8000eea <HAL_GPIO_Init+0x12e>
 8000e0a:	4a96      	ldr	r2, [pc, #600]	; (8001064 <HAL_GPIO_Init+0x2a8>)
 8000e0c:	4293      	cmp	r3, r2
 8000e0e:	d052      	beq.n	8000eb6 <HAL_GPIO_Init+0xfa>
 8000e10:	4a94      	ldr	r2, [pc, #592]	; (8001064 <HAL_GPIO_Init+0x2a8>)
 8000e12:	4293      	cmp	r3, r2
 8000e14:	d869      	bhi.n	8000eea <HAL_GPIO_Init+0x12e>
 8000e16:	4a94      	ldr	r2, [pc, #592]	; (8001068 <HAL_GPIO_Init+0x2ac>)
 8000e18:	4293      	cmp	r3, r2
 8000e1a:	d04c      	beq.n	8000eb6 <HAL_GPIO_Init+0xfa>
 8000e1c:	4a92      	ldr	r2, [pc, #584]	; (8001068 <HAL_GPIO_Init+0x2ac>)
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	d863      	bhi.n	8000eea <HAL_GPIO_Init+0x12e>
 8000e22:	4a92      	ldr	r2, [pc, #584]	; (800106c <HAL_GPIO_Init+0x2b0>)
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d046      	beq.n	8000eb6 <HAL_GPIO_Init+0xfa>
 8000e28:	4a90      	ldr	r2, [pc, #576]	; (800106c <HAL_GPIO_Init+0x2b0>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d85d      	bhi.n	8000eea <HAL_GPIO_Init+0x12e>
 8000e2e:	2b12      	cmp	r3, #18
 8000e30:	d82a      	bhi.n	8000e88 <HAL_GPIO_Init+0xcc>
 8000e32:	2b12      	cmp	r3, #18
 8000e34:	d859      	bhi.n	8000eea <HAL_GPIO_Init+0x12e>
 8000e36:	a201      	add	r2, pc, #4	; (adr r2, 8000e3c <HAL_GPIO_Init+0x80>)
 8000e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e3c:	08000eb7 	.word	0x08000eb7
 8000e40:	08000e91 	.word	0x08000e91
 8000e44:	08000ea3 	.word	0x08000ea3
 8000e48:	08000ee5 	.word	0x08000ee5
 8000e4c:	08000eeb 	.word	0x08000eeb
 8000e50:	08000eeb 	.word	0x08000eeb
 8000e54:	08000eeb 	.word	0x08000eeb
 8000e58:	08000eeb 	.word	0x08000eeb
 8000e5c:	08000eeb 	.word	0x08000eeb
 8000e60:	08000eeb 	.word	0x08000eeb
 8000e64:	08000eeb 	.word	0x08000eeb
 8000e68:	08000eeb 	.word	0x08000eeb
 8000e6c:	08000eeb 	.word	0x08000eeb
 8000e70:	08000eeb 	.word	0x08000eeb
 8000e74:	08000eeb 	.word	0x08000eeb
 8000e78:	08000eeb 	.word	0x08000eeb
 8000e7c:	08000eeb 	.word	0x08000eeb
 8000e80:	08000e99 	.word	0x08000e99
 8000e84:	08000ead 	.word	0x08000ead
 8000e88:	4a79      	ldr	r2, [pc, #484]	; (8001070 <HAL_GPIO_Init+0x2b4>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d013      	beq.n	8000eb6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000e8e:	e02c      	b.n	8000eea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	68db      	ldr	r3, [r3, #12]
 8000e94:	623b      	str	r3, [r7, #32]
          break;
 8000e96:	e029      	b.n	8000eec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	68db      	ldr	r3, [r3, #12]
 8000e9c:	3304      	adds	r3, #4
 8000e9e:	623b      	str	r3, [r7, #32]
          break;
 8000ea0:	e024      	b.n	8000eec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	68db      	ldr	r3, [r3, #12]
 8000ea6:	3308      	adds	r3, #8
 8000ea8:	623b      	str	r3, [r7, #32]
          break;
 8000eaa:	e01f      	b.n	8000eec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	330c      	adds	r3, #12
 8000eb2:	623b      	str	r3, [r7, #32]
          break;
 8000eb4:	e01a      	b.n	8000eec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	689b      	ldr	r3, [r3, #8]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d102      	bne.n	8000ec4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000ebe:	2304      	movs	r3, #4
 8000ec0:	623b      	str	r3, [r7, #32]
          break;
 8000ec2:	e013      	b.n	8000eec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	689b      	ldr	r3, [r3, #8]
 8000ec8:	2b01      	cmp	r3, #1
 8000eca:	d105      	bne.n	8000ed8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ecc:	2308      	movs	r3, #8
 8000ece:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	69fa      	ldr	r2, [r7, #28]
 8000ed4:	611a      	str	r2, [r3, #16]
          break;
 8000ed6:	e009      	b.n	8000eec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ed8:	2308      	movs	r3, #8
 8000eda:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	69fa      	ldr	r2, [r7, #28]
 8000ee0:	615a      	str	r2, [r3, #20]
          break;
 8000ee2:	e003      	b.n	8000eec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	623b      	str	r3, [r7, #32]
          break;
 8000ee8:	e000      	b.n	8000eec <HAL_GPIO_Init+0x130>
          break;
 8000eea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000eec:	69bb      	ldr	r3, [r7, #24]
 8000eee:	2bff      	cmp	r3, #255	; 0xff
 8000ef0:	d801      	bhi.n	8000ef6 <HAL_GPIO_Init+0x13a>
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	e001      	b.n	8000efa <HAL_GPIO_Init+0x13e>
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	3304      	adds	r3, #4
 8000efa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000efc:	69bb      	ldr	r3, [r7, #24]
 8000efe:	2bff      	cmp	r3, #255	; 0xff
 8000f00:	d802      	bhi.n	8000f08 <HAL_GPIO_Init+0x14c>
 8000f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f04:	009b      	lsls	r3, r3, #2
 8000f06:	e002      	b.n	8000f0e <HAL_GPIO_Init+0x152>
 8000f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f0a:	3b08      	subs	r3, #8
 8000f0c:	009b      	lsls	r3, r3, #2
 8000f0e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	681a      	ldr	r2, [r3, #0]
 8000f14:	210f      	movs	r1, #15
 8000f16:	693b      	ldr	r3, [r7, #16]
 8000f18:	fa01 f303 	lsl.w	r3, r1, r3
 8000f1c:	43db      	mvns	r3, r3
 8000f1e:	401a      	ands	r2, r3
 8000f20:	6a39      	ldr	r1, [r7, #32]
 8000f22:	693b      	ldr	r3, [r7, #16]
 8000f24:	fa01 f303 	lsl.w	r3, r1, r3
 8000f28:	431a      	orrs	r2, r3
 8000f2a:	697b      	ldr	r3, [r7, #20]
 8000f2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	f000 80b1 	beq.w	800109e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000f3c:	4b4d      	ldr	r3, [pc, #308]	; (8001074 <HAL_GPIO_Init+0x2b8>)
 8000f3e:	699b      	ldr	r3, [r3, #24]
 8000f40:	4a4c      	ldr	r2, [pc, #304]	; (8001074 <HAL_GPIO_Init+0x2b8>)
 8000f42:	f043 0301 	orr.w	r3, r3, #1
 8000f46:	6193      	str	r3, [r2, #24]
 8000f48:	4b4a      	ldr	r3, [pc, #296]	; (8001074 <HAL_GPIO_Init+0x2b8>)
 8000f4a:	699b      	ldr	r3, [r3, #24]
 8000f4c:	f003 0301 	and.w	r3, r3, #1
 8000f50:	60bb      	str	r3, [r7, #8]
 8000f52:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000f54:	4a48      	ldr	r2, [pc, #288]	; (8001078 <HAL_GPIO_Init+0x2bc>)
 8000f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f58:	089b      	lsrs	r3, r3, #2
 8000f5a:	3302      	adds	r3, #2
 8000f5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f60:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f64:	f003 0303 	and.w	r3, r3, #3
 8000f68:	009b      	lsls	r3, r3, #2
 8000f6a:	220f      	movs	r2, #15
 8000f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f70:	43db      	mvns	r3, r3
 8000f72:	68fa      	ldr	r2, [r7, #12]
 8000f74:	4013      	ands	r3, r2
 8000f76:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	4a40      	ldr	r2, [pc, #256]	; (800107c <HAL_GPIO_Init+0x2c0>)
 8000f7c:	4293      	cmp	r3, r2
 8000f7e:	d013      	beq.n	8000fa8 <HAL_GPIO_Init+0x1ec>
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	4a3f      	ldr	r2, [pc, #252]	; (8001080 <HAL_GPIO_Init+0x2c4>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d00d      	beq.n	8000fa4 <HAL_GPIO_Init+0x1e8>
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	4a3e      	ldr	r2, [pc, #248]	; (8001084 <HAL_GPIO_Init+0x2c8>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d007      	beq.n	8000fa0 <HAL_GPIO_Init+0x1e4>
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	4a3d      	ldr	r2, [pc, #244]	; (8001088 <HAL_GPIO_Init+0x2cc>)
 8000f94:	4293      	cmp	r3, r2
 8000f96:	d101      	bne.n	8000f9c <HAL_GPIO_Init+0x1e0>
 8000f98:	2303      	movs	r3, #3
 8000f9a:	e006      	b.n	8000faa <HAL_GPIO_Init+0x1ee>
 8000f9c:	2304      	movs	r3, #4
 8000f9e:	e004      	b.n	8000faa <HAL_GPIO_Init+0x1ee>
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	e002      	b.n	8000faa <HAL_GPIO_Init+0x1ee>
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	e000      	b.n	8000faa <HAL_GPIO_Init+0x1ee>
 8000fa8:	2300      	movs	r3, #0
 8000faa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000fac:	f002 0203 	and.w	r2, r2, #3
 8000fb0:	0092      	lsls	r2, r2, #2
 8000fb2:	4093      	lsls	r3, r2
 8000fb4:	68fa      	ldr	r2, [r7, #12]
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000fba:	492f      	ldr	r1, [pc, #188]	; (8001078 <HAL_GPIO_Init+0x2bc>)
 8000fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fbe:	089b      	lsrs	r3, r3, #2
 8000fc0:	3302      	adds	r3, #2
 8000fc2:	68fa      	ldr	r2, [r7, #12]
 8000fc4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	685b      	ldr	r3, [r3, #4]
 8000fcc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d006      	beq.n	8000fe2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000fd4:	4b2d      	ldr	r3, [pc, #180]	; (800108c <HAL_GPIO_Init+0x2d0>)
 8000fd6:	689a      	ldr	r2, [r3, #8]
 8000fd8:	492c      	ldr	r1, [pc, #176]	; (800108c <HAL_GPIO_Init+0x2d0>)
 8000fda:	69bb      	ldr	r3, [r7, #24]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	608b      	str	r3, [r1, #8]
 8000fe0:	e006      	b.n	8000ff0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000fe2:	4b2a      	ldr	r3, [pc, #168]	; (800108c <HAL_GPIO_Init+0x2d0>)
 8000fe4:	689a      	ldr	r2, [r3, #8]
 8000fe6:	69bb      	ldr	r3, [r7, #24]
 8000fe8:	43db      	mvns	r3, r3
 8000fea:	4928      	ldr	r1, [pc, #160]	; (800108c <HAL_GPIO_Init+0x2d0>)
 8000fec:	4013      	ands	r3, r2
 8000fee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d006      	beq.n	800100a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ffc:	4b23      	ldr	r3, [pc, #140]	; (800108c <HAL_GPIO_Init+0x2d0>)
 8000ffe:	68da      	ldr	r2, [r3, #12]
 8001000:	4922      	ldr	r1, [pc, #136]	; (800108c <HAL_GPIO_Init+0x2d0>)
 8001002:	69bb      	ldr	r3, [r7, #24]
 8001004:	4313      	orrs	r3, r2
 8001006:	60cb      	str	r3, [r1, #12]
 8001008:	e006      	b.n	8001018 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800100a:	4b20      	ldr	r3, [pc, #128]	; (800108c <HAL_GPIO_Init+0x2d0>)
 800100c:	68da      	ldr	r2, [r3, #12]
 800100e:	69bb      	ldr	r3, [r7, #24]
 8001010:	43db      	mvns	r3, r3
 8001012:	491e      	ldr	r1, [pc, #120]	; (800108c <HAL_GPIO_Init+0x2d0>)
 8001014:	4013      	ands	r3, r2
 8001016:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001020:	2b00      	cmp	r3, #0
 8001022:	d006      	beq.n	8001032 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001024:	4b19      	ldr	r3, [pc, #100]	; (800108c <HAL_GPIO_Init+0x2d0>)
 8001026:	685a      	ldr	r2, [r3, #4]
 8001028:	4918      	ldr	r1, [pc, #96]	; (800108c <HAL_GPIO_Init+0x2d0>)
 800102a:	69bb      	ldr	r3, [r7, #24]
 800102c:	4313      	orrs	r3, r2
 800102e:	604b      	str	r3, [r1, #4]
 8001030:	e006      	b.n	8001040 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001032:	4b16      	ldr	r3, [pc, #88]	; (800108c <HAL_GPIO_Init+0x2d0>)
 8001034:	685a      	ldr	r2, [r3, #4]
 8001036:	69bb      	ldr	r3, [r7, #24]
 8001038:	43db      	mvns	r3, r3
 800103a:	4914      	ldr	r1, [pc, #80]	; (800108c <HAL_GPIO_Init+0x2d0>)
 800103c:	4013      	ands	r3, r2
 800103e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001048:	2b00      	cmp	r3, #0
 800104a:	d021      	beq.n	8001090 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800104c:	4b0f      	ldr	r3, [pc, #60]	; (800108c <HAL_GPIO_Init+0x2d0>)
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	490e      	ldr	r1, [pc, #56]	; (800108c <HAL_GPIO_Init+0x2d0>)
 8001052:	69bb      	ldr	r3, [r7, #24]
 8001054:	4313      	orrs	r3, r2
 8001056:	600b      	str	r3, [r1, #0]
 8001058:	e021      	b.n	800109e <HAL_GPIO_Init+0x2e2>
 800105a:	bf00      	nop
 800105c:	10320000 	.word	0x10320000
 8001060:	10310000 	.word	0x10310000
 8001064:	10220000 	.word	0x10220000
 8001068:	10210000 	.word	0x10210000
 800106c:	10120000 	.word	0x10120000
 8001070:	10110000 	.word	0x10110000
 8001074:	40021000 	.word	0x40021000
 8001078:	40010000 	.word	0x40010000
 800107c:	40010800 	.word	0x40010800
 8001080:	40010c00 	.word	0x40010c00
 8001084:	40011000 	.word	0x40011000
 8001088:	40011400 	.word	0x40011400
 800108c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001090:	4b0b      	ldr	r3, [pc, #44]	; (80010c0 <HAL_GPIO_Init+0x304>)
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	69bb      	ldr	r3, [r7, #24]
 8001096:	43db      	mvns	r3, r3
 8001098:	4909      	ldr	r1, [pc, #36]	; (80010c0 <HAL_GPIO_Init+0x304>)
 800109a:	4013      	ands	r3, r2
 800109c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800109e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010a0:	3301      	adds	r3, #1
 80010a2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010aa:	fa22 f303 	lsr.w	r3, r2, r3
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	f47f ae8e 	bne.w	8000dd0 <HAL_GPIO_Init+0x14>
  }
}
 80010b4:	bf00      	nop
 80010b6:	bf00      	nop
 80010b8:	372c      	adds	r7, #44	; 0x2c
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bc80      	pop	{r7}
 80010be:	4770      	bx	lr
 80010c0:	40010400 	.word	0x40010400

080010c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	460b      	mov	r3, r1
 80010ce:	807b      	strh	r3, [r7, #2]
 80010d0:	4613      	mov	r3, r2
 80010d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010d4:	787b      	ldrb	r3, [r7, #1]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d003      	beq.n	80010e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010da:	887a      	ldrh	r2, [r7, #2]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80010e0:	e003      	b.n	80010ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80010e2:	887b      	ldrh	r3, [r7, #2]
 80010e4:	041a      	lsls	r2, r3, #16
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	611a      	str	r2, [r3, #16]
}
 80010ea:	bf00      	nop
 80010ec:	370c      	adds	r7, #12
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bc80      	pop	{r7}
 80010f2:	4770      	bx	lr

080010f4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b085      	sub	sp, #20
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	460b      	mov	r3, r1
 80010fe:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001106:	887a      	ldrh	r2, [r7, #2]
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	4013      	ands	r3, r2
 800110c:	041a      	lsls	r2, r3, #16
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	43d9      	mvns	r1, r3
 8001112:	887b      	ldrh	r3, [r7, #2]
 8001114:	400b      	ands	r3, r1
 8001116:	431a      	orrs	r2, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	611a      	str	r2, [r3, #16]
}
 800111c:	bf00      	nop
 800111e:	3714      	adds	r7, #20
 8001120:	46bd      	mov	sp, r7
 8001122:	bc80      	pop	{r7}
 8001124:	4770      	bx	lr
	...

08001128 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d101      	bne.n	800113a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001136:	2301      	movs	r3, #1
 8001138:	e272      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f003 0301 	and.w	r3, r3, #1
 8001142:	2b00      	cmp	r3, #0
 8001144:	f000 8087 	beq.w	8001256 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001148:	4b92      	ldr	r3, [pc, #584]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f003 030c 	and.w	r3, r3, #12
 8001150:	2b04      	cmp	r3, #4
 8001152:	d00c      	beq.n	800116e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001154:	4b8f      	ldr	r3, [pc, #572]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f003 030c 	and.w	r3, r3, #12
 800115c:	2b08      	cmp	r3, #8
 800115e:	d112      	bne.n	8001186 <HAL_RCC_OscConfig+0x5e>
 8001160:	4b8c      	ldr	r3, [pc, #560]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001168:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800116c:	d10b      	bne.n	8001186 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800116e:	4b89      	ldr	r3, [pc, #548]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001176:	2b00      	cmp	r3, #0
 8001178:	d06c      	beq.n	8001254 <HAL_RCC_OscConfig+0x12c>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d168      	bne.n	8001254 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e24c      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800118e:	d106      	bne.n	800119e <HAL_RCC_OscConfig+0x76>
 8001190:	4b80      	ldr	r3, [pc, #512]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4a7f      	ldr	r2, [pc, #508]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001196:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800119a:	6013      	str	r3, [r2, #0]
 800119c:	e02e      	b.n	80011fc <HAL_RCC_OscConfig+0xd4>
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d10c      	bne.n	80011c0 <HAL_RCC_OscConfig+0x98>
 80011a6:	4b7b      	ldr	r3, [pc, #492]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4a7a      	ldr	r2, [pc, #488]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011b0:	6013      	str	r3, [r2, #0]
 80011b2:	4b78      	ldr	r3, [pc, #480]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a77      	ldr	r2, [pc, #476]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011bc:	6013      	str	r3, [r2, #0]
 80011be:	e01d      	b.n	80011fc <HAL_RCC_OscConfig+0xd4>
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011c8:	d10c      	bne.n	80011e4 <HAL_RCC_OscConfig+0xbc>
 80011ca:	4b72      	ldr	r3, [pc, #456]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a71      	ldr	r2, [pc, #452]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011d4:	6013      	str	r3, [r2, #0]
 80011d6:	4b6f      	ldr	r3, [pc, #444]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4a6e      	ldr	r2, [pc, #440]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011e0:	6013      	str	r3, [r2, #0]
 80011e2:	e00b      	b.n	80011fc <HAL_RCC_OscConfig+0xd4>
 80011e4:	4b6b      	ldr	r3, [pc, #428]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a6a      	ldr	r2, [pc, #424]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011ee:	6013      	str	r3, [r2, #0]
 80011f0:	4b68      	ldr	r3, [pc, #416]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a67      	ldr	r2, [pc, #412]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011fa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d013      	beq.n	800122c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001204:	f7ff fbec 	bl	80009e0 <HAL_GetTick>
 8001208:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800120a:	e008      	b.n	800121e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800120c:	f7ff fbe8 	bl	80009e0 <HAL_GetTick>
 8001210:	4602      	mov	r2, r0
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	2b64      	cmp	r3, #100	; 0x64
 8001218:	d901      	bls.n	800121e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800121a:	2303      	movs	r3, #3
 800121c:	e200      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800121e:	4b5d      	ldr	r3, [pc, #372]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001226:	2b00      	cmp	r3, #0
 8001228:	d0f0      	beq.n	800120c <HAL_RCC_OscConfig+0xe4>
 800122a:	e014      	b.n	8001256 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800122c:	f7ff fbd8 	bl	80009e0 <HAL_GetTick>
 8001230:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001232:	e008      	b.n	8001246 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001234:	f7ff fbd4 	bl	80009e0 <HAL_GetTick>
 8001238:	4602      	mov	r2, r0
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	1ad3      	subs	r3, r2, r3
 800123e:	2b64      	cmp	r3, #100	; 0x64
 8001240:	d901      	bls.n	8001246 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001242:	2303      	movs	r3, #3
 8001244:	e1ec      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001246:	4b53      	ldr	r3, [pc, #332]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800124e:	2b00      	cmp	r3, #0
 8001250:	d1f0      	bne.n	8001234 <HAL_RCC_OscConfig+0x10c>
 8001252:	e000      	b.n	8001256 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001254:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 0302 	and.w	r3, r3, #2
 800125e:	2b00      	cmp	r3, #0
 8001260:	d063      	beq.n	800132a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001262:	4b4c      	ldr	r3, [pc, #304]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	f003 030c 	and.w	r3, r3, #12
 800126a:	2b00      	cmp	r3, #0
 800126c:	d00b      	beq.n	8001286 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800126e:	4b49      	ldr	r3, [pc, #292]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	f003 030c 	and.w	r3, r3, #12
 8001276:	2b08      	cmp	r3, #8
 8001278:	d11c      	bne.n	80012b4 <HAL_RCC_OscConfig+0x18c>
 800127a:	4b46      	ldr	r3, [pc, #280]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001282:	2b00      	cmp	r3, #0
 8001284:	d116      	bne.n	80012b4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001286:	4b43      	ldr	r3, [pc, #268]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f003 0302 	and.w	r3, r3, #2
 800128e:	2b00      	cmp	r3, #0
 8001290:	d005      	beq.n	800129e <HAL_RCC_OscConfig+0x176>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	691b      	ldr	r3, [r3, #16]
 8001296:	2b01      	cmp	r3, #1
 8001298:	d001      	beq.n	800129e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e1c0      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800129e:	4b3d      	ldr	r3, [pc, #244]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	695b      	ldr	r3, [r3, #20]
 80012aa:	00db      	lsls	r3, r3, #3
 80012ac:	4939      	ldr	r1, [pc, #228]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80012ae:	4313      	orrs	r3, r2
 80012b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012b2:	e03a      	b.n	800132a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	691b      	ldr	r3, [r3, #16]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d020      	beq.n	80012fe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012bc:	4b36      	ldr	r3, [pc, #216]	; (8001398 <HAL_RCC_OscConfig+0x270>)
 80012be:	2201      	movs	r2, #1
 80012c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c2:	f7ff fb8d 	bl	80009e0 <HAL_GetTick>
 80012c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012c8:	e008      	b.n	80012dc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012ca:	f7ff fb89 	bl	80009e0 <HAL_GetTick>
 80012ce:	4602      	mov	r2, r0
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	1ad3      	subs	r3, r2, r3
 80012d4:	2b02      	cmp	r3, #2
 80012d6:	d901      	bls.n	80012dc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80012d8:	2303      	movs	r3, #3
 80012da:	e1a1      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012dc:	4b2d      	ldr	r3, [pc, #180]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f003 0302 	and.w	r3, r3, #2
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d0f0      	beq.n	80012ca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012e8:	4b2a      	ldr	r3, [pc, #168]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	695b      	ldr	r3, [r3, #20]
 80012f4:	00db      	lsls	r3, r3, #3
 80012f6:	4927      	ldr	r1, [pc, #156]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80012f8:	4313      	orrs	r3, r2
 80012fa:	600b      	str	r3, [r1, #0]
 80012fc:	e015      	b.n	800132a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012fe:	4b26      	ldr	r3, [pc, #152]	; (8001398 <HAL_RCC_OscConfig+0x270>)
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001304:	f7ff fb6c 	bl	80009e0 <HAL_GetTick>
 8001308:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800130a:	e008      	b.n	800131e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800130c:	f7ff fb68 	bl	80009e0 <HAL_GetTick>
 8001310:	4602      	mov	r2, r0
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	2b02      	cmp	r3, #2
 8001318:	d901      	bls.n	800131e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800131a:	2303      	movs	r3, #3
 800131c:	e180      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800131e:	4b1d      	ldr	r3, [pc, #116]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f003 0302 	and.w	r3, r3, #2
 8001326:	2b00      	cmp	r3, #0
 8001328:	d1f0      	bne.n	800130c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f003 0308 	and.w	r3, r3, #8
 8001332:	2b00      	cmp	r3, #0
 8001334:	d03a      	beq.n	80013ac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	699b      	ldr	r3, [r3, #24]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d019      	beq.n	8001372 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800133e:	4b17      	ldr	r3, [pc, #92]	; (800139c <HAL_RCC_OscConfig+0x274>)
 8001340:	2201      	movs	r2, #1
 8001342:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001344:	f7ff fb4c 	bl	80009e0 <HAL_GetTick>
 8001348:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800134a:	e008      	b.n	800135e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800134c:	f7ff fb48 	bl	80009e0 <HAL_GetTick>
 8001350:	4602      	mov	r2, r0
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	2b02      	cmp	r3, #2
 8001358:	d901      	bls.n	800135e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800135a:	2303      	movs	r3, #3
 800135c:	e160      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800135e:	4b0d      	ldr	r3, [pc, #52]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001362:	f003 0302 	and.w	r3, r3, #2
 8001366:	2b00      	cmp	r3, #0
 8001368:	d0f0      	beq.n	800134c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800136a:	2001      	movs	r0, #1
 800136c:	f000 face 	bl	800190c <RCC_Delay>
 8001370:	e01c      	b.n	80013ac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001372:	4b0a      	ldr	r3, [pc, #40]	; (800139c <HAL_RCC_OscConfig+0x274>)
 8001374:	2200      	movs	r2, #0
 8001376:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001378:	f7ff fb32 	bl	80009e0 <HAL_GetTick>
 800137c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800137e:	e00f      	b.n	80013a0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001380:	f7ff fb2e 	bl	80009e0 <HAL_GetTick>
 8001384:	4602      	mov	r2, r0
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	1ad3      	subs	r3, r2, r3
 800138a:	2b02      	cmp	r3, #2
 800138c:	d908      	bls.n	80013a0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800138e:	2303      	movs	r3, #3
 8001390:	e146      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
 8001392:	bf00      	nop
 8001394:	40021000 	.word	0x40021000
 8001398:	42420000 	.word	0x42420000
 800139c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013a0:	4b92      	ldr	r3, [pc, #584]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 80013a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013a4:	f003 0302 	and.w	r3, r3, #2
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d1e9      	bne.n	8001380 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f003 0304 	and.w	r3, r3, #4
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	f000 80a6 	beq.w	8001506 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013ba:	2300      	movs	r3, #0
 80013bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013be:	4b8b      	ldr	r3, [pc, #556]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 80013c0:	69db      	ldr	r3, [r3, #28]
 80013c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d10d      	bne.n	80013e6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013ca:	4b88      	ldr	r3, [pc, #544]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 80013cc:	69db      	ldr	r3, [r3, #28]
 80013ce:	4a87      	ldr	r2, [pc, #540]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 80013d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013d4:	61d3      	str	r3, [r2, #28]
 80013d6:	4b85      	ldr	r3, [pc, #532]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 80013d8:	69db      	ldr	r3, [r3, #28]
 80013da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013de:	60bb      	str	r3, [r7, #8]
 80013e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013e2:	2301      	movs	r3, #1
 80013e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013e6:	4b82      	ldr	r3, [pc, #520]	; (80015f0 <HAL_RCC_OscConfig+0x4c8>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d118      	bne.n	8001424 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013f2:	4b7f      	ldr	r3, [pc, #508]	; (80015f0 <HAL_RCC_OscConfig+0x4c8>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a7e      	ldr	r2, [pc, #504]	; (80015f0 <HAL_RCC_OscConfig+0x4c8>)
 80013f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013fe:	f7ff faef 	bl	80009e0 <HAL_GetTick>
 8001402:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001404:	e008      	b.n	8001418 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001406:	f7ff faeb 	bl	80009e0 <HAL_GetTick>
 800140a:	4602      	mov	r2, r0
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	1ad3      	subs	r3, r2, r3
 8001410:	2b64      	cmp	r3, #100	; 0x64
 8001412:	d901      	bls.n	8001418 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001414:	2303      	movs	r3, #3
 8001416:	e103      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001418:	4b75      	ldr	r3, [pc, #468]	; (80015f0 <HAL_RCC_OscConfig+0x4c8>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001420:	2b00      	cmp	r3, #0
 8001422:	d0f0      	beq.n	8001406 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	68db      	ldr	r3, [r3, #12]
 8001428:	2b01      	cmp	r3, #1
 800142a:	d106      	bne.n	800143a <HAL_RCC_OscConfig+0x312>
 800142c:	4b6f      	ldr	r3, [pc, #444]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 800142e:	6a1b      	ldr	r3, [r3, #32]
 8001430:	4a6e      	ldr	r2, [pc, #440]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001432:	f043 0301 	orr.w	r3, r3, #1
 8001436:	6213      	str	r3, [r2, #32]
 8001438:	e02d      	b.n	8001496 <HAL_RCC_OscConfig+0x36e>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	68db      	ldr	r3, [r3, #12]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d10c      	bne.n	800145c <HAL_RCC_OscConfig+0x334>
 8001442:	4b6a      	ldr	r3, [pc, #424]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001444:	6a1b      	ldr	r3, [r3, #32]
 8001446:	4a69      	ldr	r2, [pc, #420]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001448:	f023 0301 	bic.w	r3, r3, #1
 800144c:	6213      	str	r3, [r2, #32]
 800144e:	4b67      	ldr	r3, [pc, #412]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001450:	6a1b      	ldr	r3, [r3, #32]
 8001452:	4a66      	ldr	r2, [pc, #408]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001454:	f023 0304 	bic.w	r3, r3, #4
 8001458:	6213      	str	r3, [r2, #32]
 800145a:	e01c      	b.n	8001496 <HAL_RCC_OscConfig+0x36e>
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	68db      	ldr	r3, [r3, #12]
 8001460:	2b05      	cmp	r3, #5
 8001462:	d10c      	bne.n	800147e <HAL_RCC_OscConfig+0x356>
 8001464:	4b61      	ldr	r3, [pc, #388]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001466:	6a1b      	ldr	r3, [r3, #32]
 8001468:	4a60      	ldr	r2, [pc, #384]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 800146a:	f043 0304 	orr.w	r3, r3, #4
 800146e:	6213      	str	r3, [r2, #32]
 8001470:	4b5e      	ldr	r3, [pc, #376]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001472:	6a1b      	ldr	r3, [r3, #32]
 8001474:	4a5d      	ldr	r2, [pc, #372]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001476:	f043 0301 	orr.w	r3, r3, #1
 800147a:	6213      	str	r3, [r2, #32]
 800147c:	e00b      	b.n	8001496 <HAL_RCC_OscConfig+0x36e>
 800147e:	4b5b      	ldr	r3, [pc, #364]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001480:	6a1b      	ldr	r3, [r3, #32]
 8001482:	4a5a      	ldr	r2, [pc, #360]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001484:	f023 0301 	bic.w	r3, r3, #1
 8001488:	6213      	str	r3, [r2, #32]
 800148a:	4b58      	ldr	r3, [pc, #352]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 800148c:	6a1b      	ldr	r3, [r3, #32]
 800148e:	4a57      	ldr	r2, [pc, #348]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001490:	f023 0304 	bic.w	r3, r3, #4
 8001494:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	68db      	ldr	r3, [r3, #12]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d015      	beq.n	80014ca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800149e:	f7ff fa9f 	bl	80009e0 <HAL_GetTick>
 80014a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014a4:	e00a      	b.n	80014bc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014a6:	f7ff fa9b 	bl	80009e0 <HAL_GetTick>
 80014aa:	4602      	mov	r2, r0
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	1ad3      	subs	r3, r2, r3
 80014b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d901      	bls.n	80014bc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80014b8:	2303      	movs	r3, #3
 80014ba:	e0b1      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014bc:	4b4b      	ldr	r3, [pc, #300]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 80014be:	6a1b      	ldr	r3, [r3, #32]
 80014c0:	f003 0302 	and.w	r3, r3, #2
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d0ee      	beq.n	80014a6 <HAL_RCC_OscConfig+0x37e>
 80014c8:	e014      	b.n	80014f4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014ca:	f7ff fa89 	bl	80009e0 <HAL_GetTick>
 80014ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014d0:	e00a      	b.n	80014e8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014d2:	f7ff fa85 	bl	80009e0 <HAL_GetTick>
 80014d6:	4602      	mov	r2, r0
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	1ad3      	subs	r3, r2, r3
 80014dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d901      	bls.n	80014e8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80014e4:	2303      	movs	r3, #3
 80014e6:	e09b      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014e8:	4b40      	ldr	r3, [pc, #256]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 80014ea:	6a1b      	ldr	r3, [r3, #32]
 80014ec:	f003 0302 	and.w	r3, r3, #2
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d1ee      	bne.n	80014d2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80014f4:	7dfb      	ldrb	r3, [r7, #23]
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	d105      	bne.n	8001506 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014fa:	4b3c      	ldr	r3, [pc, #240]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 80014fc:	69db      	ldr	r3, [r3, #28]
 80014fe:	4a3b      	ldr	r2, [pc, #236]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001500:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001504:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	69db      	ldr	r3, [r3, #28]
 800150a:	2b00      	cmp	r3, #0
 800150c:	f000 8087 	beq.w	800161e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001510:	4b36      	ldr	r3, [pc, #216]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	f003 030c 	and.w	r3, r3, #12
 8001518:	2b08      	cmp	r3, #8
 800151a:	d061      	beq.n	80015e0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	69db      	ldr	r3, [r3, #28]
 8001520:	2b02      	cmp	r3, #2
 8001522:	d146      	bne.n	80015b2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001524:	4b33      	ldr	r3, [pc, #204]	; (80015f4 <HAL_RCC_OscConfig+0x4cc>)
 8001526:	2200      	movs	r2, #0
 8001528:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800152a:	f7ff fa59 	bl	80009e0 <HAL_GetTick>
 800152e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001530:	e008      	b.n	8001544 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001532:	f7ff fa55 	bl	80009e0 <HAL_GetTick>
 8001536:	4602      	mov	r2, r0
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	2b02      	cmp	r3, #2
 800153e:	d901      	bls.n	8001544 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e06d      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001544:	4b29      	ldr	r3, [pc, #164]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800154c:	2b00      	cmp	r3, #0
 800154e:	d1f0      	bne.n	8001532 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6a1b      	ldr	r3, [r3, #32]
 8001554:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001558:	d108      	bne.n	800156c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800155a:	4b24      	ldr	r3, [pc, #144]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	4921      	ldr	r1, [pc, #132]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001568:	4313      	orrs	r3, r2
 800156a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800156c:	4b1f      	ldr	r3, [pc, #124]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6a19      	ldr	r1, [r3, #32]
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800157c:	430b      	orrs	r3, r1
 800157e:	491b      	ldr	r1, [pc, #108]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001580:	4313      	orrs	r3, r2
 8001582:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001584:	4b1b      	ldr	r3, [pc, #108]	; (80015f4 <HAL_RCC_OscConfig+0x4cc>)
 8001586:	2201      	movs	r2, #1
 8001588:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800158a:	f7ff fa29 	bl	80009e0 <HAL_GetTick>
 800158e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001590:	e008      	b.n	80015a4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001592:	f7ff fa25 	bl	80009e0 <HAL_GetTick>
 8001596:	4602      	mov	r2, r0
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	1ad3      	subs	r3, r2, r3
 800159c:	2b02      	cmp	r3, #2
 800159e:	d901      	bls.n	80015a4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80015a0:	2303      	movs	r3, #3
 80015a2:	e03d      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015a4:	4b11      	ldr	r3, [pc, #68]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d0f0      	beq.n	8001592 <HAL_RCC_OscConfig+0x46a>
 80015b0:	e035      	b.n	800161e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015b2:	4b10      	ldr	r3, [pc, #64]	; (80015f4 <HAL_RCC_OscConfig+0x4cc>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015b8:	f7ff fa12 	bl	80009e0 <HAL_GetTick>
 80015bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015be:	e008      	b.n	80015d2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015c0:	f7ff fa0e 	bl	80009e0 <HAL_GetTick>
 80015c4:	4602      	mov	r2, r0
 80015c6:	693b      	ldr	r3, [r7, #16]
 80015c8:	1ad3      	subs	r3, r2, r3
 80015ca:	2b02      	cmp	r3, #2
 80015cc:	d901      	bls.n	80015d2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80015ce:	2303      	movs	r3, #3
 80015d0:	e026      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015d2:	4b06      	ldr	r3, [pc, #24]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d1f0      	bne.n	80015c0 <HAL_RCC_OscConfig+0x498>
 80015de:	e01e      	b.n	800161e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	69db      	ldr	r3, [r3, #28]
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d107      	bne.n	80015f8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80015e8:	2301      	movs	r3, #1
 80015ea:	e019      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
 80015ec:	40021000 	.word	0x40021000
 80015f0:	40007000 	.word	0x40007000
 80015f4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80015f8:	4b0b      	ldr	r3, [pc, #44]	; (8001628 <HAL_RCC_OscConfig+0x500>)
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6a1b      	ldr	r3, [r3, #32]
 8001608:	429a      	cmp	r2, r3
 800160a:	d106      	bne.n	800161a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001616:	429a      	cmp	r2, r3
 8001618:	d001      	beq.n	800161e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e000      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800161e:	2300      	movs	r3, #0
}
 8001620:	4618      	mov	r0, r3
 8001622:	3718      	adds	r7, #24
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	40021000 	.word	0x40021000

0800162c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b084      	sub	sp, #16
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d101      	bne.n	8001640 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800163c:	2301      	movs	r3, #1
 800163e:	e0d0      	b.n	80017e2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001640:	4b6a      	ldr	r3, [pc, #424]	; (80017ec <HAL_RCC_ClockConfig+0x1c0>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f003 0307 	and.w	r3, r3, #7
 8001648:	683a      	ldr	r2, [r7, #0]
 800164a:	429a      	cmp	r2, r3
 800164c:	d910      	bls.n	8001670 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800164e:	4b67      	ldr	r3, [pc, #412]	; (80017ec <HAL_RCC_ClockConfig+0x1c0>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f023 0207 	bic.w	r2, r3, #7
 8001656:	4965      	ldr	r1, [pc, #404]	; (80017ec <HAL_RCC_ClockConfig+0x1c0>)
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	4313      	orrs	r3, r2
 800165c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800165e:	4b63      	ldr	r3, [pc, #396]	; (80017ec <HAL_RCC_ClockConfig+0x1c0>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f003 0307 	and.w	r3, r3, #7
 8001666:	683a      	ldr	r2, [r7, #0]
 8001668:	429a      	cmp	r2, r3
 800166a:	d001      	beq.n	8001670 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	e0b8      	b.n	80017e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 0302 	and.w	r3, r3, #2
 8001678:	2b00      	cmp	r3, #0
 800167a:	d020      	beq.n	80016be <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f003 0304 	and.w	r3, r3, #4
 8001684:	2b00      	cmp	r3, #0
 8001686:	d005      	beq.n	8001694 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001688:	4b59      	ldr	r3, [pc, #356]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	4a58      	ldr	r2, [pc, #352]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 800168e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001692:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f003 0308 	and.w	r3, r3, #8
 800169c:	2b00      	cmp	r3, #0
 800169e:	d005      	beq.n	80016ac <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016a0:	4b53      	ldr	r3, [pc, #332]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	4a52      	ldr	r2, [pc, #328]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 80016a6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80016aa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016ac:	4b50      	ldr	r3, [pc, #320]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	689b      	ldr	r3, [r3, #8]
 80016b8:	494d      	ldr	r1, [pc, #308]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 80016ba:	4313      	orrs	r3, r2
 80016bc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f003 0301 	and.w	r3, r3, #1
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d040      	beq.n	800174c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	d107      	bne.n	80016e2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016d2:	4b47      	ldr	r3, [pc, #284]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d115      	bne.n	800170a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016de:	2301      	movs	r3, #1
 80016e0:	e07f      	b.n	80017e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d107      	bne.n	80016fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016ea:	4b41      	ldr	r3, [pc, #260]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d109      	bne.n	800170a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e073      	b.n	80017e2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016fa:	4b3d      	ldr	r3, [pc, #244]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f003 0302 	and.w	r3, r3, #2
 8001702:	2b00      	cmp	r3, #0
 8001704:	d101      	bne.n	800170a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e06b      	b.n	80017e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800170a:	4b39      	ldr	r3, [pc, #228]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	f023 0203 	bic.w	r2, r3, #3
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	4936      	ldr	r1, [pc, #216]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 8001718:	4313      	orrs	r3, r2
 800171a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800171c:	f7ff f960 	bl	80009e0 <HAL_GetTick>
 8001720:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001722:	e00a      	b.n	800173a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001724:	f7ff f95c 	bl	80009e0 <HAL_GetTick>
 8001728:	4602      	mov	r2, r0
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001732:	4293      	cmp	r3, r2
 8001734:	d901      	bls.n	800173a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001736:	2303      	movs	r3, #3
 8001738:	e053      	b.n	80017e2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800173a:	4b2d      	ldr	r3, [pc, #180]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	f003 020c 	and.w	r2, r3, #12
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	429a      	cmp	r2, r3
 800174a:	d1eb      	bne.n	8001724 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800174c:	4b27      	ldr	r3, [pc, #156]	; (80017ec <HAL_RCC_ClockConfig+0x1c0>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f003 0307 	and.w	r3, r3, #7
 8001754:	683a      	ldr	r2, [r7, #0]
 8001756:	429a      	cmp	r2, r3
 8001758:	d210      	bcs.n	800177c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800175a:	4b24      	ldr	r3, [pc, #144]	; (80017ec <HAL_RCC_ClockConfig+0x1c0>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f023 0207 	bic.w	r2, r3, #7
 8001762:	4922      	ldr	r1, [pc, #136]	; (80017ec <HAL_RCC_ClockConfig+0x1c0>)
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	4313      	orrs	r3, r2
 8001768:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800176a:	4b20      	ldr	r3, [pc, #128]	; (80017ec <HAL_RCC_ClockConfig+0x1c0>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f003 0307 	and.w	r3, r3, #7
 8001772:	683a      	ldr	r2, [r7, #0]
 8001774:	429a      	cmp	r2, r3
 8001776:	d001      	beq.n	800177c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	e032      	b.n	80017e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f003 0304 	and.w	r3, r3, #4
 8001784:	2b00      	cmp	r3, #0
 8001786:	d008      	beq.n	800179a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001788:	4b19      	ldr	r3, [pc, #100]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	68db      	ldr	r3, [r3, #12]
 8001794:	4916      	ldr	r1, [pc, #88]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 8001796:	4313      	orrs	r3, r2
 8001798:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f003 0308 	and.w	r3, r3, #8
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d009      	beq.n	80017ba <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80017a6:	4b12      	ldr	r3, [pc, #72]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	691b      	ldr	r3, [r3, #16]
 80017b2:	00db      	lsls	r3, r3, #3
 80017b4:	490e      	ldr	r1, [pc, #56]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 80017b6:	4313      	orrs	r3, r2
 80017b8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80017ba:	f000 f821 	bl	8001800 <HAL_RCC_GetSysClockFreq>
 80017be:	4602      	mov	r2, r0
 80017c0:	4b0b      	ldr	r3, [pc, #44]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	091b      	lsrs	r3, r3, #4
 80017c6:	f003 030f 	and.w	r3, r3, #15
 80017ca:	490a      	ldr	r1, [pc, #40]	; (80017f4 <HAL_RCC_ClockConfig+0x1c8>)
 80017cc:	5ccb      	ldrb	r3, [r1, r3]
 80017ce:	fa22 f303 	lsr.w	r3, r2, r3
 80017d2:	4a09      	ldr	r2, [pc, #36]	; (80017f8 <HAL_RCC_ClockConfig+0x1cc>)
 80017d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80017d6:	4b09      	ldr	r3, [pc, #36]	; (80017fc <HAL_RCC_ClockConfig+0x1d0>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4618      	mov	r0, r3
 80017dc:	f7ff f8be 	bl	800095c <HAL_InitTick>

  return HAL_OK;
 80017e0:	2300      	movs	r3, #0
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3710      	adds	r7, #16
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	40022000 	.word	0x40022000
 80017f0:	40021000 	.word	0x40021000
 80017f4:	08003514 	.word	0x08003514
 80017f8:	20000004 	.word	0x20000004
 80017fc:	20000008 	.word	0x20000008

08001800 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001800:	b480      	push	{r7}
 8001802:	b087      	sub	sp, #28
 8001804:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001806:	2300      	movs	r3, #0
 8001808:	60fb      	str	r3, [r7, #12]
 800180a:	2300      	movs	r3, #0
 800180c:	60bb      	str	r3, [r7, #8]
 800180e:	2300      	movs	r3, #0
 8001810:	617b      	str	r3, [r7, #20]
 8001812:	2300      	movs	r3, #0
 8001814:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001816:	2300      	movs	r3, #0
 8001818:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800181a:	4b1e      	ldr	r3, [pc, #120]	; (8001894 <HAL_RCC_GetSysClockFreq+0x94>)
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	f003 030c 	and.w	r3, r3, #12
 8001826:	2b04      	cmp	r3, #4
 8001828:	d002      	beq.n	8001830 <HAL_RCC_GetSysClockFreq+0x30>
 800182a:	2b08      	cmp	r3, #8
 800182c:	d003      	beq.n	8001836 <HAL_RCC_GetSysClockFreq+0x36>
 800182e:	e027      	b.n	8001880 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001830:	4b19      	ldr	r3, [pc, #100]	; (8001898 <HAL_RCC_GetSysClockFreq+0x98>)
 8001832:	613b      	str	r3, [r7, #16]
      break;
 8001834:	e027      	b.n	8001886 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	0c9b      	lsrs	r3, r3, #18
 800183a:	f003 030f 	and.w	r3, r3, #15
 800183e:	4a17      	ldr	r2, [pc, #92]	; (800189c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001840:	5cd3      	ldrb	r3, [r2, r3]
 8001842:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800184a:	2b00      	cmp	r3, #0
 800184c:	d010      	beq.n	8001870 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800184e:	4b11      	ldr	r3, [pc, #68]	; (8001894 <HAL_RCC_GetSysClockFreq+0x94>)
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	0c5b      	lsrs	r3, r3, #17
 8001854:	f003 0301 	and.w	r3, r3, #1
 8001858:	4a11      	ldr	r2, [pc, #68]	; (80018a0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800185a:	5cd3      	ldrb	r3, [r2, r3]
 800185c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4a0d      	ldr	r2, [pc, #52]	; (8001898 <HAL_RCC_GetSysClockFreq+0x98>)
 8001862:	fb03 f202 	mul.w	r2, r3, r2
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	fbb2 f3f3 	udiv	r3, r2, r3
 800186c:	617b      	str	r3, [r7, #20]
 800186e:	e004      	b.n	800187a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	4a0c      	ldr	r2, [pc, #48]	; (80018a4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001874:	fb02 f303 	mul.w	r3, r2, r3
 8001878:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800187a:	697b      	ldr	r3, [r7, #20]
 800187c:	613b      	str	r3, [r7, #16]
      break;
 800187e:	e002      	b.n	8001886 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001880:	4b05      	ldr	r3, [pc, #20]	; (8001898 <HAL_RCC_GetSysClockFreq+0x98>)
 8001882:	613b      	str	r3, [r7, #16]
      break;
 8001884:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001886:	693b      	ldr	r3, [r7, #16]
}
 8001888:	4618      	mov	r0, r3
 800188a:	371c      	adds	r7, #28
 800188c:	46bd      	mov	sp, r7
 800188e:	bc80      	pop	{r7}
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop
 8001894:	40021000 	.word	0x40021000
 8001898:	007a1200 	.word	0x007a1200
 800189c:	0800352c 	.word	0x0800352c
 80018a0:	0800353c 	.word	0x0800353c
 80018a4:	003d0900 	.word	0x003d0900

080018a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018ac:	4b02      	ldr	r3, [pc, #8]	; (80018b8 <HAL_RCC_GetHCLKFreq+0x10>)
 80018ae:	681b      	ldr	r3, [r3, #0]
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bc80      	pop	{r7}
 80018b6:	4770      	bx	lr
 80018b8:	20000004 	.word	0x20000004

080018bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80018c0:	f7ff fff2 	bl	80018a8 <HAL_RCC_GetHCLKFreq>
 80018c4:	4602      	mov	r2, r0
 80018c6:	4b05      	ldr	r3, [pc, #20]	; (80018dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	0a1b      	lsrs	r3, r3, #8
 80018cc:	f003 0307 	and.w	r3, r3, #7
 80018d0:	4903      	ldr	r1, [pc, #12]	; (80018e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80018d2:	5ccb      	ldrb	r3, [r1, r3]
 80018d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80018d8:	4618      	mov	r0, r3
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	40021000 	.word	0x40021000
 80018e0:	08003524 	.word	0x08003524

080018e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80018e8:	f7ff ffde 	bl	80018a8 <HAL_RCC_GetHCLKFreq>
 80018ec:	4602      	mov	r2, r0
 80018ee:	4b05      	ldr	r3, [pc, #20]	; (8001904 <HAL_RCC_GetPCLK2Freq+0x20>)
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	0adb      	lsrs	r3, r3, #11
 80018f4:	f003 0307 	and.w	r3, r3, #7
 80018f8:	4903      	ldr	r1, [pc, #12]	; (8001908 <HAL_RCC_GetPCLK2Freq+0x24>)
 80018fa:	5ccb      	ldrb	r3, [r1, r3]
 80018fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001900:	4618      	mov	r0, r3
 8001902:	bd80      	pop	{r7, pc}
 8001904:	40021000 	.word	0x40021000
 8001908:	08003524 	.word	0x08003524

0800190c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800190c:	b480      	push	{r7}
 800190e:	b085      	sub	sp, #20
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001914:	4b0a      	ldr	r3, [pc, #40]	; (8001940 <RCC_Delay+0x34>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a0a      	ldr	r2, [pc, #40]	; (8001944 <RCC_Delay+0x38>)
 800191a:	fba2 2303 	umull	r2, r3, r2, r3
 800191e:	0a5b      	lsrs	r3, r3, #9
 8001920:	687a      	ldr	r2, [r7, #4]
 8001922:	fb02 f303 	mul.w	r3, r2, r3
 8001926:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001928:	bf00      	nop
  }
  while (Delay --);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	1e5a      	subs	r2, r3, #1
 800192e:	60fa      	str	r2, [r7, #12]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d1f9      	bne.n	8001928 <RCC_Delay+0x1c>
}
 8001934:	bf00      	nop
 8001936:	bf00      	nop
 8001938:	3714      	adds	r7, #20
 800193a:	46bd      	mov	sp, r7
 800193c:	bc80      	pop	{r7}
 800193e:	4770      	bx	lr
 8001940:	20000004 	.word	0x20000004
 8001944:	10624dd3 	.word	0x10624dd3

08001948 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d101      	bne.n	800195a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e041      	b.n	80019de <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001960:	b2db      	uxtb	r3, r3
 8001962:	2b00      	cmp	r3, #0
 8001964:	d106      	bne.n	8001974 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2200      	movs	r2, #0
 800196a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f7fe fed8 	bl	8000724 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2202      	movs	r2, #2
 8001978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	3304      	adds	r3, #4
 8001984:	4619      	mov	r1, r3
 8001986:	4610      	mov	r0, r2
 8001988:	f000 f8f4 	bl	8001b74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2201      	movs	r2, #1
 8001990:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2201      	movs	r2, #1
 8001998:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2201      	movs	r2, #1
 80019a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2201      	movs	r2, #1
 80019a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2201      	movs	r2, #1
 80019b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2201      	movs	r2, #1
 80019b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2201      	movs	r2, #1
 80019c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2201      	movs	r2, #1
 80019c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2201      	movs	r2, #1
 80019d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2201      	movs	r2, #1
 80019d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80019dc:	2300      	movs	r3, #0
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3708      	adds	r7, #8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}

080019e6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80019e6:	b580      	push	{r7, lr}
 80019e8:	b084      	sub	sp, #16
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	6078      	str	r0, [r7, #4]
 80019ee:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80019f0:	2300      	movs	r3, #0
 80019f2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80019fa:	2b01      	cmp	r3, #1
 80019fc:	d101      	bne.n	8001a02 <HAL_TIM_ConfigClockSource+0x1c>
 80019fe:	2302      	movs	r3, #2
 8001a00:	e0b4      	b.n	8001b6c <HAL_TIM_ConfigClockSource+0x186>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2201      	movs	r2, #1
 8001a06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2202      	movs	r2, #2
 8001a0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001a1a:	68bb      	ldr	r3, [r7, #8]
 8001a1c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001a20:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001a28:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	68ba      	ldr	r2, [r7, #8]
 8001a30:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a3a:	d03e      	beq.n	8001aba <HAL_TIM_ConfigClockSource+0xd4>
 8001a3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a40:	f200 8087 	bhi.w	8001b52 <HAL_TIM_ConfigClockSource+0x16c>
 8001a44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a48:	f000 8086 	beq.w	8001b58 <HAL_TIM_ConfigClockSource+0x172>
 8001a4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a50:	d87f      	bhi.n	8001b52 <HAL_TIM_ConfigClockSource+0x16c>
 8001a52:	2b70      	cmp	r3, #112	; 0x70
 8001a54:	d01a      	beq.n	8001a8c <HAL_TIM_ConfigClockSource+0xa6>
 8001a56:	2b70      	cmp	r3, #112	; 0x70
 8001a58:	d87b      	bhi.n	8001b52 <HAL_TIM_ConfigClockSource+0x16c>
 8001a5a:	2b60      	cmp	r3, #96	; 0x60
 8001a5c:	d050      	beq.n	8001b00 <HAL_TIM_ConfigClockSource+0x11a>
 8001a5e:	2b60      	cmp	r3, #96	; 0x60
 8001a60:	d877      	bhi.n	8001b52 <HAL_TIM_ConfigClockSource+0x16c>
 8001a62:	2b50      	cmp	r3, #80	; 0x50
 8001a64:	d03c      	beq.n	8001ae0 <HAL_TIM_ConfigClockSource+0xfa>
 8001a66:	2b50      	cmp	r3, #80	; 0x50
 8001a68:	d873      	bhi.n	8001b52 <HAL_TIM_ConfigClockSource+0x16c>
 8001a6a:	2b40      	cmp	r3, #64	; 0x40
 8001a6c:	d058      	beq.n	8001b20 <HAL_TIM_ConfigClockSource+0x13a>
 8001a6e:	2b40      	cmp	r3, #64	; 0x40
 8001a70:	d86f      	bhi.n	8001b52 <HAL_TIM_ConfigClockSource+0x16c>
 8001a72:	2b30      	cmp	r3, #48	; 0x30
 8001a74:	d064      	beq.n	8001b40 <HAL_TIM_ConfigClockSource+0x15a>
 8001a76:	2b30      	cmp	r3, #48	; 0x30
 8001a78:	d86b      	bhi.n	8001b52 <HAL_TIM_ConfigClockSource+0x16c>
 8001a7a:	2b20      	cmp	r3, #32
 8001a7c:	d060      	beq.n	8001b40 <HAL_TIM_ConfigClockSource+0x15a>
 8001a7e:	2b20      	cmp	r3, #32
 8001a80:	d867      	bhi.n	8001b52 <HAL_TIM_ConfigClockSource+0x16c>
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d05c      	beq.n	8001b40 <HAL_TIM_ConfigClockSource+0x15a>
 8001a86:	2b10      	cmp	r3, #16
 8001a88:	d05a      	beq.n	8001b40 <HAL_TIM_ConfigClockSource+0x15a>
 8001a8a:	e062      	b.n	8001b52 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001a9c:	f000 f943 	bl	8001d26 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001aae:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	68ba      	ldr	r2, [r7, #8]
 8001ab6:	609a      	str	r2, [r3, #8]
      break;
 8001ab8:	e04f      	b.n	8001b5a <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001aca:	f000 f92c 	bl	8001d26 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	689a      	ldr	r2, [r3, #8]
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001adc:	609a      	str	r2, [r3, #8]
      break;
 8001ade:	e03c      	b.n	8001b5a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001aec:	461a      	mov	r2, r3
 8001aee:	f000 f8a3 	bl	8001c38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2150      	movs	r1, #80	; 0x50
 8001af8:	4618      	mov	r0, r3
 8001afa:	f000 f8fa 	bl	8001cf2 <TIM_ITRx_SetConfig>
      break;
 8001afe:	e02c      	b.n	8001b5a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	f000 f8c1 	bl	8001c94 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	2160      	movs	r1, #96	; 0x60
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f000 f8ea 	bl	8001cf2 <TIM_ITRx_SetConfig>
      break;
 8001b1e:	e01c      	b.n	8001b5a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b2c:	461a      	mov	r2, r3
 8001b2e:	f000 f883 	bl	8001c38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	2140      	movs	r1, #64	; 0x40
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f000 f8da 	bl	8001cf2 <TIM_ITRx_SetConfig>
      break;
 8001b3e:	e00c      	b.n	8001b5a <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681a      	ldr	r2, [r3, #0]
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4619      	mov	r1, r3
 8001b4a:	4610      	mov	r0, r2
 8001b4c:	f000 f8d1 	bl	8001cf2 <TIM_ITRx_SetConfig>
      break;
 8001b50:	e003      	b.n	8001b5a <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	73fb      	strb	r3, [r7, #15]
      break;
 8001b56:	e000      	b.n	8001b5a <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001b58:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2200      	movs	r2, #0
 8001b66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8001b6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3710      	adds	r7, #16
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}

08001b74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b085      	sub	sp, #20
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	4a29      	ldr	r2, [pc, #164]	; (8001c2c <TIM_Base_SetConfig+0xb8>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d00b      	beq.n	8001ba4 <TIM_Base_SetConfig+0x30>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b92:	d007      	beq.n	8001ba4 <TIM_Base_SetConfig+0x30>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	4a26      	ldr	r2, [pc, #152]	; (8001c30 <TIM_Base_SetConfig+0xbc>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d003      	beq.n	8001ba4 <TIM_Base_SetConfig+0x30>
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	4a25      	ldr	r2, [pc, #148]	; (8001c34 <TIM_Base_SetConfig+0xc0>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d108      	bne.n	8001bb6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001baa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	68fa      	ldr	r2, [r7, #12]
 8001bb2:	4313      	orrs	r3, r2
 8001bb4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4a1c      	ldr	r2, [pc, #112]	; (8001c2c <TIM_Base_SetConfig+0xb8>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d00b      	beq.n	8001bd6 <TIM_Base_SetConfig+0x62>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bc4:	d007      	beq.n	8001bd6 <TIM_Base_SetConfig+0x62>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4a19      	ldr	r2, [pc, #100]	; (8001c30 <TIM_Base_SetConfig+0xbc>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d003      	beq.n	8001bd6 <TIM_Base_SetConfig+0x62>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4a18      	ldr	r2, [pc, #96]	; (8001c34 <TIM_Base_SetConfig+0xc0>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d108      	bne.n	8001be8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001bdc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	68db      	ldr	r3, [r3, #12]
 8001be2:	68fa      	ldr	r2, [r7, #12]
 8001be4:	4313      	orrs	r3, r2
 8001be6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	695b      	ldr	r3, [r3, #20]
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	68fa      	ldr	r2, [r7, #12]
 8001bfa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	689a      	ldr	r2, [r3, #8]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	4a07      	ldr	r2, [pc, #28]	; (8001c2c <TIM_Base_SetConfig+0xb8>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d103      	bne.n	8001c1c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	691a      	ldr	r2, [r3, #16]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2201      	movs	r2, #1
 8001c20:	615a      	str	r2, [r3, #20]
}
 8001c22:	bf00      	nop
 8001c24:	3714      	adds	r7, #20
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bc80      	pop	{r7}
 8001c2a:	4770      	bx	lr
 8001c2c:	40012c00 	.word	0x40012c00
 8001c30:	40000400 	.word	0x40000400
 8001c34:	40000800 	.word	0x40000800

08001c38 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b087      	sub	sp, #28
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	6a1b      	ldr	r3, [r3, #32]
 8001c48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	6a1b      	ldr	r3, [r3, #32]
 8001c4e:	f023 0201 	bic.w	r2, r3, #1
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	699b      	ldr	r3, [r3, #24]
 8001c5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	011b      	lsls	r3, r3, #4
 8001c68:	693a      	ldr	r2, [r7, #16]
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	f023 030a 	bic.w	r3, r3, #10
 8001c74:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001c76:	697a      	ldr	r2, [r7, #20]
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	693a      	ldr	r2, [r7, #16]
 8001c82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	697a      	ldr	r2, [r7, #20]
 8001c88:	621a      	str	r2, [r3, #32]
}
 8001c8a:	bf00      	nop
 8001c8c:	371c      	adds	r7, #28
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bc80      	pop	{r7}
 8001c92:	4770      	bx	lr

08001c94 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b087      	sub	sp, #28
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	60f8      	str	r0, [r7, #12]
 8001c9c:	60b9      	str	r1, [r7, #8]
 8001c9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	6a1b      	ldr	r3, [r3, #32]
 8001ca4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	6a1b      	ldr	r3, [r3, #32]
 8001caa:	f023 0210 	bic.w	r2, r3, #16
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	699b      	ldr	r3, [r3, #24]
 8001cb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001cbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	031b      	lsls	r3, r3, #12
 8001cc4:	693a      	ldr	r2, [r7, #16]
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001cd0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	011b      	lsls	r3, r3, #4
 8001cd6:	697a      	ldr	r2, [r7, #20]
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	693a      	ldr	r2, [r7, #16]
 8001ce0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	697a      	ldr	r2, [r7, #20]
 8001ce6:	621a      	str	r2, [r3, #32]
}
 8001ce8:	bf00      	nop
 8001cea:	371c      	adds	r7, #28
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bc80      	pop	{r7}
 8001cf0:	4770      	bx	lr

08001cf2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001cf2:	b480      	push	{r7}
 8001cf4:	b085      	sub	sp, #20
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	6078      	str	r0, [r7, #4]
 8001cfa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d08:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001d0a:	683a      	ldr	r2, [r7, #0]
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	f043 0307 	orr.w	r3, r3, #7
 8001d14:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	68fa      	ldr	r2, [r7, #12]
 8001d1a:	609a      	str	r2, [r3, #8]
}
 8001d1c:	bf00      	nop
 8001d1e:	3714      	adds	r7, #20
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bc80      	pop	{r7}
 8001d24:	4770      	bx	lr

08001d26 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001d26:	b480      	push	{r7}
 8001d28:	b087      	sub	sp, #28
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	60f8      	str	r0, [r7, #12]
 8001d2e:	60b9      	str	r1, [r7, #8]
 8001d30:	607a      	str	r2, [r7, #4]
 8001d32:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001d40:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	021a      	lsls	r2, r3, #8
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	431a      	orrs	r2, r3
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	697a      	ldr	r2, [r7, #20]
 8001d50:	4313      	orrs	r3, r2
 8001d52:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	697a      	ldr	r2, [r7, #20]
 8001d58:	609a      	str	r2, [r3, #8]
}
 8001d5a:	bf00      	nop
 8001d5c:	371c      	adds	r7, #28
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bc80      	pop	{r7}
 8001d62:	4770      	bx	lr

08001d64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b085      	sub	sp, #20
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	d101      	bne.n	8001d7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001d78:	2302      	movs	r3, #2
 8001d7a:	e046      	b.n	8001e0a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2201      	movs	r2, #1
 8001d80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2202      	movs	r2, #2
 8001d88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001da2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	68fa      	ldr	r2, [r7, #12]
 8001daa:	4313      	orrs	r3, r2
 8001dac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	68fa      	ldr	r2, [r7, #12]
 8001db4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a16      	ldr	r2, [pc, #88]	; (8001e14 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d00e      	beq.n	8001dde <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001dc8:	d009      	beq.n	8001dde <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a12      	ldr	r2, [pc, #72]	; (8001e18 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d004      	beq.n	8001dde <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a10      	ldr	r2, [pc, #64]	; (8001e1c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d10c      	bne.n	8001df8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001de4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	68ba      	ldr	r2, [r7, #8]
 8001dec:	4313      	orrs	r3, r2
 8001dee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	68ba      	ldr	r2, [r7, #8]
 8001df6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2200      	movs	r2, #0
 8001e04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001e08:	2300      	movs	r3, #0
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3714      	adds	r7, #20
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bc80      	pop	{r7}
 8001e12:	4770      	bx	lr
 8001e14:	40012c00 	.word	0x40012c00
 8001e18:	40000400 	.word	0x40000400
 8001e1c:	40000800 	.word	0x40000800

08001e20 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d101      	bne.n	8001e32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e042      	b.n	8001eb8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d106      	bne.n	8001e4c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2200      	movs	r2, #0
 8001e42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f7fe fc8a 	bl	8000760 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2224      	movs	r2, #36	; 0x24
 8001e50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	68da      	ldr	r2, [r3, #12]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e62:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e64:	6878      	ldr	r0, [r7, #4]
 8001e66:	f000 fdc5 	bl	80029f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	691a      	ldr	r2, [r3, #16]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e78:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	695a      	ldr	r2, [r3, #20]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e88:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	68da      	ldr	r2, [r3, #12]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e98:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2220      	movs	r2, #32
 8001ea4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2220      	movs	r2, #32
 8001eac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001eb6:	2300      	movs	r3, #0
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3708      	adds	r7, #8
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b08a      	sub	sp, #40	; 0x28
 8001ec4:	af02      	add	r7, sp, #8
 8001ec6:	60f8      	str	r0, [r7, #12]
 8001ec8:	60b9      	str	r1, [r7, #8]
 8001eca:	603b      	str	r3, [r7, #0]
 8001ecc:	4613      	mov	r3, r2
 8001ece:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001eda:	b2db      	uxtb	r3, r3
 8001edc:	2b20      	cmp	r3, #32
 8001ede:	d16d      	bne.n	8001fbc <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d002      	beq.n	8001eec <HAL_UART_Transmit+0x2c>
 8001ee6:	88fb      	ldrh	r3, [r7, #6]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d101      	bne.n	8001ef0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	e066      	b.n	8001fbe <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	2221      	movs	r2, #33	; 0x21
 8001efa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001efe:	f7fe fd6f 	bl	80009e0 <HAL_GetTick>
 8001f02:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	88fa      	ldrh	r2, [r7, #6]
 8001f08:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	88fa      	ldrh	r2, [r7, #6]
 8001f0e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f18:	d108      	bne.n	8001f2c <HAL_UART_Transmit+0x6c>
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	691b      	ldr	r3, [r3, #16]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d104      	bne.n	8001f2c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001f22:	2300      	movs	r3, #0
 8001f24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	61bb      	str	r3, [r7, #24]
 8001f2a:	e003      	b.n	8001f34 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001f30:	2300      	movs	r3, #0
 8001f32:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001f34:	e02a      	b.n	8001f8c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	9300      	str	r3, [sp, #0]
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	2180      	movs	r1, #128	; 0x80
 8001f40:	68f8      	ldr	r0, [r7, #12]
 8001f42:	f000 fb14 	bl	800256e <UART_WaitOnFlagUntilTimeout>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d001      	beq.n	8001f50 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	e036      	b.n	8001fbe <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d10b      	bne.n	8001f6e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001f56:	69bb      	ldr	r3, [r7, #24]
 8001f58:	881b      	ldrh	r3, [r3, #0]
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f64:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001f66:	69bb      	ldr	r3, [r7, #24]
 8001f68:	3302      	adds	r3, #2
 8001f6a:	61bb      	str	r3, [r7, #24]
 8001f6c:	e007      	b.n	8001f7e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	781a      	ldrb	r2, [r3, #0]
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001f78:	69fb      	ldr	r3, [r7, #28]
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f82:	b29b      	uxth	r3, r3
 8001f84:	3b01      	subs	r3, #1
 8001f86:	b29a      	uxth	r2, r3
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f90:	b29b      	uxth	r3, r3
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d1cf      	bne.n	8001f36 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	9300      	str	r3, [sp, #0]
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	2140      	movs	r1, #64	; 0x40
 8001fa0:	68f8      	ldr	r0, [r7, #12]
 8001fa2:	f000 fae4 	bl	800256e <UART_WaitOnFlagUntilTimeout>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d001      	beq.n	8001fb0 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8001fac:	2303      	movs	r3, #3
 8001fae:	e006      	b.n	8001fbe <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	2220      	movs	r2, #32
 8001fb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	e000      	b.n	8001fbe <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8001fbc:	2302      	movs	r3, #2
  }
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3720      	adds	r7, #32
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}

08001fc6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001fc6:	b580      	push	{r7, lr}
 8001fc8:	b084      	sub	sp, #16
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	60f8      	str	r0, [r7, #12]
 8001fce:	60b9      	str	r1, [r7, #8]
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001fda:	b2db      	uxtb	r3, r3
 8001fdc:	2b20      	cmp	r3, #32
 8001fde:	d112      	bne.n	8002006 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d002      	beq.n	8001fec <HAL_UART_Receive_IT+0x26>
 8001fe6:	88fb      	ldrh	r3, [r7, #6]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d101      	bne.n	8001ff0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	e00b      	b.n	8002008 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8001ff6:	88fb      	ldrh	r3, [r7, #6]
 8001ff8:	461a      	mov	r2, r3
 8001ffa:	68b9      	ldr	r1, [r7, #8]
 8001ffc:	68f8      	ldr	r0, [r7, #12]
 8001ffe:	f000 fb24 	bl	800264a <UART_Start_Receive_IT>
 8002002:	4603      	mov	r3, r0
 8002004:	e000      	b.n	8002008 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002006:	2302      	movs	r3, #2
  }
}
 8002008:	4618      	mov	r0, r3
 800200a:	3710      	adds	r7, #16
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}

08002010 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b0ba      	sub	sp, #232	; 0xe8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	695b      	ldr	r3, [r3, #20]
 8002032:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002036:	2300      	movs	r3, #0
 8002038:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800203c:	2300      	movs	r3, #0
 800203e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002042:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002046:	f003 030f 	and.w	r3, r3, #15
 800204a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800204e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002052:	2b00      	cmp	r3, #0
 8002054:	d10f      	bne.n	8002076 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002056:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800205a:	f003 0320 	and.w	r3, r3, #32
 800205e:	2b00      	cmp	r3, #0
 8002060:	d009      	beq.n	8002076 <HAL_UART_IRQHandler+0x66>
 8002062:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002066:	f003 0320 	and.w	r3, r3, #32
 800206a:	2b00      	cmp	r3, #0
 800206c:	d003      	beq.n	8002076 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f000 fc01 	bl	8002876 <UART_Receive_IT>
      return;
 8002074:	e25b      	b.n	800252e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002076:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800207a:	2b00      	cmp	r3, #0
 800207c:	f000 80de 	beq.w	800223c <HAL_UART_IRQHandler+0x22c>
 8002080:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002084:	f003 0301 	and.w	r3, r3, #1
 8002088:	2b00      	cmp	r3, #0
 800208a:	d106      	bne.n	800209a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800208c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002090:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002094:	2b00      	cmp	r3, #0
 8002096:	f000 80d1 	beq.w	800223c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800209a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800209e:	f003 0301 	and.w	r3, r3, #1
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d00b      	beq.n	80020be <HAL_UART_IRQHandler+0xae>
 80020a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80020aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d005      	beq.n	80020be <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020b6:	f043 0201 	orr.w	r2, r3, #1
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80020be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80020c2:	f003 0304 	and.w	r3, r3, #4
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d00b      	beq.n	80020e2 <HAL_UART_IRQHandler+0xd2>
 80020ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80020ce:	f003 0301 	and.w	r3, r3, #1
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d005      	beq.n	80020e2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020da:	f043 0202 	orr.w	r2, r3, #2
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80020e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80020e6:	f003 0302 	and.w	r3, r3, #2
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d00b      	beq.n	8002106 <HAL_UART_IRQHandler+0xf6>
 80020ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80020f2:	f003 0301 	and.w	r3, r3, #1
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d005      	beq.n	8002106 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020fe:	f043 0204 	orr.w	r2, r3, #4
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002106:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800210a:	f003 0308 	and.w	r3, r3, #8
 800210e:	2b00      	cmp	r3, #0
 8002110:	d011      	beq.n	8002136 <HAL_UART_IRQHandler+0x126>
 8002112:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002116:	f003 0320 	and.w	r3, r3, #32
 800211a:	2b00      	cmp	r3, #0
 800211c:	d105      	bne.n	800212a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800211e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002122:	f003 0301 	and.w	r3, r3, #1
 8002126:	2b00      	cmp	r3, #0
 8002128:	d005      	beq.n	8002136 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800212e:	f043 0208 	orr.w	r2, r3, #8
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800213a:	2b00      	cmp	r3, #0
 800213c:	f000 81f2 	beq.w	8002524 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002140:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002144:	f003 0320 	and.w	r3, r3, #32
 8002148:	2b00      	cmp	r3, #0
 800214a:	d008      	beq.n	800215e <HAL_UART_IRQHandler+0x14e>
 800214c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002150:	f003 0320 	and.w	r3, r3, #32
 8002154:	2b00      	cmp	r3, #0
 8002156:	d002      	beq.n	800215e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002158:	6878      	ldr	r0, [r7, #4]
 800215a:	f000 fb8c 	bl	8002876 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	695b      	ldr	r3, [r3, #20]
 8002164:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002168:	2b00      	cmp	r3, #0
 800216a:	bf14      	ite	ne
 800216c:	2301      	movne	r3, #1
 800216e:	2300      	moveq	r3, #0
 8002170:	b2db      	uxtb	r3, r3
 8002172:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800217a:	f003 0308 	and.w	r3, r3, #8
 800217e:	2b00      	cmp	r3, #0
 8002180:	d103      	bne.n	800218a <HAL_UART_IRQHandler+0x17a>
 8002182:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002186:	2b00      	cmp	r3, #0
 8002188:	d04f      	beq.n	800222a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f000 fa96 	bl	80026bc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	695b      	ldr	r3, [r3, #20]
 8002196:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800219a:	2b00      	cmp	r3, #0
 800219c:	d041      	beq.n	8002222 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	3314      	adds	r3, #20
 80021a4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80021ac:	e853 3f00 	ldrex	r3, [r3]
 80021b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80021b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80021b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80021bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	3314      	adds	r3, #20
 80021c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80021ca:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80021ce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80021d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80021da:	e841 2300 	strex	r3, r2, [r1]
 80021de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80021e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d1d9      	bne.n	800219e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d013      	beq.n	800221a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021f6:	4a7e      	ldr	r2, [pc, #504]	; (80023f0 <HAL_UART_IRQHandler+0x3e0>)
 80021f8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021fe:	4618      	mov	r0, r3
 8002200:	f7fe fd64 	bl	8000ccc <HAL_DMA_Abort_IT>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d016      	beq.n	8002238 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800220e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002210:	687a      	ldr	r2, [r7, #4]
 8002212:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002214:	4610      	mov	r0, r2
 8002216:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002218:	e00e      	b.n	8002238 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800221a:	6878      	ldr	r0, [r7, #4]
 800221c:	f000 f993 	bl	8002546 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002220:	e00a      	b.n	8002238 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	f000 f98f 	bl	8002546 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002228:	e006      	b.n	8002238 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f000 f98b 	bl	8002546 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2200      	movs	r2, #0
 8002234:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8002236:	e175      	b.n	8002524 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002238:	bf00      	nop
    return;
 800223a:	e173      	b.n	8002524 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002240:	2b01      	cmp	r3, #1
 8002242:	f040 814f 	bne.w	80024e4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002246:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800224a:	f003 0310 	and.w	r3, r3, #16
 800224e:	2b00      	cmp	r3, #0
 8002250:	f000 8148 	beq.w	80024e4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002254:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002258:	f003 0310 	and.w	r3, r3, #16
 800225c:	2b00      	cmp	r3, #0
 800225e:	f000 8141 	beq.w	80024e4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002262:	2300      	movs	r3, #0
 8002264:	60bb      	str	r3, [r7, #8]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	60bb      	str	r3, [r7, #8]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	60bb      	str	r3, [r7, #8]
 8002276:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	695b      	ldr	r3, [r3, #20]
 800227e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002282:	2b00      	cmp	r3, #0
 8002284:	f000 80b6 	beq.w	80023f4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002294:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002298:	2b00      	cmp	r3, #0
 800229a:	f000 8145 	beq.w	8002528 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80022a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80022a6:	429a      	cmp	r2, r3
 80022a8:	f080 813e 	bcs.w	8002528 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80022b2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022b8:	699b      	ldr	r3, [r3, #24]
 80022ba:	2b20      	cmp	r3, #32
 80022bc:	f000 8088 	beq.w	80023d0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	330c      	adds	r3, #12
 80022c6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022ca:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80022ce:	e853 3f00 	ldrex	r3, [r3]
 80022d2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80022d6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80022da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80022de:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	330c      	adds	r3, #12
 80022e8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80022ec:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80022f0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022f4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80022f8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80022fc:	e841 2300 	strex	r3, r2, [r1]
 8002300:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002304:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002308:	2b00      	cmp	r3, #0
 800230a:	d1d9      	bne.n	80022c0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	3314      	adds	r3, #20
 8002312:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002314:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002316:	e853 3f00 	ldrex	r3, [r3]
 800231a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800231c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800231e:	f023 0301 	bic.w	r3, r3, #1
 8002322:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	3314      	adds	r3, #20
 800232c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002330:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002334:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002336:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002338:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800233c:	e841 2300 	strex	r3, r2, [r1]
 8002340:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002342:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002344:	2b00      	cmp	r3, #0
 8002346:	d1e1      	bne.n	800230c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	3314      	adds	r3, #20
 800234e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002350:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002352:	e853 3f00 	ldrex	r3, [r3]
 8002356:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002358:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800235a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800235e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	3314      	adds	r3, #20
 8002368:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800236c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800236e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002370:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002372:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002374:	e841 2300 	strex	r3, r2, [r1]
 8002378:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800237a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800237c:	2b00      	cmp	r3, #0
 800237e:	d1e3      	bne.n	8002348 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2220      	movs	r2, #32
 8002384:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	330c      	adds	r3, #12
 8002394:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002396:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002398:	e853 3f00 	ldrex	r3, [r3]
 800239c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800239e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023a0:	f023 0310 	bic.w	r3, r3, #16
 80023a4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	330c      	adds	r3, #12
 80023ae:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80023b2:	65ba      	str	r2, [r7, #88]	; 0x58
 80023b4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023b6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80023b8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80023ba:	e841 2300 	strex	r3, r2, [r1]
 80023be:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80023c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d1e3      	bne.n	800238e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7fe fc43 	bl	8000c56 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2202      	movs	r2, #2
 80023d4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80023de:	b29b      	uxth	r3, r3
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	b29b      	uxth	r3, r3
 80023e4:	4619      	mov	r1, r3
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f000 f8b6 	bl	8002558 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80023ec:	e09c      	b.n	8002528 <HAL_UART_IRQHandler+0x518>
 80023ee:	bf00      	nop
 80023f0:	08002781 	.word	0x08002781
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80023fc:	b29b      	uxth	r3, r3
 80023fe:	1ad3      	subs	r3, r2, r3
 8002400:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002408:	b29b      	uxth	r3, r3
 800240a:	2b00      	cmp	r3, #0
 800240c:	f000 808e 	beq.w	800252c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002410:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002414:	2b00      	cmp	r3, #0
 8002416:	f000 8089 	beq.w	800252c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	330c      	adds	r3, #12
 8002420:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002422:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002424:	e853 3f00 	ldrex	r3, [r3]
 8002428:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800242a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800242c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002430:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	330c      	adds	r3, #12
 800243a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800243e:	647a      	str	r2, [r7, #68]	; 0x44
 8002440:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002442:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002444:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002446:	e841 2300 	strex	r3, r2, [r1]
 800244a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800244c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800244e:	2b00      	cmp	r3, #0
 8002450:	d1e3      	bne.n	800241a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	3314      	adds	r3, #20
 8002458:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800245a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800245c:	e853 3f00 	ldrex	r3, [r3]
 8002460:	623b      	str	r3, [r7, #32]
   return(result);
 8002462:	6a3b      	ldr	r3, [r7, #32]
 8002464:	f023 0301 	bic.w	r3, r3, #1
 8002468:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	3314      	adds	r3, #20
 8002472:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002476:	633a      	str	r2, [r7, #48]	; 0x30
 8002478:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800247a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800247c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800247e:	e841 2300 	strex	r3, r2, [r1]
 8002482:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002486:	2b00      	cmp	r3, #0
 8002488:	d1e3      	bne.n	8002452 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2220      	movs	r2, #32
 800248e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2200      	movs	r2, #0
 8002496:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	330c      	adds	r3, #12
 800249e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	e853 3f00 	ldrex	r3, [r3]
 80024a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	f023 0310 	bic.w	r3, r3, #16
 80024ae:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	330c      	adds	r3, #12
 80024b8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80024bc:	61fa      	str	r2, [r7, #28]
 80024be:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024c0:	69b9      	ldr	r1, [r7, #24]
 80024c2:	69fa      	ldr	r2, [r7, #28]
 80024c4:	e841 2300 	strex	r3, r2, [r1]
 80024c8:	617b      	str	r3, [r7, #20]
   return(result);
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d1e3      	bne.n	8002498 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2202      	movs	r2, #2
 80024d4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80024d6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80024da:	4619      	mov	r1, r3
 80024dc:	6878      	ldr	r0, [r7, #4]
 80024de:	f000 f83b 	bl	8002558 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80024e2:	e023      	b.n	800252c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80024e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80024e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d009      	beq.n	8002504 <HAL_UART_IRQHandler+0x4f4>
 80024f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80024f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d003      	beq.n	8002504 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	f000 f953 	bl	80027a8 <UART_Transmit_IT>
    return;
 8002502:	e014      	b.n	800252e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002504:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002508:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800250c:	2b00      	cmp	r3, #0
 800250e:	d00e      	beq.n	800252e <HAL_UART_IRQHandler+0x51e>
 8002510:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002514:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002518:	2b00      	cmp	r3, #0
 800251a:	d008      	beq.n	800252e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f000 f992 	bl	8002846 <UART_EndTransmit_IT>
    return;
 8002522:	e004      	b.n	800252e <HAL_UART_IRQHandler+0x51e>
    return;
 8002524:	bf00      	nop
 8002526:	e002      	b.n	800252e <HAL_UART_IRQHandler+0x51e>
      return;
 8002528:	bf00      	nop
 800252a:	e000      	b.n	800252e <HAL_UART_IRQHandler+0x51e>
      return;
 800252c:	bf00      	nop
  }
}
 800252e:	37e8      	adds	r7, #232	; 0xe8
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}

08002534 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002534:	b480      	push	{r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800253c:	bf00      	nop
 800253e:	370c      	adds	r7, #12
 8002540:	46bd      	mov	sp, r7
 8002542:	bc80      	pop	{r7}
 8002544:	4770      	bx	lr

08002546 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002546:	b480      	push	{r7}
 8002548:	b083      	sub	sp, #12
 800254a:	af00      	add	r7, sp, #0
 800254c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800254e:	bf00      	nop
 8002550:	370c      	adds	r7, #12
 8002552:	46bd      	mov	sp, r7
 8002554:	bc80      	pop	{r7}
 8002556:	4770      	bx	lr

08002558 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	460b      	mov	r3, r1
 8002562:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002564:	bf00      	nop
 8002566:	370c      	adds	r7, #12
 8002568:	46bd      	mov	sp, r7
 800256a:	bc80      	pop	{r7}
 800256c:	4770      	bx	lr

0800256e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800256e:	b580      	push	{r7, lr}
 8002570:	b090      	sub	sp, #64	; 0x40
 8002572:	af00      	add	r7, sp, #0
 8002574:	60f8      	str	r0, [r7, #12]
 8002576:	60b9      	str	r1, [r7, #8]
 8002578:	603b      	str	r3, [r7, #0]
 800257a:	4613      	mov	r3, r2
 800257c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800257e:	e050      	b.n	8002622 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002580:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002586:	d04c      	beq.n	8002622 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002588:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800258a:	2b00      	cmp	r3, #0
 800258c:	d007      	beq.n	800259e <UART_WaitOnFlagUntilTimeout+0x30>
 800258e:	f7fe fa27 	bl	80009e0 <HAL_GetTick>
 8002592:	4602      	mov	r2, r0
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	1ad3      	subs	r3, r2, r3
 8002598:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800259a:	429a      	cmp	r2, r3
 800259c:	d241      	bcs.n	8002622 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	330c      	adds	r3, #12
 80025a4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025a8:	e853 3f00 	ldrex	r3, [r3]
 80025ac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80025ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80025b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	330c      	adds	r3, #12
 80025bc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80025be:	637a      	str	r2, [r7, #52]	; 0x34
 80025c0:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025c2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80025c4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80025c6:	e841 2300 	strex	r3, r2, [r1]
 80025ca:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80025cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d1e5      	bne.n	800259e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	3314      	adds	r3, #20
 80025d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025da:	697b      	ldr	r3, [r7, #20]
 80025dc:	e853 3f00 	ldrex	r3, [r3]
 80025e0:	613b      	str	r3, [r7, #16]
   return(result);
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	f023 0301 	bic.w	r3, r3, #1
 80025e8:	63bb      	str	r3, [r7, #56]	; 0x38
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	3314      	adds	r3, #20
 80025f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80025f2:	623a      	str	r2, [r7, #32]
 80025f4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025f6:	69f9      	ldr	r1, [r7, #28]
 80025f8:	6a3a      	ldr	r2, [r7, #32]
 80025fa:	e841 2300 	strex	r3, r2, [r1]
 80025fe:	61bb      	str	r3, [r7, #24]
   return(result);
 8002600:	69bb      	ldr	r3, [r7, #24]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d1e5      	bne.n	80025d2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2220      	movs	r2, #32
 800260a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	2220      	movs	r2, #32
 8002612:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2200      	movs	r2, #0
 800261a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800261e:	2303      	movs	r3, #3
 8002620:	e00f      	b.n	8002642 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	4013      	ands	r3, r2
 800262c:	68ba      	ldr	r2, [r7, #8]
 800262e:	429a      	cmp	r2, r3
 8002630:	bf0c      	ite	eq
 8002632:	2301      	moveq	r3, #1
 8002634:	2300      	movne	r3, #0
 8002636:	b2db      	uxtb	r3, r3
 8002638:	461a      	mov	r2, r3
 800263a:	79fb      	ldrb	r3, [r7, #7]
 800263c:	429a      	cmp	r2, r3
 800263e:	d09f      	beq.n	8002580 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002640:	2300      	movs	r3, #0
}
 8002642:	4618      	mov	r0, r3
 8002644:	3740      	adds	r7, #64	; 0x40
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}

0800264a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800264a:	b480      	push	{r7}
 800264c:	b085      	sub	sp, #20
 800264e:	af00      	add	r7, sp, #0
 8002650:	60f8      	str	r0, [r7, #12]
 8002652:	60b9      	str	r1, [r7, #8]
 8002654:	4613      	mov	r3, r2
 8002656:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	68ba      	ldr	r2, [r7, #8]
 800265c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	88fa      	ldrh	r2, [r7, #6]
 8002662:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	88fa      	ldrh	r2, [r7, #6]
 8002668:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2200      	movs	r2, #0
 800266e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	2222      	movs	r2, #34	; 0x22
 8002674:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	691b      	ldr	r3, [r3, #16]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d007      	beq.n	8002690 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	68da      	ldr	r2, [r3, #12]
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800268e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	695a      	ldr	r2, [r3, #20]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f042 0201 	orr.w	r2, r2, #1
 800269e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	68da      	ldr	r2, [r3, #12]
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f042 0220 	orr.w	r2, r2, #32
 80026ae:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80026b0:	2300      	movs	r3, #0
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3714      	adds	r7, #20
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bc80      	pop	{r7}
 80026ba:	4770      	bx	lr

080026bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80026bc:	b480      	push	{r7}
 80026be:	b095      	sub	sp, #84	; 0x54
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	330c      	adds	r3, #12
 80026ca:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026ce:	e853 3f00 	ldrex	r3, [r3]
 80026d2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80026d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026d6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80026da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	330c      	adds	r3, #12
 80026e2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80026e4:	643a      	str	r2, [r7, #64]	; 0x40
 80026e6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026e8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80026ea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80026ec:	e841 2300 	strex	r3, r2, [r1]
 80026f0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80026f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d1e5      	bne.n	80026c4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	3314      	adds	r3, #20
 80026fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002700:	6a3b      	ldr	r3, [r7, #32]
 8002702:	e853 3f00 	ldrex	r3, [r3]
 8002706:	61fb      	str	r3, [r7, #28]
   return(result);
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	f023 0301 	bic.w	r3, r3, #1
 800270e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	3314      	adds	r3, #20
 8002716:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002718:	62fa      	str	r2, [r7, #44]	; 0x2c
 800271a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800271c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800271e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002720:	e841 2300 	strex	r3, r2, [r1]
 8002724:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002728:	2b00      	cmp	r3, #0
 800272a:	d1e5      	bne.n	80026f8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002730:	2b01      	cmp	r3, #1
 8002732:	d119      	bne.n	8002768 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	330c      	adds	r3, #12
 800273a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	e853 3f00 	ldrex	r3, [r3]
 8002742:	60bb      	str	r3, [r7, #8]
   return(result);
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	f023 0310 	bic.w	r3, r3, #16
 800274a:	647b      	str	r3, [r7, #68]	; 0x44
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	330c      	adds	r3, #12
 8002752:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002754:	61ba      	str	r2, [r7, #24]
 8002756:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002758:	6979      	ldr	r1, [r7, #20]
 800275a:	69ba      	ldr	r2, [r7, #24]
 800275c:	e841 2300 	strex	r3, r2, [r1]
 8002760:	613b      	str	r3, [r7, #16]
   return(result);
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d1e5      	bne.n	8002734 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2220      	movs	r2, #32
 800276c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2200      	movs	r2, #0
 8002774:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002776:	bf00      	nop
 8002778:	3754      	adds	r7, #84	; 0x54
 800277a:	46bd      	mov	sp, r7
 800277c:	bc80      	pop	{r7}
 800277e:	4770      	bx	lr

08002780 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b084      	sub	sp, #16
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800278c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2200      	movs	r2, #0
 8002792:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2200      	movs	r2, #0
 8002798:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800279a:	68f8      	ldr	r0, [r7, #12]
 800279c:	f7ff fed3 	bl	8002546 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80027a0:	bf00      	nop
 80027a2:	3710      	adds	r7, #16
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}

080027a8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b085      	sub	sp, #20
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	2b21      	cmp	r3, #33	; 0x21
 80027ba:	d13e      	bne.n	800283a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027c4:	d114      	bne.n	80027f0 <UART_Transmit_IT+0x48>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	691b      	ldr	r3, [r3, #16]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d110      	bne.n	80027f0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6a1b      	ldr	r3, [r3, #32]
 80027d2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	881b      	ldrh	r3, [r3, #0]
 80027d8:	461a      	mov	r2, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80027e2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6a1b      	ldr	r3, [r3, #32]
 80027e8:	1c9a      	adds	r2, r3, #2
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	621a      	str	r2, [r3, #32]
 80027ee:	e008      	b.n	8002802 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6a1b      	ldr	r3, [r3, #32]
 80027f4:	1c59      	adds	r1, r3, #1
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	6211      	str	r1, [r2, #32]
 80027fa:	781a      	ldrb	r2, [r3, #0]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002806:	b29b      	uxth	r3, r3
 8002808:	3b01      	subs	r3, #1
 800280a:	b29b      	uxth	r3, r3
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	4619      	mov	r1, r3
 8002810:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002812:	2b00      	cmp	r3, #0
 8002814:	d10f      	bne.n	8002836 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	68da      	ldr	r2, [r3, #12]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002824:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	68da      	ldr	r2, [r3, #12]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002834:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002836:	2300      	movs	r3, #0
 8002838:	e000      	b.n	800283c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800283a:	2302      	movs	r3, #2
  }
}
 800283c:	4618      	mov	r0, r3
 800283e:	3714      	adds	r7, #20
 8002840:	46bd      	mov	sp, r7
 8002842:	bc80      	pop	{r7}
 8002844:	4770      	bx	lr

08002846 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002846:	b580      	push	{r7, lr}
 8002848:	b082      	sub	sp, #8
 800284a:	af00      	add	r7, sp, #0
 800284c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	68da      	ldr	r2, [r3, #12]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800285c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2220      	movs	r2, #32
 8002862:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f7ff fe64 	bl	8002534 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800286c:	2300      	movs	r3, #0
}
 800286e:	4618      	mov	r0, r3
 8002870:	3708      	adds	r7, #8
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}

08002876 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002876:	b580      	push	{r7, lr}
 8002878:	b08c      	sub	sp, #48	; 0x30
 800287a:	af00      	add	r7, sp, #0
 800287c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002884:	b2db      	uxtb	r3, r3
 8002886:	2b22      	cmp	r3, #34	; 0x22
 8002888:	f040 80ae 	bne.w	80029e8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002894:	d117      	bne.n	80028c6 <UART_Receive_IT+0x50>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	691b      	ldr	r3, [r3, #16]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d113      	bne.n	80028c6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800289e:	2300      	movs	r3, #0
 80028a0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028a6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	b29b      	uxth	r3, r3
 80028b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028b4:	b29a      	uxth	r2, r3
 80028b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028b8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028be:	1c9a      	adds	r2, r3, #2
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	629a      	str	r2, [r3, #40]	; 0x28
 80028c4:	e026      	b.n	8002914 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ca:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80028cc:	2300      	movs	r3, #0
 80028ce:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028d8:	d007      	beq.n	80028ea <UART_Receive_IT+0x74>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d10a      	bne.n	80028f8 <UART_Receive_IT+0x82>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	691b      	ldr	r3, [r3, #16]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d106      	bne.n	80028f8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	b2da      	uxtb	r2, r3
 80028f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028f4:	701a      	strb	r2, [r3, #0]
 80028f6:	e008      	b.n	800290a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	b2db      	uxtb	r3, r3
 8002900:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002904:	b2da      	uxtb	r2, r3
 8002906:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002908:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800290e:	1c5a      	adds	r2, r3, #1
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002918:	b29b      	uxth	r3, r3
 800291a:	3b01      	subs	r3, #1
 800291c:	b29b      	uxth	r3, r3
 800291e:	687a      	ldr	r2, [r7, #4]
 8002920:	4619      	mov	r1, r3
 8002922:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002924:	2b00      	cmp	r3, #0
 8002926:	d15d      	bne.n	80029e4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	68da      	ldr	r2, [r3, #12]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f022 0220 	bic.w	r2, r2, #32
 8002936:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	68da      	ldr	r2, [r3, #12]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002946:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	695a      	ldr	r2, [r3, #20]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f022 0201 	bic.w	r2, r2, #1
 8002956:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2220      	movs	r2, #32
 800295c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2200      	movs	r2, #0
 8002964:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296a:	2b01      	cmp	r3, #1
 800296c:	d135      	bne.n	80029da <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2200      	movs	r2, #0
 8002972:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	330c      	adds	r3, #12
 800297a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	e853 3f00 	ldrex	r3, [r3]
 8002982:	613b      	str	r3, [r7, #16]
   return(result);
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	f023 0310 	bic.w	r3, r3, #16
 800298a:	627b      	str	r3, [r7, #36]	; 0x24
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	330c      	adds	r3, #12
 8002992:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002994:	623a      	str	r2, [r7, #32]
 8002996:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002998:	69f9      	ldr	r1, [r7, #28]
 800299a:	6a3a      	ldr	r2, [r7, #32]
 800299c:	e841 2300 	strex	r3, r2, [r1]
 80029a0:	61bb      	str	r3, [r7, #24]
   return(result);
 80029a2:	69bb      	ldr	r3, [r7, #24]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d1e5      	bne.n	8002974 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 0310 	and.w	r3, r3, #16
 80029b2:	2b10      	cmp	r3, #16
 80029b4:	d10a      	bne.n	80029cc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80029b6:	2300      	movs	r3, #0
 80029b8:	60fb      	str	r3, [r7, #12]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	60fb      	str	r3, [r7, #12]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	60fb      	str	r3, [r7, #12]
 80029ca:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80029d0:	4619      	mov	r1, r3
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f7ff fdc0 	bl	8002558 <HAL_UARTEx_RxEventCallback>
 80029d8:	e002      	b.n	80029e0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80029da:	6878      	ldr	r0, [r7, #4]
 80029dc:	f7fd fd72 	bl	80004c4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80029e0:	2300      	movs	r3, #0
 80029e2:	e002      	b.n	80029ea <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80029e4:	2300      	movs	r3, #0
 80029e6:	e000      	b.n	80029ea <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80029e8:	2302      	movs	r3, #2
  }
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3730      	adds	r7, #48	; 0x30
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
	...

080029f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	691b      	ldr	r3, [r3, #16]
 8002a02:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	68da      	ldr	r2, [r3, #12]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	430a      	orrs	r2, r1
 8002a10:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	689a      	ldr	r2, [r3, #8]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	691b      	ldr	r3, [r3, #16]
 8002a1a:	431a      	orrs	r2, r3
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	695b      	ldr	r3, [r3, #20]
 8002a20:	4313      	orrs	r3, r2
 8002a22:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	68db      	ldr	r3, [r3, #12]
 8002a2a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002a2e:	f023 030c 	bic.w	r3, r3, #12
 8002a32:	687a      	ldr	r2, [r7, #4]
 8002a34:	6812      	ldr	r2, [r2, #0]
 8002a36:	68b9      	ldr	r1, [r7, #8]
 8002a38:	430b      	orrs	r3, r1
 8002a3a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	695b      	ldr	r3, [r3, #20]
 8002a42:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	699a      	ldr	r2, [r3, #24]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	430a      	orrs	r2, r1
 8002a50:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a2c      	ldr	r2, [pc, #176]	; (8002b08 <UART_SetConfig+0x114>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d103      	bne.n	8002a64 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002a5c:	f7fe ff42 	bl	80018e4 <HAL_RCC_GetPCLK2Freq>
 8002a60:	60f8      	str	r0, [r7, #12]
 8002a62:	e002      	b.n	8002a6a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002a64:	f7fe ff2a 	bl	80018bc <HAL_RCC_GetPCLK1Freq>
 8002a68:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002a6a:	68fa      	ldr	r2, [r7, #12]
 8002a6c:	4613      	mov	r3, r2
 8002a6e:	009b      	lsls	r3, r3, #2
 8002a70:	4413      	add	r3, r2
 8002a72:	009a      	lsls	r2, r3, #2
 8002a74:	441a      	add	r2, r3
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a80:	4a22      	ldr	r2, [pc, #136]	; (8002b0c <UART_SetConfig+0x118>)
 8002a82:	fba2 2303 	umull	r2, r3, r2, r3
 8002a86:	095b      	lsrs	r3, r3, #5
 8002a88:	0119      	lsls	r1, r3, #4
 8002a8a:	68fa      	ldr	r2, [r7, #12]
 8002a8c:	4613      	mov	r3, r2
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	4413      	add	r3, r2
 8002a92:	009a      	lsls	r2, r3, #2
 8002a94:	441a      	add	r2, r3
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	009b      	lsls	r3, r3, #2
 8002a9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002aa0:	4b1a      	ldr	r3, [pc, #104]	; (8002b0c <UART_SetConfig+0x118>)
 8002aa2:	fba3 0302 	umull	r0, r3, r3, r2
 8002aa6:	095b      	lsrs	r3, r3, #5
 8002aa8:	2064      	movs	r0, #100	; 0x64
 8002aaa:	fb00 f303 	mul.w	r3, r0, r3
 8002aae:	1ad3      	subs	r3, r2, r3
 8002ab0:	011b      	lsls	r3, r3, #4
 8002ab2:	3332      	adds	r3, #50	; 0x32
 8002ab4:	4a15      	ldr	r2, [pc, #84]	; (8002b0c <UART_SetConfig+0x118>)
 8002ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8002aba:	095b      	lsrs	r3, r3, #5
 8002abc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ac0:	4419      	add	r1, r3
 8002ac2:	68fa      	ldr	r2, [r7, #12]
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	4413      	add	r3, r2
 8002aca:	009a      	lsls	r2, r3, #2
 8002acc:	441a      	add	r2, r3
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ad8:	4b0c      	ldr	r3, [pc, #48]	; (8002b0c <UART_SetConfig+0x118>)
 8002ada:	fba3 0302 	umull	r0, r3, r3, r2
 8002ade:	095b      	lsrs	r3, r3, #5
 8002ae0:	2064      	movs	r0, #100	; 0x64
 8002ae2:	fb00 f303 	mul.w	r3, r0, r3
 8002ae6:	1ad3      	subs	r3, r2, r3
 8002ae8:	011b      	lsls	r3, r3, #4
 8002aea:	3332      	adds	r3, #50	; 0x32
 8002aec:	4a07      	ldr	r2, [pc, #28]	; (8002b0c <UART_SetConfig+0x118>)
 8002aee:	fba2 2303 	umull	r2, r3, r2, r3
 8002af2:	095b      	lsrs	r3, r3, #5
 8002af4:	f003 020f 	and.w	r2, r3, #15
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	440a      	add	r2, r1
 8002afe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002b00:	bf00      	nop
 8002b02:	3710      	adds	r7, #16
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	40013800 	.word	0x40013800
 8002b0c:	51eb851f 	.word	0x51eb851f

08002b10 <siprintf>:
 8002b10:	b40e      	push	{r1, r2, r3}
 8002b12:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002b16:	b500      	push	{lr}
 8002b18:	b09c      	sub	sp, #112	; 0x70
 8002b1a:	ab1d      	add	r3, sp, #116	; 0x74
 8002b1c:	9002      	str	r0, [sp, #8]
 8002b1e:	9006      	str	r0, [sp, #24]
 8002b20:	9107      	str	r1, [sp, #28]
 8002b22:	9104      	str	r1, [sp, #16]
 8002b24:	4808      	ldr	r0, [pc, #32]	; (8002b48 <siprintf+0x38>)
 8002b26:	4909      	ldr	r1, [pc, #36]	; (8002b4c <siprintf+0x3c>)
 8002b28:	f853 2b04 	ldr.w	r2, [r3], #4
 8002b2c:	9105      	str	r1, [sp, #20]
 8002b2e:	6800      	ldr	r0, [r0, #0]
 8002b30:	a902      	add	r1, sp, #8
 8002b32:	9301      	str	r3, [sp, #4]
 8002b34:	f000 f98e 	bl	8002e54 <_svfiprintf_r>
 8002b38:	2200      	movs	r2, #0
 8002b3a:	9b02      	ldr	r3, [sp, #8]
 8002b3c:	701a      	strb	r2, [r3, #0]
 8002b3e:	b01c      	add	sp, #112	; 0x70
 8002b40:	f85d eb04 	ldr.w	lr, [sp], #4
 8002b44:	b003      	add	sp, #12
 8002b46:	4770      	bx	lr
 8002b48:	2000005c 	.word	0x2000005c
 8002b4c:	ffff0208 	.word	0xffff0208

08002b50 <memset>:
 8002b50:	4603      	mov	r3, r0
 8002b52:	4402      	add	r2, r0
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d100      	bne.n	8002b5a <memset+0xa>
 8002b58:	4770      	bx	lr
 8002b5a:	f803 1b01 	strb.w	r1, [r3], #1
 8002b5e:	e7f9      	b.n	8002b54 <memset+0x4>

08002b60 <__errno>:
 8002b60:	4b01      	ldr	r3, [pc, #4]	; (8002b68 <__errno+0x8>)
 8002b62:	6818      	ldr	r0, [r3, #0]
 8002b64:	4770      	bx	lr
 8002b66:	bf00      	nop
 8002b68:	2000005c 	.word	0x2000005c

08002b6c <__libc_init_array>:
 8002b6c:	b570      	push	{r4, r5, r6, lr}
 8002b6e:	2600      	movs	r6, #0
 8002b70:	4d0c      	ldr	r5, [pc, #48]	; (8002ba4 <__libc_init_array+0x38>)
 8002b72:	4c0d      	ldr	r4, [pc, #52]	; (8002ba8 <__libc_init_array+0x3c>)
 8002b74:	1b64      	subs	r4, r4, r5
 8002b76:	10a4      	asrs	r4, r4, #2
 8002b78:	42a6      	cmp	r6, r4
 8002b7a:	d109      	bne.n	8002b90 <__libc_init_array+0x24>
 8002b7c:	f000 fc7a 	bl	8003474 <_init>
 8002b80:	2600      	movs	r6, #0
 8002b82:	4d0a      	ldr	r5, [pc, #40]	; (8002bac <__libc_init_array+0x40>)
 8002b84:	4c0a      	ldr	r4, [pc, #40]	; (8002bb0 <__libc_init_array+0x44>)
 8002b86:	1b64      	subs	r4, r4, r5
 8002b88:	10a4      	asrs	r4, r4, #2
 8002b8a:	42a6      	cmp	r6, r4
 8002b8c:	d105      	bne.n	8002b9a <__libc_init_array+0x2e>
 8002b8e:	bd70      	pop	{r4, r5, r6, pc}
 8002b90:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b94:	4798      	blx	r3
 8002b96:	3601      	adds	r6, #1
 8002b98:	e7ee      	b.n	8002b78 <__libc_init_array+0xc>
 8002b9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b9e:	4798      	blx	r3
 8002ba0:	3601      	adds	r6, #1
 8002ba2:	e7f2      	b.n	8002b8a <__libc_init_array+0x1e>
 8002ba4:	08003574 	.word	0x08003574
 8002ba8:	08003574 	.word	0x08003574
 8002bac:	08003574 	.word	0x08003574
 8002bb0:	08003578 	.word	0x08003578

08002bb4 <__retarget_lock_acquire_recursive>:
 8002bb4:	4770      	bx	lr

08002bb6 <__retarget_lock_release_recursive>:
 8002bb6:	4770      	bx	lr

08002bb8 <_free_r>:
 8002bb8:	b538      	push	{r3, r4, r5, lr}
 8002bba:	4605      	mov	r5, r0
 8002bbc:	2900      	cmp	r1, #0
 8002bbe:	d040      	beq.n	8002c42 <_free_r+0x8a>
 8002bc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002bc4:	1f0c      	subs	r4, r1, #4
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	bfb8      	it	lt
 8002bca:	18e4      	addlt	r4, r4, r3
 8002bcc:	f000 f8dc 	bl	8002d88 <__malloc_lock>
 8002bd0:	4a1c      	ldr	r2, [pc, #112]	; (8002c44 <_free_r+0x8c>)
 8002bd2:	6813      	ldr	r3, [r2, #0]
 8002bd4:	b933      	cbnz	r3, 8002be4 <_free_r+0x2c>
 8002bd6:	6063      	str	r3, [r4, #4]
 8002bd8:	6014      	str	r4, [r2, #0]
 8002bda:	4628      	mov	r0, r5
 8002bdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002be0:	f000 b8d8 	b.w	8002d94 <__malloc_unlock>
 8002be4:	42a3      	cmp	r3, r4
 8002be6:	d908      	bls.n	8002bfa <_free_r+0x42>
 8002be8:	6820      	ldr	r0, [r4, #0]
 8002bea:	1821      	adds	r1, r4, r0
 8002bec:	428b      	cmp	r3, r1
 8002bee:	bf01      	itttt	eq
 8002bf0:	6819      	ldreq	r1, [r3, #0]
 8002bf2:	685b      	ldreq	r3, [r3, #4]
 8002bf4:	1809      	addeq	r1, r1, r0
 8002bf6:	6021      	streq	r1, [r4, #0]
 8002bf8:	e7ed      	b.n	8002bd6 <_free_r+0x1e>
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	b10b      	cbz	r3, 8002c04 <_free_r+0x4c>
 8002c00:	42a3      	cmp	r3, r4
 8002c02:	d9fa      	bls.n	8002bfa <_free_r+0x42>
 8002c04:	6811      	ldr	r1, [r2, #0]
 8002c06:	1850      	adds	r0, r2, r1
 8002c08:	42a0      	cmp	r0, r4
 8002c0a:	d10b      	bne.n	8002c24 <_free_r+0x6c>
 8002c0c:	6820      	ldr	r0, [r4, #0]
 8002c0e:	4401      	add	r1, r0
 8002c10:	1850      	adds	r0, r2, r1
 8002c12:	4283      	cmp	r3, r0
 8002c14:	6011      	str	r1, [r2, #0]
 8002c16:	d1e0      	bne.n	8002bda <_free_r+0x22>
 8002c18:	6818      	ldr	r0, [r3, #0]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	4408      	add	r0, r1
 8002c1e:	6010      	str	r0, [r2, #0]
 8002c20:	6053      	str	r3, [r2, #4]
 8002c22:	e7da      	b.n	8002bda <_free_r+0x22>
 8002c24:	d902      	bls.n	8002c2c <_free_r+0x74>
 8002c26:	230c      	movs	r3, #12
 8002c28:	602b      	str	r3, [r5, #0]
 8002c2a:	e7d6      	b.n	8002bda <_free_r+0x22>
 8002c2c:	6820      	ldr	r0, [r4, #0]
 8002c2e:	1821      	adds	r1, r4, r0
 8002c30:	428b      	cmp	r3, r1
 8002c32:	bf01      	itttt	eq
 8002c34:	6819      	ldreq	r1, [r3, #0]
 8002c36:	685b      	ldreq	r3, [r3, #4]
 8002c38:	1809      	addeq	r1, r1, r0
 8002c3a:	6021      	streq	r1, [r4, #0]
 8002c3c:	6063      	str	r3, [r4, #4]
 8002c3e:	6054      	str	r4, [r2, #4]
 8002c40:	e7cb      	b.n	8002bda <_free_r+0x22>
 8002c42:	bd38      	pop	{r3, r4, r5, pc}
 8002c44:	200002b4 	.word	0x200002b4

08002c48 <sbrk_aligned>:
 8002c48:	b570      	push	{r4, r5, r6, lr}
 8002c4a:	4e0e      	ldr	r6, [pc, #56]	; (8002c84 <sbrk_aligned+0x3c>)
 8002c4c:	460c      	mov	r4, r1
 8002c4e:	6831      	ldr	r1, [r6, #0]
 8002c50:	4605      	mov	r5, r0
 8002c52:	b911      	cbnz	r1, 8002c5a <sbrk_aligned+0x12>
 8002c54:	f000 fbaa 	bl	80033ac <_sbrk_r>
 8002c58:	6030      	str	r0, [r6, #0]
 8002c5a:	4621      	mov	r1, r4
 8002c5c:	4628      	mov	r0, r5
 8002c5e:	f000 fba5 	bl	80033ac <_sbrk_r>
 8002c62:	1c43      	adds	r3, r0, #1
 8002c64:	d00a      	beq.n	8002c7c <sbrk_aligned+0x34>
 8002c66:	1cc4      	adds	r4, r0, #3
 8002c68:	f024 0403 	bic.w	r4, r4, #3
 8002c6c:	42a0      	cmp	r0, r4
 8002c6e:	d007      	beq.n	8002c80 <sbrk_aligned+0x38>
 8002c70:	1a21      	subs	r1, r4, r0
 8002c72:	4628      	mov	r0, r5
 8002c74:	f000 fb9a 	bl	80033ac <_sbrk_r>
 8002c78:	3001      	adds	r0, #1
 8002c7a:	d101      	bne.n	8002c80 <sbrk_aligned+0x38>
 8002c7c:	f04f 34ff 	mov.w	r4, #4294967295
 8002c80:	4620      	mov	r0, r4
 8002c82:	bd70      	pop	{r4, r5, r6, pc}
 8002c84:	200002b8 	.word	0x200002b8

08002c88 <_malloc_r>:
 8002c88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002c8c:	1ccd      	adds	r5, r1, #3
 8002c8e:	f025 0503 	bic.w	r5, r5, #3
 8002c92:	3508      	adds	r5, #8
 8002c94:	2d0c      	cmp	r5, #12
 8002c96:	bf38      	it	cc
 8002c98:	250c      	movcc	r5, #12
 8002c9a:	2d00      	cmp	r5, #0
 8002c9c:	4607      	mov	r7, r0
 8002c9e:	db01      	blt.n	8002ca4 <_malloc_r+0x1c>
 8002ca0:	42a9      	cmp	r1, r5
 8002ca2:	d905      	bls.n	8002cb0 <_malloc_r+0x28>
 8002ca4:	230c      	movs	r3, #12
 8002ca6:	2600      	movs	r6, #0
 8002ca8:	603b      	str	r3, [r7, #0]
 8002caa:	4630      	mov	r0, r6
 8002cac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002cb0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002d84 <_malloc_r+0xfc>
 8002cb4:	f000 f868 	bl	8002d88 <__malloc_lock>
 8002cb8:	f8d8 3000 	ldr.w	r3, [r8]
 8002cbc:	461c      	mov	r4, r3
 8002cbe:	bb5c      	cbnz	r4, 8002d18 <_malloc_r+0x90>
 8002cc0:	4629      	mov	r1, r5
 8002cc2:	4638      	mov	r0, r7
 8002cc4:	f7ff ffc0 	bl	8002c48 <sbrk_aligned>
 8002cc8:	1c43      	adds	r3, r0, #1
 8002cca:	4604      	mov	r4, r0
 8002ccc:	d155      	bne.n	8002d7a <_malloc_r+0xf2>
 8002cce:	f8d8 4000 	ldr.w	r4, [r8]
 8002cd2:	4626      	mov	r6, r4
 8002cd4:	2e00      	cmp	r6, #0
 8002cd6:	d145      	bne.n	8002d64 <_malloc_r+0xdc>
 8002cd8:	2c00      	cmp	r4, #0
 8002cda:	d048      	beq.n	8002d6e <_malloc_r+0xe6>
 8002cdc:	6823      	ldr	r3, [r4, #0]
 8002cde:	4631      	mov	r1, r6
 8002ce0:	4638      	mov	r0, r7
 8002ce2:	eb04 0903 	add.w	r9, r4, r3
 8002ce6:	f000 fb61 	bl	80033ac <_sbrk_r>
 8002cea:	4581      	cmp	r9, r0
 8002cec:	d13f      	bne.n	8002d6e <_malloc_r+0xe6>
 8002cee:	6821      	ldr	r1, [r4, #0]
 8002cf0:	4638      	mov	r0, r7
 8002cf2:	1a6d      	subs	r5, r5, r1
 8002cf4:	4629      	mov	r1, r5
 8002cf6:	f7ff ffa7 	bl	8002c48 <sbrk_aligned>
 8002cfa:	3001      	adds	r0, #1
 8002cfc:	d037      	beq.n	8002d6e <_malloc_r+0xe6>
 8002cfe:	6823      	ldr	r3, [r4, #0]
 8002d00:	442b      	add	r3, r5
 8002d02:	6023      	str	r3, [r4, #0]
 8002d04:	f8d8 3000 	ldr.w	r3, [r8]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d038      	beq.n	8002d7e <_malloc_r+0xf6>
 8002d0c:	685a      	ldr	r2, [r3, #4]
 8002d0e:	42a2      	cmp	r2, r4
 8002d10:	d12b      	bne.n	8002d6a <_malloc_r+0xe2>
 8002d12:	2200      	movs	r2, #0
 8002d14:	605a      	str	r2, [r3, #4]
 8002d16:	e00f      	b.n	8002d38 <_malloc_r+0xb0>
 8002d18:	6822      	ldr	r2, [r4, #0]
 8002d1a:	1b52      	subs	r2, r2, r5
 8002d1c:	d41f      	bmi.n	8002d5e <_malloc_r+0xd6>
 8002d1e:	2a0b      	cmp	r2, #11
 8002d20:	d917      	bls.n	8002d52 <_malloc_r+0xca>
 8002d22:	1961      	adds	r1, r4, r5
 8002d24:	42a3      	cmp	r3, r4
 8002d26:	6025      	str	r5, [r4, #0]
 8002d28:	bf18      	it	ne
 8002d2a:	6059      	strne	r1, [r3, #4]
 8002d2c:	6863      	ldr	r3, [r4, #4]
 8002d2e:	bf08      	it	eq
 8002d30:	f8c8 1000 	streq.w	r1, [r8]
 8002d34:	5162      	str	r2, [r4, r5]
 8002d36:	604b      	str	r3, [r1, #4]
 8002d38:	4638      	mov	r0, r7
 8002d3a:	f104 060b 	add.w	r6, r4, #11
 8002d3e:	f000 f829 	bl	8002d94 <__malloc_unlock>
 8002d42:	f026 0607 	bic.w	r6, r6, #7
 8002d46:	1d23      	adds	r3, r4, #4
 8002d48:	1af2      	subs	r2, r6, r3
 8002d4a:	d0ae      	beq.n	8002caa <_malloc_r+0x22>
 8002d4c:	1b9b      	subs	r3, r3, r6
 8002d4e:	50a3      	str	r3, [r4, r2]
 8002d50:	e7ab      	b.n	8002caa <_malloc_r+0x22>
 8002d52:	42a3      	cmp	r3, r4
 8002d54:	6862      	ldr	r2, [r4, #4]
 8002d56:	d1dd      	bne.n	8002d14 <_malloc_r+0x8c>
 8002d58:	f8c8 2000 	str.w	r2, [r8]
 8002d5c:	e7ec      	b.n	8002d38 <_malloc_r+0xb0>
 8002d5e:	4623      	mov	r3, r4
 8002d60:	6864      	ldr	r4, [r4, #4]
 8002d62:	e7ac      	b.n	8002cbe <_malloc_r+0x36>
 8002d64:	4634      	mov	r4, r6
 8002d66:	6876      	ldr	r6, [r6, #4]
 8002d68:	e7b4      	b.n	8002cd4 <_malloc_r+0x4c>
 8002d6a:	4613      	mov	r3, r2
 8002d6c:	e7cc      	b.n	8002d08 <_malloc_r+0x80>
 8002d6e:	230c      	movs	r3, #12
 8002d70:	4638      	mov	r0, r7
 8002d72:	603b      	str	r3, [r7, #0]
 8002d74:	f000 f80e 	bl	8002d94 <__malloc_unlock>
 8002d78:	e797      	b.n	8002caa <_malloc_r+0x22>
 8002d7a:	6025      	str	r5, [r4, #0]
 8002d7c:	e7dc      	b.n	8002d38 <_malloc_r+0xb0>
 8002d7e:	605b      	str	r3, [r3, #4]
 8002d80:	deff      	udf	#255	; 0xff
 8002d82:	bf00      	nop
 8002d84:	200002b4 	.word	0x200002b4

08002d88 <__malloc_lock>:
 8002d88:	4801      	ldr	r0, [pc, #4]	; (8002d90 <__malloc_lock+0x8>)
 8002d8a:	f7ff bf13 	b.w	8002bb4 <__retarget_lock_acquire_recursive>
 8002d8e:	bf00      	nop
 8002d90:	200002b0 	.word	0x200002b0

08002d94 <__malloc_unlock>:
 8002d94:	4801      	ldr	r0, [pc, #4]	; (8002d9c <__malloc_unlock+0x8>)
 8002d96:	f7ff bf0e 	b.w	8002bb6 <__retarget_lock_release_recursive>
 8002d9a:	bf00      	nop
 8002d9c:	200002b0 	.word	0x200002b0

08002da0 <__ssputs_r>:
 8002da0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002da4:	461f      	mov	r7, r3
 8002da6:	688e      	ldr	r6, [r1, #8]
 8002da8:	4682      	mov	sl, r0
 8002daa:	42be      	cmp	r6, r7
 8002dac:	460c      	mov	r4, r1
 8002dae:	4690      	mov	r8, r2
 8002db0:	680b      	ldr	r3, [r1, #0]
 8002db2:	d82c      	bhi.n	8002e0e <__ssputs_r+0x6e>
 8002db4:	898a      	ldrh	r2, [r1, #12]
 8002db6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002dba:	d026      	beq.n	8002e0a <__ssputs_r+0x6a>
 8002dbc:	6965      	ldr	r5, [r4, #20]
 8002dbe:	6909      	ldr	r1, [r1, #16]
 8002dc0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002dc4:	eba3 0901 	sub.w	r9, r3, r1
 8002dc8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002dcc:	1c7b      	adds	r3, r7, #1
 8002dce:	444b      	add	r3, r9
 8002dd0:	106d      	asrs	r5, r5, #1
 8002dd2:	429d      	cmp	r5, r3
 8002dd4:	bf38      	it	cc
 8002dd6:	461d      	movcc	r5, r3
 8002dd8:	0553      	lsls	r3, r2, #21
 8002dda:	d527      	bpl.n	8002e2c <__ssputs_r+0x8c>
 8002ddc:	4629      	mov	r1, r5
 8002dde:	f7ff ff53 	bl	8002c88 <_malloc_r>
 8002de2:	4606      	mov	r6, r0
 8002de4:	b360      	cbz	r0, 8002e40 <__ssputs_r+0xa0>
 8002de6:	464a      	mov	r2, r9
 8002de8:	6921      	ldr	r1, [r4, #16]
 8002dea:	f000 fafd 	bl	80033e8 <memcpy>
 8002dee:	89a3      	ldrh	r3, [r4, #12]
 8002df0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002df4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002df8:	81a3      	strh	r3, [r4, #12]
 8002dfa:	6126      	str	r6, [r4, #16]
 8002dfc:	444e      	add	r6, r9
 8002dfe:	6026      	str	r6, [r4, #0]
 8002e00:	463e      	mov	r6, r7
 8002e02:	6165      	str	r5, [r4, #20]
 8002e04:	eba5 0509 	sub.w	r5, r5, r9
 8002e08:	60a5      	str	r5, [r4, #8]
 8002e0a:	42be      	cmp	r6, r7
 8002e0c:	d900      	bls.n	8002e10 <__ssputs_r+0x70>
 8002e0e:	463e      	mov	r6, r7
 8002e10:	4632      	mov	r2, r6
 8002e12:	4641      	mov	r1, r8
 8002e14:	6820      	ldr	r0, [r4, #0]
 8002e16:	f000 faaf 	bl	8003378 <memmove>
 8002e1a:	2000      	movs	r0, #0
 8002e1c:	68a3      	ldr	r3, [r4, #8]
 8002e1e:	1b9b      	subs	r3, r3, r6
 8002e20:	60a3      	str	r3, [r4, #8]
 8002e22:	6823      	ldr	r3, [r4, #0]
 8002e24:	4433      	add	r3, r6
 8002e26:	6023      	str	r3, [r4, #0]
 8002e28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e2c:	462a      	mov	r2, r5
 8002e2e:	f000 fae9 	bl	8003404 <_realloc_r>
 8002e32:	4606      	mov	r6, r0
 8002e34:	2800      	cmp	r0, #0
 8002e36:	d1e0      	bne.n	8002dfa <__ssputs_r+0x5a>
 8002e38:	4650      	mov	r0, sl
 8002e3a:	6921      	ldr	r1, [r4, #16]
 8002e3c:	f7ff febc 	bl	8002bb8 <_free_r>
 8002e40:	230c      	movs	r3, #12
 8002e42:	f8ca 3000 	str.w	r3, [sl]
 8002e46:	89a3      	ldrh	r3, [r4, #12]
 8002e48:	f04f 30ff 	mov.w	r0, #4294967295
 8002e4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e50:	81a3      	strh	r3, [r4, #12]
 8002e52:	e7e9      	b.n	8002e28 <__ssputs_r+0x88>

08002e54 <_svfiprintf_r>:
 8002e54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e58:	4698      	mov	r8, r3
 8002e5a:	898b      	ldrh	r3, [r1, #12]
 8002e5c:	4607      	mov	r7, r0
 8002e5e:	061b      	lsls	r3, r3, #24
 8002e60:	460d      	mov	r5, r1
 8002e62:	4614      	mov	r4, r2
 8002e64:	b09d      	sub	sp, #116	; 0x74
 8002e66:	d50e      	bpl.n	8002e86 <_svfiprintf_r+0x32>
 8002e68:	690b      	ldr	r3, [r1, #16]
 8002e6a:	b963      	cbnz	r3, 8002e86 <_svfiprintf_r+0x32>
 8002e6c:	2140      	movs	r1, #64	; 0x40
 8002e6e:	f7ff ff0b 	bl	8002c88 <_malloc_r>
 8002e72:	6028      	str	r0, [r5, #0]
 8002e74:	6128      	str	r0, [r5, #16]
 8002e76:	b920      	cbnz	r0, 8002e82 <_svfiprintf_r+0x2e>
 8002e78:	230c      	movs	r3, #12
 8002e7a:	603b      	str	r3, [r7, #0]
 8002e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e80:	e0d0      	b.n	8003024 <_svfiprintf_r+0x1d0>
 8002e82:	2340      	movs	r3, #64	; 0x40
 8002e84:	616b      	str	r3, [r5, #20]
 8002e86:	2300      	movs	r3, #0
 8002e88:	9309      	str	r3, [sp, #36]	; 0x24
 8002e8a:	2320      	movs	r3, #32
 8002e8c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002e90:	2330      	movs	r3, #48	; 0x30
 8002e92:	f04f 0901 	mov.w	r9, #1
 8002e96:	f8cd 800c 	str.w	r8, [sp, #12]
 8002e9a:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800303c <_svfiprintf_r+0x1e8>
 8002e9e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002ea2:	4623      	mov	r3, r4
 8002ea4:	469a      	mov	sl, r3
 8002ea6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002eaa:	b10a      	cbz	r2, 8002eb0 <_svfiprintf_r+0x5c>
 8002eac:	2a25      	cmp	r2, #37	; 0x25
 8002eae:	d1f9      	bne.n	8002ea4 <_svfiprintf_r+0x50>
 8002eb0:	ebba 0b04 	subs.w	fp, sl, r4
 8002eb4:	d00b      	beq.n	8002ece <_svfiprintf_r+0x7a>
 8002eb6:	465b      	mov	r3, fp
 8002eb8:	4622      	mov	r2, r4
 8002eba:	4629      	mov	r1, r5
 8002ebc:	4638      	mov	r0, r7
 8002ebe:	f7ff ff6f 	bl	8002da0 <__ssputs_r>
 8002ec2:	3001      	adds	r0, #1
 8002ec4:	f000 80a9 	beq.w	800301a <_svfiprintf_r+0x1c6>
 8002ec8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002eca:	445a      	add	r2, fp
 8002ecc:	9209      	str	r2, [sp, #36]	; 0x24
 8002ece:	f89a 3000 	ldrb.w	r3, [sl]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	f000 80a1 	beq.w	800301a <_svfiprintf_r+0x1c6>
 8002ed8:	2300      	movs	r3, #0
 8002eda:	f04f 32ff 	mov.w	r2, #4294967295
 8002ede:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002ee2:	f10a 0a01 	add.w	sl, sl, #1
 8002ee6:	9304      	str	r3, [sp, #16]
 8002ee8:	9307      	str	r3, [sp, #28]
 8002eea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002eee:	931a      	str	r3, [sp, #104]	; 0x68
 8002ef0:	4654      	mov	r4, sl
 8002ef2:	2205      	movs	r2, #5
 8002ef4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ef8:	4850      	ldr	r0, [pc, #320]	; (800303c <_svfiprintf_r+0x1e8>)
 8002efa:	f000 fa67 	bl	80033cc <memchr>
 8002efe:	9a04      	ldr	r2, [sp, #16]
 8002f00:	b9d8      	cbnz	r0, 8002f3a <_svfiprintf_r+0xe6>
 8002f02:	06d0      	lsls	r0, r2, #27
 8002f04:	bf44      	itt	mi
 8002f06:	2320      	movmi	r3, #32
 8002f08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002f0c:	0711      	lsls	r1, r2, #28
 8002f0e:	bf44      	itt	mi
 8002f10:	232b      	movmi	r3, #43	; 0x2b
 8002f12:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002f16:	f89a 3000 	ldrb.w	r3, [sl]
 8002f1a:	2b2a      	cmp	r3, #42	; 0x2a
 8002f1c:	d015      	beq.n	8002f4a <_svfiprintf_r+0xf6>
 8002f1e:	4654      	mov	r4, sl
 8002f20:	2000      	movs	r0, #0
 8002f22:	f04f 0c0a 	mov.w	ip, #10
 8002f26:	9a07      	ldr	r2, [sp, #28]
 8002f28:	4621      	mov	r1, r4
 8002f2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002f2e:	3b30      	subs	r3, #48	; 0x30
 8002f30:	2b09      	cmp	r3, #9
 8002f32:	d94d      	bls.n	8002fd0 <_svfiprintf_r+0x17c>
 8002f34:	b1b0      	cbz	r0, 8002f64 <_svfiprintf_r+0x110>
 8002f36:	9207      	str	r2, [sp, #28]
 8002f38:	e014      	b.n	8002f64 <_svfiprintf_r+0x110>
 8002f3a:	eba0 0308 	sub.w	r3, r0, r8
 8002f3e:	fa09 f303 	lsl.w	r3, r9, r3
 8002f42:	4313      	orrs	r3, r2
 8002f44:	46a2      	mov	sl, r4
 8002f46:	9304      	str	r3, [sp, #16]
 8002f48:	e7d2      	b.n	8002ef0 <_svfiprintf_r+0x9c>
 8002f4a:	9b03      	ldr	r3, [sp, #12]
 8002f4c:	1d19      	adds	r1, r3, #4
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	9103      	str	r1, [sp, #12]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	bfbb      	ittet	lt
 8002f56:	425b      	neglt	r3, r3
 8002f58:	f042 0202 	orrlt.w	r2, r2, #2
 8002f5c:	9307      	strge	r3, [sp, #28]
 8002f5e:	9307      	strlt	r3, [sp, #28]
 8002f60:	bfb8      	it	lt
 8002f62:	9204      	strlt	r2, [sp, #16]
 8002f64:	7823      	ldrb	r3, [r4, #0]
 8002f66:	2b2e      	cmp	r3, #46	; 0x2e
 8002f68:	d10c      	bne.n	8002f84 <_svfiprintf_r+0x130>
 8002f6a:	7863      	ldrb	r3, [r4, #1]
 8002f6c:	2b2a      	cmp	r3, #42	; 0x2a
 8002f6e:	d134      	bne.n	8002fda <_svfiprintf_r+0x186>
 8002f70:	9b03      	ldr	r3, [sp, #12]
 8002f72:	3402      	adds	r4, #2
 8002f74:	1d1a      	adds	r2, r3, #4
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	9203      	str	r2, [sp, #12]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	bfb8      	it	lt
 8002f7e:	f04f 33ff 	movlt.w	r3, #4294967295
 8002f82:	9305      	str	r3, [sp, #20]
 8002f84:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8003040 <_svfiprintf_r+0x1ec>
 8002f88:	2203      	movs	r2, #3
 8002f8a:	4650      	mov	r0, sl
 8002f8c:	7821      	ldrb	r1, [r4, #0]
 8002f8e:	f000 fa1d 	bl	80033cc <memchr>
 8002f92:	b138      	cbz	r0, 8002fa4 <_svfiprintf_r+0x150>
 8002f94:	2240      	movs	r2, #64	; 0x40
 8002f96:	9b04      	ldr	r3, [sp, #16]
 8002f98:	eba0 000a 	sub.w	r0, r0, sl
 8002f9c:	4082      	lsls	r2, r0
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	3401      	adds	r4, #1
 8002fa2:	9304      	str	r3, [sp, #16]
 8002fa4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002fa8:	2206      	movs	r2, #6
 8002faa:	4826      	ldr	r0, [pc, #152]	; (8003044 <_svfiprintf_r+0x1f0>)
 8002fac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002fb0:	f000 fa0c 	bl	80033cc <memchr>
 8002fb4:	2800      	cmp	r0, #0
 8002fb6:	d038      	beq.n	800302a <_svfiprintf_r+0x1d6>
 8002fb8:	4b23      	ldr	r3, [pc, #140]	; (8003048 <_svfiprintf_r+0x1f4>)
 8002fba:	bb1b      	cbnz	r3, 8003004 <_svfiprintf_r+0x1b0>
 8002fbc:	9b03      	ldr	r3, [sp, #12]
 8002fbe:	3307      	adds	r3, #7
 8002fc0:	f023 0307 	bic.w	r3, r3, #7
 8002fc4:	3308      	adds	r3, #8
 8002fc6:	9303      	str	r3, [sp, #12]
 8002fc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002fca:	4433      	add	r3, r6
 8002fcc:	9309      	str	r3, [sp, #36]	; 0x24
 8002fce:	e768      	b.n	8002ea2 <_svfiprintf_r+0x4e>
 8002fd0:	460c      	mov	r4, r1
 8002fd2:	2001      	movs	r0, #1
 8002fd4:	fb0c 3202 	mla	r2, ip, r2, r3
 8002fd8:	e7a6      	b.n	8002f28 <_svfiprintf_r+0xd4>
 8002fda:	2300      	movs	r3, #0
 8002fdc:	f04f 0c0a 	mov.w	ip, #10
 8002fe0:	4619      	mov	r1, r3
 8002fe2:	3401      	adds	r4, #1
 8002fe4:	9305      	str	r3, [sp, #20]
 8002fe6:	4620      	mov	r0, r4
 8002fe8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002fec:	3a30      	subs	r2, #48	; 0x30
 8002fee:	2a09      	cmp	r2, #9
 8002ff0:	d903      	bls.n	8002ffa <_svfiprintf_r+0x1a6>
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d0c6      	beq.n	8002f84 <_svfiprintf_r+0x130>
 8002ff6:	9105      	str	r1, [sp, #20]
 8002ff8:	e7c4      	b.n	8002f84 <_svfiprintf_r+0x130>
 8002ffa:	4604      	mov	r4, r0
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	fb0c 2101 	mla	r1, ip, r1, r2
 8003002:	e7f0      	b.n	8002fe6 <_svfiprintf_r+0x192>
 8003004:	ab03      	add	r3, sp, #12
 8003006:	9300      	str	r3, [sp, #0]
 8003008:	462a      	mov	r2, r5
 800300a:	4638      	mov	r0, r7
 800300c:	4b0f      	ldr	r3, [pc, #60]	; (800304c <_svfiprintf_r+0x1f8>)
 800300e:	a904      	add	r1, sp, #16
 8003010:	f3af 8000 	nop.w
 8003014:	1c42      	adds	r2, r0, #1
 8003016:	4606      	mov	r6, r0
 8003018:	d1d6      	bne.n	8002fc8 <_svfiprintf_r+0x174>
 800301a:	89ab      	ldrh	r3, [r5, #12]
 800301c:	065b      	lsls	r3, r3, #25
 800301e:	f53f af2d 	bmi.w	8002e7c <_svfiprintf_r+0x28>
 8003022:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003024:	b01d      	add	sp, #116	; 0x74
 8003026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800302a:	ab03      	add	r3, sp, #12
 800302c:	9300      	str	r3, [sp, #0]
 800302e:	462a      	mov	r2, r5
 8003030:	4638      	mov	r0, r7
 8003032:	4b06      	ldr	r3, [pc, #24]	; (800304c <_svfiprintf_r+0x1f8>)
 8003034:	a904      	add	r1, sp, #16
 8003036:	f000 f87d 	bl	8003134 <_printf_i>
 800303a:	e7eb      	b.n	8003014 <_svfiprintf_r+0x1c0>
 800303c:	0800353e 	.word	0x0800353e
 8003040:	08003544 	.word	0x08003544
 8003044:	08003548 	.word	0x08003548
 8003048:	00000000 	.word	0x00000000
 800304c:	08002da1 	.word	0x08002da1

08003050 <_printf_common>:
 8003050:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003054:	4616      	mov	r6, r2
 8003056:	4699      	mov	r9, r3
 8003058:	688a      	ldr	r2, [r1, #8]
 800305a:	690b      	ldr	r3, [r1, #16]
 800305c:	4607      	mov	r7, r0
 800305e:	4293      	cmp	r3, r2
 8003060:	bfb8      	it	lt
 8003062:	4613      	movlt	r3, r2
 8003064:	6033      	str	r3, [r6, #0]
 8003066:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800306a:	460c      	mov	r4, r1
 800306c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003070:	b10a      	cbz	r2, 8003076 <_printf_common+0x26>
 8003072:	3301      	adds	r3, #1
 8003074:	6033      	str	r3, [r6, #0]
 8003076:	6823      	ldr	r3, [r4, #0]
 8003078:	0699      	lsls	r1, r3, #26
 800307a:	bf42      	ittt	mi
 800307c:	6833      	ldrmi	r3, [r6, #0]
 800307e:	3302      	addmi	r3, #2
 8003080:	6033      	strmi	r3, [r6, #0]
 8003082:	6825      	ldr	r5, [r4, #0]
 8003084:	f015 0506 	ands.w	r5, r5, #6
 8003088:	d106      	bne.n	8003098 <_printf_common+0x48>
 800308a:	f104 0a19 	add.w	sl, r4, #25
 800308e:	68e3      	ldr	r3, [r4, #12]
 8003090:	6832      	ldr	r2, [r6, #0]
 8003092:	1a9b      	subs	r3, r3, r2
 8003094:	42ab      	cmp	r3, r5
 8003096:	dc2b      	bgt.n	80030f0 <_printf_common+0xa0>
 8003098:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800309c:	1e13      	subs	r3, r2, #0
 800309e:	6822      	ldr	r2, [r4, #0]
 80030a0:	bf18      	it	ne
 80030a2:	2301      	movne	r3, #1
 80030a4:	0692      	lsls	r2, r2, #26
 80030a6:	d430      	bmi.n	800310a <_printf_common+0xba>
 80030a8:	4649      	mov	r1, r9
 80030aa:	4638      	mov	r0, r7
 80030ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80030b0:	47c0      	blx	r8
 80030b2:	3001      	adds	r0, #1
 80030b4:	d023      	beq.n	80030fe <_printf_common+0xae>
 80030b6:	6823      	ldr	r3, [r4, #0]
 80030b8:	6922      	ldr	r2, [r4, #16]
 80030ba:	f003 0306 	and.w	r3, r3, #6
 80030be:	2b04      	cmp	r3, #4
 80030c0:	bf14      	ite	ne
 80030c2:	2500      	movne	r5, #0
 80030c4:	6833      	ldreq	r3, [r6, #0]
 80030c6:	f04f 0600 	mov.w	r6, #0
 80030ca:	bf08      	it	eq
 80030cc:	68e5      	ldreq	r5, [r4, #12]
 80030ce:	f104 041a 	add.w	r4, r4, #26
 80030d2:	bf08      	it	eq
 80030d4:	1aed      	subeq	r5, r5, r3
 80030d6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80030da:	bf08      	it	eq
 80030dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80030e0:	4293      	cmp	r3, r2
 80030e2:	bfc4      	itt	gt
 80030e4:	1a9b      	subgt	r3, r3, r2
 80030e6:	18ed      	addgt	r5, r5, r3
 80030e8:	42b5      	cmp	r5, r6
 80030ea:	d11a      	bne.n	8003122 <_printf_common+0xd2>
 80030ec:	2000      	movs	r0, #0
 80030ee:	e008      	b.n	8003102 <_printf_common+0xb2>
 80030f0:	2301      	movs	r3, #1
 80030f2:	4652      	mov	r2, sl
 80030f4:	4649      	mov	r1, r9
 80030f6:	4638      	mov	r0, r7
 80030f8:	47c0      	blx	r8
 80030fa:	3001      	adds	r0, #1
 80030fc:	d103      	bne.n	8003106 <_printf_common+0xb6>
 80030fe:	f04f 30ff 	mov.w	r0, #4294967295
 8003102:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003106:	3501      	adds	r5, #1
 8003108:	e7c1      	b.n	800308e <_printf_common+0x3e>
 800310a:	2030      	movs	r0, #48	; 0x30
 800310c:	18e1      	adds	r1, r4, r3
 800310e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003112:	1c5a      	adds	r2, r3, #1
 8003114:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003118:	4422      	add	r2, r4
 800311a:	3302      	adds	r3, #2
 800311c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003120:	e7c2      	b.n	80030a8 <_printf_common+0x58>
 8003122:	2301      	movs	r3, #1
 8003124:	4622      	mov	r2, r4
 8003126:	4649      	mov	r1, r9
 8003128:	4638      	mov	r0, r7
 800312a:	47c0      	blx	r8
 800312c:	3001      	adds	r0, #1
 800312e:	d0e6      	beq.n	80030fe <_printf_common+0xae>
 8003130:	3601      	adds	r6, #1
 8003132:	e7d9      	b.n	80030e8 <_printf_common+0x98>

08003134 <_printf_i>:
 8003134:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003138:	7e0f      	ldrb	r7, [r1, #24]
 800313a:	4691      	mov	r9, r2
 800313c:	2f78      	cmp	r7, #120	; 0x78
 800313e:	4680      	mov	r8, r0
 8003140:	460c      	mov	r4, r1
 8003142:	469a      	mov	sl, r3
 8003144:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003146:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800314a:	d807      	bhi.n	800315c <_printf_i+0x28>
 800314c:	2f62      	cmp	r7, #98	; 0x62
 800314e:	d80a      	bhi.n	8003166 <_printf_i+0x32>
 8003150:	2f00      	cmp	r7, #0
 8003152:	f000 80d5 	beq.w	8003300 <_printf_i+0x1cc>
 8003156:	2f58      	cmp	r7, #88	; 0x58
 8003158:	f000 80c1 	beq.w	80032de <_printf_i+0x1aa>
 800315c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003160:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003164:	e03a      	b.n	80031dc <_printf_i+0xa8>
 8003166:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800316a:	2b15      	cmp	r3, #21
 800316c:	d8f6      	bhi.n	800315c <_printf_i+0x28>
 800316e:	a101      	add	r1, pc, #4	; (adr r1, 8003174 <_printf_i+0x40>)
 8003170:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003174:	080031cd 	.word	0x080031cd
 8003178:	080031e1 	.word	0x080031e1
 800317c:	0800315d 	.word	0x0800315d
 8003180:	0800315d 	.word	0x0800315d
 8003184:	0800315d 	.word	0x0800315d
 8003188:	0800315d 	.word	0x0800315d
 800318c:	080031e1 	.word	0x080031e1
 8003190:	0800315d 	.word	0x0800315d
 8003194:	0800315d 	.word	0x0800315d
 8003198:	0800315d 	.word	0x0800315d
 800319c:	0800315d 	.word	0x0800315d
 80031a0:	080032e7 	.word	0x080032e7
 80031a4:	0800320d 	.word	0x0800320d
 80031a8:	080032a1 	.word	0x080032a1
 80031ac:	0800315d 	.word	0x0800315d
 80031b0:	0800315d 	.word	0x0800315d
 80031b4:	08003309 	.word	0x08003309
 80031b8:	0800315d 	.word	0x0800315d
 80031bc:	0800320d 	.word	0x0800320d
 80031c0:	0800315d 	.word	0x0800315d
 80031c4:	0800315d 	.word	0x0800315d
 80031c8:	080032a9 	.word	0x080032a9
 80031cc:	682b      	ldr	r3, [r5, #0]
 80031ce:	1d1a      	adds	r2, r3, #4
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	602a      	str	r2, [r5, #0]
 80031d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80031d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80031dc:	2301      	movs	r3, #1
 80031de:	e0a0      	b.n	8003322 <_printf_i+0x1ee>
 80031e0:	6820      	ldr	r0, [r4, #0]
 80031e2:	682b      	ldr	r3, [r5, #0]
 80031e4:	0607      	lsls	r7, r0, #24
 80031e6:	f103 0104 	add.w	r1, r3, #4
 80031ea:	6029      	str	r1, [r5, #0]
 80031ec:	d501      	bpl.n	80031f2 <_printf_i+0xbe>
 80031ee:	681e      	ldr	r6, [r3, #0]
 80031f0:	e003      	b.n	80031fa <_printf_i+0xc6>
 80031f2:	0646      	lsls	r6, r0, #25
 80031f4:	d5fb      	bpl.n	80031ee <_printf_i+0xba>
 80031f6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80031fa:	2e00      	cmp	r6, #0
 80031fc:	da03      	bge.n	8003206 <_printf_i+0xd2>
 80031fe:	232d      	movs	r3, #45	; 0x2d
 8003200:	4276      	negs	r6, r6
 8003202:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003206:	230a      	movs	r3, #10
 8003208:	4859      	ldr	r0, [pc, #356]	; (8003370 <_printf_i+0x23c>)
 800320a:	e012      	b.n	8003232 <_printf_i+0xfe>
 800320c:	682b      	ldr	r3, [r5, #0]
 800320e:	6820      	ldr	r0, [r4, #0]
 8003210:	1d19      	adds	r1, r3, #4
 8003212:	6029      	str	r1, [r5, #0]
 8003214:	0605      	lsls	r5, r0, #24
 8003216:	d501      	bpl.n	800321c <_printf_i+0xe8>
 8003218:	681e      	ldr	r6, [r3, #0]
 800321a:	e002      	b.n	8003222 <_printf_i+0xee>
 800321c:	0641      	lsls	r1, r0, #25
 800321e:	d5fb      	bpl.n	8003218 <_printf_i+0xe4>
 8003220:	881e      	ldrh	r6, [r3, #0]
 8003222:	2f6f      	cmp	r7, #111	; 0x6f
 8003224:	bf0c      	ite	eq
 8003226:	2308      	moveq	r3, #8
 8003228:	230a      	movne	r3, #10
 800322a:	4851      	ldr	r0, [pc, #324]	; (8003370 <_printf_i+0x23c>)
 800322c:	2100      	movs	r1, #0
 800322e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003232:	6865      	ldr	r5, [r4, #4]
 8003234:	2d00      	cmp	r5, #0
 8003236:	bfa8      	it	ge
 8003238:	6821      	ldrge	r1, [r4, #0]
 800323a:	60a5      	str	r5, [r4, #8]
 800323c:	bfa4      	itt	ge
 800323e:	f021 0104 	bicge.w	r1, r1, #4
 8003242:	6021      	strge	r1, [r4, #0]
 8003244:	b90e      	cbnz	r6, 800324a <_printf_i+0x116>
 8003246:	2d00      	cmp	r5, #0
 8003248:	d04b      	beq.n	80032e2 <_printf_i+0x1ae>
 800324a:	4615      	mov	r5, r2
 800324c:	fbb6 f1f3 	udiv	r1, r6, r3
 8003250:	fb03 6711 	mls	r7, r3, r1, r6
 8003254:	5dc7      	ldrb	r7, [r0, r7]
 8003256:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800325a:	4637      	mov	r7, r6
 800325c:	42bb      	cmp	r3, r7
 800325e:	460e      	mov	r6, r1
 8003260:	d9f4      	bls.n	800324c <_printf_i+0x118>
 8003262:	2b08      	cmp	r3, #8
 8003264:	d10b      	bne.n	800327e <_printf_i+0x14a>
 8003266:	6823      	ldr	r3, [r4, #0]
 8003268:	07de      	lsls	r6, r3, #31
 800326a:	d508      	bpl.n	800327e <_printf_i+0x14a>
 800326c:	6923      	ldr	r3, [r4, #16]
 800326e:	6861      	ldr	r1, [r4, #4]
 8003270:	4299      	cmp	r1, r3
 8003272:	bfde      	ittt	le
 8003274:	2330      	movle	r3, #48	; 0x30
 8003276:	f805 3c01 	strble.w	r3, [r5, #-1]
 800327a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800327e:	1b52      	subs	r2, r2, r5
 8003280:	6122      	str	r2, [r4, #16]
 8003282:	464b      	mov	r3, r9
 8003284:	4621      	mov	r1, r4
 8003286:	4640      	mov	r0, r8
 8003288:	f8cd a000 	str.w	sl, [sp]
 800328c:	aa03      	add	r2, sp, #12
 800328e:	f7ff fedf 	bl	8003050 <_printf_common>
 8003292:	3001      	adds	r0, #1
 8003294:	d14a      	bne.n	800332c <_printf_i+0x1f8>
 8003296:	f04f 30ff 	mov.w	r0, #4294967295
 800329a:	b004      	add	sp, #16
 800329c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032a0:	6823      	ldr	r3, [r4, #0]
 80032a2:	f043 0320 	orr.w	r3, r3, #32
 80032a6:	6023      	str	r3, [r4, #0]
 80032a8:	2778      	movs	r7, #120	; 0x78
 80032aa:	4832      	ldr	r0, [pc, #200]	; (8003374 <_printf_i+0x240>)
 80032ac:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80032b0:	6823      	ldr	r3, [r4, #0]
 80032b2:	6829      	ldr	r1, [r5, #0]
 80032b4:	061f      	lsls	r7, r3, #24
 80032b6:	f851 6b04 	ldr.w	r6, [r1], #4
 80032ba:	d402      	bmi.n	80032c2 <_printf_i+0x18e>
 80032bc:	065f      	lsls	r7, r3, #25
 80032be:	bf48      	it	mi
 80032c0:	b2b6      	uxthmi	r6, r6
 80032c2:	07df      	lsls	r7, r3, #31
 80032c4:	bf48      	it	mi
 80032c6:	f043 0320 	orrmi.w	r3, r3, #32
 80032ca:	6029      	str	r1, [r5, #0]
 80032cc:	bf48      	it	mi
 80032ce:	6023      	strmi	r3, [r4, #0]
 80032d0:	b91e      	cbnz	r6, 80032da <_printf_i+0x1a6>
 80032d2:	6823      	ldr	r3, [r4, #0]
 80032d4:	f023 0320 	bic.w	r3, r3, #32
 80032d8:	6023      	str	r3, [r4, #0]
 80032da:	2310      	movs	r3, #16
 80032dc:	e7a6      	b.n	800322c <_printf_i+0xf8>
 80032de:	4824      	ldr	r0, [pc, #144]	; (8003370 <_printf_i+0x23c>)
 80032e0:	e7e4      	b.n	80032ac <_printf_i+0x178>
 80032e2:	4615      	mov	r5, r2
 80032e4:	e7bd      	b.n	8003262 <_printf_i+0x12e>
 80032e6:	682b      	ldr	r3, [r5, #0]
 80032e8:	6826      	ldr	r6, [r4, #0]
 80032ea:	1d18      	adds	r0, r3, #4
 80032ec:	6961      	ldr	r1, [r4, #20]
 80032ee:	6028      	str	r0, [r5, #0]
 80032f0:	0635      	lsls	r5, r6, #24
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	d501      	bpl.n	80032fa <_printf_i+0x1c6>
 80032f6:	6019      	str	r1, [r3, #0]
 80032f8:	e002      	b.n	8003300 <_printf_i+0x1cc>
 80032fa:	0670      	lsls	r0, r6, #25
 80032fc:	d5fb      	bpl.n	80032f6 <_printf_i+0x1c2>
 80032fe:	8019      	strh	r1, [r3, #0]
 8003300:	2300      	movs	r3, #0
 8003302:	4615      	mov	r5, r2
 8003304:	6123      	str	r3, [r4, #16]
 8003306:	e7bc      	b.n	8003282 <_printf_i+0x14e>
 8003308:	682b      	ldr	r3, [r5, #0]
 800330a:	2100      	movs	r1, #0
 800330c:	1d1a      	adds	r2, r3, #4
 800330e:	602a      	str	r2, [r5, #0]
 8003310:	681d      	ldr	r5, [r3, #0]
 8003312:	6862      	ldr	r2, [r4, #4]
 8003314:	4628      	mov	r0, r5
 8003316:	f000 f859 	bl	80033cc <memchr>
 800331a:	b108      	cbz	r0, 8003320 <_printf_i+0x1ec>
 800331c:	1b40      	subs	r0, r0, r5
 800331e:	6060      	str	r0, [r4, #4]
 8003320:	6863      	ldr	r3, [r4, #4]
 8003322:	6123      	str	r3, [r4, #16]
 8003324:	2300      	movs	r3, #0
 8003326:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800332a:	e7aa      	b.n	8003282 <_printf_i+0x14e>
 800332c:	462a      	mov	r2, r5
 800332e:	4649      	mov	r1, r9
 8003330:	4640      	mov	r0, r8
 8003332:	6923      	ldr	r3, [r4, #16]
 8003334:	47d0      	blx	sl
 8003336:	3001      	adds	r0, #1
 8003338:	d0ad      	beq.n	8003296 <_printf_i+0x162>
 800333a:	6823      	ldr	r3, [r4, #0]
 800333c:	079b      	lsls	r3, r3, #30
 800333e:	d413      	bmi.n	8003368 <_printf_i+0x234>
 8003340:	68e0      	ldr	r0, [r4, #12]
 8003342:	9b03      	ldr	r3, [sp, #12]
 8003344:	4298      	cmp	r0, r3
 8003346:	bfb8      	it	lt
 8003348:	4618      	movlt	r0, r3
 800334a:	e7a6      	b.n	800329a <_printf_i+0x166>
 800334c:	2301      	movs	r3, #1
 800334e:	4632      	mov	r2, r6
 8003350:	4649      	mov	r1, r9
 8003352:	4640      	mov	r0, r8
 8003354:	47d0      	blx	sl
 8003356:	3001      	adds	r0, #1
 8003358:	d09d      	beq.n	8003296 <_printf_i+0x162>
 800335a:	3501      	adds	r5, #1
 800335c:	68e3      	ldr	r3, [r4, #12]
 800335e:	9903      	ldr	r1, [sp, #12]
 8003360:	1a5b      	subs	r3, r3, r1
 8003362:	42ab      	cmp	r3, r5
 8003364:	dcf2      	bgt.n	800334c <_printf_i+0x218>
 8003366:	e7eb      	b.n	8003340 <_printf_i+0x20c>
 8003368:	2500      	movs	r5, #0
 800336a:	f104 0619 	add.w	r6, r4, #25
 800336e:	e7f5      	b.n	800335c <_printf_i+0x228>
 8003370:	0800354f 	.word	0x0800354f
 8003374:	08003560 	.word	0x08003560

08003378 <memmove>:
 8003378:	4288      	cmp	r0, r1
 800337a:	b510      	push	{r4, lr}
 800337c:	eb01 0402 	add.w	r4, r1, r2
 8003380:	d902      	bls.n	8003388 <memmove+0x10>
 8003382:	4284      	cmp	r4, r0
 8003384:	4623      	mov	r3, r4
 8003386:	d807      	bhi.n	8003398 <memmove+0x20>
 8003388:	1e43      	subs	r3, r0, #1
 800338a:	42a1      	cmp	r1, r4
 800338c:	d008      	beq.n	80033a0 <memmove+0x28>
 800338e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003392:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003396:	e7f8      	b.n	800338a <memmove+0x12>
 8003398:	4601      	mov	r1, r0
 800339a:	4402      	add	r2, r0
 800339c:	428a      	cmp	r2, r1
 800339e:	d100      	bne.n	80033a2 <memmove+0x2a>
 80033a0:	bd10      	pop	{r4, pc}
 80033a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80033a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80033aa:	e7f7      	b.n	800339c <memmove+0x24>

080033ac <_sbrk_r>:
 80033ac:	b538      	push	{r3, r4, r5, lr}
 80033ae:	2300      	movs	r3, #0
 80033b0:	4d05      	ldr	r5, [pc, #20]	; (80033c8 <_sbrk_r+0x1c>)
 80033b2:	4604      	mov	r4, r0
 80033b4:	4608      	mov	r0, r1
 80033b6:	602b      	str	r3, [r5, #0]
 80033b8:	f7fd fa58 	bl	800086c <_sbrk>
 80033bc:	1c43      	adds	r3, r0, #1
 80033be:	d102      	bne.n	80033c6 <_sbrk_r+0x1a>
 80033c0:	682b      	ldr	r3, [r5, #0]
 80033c2:	b103      	cbz	r3, 80033c6 <_sbrk_r+0x1a>
 80033c4:	6023      	str	r3, [r4, #0]
 80033c6:	bd38      	pop	{r3, r4, r5, pc}
 80033c8:	200002ac 	.word	0x200002ac

080033cc <memchr>:
 80033cc:	4603      	mov	r3, r0
 80033ce:	b510      	push	{r4, lr}
 80033d0:	b2c9      	uxtb	r1, r1
 80033d2:	4402      	add	r2, r0
 80033d4:	4293      	cmp	r3, r2
 80033d6:	4618      	mov	r0, r3
 80033d8:	d101      	bne.n	80033de <memchr+0x12>
 80033da:	2000      	movs	r0, #0
 80033dc:	e003      	b.n	80033e6 <memchr+0x1a>
 80033de:	7804      	ldrb	r4, [r0, #0]
 80033e0:	3301      	adds	r3, #1
 80033e2:	428c      	cmp	r4, r1
 80033e4:	d1f6      	bne.n	80033d4 <memchr+0x8>
 80033e6:	bd10      	pop	{r4, pc}

080033e8 <memcpy>:
 80033e8:	440a      	add	r2, r1
 80033ea:	4291      	cmp	r1, r2
 80033ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80033f0:	d100      	bne.n	80033f4 <memcpy+0xc>
 80033f2:	4770      	bx	lr
 80033f4:	b510      	push	{r4, lr}
 80033f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80033fa:	4291      	cmp	r1, r2
 80033fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003400:	d1f9      	bne.n	80033f6 <memcpy+0xe>
 8003402:	bd10      	pop	{r4, pc}

08003404 <_realloc_r>:
 8003404:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003408:	4680      	mov	r8, r0
 800340a:	4614      	mov	r4, r2
 800340c:	460e      	mov	r6, r1
 800340e:	b921      	cbnz	r1, 800341a <_realloc_r+0x16>
 8003410:	4611      	mov	r1, r2
 8003412:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003416:	f7ff bc37 	b.w	8002c88 <_malloc_r>
 800341a:	b92a      	cbnz	r2, 8003428 <_realloc_r+0x24>
 800341c:	f7ff fbcc 	bl	8002bb8 <_free_r>
 8003420:	4625      	mov	r5, r4
 8003422:	4628      	mov	r0, r5
 8003424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003428:	f000 f81b 	bl	8003462 <_malloc_usable_size_r>
 800342c:	4284      	cmp	r4, r0
 800342e:	4607      	mov	r7, r0
 8003430:	d802      	bhi.n	8003438 <_realloc_r+0x34>
 8003432:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003436:	d812      	bhi.n	800345e <_realloc_r+0x5a>
 8003438:	4621      	mov	r1, r4
 800343a:	4640      	mov	r0, r8
 800343c:	f7ff fc24 	bl	8002c88 <_malloc_r>
 8003440:	4605      	mov	r5, r0
 8003442:	2800      	cmp	r0, #0
 8003444:	d0ed      	beq.n	8003422 <_realloc_r+0x1e>
 8003446:	42bc      	cmp	r4, r7
 8003448:	4622      	mov	r2, r4
 800344a:	4631      	mov	r1, r6
 800344c:	bf28      	it	cs
 800344e:	463a      	movcs	r2, r7
 8003450:	f7ff ffca 	bl	80033e8 <memcpy>
 8003454:	4631      	mov	r1, r6
 8003456:	4640      	mov	r0, r8
 8003458:	f7ff fbae 	bl	8002bb8 <_free_r>
 800345c:	e7e1      	b.n	8003422 <_realloc_r+0x1e>
 800345e:	4635      	mov	r5, r6
 8003460:	e7df      	b.n	8003422 <_realloc_r+0x1e>

08003462 <_malloc_usable_size_r>:
 8003462:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003466:	1f18      	subs	r0, r3, #4
 8003468:	2b00      	cmp	r3, #0
 800346a:	bfbc      	itt	lt
 800346c:	580b      	ldrlt	r3, [r1, r0]
 800346e:	18c0      	addlt	r0, r0, r3
 8003470:	4770      	bx	lr
	...

08003474 <_init>:
 8003474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003476:	bf00      	nop
 8003478:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800347a:	bc08      	pop	{r3}
 800347c:	469e      	mov	lr, r3
 800347e:	4770      	bx	lr

08003480 <_fini>:
 8003480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003482:	bf00      	nop
 8003484:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003486:	bc08      	pop	{r3}
 8003488:	469e      	mov	lr, r3
 800348a:	4770      	bx	lr
