Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Sun May 29 15:00:13 2022
| Host         : mecha-10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rx_tx_shell_control_sets_placed.rpt
| Design       : rx_tx_shell
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            1 |
|      6 |            1 |
|      8 |            2 |
|     10 |            1 |
|     14 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |            9 |
| Yes          | No                    | No                     |              48 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              47 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------------+---------------------------------------+------------------+----------------+
|       Clock Signal      |            Enable Signal           |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-------------------------+------------------------------------+---------------------------------------+------------------+----------------+
|  clk_ext_port_IBUF_BUFG | transmitter/Shift_Reg0_in[0]       | transmitter/Baud_Counter0             |                1 |              1 |
|  clk_ext_port_IBUF_BUFG | receiver/bit_count[3]_i_2_n_0      | receiver/bit_count[3]_i_1_n_0         |                2 |              4 |
|  clk_ext_port_IBUF_BUFG |                                    |                                       |                5 |              6 |
|  clk_ext_port_IBUF_BUFG | transmitter/Shift_Reg0_in[0]       |                                       |                2 |              8 |
|  clk_ext_port_IBUF_BUFG | receiver/E[0]                      |                                       |                3 |              8 |
|  clk_ext_port_IBUF_BUFG | receiver/shift_register[9]_i_2_n_0 | receiver/register_reset               |                2 |             10 |
|  clk_ext_port_IBUF_BUFG |                                    | receiver/baud_count[0]_i_1_n_0        |                4 |             14 |
|  clk_ext_port_IBUF_BUFG |                                    | transmitter/Baud_Counter0             |                5 |             14 |
|  clk_ext_port_IBUF_BUFG | transmitter/q_size[0]_i_1_n_0      |                                       |                8 |             32 |
|  clk_ext_port_IBUF_BUFG | transmitter/num_bits_sent_0        | transmitter/num_bits_sent[31]_i_1_n_0 |                9 |             32 |
+-------------------------+------------------------------------+---------------------------------------+------------------+----------------+


