INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/Day_1_Pematangan_FPGA_konsep_dasar/Day_1_Pematangan_FPGA_konsep_dasar.srcs/sources_1/new/DAY_1_OR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DAY_1_OR'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/Day_1_Pematangan_FPGA_konsep_dasar/Day_1_Pematangan_FPGA_konsep_dasar.srcs/sim_1/new/TB_OR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_OR'
