# Definitional proc to organize widgets for parameters.
proc init_gui { IPINST } {
  ipgui::add_param $IPINST -name "Component_Name"
  #Adding Page
  set Page_0 [ipgui::add_page $IPINST -name "Page 0"]
  set TIME_WIDTH [ipgui::add_param $IPINST -name "TIME_WIDTH" -parent ${Page_0}]
  set_property tooltip {Time Width (40 bit := 30h @ 10MHz)} ${TIME_WIDTH}
  ipgui::add_param $IPINST -name "MAX_SAMPLES" -parent ${Page_0}
  set C_S00_AXI_ADDR_WIDTH [ipgui::add_param $IPINST -name "C_S00_AXI_ADDR_WIDTH" -parent ${Page_0}]
  set_property tooltip {Width of S_AXI address bus} ${C_S00_AXI_ADDR_WIDTH}
  ipgui::add_param $IPINST -name "C_S00_AXI_BASEADDR" -parent ${Page_0}
  ipgui::add_param $IPINST -name "C_S00_AXI_HIGHADDR" -parent ${Page_0}


}

proc update_PARAM_VALUE.HEADER_SIZE { PARAM_VALUE.HEADER_SIZE } {
	# Procedure called to update HEADER_SIZE when any of the dependent parameters in the arguments change
}

proc validate_PARAM_VALUE.HEADER_SIZE { PARAM_VALUE.HEADER_SIZE } {
	# Procedure called to validate HEADER_SIZE
	return true
}

proc update_PARAM_VALUE.MAX_SAMPLES { PARAM_VALUE.MAX_SAMPLES } {
	# Procedure called to update MAX_SAMPLES when any of the dependent parameters in the arguments change
}

proc validate_PARAM_VALUE.MAX_SAMPLES { PARAM_VALUE.MAX_SAMPLES } {
	# Procedure called to validate MAX_SAMPLES
	return true
}

proc update_PARAM_VALUE.TIME_WIDTH { PARAM_VALUE.TIME_WIDTH } {
	# Procedure called to update TIME_WIDTH when any of the dependent parameters in the arguments change
}

proc validate_PARAM_VALUE.TIME_WIDTH { PARAM_VALUE.TIME_WIDTH } {
	# Procedure called to validate TIME_WIDTH
	return true
}

proc update_PARAM_VALUE.C_S00_AXI_DATA_WIDTH { PARAM_VALUE.C_S00_AXI_DATA_WIDTH } {
	# Procedure called to update C_S00_AXI_DATA_WIDTH when any of the dependent parameters in the arguments change
}

proc validate_PARAM_VALUE.C_S00_AXI_DATA_WIDTH { PARAM_VALUE.C_S00_AXI_DATA_WIDTH } {
	# Procedure called to validate C_S00_AXI_DATA_WIDTH
	return true
}

proc update_PARAM_VALUE.C_S00_AXI_ADDR_WIDTH { PARAM_VALUE.C_S00_AXI_ADDR_WIDTH } {
	# Procedure called to update C_S00_AXI_ADDR_WIDTH when any of the dependent parameters in the arguments change
}

proc validate_PARAM_VALUE.C_S00_AXI_ADDR_WIDTH { PARAM_VALUE.C_S00_AXI_ADDR_WIDTH } {
	# Procedure called to validate C_S00_AXI_ADDR_WIDTH
	return true
}

proc update_PARAM_VALUE.C_S00_AXI_BASEADDR { PARAM_VALUE.C_S00_AXI_BASEADDR } {
	# Procedure called to update C_S00_AXI_BASEADDR when any of the dependent parameters in the arguments change
}

proc validate_PARAM_VALUE.C_S00_AXI_BASEADDR { PARAM_VALUE.C_S00_AXI_BASEADDR } {
	# Procedure called to validate C_S00_AXI_BASEADDR
	return true
}

proc update_PARAM_VALUE.C_S00_AXI_HIGHADDR { PARAM_VALUE.C_S00_AXI_HIGHADDR } {
	# Procedure called to update C_S00_AXI_HIGHADDR when any of the dependent parameters in the arguments change
}

proc validate_PARAM_VALUE.C_S00_AXI_HIGHADDR { PARAM_VALUE.C_S00_AXI_HIGHADDR } {
	# Procedure called to validate C_S00_AXI_HIGHADDR
	return true
}


proc update_MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH { MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH PARAM_VALUE.C_S00_AXI_DATA_WIDTH } {
	# Procedure called to set VHDL generic/Verilog parameter value(s) based on TCL parameter value
	set_property value [get_property value ${PARAM_VALUE.C_S00_AXI_DATA_WIDTH}] ${MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH}
}

proc update_MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH { MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH PARAM_VALUE.C_S00_AXI_ADDR_WIDTH } {
	# Procedure called to set VHDL generic/Verilog parameter value(s) based on TCL parameter value
	set_property value [get_property value ${PARAM_VALUE.C_S00_AXI_ADDR_WIDTH}] ${MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH}
}

proc update_MODELPARAM_VALUE.MAX_SAMPLES { MODELPARAM_VALUE.MAX_SAMPLES PARAM_VALUE.MAX_SAMPLES } {
	# Procedure called to set VHDL generic/Verilog parameter value(s) based on TCL parameter value
	set_property value [get_property value ${PARAM_VALUE.MAX_SAMPLES}] ${MODELPARAM_VALUE.MAX_SAMPLES}
}

proc update_MODELPARAM_VALUE.HEADER_SIZE { MODELPARAM_VALUE.HEADER_SIZE PARAM_VALUE.HEADER_SIZE } {
	# Procedure called to set VHDL generic/Verilog parameter value(s) based on TCL parameter value
	set_property value [get_property value ${PARAM_VALUE.HEADER_SIZE}] ${MODELPARAM_VALUE.HEADER_SIZE}
}

proc update_MODELPARAM_VALUE.TIME_WIDTH { MODELPARAM_VALUE.TIME_WIDTH PARAM_VALUE.TIME_WIDTH } {
	# Procedure called to set VHDL generic/Verilog parameter value(s) based on TCL parameter value
	set_property value [get_property value ${PARAM_VALUE.TIME_WIDTH}] ${MODELPARAM_VALUE.TIME_WIDTH}
}

