Info: Starting: Create simulation model
Info: qsys-generate /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading CPU3/CPU1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CPU1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: CPU1: Generating CPU1 "CPU1" for SIM_VERILOG
Info: jtag_uart_0: Starting RTL generation for module 'CPU1_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/steph/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/steph/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPU1_jtag_uart_0 --dir=/tmp/alt9952_7858113111077710962.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/steph/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9952_7858113111077710962.dir/0002_jtag_uart_0_gen//CPU1_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9952_7858113111077710962.dir/0002_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'CPU1_jtag_uart_0'
Info: jtag_uart_0: "CPU1" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "CPU1" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'CPU1_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/steph/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/steph/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPU1_onchip_memory2_0 --dir=/tmp/alt9952_7858113111077710962.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/home/steph/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9952_7858113111077710962.dir/0003_onchip_memory2_0_gen//CPU1_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9952_7858113111077710962.dir/0003_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'CPU1_onchip_memory2_0'
Info: onchip_memory2_0: "CPU1" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'CPU1_pio_0'
Info: pio_0:   Generation command is [exec /home/steph/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/steph/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU1_pio_0 --dir=/tmp/alt9952_7858113111077710962.dir/0004_pio_0_gen/ --quartus_dir=/home/steph/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9952_7858113111077710962.dir/0004_pio_0_gen//CPU1_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9952_7858113111077710962.dir/0004_pio_0_gen/  ]
Info: pio_0: Done RTL generation for module 'CPU1_pio_0'
Info: pio_0: "CPU1" instantiated altera_avalon_pio "pio_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "CPU1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "CPU1" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "CPU1" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'CPU1_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /home/steph/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/steph/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CPU1_nios2_gen2_0_cpu --dir=/tmp/alt9952_7858113111077710962.dir/0007_cpu_gen/ --quartus_bindir=/home/steph/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9952_7858113111077710962.dir/0007_cpu_gen//CPU1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9952_7858113111077710962.dir/0007_cpu_gen/  ]
Info: cpu: # 2024.08.17 09:46:23 (*) Starting Nios II generation
Info: cpu: # 2024.08.17 09:46:23 (*)   Checking for plaintext license.
Info: cpu: # 2024.08.17 09:46:23 (*)   Couldn't query license setup in Quartus directory /home/steph/intelFPGA_lite/18.1/quartus/linux64/
Info: cpu: # 2024.08.17 09:46:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.08.17 09:46:23 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.08.17 09:46:23 (*)   Plaintext license not found.
Info: cpu: # 2024.08.17 09:46:23 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.08.17 09:46:23 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.08.17 09:46:23 (*)   Creating all objects for CPU
Info: cpu: # 2024.08.17 09:46:24 (*)   Creating '/tmp/alt9952_7858113111077710962.dir/0007_cpu_gen//CPU1_nios2_gen2_0_cpu_nios2_waves.do'
Info: cpu: # 2024.08.17 09:46:24 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.08.17 09:46:24 (*)   Creating plain-text RTL
Info: cpu: # 2024.08.17 09:46:25 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'CPU1_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: CPU1: Done "CPU1" with 22 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/CPU1.spd --output-directory=/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/CPU1.spd --output-directory=/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	21 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1.qsys --block-symbol-file --output-directory=/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1 --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading CPU3/CPU1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CPU1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1.qsys --synthesis=VERILOG --output-directory=/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading CPU3/CPU1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CPU1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: CPU1: Generating CPU1 "CPU1" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'CPU1_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/steph/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/steph/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPU1_jtag_uart_0 --dir=/tmp/alt9952_7858113111077710962.dir/0021_jtag_uart_0_gen/ --quartus_dir=/home/steph/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9952_7858113111077710962.dir/0021_jtag_uart_0_gen//CPU1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'CPU1_jtag_uart_0'
Info: jtag_uart_0: "CPU1" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "CPU1" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'CPU1_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/steph/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/steph/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPU1_onchip_memory2_0 --dir=/tmp/alt9952_7858113111077710962.dir/0022_onchip_memory2_0_gen/ --quartus_dir=/home/steph/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9952_7858113111077710962.dir/0022_onchip_memory2_0_gen//CPU1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'CPU1_onchip_memory2_0'
Info: onchip_memory2_0: "CPU1" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'CPU1_pio_0'
Info: pio_0:   Generation command is [exec /home/steph/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/steph/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU1_pio_0 --dir=/tmp/alt9952_7858113111077710962.dir/0023_pio_0_gen/ --quartus_dir=/home/steph/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9952_7858113111077710962.dir/0023_pio_0_gen//CPU1_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'CPU1_pio_0'
Info: pio_0: "CPU1" instantiated altera_avalon_pio "pio_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "CPU1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "CPU1" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "CPU1" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'CPU1_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /home/steph/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/steph/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CPU1_nios2_gen2_0_cpu --dir=/tmp/alt9952_7858113111077710962.dir/0026_cpu_gen/ --quartus_bindir=/home/steph/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9952_7858113111077710962.dir/0026_cpu_gen//CPU1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.08.17 09:46:29 (*) Starting Nios II generation
Info: cpu: # 2024.08.17 09:46:29 (*)   Checking for plaintext license.
Info: cpu: # 2024.08.17 09:46:30 (*)   Couldn't query license setup in Quartus directory /home/steph/intelFPGA_lite/18.1/quartus/linux64/
Info: cpu: # 2024.08.17 09:46:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.08.17 09:46:30 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.08.17 09:46:30 (*)   Plaintext license not found.
Info: cpu: # 2024.08.17 09:46:30 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.08.17 09:46:30 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.08.17 09:46:30 (*)   Creating all objects for CPU
Info: cpu: # 2024.08.17 09:46:30 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.08.17 09:46:30 (*)   Creating plain-text RTL
Info: cpu: # 2024.08.17 09:46:31 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'CPU1_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: CPU1: Done "CPU1" with 22 modules, 35 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
