Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Nov  2 15:51:44 2025
| Host         : rsws08.kaust.edu.sa running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file game_top_control_sets_placed.rpt
| Design       : game_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              85 |           39 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              30 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------+-----------------------+------------------+----------------+--------------+
|         Clock Signal         |  Enable Signal  |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+-----------------+-----------------------+------------------+----------------+--------------+
|  instance_name/inst/clk_out1 | vga/vcount_0    | vga/vcount[9]_i_1_n_0 |                4 |              9 |         2.25 |
|  instance_name/inst/clk_out1 |                 | vga/curr_y[9]_i_1_n_0 |                4 |             10 |         2.50 |
|  instance_name/inst/clk_out1 |                 | vga/vcount_0          |                4 |             10 |         2.50 |
|  instance_name/inst/clk_out1 | green_car/y_pos | green_car/SR[0]       |                6 |             10 |         1.67 |
|  instance_name/inst/clk_out1 | green_car/x_pos | green_car/SR[0]       |                5 |             11 |         2.20 |
|  instance_name/inst/clk_out1 |                 | vga/p_0_in            |                5 |             12 |         2.40 |
|  instance_name/inst/clk_out1 |                 |                       |               18 |             39 |         2.17 |
|  instance_name/inst/clk_out1 |                 | green_car/SR[0]       |               26 |             53 |         2.04 |
+------------------------------+-----------------+-----------------------+------------------+----------------+--------------+


