 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : adder_carry_ref
Version: T-2022.03-SP2
Date   : Mon May 12 02:38:46 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: b[1] (input port)
  Endpoint: sum[7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_carry_ref    5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  b[1] (in)                                               0.00      0.00       0.00 f
  b[1] (net)                                    3                   0.00       0.00 f
  adder_gen_1__u_adder_U5/Z (XOR2_X1)                     0.01      0.07       0.07 f
  adder_gen_1__u_adder_n4 (net)                 1                   0.00       0.07 f
  adder_gen_1__u_adder_U2/ZN (AOI21_X1)                   0.02      0.04       0.12 r
  adder_gen_1__u_adder_n5 (net)                 1                   0.00       0.12 r
  adder_gen_1__u_adder_U6/ZN (INV_X1)                     0.01      0.02       0.14 f
  c[1] (net)                                    2                   0.00       0.14 f
  adder_gen_2__u_adder_U1/ZN (AOI21_X1)                   0.02      0.04       0.18 r
  adder_gen_2__u_adder_n4 (net)                 1                   0.00       0.18 r
  adder_gen_2__u_adder_U5/ZN (INV_X1)                     0.01      0.02       0.21 f
  c[2] (net)                                    2                   0.00       0.21 f
  adder_gen_3__u_adder_U1/ZN (AOI21_X1)                   0.02      0.04       0.25 r
  adder_gen_3__u_adder_n4 (net)                 1                   0.00       0.25 r
  adder_gen_3__u_adder_U5/ZN (INV_X1)                     0.01      0.02       0.27 f
  c[3] (net)                                    2                   0.00       0.27 f
  adder_gen_4__u_adder_U1/ZN (AOI21_X1)                   0.02      0.04       0.31 r
  adder_gen_4__u_adder_n4 (net)                 1                   0.00       0.31 r
  adder_gen_4__u_adder_U5/ZN (INV_X1)                     0.01      0.02       0.33 f
  c[4] (net)                                    2                   0.00       0.33 f
  adder_gen_5__u_adder_U4/ZN (INV_X1)                     0.01      0.03       0.36 r
  adder_gen_5__u_adder_n3 (net)                 1                   0.00       0.36 r
  adder_gen_5__u_adder_U2/ZN (OAI21_X1)                   0.01      0.03       0.39 f
  c[5] (net)                                    2                   0.00       0.39 f
  adder_gen_6__u_adder_U4/ZN (INV_X1)                     0.01      0.03       0.42 r
  adder_gen_6__u_adder_n3 (net)                 1                   0.00       0.42 r
  adder_gen_6__u_adder_U2/ZN (OAI21_X1)                   0.01      0.03       0.45 f
  c[6] (net)                                    2                   0.00       0.45 f
  u_adder1_U1/ZN (XNOR2_X1)                               0.01      0.05       0.50 f
  sum[7] (net)                                  1                   0.00       0.50 f
  sum[7] (out)                                            0.01      0.00       0.50 f
  data arrival time                                                            0.50

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.40


  Startpoint: b[1] (input port)
  Endpoint: cout (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_carry_ref    5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  b[1] (in)                                               0.00      0.00       0.00 f
  b[1] (net)                                    3                   0.00       0.00 f
  adder_gen_1__u_adder_U5/Z (XOR2_X1)                     0.01      0.07       0.07 f
  adder_gen_1__u_adder_n4 (net)                 1                   0.00       0.07 f
  adder_gen_1__u_adder_U2/ZN (AOI21_X1)                   0.02      0.04       0.12 r
  adder_gen_1__u_adder_n5 (net)                 1                   0.00       0.12 r
  adder_gen_1__u_adder_U6/ZN (INV_X1)                     0.01      0.02       0.14 f
  c[1] (net)                                    2                   0.00       0.14 f
  adder_gen_2__u_adder_U1/ZN (AOI21_X1)                   0.02      0.04       0.18 r
  adder_gen_2__u_adder_n4 (net)                 1                   0.00       0.18 r
  adder_gen_2__u_adder_U5/ZN (INV_X1)                     0.01      0.02       0.21 f
  c[2] (net)                                    2                   0.00       0.21 f
  adder_gen_3__u_adder_U1/ZN (AOI21_X1)                   0.02      0.04       0.25 r
  adder_gen_3__u_adder_n4 (net)                 1                   0.00       0.25 r
  adder_gen_3__u_adder_U5/ZN (INV_X1)                     0.01      0.02       0.27 f
  c[3] (net)                                    2                   0.00       0.27 f
  adder_gen_4__u_adder_U1/ZN (AOI21_X1)                   0.02      0.04       0.31 r
  adder_gen_4__u_adder_n4 (net)                 1                   0.00       0.31 r
  adder_gen_4__u_adder_U5/ZN (INV_X1)                     0.01      0.02       0.33 f
  c[4] (net)                                    2                   0.00       0.33 f
  adder_gen_5__u_adder_U4/ZN (INV_X1)                     0.01      0.03       0.36 r
  adder_gen_5__u_adder_n3 (net)                 1                   0.00       0.36 r
  adder_gen_5__u_adder_U2/ZN (OAI21_X1)                   0.01      0.03       0.39 f
  c[5] (net)                                    2                   0.00       0.39 f
  adder_gen_6__u_adder_U4/ZN (INV_X1)                     0.01      0.03       0.42 r
  adder_gen_6__u_adder_n3 (net)                 1                   0.00       0.42 r
  adder_gen_6__u_adder_U2/ZN (OAI21_X1)                   0.01      0.03       0.45 f
  c[6] (net)                                    2                   0.00       0.45 f
  u_adder1_U4/ZN (INV_X1)                                 0.01      0.03       0.48 r
  u_adder1_n3 (net)                             1                   0.00       0.48 r
  u_adder1_U6/ZN (OAI22_X1)                               0.01      0.02       0.50 f
  cout (net)                                    1                   0.00       0.50 f
  cout (out)                                              0.01      0.00       0.50 f
  data arrival time                                                            0.50

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.40


  Startpoint: b[1] (input port)
  Endpoint: sum[6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_carry_ref    5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  b[1] (in)                                               0.00      0.00       0.00 f
  b[1] (net)                                    3                   0.00       0.00 f
  adder_gen_1__u_adder_U5/Z (XOR2_X1)                     0.01      0.07       0.07 f
  adder_gen_1__u_adder_n4 (net)                 1                   0.00       0.07 f
  adder_gen_1__u_adder_U2/ZN (AOI21_X1)                   0.02      0.04       0.12 r
  adder_gen_1__u_adder_n5 (net)                 1                   0.00       0.12 r
  adder_gen_1__u_adder_U6/ZN (INV_X1)                     0.01      0.02       0.14 f
  c[1] (net)                                    2                   0.00       0.14 f
  adder_gen_2__u_adder_U1/ZN (AOI21_X1)                   0.02      0.04       0.18 r
  adder_gen_2__u_adder_n4 (net)                 1                   0.00       0.18 r
  adder_gen_2__u_adder_U5/ZN (INV_X1)                     0.01      0.02       0.21 f
  c[2] (net)                                    2                   0.00       0.21 f
  adder_gen_3__u_adder_U1/ZN (AOI21_X1)                   0.02      0.04       0.25 r
  adder_gen_3__u_adder_n4 (net)                 1                   0.00       0.25 r
  adder_gen_3__u_adder_U5/ZN (INV_X1)                     0.01      0.02       0.27 f
  c[3] (net)                                    2                   0.00       0.27 f
  adder_gen_4__u_adder_U1/ZN (AOI21_X1)                   0.02      0.04       0.31 r
  adder_gen_4__u_adder_n4 (net)                 1                   0.00       0.31 r
  adder_gen_4__u_adder_U5/ZN (INV_X1)                     0.01      0.02       0.33 f
  c[4] (net)                                    2                   0.00       0.33 f
  adder_gen_5__u_adder_U4/ZN (INV_X1)                     0.01      0.03       0.36 r
  adder_gen_5__u_adder_n3 (net)                 1                   0.00       0.36 r
  adder_gen_5__u_adder_U2/ZN (OAI21_X1)                   0.01      0.03       0.39 f
  c[5] (net)                                    2                   0.00       0.39 f
  adder_gen_6__u_adder_U6/Z (CLKBUF_X1)                   0.01      0.04       0.43 f
  adder_gen_6__u_adder_n5 (net)                 1                   0.00       0.43 f
  adder_gen_6__u_adder_U7/Z (XOR2_X1)                     0.01      0.06       0.49 f
  sum[6] (net)                                  1                   0.00       0.49 f
  sum[6] (out)                                            0.01      0.00       0.49 f
  data arrival time                                                            0.49

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.49
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.39


  Startpoint: b[1] (input port)
  Endpoint: sum[5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_carry_ref    5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  b[1] (in)                                               0.00      0.00       0.00 f
  b[1] (net)                                    3                   0.00       0.00 f
  adder_gen_1__u_adder_U5/Z (XOR2_X1)                     0.01      0.07       0.07 f
  adder_gen_1__u_adder_n4 (net)                 1                   0.00       0.07 f
  adder_gen_1__u_adder_U2/ZN (AOI21_X1)                   0.02      0.04       0.12 r
  adder_gen_1__u_adder_n5 (net)                 1                   0.00       0.12 r
  adder_gen_1__u_adder_U6/ZN (INV_X1)                     0.01      0.02       0.14 f
  c[1] (net)                                    2                   0.00       0.14 f
  adder_gen_2__u_adder_U1/ZN (AOI21_X1)                   0.02      0.04       0.18 r
  adder_gen_2__u_adder_n4 (net)                 1                   0.00       0.18 r
  adder_gen_2__u_adder_U5/ZN (INV_X1)                     0.01      0.02       0.21 f
  c[2] (net)                                    2                   0.00       0.21 f
  adder_gen_3__u_adder_U1/ZN (AOI21_X1)                   0.02      0.04       0.25 r
  adder_gen_3__u_adder_n4 (net)                 1                   0.00       0.25 r
  adder_gen_3__u_adder_U5/ZN (INV_X1)                     0.01      0.02       0.27 f
  c[3] (net)                                    2                   0.00       0.27 f
  adder_gen_4__u_adder_U1/ZN (AOI21_X1)                   0.02      0.04       0.31 r
  adder_gen_4__u_adder_n4 (net)                 1                   0.00       0.31 r
  adder_gen_4__u_adder_U5/ZN (INV_X1)                     0.01      0.02       0.33 f
  c[4] (net)                                    2                   0.00       0.33 f
  adder_gen_5__u_adder_U6/Z (CLKBUF_X1)                   0.01      0.04       0.37 f
  adder_gen_5__u_adder_n5 (net)                 1                   0.00       0.37 f
  adder_gen_5__u_adder_U7/Z (XOR2_X1)                     0.01      0.06       0.44 f
  sum[5] (net)                                  1                   0.00       0.44 f
  sum[5] (out)                                            0.01      0.00       0.44 f
  data arrival time                                                            0.44

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.44
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.34


  Startpoint: b[1] (input port)
  Endpoint: sum[4] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_carry_ref    5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  b[1] (in)                                               0.00      0.00       0.00 f
  b[1] (net)                                    3                   0.00       0.00 f
  adder_gen_1__u_adder_U5/Z (XOR2_X1)                     0.01      0.07       0.07 f
  adder_gen_1__u_adder_n4 (net)                 1                   0.00       0.07 f
  adder_gen_1__u_adder_U2/ZN (AOI21_X1)                   0.02      0.04       0.12 r
  adder_gen_1__u_adder_n5 (net)                 1                   0.00       0.12 r
  adder_gen_1__u_adder_U6/ZN (INV_X1)                     0.01      0.02       0.14 f
  c[1] (net)                                    2                   0.00       0.14 f
  adder_gen_2__u_adder_U1/ZN (AOI21_X1)                   0.02      0.04       0.18 r
  adder_gen_2__u_adder_n4 (net)                 1                   0.00       0.18 r
  adder_gen_2__u_adder_U5/ZN (INV_X1)                     0.01      0.02       0.21 f
  c[2] (net)                                    2                   0.00       0.21 f
  adder_gen_3__u_adder_U1/ZN (AOI21_X1)                   0.02      0.04       0.25 r
  adder_gen_3__u_adder_n4 (net)                 1                   0.00       0.25 r
  adder_gen_3__u_adder_U5/ZN (INV_X1)                     0.01      0.02       0.27 f
  c[3] (net)                                    2                   0.00       0.27 f
  adder_gen_4__u_adder_U4/Z (CLKBUF_X1)                   0.01      0.04       0.31 f
  adder_gen_4__u_adder_n3 (net)                 1                   0.00       0.31 f
  adder_gen_4__u_adder_U6/Z (XOR2_X1)                     0.01      0.06       0.37 f
  sum[4] (net)                                  1                   0.00       0.37 f
  sum[4] (out)                                            0.01      0.00       0.37 f
  data arrival time                                                            0.37

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.27


  Startpoint: b[1] (input port)
  Endpoint: sum[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_carry_ref    5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  b[1] (in)                                               0.00      0.00       0.00 f
  b[1] (net)                                    3                   0.00       0.00 f
  adder_gen_1__u_adder_U5/Z (XOR2_X1)                     0.01      0.07       0.07 f
  adder_gen_1__u_adder_n4 (net)                 1                   0.00       0.07 f
  adder_gen_1__u_adder_U2/ZN (AOI21_X1)                   0.02      0.04       0.12 r
  adder_gen_1__u_adder_n5 (net)                 1                   0.00       0.12 r
  adder_gen_1__u_adder_U6/ZN (INV_X1)                     0.01      0.02       0.14 f
  c[1] (net)                                    2                   0.00       0.14 f
  adder_gen_2__u_adder_U1/ZN (AOI21_X1)                   0.02      0.04       0.18 r
  adder_gen_2__u_adder_n4 (net)                 1                   0.00       0.18 r
  adder_gen_2__u_adder_U5/ZN (INV_X1)                     0.01      0.02       0.21 f
  c[2] (net)                                    2                   0.00       0.21 f
  adder_gen_3__u_adder_U2/Z (CLKBUF_X1)                   0.01      0.04       0.24 f
  adder_gen_3__u_adder_n1 (net)                 1                   0.00       0.24 f
  adder_gen_3__u_adder_U6/Z (XOR2_X1)                     0.01      0.06       0.31 f
  sum[3] (net)                                  1                   0.00       0.31 f
  sum[3] (out)                                            0.01      0.00       0.31 f
  data arrival time                                                            0.31

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.31
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.21


  Startpoint: b[1] (input port)
  Endpoint: sum[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_carry_ref    5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  b[1] (in)                                               0.00      0.00       0.00 f
  b[1] (net)                                    3                   0.00       0.00 f
  adder_gen_1__u_adder_U5/Z (XOR2_X1)                     0.01      0.07       0.07 f
  adder_gen_1__u_adder_n4 (net)                 1                   0.00       0.07 f
  adder_gen_1__u_adder_U2/ZN (AOI21_X1)                   0.02      0.04       0.12 r
  adder_gen_1__u_adder_n5 (net)                 1                   0.00       0.12 r
  adder_gen_1__u_adder_U6/ZN (INV_X1)                     0.01      0.02       0.14 f
  c[1] (net)                                    2                   0.00       0.14 f
  adder_gen_2__u_adder_U2/Z (CLKBUF_X1)                   0.01      0.04       0.18 f
  adder_gen_2__u_adder_n1 (net)                 1                   0.00       0.18 f
  adder_gen_2__u_adder_U6/Z (XOR2_X1)                     0.01      0.06       0.24 f
  sum[2] (net)                                  1                   0.00       0.24 f
  sum[2] (out)                                            0.01      0.00       0.24 f
  data arrival time                                                            0.24

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.24
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.14


  Startpoint: a[0] (input port)
  Endpoint: sum[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_carry_ref    5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  a[0] (in)                                               0.00      0.00       0.00 f
  a[0] (net)                                    3                   0.00       0.00 f
  u_adder0_U5/ZN (OAI21_X1)                               0.02      0.04       0.04 r
  u_adder0_n3 (net)                             1                   0.00       0.04 r
  u_adder0_U4/ZN (NAND2_X1)                               0.01      0.03       0.07 f
  c[0] (net)                                    2                   0.00       0.07 f
  adder_gen_1__u_adder_U4/Z (CLKBUF_X1)                   0.01      0.04       0.11 f
  adder_gen_1__u_adder_n3 (net)                 1                   0.00       0.11 f
  adder_gen_1__u_adder_U7/Z (XOR2_X1)                     0.01      0.06       0.18 f
  sum[1] (net)                                  1                   0.00       0.18 f
  sum[1] (out)                                            0.01      0.00       0.18 f
  data arrival time                                                            0.18

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.18
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: cin (input port)
  Endpoint: sum[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_carry_ref    5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  cin (in)                                 0.00      0.00       0.00 r
  cin (net)                      2                   0.00       0.00 r
  u_adder0_U2/ZN (XNOR2_X1)                0.02      0.06       0.06 r
  u_adder0_n1 (net)              1                   0.00       0.06 r
  u_adder0_U1/ZN (XNOR2_X1)                0.01      0.06       0.12 r
  sum[0] (net)                   1                   0.00       0.12 r
  sum[0] (out)                             0.01      0.00       0.12 r
  data arrival time                                             0.12

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.12
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.02


1
