Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 17:53:44 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             325 |          126 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             133 |           42 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------+--------------------------+------------------+----------------+
| Clock Signal |       Enable Signal      |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+--------------+--------------------------+--------------------------+------------------+----------------+
|  clk         | fsm5/k0_write_en         |                          |                1 |              1 |
|  clk         | fsm5/k0_write_en         | fsm5/done_reg_0          |                1 |              3 |
|  clk         | fsm2/j20_write_en        | fsm2/done_reg            |                1 |              4 |
|  clk         | fsm0/j0_write_en         | fsm0/done_reg            |                1 |              4 |
|  clk         | fsm6/E[0]                |                          |                1 |              4 |
|  clk         |                          |                          |               18 |             23 |
|  clk         | fsm1/fsm1_write_en       | fsm1/out[31]_i_1_n_0     |                8 |             29 |
|  clk         | fsm4/fsm3_write_en       | fsm3/out[31]_i_1_n_0     |               14 |             29 |
|  clk         | fsm1/fsm0_write_en       | fsm0/out[31]_i_1__10_n_0 |                8 |             32 |
|  clk         | fsm0/C_i_j0_write_en     |                          |               16 |             32 |
|  clk         | fsm0/CWrite00_write_en   |                          |                8 |             32 |
|  clk         | fsm0/betaRead00_write_en |                          |               14 |             32 |
|  clk         | fsm4/fsm2_write_en       | fsm2/out[31]_i_1__6_n_0  |                9 |             32 |
|  clk         | fsm3/B_i_k0_write_en     |                          |               13 |             32 |
|  clk         | fsm2/out_reg[2]_0        |                          |               13 |             32 |
|  clk         | fsm2/CWrite10_write_en   |                          |                8 |             32 |
|  clk         | fsm2/A_j2_k0_write_en    |                          |               15 |             32 |
|  clk         | fsm2/C_i_j20_write_en    |                          |                8 |             32 |
|  clk         | fsm2/BRead00_write_en    |                          |               14 |             32 |
|  clk         | fsm2/ARead00_write_en    |                          |               15 |             32 |
+--------------+--------------------------+--------------------------+------------------+----------------+


