<HTML>
<HEAD>
<TITLE>RTW Report - Arithmetic_Logical_Unit_8_bit.vhd </TITLE>
<STYLE> .LN { font-style: italic; color: #888888 } </STYLE>
<STYLE> .CT { font-style: italic; color: #117755 } </STYLE>
<STYLE> .PP { font-style: bold;   color: #992211 } </STYLE>
<STYLE> .KW { font-style: bold;   color: #112266 } </STYLE>
<STYLE> .DT { font-style: bold;   color: #112266 } </STYLE>
<SCRIPT language="JavaScript" type="text/javascript">
<!--
function rtwHilite(aBlock,aParentSID) {
 aParentSID = "";
 try {
    window.location.href="matlab: if ~isempty(which('private/rtwbindmodel')), rtwprivate rtwbindmodel 'M:\\rtes_workspace\\matlab2vhdl\\matlab_model\\hdlcodercpu_eml.mdl' 'M:\\rtes_workspace\\matlab2vhdl\\matlab_model\\hdlsrc' 'hdl', end; rtwprivate code2model "+aBlock+" "+aParentSID+";"
 } catch (e) { 
 }
} // end rtwHilite
//-->
</SCRIPT>
</HEAD>
<BODY BGCOLOR="#eeeeee" TEXT="#1122aa" ONLOAD="if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window);}">
<P>
<TABLE BORDER="0" CELLSPACING="0" CELLPADDING="6" WIDTH="100%" HEIGHT="100%"><TR><TD WIDTH="100%" VALIGN="top" BGCOLOR="#ffffff">
<H4>File: <A HREF="file:///M:\rtes_workspace\matlab2vhdl\matlab_model\hdlsrc\Arithmetic_Logical_Unit_8_bit.vhd" TARGET="rtwreport_document_frame">M:\rtes_workspace\matlab2vhdl\matlab_model\hdlsrc\Arithmetic_Logical_Unit_8_bit.vhd</A></H4>
<PRE id="RTWcode">
<SPAN><A CLASS="LN" NAME="1">    1   </A><SPAN CLASS="CT">-- -------------------------------------------------------------</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="2">    2   </A><SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="3">    3   </A><SPAN CLASS="CT">-- File Name: hdlsrc\Arithmetic_Logical_Unit_8_bit.vhd</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="4">    4   </A><SPAN CLASS="CT">-- Created: 2014-02-20 13:28:28</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="5">    5   </A><SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="6">    6   </A><SPAN CLASS="CT">-- Generated by MATLAB 7.12 and Simulink HDL Coder 2.1</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="7">    7   </A><SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="8">    8   </A><SPAN CLASS="CT">-- -------------------------------------------------------------</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="9">    9   </A>
</SPAN><SPAN><A CLASS="LN" NAME="10">   10   </A>
</SPAN><SPAN><A CLASS="LN" NAME="11">   11   </A><SPAN CLASS="CT">-- -------------------------------------------------------------</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="12">   12   </A><SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="13">   13   </A><SPAN CLASS="CT">-- Module: Arithmetic_Logical_Unit_8_bit</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="14">   14   </A><SPAN CLASS="CT">-- Source Path: hdlcodercpu_eml/CPU_Subsystem_8_bit/Arithmetic Logical Unit (8-bit)</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="15">   15   </A><SPAN CLASS="CT">-- Hierarchy Level: 1</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="16">   16   </A><SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="17">   17   </A><SPAN CLASS="CT">-- -------------------------------------------------------------</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="18">   18   </A>LIBRARY IEEE;
</SPAN><SPAN><A CLASS="LN" NAME="19">   19   </A>USE IEEE.std_logic_1164.ALL;
</SPAN><SPAN><A CLASS="LN" NAME="20">   20   </A>USE IEEE.numeric_std.ALL;
</SPAN><SPAN><A CLASS="LN" NAME="21">   21   </A>
</SPAN><SPAN><A CLASS="LN" NAME="22">   22   </A>ENTITY Arithmetic_Logical_Unit_8_bit IS
</SPAN><SPAN><A CLASS="LN" NAME="23">   23   </A>  PORT( in_flags                          :   IN    std_logic_vector(3 DOWNTO 0);  <SPAN CLASS="CT">-- ufix4</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="24">   24   </A>        func                              :   IN    std_logic_vector(2 DOWNTO 0);  <SPAN CLASS="CT">-- ufix3</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="25">   25   </A>        alu_in                            :   IN    std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="26">   26   </A>        AC                                :   IN    std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="27">   27   </A>        alu_out                           :   OUT   std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="28">   28   </A>        out_flags                         :   OUT   std_logic_vector(3 DOWNTO 0)  <SPAN CLASS="CT">-- ufix4</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="29">   29   </A>        );
</SPAN><SPAN><A CLASS="LN" NAME="30">   30   </A>END Arithmetic_Logical_Unit_8_bit;
</SPAN><SPAN><A CLASS="LN" NAME="31">   31   </A>
</SPAN><SPAN><A CLASS="LN" NAME="32">   32   </A>
</SPAN><SPAN><A CLASS="LN" NAME="33">   33   </A>ARCHITECTURE rtl OF Arithmetic_Logical_Unit_8_bit IS
</SPAN><SPAN><A CLASS="LN" NAME="34">   34   </A>
</SPAN><SPAN><A CLASS="LN" NAME="35">   35   </A>  <SPAN CLASS="CT">-- Functions</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="36">   36   </A>  <SPAN CLASS="CT">-- HDLCODER_TO_STDLOGIC </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="37">   37   </A>  FUNCTION hdlcoder_to_stdlogic(arg: boolean) RETURN std_logic IS
</SPAN><SPAN><A CLASS="LN" NAME="38">   38   </A>  BEGIN
</SPAN><SPAN><A CLASS="LN" NAME="39">   39   </A>    IF arg THEN
</SPAN><SPAN><A CLASS="LN" NAME="40">   40   </A>      RETURN '1';
</SPAN><SPAN><A CLASS="LN" NAME="41">   41   </A>    ELSE
</SPAN><SPAN><A CLASS="LN" NAME="42">   42   </A>      RETURN '0';
</SPAN><SPAN><A CLASS="LN" NAME="43">   43   </A>    END IF;
</SPAN><SPAN><A CLASS="LN" NAME="44">   44   </A>  END FUNCTION;
</SPAN><SPAN><A CLASS="LN" NAME="45">   45   </A>
</SPAN><SPAN><A CLASS="LN" NAME="46">   46   </A>
</SPAN><SPAN><A CLASS="LN" NAME="47">   47   </A>  <SPAN CLASS="CT">-- Signals</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="48">   48   </A>  SIGNAL in_flags_unsigned                : <SPAN CLASS="DT">unsigned</SPAN>(3 DOWNTO 0);  <SPAN CLASS="CT">-- ufix4</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="49">   49   </A>  SIGNAL func_unsigned                    : <SPAN CLASS="DT">unsigned</SPAN>(2 DOWNTO 0);  <SPAN CLASS="CT">-- ufix3</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="50">   50   </A>  SIGNAL alu_in_signed                    : <SPAN CLASS="DT">signed</SPAN>(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="51">   51   </A>  SIGNAL AC_signed                        : <SPAN CLASS="DT">signed</SPAN>(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="52">   52   </A>  SIGNAL alu_out_tmp                      : <SPAN CLASS="DT">signed</SPAN>(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="53">   53   </A>  SIGNAL out_flags_tmp                    : <SPAN CLASS="DT">unsigned</SPAN>(3 DOWNTO 0);  <SPAN CLASS="CT">-- ufix4</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="54">   54   </A>
</SPAN><SPAN><A CLASS="LN" NAME="55">   55   </A>BEGIN
</SPAN><SPAN><A CLASS="LN" NAME="56">   56   </A>  in_flags_unsigned &lt;= <SPAN CLASS="DT">unsigned</SPAN>(in_flags);
</SPAN><SPAN><A CLASS="LN" NAME="57">   57   </A>
</SPAN><SPAN><A CLASS="LN" NAME="58">   58   </A>  func_unsigned &lt;= <SPAN CLASS="DT">unsigned</SPAN>(func);
</SPAN><SPAN><A CLASS="LN" NAME="59">   59   </A>
</SPAN><SPAN><A CLASS="LN" NAME="60">   60   </A>  alu_in_signed &lt;= <SPAN CLASS="DT">signed</SPAN>(alu_in);
</SPAN><SPAN><A CLASS="LN" NAME="61">   61   </A>
</SPAN><SPAN><A CLASS="LN" NAME="62">   62   </A>  AC_signed &lt;= <SPAN CLASS="DT">signed</SPAN>(AC);
</SPAN><SPAN><A CLASS="LN" NAME="63">   63   </A>
</SPAN><SPAN><A CLASS="LN" NAME="64">   64   </A>  Arithmetic_Logical_Unit_8_bit_1_output : PROCESS (in_flags_unsigned, func_unsigned, alu_in_signed, AC_signed)
</SPAN><SPAN><A CLASS="LN" NAME="65">   65   </A>    VARIABLE overflow : std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="66">   66   </A>    VARIABLE sign_bit : std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="67">   67   </A>    VARIABLE is_zero : <SPAN CLASS="DT">unsigned</SPAN>(7 DOWNTO 0);
</SPAN><SPAN><A CLASS="LN" NAME="68">   68   </A>    VARIABLE zero_ufix1 : std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="69">   69   </A>    VARIABLE temp_u1 : <SPAN CLASS="DT">signed</SPAN>(8 DOWNTO 0);
</SPAN><SPAN><A CLASS="LN" NAME="70">   70   </A>    VARIABLE temp_u2 : <SPAN CLASS="DT">signed</SPAN>(8 DOWNTO 0);
</SPAN><SPAN><A CLASS="LN" NAME="71">   71   </A>    VARIABLE temp_sum : <SPAN CLASS="DT">signed</SPAN>(8 DOWNTO 0);
</SPAN><SPAN><A CLASS="LN" NAME="72">   72   </A>    VARIABLE sign_bit_0 : std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="73">   73   </A>    VARIABLE overflow_int : <SPAN CLASS="DT">unsigned</SPAN>(7 DOWNTO 0);
</SPAN><SPAN><A CLASS="LN" NAME="74">   74   </A>    VARIABLE t_0 : std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="75">   75   </A>    VARIABLE c_r : <SPAN CLASS="DT">signed</SPAN>(7 DOWNTO 0);
</SPAN><SPAN><A CLASS="LN" NAME="76">   76   </A>    VARIABLE c_r_0 : std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="77">   77   </A>    VARIABLE temp_u1_0 : <SPAN CLASS="DT">signed</SPAN>(8 DOWNTO 0);
</SPAN><SPAN><A CLASS="LN" NAME="78">   78   </A>    VARIABLE temp_u2_0 : <SPAN CLASS="DT">signed</SPAN>(8 DOWNTO 0);
</SPAN><SPAN><A CLASS="LN" NAME="79">   79   </A>    VARIABLE temp_sum_0 : <SPAN CLASS="DT">signed</SPAN>(8 DOWNTO 0);
</SPAN><SPAN><A CLASS="LN" NAME="80">   80   </A>    VARIABLE sign_bit_1 : std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="81">   81   </A>    VARIABLE overflow_int_0 : <SPAN CLASS="DT">unsigned</SPAN>(7 DOWNTO 0);
</SPAN><SPAN><A CLASS="LN" NAME="82">   82   </A>    VARIABLE t_1 : std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="83">   83   </A>    VARIABLE c_r_1 : <SPAN CLASS="DT">signed</SPAN>(7 DOWNTO 0);
</SPAN><SPAN><A CLASS="LN" NAME="84">   84   </A>    VARIABLE c_r_2 : std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="85">   85   </A>    VARIABLE c_r_3 : std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="86">   86   </A>    VARIABLE add_cast : <SPAN CLASS="DT">signed</SPAN>(10 DOWNTO 0);
</SPAN><SPAN><A CLASS="LN" NAME="87">   87   </A>    VARIABLE add_temp : <SPAN CLASS="DT">signed</SPAN>(10 DOWNTO 0);
</SPAN><SPAN><A CLASS="LN" NAME="88">   88   </A>    VARIABLE add_cast_0 : <SPAN CLASS="DT">signed</SPAN>(10 DOWNTO 0);
</SPAN><SPAN><A CLASS="LN" NAME="89">   89   </A>    VARIABLE add_temp_0 : <SPAN CLASS="DT">signed</SPAN>(10 DOWNTO 0);
</SPAN><SPAN><A CLASS="LN" NAME="90">   90   </A>  BEGIN
</SPAN><SPAN><A CLASS="LN" NAME="91">   91   </A>    <SPAN CLASS="CT">--MATLAB Function 'CPU_Subsystem_8_bit/Arithmetic Logical Unit (8-bit)': '<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1')"><FONT color="#117755"><I>&lt;S4&gt;:1</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="92">   92   </A>    <SPAN CLASS="CT">-- This 8-bit ALU supports the following operations:</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="93">   93   </A>    <SPAN CLASS="CT">-- AND (Logical AND), ADD, SUB, CMA (Complement AC), CMC (Complement Carry) and CLC (Clear Carry)</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="94">   94   </A>    <SPAN CLASS="CT">-- and appropriately sets a 4-bit flag register, which has the following format:</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="95">   95   </A>    <SPAN CLASS="CT">-- [C N V Z]</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="96">   96   </A>    <SPAN CLASS="CT">-- HDL specific fimath</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="97">   97   </A>    <SPAN CLASS="CT">-- Get the carry in</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="98">   98   </A>    <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:16')"><FONT color="#117755"><I>&lt;S4&gt;:1:16</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="99">   99   </A>    c_r_2 := in_flags_unsigned(3);
</SPAN><SPAN><A CLASS="LN" NAME="100">  100   </A>    <SPAN CLASS="CT">-- Get the overflow in</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="101">  101   </A>    <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:19')"><FONT color="#117755"><I>&lt;S4&gt;:1:19</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="102">  102   </A>    overflow := in_flags_unsigned(1);
</SPAN><SPAN><A CLASS="LN" NAME="103">  103   </A>    <SPAN CLASS="CT">-- Simply pass the AC, when there is no designated func</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="104">  104   </A>    <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:22')"><FONT color="#117755"><I>&lt;S4&gt;:1:22</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="105">  105   </A>    c_r_1 := AC_signed;
</SPAN><SPAN><A CLASS="LN" NAME="106">  106   </A>    <SPAN CLASS="CT">-- 3-bit encoding of ALU ops, which can potentially support upto 8 operations</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="107">  107   </A>    <SPAN CLASS="CT">-- Most of the encodings are unused to comply to Parwan supported ops</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="108">  108   </A>
</SPAN><SPAN><A CLASS="LN" NAME="109">  109   </A>    CASE func_unsigned IS
</SPAN><SPAN><A CLASS="LN" NAME="110">  110   </A>      WHEN <FONT COLOR="#1122ff">&quot;000&quot;</FONT> =&gt;
</SPAN><SPAN><A CLASS="LN" NAME="111">  111   </A>        <SPAN CLASS="CT">-- NOP</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="112">  112   </A>        <SPAN CLASS="CT">-- simply pass the AC</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="113">  113   </A>        NULL;
</SPAN><SPAN><A CLASS="LN" NAME="114">  114   </A>      WHEN <FONT COLOR="#1122ff">&quot;001&quot;</FONT> =&gt;
</SPAN><SPAN><A CLASS="LN" NAME="115">  115   </A>        <SPAN CLASS="CT">-- AND</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="116">  116   </A>        <SPAN CLASS="CT">-- Bitwise AND</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="117">  117   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:31')"><FONT color="#117755"><I>&lt;S4&gt;:1:31</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="118">  118   </A>        c_r_1 := alu_in_signed AND AC_signed;
</SPAN><SPAN><A CLASS="LN" NAME="119">  119   </A>      WHEN <FONT COLOR="#1122ff">&quot;010&quot;</FONT> =&gt;
</SPAN><SPAN><A CLASS="LN" NAME="120">  120   </A>        <SPAN CLASS="CT">-- ADD</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="121">  121   </A>        <SPAN CLASS="CT">-- Add with carry and overflow appropriately set</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="122">  122   </A>        <SPAN CLASS="CT">--%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="123">  123   </A>        <SPAN CLASS="CT">--% Full Adder with flag register appropriately set</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="124">  124   </A>        <SPAN CLASS="CT">-- sum = u1 + u2 + c_in</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="125">  125   </A>        <SPAN CLASS="CT">-- appropriately set the carry and the overflow</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="126">  126   </A>        <SPAN CLASS="CT">-- zero-extend u1 by 1 bit for carry detection</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="127">  127   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:87')"><FONT color="#117755"><I>&lt;S4&gt;:1:87</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="128">  128   </A>        temp_u1 := <SPAN CLASS="DT">signed</SPAN>(<FONT COLOR="#1122ff">&quot;0&quot;</FONT> &amp; <SPAN CLASS="DT">unsigned</SPAN>(AC_signed));
</SPAN><SPAN><A CLASS="LN" NAME="129">  129   </A>        <SPAN CLASS="CT">-- zero-extend u2 by 1 bit for carry detection</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="130">  130   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:90')"><FONT color="#117755"><I>&lt;S4&gt;:1:90</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="131">  131   </A>        temp_u2 := <SPAN CLASS="DT">signed</SPAN>(<FONT COLOR="#1122ff">&quot;0&quot;</FONT> &amp; <SPAN CLASS="DT">unsigned</SPAN>(alu_in_signed));
</SPAN><SPAN><A CLASS="LN" NAME="132">  132   </A>        <SPAN CLASS="CT">-- Sum is stored in 9 bits with the msb indicating carry</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="133">  133   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:93')"><FONT color="#117755"><I>&lt;S4&gt;:1:93</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="134">  134   </A>        add_cast := '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; c_r_2;
</SPAN><SPAN><A CLASS="LN" NAME="135">  135   </A>        add_temp := resize(resize(temp_u1, 10) + resize(temp_u2, 10), 11) + add_cast;
</SPAN><SPAN><A CLASS="LN" NAME="136">  136   </A>        temp_sum := add_temp(8 DOWNTO 0);
</SPAN><SPAN><A CLASS="LN" NAME="137">  137   </A>        <SPAN CLASS="CT">-- Carry  (C)</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="138">  138   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:96')"><FONT color="#117755"><I>&lt;S4&gt;:1:96</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="139">  139   </A>        <SPAN CLASS="CT">-- Stored back in the designated register</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="140">  140   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:99')"><FONT color="#117755"><I>&lt;S4&gt;:1:99</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="141">  141   </A>        c_r_1 := temp_sum(7 DOWNTO 0);
</SPAN><SPAN><A CLASS="LN" NAME="142">  142   </A>        <SPAN CLASS="CT">-- Sign bit</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="143">  143   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:102')"><FONT color="#117755"><I>&lt;S4&gt;:1:102</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="144">  144   </A>        sign_bit_0 := c_r_1(7);
</SPAN><SPAN><A CLASS="LN" NAME="145">  145   </A>        <SPAN CLASS="CT">-- if the inputs have the same sign and the output generated has a different sign, </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="146">  146   </A>        <SPAN CLASS="CT">-- overflow is generated!</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="147">  147   </A>        IF (AC_signed(7) = alu_in_signed(7)) AND (sign_bit_0 /= AC_signed(7)) THEN 
</SPAN><SPAN><A CLASS="LN" NAME="148">  148   </A>          <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:106')"><FONT color="#117755"><I>&lt;S4&gt;:1:106</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="149">  149   </A>          t_0 := '1';
</SPAN><SPAN><A CLASS="LN" NAME="150">  150   </A>        ELSE 
</SPAN><SPAN><A CLASS="LN" NAME="151">  151   </A>          <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:106')"><FONT color="#117755"><I>&lt;S4&gt;:1:106</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="152">  152   </A>          t_0 := '0';
</SPAN><SPAN><A CLASS="LN" NAME="153">  153   </A>        END IF;
</SPAN><SPAN><A CLASS="LN" NAME="154">  154   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:106')"><FONT color="#117755"><I>&lt;S4&gt;:1:106</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="155">  155   </A>        overflow_int := '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; t_0;
</SPAN><SPAN><A CLASS="LN" NAME="156">  156   </A>        <SPAN CLASS="CT">-- Overflow (V)</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="157">  157   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:110')"><FONT color="#117755"><I>&lt;S4&gt;:1:110</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="158">  158   </A>        <SPAN CLASS="CT">--%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="159">  159   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:34')"><FONT color="#117755"><I>&lt;S4&gt;:1:34</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="160">  160   </A>        c_r_2 := temp_sum(8);
</SPAN><SPAN><A CLASS="LN" NAME="161">  161   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:34')"><FONT color="#117755"><I>&lt;S4&gt;:1:34</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="162">  162   </A>        overflow := overflow_int(0);
</SPAN><SPAN><A CLASS="LN" NAME="163">  163   </A>      WHEN <FONT COLOR="#1122ff">&quot;011&quot;</FONT> =&gt;
</SPAN><SPAN><A CLASS="LN" NAME="164">  164   </A>        <SPAN CLASS="CT">-- SUB</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="165">  165   </A>        <SPAN CLASS="CT">-- Subtract with borrow (set to carry) and overflow appropriately set</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="166">  166   </A>        <SPAN CLASS="CT">--%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="167">  167   </A>        <SPAN CLASS="CT">--% Full Subtracter with flag register appropriately set </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="168">  168   </A>        <SPAN CLASS="CT">-- diff = u1 - u2 - b_in = u1 + bitcmp(u2) + bitcmp(b_in)</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="169">  169   </A>        <SPAN CLASS="CT">-- appropriately set the borrow and the overflow</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="170">  170   </A>        c_r :=  NOT alu_in_signed;
</SPAN><SPAN><A CLASS="LN" NAME="171">  171   </A>        c_r_0 :=  NOT c_r_2;
</SPAN><SPAN><A CLASS="LN" NAME="172">  172   </A>        <SPAN CLASS="CT">--%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="173">  173   </A>        <SPAN CLASS="CT">--% Full Adder with flag register appropriately set</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="174">  174   </A>        <SPAN CLASS="CT">-- sum = u1 + u2 + c_in</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="175">  175   </A>        <SPAN CLASS="CT">-- appropriately set the carry and the overflow</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="176">  176   </A>        <SPAN CLASS="CT">-- zero-extend u1 by 1 bit for carry detection</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="177">  177   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:87')"><FONT color="#117755"><I>&lt;S4&gt;:1:87</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="178">  178   </A>        temp_u1_0 := <SPAN CLASS="DT">signed</SPAN>(<FONT COLOR="#1122ff">&quot;0&quot;</FONT> &amp; <SPAN CLASS="DT">unsigned</SPAN>(AC_signed));
</SPAN><SPAN><A CLASS="LN" NAME="179">  179   </A>        <SPAN CLASS="CT">-- zero-extend u2 by 1 bit for carry detection</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="180">  180   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:90')"><FONT color="#117755"><I>&lt;S4&gt;:1:90</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="181">  181   </A>        temp_u2_0 := <SPAN CLASS="DT">signed</SPAN>(<FONT COLOR="#1122ff">&quot;0&quot;</FONT> &amp; <SPAN CLASS="DT">unsigned</SPAN>(c_r));
</SPAN><SPAN><A CLASS="LN" NAME="182">  182   </A>        <SPAN CLASS="CT">-- Sum is stored in 9 bits with the msb indicating carry</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="183">  183   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:93')"><FONT color="#117755"><I>&lt;S4&gt;:1:93</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="184">  184   </A>        add_cast_0 := '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; c_r_0;
</SPAN><SPAN><A CLASS="LN" NAME="185">  185   </A>        add_temp_0 := resize(resize(temp_u1_0, 10) + resize(temp_u2_0, 10), 11) + add_cast_0;
</SPAN><SPAN><A CLASS="LN" NAME="186">  186   </A>        temp_sum_0 := add_temp_0(8 DOWNTO 0);
</SPAN><SPAN><A CLASS="LN" NAME="187">  187   </A>        <SPAN CLASS="CT">-- Carry  (C)</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="188">  188   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:96')"><FONT color="#117755"><I>&lt;S4&gt;:1:96</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="189">  189   </A>        <SPAN CLASS="CT">-- Stored back in the designated register</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="190">  190   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:99')"><FONT color="#117755"><I>&lt;S4&gt;:1:99</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="191">  191   </A>        c_r_1 := temp_sum_0(7 DOWNTO 0);
</SPAN><SPAN><A CLASS="LN" NAME="192">  192   </A>        <SPAN CLASS="CT">-- Sign bit</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="193">  193   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:102')"><FONT color="#117755"><I>&lt;S4&gt;:1:102</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="194">  194   </A>        sign_bit_1 := c_r_1(7);
</SPAN><SPAN><A CLASS="LN" NAME="195">  195   </A>        <SPAN CLASS="CT">-- if the inputs have the same sign and the output generated has a different sign, </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="196">  196   </A>        <SPAN CLASS="CT">-- overflow is generated!</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="197">  197   </A>        IF (AC_signed(7) = c_r(7)) AND (sign_bit_1 /= AC_signed(7)) THEN 
</SPAN><SPAN><A CLASS="LN" NAME="198">  198   </A>          <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:106')"><FONT color="#117755"><I>&lt;S4&gt;:1:106</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="199">  199   </A>          t_1 := '1';
</SPAN><SPAN><A CLASS="LN" NAME="200">  200   </A>        ELSE 
</SPAN><SPAN><A CLASS="LN" NAME="201">  201   </A>          <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:106')"><FONT color="#117755"><I>&lt;S4&gt;:1:106</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="202">  202   </A>          t_1 := '0';
</SPAN><SPAN><A CLASS="LN" NAME="203">  203   </A>        END IF;
</SPAN><SPAN><A CLASS="LN" NAME="204">  204   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:106')"><FONT color="#117755"><I>&lt;S4&gt;:1:106</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="205">  205   </A>        overflow_int_0 := '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; t_1;
</SPAN><SPAN><A CLASS="LN" NAME="206">  206   </A>        <SPAN CLASS="CT">-- Overflow (V)</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="207">  207   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:110')"><FONT color="#117755"><I>&lt;S4&gt;:1:110</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="208">  208   </A>        <SPAN CLASS="CT">--%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="209">  209   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:70')"><FONT color="#117755"><I>&lt;S4&gt;:1:70</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="210">  210   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:37')"><FONT color="#117755"><I>&lt;S4&gt;:1:37</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="211">  211   </A>        c_r_2 := temp_sum_0(8);
</SPAN><SPAN><A CLASS="LN" NAME="212">  212   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:37')"><FONT color="#117755"><I>&lt;S4&gt;:1:37</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="213">  213   </A>        overflow := overflow_int_0(0);
</SPAN><SPAN><A CLASS="LN" NAME="214">  214   </A>      WHEN <FONT COLOR="#1122ff">&quot;100&quot;</FONT> =&gt;
</SPAN><SPAN><A CLASS="LN" NAME="215">  215   </A>        <SPAN CLASS="CT">-- CMA</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="216">  216   </A>        <SPAN CLASS="CT">-- Complement AC</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="217">  217   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:40')"><FONT color="#117755"><I>&lt;S4&gt;:1:40</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="218">  218   </A>        c_r_1 :=  NOT AC_signed;
</SPAN><SPAN><A CLASS="LN" NAME="219">  219   </A>      WHEN <FONT COLOR="#1122ff">&quot;101&quot;</FONT> =&gt;
</SPAN><SPAN><A CLASS="LN" NAME="220">  220   </A>        <SPAN CLASS="CT">-- CMC</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="221">  221   </A>        <SPAN CLASS="CT">-- Complement Carry</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="222">  222   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:43')"><FONT color="#117755"><I>&lt;S4&gt;:1:43</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="223">  223   </A>        c_r_2 :=  NOT c_r_2;
</SPAN><SPAN><A CLASS="LN" NAME="224">  224   </A>      WHEN <FONT COLOR="#1122ff">&quot;110&quot;</FONT> =&gt;
</SPAN><SPAN><A CLASS="LN" NAME="225">  225   </A>        <SPAN CLASS="CT">-- Get alu_in out</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="226">  226   </A>        <SPAN CLASS="CT">-- Pass the input</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="227">  227   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:46')"><FONT color="#117755"><I>&lt;S4&gt;:1:46</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="228">  228   </A>        c_r_1 := alu_in_signed;
</SPAN><SPAN><A CLASS="LN" NAME="229">  229   </A>      WHEN <FONT COLOR="#1122ff">&quot;111&quot;</FONT> =&gt;
</SPAN><SPAN><A CLASS="LN" NAME="230">  230   </A>        <SPAN CLASS="CT">-- CLC</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="231">  231   </A>        <SPAN CLASS="CT">-- Clear Carry</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="232">  232   </A>        <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:49')"><FONT color="#117755"><I>&lt;S4&gt;:1:49</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="233">  233   </A>        c_r_2 := '0';
</SPAN><SPAN><A CLASS="LN" NAME="234">  234   </A>      WHEN OTHERS =&gt; 
</SPAN><SPAN><A CLASS="LN" NAME="235">  235   </A>        NULL;
</SPAN><SPAN><A CLASS="LN" NAME="236">  236   </A>    END CASE;
</SPAN><SPAN><A CLASS="LN" NAME="237">  237   </A>
</SPAN><SPAN><A CLASS="LN" NAME="238">  238   </A>    <SPAN CLASS="CT">-- Negativity  (N)</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="239">  239   </A>    <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:53')"><FONT color="#117755"><I>&lt;S4&gt;:1:53</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="240">  240   </A>    sign_bit := c_r_1(7);
</SPAN><SPAN><A CLASS="LN" NAME="241">  241   </A>    <SPAN CLASS="CT">-- Is Zero? (Z)</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="242">  242   </A>    <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:56')"><FONT color="#117755"><I>&lt;S4&gt;:1:56</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="243">  243   </A>    c_r_3 := hdlcoder_to_stdlogic( NOT (c_r_1 /= 0));
</SPAN><SPAN><A CLASS="LN" NAME="244">  244   </A>    is_zero := '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; c_r_3;
</SPAN><SPAN><A CLASS="LN" NAME="245">  245   </A>    <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:57')"><FONT color="#117755"><I>&lt;S4&gt;:1:57</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="246">  246   </A>    zero_ufix1 := is_zero(0);
</SPAN><SPAN><A CLASS="LN" NAME="247">  247   </A>    <SPAN CLASS="CT">-- Set the output flag register [C N V Z]</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="248">  248   </A>    <SPAN CLASS="CT">--'<A href="javascript:rtwHilite('hdlcodercpu_eml:4:1:60')"><FONT color="#117755"><I>&lt;S4&gt;:1:60</I></FONT></A>'</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="249">  249   </A>    out_flags_tmp &lt;= <SPAN CLASS="DT">unsigned</SPAN>'(c_r_2 &amp; sign_bit &amp; overflow &amp; zero_ufix1);
</SPAN><SPAN><A CLASS="LN" NAME="250">  250   </A>    alu_out_tmp &lt;= c_r_1;
</SPAN><SPAN><A CLASS="LN" NAME="251">  251   </A>  END PROCESS Arithmetic_Logical_Unit_8_bit_1_output;
</SPAN><SPAN><A CLASS="LN" NAME="252">  252   </A>
</SPAN><SPAN><A CLASS="LN" NAME="253">  253   </A>
</SPAN><SPAN><A CLASS="LN" NAME="254">  254   </A>  alu_out &lt;= std_logic_vector(alu_out_tmp);
</SPAN><SPAN><A CLASS="LN" NAME="255">  255   </A>
</SPAN><SPAN><A CLASS="LN" NAME="256">  256   </A>  out_flags &lt;= std_logic_vector(out_flags_tmp);
</SPAN><SPAN><A CLASS="LN" NAME="257">  257   </A>
</SPAN><SPAN><A CLASS="LN" NAME="258">  258   </A>END rtl;
</SPAN><SPAN><A CLASS="LN" NAME="259">  259   </A>
</SPAN><SPAN><A CLASS="LN" NAME="260">  260   </A>
</SPAN></PRE>
</TD></TR></TABLE>
</P>
</BODY>
</HTML>