// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VysyxSoCFull.h for the primary calling header

#include "VysyxSoCFull.h"
#include "VysyxSoCFull__Syms.h"

#include "verilated_dpi.h"

void VysyxSoCFull::_eval_initial(VysyxSoCFull__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VysyxSoCFull::_eval_initial\n"); );
    VysyxSoCFull* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->_initial__TOP__1(vlSymsp);
    vlTOPp->__Vm_traceActivity[0x13U] = 1U;
    vlTOPp->__Vm_traceActivity[0x12U] = 1U;
    vlTOPp->__Vm_traceActivity[0x11U] = 1U;
    vlTOPp->__Vm_traceActivity[0x10U] = 1U;
    vlTOPp->__Vm_traceActivity[0xfU] = 1U;
    vlTOPp->__Vm_traceActivity[0xeU] = 1U;
    vlTOPp->__Vm_traceActivity[0xdU] = 1U;
    vlTOPp->__Vm_traceActivity[0xcU] = 1U;
    vlTOPp->__Vm_traceActivity[0xbU] = 1U;
    vlTOPp->__Vm_traceActivity[0xaU] = 1U;
    vlTOPp->__Vm_traceActivity[9U] = 1U;
    vlTOPp->__Vm_traceActivity[8U] = 1U;
    vlTOPp->__Vm_traceActivity[7U] = 1U;
    vlTOPp->__Vm_traceActivity[6U] = 1U;
    vlTOPp->__Vm_traceActivity[5U] = 1U;
    vlTOPp->__Vm_traceActivity[4U] = 1U;
    vlTOPp->__Vm_traceActivity[3U] = 1U;
    vlTOPp->__Vm_traceActivity[2U] = 1U;
    vlTOPp->__Vm_traceActivity[1U] = 1U;
    vlTOPp->__Vm_traceActivity[0U] = 1U;
    vlTOPp->__Vclklast__TOP__clock = vlTOPp->clock;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_0_reset 
        = vlTOPp->__VinpClk__TOP__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_0_reset;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_0_reset 
        = vlTOPp->__VinpClk__TOP__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_0_reset;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_0_reset 
        = vlTOPp->__VinpClk__TOP__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_0_reset;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_0_reset 
        = vlTOPp->__VinpClk__TOP__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_0_reset;
    vlTOPp->__Vclklast__TOP__reset = vlTOPp->reset;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_rst_reg__DOT__reg_ 
        = vlTOPp->__VinpClk__TOP__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_rst_reg__DOT__reg_;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__io_c2b_rst_reg__DOT__reg_ 
        = vlTOPp->__VinpClk__TOP__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__io_c2b_rst_reg__DOT__reg_;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx_reset_reg__DOT__reg_ 
        = vlTOPp->__VinpClk__TOP__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx_reset_reg__DOT__reg_;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx_reset_reg__DOT__reg_ 
        = vlTOPp->__VinpClk__TOP__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx_reset_reg__DOT__reg_;
    vlTOPp->__Vclklast__TOP__TestHarness__DOT__ldut__DOT__asic__DOT__lspi__DOT__mspi_spi_clk = 0U;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__TestHarness__DOT__ldut__DOT__spiFlash__DOT__reset 
        = vlTOPp->__VinpClk__TOP__TestHarness__DOT__ldut__DOT__spiFlash__DOT__reset;
}

void VysyxSoCFull::final() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VysyxSoCFull::final\n"); );
    // Variables
    VysyxSoCFull__Syms* __restrict vlSymsp = this->__VlSymsp;
    VysyxSoCFull* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
}

void VysyxSoCFull::_eval_settle(VysyxSoCFull__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VysyxSoCFull::_eval_settle\n"); );
    VysyxSoCFull* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->_settle__TOP__3(vlSymsp);
    vlTOPp->__Vm_traceActivity[0x13U] = 1U;
    vlTOPp->__Vm_traceActivity[0x12U] = 1U;
    vlTOPp->__Vm_traceActivity[0x11U] = 1U;
    vlTOPp->__Vm_traceActivity[0x10U] = 1U;
    vlTOPp->__Vm_traceActivity[0xfU] = 1U;
    vlTOPp->__Vm_traceActivity[0xeU] = 1U;
    vlTOPp->__Vm_traceActivity[0xdU] = 1U;
    vlTOPp->__Vm_traceActivity[0xcU] = 1U;
    vlTOPp->__Vm_traceActivity[0xbU] = 1U;
    vlTOPp->__Vm_traceActivity[0xaU] = 1U;
    vlTOPp->__Vm_traceActivity[9U] = 1U;
    vlTOPp->__Vm_traceActivity[8U] = 1U;
    vlTOPp->__Vm_traceActivity[7U] = 1U;
    vlTOPp->__Vm_traceActivity[6U] = 1U;
    vlTOPp->__Vm_traceActivity[5U] = 1U;
    vlTOPp->__Vm_traceActivity[4U] = 1U;
    vlTOPp->__Vm_traceActivity[3U] = 1U;
    vlTOPp->__Vm_traceActivity[2U] = 1U;
    vlTOPp->__Vm_traceActivity[1U] = 1U;
    vlTOPp->__Vm_traceActivity[0U] = 1U;
    vlTOPp->_settle__TOP__4(vlSymsp);
    vlTOPp->_settle__TOP__5(vlSymsp);
    vlTOPp->_settle__TOP__6(vlSymsp);
}

void VysyxSoCFull::_ctor_var_reset(VysyxSoCFull* self) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VysyxSoCFull::_ctor_var_reset\n"); );
    // Body
    if (false && self) {}  // Prevent unused
    self->out = VL_RAND_RESET_I(1);
    self->en = VL_RAND_RESET_I(1);
    self->test_en = VL_RAND_RESET_I(1);
    self->in = VL_RAND_RESET_I(1);
    self->clock = VL_RAND_RESET_I(1);
    self->reset = VL_RAND_RESET_I(1);
    self->EICG_wrapper__DOT__en_latched = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar_auto_in_awready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar_auto_in_bid = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar_auto_in_rvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar_auto_out_1_awvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar_auto_out_1_wvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar_auto_out_1_arvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar_auto_out_0_awvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar_auto_out_0_wvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar_auto_out_0_bready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar_auto_out_0_arvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar_auto_out_0_rready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__apbxbar_auto_out_1_psel = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__apbxbar_auto_out_1_penable = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__apbxbar_auto_out_0_psel = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__apbxbar_auto_out_0_penable = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu_reset = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb_auto_in_rvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb_auto_out_psel = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb_auto_out_penable = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb_auto_out_pwrite = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb_auto_out_paddr = VL_RAND_RESET_I(30);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_param = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_out_1_a_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_out_1_d_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_out_1_e_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_out_0_a_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_out_0_d_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1_auto_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1_auto_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1_auto_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1_auto_in_d_bits_param = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1_auto_in_d_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1_auto_in_d_bits_source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1_auto_in_d_bits_sink = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1_auto_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1_auto_in_d_bits_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1_auto_in_d_bits_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1_auto_out_1_a_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1_auto_out_1_d_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1_auto_out_0_a_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1_auto_out_0_d_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr_auto_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr_auto_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr_auto_in_d_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr_auto_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr_auto_in_d_bits_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_auto_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_auto_out_a_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_auto_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_auto_in_d_bits_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_auto_in_d_bits_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_auto_out_a_bits_mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_auto_out_a_bits_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_auto_out_d_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl_auto_in_awready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl_auto_in_wready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl_auto_in_bvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl_auto_in_arready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl_auto_out_a_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl_auto_out_a_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl_auto_out_a_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl_auto_out_a_bits_source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl_auto_out_a_bits_address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl_auto_out_a_bits_mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl_auto_out_a_bits_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl_auto_out_d_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_auto_in_awready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_auto_in_becho_real_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_auto_in_arready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_auto_out_awvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_auto_out_arvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag_auto_in_bvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag_auto_in_rlast = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag_auto_out_awvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag_auto_out_awlen = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag_auto_out_awecho_real_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag_auto_out_wvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag_auto_out_bready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag_auto_out_arecho_real_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4_auto_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4_auto_in_d_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4_auto_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4_auto_in_d_bits_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_param = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_out_a_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_out_a_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_out_a_bits_param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_out_a_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_out_a_bits_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_out_a_bits_address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_out_a_bits_mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_out_a_bits_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_out_a_bits_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_out_d_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1_auto_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1_auto_out_a_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints_auto_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints_auto_out_a_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints_auto_out_a_bits_param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints_auto_out_a_bits_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints_auto_out_a_bits_mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1_auto_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1_auto_in_c_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1_auto_in_d_bits_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1_auto_out_a_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1_auto_out_a_bits_mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1_auto_out_a_bits_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1_auto_out_c_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2_auto_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2_auto_in_d_bits_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2_auto_out_a_bits_mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2_auto_out_d_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_d_bits_param = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_d_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_d_bits_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__beatsLeft = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__readys_mask = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__readys_filter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__readys_unready = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT___readys_readys_T_2 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__state_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__muxStateEarly_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT___T_36 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__earlyWinner_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__state_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__muxStateEarly_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT___T_37 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__latch = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT___readys_mask_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT___sink_ACancel_earlyValid_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT___beatsLeft_T_4 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT___T_39 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT___T_40 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT___T_45 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT___T_46 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__source_ok = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_eq_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_acc_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_eq_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_acc_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_eq_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_acc_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_eq_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_acc_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___T_282 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___c_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__c_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__c_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__c_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__opcode_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__param_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__size_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__source_3 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__address_2 = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__inflight);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__inflight_opcodes);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__inflight_sizes);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__a_set_wo_ready);
    VL_RAND_RESET_W(1039, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___GEN_35);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___GEN_42 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___GEN_58 = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___inflight_T_2);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___inflight_opcodes_T_2);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___inflight_sizes_T_2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__inflight_1);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__inflight_sizes_1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__c_first_counter_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__c_first_counter1_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__c_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___T_2475 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___inflight_T_5);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___inflight_sizes_T_5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__inflight_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__d_first_counter_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__d_first_counter1_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__d_first_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___T_2546 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___GEN_84 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor_io_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor_io_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor_io_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor_io_in_d_bits_param = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor_io_in_d_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor_io_in_d_bits_source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor_io_in_d_bits_sink = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor_io_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__beatsLeft = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__readys_filter_lo = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__readys_mask = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__readys_filter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__readys_unready = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT___readys_readys_T_2 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__earlyWinner_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__state_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__muxStateEarly_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT___T_36 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__earlyWinner_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__state_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__muxStateEarly_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT___T_37 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__requestAIO_0_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__latch = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT___readys_mask_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT___T_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT___sink_ACancel_earlyValid_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT___beatsLeft_T_4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT___T_33 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT___T_39 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT___T_40 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT___T_45 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT___T_46 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__source_ok = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT___T_77 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__sink = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__inflight = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__inflight_opcodes = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__inflight_sizes = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT___a_opcode_lookup_T_1 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(143, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT___GEN_23);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT___GEN_30 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT___GEN_46 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT___inflight_T_2 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT___inflight_opcodes_T_2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT___inflight_sizes_T_2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__inflight_1 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__inflight_sizes_1 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT___inflight_T_5 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT___inflight_sizes_T_5 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_1__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor_io_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor_io_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor_io_in_d_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor_io_in_d_bits_source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor_io_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__a_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__idle = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__a_last_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__a_last_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__a_last_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__a_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__beatsLeft = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__da_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__state_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__out_1_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__da_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__da_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT___GEN_12 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__latch = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__muxStateEarly_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT___sink_ACancel_earlyValid_T_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT___beatsLeft_T_4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__address = VL_RAND_RESET_I(13);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__inflight = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__inflight_opcodes = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__inflight_sizes = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT___a_opcode_lookup_T_1 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__a_set_wo_ready = VL_RAND_RESET_I(16);
    VL_RAND_RESET_W(143, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT___GEN_23);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT___GEN_30 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT___GEN_46 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT___inflight_T_2 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT___inflight_opcodes_T_2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT___inflight_sizes_T_2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__inflight_1 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__inflight_sizes_1 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT___inflight_T_5 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT___inflight_sizes_T_5 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__a__DOT__ram_opcode[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__a__DOT__ram_size[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__a__DOT__ram_source[__Vi0] = VL_RAND_RESET_I(4);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__a__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__a__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__a__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass_io_bypass = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_in_1_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_in_1_c_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_in_1_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_d_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_e_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_e_bits_sink = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_io_bypass = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA_io_q_bits_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA_io_q_bits_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD_io_q_bits_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD_io_q_bits_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_c_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_c_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_c_bits_param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_d_bits_source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_d_bits_sink = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_d_bits_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar_auto_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar_auto_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar_auto_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar_auto_in_d_bits_param = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar_auto_in_d_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar_auto_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_a_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_0_a_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_0_d_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error_auto_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error_auto_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error_auto_in_d_bits_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error_auto_in_d_bits_source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error_auto_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error_auto_in_d_bits_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_param = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_sink = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__in_reset = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__bypass_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__bypass = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__flight = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__stall_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__stall_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__stall = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT___bundleIn_0_a_ready_T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT___T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__in_d_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter1_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__inc = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__next_flight = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__stall_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__source_ok = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___T_88 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__sink = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight_opcodes = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight_sizes = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___a_opcode_lookup_T_1 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(143, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___GEN_23);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___GEN_30 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___GEN_46 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___inflight_T_2 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___inflight_opcodes_T_2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___inflight_sizes_T_2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight_1 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight_sizes_1 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___inflight_T_5 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___inflight_sizes_T_5 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__idle = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__beatsLeft = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__a_last_counter = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__a_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__da_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__state_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__out_1_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__counter = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__da_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__da_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__a_last_counter1 = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__a_last_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__counter1 = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__da_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT___GEN_12 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__latch = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__muxStateEarly_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT___sink_ACancel_earlyValid_T_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT___beatsLeft_T_4 = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__source_ok = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__source = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__address);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight_opcodes = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight_sizes);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___a_opcode_lookup_T_1 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___GEN_30 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___GEN_46 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___inflight_T_2 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___inflight_opcodes_T_2 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___inflight_sizes_T_2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight_1 = VL_RAND_RESET_I(16);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight_sizes_1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___inflight_T_5 = VL_RAND_RESET_I(16);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___inflight_sizes_T_5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__bypass = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__flight = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__stall_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__stall_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__stall = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT___bundleOut_0_a_valid_T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__out_a_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__out_a_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__divertprobes = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__bypass_c = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT___T_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__out_c_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__out_c_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__counter_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__counter1_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__c_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT___T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__counter_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__counter1_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__inc = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__dec = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__next_flight = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__stall_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT___bundleIn_0_a_ready_T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_opcodes = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_sizes = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___a_opcode_lookup_T_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___GEN_35 = VL_RAND_RESET_I(31);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___GEN_58 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___inflight_opcodes_T_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___inflight_sizes_T_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_sizes_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___inflight_sizes_T_5 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter1_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___T_1376 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__source_ok = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_282 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__source = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__size_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__source_1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___c_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__opcode_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__param_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__size_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__source_3 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__address_2 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_opcodes);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_sizes);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_1 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___a_opcode_lookup_T_1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_set_wo_ready = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(527, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___GEN_35);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___GEN_42 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___GEN_58 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___inflight_T_2 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___inflight_opcodes_T_2);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___inflight_sizes_T_2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_1 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_sizes_1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter1_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2469 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___inflight_T_5 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___inflight_sizes_T_5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter1_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2540 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___GEN_84 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__source_ok = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT___T_88 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__sink = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__inflight = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__inflight_opcodes = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__inflight_sizes = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT___a_opcode_lookup_T_1 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__a_set_wo_ready = VL_RAND_RESET_I(16);
    VL_RAND_RESET_W(143, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT___GEN_23);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT___GEN_30 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT___GEN_46 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT___inflight_T_2 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT___inflight_opcodes_T_2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT___inflight_sizes_T_2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__inflight_1 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__inflight_sizes_1 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT___inflight_T_5 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT___inflight_sizes_T_5 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_o_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_o_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_last_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_last_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_last_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__state = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT___T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT___T_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT___GEN_2 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__header = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__isLastState = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT___io_q_bits_beats_T_13 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__state = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__shift = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__last = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(99, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__wide);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject__DOT___T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject__DOT___T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject__DOT___state_T_1 = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(67, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject__DOT___GEN_8);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_opcode[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_param[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_size[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_source[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_address[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_mask[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_data[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT___GEN_14 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkB__DOT__state = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkC__DOT__state = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__state = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_last_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_last_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_last_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_grant = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT___T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT___T_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT___GEN_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__isLastState = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT___io_q_bits_beats_T_8 = VL_RAND_RESET_I(5);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_opcode[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_param[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_size[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_source[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_sink[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_denied[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_data[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT___GEN_14 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0_io_alloc_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0_io_alloc_bits = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0_io_key = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1_io_alloc_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1_io_alloc_bits = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1_io_key = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2_io_alloc_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2_io_alloc_bits = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2_io_key = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3_io_alloc_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3_io_alloc_bits = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3_io_key = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4_io_alloc_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4_io_alloc_bits = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4_io_key = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5_io_alloc_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5_io_alloc_bits = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5_io_key = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6_io_alloc_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6_io_alloc_bits = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6_io_key = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7_io_alloc_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7_io_alloc_bits = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7_io_key = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_source = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__extract_io_o_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__state = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__r_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT___GEN_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__r_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__r_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT___GEN_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__r_4 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT___GEN_4 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__r_5 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__q_address0_r = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT___GEN_6 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__q_address1_r = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__q_last_count = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__q_last_beats_a = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__q_last_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__q_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT___q_last_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT___q_last_count_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT___T_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT___T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT___GEN_11 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__q_address = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__source_r = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT___GEN_19 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT___extract_io_i_bits_address_T_1 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__stall = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__xmit = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[__Vi0] = VL_RAND_RESET_I(16);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___free_sel_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___free_sel_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free_sel = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___io_key_T = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___free_T_2 = VL_RAND_RESET_I(9);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[__Vi0] = VL_RAND_RESET_I(16);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___free_sel_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___free_sel_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free_sel = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___io_key_T = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___free_T_2 = VL_RAND_RESET_I(9);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[__Vi0] = VL_RAND_RESET_I(16);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___free_sel_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___free_sel_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free_sel = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___io_key_T = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___free_T_2 = VL_RAND_RESET_I(9);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[__Vi0] = VL_RAND_RESET_I(16);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___free_sel_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___free_sel_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free_sel = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___io_key_T = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___free_T_2 = VL_RAND_RESET_I(9);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[__Vi0] = VL_RAND_RESET_I(16);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___free_sel_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___free_sel_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free_sel = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___io_key_T = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___free_T_2 = VL_RAND_RESET_I(9);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[__Vi0] = VL_RAND_RESET_I(16);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___free_sel_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___free_sel_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free_sel = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___io_key_T = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___free_T_2 = VL_RAND_RESET_I(9);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[__Vi0] = VL_RAND_RESET_I(16);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___free_sel_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___free_sel_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free_sel = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___io_key_T = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___free_T_2 = VL_RAND_RESET_I(9);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[__Vi0] = VL_RAND_RESET_I(16);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___free_sel_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___free_sel_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free_sel = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___io_key_T = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___free_T_2 = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__state = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__shift = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(95, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__extract__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__extract__DOT___GEN_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__extract__DOT___GEN_10 = VL_RAND_RESET_Q(59);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB__DOT__extract_io_i_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB__DOT__extract_io_i_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB__DOT__state = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB__DOT__r_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB__DOT__q_last_count = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB__DOT__q_last_beats_a = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB__DOT__q_last_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB__DOT__q_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB__DOT___q_last_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB__DOT___q_last_count_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB__DOT___T_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB__DOT___T_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB__DOT___GEN_11 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB__DOT__xmit = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB__DOT__extract__DOT__state = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB__DOT__extract__DOT___GEN_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam_io_alloc_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam_io_alloc_bits = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam_io_key = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__state = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__r_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT___GEN_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__r_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__r_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT___GEN_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__r_5 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__q_address0_r = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__q_address1_r = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__q_last_count = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT___q_last_beats_c_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__q_last_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__q_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT___q_last_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT___q_last_count_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__c_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT___T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT___T_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT___GEN_11 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__q_address = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__q_release = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__source_r = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_address_T_1 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__stall = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__xmit = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[__Vi0] = VL_RAND_RESET_I(16);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___free_sel_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___free_sel_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free_sel = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___io_key_T = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___free_T_2 = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__cam_io_alloc_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__cam_io_alloc_bits = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__cam_io_key = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__state = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__r_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT___GEN_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__r_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT___GEN_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__r_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT___GEN_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__r_4 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT___GEN_4 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__r_5 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT___GEN_5 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__q_sink_r = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__q_grant = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__q_last_count = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__q_last_beats_d = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__q_last_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__q_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT___q_last_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT___q_last_count_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT___T_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT___T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT___GEN_9 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__sink_r = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__stall = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__xmit = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT___GEN_32 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[__Vi0] = VL_RAND_RESET_I(16);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___free_sel_T_2 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___free_sel_T_5 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___free_sel_T_8 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___free_sel_T_11 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free_sel = VL_RAND_RESET_Q(33);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_1 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___free_T_1 = VL_RAND_RESET_Q(33);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__b2c_data_REG = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__b2c_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__b2c_send_REG = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__b2c_send = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__first_count = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__first_beats_beats = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT___first_beats_c_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT___first_count_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__formatValid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__format_r = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT___GEN_7 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__tx_a = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__tx_b = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__tx_c = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__tx_d = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__tx_e = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__rx_a = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__rx_b = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__rx_c = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__rx_d = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__rx_e = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT___rxInc_a_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT___rxInc_bT = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT___rxInc_c_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT___rxInc_d_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT___rxInc_e_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__tx_z = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__tx_z_1 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__tx_z_2 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__tx_z_3 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__tx_z_4 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__rx_z = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__rx_z_1 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__rx_z_2 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__rx_z_3 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__rx_z_4 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram_R0_en = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__enq_ptr = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__deq_ptr = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__do_flow = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT___enq_ptr_wrap_value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT___wrap_value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__atLeastTwo = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram_out_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_ren = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr = VL_RAND_RESET_I(5);
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__i = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram_R0_en = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__enq_ptr = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__deq_ptr = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__do_flow = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT___enq_ptr_wrap_value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT___wrap_value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__atLeastTwo = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram_out_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_ren = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr = VL_RAND_RESET_I(5);
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__i = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram_R0_en = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__enq_ptr = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__deq_ptr = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__do_flow = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT___enq_ptr_wrap_value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT___wrap_value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__atLeastTwo = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram_out_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_ren = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr = VL_RAND_RESET_I(5);
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__i = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram_R0_en = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__enq_ptr = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__deq_ptr = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__do_flow = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT___enq_ptr_wrap_value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT___wrap_value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__atLeastTwo = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram_out_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_ren = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr = VL_RAND_RESET_I(5);
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__i = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram_R0_en = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__enq_ptr = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__deq_ptr = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__do_flow = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT___enq_ptr_wrap_value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT___wrap_value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__atLeastTwo = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram_out_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_ren = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr = VL_RAND_RESET_I(5);
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__i = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_0_reset = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_0 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_2 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_4 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_5 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_6 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_7 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT___widx_T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_widx_bin = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT___widx_incremented_T_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_incremented = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__index = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ready_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_gray = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_0 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_2 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_4 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_5 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_6 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_7 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT___widx_T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_widx_bin = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT___widx_incremented_T_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_incremented = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__index = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ready_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_gray = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_0 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_2 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_4 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_5 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_6 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_7 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT___widx_T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_widx_bin = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT___widx_incremented_T_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_incremented = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__index = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ready_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_gray = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_0 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_2 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_4 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_5 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_6 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_7 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT___widx_T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_widx_bin = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT___widx_incremented_T_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_incremented = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__index = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ready_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_gray = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_0 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_2 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_4 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_5 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_6 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_7 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT___widx_T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_widx_bin = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT___widx_incremented_T_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_incremented = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__index = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ready_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_gray = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_a = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_b = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_c = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_d = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_e = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__widx_widx_bin = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__ready_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__widx_gray = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_a = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_b = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_c = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_d = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_e = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__widx_widx_bin = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__ready_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__widx_gray = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx_reset_reg__DOT__reg_ = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray_io_q = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_0_reset = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx_ridx_bin = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT___ridx_incremented_T_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx_incremented = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__valid_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx_gray = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray_io_q = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx_ridx_bin = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT___ridx_incremented_T_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx_incremented = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__valid_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx_gray = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray_io_q = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx_ridx_bin = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT___ridx_incremented_T_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx_incremented = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__valid_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx_gray = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray_io_q = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx_ridx_bin = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT___ridx_incremented_T_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx_incremented = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__index = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__valid_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx_gray = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray_io_q = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx_ridx_bin = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT___ridx_incremented_T_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx_incremented = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__valid_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx_gray = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qa_q_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qb_q_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qc_q_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qd_q_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qe_q_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxQ_io_enq_bits_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxQ_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rx_a = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rx_b = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rx_c = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rx_d = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rx_e = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__tx_a = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__tx_b = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__tx_c = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__tx_d = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__tx_e = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___ioX_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___GEN_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_allow = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___ioX_tx_a_T_6 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___ioX_first_T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___GEN_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_allow_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___ioX_tx_bT_6 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___ioX_first_T_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___GEN_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_allow_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___ioX_tx_c_T_6 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___ioX_first_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_first_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___GEN_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_allow_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___ioX_tx_d_T_6 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___ioX_first_T_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_first_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___GEN_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_allow_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___ioX_tx_e_T_6 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___mask_T_1 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___mask_T_3 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___mask_T_5 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___mask_T_7 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___mask_T_9 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___msbOH_T_1 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___msb_T_1 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___msb_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___msb_T_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___mask_T_12 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___mask_T_14 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___mask_T_16 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___mask_T_18 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___mask_T_20 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___msbOH_T_3 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___msb_T_6 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___msb_T_7 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___msb_T_8 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___mask_T_23 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___mask_T_25 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___mask_T_27 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___mask_T_29 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___mask_T_31 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___msbOH_T_5 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___msb_T_11 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___msb_T_12 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___msb_T_13 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___mask_T_34 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___mask_T_36 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___mask_T_38 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___mask_T_40 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___mask_T_42 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___msbOH_T_7 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___msb_T_16 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___msb_T_17 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___msb_T_18 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___mask_T_45 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___mask_T_47 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___mask_T_49 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___mask_T_51 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___mask_T_53 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___msbOH_T_9 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___msb_T_21 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___msb_T_22 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___msb_T_23 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__header_hi = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rx_z = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rx_z_1 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rx_z_2 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rx_z_3 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rx_z_4 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__xmit = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__forceXmit = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__allowReturn = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__f_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__requests = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___xmit_T_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__readys_mask = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__readys_filter = VL_RAND_RESET_I(12);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___readys_unready_T_1 = VL_RAND_RESET_I(12);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___readys_unready_T_3 = VL_RAND_RESET_I(12);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__readys_unready = VL_RAND_RESET_I(12);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___readys_readys_T_2 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__state = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__allowed = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___readys_mask_T = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___readys_mask_T_3 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___readys_mask_T_6 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__grant = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___send_T = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT___GEN_8 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__io_c2b_send_REG = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__io_c2b_send_REG_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_0 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_2 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_4 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_5 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_2 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__ridx_ridx_bin = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__ridx_incremented = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__valid_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__ridx_gray = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(100, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__ridx_ridx_bin = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__ridx_incremented = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__valid_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__ridx_gray = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(100, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__valid_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__valid_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_0_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_0_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_0_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_1_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_1_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_1_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qa_q__DOT___wen_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qa_q__DOT___wen_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__wen = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qa_q__DOT___valid_0_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qa_q__DOT___wen_T_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__wen_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qa_q__DOT___valid_1_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__valid_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__valid_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__elts_0_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__elts_0_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__elts_0_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__elts_1_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__elts_1_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__elts_1_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__wen = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qb_q__DOT___valid_0_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qb_q__DOT___valid_1_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__valid_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__valid_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__elts_0_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__elts_0_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__elts_0_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__elts_1_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__elts_1_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__elts_1_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__wen = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qc_q__DOT___valid_0_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qc_q__DOT___valid_1_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__valid_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__valid_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_0_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_0_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_0_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_1_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_1_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_1_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qd_q__DOT___wen_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qd_q__DOT___wen_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__wen = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qd_q__DOT___valid_0_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qd_q__DOT___wen_T_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__wen_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qd_q__DOT___valid_1_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__valid_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__valid_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__elts_0_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__elts_0_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__elts_0_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__elts_1_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__elts_1_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__elts_1_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__wen = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qe_q__DOT___valid_0_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qe_q__DOT___valid_1_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__valid_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__valid_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_0_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_0_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_0_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_1_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_1_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_1_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT___wen_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT___wen_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__wen = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT___valid_0_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT___wen_T_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__wen_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT___valid_1_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__valid_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__valid_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_0_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_0_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_0_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_1_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_1_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_1_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT___wen_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT___wen_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__wen = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT___valid_0_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT___wen_T_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__wen_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT___valid_1_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__valid_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__valid_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_0_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_0_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_0_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_1_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_1_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_1_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT___wen_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT___wen_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__wen = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT___valid_0_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT___wen_T_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__wen_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT___valid_1_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__valid_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__valid_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_0_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_0_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_0_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_1_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_1_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_1_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT___wen_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT___wen_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__wen = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT___valid_0_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT___wen_T_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__wen_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT___valid_1_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__valid_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__valid_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_0_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_0_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_0_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_1_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_1_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_1_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT___wen_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT___wen_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__wen = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT___valid_0_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT___wen_T_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__wen_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT___valid_1_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__valid_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__valid_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_0_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_0_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_0_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_1_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_1_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_1_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxQ__DOT___wen_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__wen = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxQ__DOT___valid_0_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxQ__DOT___wen_T_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__wen_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxQ__DOT___valid_1_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__io_c2b_rst_reg__DOT__reg_ = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__do_bypass_catcher__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__do_bypass_catcher__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__do_bypass_catcher__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__do_bypass_catcher_1__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__do_bypass_catcher_1__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__do_bypass_catcher_1__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor_io_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__a_id = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__a_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__flight_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__flight_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__flight_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__flight_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__flight_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__flight_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__flight_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__flight_7 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__stalls_id = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__flight_8 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__flight_9 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__flight_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__flight_11 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__flight_12 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__flight_13 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__flight_14 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__flight_15 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__stalls_id_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__stall = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__a_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__d_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__d_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__d_first_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT___GEN_18 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT___GEN_19 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT___GEN_20 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT___GEN_21 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT___GEN_22 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT___GEN_23 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT___GEN_24 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT___GEN_25 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT___GEN_26 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT___GEN_27 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT___GEN_28 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT___GEN_29 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT___GEN_30 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT___GEN_31 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT___GEN_32 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT___GEN_33 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__source_ok = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT___T_77 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__sink = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__inflight = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__inflight_opcodes = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__inflight_sizes = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT___a_opcode_lookup_T_1 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(143, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT___GEN_23);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT___GEN_30 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT___GEN_46 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT___inflight_T_2 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT___inflight_opcodes_T_2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT___inflight_sizes_T_2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__inflight_1 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__inflight_sizes_1 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT___inflight_T_5 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT___inflight_sizes_T_5 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor_io_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__repeated_repeater_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__repeated_repeater_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__repeated_repeater_io_deq_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__repeated_repeater_io_deq_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__repeated_repeater_io_deq_bits_source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__repeated_repeater_io_deq_bits_address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__repeated_repeater_io_deq_bits_mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__cated_bits_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__repeat_count = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__repeat_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__repeat_index = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__count = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__corrupt_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__corrupt_out = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__bundleIn_0_d_bits_data_rdata_written_once = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__bundleIn_0_d_bits_data_masked_enable_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__bundleIn_0_d_bits_data_rdata_0 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT___GEN_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__source_ok = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__mask_eq_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__mask_acc_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__mask_eq_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__mask_acc_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__mask_eq_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__mask_acc_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__mask_eq_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__mask_acc_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT___T_77 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__sink = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__inflight = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__inflight_opcodes = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__inflight_sizes = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT___a_opcode_lookup_T_1 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(143, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT___GEN_23);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT___GEN_30 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT___GEN_46 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT___inflight_T_2 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT___inflight_opcodes_T_2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT___inflight_sizes_T_2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__inflight_1 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__inflight_sizes_1 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT___inflight_T_5 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT___inflight_sizes_T_5 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__repeated_repeater__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__repeated_repeater__DOT__saved_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__repeated_repeater__DOT__saved_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__repeated_repeater__DOT__saved_source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__repeated_repeater__DOT__saved_address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__repeated_repeater__DOT__saved_mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__repeated_repeater__DOT__saved_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__repeated_repeater__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__repeated_repeater__DOT___GEN_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__deq_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__deq_io_enq_bits_resp = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__deq_io_enq_bits_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__deq_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__deq_io_deq_bits_id = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__deq_io_deq_bits_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__q_bdeq_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__q_bdeq_io_enq_bits_resp = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__q_bdeq_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__q_bdeq_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__q_bdeq_io_deq_bits_id = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__q_bdeq_io_deq_bits_resp = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT___rsize1_T_1 = VL_RAND_RESET_I(23);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT___rsize_T_4 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT___rsize_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT___rsize_T_6 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__r_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__r_addr = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__r_count_0 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__r_count_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__a_mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__a_mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__a_mask_eq_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__a_mask_acc_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__a_mask_eq_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__a_mask_acc_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__a_mask_eq_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__a_mask_acc_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__a_mask_eq_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__a_mask_acc_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__beatsLeft = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__w_out_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__readys_filter_lo = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__readys_mask = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__readys_filter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__readys_unready = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT___readys_readys_T_2 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__state_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__allowed_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT___T_12 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT___rcount_0_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT___rcount_1_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT___wsize1_T_1 = VL_RAND_RESET_I(23);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT___wsize_T_4 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT___wsize_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT___wsize_T_6 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__w_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__w_count_0 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__w_count_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__state_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__out_1_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT___T_36 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT___wcount_0_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT___wcount_1_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__latch = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT___readys_mask_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__earlyWinner_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__earlyWinner_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT___T_50 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__muxStateEarly_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__muxStateEarly_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT___sink_ACancel_earlyValid_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT___beatsLeft_T_4 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__d_last_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__d_last_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__d_last_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__b_count_0 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__b_count_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__b_allow = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT___T_90 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT___bcount_0_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT___bcount_1_T_1 = VL_RAND_RESET_I(3);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__deq__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__deq__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__deq__DOT__ram_resp[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__deq__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__deq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__deq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__deq__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__deq__DOT___GEN_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__deq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__deq__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__q_bdeq__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__q_bdeq__DOT__ram_resp[__Vi0] = VL_RAND_RESET_I(2);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__q_bdeq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__q_bdeq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__q_bdeq__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__q_bdeq__DOT___GEN_8 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__q_bdeq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__q_bdeq__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_1_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_1_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_1_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_2_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_2_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_2_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_3_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_3_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_3_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT___GEN_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT___GEN_9 = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_real_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility__DOT__enq_ptr_value = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility__DOT__deq_ptr_value = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility__DOT___value_T_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility__DOT___GEN_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility__DOT___value_T_3 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_real_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__enq_ptr_value = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__deq_ptr_value = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_1__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_1__DOT___value_T_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_1__DOT___GEN_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_1__DOT___value_T_3 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_real_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__enq_ptr_value = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__deq_ptr_value = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_2__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_2__DOT___value_T_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_2__DOT___GEN_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_2__DOT___value_T_3 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_real_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__enq_ptr_value = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__deq_ptr_value = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_3__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_3__DOT___value_T_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_3__DOT___GEN_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_3__DOT___value_T_3 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_io_deq_bits_id = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_io_deq_bits_addr = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_io_deq_bits_len = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_io_deq_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_io_deq_bits_burst = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_io_deq_bits_echo_extra_id = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1_io_deq_bits_id = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1_io_deq_bits_addr = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1_io_deq_bits_len = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1_io_deq_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1_io_deq_bits_burst = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1_io_deq_bits_echo_extra_id = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__in_wdeq_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__in_wdeq_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__busy = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__r_addr = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__r_len = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__len = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__addr = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___fillLow_T_1 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___fillLow_T_3 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___wipeHigh_T_3 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___wipeHigh_T_6 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___align1_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___align1_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___maxSupported1_T = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__bad = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__beats_lo = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__beats = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__inc_addr = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___wrapMask_T_1 = VL_RAND_RESET_I(23);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__ar_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___out_bits_addr_T_5 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___T_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___GEN_4 = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__busy_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__r_addr_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__r_len_1 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__len_1 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__addr_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___fillLow_T_8 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___fillLow_T_10 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___wipeHigh_T_14 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___wipeHigh_T_17 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___align1_T_12 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___align1_T_15 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___maxSupported1_T_1 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__bad_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__beats_lo_1 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__w_beats = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__inc_addr_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___wrapMask_T_3 = VL_RAND_RESET_I(23);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__aw_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__w_counter = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__wbeats_latched = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___in_awready_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__in_awready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___out_bits_addr_T_12 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___T_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___GEN_9 = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__wbeats_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___GEN_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__w_todo = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___wcounter_T_2 = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__error_0 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__error_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___T_26 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___error_0_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT___error_1_T = VL_RAND_RESET_I(2);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq__DOT__ram_addr[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq__DOT__ram_len[__Vi0] = VL_RAND_RESET_I(8);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq__DOT__ram_size[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq__DOT__ram_burst[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq__DOT__ram_echo_extra_id[__Vi0] = VL_RAND_RESET_I(3);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq__DOT___GEN_16 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1__DOT__ram_addr[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1__DOT__ram_len[__Vi0] = VL_RAND_RESET_I(8);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1__DOT__ram_size[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1__DOT__ram_burst[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1__DOT__ram_echo_extra_id[__Vi0] = VL_RAND_RESET_I(3);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1__DOT___GEN_16 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__in_wdeq__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__in_wdeq__DOT__ram_strb[__Vi0] = VL_RAND_RESET_I(8);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__in_wdeq__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__in_wdeq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__in_wdeq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__in_wdeq__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__in_wdeq__DOT___GEN_9 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__in_wdeq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__in_wdeq__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT___GEN_12 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT___GEN_92 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__ram_tl_state_size_io_deq_bits_MPORT_data = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__ram_tl_state_source_io_deq_bits_MPORT_data = VL_RAND_RESET_I(7);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ptr_match = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_7__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_7__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_7__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_7__DOT__maybe_full = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_8__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_8__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_8__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_8__DOT__maybe_full = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_9__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_9__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_9__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_9__DOT__maybe_full = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_10__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_10__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_10__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_10__DOT__maybe_full = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_11__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_11__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_11__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_11__DOT__maybe_full = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_12__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_12__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_12__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_12__DOT__maybe_full = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_13__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_13__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_13__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_13__DOT__maybe_full = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_14__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_14__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_14__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_14__DOT__maybe_full = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_15__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_15__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_15__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_15__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__ram_tl_state_size_io_deq_bits_MPORT_data = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__ram_tl_state_source_io_deq_bits_MPORT_data = VL_RAND_RESET_I(7);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ptr_match = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__maybe_full = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__maybe_full = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__maybe_full = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__maybe_full = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__maybe_full = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__maybe_full = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__maybe_full = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__maybe_full = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor_io_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor_io_in_d_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor_io_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_enq_bits_id = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__count_7 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__write_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__idStall_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__count_6 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__write_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__idStall_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__count_5 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__write_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__idStall_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__count_4 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__write_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__idStall_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__count_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__write_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__idStall_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__count_2 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__write_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__idStall_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__count_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__write = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__idStall_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__count_23 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__count_22 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__count_21 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__count_20 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__count_19 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__count_18 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__count_17 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__count_16 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__count_15 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__count_14 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__count_13 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__count_12 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__count_11 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__count_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__count_9 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__count_8 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___GEN_151 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___GEN_172 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___GEN_193 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___GEN_214 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___GEN_235 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___GEN_256 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__stall = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__doneAW = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___bundleIn_0_a_ready_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__beats1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___GEN_22 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___GEN_43 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___GEN_64 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___GEN_85 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___GEN_106 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___GEN_127 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___GEN_128 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__out_arw_bits_id = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___out_arw_valid_T_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__r_holds_d = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__b_delay = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__r_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___GEN_260 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__r_denied_r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___GEN_261 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___inc_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__inc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___count_T_2 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__inc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___count_T_6 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__inc_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___count_T_10 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__inc_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___count_T_14 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__inc_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___count_T_18 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__inc_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___count_T_22 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__inc_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___count_T_26 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___count_T_30 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___count_T_34 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___count_T_38 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___count_T_42 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___count_T_46 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___count_T_50 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___count_T_54 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___count_T_58 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___count_T_62 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___count_T_66 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___count_T_70 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___count_T_74 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___count_T_78 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___count_T_82 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___count_T_86 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___count_T_90 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__mask_acc_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__mask_acc_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__mask_acc_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__mask_acc_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__inflight);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__inflight_opcodes);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__inflight_sizes);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT___a_opcode_lookup_T_1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__a_set_wo_ready);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT___inflight_T);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT___inflight_opcodes_T);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT___inflight_sizes_T);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__inflight_1);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__inflight_sizes_1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT___inflight_T_5);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT___inflight_sizes_T_5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__ram_strb[__Vi0] = VL_RAND_RESET_I(8);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT___do_enq_T = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(5);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_len[__Vi0] = VL_RAND_RESET_I(8);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_size[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_burst[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_wen[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_d_bits_param = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_d_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_d_bits_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__a_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__c_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__idle = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__a_last_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__a_last_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__a_last_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__a_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__beatsLeft = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__da_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__c_last_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__c_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__dc_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT___readys_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT___readys_T_3 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__state_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__out_1_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__da_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__da_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__c_last_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__c_last_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__state_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT___GEN_13 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__dc_bits_param = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__latch = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__earlyWinner_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT___T_21 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__muxStateEarly_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__muxStateEarly_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT___sink_ACancel_earlyValid_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT___beatsLeft_T_4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT___T_47 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT___T_48 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT___T_50 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT___T_51 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT___T_57 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__address = VL_RAND_RESET_I(13);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___c_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__c_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__c_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__c_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__opcode_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__param_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__size_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__source_3 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__address_2 = VL_RAND_RESET_I(13);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__inflight);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__inflight_opcodes);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__inflight_sizes);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___a_opcode_lookup_T_1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__a_set_wo_ready);
    VL_RAND_RESET_W(1039, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___GEN_35);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___GEN_42 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___GEN_58 = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___inflight_T_2);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___inflight_opcodes_T_2);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___inflight_sizes_T_2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__inflight_1);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__inflight_sizes_1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__c_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__c_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__c_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___T_2335 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___inflight_T_5);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___inflight_sizes_T_5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__inflight_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__d_first_counter_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__d_first_counter1_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__d_first_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___T_2406 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___GEN_84 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_opcode[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_size[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__c__DOT__ram_opcode[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__c__DOT__ram_param[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__c__DOT__ram_size[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__c__DOT__ram_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__c__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__c__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__c__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_s_0_state = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_fifoId = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__a_isSupported = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__logic_out_lo_lo_lo = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__logic_out_lo_lo = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__logic_out_lo_hi_lo = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__logic_out_lo = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__logic_out_hi_lo_lo = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__logic_out_hi_lo = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__logic_out_hi_hi_lo = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__logic_out_hi = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signSel_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signbit_a_T = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signbit_d_T = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_a_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_a_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_a_T_8 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_d_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_d_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_d_T_8 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__wide_mask = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__a_a_ext = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__a_d_ext = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__adder_out = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__a_allow = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__beatsLeft = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_i_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___readys_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___readys_T_3 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__state_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__out_1_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__latch = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__earlyWinner_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___T_12 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__state_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__muxStateEarly_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__muxStateEarly_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___sink_ACancel_earlyValid_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___beatsLeft_T_4 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___T_50 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___GEN_23 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___GEN_25 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__d_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__d_cam_sel_match_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__d_drop = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__d_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__d_replace = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__source_ok = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_eq_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_acc_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_eq_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_acc_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_eq_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_acc_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_eq_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_acc_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___T_282 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___c_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__c_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__c_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__c_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__opcode_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__param_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__size_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__source_3 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__address_2 = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__inflight);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__inflight_opcodes);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__inflight_sizes);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__a_set_wo_ready);
    VL_RAND_RESET_W(1039, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___GEN_35);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___GEN_42 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___GEN_58 = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___inflight_T_2);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___inflight_opcodes_T_2);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___inflight_sizes_T_2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__inflight_1);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__inflight_sizes_1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__c_first_counter_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__c_first_counter1_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__c_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___T_2471 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___inflight_T_5);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___inflight_sizes_T_5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__inflight_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter1_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___T_2542 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___GEN_84 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor_io_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_id = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_16 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_17 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_18 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_19 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_20 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_21 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_22 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_23 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_24 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_25 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_26 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_27 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_28 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_29 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_30 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_31 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__stalls_id = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_32 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_33 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_34 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_35 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_36 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_37 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_38 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_39 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_40 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_41 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_42 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_43 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_44 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_45 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_46 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_47 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__stalls_id_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_48 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_49 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_50 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_51 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_52 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_53 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_54 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_55 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_56 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_57 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_58 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_59 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_60 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_61 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_62 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_63 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__stalls_id_2 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_64 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_65 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_66 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_67 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_68 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_69 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_70 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_71 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_72 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_73 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_74 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_75 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_76 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_77 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_78 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_79 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__stalls_id_3 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_80 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_81 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_82 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_83 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_84 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_85 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_86 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_87 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_88 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_89 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_90 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_91 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_92 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_93 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_94 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_95 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__stalls_id_4 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_96 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_97 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_98 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_99 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_100 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_101 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_102 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_103 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_104 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_105 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_106 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_107 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_108 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_109 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_110 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_111 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__stalls_id_5 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_112 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_113 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_114 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_115 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_116 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_117 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_118 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_119 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_120 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_121 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_122 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_123 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_124 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_125 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_126 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_127 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__stalls_id_6 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__stall = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__d_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__d_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__d_first_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_146 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_147 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_148 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_149 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_150 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_151 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_152 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_153 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_154 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_155 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_156 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_157 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_158 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_159 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_160 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_161 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_162 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_163 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_164 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_165 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_166 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_167 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_168 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_169 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_170 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_171 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_172 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_173 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_174 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_175 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_176 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_177 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_178 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_179 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_180 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_181 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_182 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_183 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_184 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_185 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_186 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_187 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_188 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_189 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_190 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_191 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_192 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_193 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_194 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_195 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_196 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_197 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_198 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_199 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_200 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_201 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_202 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_203 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_204 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_205 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_206 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_207 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_208 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_209 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_210 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_211 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_212 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_213 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_214 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_215 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_216 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_217 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_218 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_219 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_220 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_221 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_222 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_223 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_224 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_225 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_226 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_227 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_228 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_229 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_230 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_231 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_232 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_233 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_234 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_235 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_236 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_237 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_238 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_239 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_240 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_241 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_242 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_243 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_244 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_245 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_246 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_247 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_248 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_249 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_250 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_251 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_252 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_253 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_254 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_255 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_256 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT___GEN_257 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__source_ok = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_eq_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_acc_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_eq_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_acc_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_eq_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_acc_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_eq_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_acc_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___T_282 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___c_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__c_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__c_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__c_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__opcode_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__param_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__size_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__source_3 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__address_2 = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__inflight);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__inflight_opcodes);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__inflight_sizes);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__a_set_wo_ready);
    VL_RAND_RESET_W(1039, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___GEN_35);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___GEN_42 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___GEN_58 = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___inflight_T_2);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___inflight_opcodes_T_2);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___inflight_sizes_T_2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__inflight_1);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__inflight_sizes_1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__c_first_counter_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__c_first_counter1_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__c_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___T_2471 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___inflight_T_5);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___inflight_sizes_T_5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__inflight_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter1_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___T_2542 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___GEN_84 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor_io_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_repeat = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__mapPP = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__bundleOut_0_a_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_repeat_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_repeat_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_repeat_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__source_ok = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_eq_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_acc_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_eq_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_acc_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_eq_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_acc_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_eq_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_acc_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___T_282 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__source = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___c_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__c_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__c_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__c_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__opcode_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__param_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__size_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__source_3 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__address_2 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__inflight = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__inflight_opcodes);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__inflight_sizes);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___a_opcode_lookup_T_1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__a_set_wo_ready = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(527, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___GEN_35);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___GEN_42 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___GEN_58 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___inflight_T_2 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___inflight_opcodes_T_2);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___inflight_sizes_T_2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__inflight_1 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__inflight_sizes_1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__c_first_counter_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__c_first_counter1_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__c_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___T_2469 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___inflight_T_5 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___inflight_sizes_T_5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__inflight_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter1_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___T_2540 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___GEN_84 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater__DOT__saved_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater__DOT__saved_source = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater__DOT__saved_address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater__DOT___GEN_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor_io_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor_io_in_c_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_param = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__count = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__enable_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_data_rdata_written_once = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_data_masked_enable_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_data_rdata_0 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT___GEN_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_rdata_written_once = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_masked_enable_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_rdata_0 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT___GEN_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__cated_bits_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_count = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_7 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_8 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_9 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_11 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_12 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_13 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_14 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_15 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_16 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_17 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_18 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_19 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_20 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_21 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_22 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_23 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_24 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_25 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_26 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_27 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_28 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_29 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_30 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_31 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_32 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_33 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_34 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_35 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_36 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_37 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_38 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_39 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_40 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_41 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_42 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_43 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_44 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_45 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_46 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_47 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_48 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_49 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_50 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_51 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_52 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_53 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_54 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_55 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_56 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_57 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_58 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_59 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_60 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_61 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_62 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_63 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_hold_r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT___GEN_159 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT___GEN_180 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT___GEN_198 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__count_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__last_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__source_ok = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___T_282 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__source = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___c_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__c_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__c_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__c_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__opcode_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__param_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__size_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__source_3 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__address_2 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__inflight = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__inflight_opcodes);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__inflight_sizes);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___a_opcode_lookup_T_1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__a_set_wo_ready = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(527, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___GEN_35);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___GEN_42 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___GEN_58 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___inflight_T_2 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___inflight_opcodes_T_2);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___inflight_sizes_T_2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__inflight_1 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__inflight_sizes_1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__c_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__c_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__c_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___T_2469 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___inflight_T_5 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___inflight_sizes_T_5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__inflight_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter1_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___T_2540 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___GEN_84 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater__DOT__saved_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater__DOT__saved_param = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater__DOT__saved_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater__DOT__saved_source = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater__DOT__saved_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater__DOT__saved_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater__DOT__saved_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater__DOT___GEN_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor_io_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_io_deq_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_io_deq_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_io_deq_bits_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_io_deq_bits_address = VL_RAND_RESET_I(13);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_io_deq_bits_mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_1_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_1_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_1_io_deq_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_1_io_deq_bits_param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_1_io_deq_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_1_io_deq_bits_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeat_count = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeat_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__count = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__corrupt_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__corrupt_out = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeat_count_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeat_last_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__mask_eq_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__mask_acc_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__mask_eq_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__mask_acc_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__mask_eq_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__mask_acc_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__mask_eq_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__mask_acc_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__address = VL_RAND_RESET_I(13);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___c_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__c_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__c_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__c_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__opcode_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__param_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__size_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__source_3 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__address_2 = VL_RAND_RESET_I(13);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__inflight);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__inflight_opcodes);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__inflight_sizes);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__a_set_wo_ready);
    VL_RAND_RESET_W(1039, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___GEN_35);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___GEN_42 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___GEN_58 = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___inflight_T_2);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___inflight_opcodes_T_2);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___inflight_sizes_T_2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__inflight_1);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__inflight_sizes_1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__c_first_counter_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__c_first_counter1_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__c_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___T_2335 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___inflight_T_5);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___inflight_sizes_T_5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__inflight_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter1_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___T_2406 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___GEN_84 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater__DOT__saved_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater__DOT__saved_param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater__DOT__saved_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater__DOT__saved_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater__DOT__saved_address = VL_RAND_RESET_I(13);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater__DOT__saved_mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater__DOT__saved_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater__DOT___GEN_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_1__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_address = VL_RAND_RESET_I(13);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_1__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_1__DOT___GEN_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0_io_enq_bits = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0_io_deq_bits = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__requestARIO_0_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__requestAWIO_0_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__idle_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__readys_filter_lo = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__readys_mask = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__readys_filter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__readys_unready = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___readys_readys_T_2 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__winner_2_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__state_2_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__muxState_2_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___T_54 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__winner_2_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__state_2_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__muxState_2_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___T_55 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__in_0_rid = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__idle_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__readys_filter_lo_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__readys_mask_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__readys_filter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__readys_unready_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___readys_readys_T_5 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__winner_3_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__state_3_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__muxState_3_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___T_77 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__winner_3_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__state_3_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__muxState_3_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___T_78 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__in_0_bid = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___arTag_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__in_0_arready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_15_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_15_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_14_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_14_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_13_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_13_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_12_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_12_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_11_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_11_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_10_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_10_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_9_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_9_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_8_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_8_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_7_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_7_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_6_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_6_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_5_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_5_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_4_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_4_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_3_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_3_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_2_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_2_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_1_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_1_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_0_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_0_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___GEN_47 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___arFIFOMap_0_T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__anyValid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___in_0_rvalid_T_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___arFIFOMap_0_T_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__in_0_rlast = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___arFIFOMap_0_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__in_0_awready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__latched = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_15_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_15_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_14_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_14_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_13_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_13_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_12_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_12_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_11_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_11_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_10_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_10_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_9_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_9_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_8_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_8_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_7_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_7_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_6_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_6_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_5_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_5_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_4_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_4_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_3_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_3_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_2_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_2_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_1_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_1_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_0_count = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_0_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___GEN_63 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___awFIFOMap_0_T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__anyValid_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___in_0_bvalid_T_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___awFIFOMap_0_T_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___awFIFOMap_0_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___arFIFOMap_1_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___awFIFOMap_1_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___arFIFOMap_2_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___awFIFOMap_2_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___arFIFOMap_3_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___awFIFOMap_3_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___arFIFOMap_4_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___awFIFOMap_4_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___arFIFOMap_5_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___awFIFOMap_5_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___arFIFOMap_6_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___awFIFOMap_6_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___arFIFOMap_7_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___awFIFOMap_7_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___arFIFOMap_8_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___awFIFOMap_8_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___arFIFOMap_9_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___awFIFOMap_9_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___arFIFOMap_10_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___awFIFOMap_10_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___arFIFOMap_11_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___awFIFOMap_11_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___arFIFOMap_12_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___awFIFOMap_12_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___arFIFOMap_13_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___awFIFOMap_13_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___arFIFOMap_14_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___awFIFOMap_14_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___arFIFOMap_15_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___awFIFOMap_15_count_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__in_0_arvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__in_0_awvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___GEN_64 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__in_0_wvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__in_0_wready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___readys_mask_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___GEN_76 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___readys_mask_T_5 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT___GEN_79 = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT__ram[__Vi0] = VL_RAND_RESET_I(2);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT__enq_ptr_value = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT__deq_ptr_value = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT___GEN_9 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__apbxbar__DOT__sel_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__apbxbar__DOT___bundleIn_0_pready_T_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__w_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__w_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__r_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__if_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__req = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__if_data_read = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__if_addr = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__if_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__aw_hs = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__b_hs = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__ar_hs = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_done = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_done = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__trans_done = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__rw_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__rw_ready_en = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__rw_resp = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__CoreLock = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__jump = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__flushD = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__rs1ReadEnable = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__rs2ReadEnable = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__rs1ReadAddr = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__rs2ReadAddr = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__flushE = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__BusReadAddr = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__BusWriteAddr = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__BusWriteData = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__BusReadEnable = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__BusWriteEnable = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__ClintReadAddr = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__ClintWriteAddr = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__ClintWriteData = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__ClintReadEnable = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__ClintWriteEnable = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__LoadStoreE = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__LoadStoreM = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__pcF = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__stallF = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__stallD = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__stallE = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__stallM = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__jAddr = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__RamReadEnable = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__RamWriteEnable = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__RamWriteMask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__ClintBus = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__pc = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__pcD_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__Rtype = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__Itype = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__Utype = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__memFuncE_r = VL_RAND_RESET_I(11);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__instFuncE_r = VL_RAND_RESET_I(14);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__CSRRW = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__CSRRS = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__CSRRC = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__CSRRWI = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__CSRRSI = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__CSRRCI = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__csr = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__instTypeE_r = VL_RAND_RESET_I(12);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__rdWriteEnableE_r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__imm_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__memFuncE_dff__DOT__qout_r = VL_RAND_RESET_I(11);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__instFuncE_dff__DOT__qout_r = VL_RAND_RESET_I(14);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__csrFuncE_dff__DOT__qout_r = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__csrWriteAddrE_dff__DOT__qout_r = VL_RAND_RESET_I(12);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__instTypeE_dff__DOT__qout_r = VL_RAND_RESET_I(12);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__pcE_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__csrReadDataE_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__BusReadEnableE_dff__DOT__qout_r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__BusWriteEnableE_dff__DOT__qout_r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__rd_dff__DOT__qout_r = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__imm_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__rs1DataE_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__rs2DataE_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__rs1Data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__rs2Data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__op1 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__op2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__csrop2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__resADD = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__result = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__jalbranch_r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__csrWriteAddrM_clk_diff__DOT__qout_r = VL_RAND_RESET_I(12);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__csrWriteDataM_clk_diff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__csrWriteEnableM_clk_diff__DOT__qout_r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__memFuncM_clk_diff__DOT__qout_r = VL_RAND_RESET_I(11);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusReadEnableM_clk_diff__DOT__qout_r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusReadAddrM_clk_diff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusWriteAddrM_clk_diff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusWriteDataM_clk_diff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusWriteEnableM_clk_diff__DOT__qout_r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__jalbranch_dff__DOT__qout_r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__jumpAddr_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__rdWriteDataE_clk_diff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__rd_r_clk_diff__DOT__qout_r = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__pcM_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__loadRes = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__rdWriteDataM_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__rdWriteEnableW_clk_diff__DOT__qout_r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__rdWriteAddrW_clk_diff__DOT__qout_r = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__rdWriteDataW_clk_diff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteAddrW_clk_diff__DOT__qout_r = VL_RAND_RESET_I(12);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteDataW_clk_diff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteEnableW_clk_diff__DOT__qout_r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__pcW_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[__Vi0] = VL_RAND_RESET_Q(64);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__ReadData_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mstatus_t = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mstatus_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__sstatus_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mtvec_t = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mie_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mepc_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mscratch_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mcause_t = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mcause_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mcycle_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__minstret_t = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__medeleg_t = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mideleg_t = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mtime = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__timediv = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mtimecmp = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mstatus_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__sstatus_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mtvec_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mie_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mip_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mepc_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mscratch_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mcause_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mcycle_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__minstret_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__medeleg_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mideleg_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__ITtime_dff__DOT__qout_r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__Redirect1_r = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__itWhit = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__ITtime_r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__IRQtype_r = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__Redirect1_dff__DOT__qout_r = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__Redirect2_dff__DOT__qout_r = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__IRQtype_dff__DOT__qout_r = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__mepcWriteData_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__IRQret_dff__DOT__qout_r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__mepcWriteDataW_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__IRQtypeW_dff__DOT__qout_r = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__IRQretW_dff__DOT__qout_r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__interrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__reg_we = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__reg_re = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_w = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_w_reg = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT____Vcellinp__Uregs__wb_dat_i = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__enable = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__srx_pad = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ier = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__iir = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__fcr = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__mcr = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lcr = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__msr = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__dl = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__scratch = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__start_dlc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr_mask_d = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__msi_reset = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__dlc = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__trigger_level = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rx_reset = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__tx_reset = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr7 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr0r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr1r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr2r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr3r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr4r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr5r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr6r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr7r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr_mask = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rls_int = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rda_int = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ti_int = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__thre_int = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ms_int = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__tf_push = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rf_pop = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rf_data_out = VL_RAND_RESET_I(11);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rf_overrun = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rf_push_pulse = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rf_count = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__tf_count = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__tstate = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rstate = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__counter_t = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_cnt = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__serial_in = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr_mask_condition = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__iir_read = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__msr_read = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__fifo_read = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__fifo_write = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__delayed_modem_signals = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr0_d = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr1_d = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr2_d = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr3_d = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr4_d = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr5_d = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr6_d = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr7_d = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rls_int_d = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__thre_int_d = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ms_int_d = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ti_int_d = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rda_int_d = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rls_int_pnd = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rda_int_pnd = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__thre_int_pnd = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ms_int_pnd = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ti_int_pnd = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__counter = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__bit_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__shift_out = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__stx_o_tmp = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__parity_xor = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__tf_pop = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__bit_out = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__tf_data_out = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__tf_overrun = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__top = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__bottom = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__top_plus_1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram[__Vi0] = VL_RAND_RESET_I(8);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__i_uart_sync_flops__DOT__flop_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rcounter16 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rbit_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rshift = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rparity = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rparity_error = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rframing_error = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rbit_in = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rparity_xor = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__counter_b = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rf_push_q = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rf_data_in = VL_RAND_RESET_I(11);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rf_push = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rcounter16_eq_7 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rcounter16_eq_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rcounter16_minus_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value = VL_RAND_RESET_I(10);
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[__Vi0] = VL_RAND_RESET_I(3);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__top = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__bottom = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__top_plus_1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram[__Vi0] = VL_RAND_RESET_I(8);
    }
    self->TestHarness__DOT__ldut__DOT__asic__DOT__lspi__DOT__mspi_spi_clk = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__lspi__DOT__mspi_spi_irq_out = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__lspi__DOT__mspi__DOT__data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__lspi__DOT__mspi__DOT__ren = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__state = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT___T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT___T_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT___GEN_0 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT___GEN_6 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT___rid_reg_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__rid_reg = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__bundleIn_0_awready_REG = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT___bid_reg_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__bid_reg = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__araddr_reg = VL_RAND_RESET_I(30);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__awaddr_reg = VL_RAND_RESET_I(30);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__bundleIn_0_wready_REG = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT___wdata_reg_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__wdata_reg = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__wstrb_reg = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__bundleOut_0_penable_REG = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_7 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_8 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_9 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_in_d_bits_param = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_in_d_bits_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_in_d_bits_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_in_d_bits_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_in_d_bits_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_out_2_a_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_out_2_d_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_out_2_e_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_out_1_a_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_out_1_d_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_out_0_a_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_out_0_d_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1_auto_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1_auto_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1_auto_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1_auto_in_d_bits_param = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1_auto_in_d_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1_auto_in_d_bits_source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1_auto_in_d_bits_sink = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1_auto_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1_auto_in_d_bits_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1_auto_in_d_bits_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1_auto_out_1_a_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1_auto_out_1_d_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1_auto_out_0_a_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1_auto_out_0_d_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr_auto_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr_auto_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr_auto_in_d_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr_auto_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr_auto_in_d_bits_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_auto_in_becho_tl_state_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_auto_in_becho_tl_state_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_auto_in_recho_tl_state_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_auto_in_recho_tl_state_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_auto_out_awvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_auto_out_arvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_in_d_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_in_d_bits_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_awvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_bready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_arvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1_auto_in_becho_tl_state_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1_auto_in_becho_tl_state_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1_auto_in_recho_tl_state_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1_auto_in_recho_tl_state_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1_auto_in_recho_extra_id = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint_auto_in_rresp = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint_auto_in_recho_tl_state_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint_auto_in_recho_tl_state_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint_auto_in_rlast = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint_auto_out_rready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1_auto_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1_auto_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1_auto_in_d_bits_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1_auto_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1_auto_in_d_bits_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1_auto_out_awvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1_auto_out_bready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1_auto_out_arvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_auto_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_auto_out_a_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_auto_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_auto_in_d_bits_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_auto_in_d_bits_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_auto_out_a_bits_mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_auto_out_a_bits_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_auto_out_d_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl_auto_in_awready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl_auto_in_wready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl_auto_in_bvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl_auto_in_arready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl_auto_out_a_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl_auto_out_a_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl_auto_out_a_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl_auto_out_a_bits_source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl_auto_out_a_bits_address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl_auto_out_a_bits_mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl_auto_out_a_bits_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl_auto_out_d_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2_auto_in_awready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2_auto_in_becho_real_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2_auto_in_arready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2_auto_out_awvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2_auto_out_arvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag_auto_out_awvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag_auto_out_awlen = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag_auto_out_awecho_real_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag_auto_out_wvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag_auto_out_arecho_real_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err_auto_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err_auto_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err_auto_in_d_bits_param = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err_auto_in_d_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err_auto_in_d_bits_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err_auto_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err_auto_in_d_bits_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics_auto_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics_auto_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics_auto_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics_auto_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics_auto_in_d_bits_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics_auto_in_d_bits_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics_auto_out_a_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics_auto_out_a_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics_auto_out_a_bits_param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics_auto_out_a_bits_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics_auto_out_a_bits_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics_auto_out_a_bits_address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics_auto_out_a_bits_mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics_auto_out_a_bits_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics_auto_out_a_bits_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics_auto_out_d_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1_auto_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1_auto_out_a_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints_auto_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints_auto_out_a_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints_auto_out_a_bits_param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints_auto_out_a_bits_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints_auto_out_a_bits_mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1_auto_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1_auto_in_c_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1_auto_in_d_bits_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1_auto_out_a_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1_auto_out_a_bits_mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1_auto_out_a_bits_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1_auto_out_c_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2_auto_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2_auto_in_d_bits_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2_auto_out_a_bits_mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2_auto_out_d_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_param = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__beatsLeft = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__readys_filter_lo = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__readys_mask = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__readys_filter = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT___readys_unready_T_1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__readys_unready = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT___readys_readys_T_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__earlyWinner_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__state_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__muxStateEarly_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__earlyWinner_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__state_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__muxStateEarly_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT___T_55 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__earlyWinner_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__state_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__muxStateEarly_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT___T_54 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__latch = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT___readys_mask_T = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT___readys_mask_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT___T_15 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT___sink_ACancel_earlyValid_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT___beatsLeft_T_4 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT___T_59 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT___T_60 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT___T_69 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT___T_70 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask_eq_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask_acc_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask_eq_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask_acc_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask_eq_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask_acc_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask_eq_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask_acc_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_177 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_294 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___c_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_counter = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_counter1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__opcode_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__param_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__size_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__source_3 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__address_2 = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_opcodes);
    VL_RAND_RESET_W(1024, self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_sizes);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_set_wo_ready);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___GEN_42 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___GEN_58 = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___inflight_T_2);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___inflight_opcodes_T_2);
    VL_RAND_RESET_W(1024, self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___inflight_sizes_T_2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_1);
    VL_RAND_RESET_W(1024, self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_sizes_1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_counter_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_counter1_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2611 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___inflight_T_5);
    VL_RAND_RESET_W(1024, self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___inflight_sizes_T_5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter1_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2682 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___GEN_84 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_param = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_sink = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__beatsLeft = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__readys_filter_lo = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__readys_mask = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__readys_filter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__readys_unready = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT___readys_readys_T_2 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__earlyWinner_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__state_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__muxStateEarly_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT___T_36 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__earlyWinner_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__state_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__muxStateEarly_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT___T_37 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__requestAIO_0_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__latch = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT___readys_mask_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT___T_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT___sink_ACancel_earlyValid_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT___beatsLeft_T_4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT___T_33 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT___T_39 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT___T_40 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT___T_45 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT___T_46 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__source_ok = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___T_77 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__sink = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__inflight = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__inflight_opcodes = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__inflight_sizes = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___a_opcode_lookup_T_1 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(143, self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___GEN_23);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___GEN_30 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___GEN_46 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___inflight_T_2 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___inflight_opcodes_T_2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___inflight_sizes_T_2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__inflight_1 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__inflight_sizes_1 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___inflight_T_5 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___inflight_sizes_T_5 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__idle = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a_last_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a_last_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a_last_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__beatsLeft = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__da_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__state_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__out_1_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__da_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__da_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT___GEN_12 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__latch = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__muxStateEarly_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT___sink_ACancel_earlyValid_T_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT___beatsLeft_T_4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__address = VL_RAND_RESET_I(13);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight_opcodes = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight_sizes = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT___a_opcode_lookup_T_1 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_set_wo_ready = VL_RAND_RESET_I(16);
    VL_RAND_RESET_W(143, self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT___GEN_23);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT___GEN_30 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT___GEN_46 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT___inflight_T_2 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT___inflight_opcodes_T_2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT___inflight_sizes_T_2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight_1 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight_sizes_1 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT___inflight_T_5 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT___inflight_sizes_T_5 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_opcode[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_size[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_source[__Vi0] = VL_RAND_RESET_I(4);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass_io_bypass = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_in_1_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_in_1_c_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_in_1_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_d_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_e_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_e_bits_sink = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_io_bypass = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA_io_q_bits_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA_io_q_bits_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD_io_q_bits_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD_io_q_bits_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_c_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_c_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_c_bits_param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_c_bits_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_d_bits_source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_d_bits_sink = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_d_bits_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_in_d_bits_param = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_in_d_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_a_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_0_a_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_0_d_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error_auto_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error_auto_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error_auto_in_d_bits_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error_auto_in_d_bits_source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error_auto_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error_auto_in_d_bits_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_param = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_sink = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__in_reset = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__bypass_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__bypass = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__flight = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__stall_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__stall_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__stall = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT___bundleIn_0_a_ready_T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT___T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__in_d_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter1_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__inc = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__next_flight = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__stall_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__source_ok = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___T_88 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__sink = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight_opcodes = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight_sizes = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___a_opcode_lookup_T_1 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(143, self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___GEN_23);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___GEN_30 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___GEN_46 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___inflight_T_2 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___inflight_opcodes_T_2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___inflight_sizes_T_2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight_1 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight_sizes_1 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___inflight_T_5 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___inflight_sizes_T_5 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__idle = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__beatsLeft = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__a_last_counter = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__a_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__da_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__state_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__out_1_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__counter = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__da_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__da_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__a_last_counter1 = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__a_last_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__counter1 = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__da_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT___GEN_12 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__latch = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__muxStateEarly_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT___sink_ACancel_earlyValid_T_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT___beatsLeft_T_4 = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__source_ok = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__source = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__address);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight_opcodes = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight_sizes);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___a_opcode_lookup_T_1 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___GEN_30 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___GEN_46 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___inflight_T_2 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___inflight_opcodes_T_2 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___inflight_sizes_T_2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight_1 = VL_RAND_RESET_I(16);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight_sizes_1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(10);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___inflight_T_5 = VL_RAND_RESET_I(16);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___inflight_sizes_T_5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__bypass = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__flight = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__stall_counter = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__stall_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__stall = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT___bundleOut_0_a_valid_T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_a_bits_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_a_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__divertprobes = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__bypass_c = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT___T_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_c_bits_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_c_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_2 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter1_2 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__c_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT___T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_3 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter1_3 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__inc = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__dec = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__next_flight = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__stall_counter1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT___bundleIn_0_a_ready_T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_opcodes = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_sizes = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___a_opcode_lookup_T_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___T_1374 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___GEN_58 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___inflight_opcodes_T_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___inflight_sizes_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_sizes_1 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___inflight_sizes_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_3 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter1_3 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___T_1517 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_177 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_294 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__source = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__size_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__source_1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___c_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__opcode_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__param_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__size_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__source_3 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__address_2 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_opcodes);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_sizes);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter_1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter1_1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter1_1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_1 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___a_opcode_lookup_T_1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_set_wo_ready = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___GEN_42 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___GEN_58 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___inflight_T_2 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___inflight_opcodes_T_2);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___inflight_sizes_T_2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_1 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_sizes_1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter_1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter1_1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter1_2 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2610 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___inflight_T_5 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___inflight_sizes_T_5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_3 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter1_3 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2681 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___GEN_84 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__source_ok = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___T_88 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__sink = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight_opcodes = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight_sizes = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___a_opcode_lookup_T_1 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_set_wo_ready = VL_RAND_RESET_I(16);
    VL_RAND_RESET_W(143, self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___GEN_23);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___GEN_30 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___GEN_46 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___inflight_T_2 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___inflight_opcodes_T_2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___inflight_sizes_T_2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight_1 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight_sizes_1 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___inflight_T_5 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___inflight_sizes_T_5 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_o_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_o_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_last_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_last_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_last_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__state = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT___T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT___T_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT___GEN_2 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__header = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__isLastState = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT___io_q_bits_beats_T_13 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__state = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__shift = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__last = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(99, self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__wide);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT___T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT___T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT___state_T_1 = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(67, self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT___GEN_8);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_opcode[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_param[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_size[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_source[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_address[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_mask[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_data[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT___GEN_14 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkB__DOT__state = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkC__DOT__state = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__state = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_last_counter = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_last_counter1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_last_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_grant = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT___T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT___T_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT___GEN_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__isLastState = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT___io_q_bits_beats_T_8 = VL_RAND_RESET_I(5);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_opcode[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_param[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_source[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_sink[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_denied[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_data[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT___GEN_14 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0_io_alloc_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0_io_alloc_bits = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0_io_key = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1_io_alloc_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1_io_alloc_bits = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1_io_key = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2_io_alloc_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2_io_alloc_bits = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2_io_key = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3_io_alloc_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3_io_alloc_bits = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3_io_key = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4_io_alloc_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4_io_alloc_bits = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4_io_key = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5_io_alloc_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5_io_alloc_bits = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5_io_key = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6_io_alloc_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6_io_alloc_bits = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6_io_key = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7_io_alloc_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7_io_alloc_bits = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7_io_key = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_source = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_o_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__state = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__r_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__r_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__r_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__r_4 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_4 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__r_5 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address0_r = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address1_r = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_last_count = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_last_beats_a = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_last_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___q_last_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___q_last_count_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___T_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_11 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__source_r = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_19 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___extract_io_i_bits_address_T_1 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__stall = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__xmit = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[__Vi0] = VL_RAND_RESET_I(16);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___free_sel_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___free_sel_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free_sel = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___io_key_T = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___free_T_2 = VL_RAND_RESET_I(9);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[__Vi0] = VL_RAND_RESET_I(16);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___free_sel_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___free_sel_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free_sel = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___io_key_T = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___free_T_2 = VL_RAND_RESET_I(9);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[__Vi0] = VL_RAND_RESET_I(16);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___free_sel_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___free_sel_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free_sel = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___io_key_T = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___free_T_2 = VL_RAND_RESET_I(9);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[__Vi0] = VL_RAND_RESET_I(16);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___free_sel_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___free_sel_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free_sel = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___io_key_T = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___free_T_2 = VL_RAND_RESET_I(9);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[__Vi0] = VL_RAND_RESET_I(16);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___free_sel_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___free_sel_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free_sel = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___io_key_T = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___free_T_2 = VL_RAND_RESET_I(9);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[__Vi0] = VL_RAND_RESET_I(16);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___free_sel_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___free_sel_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free_sel = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___io_key_T = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___free_T_2 = VL_RAND_RESET_I(9);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[__Vi0] = VL_RAND_RESET_I(16);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___free_sel_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___free_sel_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free_sel = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___io_key_T = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___free_T_2 = VL_RAND_RESET_I(9);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[__Vi0] = VL_RAND_RESET_I(16);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___free_sel_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___free_sel_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free_sel = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___io_key_T = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___free_T_2 = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__state = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__shift = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(95, self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT___GEN_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT___GEN_10 = VL_RAND_RESET_Q(59);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__extract_io_i_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__extract_io_i_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__state = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__r_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__q_last_count = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__q_last_beats_a = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__q_last_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__q_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT___q_last_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT___q_last_count_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT___T_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT___T_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT___GEN_11 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__xmit = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__extract__DOT__state = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__extract__DOT___GEN_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam_io_alloc_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam_io_alloc_bits = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam_io_key = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__state = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__r_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___GEN_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__r_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__r_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__r_5 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address0_r = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address1_r = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_last_count = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___q_last_beats_c_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_last_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___q_last_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___q_last_count_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__c_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___T_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___GEN_11 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_release = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__source_r = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_address_T_1 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__stall = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__xmit = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[__Vi0] = VL_RAND_RESET_I(16);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___free_sel_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___free_sel_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free_sel = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___io_key_T = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___free_T_2 = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam_io_alloc_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam_io_alloc_bits = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam_io_key = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__state = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__r_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT___GEN_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__r_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT___GEN_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__r_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT___GEN_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__r_4 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT___GEN_4 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__r_5 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT___GEN_5 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_sink_r = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_grant = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_last_count = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_last_beats_d = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_last_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT___q_last_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT___q_last_count_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT___T_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT___T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT___GEN_9 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__sink_r = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__stall = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__xmit = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT___GEN_32 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[__Vi0] = VL_RAND_RESET_I(16);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___free_sel_T_2 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___free_sel_T_5 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___free_sel_T_8 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___free_sel_T_11 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free_sel = VL_RAND_RESET_Q(33);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_1 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___free_T_1 = VL_RAND_RESET_Q(33);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data_REG = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_send_REG = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_send = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__first_count = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__first_beats_beats = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT___first_beats_c_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT___first_count_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__formatValid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__format_r = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT___GEN_7 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_a = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_b = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_c = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_d = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_e = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_a = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_b = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_c = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_d = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_e = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT___rxInc_a_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT___rxInc_bT = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT___rxInc_c_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT___rxInc_d_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT___rxInc_e_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_1 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_2 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_3 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_4 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_z = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_z_1 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_z_2 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_z_3 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_z_4 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram_R0_en = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__enq_ptr = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__deq_ptr = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__do_flow = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT___enq_ptr_wrap_value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT___wrap_value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__atLeastTwo = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram_out_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_ren = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr = VL_RAND_RESET_I(5);
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__i = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram_R0_en = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__enq_ptr = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__deq_ptr = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__do_flow = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT___enq_ptr_wrap_value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT___wrap_value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__atLeastTwo = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram_out_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_ren = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr = VL_RAND_RESET_I(5);
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__i = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram_R0_en = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__enq_ptr = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__deq_ptr = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__do_flow = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT___enq_ptr_wrap_value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT___wrap_value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__atLeastTwo = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram_out_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_ren = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr = VL_RAND_RESET_I(5);
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__i = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram_R0_en = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__enq_ptr = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__deq_ptr = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__do_flow = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT___enq_ptr_wrap_value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT___wrap_value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__atLeastTwo = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram_out_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_ren = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr = VL_RAND_RESET_I(5);
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__i = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram_R0_en = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__enq_ptr = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__deq_ptr = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__do_flow = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT___enq_ptr_wrap_value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT___wrap_value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__atLeastTwo = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram_out_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_ren = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr = VL_RAND_RESET_I(5);
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__i = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_0_reset = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_0 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_2 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_4 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_5 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_6 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_7 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT___widx_T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_widx_bin = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT___widx_incremented_T_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_incremented = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__index = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ready_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_gray = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_0 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_2 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_4 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_5 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_6 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_7 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT___widx_T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_widx_bin = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT___widx_incremented_T_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_incremented = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__index = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ready_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_gray = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_0 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_2 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_4 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_5 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_6 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_7 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT___widx_T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_widx_bin = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT___widx_incremented_T_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_incremented = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__index = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ready_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_gray = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_0 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_2 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_4 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_5 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_6 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_7 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT___widx_T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_widx_bin = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT___widx_incremented_T_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_incremented = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__index = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ready_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_gray = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_0 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_2 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_4 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_5 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_6 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_7 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT___widx_T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_widx_bin = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT___widx_incremented_T_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_incremented = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__index = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ready_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_gray = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_a = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_b = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_c = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_d = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_e = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__widx_widx_bin = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__ready_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__widx_gray = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_a = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_b = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_c = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_d = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_e = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__widx_widx_bin = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__ready_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__widx_gray = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx_reset_reg__DOT__reg_ = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray_io_q = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_0_reset = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx_ridx_bin = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT___ridx_incremented_T_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx_incremented = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__valid_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx_gray = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray_io_q = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx_ridx_bin = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT___ridx_incremented_T_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx_incremented = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__valid_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx_gray = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray_io_q = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx_ridx_bin = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT___ridx_incremented_T_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx_incremented = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__valid_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx_gray = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray_io_q = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx_ridx_bin = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT___ridx_incremented_T_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx_incremented = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__index = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__valid_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx_gray = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray_io_q = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx_ridx_bin = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT___ridx_incremented_T_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx_incremented = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__valid_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx_gray = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ_io_enq_bits_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_a = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_b = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_c = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_d = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_e = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__tx_a = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__tx_b = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__tx_c = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__tx_d = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__tx_e = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___ioX_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___GEN_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___ioX_tx_a_T_6 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___ioX_first_T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___GEN_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___ioX_tx_bT_6 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___ioX_first_T_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___GEN_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___ioX_tx_c_T_6 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___ioX_first_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_first_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___GEN_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___ioX_tx_d_T_6 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___ioX_first_T_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_first_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___GEN_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___ioX_tx_e_T_6 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_1 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_3 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_5 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_7 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_9 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_1 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_1 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_12 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_14 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_16 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_18 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_20 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_3 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_6 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_7 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_8 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_23 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_25 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_27 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_29 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_31 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_5 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_11 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_12 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_13 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_34 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_36 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_38 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_40 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_42 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_7 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_16 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_17 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_18 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_45 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_47 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_49 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_51 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_53 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_9 = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_21 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_22 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_23 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__header_hi = VL_RAND_RESET_I(20);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_z = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_z_1 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_z_2 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_z_3 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_z_4 = VL_RAND_RESET_I(21);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__xmit = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__forceXmit = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowReturn = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__f_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__requests = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___xmit_T_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__readys_mask = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__readys_filter = VL_RAND_RESET_I(12);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___readys_unready_T_1 = VL_RAND_RESET_I(12);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___readys_unready_T_3 = VL_RAND_RESET_I(12);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__readys_unready = VL_RAND_RESET_I(12);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___readys_readys_T_2 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__state = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowed = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___readys_mask_T = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___readys_mask_T_3 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___readys_mask_T_6 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__grant = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___send_T = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___GEN_8 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_send_REG = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_send_REG_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_0 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_2 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_4 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_5 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_2 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__ridx_ridx_bin = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__ridx_incremented = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__valid_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__ridx_gray = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(100, self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__ridx_ridx_bin = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__ridx_incremented = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__valid_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__ridx_gray = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(100, self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__valid_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__valid_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_0_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_0_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_0_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_1_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_1_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_1_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT___wen_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT___wen_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__wen = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT___valid_0_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT___wen_T_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__wen_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT___valid_1_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__valid_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__valid_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__elts_0_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__elts_0_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__elts_0_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__elts_1_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__elts_1_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__elts_1_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__wen = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT___valid_0_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT___valid_1_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__valid_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__valid_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__elts_0_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__elts_0_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__elts_0_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__elts_1_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__elts_1_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__elts_1_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__wen = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT___valid_0_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT___valid_1_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__valid_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__valid_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_0_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_0_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_0_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_1_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_1_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_1_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT___wen_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT___wen_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__wen = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT___valid_0_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT___wen_T_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__wen_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT___valid_1_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__valid_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__valid_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__elts_0_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__elts_0_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__elts_0_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__elts_1_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__elts_1_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__elts_1_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__wen = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT___valid_0_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT___valid_1_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__valid_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__valid_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_0_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_0_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_0_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_1_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_1_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_1_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT___wen_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT___wen_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__wen = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT___valid_0_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT___wen_T_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__wen_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT___valid_1_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__valid_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__valid_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_0_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_0_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_0_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_1_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_1_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_1_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT___wen_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT___wen_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__wen = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT___valid_0_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT___wen_T_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__wen_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT___valid_1_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__valid_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__valid_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_0_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_0_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_0_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_1_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_1_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_1_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT___wen_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT___wen_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__wen = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT___valid_0_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT___wen_T_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__wen_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT___valid_1_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__valid_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__valid_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_0_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_0_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_0_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_1_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_1_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_1_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT___wen_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT___wen_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__wen = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT___valid_0_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT___wen_T_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__wen_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT___valid_1_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__valid_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__valid_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_0_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_0_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_0_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_1_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_1_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_1_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT___wen_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT___wen_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__wen = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT___valid_0_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT___wen_T_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__wen_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT___valid_1_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__valid_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__valid_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_0_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_0_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_0_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_1_data = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_1_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_1_beats = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT___wen_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__wen = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT___valid_0_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT___wen_T_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__wen_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT___valid_1_T_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_rst_reg__DOT__reg_ = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__do_bypass_catcher__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__do_bypass_catcher__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__do_bypass_catcher__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__do_bypass_catcher_1__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__do_bypass_catcher_1__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__do_bypass_catcher_1__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_7_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_8_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_9_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_23_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_24_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_25_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_26_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_27_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_28_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_29_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_30_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_31_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT___GEN_12 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT___GEN_15 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT___GEN_92 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT___GEN_95 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_7__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_7__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_7__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_7__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_7__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_7__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_8__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_8__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_8__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_8__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_8__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_8__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_9__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_9__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_9__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_9__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_9__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_9__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_23__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_23__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_23__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_23__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_23__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_23__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_24__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_24__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_24__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_24__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_24__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_24__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_25__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_25__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_25__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_25__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_25__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_25__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_26__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_26__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_26__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_26__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_26__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_26__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_27__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_27__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_27__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_27__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_27__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_27__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_28__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_28__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_28__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_28__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_28__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_28__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_29__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_29__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_29__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_29__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_29__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_29__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_30__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_30__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_30__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_30__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_30__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_30__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_31__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_31__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_31__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_31__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_31__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_31__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__deq_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__deq_io_enq_bits_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__deq_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__deq_io_deq_bits_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__deq_io_deq_bits_strb = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__deq_io_deq_bits_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_enq_bits_id = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_enq_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_addr = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_len = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_burst = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_echo_tl_state_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_echo_tl_state_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_wen = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__count_7 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__write_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__idStall_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__count_6 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__write_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__idStall_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__count_5 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__write_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__idStall_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__count_4 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__write_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__idStall_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__count_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__write_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__idStall_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__count_2 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__write_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__idStall_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__count_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__write = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__idStall_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__count_23 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__count_22 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__count_21 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__count_20 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__count_19 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__count_18 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__count_17 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__count_16 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__count_15 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__count_14 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__count_13 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__count_12 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__count_11 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__count_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__count_9 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__count_8 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___GEN_151 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___GEN_172 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___GEN_193 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___GEN_214 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___GEN_235 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___GEN_256 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__stall = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__doneAW = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___bundleIn_0_a_ready_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__beats1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___GEN_22 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___GEN_43 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___GEN_64 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___GEN_85 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___GEN_106 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___GEN_127 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___GEN_128 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__out_arw_bits_id = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___out_arw_valid_T_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__r_holds_d = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__b_delay = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__r_wins = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___T_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___bdelay_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__r_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___GEN_260 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__r_denied_r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___GEN_261 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__r_d_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__d_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___inc_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__inc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___dec_T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___count_T_4 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__inc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___count_T_8 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__inc_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___count_T_12 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__inc_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___count_T_16 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__inc_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___count_T_20 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__inc_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___count_T_24 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__inc_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___count_T_28 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___count_T_30 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___count_T_34 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___count_T_38 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___count_T_42 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___count_T_46 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___count_T_50 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___count_T_54 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___count_T_58 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___count_T_62 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___count_T_66 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___count_T_70 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___count_T_74 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___count_T_78 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___count_T_82 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___count_T_86 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT___count_T_90 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_acc_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_acc_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_acc_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_acc_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__inflight);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__inflight_opcodes);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__inflight_sizes);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT___a_opcode_lookup_T_1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__a_set_wo_ready);
    VL_RAND_RESET_W(1039, self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT___GEN_23);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT___GEN_30 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT___GEN_46 = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT___inflight_T_2);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT___inflight_opcodes_T_2);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT___inflight_sizes_T_2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__inflight_1);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__inflight_sizes_1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT___inflight_T_5);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT___inflight_sizes_T_5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__ram_strb[__Vi0] = VL_RAND_RESET_I(8);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT___GEN_9 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(5);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_len[__Vi0] = VL_RAND_RESET_I(8);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_size[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_burst[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_wen[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT___GEN_18 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__value = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__do_enq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb[__Vi0] = VL_RAND_RESET_I(8);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__value = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__value_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__do_enq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(4);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_resp[__Vi0] = VL_RAND_RESET_I(2);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_resp_io_deq_bits_MPORT_data = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__value_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__value = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__do_enq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(4);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_data_io_deq_bits_MPORT_data = VL_RAND_RESET_Q(64);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_resp[__Vi0] = VL_RAND_RESET_I(2);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_resp_io_deq_bits_MPORT_data = VL_RAND_RESET_I(2);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_last_io_deq_bits_MPORT_data = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__value_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_7_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_8_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_9_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_10_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_11_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_12_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_13_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_14_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_15_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_23_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_24_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_25_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_26_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_27_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_28_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_29_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_30_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_31_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT___GEN_12 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT___GEN_15 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT___GEN_92 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT___GEN_95 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_7__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_7__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_7__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_7__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_7__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_7__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_8__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_8__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_8__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_8__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_8__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_8__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_9__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_9__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_9__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_9__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_9__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_9__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_10__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_10__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_10__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_10__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_10__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_10__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_11__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_11__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_11__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_11__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_11__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_11__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_12__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_12__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_12__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_12__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_12__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_12__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_13__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_13__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_13__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_13__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_13__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_13__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_14__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_14__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_14__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_14__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_14__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_14__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_15__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_15__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_15__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_15__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_15__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_15__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT____Vxrand2 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT____Vxrand1 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__enq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__deq_ptr_value = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__wrap = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT___value_T_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__wrap_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT___value_T_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT____Vlvbound4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT____Vlvbound5 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT____Vlvbound6 = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__ram_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__ram_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__locked = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_count = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT___GEN_128 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT___pending_inc_T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT___pending_dec_T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT___GEN_16 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__bundleIn_0_rlast = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_next = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_count_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_next_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_count_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_next_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_count_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_next_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_count_4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_next_4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_count_5 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_next_5 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_count_6 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_next_6 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_count_7 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_next_7 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_count_8 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_next_8 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_count_9 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_next_9 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_count_10 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_next_10 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_count_11 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_next_11 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_count_12 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_next_12 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_count_13 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_next_13 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_count_14 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_next_14 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_count_15 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending_next_15 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__pending = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT___winner_T_2 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT___winner_T_5 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT___winner_T_8 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__winner = VL_RAND_RESET_I(17);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT___deq_id_T = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT___deq_id_T_1 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT___deq_id_T_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT___GEN_1 = VL_RAND_RESET_I(5);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_resp[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_echo_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_echo_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_echo_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__enq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__deq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT___value_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT___value_T_3 = VL_RAND_RESET_I(3);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_resp[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_echo_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_echo_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_echo_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__enq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__deq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT___value_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT___value_T_3 = VL_RAND_RESET_I(3);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_resp[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_echo_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_echo_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_echo_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__enq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__deq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT___value_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT___value_T_3 = VL_RAND_RESET_I(3);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_resp[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_echo_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_echo_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_echo_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__enq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__deq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT___value_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT___value_T_3 = VL_RAND_RESET_I(3);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_resp[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_echo_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_echo_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_echo_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__enq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__deq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT___value_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT___value_T_3 = VL_RAND_RESET_I(3);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_resp[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_echo_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_echo_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_echo_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__enq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__deq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT___value_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT___value_T_3 = VL_RAND_RESET_I(3);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_resp[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_echo_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_echo_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_echo_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__enq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__deq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT___value_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT___value_T_3 = VL_RAND_RESET_I(3);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_resp[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_echo_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_echo_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_echo_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__enq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__deq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT___value_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT___value_T_3 = VL_RAND_RESET_I(3);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_resp[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_echo_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_echo_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_echo_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__enq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__deq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT___value_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT___value_T_3 = VL_RAND_RESET_I(3);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_resp[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_echo_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_echo_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_echo_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__enq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__deq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT___value_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT___value_T_3 = VL_RAND_RESET_I(3);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_resp[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_echo_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_echo_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_echo_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__enq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__deq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT___value_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT___value_T_3 = VL_RAND_RESET_I(3);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_resp[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_echo_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_echo_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_echo_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__enq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__deq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT___value_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT___value_T_3 = VL_RAND_RESET_I(3);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_resp[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_echo_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_echo_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_echo_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__enq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__deq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT___value_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT___value_T_3 = VL_RAND_RESET_I(3);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_resp[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_echo_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_echo_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_echo_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__enq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__deq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT___value_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT___value_T_3 = VL_RAND_RESET_I(3);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_resp[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_echo_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_echo_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_echo_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__enq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__deq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT___value_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT___value_T_3 = VL_RAND_RESET_I(3);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_resp[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_echo_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_echo_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_echo_extra_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_last_io_deq_bits_MPORT_data = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__enq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__deq_ptr_value = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT___value_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT___value_T_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__deq_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__deq_io_enq_bits_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__deq_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_enq_bits_id = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_echo_tl_state_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_echo_tl_state_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_wen = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__count_7 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__write_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__idStall_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__count_6 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__write_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__idStall_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__count_5 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__write_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__idStall_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__count_4 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__write_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__idStall_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__count_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__write_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__idStall_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__count_2 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__write_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__idStall_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__count_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__write = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__idStall_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__count_23 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__count_22 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__count_21 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__count_20 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__count_19 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__count_18 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__count_17 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__count_16 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__count_15 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__count_14 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__count_13 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__count_12 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__count_11 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__count_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__count_9 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__count_8 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___GEN_151 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___GEN_172 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___GEN_193 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___GEN_214 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___GEN_235 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___GEN_256 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__counter = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__stall = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__doneAW = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___bundleIn_0_a_ready_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__beats1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__counter1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___GEN_22 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___GEN_43 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___GEN_64 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___GEN_85 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___GEN_106 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___GEN_127 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___GEN_128 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__out_arw_bits_id = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___out_arw_valid_T_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__r_holds_d = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__b_delay = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__r_wins = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___T_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___bdelay_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__r_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___GEN_260 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__r_denied_r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___GEN_261 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__r_d_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__d_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___inc_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__inc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___dec_T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___count_T_4 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__inc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___count_T_8 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__inc_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___count_T_12 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__inc_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___count_T_16 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__inc_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___count_T_20 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__inc_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___count_T_24 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__inc_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___count_T_28 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___count_T_30 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___count_T_34 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___count_T_38 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___count_T_42 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___count_T_46 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___count_T_50 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___count_T_54 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___count_T_58 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___count_T_62 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___count_T_66 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___count_T_70 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___count_T_74 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___count_T_78 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___count_T_82 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___count_T_86 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT___count_T_90 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__mask_eq_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__mask_acc_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__mask_eq_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__mask_acc_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__mask_eq_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__mask_acc_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__mask_eq_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__mask_acc_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__address = VL_RAND_RESET_I(31);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__inflight);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__inflight_opcodes);
    VL_RAND_RESET_W(1024, self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__inflight_sizes);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT___a_opcode_lookup_T_1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__a_set_wo_ready);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT___GEN_30 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT___GEN_46 = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT___inflight_T_2);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT___inflight_opcodes_T_2);
    VL_RAND_RESET_W(1024, self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT___inflight_sizes_T_2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__inflight_1);
    VL_RAND_RESET_W(1024, self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__inflight_sizes_1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT___inflight_T_5);
    VL_RAND_RESET_W(1024, self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT___inflight_sizes_T_5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_strb[__Vi0] = VL_RAND_RESET_I(8);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT___GEN_9 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(5);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_echo_tl_state_size[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_wen[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT___GEN_18 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor_io_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__a_id = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__a_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__flight_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__flight_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__flight_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__flight_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__flight_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__flight_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__flight_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__flight_7 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__stalls_id = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__flight_8 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__flight_9 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__flight_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__flight_11 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__flight_12 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__flight_13 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__flight_14 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__flight_15 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__stalls_id_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__stall = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__a_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__d_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__d_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__d_first_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT___GEN_18 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT___GEN_19 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT___GEN_20 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT___GEN_21 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT___GEN_22 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT___GEN_23 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT___GEN_24 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT___GEN_25 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT___GEN_26 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT___GEN_27 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT___GEN_28 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT___GEN_29 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT___GEN_30 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT___GEN_31 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT___GEN_32 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT___GEN_33 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__source_ok = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT___T_77 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__sink = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__inflight = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__inflight_opcodes = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__inflight_sizes = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT___a_opcode_lookup_T_1 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(143, self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT___GEN_23);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT___GEN_30 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT___GEN_46 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT___inflight_T_2 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT___inflight_opcodes_T_2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT___inflight_sizes_T_2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__inflight_1 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__inflight_sizes_1 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT___inflight_T_5 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT___inflight_sizes_T_5 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor_io_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__cated_bits_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeat_count = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeat_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeat_index = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__count = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__corrupt_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__corrupt_out = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__bundleIn_0_d_bits_data_rdata_written_once = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__bundleIn_0_d_bits_data_masked_enable_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__bundleIn_0_d_bits_data_rdata_0 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT___GEN_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__source_ok = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT___T_77 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__sink = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__inflight = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__inflight_opcodes = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__inflight_sizes = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT___a_opcode_lookup_T_1 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(143, self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT___GEN_23);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT___GEN_30 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT___GEN_46 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT___inflight_T_2 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT___inflight_opcodes_T_2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT___inflight_sizes_T_2 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__inflight_1 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__inflight_sizes_1 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT___inflight_T_5 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT___inflight_sizes_T_5 = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater__DOT__saved_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater__DOT__saved_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater__DOT__saved_source = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater__DOT__saved_address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater__DOT__saved_mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater__DOT__saved_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater__DOT___GEN_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__deq_io_deq_bits_id = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_enq_bits_resp = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_deq_bits_id = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_deq_bits_resp = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT___rsize1_T_1 = VL_RAND_RESET_I(23);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT___rsize_T_4 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT___rsize_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT___rsize_T_6 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__r_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__r_addr = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__r_count_0 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__r_count_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__a_mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__a_mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__a_mask_eq_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__a_mask_acc_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__a_mask_eq_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__a_mask_acc_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__a_mask_eq_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__a_mask_acc_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__a_mask_eq_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__a_mask_acc_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__beatsLeft = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__w_out_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__readys_filter_lo = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__readys_mask = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__readys_filter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__readys_unready = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT___readys_readys_T_2 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__state_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__allowed_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT___T_12 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT___rcount_0_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT___rcount_1_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT___wsize1_T_1 = VL_RAND_RESET_I(23);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT___wsize_T_4 = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT___wsize_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT___wsize_T_6 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__w_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__w_count_0 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__w_count_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__state_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__out_1_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT___T_36 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT___wcount_0_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT___wcount_1_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__latch = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT___readys_mask_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__earlyWinner_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__earlyWinner_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT___T_50 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__muxStateEarly_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__muxStateEarly_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT___sink_ACancel_earlyValid_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT___beatsLeft_T_4 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__d_last_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__d_last_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__d_last_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__b_count_0 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__b_count_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__b_allow = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT___T_90 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT___bcount_0_T_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT___bcount_1_T_1 = VL_RAND_RESET_I(3);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_resp[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__deq__DOT___do_enq_T = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__q_bdeq__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__q_bdeq__DOT__ram_resp[__Vi0] = VL_RAND_RESET_I(2);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__q_bdeq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__q_bdeq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__q_bdeq__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__q_bdeq__DOT___GEN_8 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__q_bdeq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__q_bdeq__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3_io_enq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT___GEN_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT___GEN_9 = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_real_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__enq_ptr_value = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT___value_T_1 = VL_RAND_RESET_I(2);
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__enq_ptr_value = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT___value_T_1 = VL_RAND_RESET_I(2);
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_real_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__enq_ptr_value = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__deq_ptr_value = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT___value_T_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT___GEN_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT___value_T_3 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_extra_id[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_real_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__enq_ptr_value = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__deq_ptr_value = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT___value_T_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT___GEN_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT___value_T_3 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_io_deq_bits_id = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_io_deq_bits_addr = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_io_deq_bits_len = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_io_deq_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_io_deq_bits_burst = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_io_deq_bits_echo_extra_id = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_1_io_deq_bits_id = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_1_io_deq_bits_addr = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_1_io_deq_bits_len = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_1_io_deq_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_1_io_deq_bits_burst = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_1_io_deq_bits_echo_extra_id = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__busy = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__r_addr = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__r_len = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__len = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__addr = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___fillLow_T_1 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___fillLow_T_3 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___wipeHigh_T_3 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___wipeHigh_T_6 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___align1_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___align1_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___maxSupported1_T = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__bad = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__beats_lo = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__beats = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__inc_addr = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___wrapMask_T_1 = VL_RAND_RESET_I(23);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__ar_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___out_bits_addr_T_5 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___T_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___GEN_4 = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__busy_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__r_addr_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__r_len_1 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__len_1 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__addr_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___fillLow_T_8 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___fillLow_T_10 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___wipeHigh_T_14 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___wipeHigh_T_17 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___align1_T_12 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___align1_T_15 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___maxSupported1_T_1 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__bad_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__beats_lo_1 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__w_beats = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__inc_addr_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___wrapMask_T_3 = VL_RAND_RESET_I(23);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__aw_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__w_counter = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__wbeats_latched = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___in_awready_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__in_awready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___out_bits_addr_T_12 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___T_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___GEN_9 = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__wbeats_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___GEN_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__w_todo = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___wcounter_T_2 = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__error_0 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__error_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___T_26 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___error_0_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___error_1_T = VL_RAND_RESET_I(2);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq__DOT__ram_addr[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq__DOT__ram_len[__Vi0] = VL_RAND_RESET_I(8);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq__DOT__ram_size[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq__DOT__ram_burst[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq__DOT__ram_echo_extra_id[__Vi0] = VL_RAND_RESET_I(3);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_1__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_1__DOT__ram_addr[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_1__DOT__ram_len[__Vi0] = VL_RAND_RESET_I(8);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_1__DOT__ram_size[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_1__DOT__ram_burst[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_1__DOT__ram_echo_extra_id[__Vi0] = VL_RAND_RESET_I(3);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_1__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_1__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__in_wdeq__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__in_wdeq__DOT__ram_strb[__Vi0] = VL_RAND_RESET_I(8);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__in_wdeq__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__in_wdeq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__in_wdeq__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor_io_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_param = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__a_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__c_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__idle = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__a_last_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__a_last_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__a_last_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__a_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__beatsLeft = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__da_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__c_last_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__c_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__dc_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT___readys_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT___readys_T_3 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__state_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__out_1_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__da_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__da_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__c_last_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__c_last_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__state_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT___GEN_13 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__dc_bits_param = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__latch = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__earlyWinner_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT___T_21 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__muxStateEarly_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__muxStateEarly_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT___sink_ACancel_earlyValid_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT___beatsLeft_T_4 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT___T_47 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT___T_48 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT___T_50 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT___T_51 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT___T_57 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__address = VL_RAND_RESET_I(13);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT___c_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__c_first_counter = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__c_first_counter1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__c_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__opcode_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__param_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__size_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__source_3 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__address_2 = VL_RAND_RESET_I(13);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__inflight);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__inflight_opcodes);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__inflight_sizes);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT___a_opcode_lookup_T_1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__a_set_wo_ready);
    VL_RAND_RESET_W(1039, self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT___GEN_35);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT___GEN_42 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT___GEN_58 = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT___inflight_T_2);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT___inflight_opcodes_T_2);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT___inflight_sizes_T_2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__inflight_1);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__inflight_sizes_1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__c_first_counter_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__c_first_counter1_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__c_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT___T_2335 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT___inflight_T_5);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT___inflight_sizes_T_5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__inflight_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter1_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT___T_2406 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT___GEN_84 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__a__DOT__ram_opcode[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__a__DOT__ram_size[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__a__DOT__ram_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__a__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__a__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__a__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__c__DOT__ram_opcode[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__c__DOT__ram_param[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__c__DOT__ram_size[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__c__DOT__ram_source[__Vi0] = VL_RAND_RESET_I(7);
    }
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__c__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__c__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__c__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor_io_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor_io_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor_io_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor_io_in_d_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__cam_s_0_state = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__cam_a_0_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__cam_a_0_bits_param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__cam_a_0_bits_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__cam_a_0_bits_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__cam_a_0_bits_address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__cam_a_0_bits_mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__cam_a_0_bits_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__cam_a_0_fifoId = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__cam_a_0_lut = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__cam_d_0_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__cam_d_0_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__cam_d_0_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__a_isSupported = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__a_fifoId = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__logic_out_lo_lo_lo = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__logic_out_lo_lo = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__logic_out_lo_hi_lo = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__logic_out_lo = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__logic_out_hi_lo_lo = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__logic_out_hi_lo = VL_RAND_RESET_I(16);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__logic_out_hi_hi_lo = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__logic_out_hi = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT___signSel_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT___signbit_a_T = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT___signbit_d_T = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT___signext_a_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT___signext_a_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT___signext_a_T_8 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT___signext_d_T_2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT___signext_d_T_5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT___signext_d_T_8 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__wide_mask = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__a_a_ext = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__a_d_ext = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__adder_out = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__a_allow = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__beatsLeft = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__source_i_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT___readys_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT___readys_T_3 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__state_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__out_1_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__source_c_bits_a_mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__source_c_bits_a_mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__source_c_bits_a_mask_eq_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__source_c_bits_a_mask_acc_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__source_c_bits_a_mask_eq_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__source_c_bits_a_mask_acc_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__source_c_bits_a_mask_eq_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__source_c_bits_a_mask_acc_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__source_c_bits_a_mask_eq_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__source_c_bits_a_mask_acc_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__latch = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__earlyWinner_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT___T_12 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__state_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__muxStateEarly_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__muxStateEarly_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT___sink_ACancel_earlyValid_T_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT___beatsLeft_T_4 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT___T_50 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT___GEN_23 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT___GEN_25 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__d_first_counter = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__d_cam_sel_match_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__d_drop = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__d_first_counter1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__d_replace = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__mask_eq_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__mask_acc_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__mask_eq_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__mask_acc_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__mask_eq_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__mask_acc_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__mask_eq_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__mask_acc_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT___T_177 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT___T_294 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT___c_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__c_first_counter = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__c_first_counter1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__c_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__opcode_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__param_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__size_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__source_3 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__address_2 = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__inflight);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__inflight_opcodes);
    VL_RAND_RESET_W(1024, self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__inflight_sizes);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__a_set_wo_ready);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT___GEN_42 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT___GEN_58 = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT___inflight_T_2);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT___inflight_opcodes_T_2);
    VL_RAND_RESET_W(1024, self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT___inflight_sizes_T_2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__inflight_1);
    VL_RAND_RESET_W(1024, self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__inflight_sizes_1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__c_first_counter_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__c_first_counter1_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__c_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT___T_2607 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT___inflight_T_5);
    VL_RAND_RESET_W(1024, self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT___inflight_sizes_T_5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__inflight_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__d_first_counter_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__d_first_counter1_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__d_first_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT___T_2678 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT___GEN_84 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor_io_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__a_id = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__a_first_counter = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_16 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_17 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_18 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_19 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_20 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_21 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_22 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_23 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_24 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_25 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_26 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_27 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_28 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_29 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_30 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_31 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__stalls_id = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_32 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_33 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_34 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_35 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_36 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_37 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_38 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_39 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_40 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_41 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_42 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_43 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_44 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_45 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_46 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_47 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__stalls_id_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_48 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_49 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_50 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_51 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_52 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_53 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_54 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_55 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_56 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_57 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_58 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_59 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_60 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_61 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_62 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_63 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__stalls_id_2 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_64 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_65 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_66 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_67 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_68 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_69 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_70 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_71 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_72 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_73 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_74 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_75 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_76 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_77 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_78 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_79 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__stalls_id_3 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_80 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_81 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_82 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_83 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_84 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_85 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_86 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_87 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_88 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_89 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_90 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_91 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_92 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_93 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_94 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_95 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__stalls_id_4 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_96 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_97 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_98 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_99 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_100 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_101 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_102 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_103 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_104 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_105 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_106 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_107 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_108 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_109 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_110 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_111 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__stalls_id_5 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_112 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_113 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_114 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_115 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_116 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_117 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_118 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_119 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_120 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_121 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_122 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_123 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_124 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_125 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_126 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__flight_127 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__stalls_id_6 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__stall = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__a_first_counter1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__d_first_counter = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__d_first_counter1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__d_first_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_146 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_147 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_148 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_149 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_150 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_151 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_152 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_153 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_154 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_155 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_156 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_157 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_158 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_159 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_160 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_161 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_162 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_163 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_164 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_165 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_166 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_167 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_168 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_169 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_170 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_171 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_172 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_173 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_174 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_175 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_176 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_177 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_178 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_179 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_180 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_181 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_182 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_183 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_184 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_185 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_186 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_187 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_188 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_189 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_190 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_191 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_192 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_193 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_194 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_195 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_196 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_197 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_198 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_199 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_200 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_201 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_202 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_203 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_204 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_205 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_206 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_207 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_208 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_209 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_210 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_211 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_212 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_213 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_214 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_215 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_216 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_217 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_218 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_219 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_220 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_221 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_222 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_223 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_224 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_225 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_226 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_227 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_228 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_229 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_230 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_231 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_232 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_233 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_234 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_235 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_236 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_237 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_238 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_239 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_240 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_241 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_242 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_243 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_244 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_245 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_246 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_247 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_248 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_249 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_250 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_251 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_252 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_253 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_254 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_255 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_256 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT___GEN_257 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__mask_eq_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__mask_acc_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__mask_eq_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__mask_acc_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__mask_eq_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__mask_acc_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__mask_eq_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__mask_acc_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_177 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_294 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___c_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__c_first_counter = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__c_first_counter1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__c_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__opcode_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__param_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__size_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__source_3 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__address_2 = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__inflight);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__inflight_opcodes);
    VL_RAND_RESET_W(1024, self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__inflight_sizes);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__a_set_wo_ready);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___GEN_42 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___GEN_58 = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___inflight_T_2);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___inflight_opcodes_T_2);
    VL_RAND_RESET_W(1024, self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___inflight_sizes_T_2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__inflight_1);
    VL_RAND_RESET_W(1024, self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__inflight_sizes_1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__c_first_counter_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__c_first_counter1_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__c_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2607 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___inflight_T_5);
    VL_RAND_RESET_W(1024, self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___inflight_sizes_T_5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__inflight_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter1_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2678 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___GEN_84 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor_io_in_d_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__a_repeater_io_repeat = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__a_repeater_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__mapPP = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__bundleOut_0_a_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__a_repeater_io_repeat_counter = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__a_repeater_io_repeat_counter1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__a_repeater_io_repeat_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_177 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_294 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__source = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT___c_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__c_first_counter = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__c_first_counter1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__c_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__opcode_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__param_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__size_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__source_3 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__address_2 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__inflight = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__inflight_opcodes);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__inflight_sizes);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT___a_opcode_lookup_T_1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__a_set_wo_ready = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT___GEN_42 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT___GEN_58 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT___inflight_T_2 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT___inflight_opcodes_T_2);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT___inflight_sizes_T_2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__inflight_1 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__inflight_sizes_1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__c_first_counter_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__c_first_counter1_1 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__c_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2610 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT___inflight_T_5 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT___inflight_sizes_T_5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__inflight_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter1_3 = VL_RAND_RESET_I(5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2681 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT___GEN_84 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__a_repeater__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__a_repeater__DOT__saved_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__a_repeater__DOT__saved_source = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__a_repeater__DOT__saved_address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__a_repeater__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__a_repeater__DOT___GEN_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor_io_in_a_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor_io_in_c_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_param = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__count = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__enable_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_data_rdata_written_once = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_data_masked_enable_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_data_rdata_0 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT___GEN_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_rdata_written_once = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_masked_enable_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_rdata_0 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT___GEN_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__cated_bits_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_count = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_6 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_7 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_8 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_9 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_11 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_12 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_13 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_14 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_15 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_16 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_17 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_18 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_19 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_20 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_21 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_22 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_23 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_24 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_25 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_26 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_27 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_28 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_29 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_30 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_31 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_32 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_33 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_34 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_35 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_36 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_37 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_38 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_39 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_40 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_41 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_42 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_43 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_44 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_45 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_46 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_47 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_48 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_49 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_50 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_51 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_52 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_53 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_54 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_55 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_56 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_57 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_58 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_59 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_60 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_61 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_62 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_63 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_sel_hold_r = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT___GEN_159 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT___GEN_180 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT___GEN_198 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__count_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__last_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__mask = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_177 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_294 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__source = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__address = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___c_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__c_first_counter = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__c_first_counter1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__c_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__opcode_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__param_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__size_3 = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__source_3 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__address_2 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__inflight = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__inflight_opcodes);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__inflight_sizes);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___a_opcode_lookup_T_1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__a_set_wo_ready = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___GEN_42 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___GEN_58 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___inflight_T_2 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(256, self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___inflight_opcodes_T_2);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___inflight_sizes_T_2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__inflight_1 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__inflight_sizes_1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__c_first_counter_1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__c_first_counter1_1 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__c_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2610 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___inflight_T_5 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___inflight_sizes_T_5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__inflight_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter_3 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter1_3 = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2681 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___GEN_84 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__saved_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__saved_param = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__saved_size = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__saved_source = VL_RAND_RESET_I(6);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__saved_denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__saved_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__saved_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT___GEN_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor_io_in_d_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_io_deq_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_io_deq_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_io_deq_bits_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_io_deq_bits_address = VL_RAND_RESET_I(13);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_io_deq_bits_mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1_io_enq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1_io_deq_bits_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1_io_deq_bits_param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1_io_deq_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1_io_deq_bits_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeat_count = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeat_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__count = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__corrupt_reg = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__corrupt_out = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeat_count_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeat_last_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__mask_acc = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__mask_acc_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__mask_eq_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__mask_acc_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__mask_eq_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__mask_acc_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__mask_eq_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__mask_acc_4 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__mask_eq_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__mask_acc_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___a_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__a_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__a_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__a_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__address = VL_RAND_RESET_I(13);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___d_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__opcode_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__param_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__size_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__source_1 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__denied = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___c_first_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__c_first_counter = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__c_first_counter1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__c_first = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__opcode_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__param_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__size_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__source_3 = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__address_2 = VL_RAND_RESET_I(13);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__inflight);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__inflight_opcodes);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__inflight_sizes);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__a_first_counter_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__a_first_counter1_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__a_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter1_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_1 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__a_set_wo_ready);
    VL_RAND_RESET_W(1039, self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___GEN_35);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___GEN_42 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___GEN_58 = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___inflight_T_2);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___inflight_opcodes_T_2);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___inflight_sizes_T_2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__watchdog = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___watchdog_T_1 = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__inflight_1);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__inflight_sizes_1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__c_first_counter_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__c_first_counter1_1 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__c_first_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter1_2 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___T_2335 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___inflight_T_5);
    VL_RAND_RESET_W(512, self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___inflight_sizes_T_5);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__watchdog_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___watchdog_T_3 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__inflight_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter1_3 = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_3 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___T_2406 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___GEN_84 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__plusarg_reader__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__plusarg_reader_1__DOT__myplus = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__saved_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__saved_param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__saved_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__saved_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__saved_address = VL_RAND_RESET_I(13);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__saved_mask = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__saved_corrupt = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT___GEN_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_opcode = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_param = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_source = VL_RAND_RESET_I(7);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_address = VL_RAND_RESET_I(13);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1__DOT___T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1__DOT___GEN_0 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_bvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_bresp = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_out_awvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_out_wvalid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem_R0_en = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__w_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__w_id = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__w_echo_real_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__r_sel1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__w_sel1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT___T_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT___GEN_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__r_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__r_id = VL_RAND_RESET_I(4);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__r_echo_real_last = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__in_arready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT___T_14 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT___GEN_41 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__rdata_REG = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__rdata_r0 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__rdata_r1 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__rdata_r2 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__rdata_r3 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__rdata_r4 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__rdata_r5 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__rdata_r6 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__rdata_r7 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__reg_R0_ren = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__reg_R0_addr = VL_RAND_RESET_I(28);
    for (int __Vi0=0; __Vi0<268435456; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram[__Vi0] = VL_RAND_RESET_Q(64);
    }
    self->TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__i = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_echo_real_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__value = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__value_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb[__Vi0] = VL_RAND_RESET_I(8);
    }
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__value = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__value_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(4);
    }
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_resp[__Vi0] = VL_RAND_RESET_I(2);
    }
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_resp_io_deq_bits_MPORT_data = VL_RAND_RESET_I(2);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_echo_real_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_echo_real_last_io_deq_bits_MPORT_data = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__value = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__value_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr[__Vi0] = VL_RAND_RESET_I(32);
    }
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_echo_real_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__value = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__value_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(4);
    }
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_resp[__Vi0] = VL_RAND_RESET_I(2);
    }
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_resp_io_deq_bits_MPORT_data = VL_RAND_RESET_I(2);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_echo_real_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__value = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__value_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ptr_match = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_io_deq_bits_addr = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_io_deq_bits_len = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_io_deq_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_io_deq_bits_burst = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1_io_deq_bits_addr = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1_io_deq_bits_len = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1_io_deq_bits_size = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1_io_deq_bits_burst = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__in_wdeq_io_deq_ready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__in_wdeq_io_deq_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__busy = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__r_addr = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__r_len = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__len = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__addr = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__inc_addr = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___wrapMask_T_1 = VL_RAND_RESET_I(23);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___T_2 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___GEN_4 = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__busy_1 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__r_addr_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__r_len_1 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__len_1 = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__addr_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__inc_addr_1 = VL_RAND_RESET_I(32);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___wrapMask_T_3 = VL_RAND_RESET_I(23);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__w_counter = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__wbeats_latched = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___in_awready_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__in_awready = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___T_5 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___GEN_9 = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__wbeats_valid = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___GEN_10 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___wcounter_T_2 = VL_RAND_RESET_I(9);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__error_0 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__error_1 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__error_2 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__error_3 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__error_4 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__error_5 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__error_6 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__error_7 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__error_8 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__error_9 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__error_10 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__error_11 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__error_12 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__error_13 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__error_14 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__error_15 = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___T_40 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___error_0_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___error_1_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___error_2_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___error_3_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___error_4_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___error_5_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___error_6_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___error_7_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___error_8_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___error_9_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___error_10_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___error_11_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___error_12_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___error_13_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___error_14_T = VL_RAND_RESET_I(2);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT___error_15_T = VL_RAND_RESET_I(2);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_addr[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_len[__Vi0] = VL_RAND_RESET_I(8);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_size[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_burst[__Vi0] = VL_RAND_RESET_I(2);
    }
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq__DOT___GEN_15 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_id[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_addr[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_len[__Vi0] = VL_RAND_RESET_I(8);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_size[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_burst[__Vi0] = VL_RAND_RESET_I(2);
    }
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT___GEN_15 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_strb[__Vi0] = VL_RAND_RESET_I(8);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_last[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__maybe_full = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__empty = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT___do_enq_T = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT___GEN_9 = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__do_enq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__do_deq = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__spiFlash__DOT__reset = VL_RAND_RESET_I(1);
    self->TestHarness__DOT__ldut__DOT__spiFlash__DOT__state = VL_RAND_RESET_I(3);
    self->TestHarness__DOT__ldut__DOT__spiFlash__DOT__counter = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__spiFlash__DOT__cmd = VL_RAND_RESET_I(8);
    self->TestHarness__DOT__ldut__DOT__spiFlash__DOT__addr = VL_RAND_RESET_I(22);
    self->TestHarness__DOT__ldut__DOT__spiFlash__DOT__data = VL_RAND_RESET_Q(64);
    self->TestHarness__DOT__ldut__DOT__spiFlash__DOT__rdata = VL_RAND_RESET_Q(64);
    self->__Vtablechg1[0] = 0U;
    self->__Vtablechg1[1] = 1U;
    self->__Vtablechg1[2] = 1U;
    self->__Vtablechg1[3] = 1U;
    self->__Vtablechg1[4] = 0U;
    self->__Vtablechg1[5] = 1U;
    self->__Vtablechg1[6] = 0U;
    self->__Vtablechg1[7] = 1U;
    self->__Vtablechg1[8] = 0U;
    self->__Vtablechg1[9] = 1U;
    self->__Vtablechg1[10] = 0U;
    self->__Vtablechg1[11] = 1U;
    self->__Vtablechg1[12] = 0U;
    self->__Vtablechg1[13] = 1U;
    self->__Vtablechg1[14] = 0U;
    self->__Vtablechg1[15] = 1U;
    self->__Vtablechg1[16] = 0U;
    self->__Vtablechg1[17] = 1U;
    self->__Vtablechg1[18] = 1U;
    self->__Vtablechg1[19] = 1U;
    self->__Vtablechg1[20] = 0U;
    self->__Vtablechg1[21] = 1U;
    self->__Vtablechg1[22] = 0U;
    self->__Vtablechg1[23] = 1U;
    self->__Vtablechg1[24] = 0U;
    self->__Vtablechg1[25] = 1U;
    self->__Vtablechg1[26] = 0U;
    self->__Vtablechg1[27] = 1U;
    self->__Vtablechg1[28] = 0U;
    self->__Vtablechg1[29] = 1U;
    self->__Vtablechg1[30] = 1U;
    self->__Vtablechg1[31] = 1U;
    self->__Vtablechg1[32] = 0U;
    self->__Vtablechg1[33] = 1U;
    self->__Vtablechg1[34] = 1U;
    self->__Vtablechg1[35] = 1U;
    self->__Vtablechg1[36] = 0U;
    self->__Vtablechg1[37] = 1U;
    self->__Vtablechg1[38] = 0U;
    self->__Vtablechg1[39] = 1U;
    self->__Vtablechg1[40] = 0U;
    self->__Vtablechg1[41] = 1U;
    self->__Vtablechg1[42] = 1U;
    self->__Vtablechg1[43] = 1U;
    self->__Vtablechg1[44] = 0U;
    self->__Vtablechg1[45] = 1U;
    self->__Vtablechg1[46] = 0U;
    self->__Vtablechg1[47] = 1U;
    self->__Vtablechg1[48] = 0U;
    self->__Vtablechg1[49] = 1U;
    self->__Vtablechg1[50] = 1U;
    self->__Vtablechg1[51] = 1U;
    self->__Vtablechg1[52] = 0U;
    self->__Vtablechg1[53] = 1U;
    self->__Vtablechg1[54] = 0U;
    self->__Vtablechg1[55] = 1U;
    self->__Vtablechg1[56] = 0U;
    self->__Vtablechg1[57] = 1U;
    self->__Vtablechg1[58] = 1U;
    self->__Vtablechg1[59] = 1U;
    self->__Vtablechg1[60] = 0U;
    self->__Vtablechg1[61] = 1U;
    self->__Vtablechg1[62] = 1U;
    self->__Vtablechg1[63] = 1U;
    self->__Vtablechg1[64] = 0U;
    self->__Vtablechg1[65] = 1U;
    self->__Vtablechg1[66] = 1U;
    self->__Vtablechg1[67] = 1U;
    self->__Vtablechg1[68] = 0U;
    self->__Vtablechg1[69] = 1U;
    self->__Vtablechg1[70] = 1U;
    self->__Vtablechg1[71] = 1U;
    self->__Vtablechg1[72] = 0U;
    self->__Vtablechg1[73] = 1U;
    self->__Vtablechg1[74] = 0U;
    self->__Vtablechg1[75] = 1U;
    self->__Vtablechg1[76] = 0U;
    self->__Vtablechg1[77] = 1U;
    self->__Vtablechg1[78] = 0U;
    self->__Vtablechg1[79] = 1U;
    self->__Vtablechg1[80] = 0U;
    self->__Vtablechg1[81] = 1U;
    self->__Vtablechg1[82] = 1U;
    self->__Vtablechg1[83] = 1U;
    self->__Vtablechg1[84] = 0U;
    self->__Vtablechg1[85] = 1U;
    self->__Vtablechg1[86] = 1U;
    self->__Vtablechg1[87] = 1U;
    self->__Vtablechg1[88] = 0U;
    self->__Vtablechg1[89] = 1U;
    self->__Vtablechg1[90] = 0U;
    self->__Vtablechg1[91] = 1U;
    self->__Vtablechg1[92] = 0U;
    self->__Vtablechg1[93] = 1U;
    self->__Vtablechg1[94] = 1U;
    self->__Vtablechg1[95] = 1U;
    self->__Vtablechg1[96] = 0U;
    self->__Vtablechg1[97] = 1U;
    self->__Vtablechg1[98] = 1U;
    self->__Vtablechg1[99] = 1U;
    self->__Vtablechg1[100] = 0U;
    self->__Vtablechg1[101] = 1U;
    self->__Vtablechg1[102] = 1U;
    self->__Vtablechg1[103] = 1U;
    self->__Vtablechg1[104] = 0U;
    self->__Vtablechg1[105] = 1U;
    self->__Vtablechg1[106] = 1U;
    self->__Vtablechg1[107] = 1U;
    self->__Vtablechg1[108] = 0U;
    self->__Vtablechg1[109] = 1U;
    self->__Vtablechg1[110] = 0U;
    self->__Vtablechg1[111] = 1U;
    self->__Vtablechg1[112] = 0U;
    self->__Vtablechg1[113] = 1U;
    self->__Vtablechg1[114] = 1U;
    self->__Vtablechg1[115] = 1U;
    self->__Vtablechg1[116] = 0U;
    self->__Vtablechg1[117] = 1U;
    self->__Vtablechg1[118] = 1U;
    self->__Vtablechg1[119] = 1U;
    self->__Vtablechg1[120] = 0U;
    self->__Vtablechg1[121] = 1U;
    self->__Vtablechg1[122] = 1U;
    self->__Vtablechg1[123] = 1U;
    self->__Vtablechg1[124] = 0U;
    self->__Vtablechg1[125] = 1U;
    self->__Vtablechg1[126] = 1U;
    self->__Vtablechg1[127] = 1U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[0] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[1] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[2] = 1U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[3] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[4] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[5] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[6] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[7] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[8] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[9] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[10] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[11] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[12] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[13] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[14] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[15] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[16] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[17] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[18] = 1U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[19] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[20] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[21] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[22] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[23] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[24] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[25] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[26] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[27] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[28] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[29] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[30] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[31] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[32] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[33] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[34] = 1U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[35] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[36] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[37] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[38] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[39] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[40] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[41] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[42] = 3U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[43] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[44] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[45] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[46] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[47] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[48] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[49] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[50] = 1U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[51] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[52] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[53] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[54] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[55] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[56] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[57] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[58] = 3U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[59] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[60] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[61] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[62] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[63] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[64] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[65] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[66] = 1U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[67] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[68] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[69] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[70] = 2U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[71] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[72] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[73] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[74] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[75] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[76] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[77] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[78] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[79] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[80] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[81] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[82] = 1U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[83] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[84] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[85] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[86] = 2U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[87] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[88] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[89] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[90] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[91] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[92] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[93] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[94] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[95] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[96] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[97] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[98] = 1U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[99] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[100] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[101] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[102] = 2U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[103] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[104] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[105] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[106] = 3U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[107] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[108] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[109] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[110] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[111] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[112] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[113] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[114] = 1U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[115] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[116] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[117] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[118] = 2U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[119] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[120] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[121] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[122] = 3U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[123] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[124] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[125] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[126] = 0U;
    self->__Vtable1_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state[127] = 0U;
    self->__Vtablechg2[0] = 0U;
    self->__Vtablechg2[1] = 1U;
    self->__Vtablechg2[2] = 1U;
    self->__Vtablechg2[3] = 1U;
    self->__Vtablechg2[4] = 0U;
    self->__Vtablechg2[5] = 1U;
    self->__Vtablechg2[6] = 0U;
    self->__Vtablechg2[7] = 1U;
    self->__Vtablechg2[8] = 0U;
    self->__Vtablechg2[9] = 1U;
    self->__Vtablechg2[10] = 0U;
    self->__Vtablechg2[11] = 1U;
    self->__Vtablechg2[12] = 0U;
    self->__Vtablechg2[13] = 1U;
    self->__Vtablechg2[14] = 0U;
    self->__Vtablechg2[15] = 1U;
    self->__Vtablechg2[16] = 0U;
    self->__Vtablechg2[17] = 1U;
    self->__Vtablechg2[18] = 1U;
    self->__Vtablechg2[19] = 1U;
    self->__Vtablechg2[20] = 0U;
    self->__Vtablechg2[21] = 1U;
    self->__Vtablechg2[22] = 1U;
    self->__Vtablechg2[23] = 1U;
    self->__Vtablechg2[24] = 0U;
    self->__Vtablechg2[25] = 1U;
    self->__Vtablechg2[26] = 0U;
    self->__Vtablechg2[27] = 1U;
    self->__Vtablechg2[28] = 0U;
    self->__Vtablechg2[29] = 1U;
    self->__Vtablechg2[30] = 0U;
    self->__Vtablechg2[31] = 1U;
    self->__Vtablechg2[32] = 0U;
    self->__Vtablechg2[33] = 1U;
    self->__Vtablechg2[34] = 1U;
    self->__Vtablechg2[35] = 1U;
    self->__Vtablechg2[36] = 0U;
    self->__Vtablechg2[37] = 1U;
    self->__Vtablechg2[38] = 0U;
    self->__Vtablechg2[39] = 1U;
    self->__Vtablechg2[40] = 0U;
    self->__Vtablechg2[41] = 1U;
    self->__Vtablechg2[42] = 1U;
    self->__Vtablechg2[43] = 1U;
    self->__Vtablechg2[44] = 0U;
    self->__Vtablechg2[45] = 1U;
    self->__Vtablechg2[46] = 0U;
    self->__Vtablechg2[47] = 1U;
    self->__Vtablechg2[48] = 0U;
    self->__Vtablechg2[49] = 1U;
    self->__Vtablechg2[50] = 1U;
    self->__Vtablechg2[51] = 1U;
    self->__Vtablechg2[52] = 0U;
    self->__Vtablechg2[53] = 1U;
    self->__Vtablechg2[54] = 1U;
    self->__Vtablechg2[55] = 1U;
    self->__Vtablechg2[56] = 0U;
    self->__Vtablechg2[57] = 1U;
    self->__Vtablechg2[58] = 1U;
    self->__Vtablechg2[59] = 1U;
    self->__Vtablechg2[60] = 0U;
    self->__Vtablechg2[61] = 1U;
    self->__Vtablechg2[62] = 0U;
    self->__Vtablechg2[63] = 1U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[0] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[1] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[2] = 1U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[3] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[4] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[5] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[6] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[7] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[8] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[9] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[10] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[11] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[12] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[13] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[14] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[15] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[16] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[17] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[18] = 1U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[19] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[20] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[21] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[22] = 2U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[23] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[24] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[25] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[26] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[27] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[28] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[29] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[30] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[31] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[32] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[33] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[34] = 1U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[35] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[36] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[37] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[38] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[39] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[40] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[41] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[42] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[43] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[44] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[45] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[46] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[47] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[48] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[49] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[50] = 1U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[51] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[52] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[53] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[54] = 2U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[55] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[56] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[57] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[58] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[59] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[60] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[61] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[62] = 0U;
    self->__Vtable2_TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state[63] = 0U;
    self->__Vtableidx3 = 0;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[0] = 0x5fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[1] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[2] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[3] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[4] = 0x67U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[5] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[6] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[7] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[8] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[9] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[10] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[11] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[12] = 0x77U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[13] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[14] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[15] = 0xafU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[16] = 0x5fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[17] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[18] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[19] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[20] = 0x67U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[21] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[22] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[23] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[24] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[25] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[26] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[27] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[28] = 0x77U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[29] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[30] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[31] = 0xafU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[32] = 0x5fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[33] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[34] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[35] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[36] = 0x67U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[37] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[38] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[39] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[40] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[41] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[42] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[43] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[44] = 0x77U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[45] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[46] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[47] = 0xafU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[48] = 0x5fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[49] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[50] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[51] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[52] = 0x67U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[53] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[54] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[55] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[56] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[57] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[58] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[59] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[60] = 0x77U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[61] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[62] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[63] = 0xafU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[64] = 0x5fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[65] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[66] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[67] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[68] = 0x67U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[69] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[70] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[71] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[72] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[73] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[74] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[75] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[76] = 0x77U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[77] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[78] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[79] = 0xafU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[80] = 0x5fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[81] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[82] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[83] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[84] = 0x67U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[85] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[86] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[87] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[88] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[89] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[90] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[91] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[92] = 0x77U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[93] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[94] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[95] = 0xafU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[96] = 0x5fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[97] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[98] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[99] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[100] = 0x67U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[101] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[102] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[103] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[104] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[105] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[106] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[107] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[108] = 0x77U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[109] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[110] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[111] = 0xafU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[112] = 0x5fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[113] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[114] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[115] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[116] = 0x67U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[117] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[118] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[119] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[120] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[121] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[122] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[123] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[124] = 0x77U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[125] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[126] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[127] = 0xafU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[128] = 0x5fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[129] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[130] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[131] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[132] = 0x67U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[133] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[134] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[135] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[136] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[137] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[138] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[139] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[140] = 0x77U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[141] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[142] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[143] = 0xafU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[144] = 0x5fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[145] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[146] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[147] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[148] = 0x67U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[149] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[150] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[151] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[152] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[153] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[154] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[155] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[156] = 0x77U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[157] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[158] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[159] = 0xafU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[160] = 0x5fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[161] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[162] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[163] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[164] = 0x67U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[165] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[166] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[167] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[168] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[169] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[170] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[171] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[172] = 0x77U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[173] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[174] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[175] = 0xafU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[176] = 0x5fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[177] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[178] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[179] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[180] = 0x67U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[181] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[182] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[183] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[184] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[185] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[186] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[187] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[188] = 0x77U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[189] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[190] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[191] = 0xafU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[192] = 0x5fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[193] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[194] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[195] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[196] = 0x67U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[197] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[198] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[199] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[200] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[201] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[202] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[203] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[204] = 0x77U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[205] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[206] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[207] = 0xafU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[208] = 0x5fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[209] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[210] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[211] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[212] = 0x67U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[213] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[214] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[215] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[216] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[217] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[218] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[219] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[220] = 0x77U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[221] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[222] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[223] = 0xafU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[224] = 0x5fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[225] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[226] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[227] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[228] = 0x67U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[229] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[230] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[231] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[232] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[233] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[234] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[235] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[236] = 0x77U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[237] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[238] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[239] = 0xafU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[240] = 0x5fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[241] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[242] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[243] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[244] = 0x67U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[245] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[246] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[247] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[248] = 0x6fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[249] = 0x7fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[250] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[251] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[252] = 0x77U;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[253] = 0x8fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[254] = 0x9fU;
    self->__Vtable3_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value[255] = 0xafU;
    self->__Vtableidx4 = 0;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[0] = 0x1bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[1] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[2] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[3] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[4] = 0x1dfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[5] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[6] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[7] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[8] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[9] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[10] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[11] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[12] = 0x21fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[13] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[14] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[15] = 0x2ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[16] = 0x1bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[17] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[18] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[19] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[20] = 0x1dfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[21] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[22] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[23] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[24] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[25] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[26] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[27] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[28] = 0x21fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[29] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[30] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[31] = 0x2ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[32] = 0x1bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[33] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[34] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[35] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[36] = 0x1dfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[37] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[38] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[39] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[40] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[41] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[42] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[43] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[44] = 0x21fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[45] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[46] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[47] = 0x2ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[48] = 0x1bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[49] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[50] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[51] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[52] = 0x1dfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[53] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[54] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[55] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[56] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[57] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[58] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[59] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[60] = 0x21fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[61] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[62] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[63] = 0x2ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[64] = 0x1bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[65] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[66] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[67] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[68] = 0x1dfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[69] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[70] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[71] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[72] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[73] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[74] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[75] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[76] = 0x21fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[77] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[78] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[79] = 0x2ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[80] = 0x1bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[81] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[82] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[83] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[84] = 0x1dfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[85] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[86] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[87] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[88] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[89] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[90] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[91] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[92] = 0x21fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[93] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[94] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[95] = 0x2ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[96] = 0x1bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[97] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[98] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[99] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[100] = 0x1dfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[101] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[102] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[103] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[104] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[105] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[106] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[107] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[108] = 0x21fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[109] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[110] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[111] = 0x2ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[112] = 0x1bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[113] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[114] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[115] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[116] = 0x1dfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[117] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[118] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[119] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[120] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[121] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[122] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[123] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[124] = 0x21fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[125] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[126] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[127] = 0x2ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[128] = 0x1bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[129] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[130] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[131] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[132] = 0x1dfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[133] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[134] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[135] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[136] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[137] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[138] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[139] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[140] = 0x21fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[141] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[142] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[143] = 0x2ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[144] = 0x1bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[145] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[146] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[147] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[148] = 0x1dfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[149] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[150] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[151] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[152] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[153] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[154] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[155] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[156] = 0x21fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[157] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[158] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[159] = 0x2ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[160] = 0x1bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[161] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[162] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[163] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[164] = 0x1dfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[165] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[166] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[167] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[168] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[169] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[170] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[171] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[172] = 0x21fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[173] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[174] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[175] = 0x2ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[176] = 0x1bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[177] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[178] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[179] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[180] = 0x1dfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[181] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[182] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[183] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[184] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[185] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[186] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[187] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[188] = 0x21fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[189] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[190] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[191] = 0x2ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[192] = 0x1bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[193] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[194] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[195] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[196] = 0x1dfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[197] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[198] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[199] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[200] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[201] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[202] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[203] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[204] = 0x21fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[205] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[206] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[207] = 0x2ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[208] = 0x1bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[209] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[210] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[211] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[212] = 0x1dfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[213] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[214] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[215] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[216] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[217] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[218] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[219] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[220] = 0x21fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[221] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[222] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[223] = 0x2ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[224] = 0x1bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[225] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[226] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[227] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[228] = 0x1dfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[229] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[230] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[231] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[232] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[233] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[234] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[235] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[236] = 0x21fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[237] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[238] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[239] = 0x2ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[240] = 0x1bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[241] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[242] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[243] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[244] = 0x1dfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[245] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[246] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[247] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[248] = 0x1ffU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[249] = 0x23fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[250] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[251] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[252] = 0x21fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[253] = 0x27fU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[254] = 0x2bfU;
    self->__Vtable4_TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value[255] = 0x2ffU;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__a__DOT__ram_size__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__a__DOT__ram_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__a__DOT__ram_opcode__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__a__DOT__ram_opcode__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__a__DOT__ram_source__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__ferr__DOT__a__DOT__ram_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_address__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_address__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_opcode__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_opcode__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_size__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_source__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_source__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_param__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_mask__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_mask__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_data__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_data__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_sink__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_source__v0 = VL_RAND_RESET_I(6);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_size__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_data__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_opcode__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_opcode__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_param__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_param__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_denied__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_denied__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data__v0 = VL_RAND_RESET_I(16);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data__v0 = VL_RAND_RESET_I(16);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data__v0 = VL_RAND_RESET_I(16);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data__v0 = VL_RAND_RESET_I(16);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data__v0 = VL_RAND_RESET_I(16);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data__v0 = VL_RAND_RESET_I(16);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data__v0 = VL_RAND_RESET_I(16);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data__v0 = VL_RAND_RESET_I(16);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data__v0 = VL_RAND_RESET_I(16);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data__v0 = VL_RAND_RESET_I(16);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__ram__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__ram__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__ram__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__ram__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__ram__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__ram__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__ram__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__ram__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__ram__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__ram__v0 = 0;
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__ridx_ridx_bin = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__ridx_ridx_bin = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__repeat_count = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget__DOT__count = VL_RAND_RESET_I(1);
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__deq__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__deq__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__deq__DOT__ram_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__deq__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__deq__DOT__ram_resp__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__deq__DOT__ram_resp__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__deq__DOT__ram_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__deq__DOT__ram_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__q_bdeq__DOT__ram_resp__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__q_bdeq__DOT__ram_resp__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__q_bdeq__DOT__ram_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi42tl__DOT__q_bdeq__DOT__ram_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_real_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_real_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_real_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_real_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_real_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_real_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_real_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_real_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_real_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_real_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_real_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_real_last__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq__DOT__ram_burst__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq__DOT__ram_size__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq__DOT__ram_size__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq__DOT__ram_len__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq__DOT__ram_addr__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq__DOT__ram_addr__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1__DOT__ram_burst__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1__DOT__ram_size__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1__DOT__ram_size__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1__DOT__ram_len__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1__DOT__ram_addr__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1__DOT__ram_addr__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__deq_1__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__in_wdeq__DOT__ram_strb__v0 = VL_RAND_RESET_I(8);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__in_wdeq__DOT__ram_strb__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__in_wdeq__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__in_wdeq__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__in_wdeq__DOT__ram_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__axi4frag__DOT__in_wdeq__DOT__ram_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__ram_strb__v0 = VL_RAND_RESET_I(8);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__ram_strb__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__ram_data__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__ram_last__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_burst__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_size__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_size__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_wen__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_len__v0 = VL_RAND_RESET_I(8);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_len__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id__v0 = VL_RAND_RESET_I(5);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_size__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_opcode__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_opcode__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_source__v0 = VL_RAND_RESET_I(7);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__c__DOT__ram_param__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__c__DOT__ram_param__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__c__DOT__ram_opcode__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__c__DOT__ram_opcode__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__c__DOT__ram_size__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__c__DOT__ram_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__c__DOT__ram_source__v0 = VL_RAND_RESET_I(7);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err__DOT__c__DOT__ram_source__v0 = 0;
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__count = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_count = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__count_1 = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeat_count_1 = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeat_count = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__count = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT__enq_ptr_value = VL_RAND_RESET_I(1);
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT__ram__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT__ram__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT__ram__v0 = 0;
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT__deq_ptr_value = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__pcD_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__memFuncE_dff__DOT__qout_r = VL_RAND_RESET_I(11);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__instTypeE_dff__DOT__qout_r = VL_RAND_RESET_I(12);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__pcE_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__csrReadDataE_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__BusReadEnableE_dff__DOT__qout_r = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__BusWriteEnableE_dff__DOT__qout_r = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__imm_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__jalbranch_dff__DOT__qout_r = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__rdWriteEnableW_clk_diff__DOT__qout_r = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__rdWriteAddrW_clk_diff__DOT__qout_r = VL_RAND_RESET_I(5);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__rdWriteDataW_clk_diff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteAddrW_clk_diff__DOT__qout_r = VL_RAND_RESET_I(12);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteDataW_clk_diff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs__v32 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs__v32 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs__v32 = 0;
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mtime = VL_RAND_RESET_Q(64);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__timediv = VL_RAND_RESET_I(3);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mtimecmp = VL_RAND_RESET_Q(64);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mstatus_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mie_dff__DOT__qout_r = VL_RAND_RESET_Q(64);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__ITtime_dff__DOT__qout_r = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__IRQtypeW_dff__DOT__qout_r = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram__v0 = VL_RAND_RESET_I(8);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_size__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_opcode__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_opcode__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_source__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_address__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_address__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_opcode__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_opcode__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_size__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_source__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_source__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_param__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_mask__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_mask__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_data__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_data__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_sink__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_source__v0 = VL_RAND_RESET_I(6);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_data__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_opcode__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_opcode__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_param__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_param__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_denied__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_denied__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data__v0 = VL_RAND_RESET_I(16);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data__v0 = VL_RAND_RESET_I(16);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data__v0 = VL_RAND_RESET_I(16);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data__v0 = VL_RAND_RESET_I(16);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data__v0 = VL_RAND_RESET_I(16);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data__v0 = VL_RAND_RESET_I(16);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data__v0 = VL_RAND_RESET_I(16);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data__v0 = VL_RAND_RESET_I(16);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data__v0 = VL_RAND_RESET_I(16);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data__v0 = VL_RAND_RESET_I(16);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__ram__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__ram__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__ram__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__ram__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__ram__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__ram__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__ram__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__ram__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__ram__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__ram__v0 = 0;
    self->__Vdly__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__ridx_ridx_bin = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__ridx_ridx_bin = VL_RAND_RESET_I(1);
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_7__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_7__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_7__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_7__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_7__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_8__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_8__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_8__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_8__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_8__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_9__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_9__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_9__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_9__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_9__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_23__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_23__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_23__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_23__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_23__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_24__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_24__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_24__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_24__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_24__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_25__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_25__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_25__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_25__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_25__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_26__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_26__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_26__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_26__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_26__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_27__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_27__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_27__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_27__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_27__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_28__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_28__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_28__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_28__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_28__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_29__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_29__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_29__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_29__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_29__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_30__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_30__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_30__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_30__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_30__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_31__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_31__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_31__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_31__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_31__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__ram_strb__v0 = VL_RAND_RESET_I(8);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__ram_strb__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__ram_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__ram_last__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_burst__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_size__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_size__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_wen__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_len__v0 = VL_RAND_RESET_I(8);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_len__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id__v0 = VL_RAND_RESET_I(5);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdly__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__value = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__value = VL_RAND_RESET_I(1);
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb__v0 = VL_RAND_RESET_I(8);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb__v0 = 0;
    self->__Vdly__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__value_1 = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__value = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__value_1 = VL_RAND_RESET_I(1);
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__ram_tl_state_source__v0 = VL_RAND_RESET_I(7);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__ram_tl_state_source__v0 = VL_RAND_RESET_I(7);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_source__v0 = VL_RAND_RESET_I(7);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source__v0 = VL_RAND_RESET_I(7);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source__v0 = VL_RAND_RESET_I(7);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source__v0 = VL_RAND_RESET_I(7);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source__v0 = VL_RAND_RESET_I(7);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_7__DOT__ram_tl_state_source__v0 = VL_RAND_RESET_I(7);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_7__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_7__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_7__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_7__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_7__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_8__DOT__ram_tl_state_source__v0 = VL_RAND_RESET_I(7);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_8__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_8__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_8__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_8__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_8__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_9__DOT__ram_tl_state_source__v0 = VL_RAND_RESET_I(7);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_9__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_9__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_9__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_9__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_9__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_10__DOT__ram_tl_state_source__v0 = VL_RAND_RESET_I(7);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_10__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_10__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_10__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_10__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_10__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_11__DOT__ram_tl_state_source__v0 = VL_RAND_RESET_I(7);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_11__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_11__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_11__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_11__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_11__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_12__DOT__ram_tl_state_source__v0 = VL_RAND_RESET_I(7);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_12__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_12__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_12__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_12__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_12__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_13__DOT__ram_tl_state_source__v0 = VL_RAND_RESET_I(7);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_13__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_13__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_13__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_13__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_13__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_14__DOT__ram_tl_state_source__v0 = VL_RAND_RESET_I(7);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_14__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_14__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_14__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_14__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_14__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_15__DOT__ram_tl_state_source__v0 = VL_RAND_RESET_I(7);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_15__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_15__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_15__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_15__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_15__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__ram_tl_state_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__ram_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__ram_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__ram_extra_id__v0 = 0;
    self->__Vdly__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__locked = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_echo_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_echo_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_resp__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_resp__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_resp__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_id__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_echo_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_echo_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_echo_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_resp__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_resp__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_resp__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_id__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_echo_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_echo_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_echo_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_resp__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_resp__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_resp__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_id__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_echo_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_echo_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_echo_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_resp__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_resp__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_resp__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_id__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_echo_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_echo_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_echo_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_resp__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_resp__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_resp__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_id__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_echo_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_echo_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_echo_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_resp__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_resp__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_resp__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_id__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_echo_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_echo_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_echo_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_resp__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_resp__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_resp__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_id__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_echo_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_echo_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_echo_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_resp__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_resp__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_resp__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_id__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_echo_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_echo_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_echo_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_resp__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_resp__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_resp__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_id__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_echo_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_echo_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_echo_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_resp__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_resp__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_resp__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_id__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_echo_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_echo_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_echo_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_resp__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_resp__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_resp__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_id__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_echo_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_echo_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_echo_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_resp__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_resp__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_resp__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_id__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_echo_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_echo_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_echo_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_resp__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_resp__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_resp__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_id__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_echo_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_echo_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_echo_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_resp__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_resp__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_resp__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_id__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_echo_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_echo_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_echo_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_resp__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_resp__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_resp__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_id__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_echo_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_echo_tl_state_source__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_echo_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_resp__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_resp__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_resp__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_id__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_echo_extra_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_echo_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_strb__v0 = VL_RAND_RESET_I(8);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_strb__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_echo_tl_state_size__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_echo_tl_state_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_id__v0 = VL_RAND_RESET_I(5);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_id__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_wen__v0 = 0;
    self->__Vdly__TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeat_count = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__count = VL_RAND_RESET_I(1);
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_resp__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_resp__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__q_bdeq__DOT__ram_resp__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__q_bdeq__DOT__ram_resp__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__q_bdeq__DOT__ram_id__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl__DOT__q_bdeq__DOT__ram_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_real_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_real_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_real_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_real_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_real_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_real_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_extra_id__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_extra_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_real_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_real_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_real_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__a__DOT__ram_size__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__a__DOT__ram_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__a__DOT__ram_opcode__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__a__DOT__ram_opcode__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__a__DOT__ram_source__v0 = VL_RAND_RESET_I(7);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__a__DOT__ram_source__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__c__DOT__ram_param__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__c__DOT__ram_param__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__c__DOT__ram_opcode__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__c__DOT__ram_opcode__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__c__DOT__ram_size__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__c__DOT__ram_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__c__DOT__ram_source__v0 = VL_RAND_RESET_I(7);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__c__DOT__ram_source__v0 = 0;
    self->__Vdly__TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__count = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeat_count = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__count_1 = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeat_count_1 = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeat_count = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__count = VL_RAND_RESET_I(1);
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v0 = 0;
    self->__Vdlyvlsb__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v0 = VL_RAND_RESET_I(8);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v1 = 0;
    self->__Vdlyvlsb__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v1 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v1 = VL_RAND_RESET_I(8);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v1 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v2 = 0;
    self->__Vdlyvlsb__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v2 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v2 = VL_RAND_RESET_I(8);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v2 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v3 = 0;
    self->__Vdlyvlsb__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v3 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v3 = VL_RAND_RESET_I(8);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v3 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v4 = 0;
    self->__Vdlyvlsb__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v4 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v4 = VL_RAND_RESET_I(8);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v4 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v5 = 0;
    self->__Vdlyvlsb__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v5 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v5 = VL_RAND_RESET_I(8);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v5 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v6 = 0;
    self->__Vdlyvlsb__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v6 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v6 = VL_RAND_RESET_I(8);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v6 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v7 = 0;
    self->__Vdlyvlsb__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v7 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v7 = VL_RAND_RESET_I(8);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__ram__v7 = 0;
    self->__Vdly__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__value_1 = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__value = VL_RAND_RESET_I(1);
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_echo_real_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_echo_real_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_echo_real_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_id__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr__v0 = 0;
    self->__Vdly__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__value_1 = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__value = VL_RAND_RESET_I(1);
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb__v0 = VL_RAND_RESET_I(8);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb__v0 = 0;
    self->__Vdly__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__value_1 = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__value = VL_RAND_RESET_I(1);
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_echo_real_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_echo_real_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_echo_real_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_resp__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_resp__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_resp__v0 = 0;
    self->__Vdly__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__value_1 = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__value = VL_RAND_RESET_I(1);
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_echo_real_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_echo_real_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_echo_real_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_id__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_last__v0 = 0;
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_echo_real_last__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_echo_real_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_echo_real_last__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_resp__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_resp__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_resp__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id__v0 = 0;
    self->__Vdlyvdim0__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_data__v0 = 0;
    self->__Vdly__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__value = VL_RAND_RESET_I(1);
    self->__Vdly__TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__value_1 = VL_RAND_RESET_I(1);
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_burst__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_burst__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_size__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_len__v0 = VL_RAND_RESET_I(8);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_len__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_id__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_addr__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_addr__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_burst__v0 = VL_RAND_RESET_I(2);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_burst__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_size__v0 = VL_RAND_RESET_I(3);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_size__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_len__v0 = VL_RAND_RESET_I(8);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_len__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_id__v0 = VL_RAND_RESET_I(4);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_id__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_addr__v0 = VL_RAND_RESET_I(32);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_addr__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_strb__v0 = VL_RAND_RESET_I(8);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_strb__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_data__v0 = VL_RAND_RESET_Q(64);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_data__v0 = 0;
    self->__Vdlyvval__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_last__v0 = VL_RAND_RESET_I(1);
    self->__Vdlyvset__TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_last__v0 = 0;
    self->__VinpClk__TOP__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_0_reset = VL_RAND_RESET_I(1);
    self->__VinpClk__TOP__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_0_reset = VL_RAND_RESET_I(1);
    self->__VinpClk__TOP__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_0_reset = VL_RAND_RESET_I(1);
    self->__VinpClk__TOP__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_0_reset = VL_RAND_RESET_I(1);
    self->__VinpClk__TOP__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_rst_reg__DOT__reg_ = VL_RAND_RESET_I(1);
    self->__VinpClk__TOP__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__io_c2b_rst_reg__DOT__reg_ = VL_RAND_RESET_I(1);
    self->__VinpClk__TOP__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx_reset_reg__DOT__reg_ = VL_RAND_RESET_I(1);
    self->__VinpClk__TOP__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx_reset_reg__DOT__reg_ = VL_RAND_RESET_I(1);
    self->__VinpClk__TOP__TestHarness__DOT__ldut__DOT__spiFlash__DOT__reset = VL_RAND_RESET_I(1);
    self->__Vchglast__TOP__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_0_reset = VL_RAND_RESET_I(1);
    self->__Vchglast__TOP__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx_reset_reg__DOT__reg_ = VL_RAND_RESET_I(1);
    self->__Vchglast__TOP__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_0_reset = VL_RAND_RESET_I(1);
    self->__Vchglast__TOP__TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__io_c2b_rst_reg__DOT__reg_ = VL_RAND_RESET_I(1);
    self->__Vchglast__TOP__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_0_reset = VL_RAND_RESET_I(1);
    self->__Vchglast__TOP__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx_reset_reg__DOT__reg_ = VL_RAND_RESET_I(1);
    self->__Vchglast__TOP__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_0_reset = VL_RAND_RESET_I(1);
    self->__Vchglast__TOP__TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_rst_reg__DOT__reg_ = VL_RAND_RESET_I(1);
    self->__Vchglast__TOP__TestHarness__DOT__ldut__DOT__spiFlash__DOT__reset = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<20; ++__Vi0) {
        self->__Vm_traceActivity[__Vi0] = VL_RAND_RESET_I(1);
    }
    self->__Vconst141[0] = 4294967295U;
    self->__Vconst141[1] = 4294967295U;
    self->__Vconst141[2] = 4294967295U;
    self->__Vconst141[3] = 4294967295U;
    self->__Vconst141[4] = 4294967295U;
    self->__Vconst141[5] = 4294967295U;
    self->__Vconst141[6] = 4294967295U;
    self->__Vconst141[7] = 4294967295U;
    self->__Vconst141[8] = 4294967295U;
    self->__Vconst141[9] = 4294967295U;
    self->__Vconst141[10] = 4294967295U;
    self->__Vconst141[11] = 4294967295U;
    self->__Vconst141[12] = 4294967295U;
    self->__Vconst141[13] = 4294967295U;
    self->__Vconst141[14] = 4294967295U;
    self->__Vconst141[15] = 2147483647U;
    self->__Vconst142[0] = 15U;
    self->__Vconst142[1] = 0U;
    self->__Vconst142[2] = 0U;
    self->__Vconst142[3] = 0U;
    self->__Vconst142[4] = 0U;
    self->__Vconst142[5] = 0U;
    self->__Vconst142[6] = 0U;
    self->__Vconst142[7] = 0U;
    self->__Vconst142[8] = 0U;
    self->__Vconst142[9] = 0U;
    self->__Vconst142[10] = 0U;
    self->__Vconst142[11] = 0U;
    self->__Vconst142[12] = 0U;
    self->__Vconst142[13] = 0U;
    self->__Vconst142[14] = 0U;
    self->__Vconst142[15] = 0U;
    self->__Vconst345[0] = 4294967295U;
    self->__Vconst345[1] = 4294967295U;
    self->__Vconst345[2] = 4294967295U;
    self->__Vconst345[3] = 4294967295U;
    self->__Vconst345[4] = 4294967295U;
    self->__Vconst345[5] = 4294967295U;
    self->__Vconst345[6] = 4294967295U;
    self->__Vconst345[7] = 2147483647U;
    self->__Vconst346[0] = 15U;
    self->__Vconst346[1] = 0U;
    self->__Vconst346[2] = 0U;
    self->__Vconst346[3] = 0U;
    self->__Vconst346[4] = 0U;
    self->__Vconst346[5] = 0U;
    self->__Vconst346[6] = 0U;
    self->__Vconst346[7] = 0U;
    self->__Vconst526[0] = 4294967295U;
    self->__Vconst526[1] = 4294967295U;
    self->__Vconst526[2] = 4294967295U;
    self->__Vconst526[3] = 4294967295U;
    self->__Vconst526[4] = 4294967295U;
    self->__Vconst526[5] = 4294967295U;
    self->__Vconst526[6] = 4294967295U;
    self->__Vconst526[7] = 4294967295U;
    self->__Vconst526[8] = 4294967295U;
    self->__Vconst526[9] = 4294967295U;
    self->__Vconst526[10] = 4294967295U;
    self->__Vconst526[11] = 4294967295U;
    self->__Vconst526[12] = 4294967295U;
    self->__Vconst526[13] = 4294967295U;
    self->__Vconst526[14] = 4294967295U;
    self->__Vconst526[15] = 4294967295U;
    self->__Vconst526[16] = 4294967295U;
    self->__Vconst526[17] = 4294967295U;
    self->__Vconst526[18] = 4294967295U;
    self->__Vconst526[19] = 4294967295U;
    self->__Vconst526[20] = 4294967295U;
    self->__Vconst526[21] = 4294967295U;
    self->__Vconst526[22] = 4294967295U;
    self->__Vconst526[23] = 4294967295U;
    self->__Vconst526[24] = 4294967295U;
    self->__Vconst526[25] = 4294967295U;
    self->__Vconst526[26] = 4294967295U;
    self->__Vconst526[27] = 4294967295U;
    self->__Vconst526[28] = 4294967295U;
    self->__Vconst526[29] = 4294967295U;
    self->__Vconst526[30] = 4294967295U;
    self->__Vconst526[31] = 4294967295U;
    self->__Vconst526[32] = 7U;
    self->__Vconst529[0] = 0U;
    self->__Vconst529[1] = 0U;
    self->__Vconst529[2] = 0U;
    self->__Vconst529[3] = 0U;
    self->__Vconst529[4] = 0U;
    self->__Vconst529[5] = 0U;
    self->__Vconst529[6] = 0U;
    self->__Vconst529[7] = 0U;
    self->__Vconst529[8] = 0U;
    self->__Vconst529[9] = 0U;
    self->__Vconst529[10] = 0U;
    self->__Vconst529[11] = 0U;
    self->__Vconst529[12] = 0U;
    self->__Vconst529[13] = 0U;
    self->__Vconst529[14] = 0U;
    self->__Vconst529[15] = 0U;
    self->__Vconst529[16] = 0U;
    self->__Vconst529[17] = 0U;
    self->__Vconst529[18] = 0U;
    self->__Vconst529[19] = 0U;
    self->__Vconst529[20] = 0U;
    self->__Vconst529[21] = 0U;
    self->__Vconst529[22] = 0U;
    self->__Vconst529[23] = 0U;
    self->__Vconst529[24] = 0U;
    self->__Vconst529[25] = 0U;
    self->__Vconst529[26] = 0U;
    self->__Vconst529[27] = 0U;
    self->__Vconst529[28] = 0U;
    self->__Vconst529[29] = 0U;
    self->__Vconst529[30] = 0U;
    self->__Vconst529[31] = 0U;
    self->__Vconst529[32] = 0U;
    self->__Vconst535[0] = 4294967295U;
    self->__Vconst535[1] = 4294967295U;
    self->__Vconst535[2] = 4294967295U;
    self->__Vconst535[3] = 4294967295U;
    self->__Vconst535[4] = 4294967295U;
    self->__Vconst535[5] = 4294967295U;
    self->__Vconst535[6] = 4294967295U;
    self->__Vconst535[7] = 4294967295U;
    self->__Vconst535[8] = 4294967295U;
    self->__Vconst535[9] = 4294967295U;
    self->__Vconst535[10] = 4294967295U;
    self->__Vconst535[11] = 4294967295U;
    self->__Vconst535[12] = 4294967295U;
    self->__Vconst535[13] = 4294967295U;
    self->__Vconst535[14] = 4294967295U;
    self->__Vconst535[15] = 4294967295U;
    self->__Vconst535[16] = 4294967295U;
    self->__Vconst535[17] = 4294967295U;
    self->__Vconst535[18] = 4294967295U;
    self->__Vconst535[19] = 4294967295U;
    self->__Vconst535[20] = 4294967295U;
    self->__Vconst535[21] = 4294967295U;
    self->__Vconst535[22] = 4294967295U;
    self->__Vconst535[23] = 4294967295U;
    self->__Vconst535[24] = 4294967295U;
    self->__Vconst535[25] = 4294967295U;
    self->__Vconst535[26] = 4294967295U;
    self->__Vconst535[27] = 4294967295U;
    self->__Vconst535[28] = 4294967295U;
    self->__Vconst535[29] = 4294967295U;
    self->__Vconst535[30] = 4294967295U;
    self->__Vconst535[31] = 4294967295U;
    self->__Vconst535[32] = 32767U;
    self->__Vconst536[0] = 15U;
    self->__Vconst536[1] = 0U;
    self->__Vconst536[2] = 0U;
    self->__Vconst536[3] = 0U;
    self->__Vconst536[4] = 0U;
    self->__Vconst536[5] = 0U;
    self->__Vconst536[6] = 0U;
    self->__Vconst536[7] = 0U;
    self->__Vconst536[8] = 0U;
    self->__Vconst536[9] = 0U;
    self->__Vconst536[10] = 0U;
    self->__Vconst536[11] = 0U;
    self->__Vconst536[12] = 0U;
    self->__Vconst536[13] = 0U;
    self->__Vconst536[14] = 0U;
    self->__Vconst536[15] = 0U;
    self->__Vconst536[16] = 0U;
    self->__Vconst536[17] = 0U;
    self->__Vconst536[18] = 0U;
    self->__Vconst536[19] = 0U;
    self->__Vconst536[20] = 0U;
    self->__Vconst536[21] = 0U;
    self->__Vconst536[22] = 0U;
    self->__Vconst536[23] = 0U;
    self->__Vconst536[24] = 0U;
    self->__Vconst536[25] = 0U;
    self->__Vconst536[26] = 0U;
    self->__Vconst536[27] = 0U;
    self->__Vconst536[28] = 0U;
    self->__Vconst536[29] = 0U;
    self->__Vconst536[30] = 0U;
    self->__Vconst536[31] = 0U;
    self->__Vconst536[32] = 0U;
    self->__Vconst538[0] = 0U;
    self->__Vconst538[1] = 0U;
    self->__Vconst538[2] = 0U;
    self->__Vconst538[3] = 0U;
    self->__Vconst538[4] = 0U;
    self->__Vconst538[5] = 0U;
    self->__Vconst538[6] = 0U;
    self->__Vconst538[7] = 0U;
    self->__Vconst538[8] = 0U;
    self->__Vconst538[9] = 0U;
    self->__Vconst538[10] = 0U;
    self->__Vconst538[11] = 0U;
    self->__Vconst538[12] = 0U;
    self->__Vconst538[13] = 0U;
    self->__Vconst538[14] = 0U;
    self->__Vconst538[15] = 0U;
    self->__Vconst538[16] = 0U;
    self->__Vconst538[17] = 0U;
    self->__Vconst538[18] = 0U;
    self->__Vconst538[19] = 0U;
    self->__Vconst538[20] = 0U;
    self->__Vconst538[21] = 0U;
    self->__Vconst538[22] = 0U;
    self->__Vconst538[23] = 0U;
    self->__Vconst538[24] = 0U;
    self->__Vconst538[25] = 0U;
    self->__Vconst538[26] = 0U;
    self->__Vconst538[27] = 0U;
    self->__Vconst538[28] = 0U;
    self->__Vconst538[29] = 0U;
    self->__Vconst538[30] = 0U;
    self->__Vconst538[31] = 0U;
    self->__Vconst538[32] = 0U;
    self->__Vconst611[0] = 4294967295U;
    self->__Vconst611[1] = 4294967295U;
    self->__Vconst611[2] = 4294967295U;
    self->__Vconst611[3] = 4294967295U;
    self->__Vconst611[4] = 4294967295U;
    self->__Vconst611[5] = 4294967295U;
    self->__Vconst611[6] = 4294967295U;
    self->__Vconst611[7] = 4294967295U;
    self->__Vconst611[8] = 4294967295U;
    self->__Vconst611[9] = 4294967295U;
    self->__Vconst611[10] = 4294967295U;
    self->__Vconst611[11] = 4294967295U;
    self->__Vconst611[12] = 4294967295U;
    self->__Vconst611[13] = 4294967295U;
    self->__Vconst611[14] = 4294967295U;
    self->__Vconst611[15] = 4294967295U;
    self->__Vconst611[16] = 7U;
    self->__Vconst614[0] = 0U;
    self->__Vconst614[1] = 0U;
    self->__Vconst614[2] = 0U;
    self->__Vconst614[3] = 0U;
    self->__Vconst614[4] = 0U;
    self->__Vconst614[5] = 0U;
    self->__Vconst614[6] = 0U;
    self->__Vconst614[7] = 0U;
    self->__Vconst614[8] = 0U;
    self->__Vconst614[9] = 0U;
    self->__Vconst614[10] = 0U;
    self->__Vconst614[11] = 0U;
    self->__Vconst614[12] = 0U;
    self->__Vconst614[13] = 0U;
    self->__Vconst614[14] = 0U;
    self->__Vconst614[15] = 0U;
    self->__Vconst614[16] = 0U;
    self->__Vconst620[0] = 4294967295U;
    self->__Vconst620[1] = 4294967295U;
    self->__Vconst620[2] = 4294967295U;
    self->__Vconst620[3] = 4294967295U;
    self->__Vconst620[4] = 4294967295U;
    self->__Vconst620[5] = 4294967295U;
    self->__Vconst620[6] = 4294967295U;
    self->__Vconst620[7] = 4294967295U;
    self->__Vconst620[8] = 4294967295U;
    self->__Vconst620[9] = 4294967295U;
    self->__Vconst620[10] = 4294967295U;
    self->__Vconst620[11] = 4294967295U;
    self->__Vconst620[12] = 4294967295U;
    self->__Vconst620[13] = 4294967295U;
    self->__Vconst620[14] = 4294967295U;
    self->__Vconst620[15] = 4294967295U;
    self->__Vconst620[16] = 32767U;
    self->__Vconst621[0] = 15U;
    self->__Vconst621[1] = 0U;
    self->__Vconst621[2] = 0U;
    self->__Vconst621[3] = 0U;
    self->__Vconst621[4] = 0U;
    self->__Vconst621[5] = 0U;
    self->__Vconst621[6] = 0U;
    self->__Vconst621[7] = 0U;
    self->__Vconst621[8] = 0U;
    self->__Vconst621[9] = 0U;
    self->__Vconst621[10] = 0U;
    self->__Vconst621[11] = 0U;
    self->__Vconst621[12] = 0U;
    self->__Vconst621[13] = 0U;
    self->__Vconst621[14] = 0U;
    self->__Vconst621[15] = 0U;
    self->__Vconst621[16] = 0U;
    self->__Vconst623[0] = 0U;
    self->__Vconst623[1] = 0U;
    self->__Vconst623[2] = 0U;
    self->__Vconst623[3] = 0U;
    self->__Vconst623[4] = 0U;
    self->__Vconst623[5] = 0U;
    self->__Vconst623[6] = 0U;
    self->__Vconst623[7] = 0U;
    self->__Vconst623[8] = 0U;
    self->__Vconst623[9] = 0U;
    self->__Vconst623[10] = 0U;
    self->__Vconst623[11] = 0U;
    self->__Vconst623[12] = 0U;
    self->__Vconst623[13] = 0U;
    self->__Vconst623[14] = 0U;
    self->__Vconst623[15] = 0U;
    self->__Vconst623[16] = 0U;
    self->__Vconst825[0] = 4294967295U;
    self->__Vconst825[1] = 4294967295U;
    self->__Vconst825[2] = 4294967295U;
    self->__Vconst825[3] = 4294967295U;
    self->__Vconst825[4] = 4294967295U;
    self->__Vconst825[5] = 4294967295U;
    self->__Vconst825[6] = 4294967295U;
    self->__Vconst825[7] = 4294967295U;
    self->__Vconst825[8] = 4294967295U;
    self->__Vconst825[9] = 4294967295U;
    self->__Vconst825[10] = 4294967295U;
    self->__Vconst825[11] = 4294967295U;
    self->__Vconst825[12] = 4294967295U;
    self->__Vconst825[13] = 4294967295U;
    self->__Vconst825[14] = 4294967295U;
    self->__Vconst825[15] = 4294967295U;
    self->__Vconst825[16] = 4294967295U;
    self->__Vconst825[17] = 4294967295U;
    self->__Vconst825[18] = 4294967295U;
    self->__Vconst825[19] = 4294967295U;
    self->__Vconst825[20] = 4294967295U;
    self->__Vconst825[21] = 4294967295U;
    self->__Vconst825[22] = 4294967295U;
    self->__Vconst825[23] = 4294967295U;
    self->__Vconst825[24] = 4294967295U;
    self->__Vconst825[25] = 4294967295U;
    self->__Vconst825[26] = 4294967295U;
    self->__Vconst825[27] = 4294967295U;
    self->__Vconst825[28] = 4294967295U;
    self->__Vconst825[29] = 4294967295U;
    self->__Vconst825[30] = 4294967295U;
    self->__Vconst825[31] = 4294967295U;
    self->__Vconst825[32] = 15U;
    self->__Vconst828[0] = 0U;
    self->__Vconst828[1] = 0U;
    self->__Vconst828[2] = 0U;
    self->__Vconst828[3] = 0U;
    self->__Vconst828[4] = 0U;
    self->__Vconst828[5] = 0U;
    self->__Vconst828[6] = 0U;
    self->__Vconst828[7] = 0U;
    self->__Vconst828[8] = 0U;
    self->__Vconst828[9] = 0U;
    self->__Vconst828[10] = 0U;
    self->__Vconst828[11] = 0U;
    self->__Vconst828[12] = 0U;
    self->__Vconst828[13] = 0U;
    self->__Vconst828[14] = 0U;
    self->__Vconst828[15] = 0U;
    self->__Vconst828[16] = 0U;
    self->__Vconst828[17] = 0U;
    self->__Vconst828[18] = 0U;
    self->__Vconst828[19] = 0U;
    self->__Vconst828[20] = 0U;
    self->__Vconst828[21] = 0U;
    self->__Vconst828[22] = 0U;
    self->__Vconst828[23] = 0U;
    self->__Vconst828[24] = 0U;
    self->__Vconst828[25] = 0U;
    self->__Vconst828[26] = 0U;
    self->__Vconst828[27] = 0U;
    self->__Vconst828[28] = 0U;
    self->__Vconst828[29] = 0U;
    self->__Vconst828[30] = 0U;
    self->__Vconst828[31] = 0U;
    self->__Vconst828[32] = 0U;
    self->__Vconst834[0] = 255U;
    self->__Vconst834[1] = 0U;
    self->__Vconst834[2] = 0U;
    self->__Vconst834[3] = 0U;
    self->__Vconst834[4] = 0U;
    self->__Vconst834[5] = 0U;
    self->__Vconst834[6] = 0U;
    self->__Vconst834[7] = 0U;
    self->__Vconst834[8] = 0U;
    self->__Vconst834[9] = 0U;
    self->__Vconst834[10] = 0U;
    self->__Vconst834[11] = 0U;
    self->__Vconst834[12] = 0U;
    self->__Vconst834[13] = 0U;
    self->__Vconst834[14] = 0U;
    self->__Vconst834[15] = 0U;
    self->__Vconst834[16] = 0U;
    self->__Vconst834[17] = 0U;
    self->__Vconst834[18] = 0U;
    self->__Vconst834[19] = 0U;
    self->__Vconst834[20] = 0U;
    self->__Vconst834[21] = 0U;
    self->__Vconst834[22] = 0U;
    self->__Vconst834[23] = 0U;
    self->__Vconst834[24] = 0U;
    self->__Vconst834[25] = 0U;
    self->__Vconst834[26] = 0U;
    self->__Vconst834[27] = 0U;
    self->__Vconst834[28] = 0U;
    self->__Vconst834[29] = 0U;
    self->__Vconst834[30] = 0U;
    self->__Vconst834[31] = 0U;
    self->__Vconst834[32] = 0U;
    self->__Vconst869[0] = 4294967295U;
    self->__Vconst869[1] = 4294967295U;
    self->__Vconst869[2] = 4294967295U;
    self->__Vconst869[3] = 4294967295U;
    self->__Vconst869[4] = 4294967295U;
    self->__Vconst869[5] = 4294967295U;
    self->__Vconst869[6] = 4294967295U;
    self->__Vconst869[7] = 4294967295U;
    self->__Vconst869[8] = 4294967295U;
    self->__Vconst869[9] = 4294967295U;
    self->__Vconst869[10] = 4294967295U;
    self->__Vconst869[11] = 4294967295U;
    self->__Vconst869[12] = 4294967295U;
    self->__Vconst869[13] = 4294967295U;
    self->__Vconst869[14] = 4294967295U;
    self->__Vconst869[15] = 4294967295U;
    self->__Vconst869[16] = 15U;
    self->__Vconst872[0] = 0U;
    self->__Vconst872[1] = 0U;
    self->__Vconst872[2] = 0U;
    self->__Vconst872[3] = 0U;
    self->__Vconst872[4] = 0U;
    self->__Vconst872[5] = 0U;
    self->__Vconst872[6] = 0U;
    self->__Vconst872[7] = 0U;
    self->__Vconst872[8] = 0U;
    self->__Vconst872[9] = 0U;
    self->__Vconst872[10] = 0U;
    self->__Vconst872[11] = 0U;
    self->__Vconst872[12] = 0U;
    self->__Vconst872[13] = 0U;
    self->__Vconst872[14] = 0U;
    self->__Vconst872[15] = 0U;
    self->__Vconst872[16] = 0U;
    self->__Vconst878[0] = 255U;
    self->__Vconst878[1] = 0U;
    self->__Vconst878[2] = 0U;
    self->__Vconst878[3] = 0U;
    self->__Vconst878[4] = 0U;
    self->__Vconst878[5] = 0U;
    self->__Vconst878[6] = 0U;
    self->__Vconst878[7] = 0U;
    self->__Vconst878[8] = 0U;
    self->__Vconst878[9] = 0U;
    self->__Vconst878[10] = 0U;
    self->__Vconst878[11] = 0U;
    self->__Vconst878[12] = 0U;
    self->__Vconst878[13] = 0U;
    self->__Vconst878[14] = 0U;
    self->__Vconst878[15] = 0U;
    self->__Vconst878[16] = 0U;
    self->__Vconst2271[0] = 4294967295U;
    self->__Vconst2271[1] = 4294967295U;
    self->__Vconst2271[2] = 4294967295U;
    self->__Vconst2271[3] = 4294967295U;
    self->__Vconst2271[4] = 4294967295U;
    self->__Vconst2271[5] = 4294967295U;
    self->__Vconst2271[6] = 4294967295U;
    self->__Vconst2271[7] = 4294967295U;
    self->__Vconst2271[8] = 4294967295U;
    self->__Vconst2271[9] = 4294967295U;
    self->__Vconst2271[10] = 4294967295U;
    self->__Vconst2271[11] = 4294967295U;
    self->__Vconst2271[12] = 4294967295U;
    self->__Vconst2271[13] = 4294967295U;
    self->__Vconst2271[14] = 4294967295U;
    self->__Vconst2271[15] = 4294967295U;
    self->__Vconst2271[16] = 4294967295U;
    self->__Vconst2271[17] = 4294967295U;
    self->__Vconst2271[18] = 4294967295U;
    self->__Vconst2271[19] = 4294967295U;
    self->__Vconst2271[20] = 4294967295U;
    self->__Vconst2271[21] = 4294967295U;
    self->__Vconst2271[22] = 4294967295U;
    self->__Vconst2271[23] = 4294967295U;
    self->__Vconst2271[24] = 4294967295U;
    self->__Vconst2271[25] = 4294967295U;
    self->__Vconst2271[26] = 4294967295U;
    self->__Vconst2271[27] = 4294967295U;
    self->__Vconst2271[28] = 4294967295U;
    self->__Vconst2271[29] = 4294967295U;
    self->__Vconst2271[30] = 4294967295U;
    self->__Vconst2271[31] = 2147483647U;
    self->__Vconst2272[0] = 255U;
    self->__Vconst2272[1] = 0U;
    self->__Vconst2272[2] = 0U;
    self->__Vconst2272[3] = 0U;
    self->__Vconst2272[4] = 0U;
    self->__Vconst2272[5] = 0U;
    self->__Vconst2272[6] = 0U;
    self->__Vconst2272[7] = 0U;
    self->__Vconst2272[8] = 0U;
    self->__Vconst2272[9] = 0U;
    self->__Vconst2272[10] = 0U;
    self->__Vconst2272[11] = 0U;
    self->__Vconst2272[12] = 0U;
    self->__Vconst2272[13] = 0U;
    self->__Vconst2272[14] = 0U;
    self->__Vconst2272[15] = 0U;
    self->__Vconst2272[16] = 0U;
    self->__Vconst2272[17] = 0U;
    self->__Vconst2272[18] = 0U;
    self->__Vconst2272[19] = 0U;
    self->__Vconst2272[20] = 0U;
    self->__Vconst2272[21] = 0U;
    self->__Vconst2272[22] = 0U;
    self->__Vconst2272[23] = 0U;
    self->__Vconst2272[24] = 0U;
    self->__Vconst2272[25] = 0U;
    self->__Vconst2272[26] = 0U;
    self->__Vconst2272[27] = 0U;
    self->__Vconst2272[28] = 0U;
    self->__Vconst2272[29] = 0U;
    self->__Vconst2272[30] = 0U;
    self->__Vconst2272[31] = 0U;
    self->__Vconst3625[0] = 255U;
    self->__Vconst3625[1] = 0U;
    self->__Vconst3625[2] = 0U;
    self->__Vconst3625[3] = 0U;
    self->__Vconst3625[4] = 0U;
    self->__Vconst3625[5] = 0U;
    self->__Vconst3625[6] = 0U;
    self->__Vconst3625[7] = 0U;
    self->__Vconst3625[8] = 0U;
    self->__Vconst3625[9] = 0U;
    self->__Vconst3625[10] = 0U;
    self->__Vconst3625[11] = 0U;
    self->__Vconst3625[12] = 0U;
    self->__Vconst3625[13] = 0U;
    self->__Vconst3625[14] = 0U;
    self->__Vconst3625[15] = 0U;
    self->__Vconst3802[0] = 0U;
    self->__Vconst3802[1] = 0U;
    self->__Vconst3802[2] = 0U;
    self->__Vconst3802[3] = 0U;
    self->__Vconst3802[4] = 0U;
    self->__Vconst3802[5] = 0U;
    self->__Vconst3802[6] = 0U;
    self->__Vconst3802[7] = 0U;
    self->__Vconst3802[8] = 0U;
    self->__Vconst3802[9] = 0U;
    self->__Vconst3802[10] = 0U;
    self->__Vconst3802[11] = 0U;
    self->__Vconst3802[12] = 0U;
    self->__Vconst3802[13] = 0U;
    self->__Vconst3802[14] = 0U;
    self->__Vconst3802[15] = 0U;
    self->__Vconst3811[0] = 0U;
    self->__Vconst3811[1] = 0U;
    self->__Vconst3811[2] = 0U;
    self->__Vconst3811[3] = 0U;
    self->__Vconst3811[4] = 0U;
    self->__Vconst3811[5] = 0U;
    self->__Vconst3811[6] = 0U;
    self->__Vconst3811[7] = 0U;
    self->__Vconst3908[0] = 0U;
    self->__Vconst3908[1] = 0U;
    self->__Vconst3908[2] = 0U;
    self->__Vconst3908[3] = 0U;
    self->__Vconst3908[4] = 0U;
    self->__Vconst3908[5] = 0U;
    self->__Vconst3908[6] = 0U;
    self->__Vconst3908[7] = 0U;
    self->__Vconst3908[8] = 0U;
    self->__Vconst3908[9] = 0U;
    self->__Vconst3908[10] = 0U;
    self->__Vconst3908[11] = 0U;
    self->__Vconst3908[12] = 0U;
    self->__Vconst3908[13] = 0U;
    self->__Vconst3908[14] = 0U;
    self->__Vconst3908[15] = 0U;
    self->__Vconst3908[16] = 0U;
    self->__Vconst3908[17] = 0U;
    self->__Vconst3908[18] = 0U;
    self->__Vconst3908[19] = 0U;
    self->__Vconst3908[20] = 0U;
    self->__Vconst3908[21] = 0U;
    self->__Vconst3908[22] = 0U;
    self->__Vconst3908[23] = 0U;
    self->__Vconst3908[24] = 0U;
    self->__Vconst3908[25] = 0U;
    self->__Vconst3908[26] = 0U;
    self->__Vconst3908[27] = 0U;
    self->__Vconst3908[28] = 0U;
    self->__Vconst3908[29] = 0U;
    self->__Vconst3908[30] = 0U;
    self->__Vconst3908[31] = 0U;
}
