 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : IP_DAEC_8LC_encoder
Version: Q-2019.12-SP5-5
Date   : Sun Sep 17 23:53:34 2023
****************************************

Operating Conditions: SSGWC0P9V125C   Library: um28nchslogl35hsl140f_ssgwc0p9v125c
Wire Load Model Mode: enclosed

  Startpoint: message[17]
              (input port clocked by vclk)
  Endpoint: codeword[3]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_8LC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  message[17] (in)                         0.00       0.00 r
  U79/X (STP_EN2_S_2)                      0.06       0.06 f
  U97/X (STP_EO3_3)                        0.07       0.13 f
  U133/X (STP_EO3_0P5)                     0.09       0.22 f
  U98/X (STP_EO3_0P5)                      0.10       0.32 f
  U139/X (STP_EO3_0P5)                     0.08       0.40 f
  codeword[3] (out)                        0.00       0.40 f
  data arrival time                                   0.40

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: message[17]
              (input port clocked by vclk)
  Endpoint: codeword[0]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_8LC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  message[17] (in)                         0.00       0.00 r
  U79/X (STP_EN2_S_2)                      0.06       0.06 f
  U97/X (STP_EO3_3)                        0.07       0.13 f
  U133/X (STP_EO3_0P5)                     0.09       0.22 f
  U98/X (STP_EO3_0P5)                      0.10       0.32 f
  U134/X (STP_EO3_0P5)                     0.08       0.40 f
  codeword[0] (out)                        0.00       0.40 f
  data arrival time                                   0.40

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: message[17]
              (input port clocked by vclk)
  Endpoint: codeword[3]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_8LC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  message[17] (in)                         0.00       0.00 r
  U79/X (STP_EN2_S_2)                      0.06       0.06 f
  U97/X (STP_EO3_3)                        0.07       0.13 f
  U133/X (STP_EO3_0P5)                     0.09       0.22 f
  U98/X (STP_EO3_0P5)                      0.10       0.32 f
  U139/X (STP_EO3_0P5)                     0.08       0.40 f
  codeword[3] (out)                        0.00       0.40 f
  data arrival time                                   0.40

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: message[17]
              (input port clocked by vclk)
  Endpoint: codeword[0]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_8LC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  message[17] (in)                         0.00       0.00 r
  U79/X (STP_EN2_S_2)                      0.06       0.06 f
  U97/X (STP_EO3_3)                        0.07       0.13 f
  U133/X (STP_EO3_0P5)                     0.09       0.22 f
  U98/X (STP_EO3_0P5)                      0.10       0.32 f
  U134/X (STP_EO3_0P5)                     0.08       0.40 f
  codeword[0] (out)                        0.00       0.40 f
  data arrival time                                   0.40

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: message[2] (input port clocked by vclk)
  Endpoint: codeword[3]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_8LC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[2] (in)                          0.00       0.00 f
  U78/X (STP_AO2BB2_V3_1)                  0.06       0.06 f
  U97/X (STP_EO3_3)                        0.07       0.13 f
  U133/X (STP_EO3_0P5)                     0.09       0.22 f
  U98/X (STP_EO3_0P5)                      0.10       0.32 f
  U139/X (STP_EO3_0P5)                     0.08       0.40 f
  codeword[3] (out)                        0.00       0.40 f
  data arrival time                                   0.40

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: message[2] (input port clocked by vclk)
  Endpoint: codeword[0]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_8LC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[2] (in)                          0.00       0.00 f
  U78/X (STP_AO2BB2_V3_1)                  0.06       0.06 f
  U97/X (STP_EO3_3)                        0.07       0.13 f
  U133/X (STP_EO3_0P5)                     0.09       0.22 f
  U98/X (STP_EO3_0P5)                      0.10       0.32 f
  U134/X (STP_EO3_0P5)                     0.08       0.40 f
  codeword[0] (out)                        0.00       0.40 f
  data arrival time                                   0.40

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: message[2] (input port clocked by vclk)
  Endpoint: codeword[3]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_8LC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[2] (in)                          0.00       0.00 f
  U78/X (STP_AO2BB2_V3_1)                  0.06       0.06 f
  U97/X (STP_EO3_3)                        0.07       0.13 f
  U133/X (STP_EO3_0P5)                     0.09       0.22 f
  U98/X (STP_EO3_0P5)                      0.10       0.32 f
  U139/X (STP_EO3_0P5)                     0.08       0.40 f
  codeword[3] (out)                        0.00       0.40 f
  data arrival time                                   0.40

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: message[2] (input port clocked by vclk)
  Endpoint: codeword[0]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_8LC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[2] (in)                          0.00       0.00 f
  U78/X (STP_AO2BB2_V3_1)                  0.06       0.06 f
  U97/X (STP_EO3_3)                        0.07       0.13 f
  U133/X (STP_EO3_0P5)                     0.09       0.22 f
  U98/X (STP_EO3_0P5)                      0.10       0.32 f
  U134/X (STP_EO3_0P5)                     0.08       0.40 f
  codeword[0] (out)                        0.00       0.40 f
  data arrival time                                   0.40

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: message[38]
              (input port clocked by vclk)
  Endpoint: codeword[3]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_8LC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[38] (in)                         0.00       0.00 f
  U78/X (STP_AO2BB2_V3_1)                  0.06       0.06 f
  U97/X (STP_EO3_3)                        0.07       0.13 f
  U133/X (STP_EO3_0P5)                     0.09       0.22 f
  U98/X (STP_EO3_0P5)                      0.10       0.32 f
  U139/X (STP_EO3_0P5)                     0.08       0.40 f
  codeword[3] (out)                        0.00       0.40 f
  data arrival time                                   0.40

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: message[38]
              (input port clocked by vclk)
  Endpoint: codeword[0]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_8LC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[38] (in)                         0.00       0.00 f
  U78/X (STP_AO2BB2_V3_1)                  0.06       0.06 f
  U97/X (STP_EO3_3)                        0.07       0.13 f
  U133/X (STP_EO3_0P5)                     0.09       0.22 f
  U98/X (STP_EO3_0P5)                      0.10       0.32 f
  U134/X (STP_EO3_0P5)                     0.08       0.40 f
  codeword[0] (out)                        0.00       0.40 f
  data arrival time                                   0.40

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
