============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 15 2025  06:30:38 pm
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (23 ps) Setup Check with Pin DATA_PATH_SF_9_s_reg[13]/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_SF_8_s_reg[12]/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_SF_9_s_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1820            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1920          100     
                                              
             Setup:-     174                  
       Uncertainty:-      50                  
     Required Time:=    1696                  
      Launch Clock:-     100                  
         Data Path:-    1572                  
             Slack:=      23                  

#----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  DATA_PATH_SF_8_s_reg[12]/CK                   -       -     R     (arrival)    333    -     0     0     100    (-,-) 
  DATA_PATH_SF_8_s_reg[12]/Q                    -       CK->Q R     DFFRHQX4       4 13.0    94   295     395    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1052/Y      -       A->Y  F     CLKINVX4       1  3.6    46    69     464    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g988__5526/Y -       B->Y  R     NOR2X2         1  4.5   127   100     564    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g958__5526/Y -       A->Y  F     NOR2X4         1  4.0    62    97     661    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g954__4319/Y -       A->Y  F     CLKAND2X6      2  8.0    55   120     782    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g942/Y       -       A->Y  R     CLKINVX4       1  4.5    38    46     828    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g912__9945/Y -       A1->Y F     OAI21X4        1  5.1   126    99     927    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g907__5115/Y -       A->Y  R     NOR2X6         1  6.1    81   111    1038    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g906__1881/Y -       B->Y  F     NOR2X8         1  5.1    44    60    1098    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g905__6131/Y -       B->Y  R     NOR2X6         1  4.5    62    57    1155    (-,-) 
  g3331__4319/Y                                 -       B->Y  F     NOR2X4         2  7.6    92    70    1224    (-,-) 
  g3314/Y                                       -       A->Y  R     CLKINVX8       2 12.5    56    66    1290    (-,-) 
  fopt2777/Y                                    -       A->Y  F     CLKINVX12      1  8.6    40    47    1337    (-,-) 
  fopt2775/Y                                    -       A->Y  R     CLKINVX16     30 78.3   117    90    1426    (-,-) 
  g2710__6783/Y                                 -       B->Y  F     NAND2X2        1  3.6   142   143    1570    (-,-) 
  g2636__9315/Y                                 -       B0->Y R     OAI21X2        1  3.2   123   103    1672    (-,-) 
  DATA_PATH_SF_9_s_reg[13]/D                    <<<     -     R     DFFRHQX4       1    -     -     0    1672    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

