#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LED */
#define LED__0__INTTYPE CYREG_PICU5_INTTYPE4
#define LED__0__MASK 0x10u
#define LED__0__PC CYREG_PRT5_PC4
#define LED__0__PORT 5u
#define LED__0__SHIFT 4u
#define LED__AG CYREG_PRT5_AG
#define LED__AMUX CYREG_PRT5_AMUX
#define LED__BIE CYREG_PRT5_BIE
#define LED__BIT_MASK CYREG_PRT5_BIT_MASK
#define LED__BYP CYREG_PRT5_BYP
#define LED__CTL CYREG_PRT5_CTL
#define LED__DM0 CYREG_PRT5_DM0
#define LED__DM1 CYREG_PRT5_DM1
#define LED__DM2 CYREG_PRT5_DM2
#define LED__DR CYREG_PRT5_DR
#define LED__INP_DIS CYREG_PRT5_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define LED__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT5_LCD_EN
#define LED__MASK 0x10u
#define LED__PORT 5u
#define LED__PRT CYREG_PRT5_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LED__PS CYREG_PRT5_PS
#define LED__SHIFT 4u
#define LED__SLW CYREG_PRT5_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU6_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT6_PC6
#define Rx_1__0__PORT 6u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT6_AG
#define Rx_1__AMUX CYREG_PRT6_AMUX
#define Rx_1__BIE CYREG_PRT6_BIE
#define Rx_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define Rx_1__BYP CYREG_PRT6_BYP
#define Rx_1__CTL CYREG_PRT6_CTL
#define Rx_1__DM0 CYREG_PRT6_DM0
#define Rx_1__DM1 CYREG_PRT6_DM1
#define Rx_1__DM2 CYREG_PRT6_DM2
#define Rx_1__DR CYREG_PRT6_DR
#define Rx_1__INP_DIS CYREG_PRT6_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Rx_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT6_LCD_EN
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 6u
#define Rx_1__PRT CYREG_PRT6_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Rx_1__PS CYREG_PRT6_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SLW CYREG_PRT6_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU6_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT6_PC7
#define Tx_1__0__PORT 6u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT6_AG
#define Tx_1__AMUX CYREG_PRT6_AMUX
#define Tx_1__BIE CYREG_PRT6_BIE
#define Tx_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define Tx_1__BYP CYREG_PRT6_BYP
#define Tx_1__CTL CYREG_PRT6_CTL
#define Tx_1__DM0 CYREG_PRT6_DM0
#define Tx_1__DM1 CYREG_PRT6_DM1
#define Tx_1__DM2 CYREG_PRT6_DM2
#define Tx_1__DR CYREG_PRT6_DR
#define Tx_1__INP_DIS CYREG_PRT6_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Tx_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT6_LCD_EN
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 6u
#define Tx_1__PRT CYREG_PRT6_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Tx_1__PS CYREG_PRT6_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SLW CYREG_PRT6_SLW

/* APWM1 */
#define APWM1__0__INTTYPE CYREG_PICU4_INTTYPE5
#define APWM1__0__MASK 0x20u
#define APWM1__0__PC CYREG_PRT4_PC5
#define APWM1__0__PORT 4u
#define APWM1__0__SHIFT 5u
#define APWM1__AG CYREG_PRT4_AG
#define APWM1__AMUX CYREG_PRT4_AMUX
#define APWM1__BIE CYREG_PRT4_BIE
#define APWM1__BIT_MASK CYREG_PRT4_BIT_MASK
#define APWM1__BYP CYREG_PRT4_BYP
#define APWM1__CTL CYREG_PRT4_CTL
#define APWM1__DM0 CYREG_PRT4_DM0
#define APWM1__DM1 CYREG_PRT4_DM1
#define APWM1__DM2 CYREG_PRT4_DM2
#define APWM1__DR CYREG_PRT4_DR
#define APWM1__INP_DIS CYREG_PRT4_INP_DIS
#define APWM1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define APWM1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define APWM1__LCD_EN CYREG_PRT4_LCD_EN
#define APWM1__MASK 0x20u
#define APWM1__PORT 4u
#define APWM1__PRT CYREG_PRT4_PRT
#define APWM1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define APWM1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define APWM1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define APWM1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define APWM1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define APWM1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define APWM1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define APWM1__PS CYREG_PRT4_PS
#define APWM1__SHIFT 5u
#define APWM1__SLW CYREG_PRT4_SLW

/* APWM2 */
#define APWM2__0__INTTYPE CYREG_PICU4_INTTYPE4
#define APWM2__0__MASK 0x10u
#define APWM2__0__PC CYREG_PRT4_PC4
#define APWM2__0__PORT 4u
#define APWM2__0__SHIFT 4u
#define APWM2__AG CYREG_PRT4_AG
#define APWM2__AMUX CYREG_PRT4_AMUX
#define APWM2__BIE CYREG_PRT4_BIE
#define APWM2__BIT_MASK CYREG_PRT4_BIT_MASK
#define APWM2__BYP CYREG_PRT4_BYP
#define APWM2__CTL CYREG_PRT4_CTL
#define APWM2__DM0 CYREG_PRT4_DM0
#define APWM2__DM1 CYREG_PRT4_DM1
#define APWM2__DM2 CYREG_PRT4_DM2
#define APWM2__DR CYREG_PRT4_DR
#define APWM2__INP_DIS CYREG_PRT4_INP_DIS
#define APWM2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define APWM2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define APWM2__LCD_EN CYREG_PRT4_LCD_EN
#define APWM2__MASK 0x10u
#define APWM2__PORT 4u
#define APWM2__PRT CYREG_PRT4_PRT
#define APWM2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define APWM2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define APWM2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define APWM2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define APWM2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define APWM2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define APWM2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define APWM2__PS CYREG_PRT4_PS
#define APWM2__SHIFT 4u
#define APWM2__SLW CYREG_PRT4_SLW

/* APWM3 */
#define APWM3__0__INTTYPE CYREG_PICU4_INTTYPE3
#define APWM3__0__MASK 0x08u
#define APWM3__0__PC CYREG_PRT4_PC3
#define APWM3__0__PORT 4u
#define APWM3__0__SHIFT 3u
#define APWM3__AG CYREG_PRT4_AG
#define APWM3__AMUX CYREG_PRT4_AMUX
#define APWM3__BIE CYREG_PRT4_BIE
#define APWM3__BIT_MASK CYREG_PRT4_BIT_MASK
#define APWM3__BYP CYREG_PRT4_BYP
#define APWM3__CTL CYREG_PRT4_CTL
#define APWM3__DM0 CYREG_PRT4_DM0
#define APWM3__DM1 CYREG_PRT4_DM1
#define APWM3__DM2 CYREG_PRT4_DM2
#define APWM3__DR CYREG_PRT4_DR
#define APWM3__INP_DIS CYREG_PRT4_INP_DIS
#define APWM3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define APWM3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define APWM3__LCD_EN CYREG_PRT4_LCD_EN
#define APWM3__MASK 0x08u
#define APWM3__PORT 4u
#define APWM3__PRT CYREG_PRT4_PRT
#define APWM3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define APWM3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define APWM3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define APWM3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define APWM3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define APWM3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define APWM3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define APWM3__PS CYREG_PRT4_PS
#define APWM3__SHIFT 3u
#define APWM3__SLW CYREG_PRT4_SLW

/* APWM4 */
#define APWM4__0__INTTYPE CYREG_PICU4_INTTYPE2
#define APWM4__0__MASK 0x04u
#define APWM4__0__PC CYREG_PRT4_PC2
#define APWM4__0__PORT 4u
#define APWM4__0__SHIFT 2u
#define APWM4__AG CYREG_PRT4_AG
#define APWM4__AMUX CYREG_PRT4_AMUX
#define APWM4__BIE CYREG_PRT4_BIE
#define APWM4__BIT_MASK CYREG_PRT4_BIT_MASK
#define APWM4__BYP CYREG_PRT4_BYP
#define APWM4__CTL CYREG_PRT4_CTL
#define APWM4__DM0 CYREG_PRT4_DM0
#define APWM4__DM1 CYREG_PRT4_DM1
#define APWM4__DM2 CYREG_PRT4_DM2
#define APWM4__DR CYREG_PRT4_DR
#define APWM4__INP_DIS CYREG_PRT4_INP_DIS
#define APWM4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define APWM4__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define APWM4__LCD_EN CYREG_PRT4_LCD_EN
#define APWM4__MASK 0x04u
#define APWM4__PORT 4u
#define APWM4__PRT CYREG_PRT4_PRT
#define APWM4__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define APWM4__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define APWM4__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define APWM4__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define APWM4__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define APWM4__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define APWM4__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define APWM4__PS CYREG_PRT4_PS
#define APWM4__SHIFT 2u
#define APWM4__SLW CYREG_PRT4_SLW

/* APWM5 */
#define APWM5__0__INTTYPE CYREG_PICU0_INTTYPE7
#define APWM5__0__MASK 0x80u
#define APWM5__0__PC CYREG_PRT0_PC7
#define APWM5__0__PORT 0u
#define APWM5__0__SHIFT 7u
#define APWM5__AG CYREG_PRT0_AG
#define APWM5__AMUX CYREG_PRT0_AMUX
#define APWM5__BIE CYREG_PRT0_BIE
#define APWM5__BIT_MASK CYREG_PRT0_BIT_MASK
#define APWM5__BYP CYREG_PRT0_BYP
#define APWM5__CTL CYREG_PRT0_CTL
#define APWM5__DM0 CYREG_PRT0_DM0
#define APWM5__DM1 CYREG_PRT0_DM1
#define APWM5__DM2 CYREG_PRT0_DM2
#define APWM5__DR CYREG_PRT0_DR
#define APWM5__INP_DIS CYREG_PRT0_INP_DIS
#define APWM5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define APWM5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define APWM5__LCD_EN CYREG_PRT0_LCD_EN
#define APWM5__MASK 0x80u
#define APWM5__PORT 0u
#define APWM5__PRT CYREG_PRT0_PRT
#define APWM5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define APWM5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define APWM5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define APWM5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define APWM5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define APWM5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define APWM5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define APWM5__PS CYREG_PRT0_PS
#define APWM5__SHIFT 7u
#define APWM5__SLW CYREG_PRT0_SLW

/* APWM6 */
#define APWM6__0__INTTYPE CYREG_PICU0_INTTYPE6
#define APWM6__0__MASK 0x40u
#define APWM6__0__PC CYREG_PRT0_PC6
#define APWM6__0__PORT 0u
#define APWM6__0__SHIFT 6u
#define APWM6__AG CYREG_PRT0_AG
#define APWM6__AMUX CYREG_PRT0_AMUX
#define APWM6__BIE CYREG_PRT0_BIE
#define APWM6__BIT_MASK CYREG_PRT0_BIT_MASK
#define APWM6__BYP CYREG_PRT0_BYP
#define APWM6__CTL CYREG_PRT0_CTL
#define APWM6__DM0 CYREG_PRT0_DM0
#define APWM6__DM1 CYREG_PRT0_DM1
#define APWM6__DM2 CYREG_PRT0_DM2
#define APWM6__DR CYREG_PRT0_DR
#define APWM6__INP_DIS CYREG_PRT0_INP_DIS
#define APWM6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define APWM6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define APWM6__LCD_EN CYREG_PRT0_LCD_EN
#define APWM6__MASK 0x40u
#define APWM6__PORT 0u
#define APWM6__PRT CYREG_PRT0_PRT
#define APWM6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define APWM6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define APWM6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define APWM6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define APWM6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define APWM6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define APWM6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define APWM6__PS CYREG_PRT0_PS
#define APWM6__SHIFT 6u
#define APWM6__SLW CYREG_PRT0_SLW

/* APWM7 */
#define APWM7__0__INTTYPE CYREG_PICU0_INTTYPE5
#define APWM7__0__MASK 0x20u
#define APWM7__0__PC CYREG_PRT0_PC5
#define APWM7__0__PORT 0u
#define APWM7__0__SHIFT 5u
#define APWM7__AG CYREG_PRT0_AG
#define APWM7__AMUX CYREG_PRT0_AMUX
#define APWM7__BIE CYREG_PRT0_BIE
#define APWM7__BIT_MASK CYREG_PRT0_BIT_MASK
#define APWM7__BYP CYREG_PRT0_BYP
#define APWM7__CTL CYREG_PRT0_CTL
#define APWM7__DM0 CYREG_PRT0_DM0
#define APWM7__DM1 CYREG_PRT0_DM1
#define APWM7__DM2 CYREG_PRT0_DM2
#define APWM7__DR CYREG_PRT0_DR
#define APWM7__INP_DIS CYREG_PRT0_INP_DIS
#define APWM7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define APWM7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define APWM7__LCD_EN CYREG_PRT0_LCD_EN
#define APWM7__MASK 0x20u
#define APWM7__PORT 0u
#define APWM7__PRT CYREG_PRT0_PRT
#define APWM7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define APWM7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define APWM7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define APWM7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define APWM7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define APWM7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define APWM7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define APWM7__PS CYREG_PRT0_PS
#define APWM7__SHIFT 5u
#define APWM7__SLW CYREG_PRT0_SLW

/* APWM8 */
#define APWM8__0__INTTYPE CYREG_PICU0_INTTYPE4
#define APWM8__0__MASK 0x10u
#define APWM8__0__PC CYREG_PRT0_PC4
#define APWM8__0__PORT 0u
#define APWM8__0__SHIFT 4u
#define APWM8__AG CYREG_PRT0_AG
#define APWM8__AMUX CYREG_PRT0_AMUX
#define APWM8__BIE CYREG_PRT0_BIE
#define APWM8__BIT_MASK CYREG_PRT0_BIT_MASK
#define APWM8__BYP CYREG_PRT0_BYP
#define APWM8__CTL CYREG_PRT0_CTL
#define APWM8__DM0 CYREG_PRT0_DM0
#define APWM8__DM1 CYREG_PRT0_DM1
#define APWM8__DM2 CYREG_PRT0_DM2
#define APWM8__DR CYREG_PRT0_DR
#define APWM8__INP_DIS CYREG_PRT0_INP_DIS
#define APWM8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define APWM8__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define APWM8__LCD_EN CYREG_PRT0_LCD_EN
#define APWM8__MASK 0x10u
#define APWM8__PORT 0u
#define APWM8__PRT CYREG_PRT0_PRT
#define APWM8__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define APWM8__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define APWM8__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define APWM8__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define APWM8__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define APWM8__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define APWM8__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define APWM8__PS CYREG_PRT0_PS
#define APWM8__SHIFT 4u
#define APWM8__SLW CYREG_PRT0_SLW

/* APWM9 */
#define APWM9__0__INTTYPE CYREG_PICU0_INTTYPE3
#define APWM9__0__MASK 0x08u
#define APWM9__0__PC CYREG_PRT0_PC3
#define APWM9__0__PORT 0u
#define APWM9__0__SHIFT 3u
#define APWM9__AG CYREG_PRT0_AG
#define APWM9__AMUX CYREG_PRT0_AMUX
#define APWM9__BIE CYREG_PRT0_BIE
#define APWM9__BIT_MASK CYREG_PRT0_BIT_MASK
#define APWM9__BYP CYREG_PRT0_BYP
#define APWM9__CTL CYREG_PRT0_CTL
#define APWM9__DM0 CYREG_PRT0_DM0
#define APWM9__DM1 CYREG_PRT0_DM1
#define APWM9__DM2 CYREG_PRT0_DM2
#define APWM9__DR CYREG_PRT0_DR
#define APWM9__INP_DIS CYREG_PRT0_INP_DIS
#define APWM9__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define APWM9__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define APWM9__LCD_EN CYREG_PRT0_LCD_EN
#define APWM9__MASK 0x08u
#define APWM9__PORT 0u
#define APWM9__PRT CYREG_PRT0_PRT
#define APWM9__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define APWM9__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define APWM9__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define APWM9__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define APWM9__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define APWM9__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define APWM9__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define APWM9__PS CYREG_PRT0_PS
#define APWM9__SHIFT 3u
#define APWM9__SLW CYREG_PRT0_SLW

/* I2C_1_I2C_FF */
#define I2C_1_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_1_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_1_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_1_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_1_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_1_I2C_FF__D CYREG_I2C_D
#define I2C_1_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_1_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_1_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_1_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_1_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_1_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_1_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_1_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_1_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_1_I2C_FF__XCFG CYREG_I2C_XCFG

/* I2C_1_I2C_IRQ */
#define I2C_1_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_1_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_1_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_1_I2C_IRQ__INTC_NUMBER 15u
#define I2C_1_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_1_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_1_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_1_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU12_INTTYPE4
#define SCL_1__0__MASK 0x10u
#define SCL_1__0__PC CYREG_PRT12_PC4
#define SCL_1__0__PORT 12u
#define SCL_1__0__SHIFT 4u
#define SCL_1__AG CYREG_PRT12_AG
#define SCL_1__BIE CYREG_PRT12_BIE
#define SCL_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_1__BYP CYREG_PRT12_BYP
#define SCL_1__DM0 CYREG_PRT12_DM0
#define SCL_1__DM1 CYREG_PRT12_DM1
#define SCL_1__DM2 CYREG_PRT12_DM2
#define SCL_1__DR CYREG_PRT12_DR
#define SCL_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL_1__MASK 0x10u
#define SCL_1__PORT 12u
#define SCL_1__PRT CYREG_PRT12_PRT
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_1__PS CYREG_PRT12_PS
#define SCL_1__SHIFT 4u
#define SCL_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_1__SLW CYREG_PRT12_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU12_INTTYPE5
#define SDA_1__0__MASK 0x20u
#define SDA_1__0__PC CYREG_PRT12_PC5
#define SDA_1__0__PORT 12u
#define SDA_1__0__SHIFT 5u
#define SDA_1__AG CYREG_PRT12_AG
#define SDA_1__BIE CYREG_PRT12_BIE
#define SDA_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA_1__BYP CYREG_PRT12_BYP
#define SDA_1__DM0 CYREG_PRT12_DM0
#define SDA_1__DM1 CYREG_PRT12_DM1
#define SDA_1__DM2 CYREG_PRT12_DM2
#define SDA_1__DR CYREG_PRT12_DR
#define SDA_1__INP_DIS CYREG_PRT12_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA_1__MASK 0x20u
#define SDA_1__PORT 12u
#define SDA_1__PRT CYREG_PRT12_PRT
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA_1__PS CYREG_PRT12_PS
#define SDA_1__SHIFT 5u
#define SDA_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA_1__SLW CYREG_PRT12_SLW

/* APWM10 */
#define APWM10__0__INTTYPE CYREG_PICU0_INTTYPE2
#define APWM10__0__MASK 0x04u
#define APWM10__0__PC CYREG_PRT0_PC2
#define APWM10__0__PORT 0u
#define APWM10__0__SHIFT 2u
#define APWM10__AG CYREG_PRT0_AG
#define APWM10__AMUX CYREG_PRT0_AMUX
#define APWM10__BIE CYREG_PRT0_BIE
#define APWM10__BIT_MASK CYREG_PRT0_BIT_MASK
#define APWM10__BYP CYREG_PRT0_BYP
#define APWM10__CTL CYREG_PRT0_CTL
#define APWM10__DM0 CYREG_PRT0_DM0
#define APWM10__DM1 CYREG_PRT0_DM1
#define APWM10__DM2 CYREG_PRT0_DM2
#define APWM10__DR CYREG_PRT0_DR
#define APWM10__INP_DIS CYREG_PRT0_INP_DIS
#define APWM10__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define APWM10__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define APWM10__LCD_EN CYREG_PRT0_LCD_EN
#define APWM10__MASK 0x04u
#define APWM10__PORT 0u
#define APWM10__PRT CYREG_PRT0_PRT
#define APWM10__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define APWM10__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define APWM10__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define APWM10__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define APWM10__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define APWM10__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define APWM10__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define APWM10__PS CYREG_PRT0_PS
#define APWM10__SHIFT 2u
#define APWM10__SLW CYREG_PRT0_SLW

/* APWM11 */
#define APWM11__0__INTTYPE CYREG_PICU0_INTTYPE1
#define APWM11__0__MASK 0x02u
#define APWM11__0__PC CYREG_PRT0_PC1
#define APWM11__0__PORT 0u
#define APWM11__0__SHIFT 1u
#define APWM11__AG CYREG_PRT0_AG
#define APWM11__AMUX CYREG_PRT0_AMUX
#define APWM11__BIE CYREG_PRT0_BIE
#define APWM11__BIT_MASK CYREG_PRT0_BIT_MASK
#define APWM11__BYP CYREG_PRT0_BYP
#define APWM11__CTL CYREG_PRT0_CTL
#define APWM11__DM0 CYREG_PRT0_DM0
#define APWM11__DM1 CYREG_PRT0_DM1
#define APWM11__DM2 CYREG_PRT0_DM2
#define APWM11__DR CYREG_PRT0_DR
#define APWM11__INP_DIS CYREG_PRT0_INP_DIS
#define APWM11__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define APWM11__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define APWM11__LCD_EN CYREG_PRT0_LCD_EN
#define APWM11__MASK 0x02u
#define APWM11__PORT 0u
#define APWM11__PRT CYREG_PRT0_PRT
#define APWM11__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define APWM11__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define APWM11__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define APWM11__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define APWM11__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define APWM11__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define APWM11__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define APWM11__PS CYREG_PRT0_PS
#define APWM11__SHIFT 1u
#define APWM11__SLW CYREG_PRT0_SLW

/* APWM12 */
#define APWM12__0__INTTYPE CYREG_PICU0_INTTYPE0
#define APWM12__0__MASK 0x01u
#define APWM12__0__PC CYREG_PRT0_PC0
#define APWM12__0__PORT 0u
#define APWM12__0__SHIFT 0u
#define APWM12__AG CYREG_PRT0_AG
#define APWM12__AMUX CYREG_PRT0_AMUX
#define APWM12__BIE CYREG_PRT0_BIE
#define APWM12__BIT_MASK CYREG_PRT0_BIT_MASK
#define APWM12__BYP CYREG_PRT0_BYP
#define APWM12__CTL CYREG_PRT0_CTL
#define APWM12__DM0 CYREG_PRT0_DM0
#define APWM12__DM1 CYREG_PRT0_DM1
#define APWM12__DM2 CYREG_PRT0_DM2
#define APWM12__DR CYREG_PRT0_DR
#define APWM12__INP_DIS CYREG_PRT0_INP_DIS
#define APWM12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define APWM12__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define APWM12__LCD_EN CYREG_PRT0_LCD_EN
#define APWM12__MASK 0x01u
#define APWM12__PORT 0u
#define APWM12__PRT CYREG_PRT0_PRT
#define APWM12__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define APWM12__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define APWM12__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define APWM12__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define APWM12__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define APWM12__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define APWM12__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define APWM12__PS CYREG_PRT0_PS
#define APWM12__SHIFT 0u
#define APWM12__SLW CYREG_PRT0_SLW

/* APWM13 */
#define APWM13__0__INTTYPE CYREG_PICU4_INTTYPE1
#define APWM13__0__MASK 0x02u
#define APWM13__0__PC CYREG_PRT4_PC1
#define APWM13__0__PORT 4u
#define APWM13__0__SHIFT 1u
#define APWM13__AG CYREG_PRT4_AG
#define APWM13__AMUX CYREG_PRT4_AMUX
#define APWM13__BIE CYREG_PRT4_BIE
#define APWM13__BIT_MASK CYREG_PRT4_BIT_MASK
#define APWM13__BYP CYREG_PRT4_BYP
#define APWM13__CTL CYREG_PRT4_CTL
#define APWM13__DM0 CYREG_PRT4_DM0
#define APWM13__DM1 CYREG_PRT4_DM1
#define APWM13__DM2 CYREG_PRT4_DM2
#define APWM13__DR CYREG_PRT4_DR
#define APWM13__INP_DIS CYREG_PRT4_INP_DIS
#define APWM13__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define APWM13__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define APWM13__LCD_EN CYREG_PRT4_LCD_EN
#define APWM13__MASK 0x02u
#define APWM13__PORT 4u
#define APWM13__PRT CYREG_PRT4_PRT
#define APWM13__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define APWM13__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define APWM13__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define APWM13__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define APWM13__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define APWM13__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define APWM13__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define APWM13__PS CYREG_PRT4_PS
#define APWM13__SHIFT 1u
#define APWM13__SLW CYREG_PRT4_SLW

/* UART_1_BUART */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB02_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB02_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB02_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB02_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB02_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB00_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB00_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB00_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB00_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB00_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB00_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB03_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB03_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB02_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB02_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB02_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB02_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB02_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB02_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB07_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB07_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB07_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB07_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB07_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB07_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB07_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB07_ST

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x00u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x01u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x01u

/* A_PWM_IN */
#define A_PWM_IN__0__INTTYPE CYREG_PICU4_INTTYPE7
#define A_PWM_IN__0__MASK 0x80u
#define A_PWM_IN__0__PC CYREG_PRT4_PC7
#define A_PWM_IN__0__PORT 4u
#define A_PWM_IN__0__SHIFT 7u
#define A_PWM_IN__AG CYREG_PRT4_AG
#define A_PWM_IN__AMUX CYREG_PRT4_AMUX
#define A_PWM_IN__BIE CYREG_PRT4_BIE
#define A_PWM_IN__BIT_MASK CYREG_PRT4_BIT_MASK
#define A_PWM_IN__BYP CYREG_PRT4_BYP
#define A_PWM_IN__CTL CYREG_PRT4_CTL
#define A_PWM_IN__DM0 CYREG_PRT4_DM0
#define A_PWM_IN__DM1 CYREG_PRT4_DM1
#define A_PWM_IN__DM2 CYREG_PRT4_DM2
#define A_PWM_IN__DR CYREG_PRT4_DR
#define A_PWM_IN__INP_DIS CYREG_PRT4_INP_DIS
#define A_PWM_IN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define A_PWM_IN__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define A_PWM_IN__LCD_EN CYREG_PRT4_LCD_EN
#define A_PWM_IN__MASK 0x80u
#define A_PWM_IN__PORT 4u
#define A_PWM_IN__PRT CYREG_PRT4_PRT
#define A_PWM_IN__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define A_PWM_IN__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define A_PWM_IN__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define A_PWM_IN__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define A_PWM_IN__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define A_PWM_IN__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define A_PWM_IN__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define A_PWM_IN__PS CYREG_PRT4_PS
#define A_PWM_IN__SHIFT 7u
#define A_PWM_IN__SLW CYREG_PRT4_SLW

/* B_PWM_IN */
#define B_PWM_IN__0__INTTYPE CYREG_PICU4_INTTYPE6
#define B_PWM_IN__0__MASK 0x40u
#define B_PWM_IN__0__PC CYREG_PRT4_PC6
#define B_PWM_IN__0__PORT 4u
#define B_PWM_IN__0__SHIFT 6u
#define B_PWM_IN__AG CYREG_PRT4_AG
#define B_PWM_IN__AMUX CYREG_PRT4_AMUX
#define B_PWM_IN__BIE CYREG_PRT4_BIE
#define B_PWM_IN__BIT_MASK CYREG_PRT4_BIT_MASK
#define B_PWM_IN__BYP CYREG_PRT4_BYP
#define B_PWM_IN__CTL CYREG_PRT4_CTL
#define B_PWM_IN__DM0 CYREG_PRT4_DM0
#define B_PWM_IN__DM1 CYREG_PRT4_DM1
#define B_PWM_IN__DM2 CYREG_PRT4_DM2
#define B_PWM_IN__DR CYREG_PRT4_DR
#define B_PWM_IN__INP_DIS CYREG_PRT4_INP_DIS
#define B_PWM_IN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define B_PWM_IN__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define B_PWM_IN__LCD_EN CYREG_PRT4_LCD_EN
#define B_PWM_IN__MASK 0x40u
#define B_PWM_IN__PORT 4u
#define B_PWM_IN__PRT CYREG_PRT4_PRT
#define B_PWM_IN__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define B_PWM_IN__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define B_PWM_IN__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define B_PWM_IN__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define B_PWM_IN__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define B_PWM_IN__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define B_PWM_IN__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define B_PWM_IN__PS CYREG_PRT4_PS
#define B_PWM_IN__SHIFT 6u
#define B_PWM_IN__SLW CYREG_PRT4_SLW

/* B_PWM_OUT1 */
#define B_PWM_OUT1__0__INTTYPE CYREG_PICU4_INTTYPE0
#define B_PWM_OUT1__0__MASK 0x01u
#define B_PWM_OUT1__0__PC CYREG_PRT4_PC0
#define B_PWM_OUT1__0__PORT 4u
#define B_PWM_OUT1__0__SHIFT 0u
#define B_PWM_OUT1__AG CYREG_PRT4_AG
#define B_PWM_OUT1__AMUX CYREG_PRT4_AMUX
#define B_PWM_OUT1__BIE CYREG_PRT4_BIE
#define B_PWM_OUT1__BIT_MASK CYREG_PRT4_BIT_MASK
#define B_PWM_OUT1__BYP CYREG_PRT4_BYP
#define B_PWM_OUT1__CTL CYREG_PRT4_CTL
#define B_PWM_OUT1__DM0 CYREG_PRT4_DM0
#define B_PWM_OUT1__DM1 CYREG_PRT4_DM1
#define B_PWM_OUT1__DM2 CYREG_PRT4_DM2
#define B_PWM_OUT1__DR CYREG_PRT4_DR
#define B_PWM_OUT1__INP_DIS CYREG_PRT4_INP_DIS
#define B_PWM_OUT1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define B_PWM_OUT1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define B_PWM_OUT1__LCD_EN CYREG_PRT4_LCD_EN
#define B_PWM_OUT1__MASK 0x01u
#define B_PWM_OUT1__PORT 4u
#define B_PWM_OUT1__PRT CYREG_PRT4_PRT
#define B_PWM_OUT1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define B_PWM_OUT1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define B_PWM_OUT1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define B_PWM_OUT1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define B_PWM_OUT1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define B_PWM_OUT1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define B_PWM_OUT1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define B_PWM_OUT1__PS CYREG_PRT4_PS
#define B_PWM_OUT1__SHIFT 0u
#define B_PWM_OUT1__SLW CYREG_PRT4_SLW

/* B_PWM_OUT2 */
#define B_PWM_OUT2__0__INTTYPE CYREG_PICU12_INTTYPE3
#define B_PWM_OUT2__0__MASK 0x08u
#define B_PWM_OUT2__0__PC CYREG_PRT12_PC3
#define B_PWM_OUT2__0__PORT 12u
#define B_PWM_OUT2__0__SHIFT 3u
#define B_PWM_OUT2__AG CYREG_PRT12_AG
#define B_PWM_OUT2__BIE CYREG_PRT12_BIE
#define B_PWM_OUT2__BIT_MASK CYREG_PRT12_BIT_MASK
#define B_PWM_OUT2__BYP CYREG_PRT12_BYP
#define B_PWM_OUT2__DM0 CYREG_PRT12_DM0
#define B_PWM_OUT2__DM1 CYREG_PRT12_DM1
#define B_PWM_OUT2__DM2 CYREG_PRT12_DM2
#define B_PWM_OUT2__DR CYREG_PRT12_DR
#define B_PWM_OUT2__INP_DIS CYREG_PRT12_INP_DIS
#define B_PWM_OUT2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define B_PWM_OUT2__MASK 0x08u
#define B_PWM_OUT2__PORT 12u
#define B_PWM_OUT2__PRT CYREG_PRT12_PRT
#define B_PWM_OUT2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define B_PWM_OUT2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define B_PWM_OUT2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define B_PWM_OUT2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define B_PWM_OUT2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define B_PWM_OUT2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define B_PWM_OUT2__PS CYREG_PRT12_PS
#define B_PWM_OUT2__SHIFT 3u
#define B_PWM_OUT2__SIO_CFG CYREG_PRT12_SIO_CFG
#define B_PWM_OUT2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define B_PWM_OUT2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define B_PWM_OUT2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define B_PWM_OUT2__SLW CYREG_PRT12_SLW

/* B_PWM_OUT3 */
#define B_PWM_OUT3__0__INTTYPE CYREG_PICU12_INTTYPE2
#define B_PWM_OUT3__0__MASK 0x04u
#define B_PWM_OUT3__0__PC CYREG_PRT12_PC2
#define B_PWM_OUT3__0__PORT 12u
#define B_PWM_OUT3__0__SHIFT 2u
#define B_PWM_OUT3__AG CYREG_PRT12_AG
#define B_PWM_OUT3__BIE CYREG_PRT12_BIE
#define B_PWM_OUT3__BIT_MASK CYREG_PRT12_BIT_MASK
#define B_PWM_OUT3__BYP CYREG_PRT12_BYP
#define B_PWM_OUT3__DM0 CYREG_PRT12_DM0
#define B_PWM_OUT3__DM1 CYREG_PRT12_DM1
#define B_PWM_OUT3__DM2 CYREG_PRT12_DM2
#define B_PWM_OUT3__DR CYREG_PRT12_DR
#define B_PWM_OUT3__INP_DIS CYREG_PRT12_INP_DIS
#define B_PWM_OUT3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define B_PWM_OUT3__MASK 0x04u
#define B_PWM_OUT3__PORT 12u
#define B_PWM_OUT3__PRT CYREG_PRT12_PRT
#define B_PWM_OUT3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define B_PWM_OUT3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define B_PWM_OUT3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define B_PWM_OUT3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define B_PWM_OUT3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define B_PWM_OUT3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define B_PWM_OUT3__PS CYREG_PRT12_PS
#define B_PWM_OUT3__SHIFT 2u
#define B_PWM_OUT3__SIO_CFG CYREG_PRT12_SIO_CFG
#define B_PWM_OUT3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define B_PWM_OUT3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define B_PWM_OUT3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define B_PWM_OUT3__SLW CYREG_PRT12_SLW

/* B_PWM_OUT4 */
#define B_PWM_OUT4__0__INTTYPE CYREG_PICU15_INTTYPE3
#define B_PWM_OUT4__0__MASK 0x08u
#define B_PWM_OUT4__0__PC CYREG_IO_PC_PRT15_PC3
#define B_PWM_OUT4__0__PORT 15u
#define B_PWM_OUT4__0__SHIFT 3u
#define B_PWM_OUT4__AG CYREG_PRT15_AG
#define B_PWM_OUT4__AMUX CYREG_PRT15_AMUX
#define B_PWM_OUT4__BIE CYREG_PRT15_BIE
#define B_PWM_OUT4__BIT_MASK CYREG_PRT15_BIT_MASK
#define B_PWM_OUT4__BYP CYREG_PRT15_BYP
#define B_PWM_OUT4__CTL CYREG_PRT15_CTL
#define B_PWM_OUT4__DM0 CYREG_PRT15_DM0
#define B_PWM_OUT4__DM1 CYREG_PRT15_DM1
#define B_PWM_OUT4__DM2 CYREG_PRT15_DM2
#define B_PWM_OUT4__DR CYREG_PRT15_DR
#define B_PWM_OUT4__INP_DIS CYREG_PRT15_INP_DIS
#define B_PWM_OUT4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define B_PWM_OUT4__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define B_PWM_OUT4__LCD_EN CYREG_PRT15_LCD_EN
#define B_PWM_OUT4__MASK 0x08u
#define B_PWM_OUT4__PORT 15u
#define B_PWM_OUT4__PRT CYREG_PRT15_PRT
#define B_PWM_OUT4__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define B_PWM_OUT4__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define B_PWM_OUT4__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define B_PWM_OUT4__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define B_PWM_OUT4__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define B_PWM_OUT4__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define B_PWM_OUT4__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define B_PWM_OUT4__PS CYREG_PRT15_PS
#define B_PWM_OUT4__SHIFT 3u
#define B_PWM_OUT4__SLW CYREG_PRT15_SLW

/* B_PWM_OUT5 */
#define B_PWM_OUT5__0__INTTYPE CYREG_PICU15_INTTYPE2
#define B_PWM_OUT5__0__MASK 0x04u
#define B_PWM_OUT5__0__PC CYREG_IO_PC_PRT15_PC2
#define B_PWM_OUT5__0__PORT 15u
#define B_PWM_OUT5__0__SHIFT 2u
#define B_PWM_OUT5__AG CYREG_PRT15_AG
#define B_PWM_OUT5__AMUX CYREG_PRT15_AMUX
#define B_PWM_OUT5__BIE CYREG_PRT15_BIE
#define B_PWM_OUT5__BIT_MASK CYREG_PRT15_BIT_MASK
#define B_PWM_OUT5__BYP CYREG_PRT15_BYP
#define B_PWM_OUT5__CTL CYREG_PRT15_CTL
#define B_PWM_OUT5__DM0 CYREG_PRT15_DM0
#define B_PWM_OUT5__DM1 CYREG_PRT15_DM1
#define B_PWM_OUT5__DM2 CYREG_PRT15_DM2
#define B_PWM_OUT5__DR CYREG_PRT15_DR
#define B_PWM_OUT5__INP_DIS CYREG_PRT15_INP_DIS
#define B_PWM_OUT5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define B_PWM_OUT5__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define B_PWM_OUT5__LCD_EN CYREG_PRT15_LCD_EN
#define B_PWM_OUT5__MASK 0x04u
#define B_PWM_OUT5__PORT 15u
#define B_PWM_OUT5__PRT CYREG_PRT15_PRT
#define B_PWM_OUT5__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define B_PWM_OUT5__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define B_PWM_OUT5__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define B_PWM_OUT5__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define B_PWM_OUT5__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define B_PWM_OUT5__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define B_PWM_OUT5__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define B_PWM_OUT5__PS CYREG_PRT15_PS
#define B_PWM_OUT5__SHIFT 2u
#define B_PWM_OUT5__SLW CYREG_PRT15_SLW

/* B_PWM_OUT6 */
#define B_PWM_OUT6__0__INTTYPE CYREG_PICU12_INTTYPE1
#define B_PWM_OUT6__0__MASK 0x02u
#define B_PWM_OUT6__0__PC CYREG_PRT12_PC1
#define B_PWM_OUT6__0__PORT 12u
#define B_PWM_OUT6__0__SHIFT 1u
#define B_PWM_OUT6__AG CYREG_PRT12_AG
#define B_PWM_OUT6__BIE CYREG_PRT12_BIE
#define B_PWM_OUT6__BIT_MASK CYREG_PRT12_BIT_MASK
#define B_PWM_OUT6__BYP CYREG_PRT12_BYP
#define B_PWM_OUT6__DM0 CYREG_PRT12_DM0
#define B_PWM_OUT6__DM1 CYREG_PRT12_DM1
#define B_PWM_OUT6__DM2 CYREG_PRT12_DM2
#define B_PWM_OUT6__DR CYREG_PRT12_DR
#define B_PWM_OUT6__INP_DIS CYREG_PRT12_INP_DIS
#define B_PWM_OUT6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define B_PWM_OUT6__MASK 0x02u
#define B_PWM_OUT6__PORT 12u
#define B_PWM_OUT6__PRT CYREG_PRT12_PRT
#define B_PWM_OUT6__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define B_PWM_OUT6__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define B_PWM_OUT6__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define B_PWM_OUT6__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define B_PWM_OUT6__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define B_PWM_OUT6__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define B_PWM_OUT6__PS CYREG_PRT12_PS
#define B_PWM_OUT6__SHIFT 1u
#define B_PWM_OUT6__SIO_CFG CYREG_PRT12_SIO_CFG
#define B_PWM_OUT6__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define B_PWM_OUT6__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define B_PWM_OUT6__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define B_PWM_OUT6__SLW CYREG_PRT12_SLW

/* B_PWM_OUT7 */
#define B_PWM_OUT7__0__INTTYPE CYREG_PICU12_INTTYPE0
#define B_PWM_OUT7__0__MASK 0x01u
#define B_PWM_OUT7__0__PC CYREG_PRT12_PC0
#define B_PWM_OUT7__0__PORT 12u
#define B_PWM_OUT7__0__SHIFT 0u
#define B_PWM_OUT7__AG CYREG_PRT12_AG
#define B_PWM_OUT7__BIE CYREG_PRT12_BIE
#define B_PWM_OUT7__BIT_MASK CYREG_PRT12_BIT_MASK
#define B_PWM_OUT7__BYP CYREG_PRT12_BYP
#define B_PWM_OUT7__DM0 CYREG_PRT12_DM0
#define B_PWM_OUT7__DM1 CYREG_PRT12_DM1
#define B_PWM_OUT7__DM2 CYREG_PRT12_DM2
#define B_PWM_OUT7__DR CYREG_PRT12_DR
#define B_PWM_OUT7__INP_DIS CYREG_PRT12_INP_DIS
#define B_PWM_OUT7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define B_PWM_OUT7__MASK 0x01u
#define B_PWM_OUT7__PORT 12u
#define B_PWM_OUT7__PRT CYREG_PRT12_PRT
#define B_PWM_OUT7__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define B_PWM_OUT7__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define B_PWM_OUT7__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define B_PWM_OUT7__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define B_PWM_OUT7__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define B_PWM_OUT7__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define B_PWM_OUT7__PS CYREG_PRT12_PS
#define B_PWM_OUT7__SHIFT 0u
#define B_PWM_OUT7__SIO_CFG CYREG_PRT12_SIO_CFG
#define B_PWM_OUT7__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define B_PWM_OUT7__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define B_PWM_OUT7__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define B_PWM_OUT7__SLW CYREG_PRT12_SLW

/* B_PWM_OUT8 */
#define B_PWM_OUT8__0__INTTYPE CYREG_PICU3_INTTYPE7
#define B_PWM_OUT8__0__MASK 0x80u
#define B_PWM_OUT8__0__PC CYREG_PRT3_PC7
#define B_PWM_OUT8__0__PORT 3u
#define B_PWM_OUT8__0__SHIFT 7u
#define B_PWM_OUT8__AG CYREG_PRT3_AG
#define B_PWM_OUT8__AMUX CYREG_PRT3_AMUX
#define B_PWM_OUT8__BIE CYREG_PRT3_BIE
#define B_PWM_OUT8__BIT_MASK CYREG_PRT3_BIT_MASK
#define B_PWM_OUT8__BYP CYREG_PRT3_BYP
#define B_PWM_OUT8__CTL CYREG_PRT3_CTL
#define B_PWM_OUT8__DM0 CYREG_PRT3_DM0
#define B_PWM_OUT8__DM1 CYREG_PRT3_DM1
#define B_PWM_OUT8__DM2 CYREG_PRT3_DM2
#define B_PWM_OUT8__DR CYREG_PRT3_DR
#define B_PWM_OUT8__INP_DIS CYREG_PRT3_INP_DIS
#define B_PWM_OUT8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define B_PWM_OUT8__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define B_PWM_OUT8__LCD_EN CYREG_PRT3_LCD_EN
#define B_PWM_OUT8__MASK 0x80u
#define B_PWM_OUT8__PORT 3u
#define B_PWM_OUT8__PRT CYREG_PRT3_PRT
#define B_PWM_OUT8__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define B_PWM_OUT8__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define B_PWM_OUT8__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define B_PWM_OUT8__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define B_PWM_OUT8__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define B_PWM_OUT8__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define B_PWM_OUT8__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define B_PWM_OUT8__PS CYREG_PRT3_PS
#define B_PWM_OUT8__SHIFT 7u
#define B_PWM_OUT8__SLW CYREG_PRT3_SLW

/* B_PWM_OUT9 */
#define B_PWM_OUT9__0__INTTYPE CYREG_PICU3_INTTYPE6
#define B_PWM_OUT9__0__MASK 0x40u
#define B_PWM_OUT9__0__PC CYREG_PRT3_PC6
#define B_PWM_OUT9__0__PORT 3u
#define B_PWM_OUT9__0__SHIFT 6u
#define B_PWM_OUT9__AG CYREG_PRT3_AG
#define B_PWM_OUT9__AMUX CYREG_PRT3_AMUX
#define B_PWM_OUT9__BIE CYREG_PRT3_BIE
#define B_PWM_OUT9__BIT_MASK CYREG_PRT3_BIT_MASK
#define B_PWM_OUT9__BYP CYREG_PRT3_BYP
#define B_PWM_OUT9__CTL CYREG_PRT3_CTL
#define B_PWM_OUT9__DM0 CYREG_PRT3_DM0
#define B_PWM_OUT9__DM1 CYREG_PRT3_DM1
#define B_PWM_OUT9__DM2 CYREG_PRT3_DM2
#define B_PWM_OUT9__DR CYREG_PRT3_DR
#define B_PWM_OUT9__INP_DIS CYREG_PRT3_INP_DIS
#define B_PWM_OUT9__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define B_PWM_OUT9__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define B_PWM_OUT9__LCD_EN CYREG_PRT3_LCD_EN
#define B_PWM_OUT9__MASK 0x40u
#define B_PWM_OUT9__PORT 3u
#define B_PWM_OUT9__PRT CYREG_PRT3_PRT
#define B_PWM_OUT9__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define B_PWM_OUT9__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define B_PWM_OUT9__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define B_PWM_OUT9__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define B_PWM_OUT9__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define B_PWM_OUT9__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define B_PWM_OUT9__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define B_PWM_OUT9__PS CYREG_PRT3_PS
#define B_PWM_OUT9__SHIFT 6u
#define B_PWM_OUT9__SLW CYREG_PRT3_SLW

/* B_PWM_OUT10 */
#define B_PWM_OUT10__0__INTTYPE CYREG_PICU3_INTTYPE5
#define B_PWM_OUT10__0__MASK 0x20u
#define B_PWM_OUT10__0__PC CYREG_PRT3_PC5
#define B_PWM_OUT10__0__PORT 3u
#define B_PWM_OUT10__0__SHIFT 5u
#define B_PWM_OUT10__AG CYREG_PRT3_AG
#define B_PWM_OUT10__AMUX CYREG_PRT3_AMUX
#define B_PWM_OUT10__BIE CYREG_PRT3_BIE
#define B_PWM_OUT10__BIT_MASK CYREG_PRT3_BIT_MASK
#define B_PWM_OUT10__BYP CYREG_PRT3_BYP
#define B_PWM_OUT10__CTL CYREG_PRT3_CTL
#define B_PWM_OUT10__DM0 CYREG_PRT3_DM0
#define B_PWM_OUT10__DM1 CYREG_PRT3_DM1
#define B_PWM_OUT10__DM2 CYREG_PRT3_DM2
#define B_PWM_OUT10__DR CYREG_PRT3_DR
#define B_PWM_OUT10__INP_DIS CYREG_PRT3_INP_DIS
#define B_PWM_OUT10__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define B_PWM_OUT10__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define B_PWM_OUT10__LCD_EN CYREG_PRT3_LCD_EN
#define B_PWM_OUT10__MASK 0x20u
#define B_PWM_OUT10__PORT 3u
#define B_PWM_OUT10__PRT CYREG_PRT3_PRT
#define B_PWM_OUT10__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define B_PWM_OUT10__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define B_PWM_OUT10__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define B_PWM_OUT10__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define B_PWM_OUT10__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define B_PWM_OUT10__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define B_PWM_OUT10__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define B_PWM_OUT10__PS CYREG_PRT3_PS
#define B_PWM_OUT10__SHIFT 5u
#define B_PWM_OUT10__SLW CYREG_PRT3_SLW

/* B_PWM_OUT11 */
#define B_PWM_OUT11__0__INTTYPE CYREG_PICU3_INTTYPE4
#define B_PWM_OUT11__0__MASK 0x10u
#define B_PWM_OUT11__0__PC CYREG_PRT3_PC4
#define B_PWM_OUT11__0__PORT 3u
#define B_PWM_OUT11__0__SHIFT 4u
#define B_PWM_OUT11__AG CYREG_PRT3_AG
#define B_PWM_OUT11__AMUX CYREG_PRT3_AMUX
#define B_PWM_OUT11__BIE CYREG_PRT3_BIE
#define B_PWM_OUT11__BIT_MASK CYREG_PRT3_BIT_MASK
#define B_PWM_OUT11__BYP CYREG_PRT3_BYP
#define B_PWM_OUT11__CTL CYREG_PRT3_CTL
#define B_PWM_OUT11__DM0 CYREG_PRT3_DM0
#define B_PWM_OUT11__DM1 CYREG_PRT3_DM1
#define B_PWM_OUT11__DM2 CYREG_PRT3_DM2
#define B_PWM_OUT11__DR CYREG_PRT3_DR
#define B_PWM_OUT11__INP_DIS CYREG_PRT3_INP_DIS
#define B_PWM_OUT11__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define B_PWM_OUT11__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define B_PWM_OUT11__LCD_EN CYREG_PRT3_LCD_EN
#define B_PWM_OUT11__MASK 0x10u
#define B_PWM_OUT11__PORT 3u
#define B_PWM_OUT11__PRT CYREG_PRT3_PRT
#define B_PWM_OUT11__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define B_PWM_OUT11__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define B_PWM_OUT11__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define B_PWM_OUT11__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define B_PWM_OUT11__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define B_PWM_OUT11__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define B_PWM_OUT11__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define B_PWM_OUT11__PS CYREG_PRT3_PS
#define B_PWM_OUT11__SHIFT 4u
#define B_PWM_OUT11__SLW CYREG_PRT3_SLW

/* B_PWM_OUT12 */
#define B_PWM_OUT12__0__INTTYPE CYREG_PICU3_INTTYPE3
#define B_PWM_OUT12__0__MASK 0x08u
#define B_PWM_OUT12__0__PC CYREG_PRT3_PC3
#define B_PWM_OUT12__0__PORT 3u
#define B_PWM_OUT12__0__SHIFT 3u
#define B_PWM_OUT12__AG CYREG_PRT3_AG
#define B_PWM_OUT12__AMUX CYREG_PRT3_AMUX
#define B_PWM_OUT12__BIE CYREG_PRT3_BIE
#define B_PWM_OUT12__BIT_MASK CYREG_PRT3_BIT_MASK
#define B_PWM_OUT12__BYP CYREG_PRT3_BYP
#define B_PWM_OUT12__CTL CYREG_PRT3_CTL
#define B_PWM_OUT12__DM0 CYREG_PRT3_DM0
#define B_PWM_OUT12__DM1 CYREG_PRT3_DM1
#define B_PWM_OUT12__DM2 CYREG_PRT3_DM2
#define B_PWM_OUT12__DR CYREG_PRT3_DR
#define B_PWM_OUT12__INP_DIS CYREG_PRT3_INP_DIS
#define B_PWM_OUT12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define B_PWM_OUT12__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define B_PWM_OUT12__LCD_EN CYREG_PRT3_LCD_EN
#define B_PWM_OUT12__MASK 0x08u
#define B_PWM_OUT12__PORT 3u
#define B_PWM_OUT12__PRT CYREG_PRT3_PRT
#define B_PWM_OUT12__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define B_PWM_OUT12__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define B_PWM_OUT12__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define B_PWM_OUT12__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define B_PWM_OUT12__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define B_PWM_OUT12__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define B_PWM_OUT12__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define B_PWM_OUT12__PS CYREG_PRT3_PS
#define B_PWM_OUT12__SHIFT 3u
#define B_PWM_OUT12__SLW CYREG_PRT3_SLW

/* B_PWM_OUT13 */
#define B_PWM_OUT13__0__INTTYPE CYREG_PICU3_INTTYPE2
#define B_PWM_OUT13__0__MASK 0x04u
#define B_PWM_OUT13__0__PC CYREG_PRT3_PC2
#define B_PWM_OUT13__0__PORT 3u
#define B_PWM_OUT13__0__SHIFT 2u
#define B_PWM_OUT13__AG CYREG_PRT3_AG
#define B_PWM_OUT13__AMUX CYREG_PRT3_AMUX
#define B_PWM_OUT13__BIE CYREG_PRT3_BIE
#define B_PWM_OUT13__BIT_MASK CYREG_PRT3_BIT_MASK
#define B_PWM_OUT13__BYP CYREG_PRT3_BYP
#define B_PWM_OUT13__CTL CYREG_PRT3_CTL
#define B_PWM_OUT13__DM0 CYREG_PRT3_DM0
#define B_PWM_OUT13__DM1 CYREG_PRT3_DM1
#define B_PWM_OUT13__DM2 CYREG_PRT3_DM2
#define B_PWM_OUT13__DR CYREG_PRT3_DR
#define B_PWM_OUT13__INP_DIS CYREG_PRT3_INP_DIS
#define B_PWM_OUT13__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define B_PWM_OUT13__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define B_PWM_OUT13__LCD_EN CYREG_PRT3_LCD_EN
#define B_PWM_OUT13__MASK 0x04u
#define B_PWM_OUT13__PORT 3u
#define B_PWM_OUT13__PRT CYREG_PRT3_PRT
#define B_PWM_OUT13__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define B_PWM_OUT13__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define B_PWM_OUT13__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define B_PWM_OUT13__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define B_PWM_OUT13__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define B_PWM_OUT13__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define B_PWM_OUT13__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define B_PWM_OUT13__PS CYREG_PRT3_PS
#define B_PWM_OUT13__SHIFT 2u
#define B_PWM_OUT13__SLW CYREG_PRT3_SLW

/* Mux_Control */
#define Mux_Control_Sync_ctrl_reg__0__MASK 0x01u
#define Mux_Control_Sync_ctrl_reg__0__POS 0
#define Mux_Control_Sync_ctrl_reg__1__MASK 0x02u
#define Mux_Control_Sync_ctrl_reg__1__POS 1
#define Mux_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Mux_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Mux_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Mux_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Mux_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Mux_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define Mux_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Mux_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define Mux_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Mux_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Mux_Control_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB01_CTL
#define Mux_Control_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define Mux_Control_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB01_CTL
#define Mux_Control_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define Mux_Control_Sync_ctrl_reg__MASK 0x03u
#define Mux_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Mux_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Mux_Control_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB01_MSK

/* PWM_Mask_Lower */
#define PWM_Mask_Lower_Sync_ctrl_reg__0__MASK 0x01u
#define PWM_Mask_Lower_Sync_ctrl_reg__0__POS 0
#define PWM_Mask_Lower_Sync_ctrl_reg__1__MASK 0x02u
#define PWM_Mask_Lower_Sync_ctrl_reg__1__POS 1
#define PWM_Mask_Lower_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_Mask_Lower_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define PWM_Mask_Lower_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define PWM_Mask_Lower_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define PWM_Mask_Lower_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define PWM_Mask_Lower_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define PWM_Mask_Lower_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define PWM_Mask_Lower_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define PWM_Mask_Lower_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define PWM_Mask_Lower_Sync_ctrl_reg__2__MASK 0x04u
#define PWM_Mask_Lower_Sync_ctrl_reg__2__POS 2
#define PWM_Mask_Lower_Sync_ctrl_reg__3__MASK 0x08u
#define PWM_Mask_Lower_Sync_ctrl_reg__3__POS 3
#define PWM_Mask_Lower_Sync_ctrl_reg__4__MASK 0x10u
#define PWM_Mask_Lower_Sync_ctrl_reg__4__POS 4
#define PWM_Mask_Lower_Sync_ctrl_reg__5__MASK 0x20u
#define PWM_Mask_Lower_Sync_ctrl_reg__5__POS 5
#define PWM_Mask_Lower_Sync_ctrl_reg__6__MASK 0x40u
#define PWM_Mask_Lower_Sync_ctrl_reg__6__POS 6
#define PWM_Mask_Lower_Sync_ctrl_reg__7__MASK 0x80u
#define PWM_Mask_Lower_Sync_ctrl_reg__7__POS 7
#define PWM_Mask_Lower_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_Mask_Lower_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB05_CTL
#define PWM_Mask_Lower_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define PWM_Mask_Lower_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB05_CTL
#define PWM_Mask_Lower_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define PWM_Mask_Lower_Sync_ctrl_reg__MASK 0xFFu
#define PWM_Mask_Lower_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_Mask_Lower_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_Mask_Lower_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB05_MSK

/* PWM_Mask_Upper */
#define PWM_Mask_Upper_Sync_ctrl_reg__0__MASK 0x01u
#define PWM_Mask_Upper_Sync_ctrl_reg__0__POS 0
#define PWM_Mask_Upper_Sync_ctrl_reg__1__MASK 0x02u
#define PWM_Mask_Upper_Sync_ctrl_reg__1__POS 1
#define PWM_Mask_Upper_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_Mask_Upper_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define PWM_Mask_Upper_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define PWM_Mask_Upper_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define PWM_Mask_Upper_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define PWM_Mask_Upper_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define PWM_Mask_Upper_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define PWM_Mask_Upper_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define PWM_Mask_Upper_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define PWM_Mask_Upper_Sync_ctrl_reg__2__MASK 0x04u
#define PWM_Mask_Upper_Sync_ctrl_reg__2__POS 2
#define PWM_Mask_Upper_Sync_ctrl_reg__3__MASK 0x08u
#define PWM_Mask_Upper_Sync_ctrl_reg__3__POS 3
#define PWM_Mask_Upper_Sync_ctrl_reg__4__MASK 0x10u
#define PWM_Mask_Upper_Sync_ctrl_reg__4__POS 4
#define PWM_Mask_Upper_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_Mask_Upper_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB06_CTL
#define PWM_Mask_Upper_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define PWM_Mask_Upper_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB06_CTL
#define PWM_Mask_Upper_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define PWM_Mask_Upper_Sync_ctrl_reg__MASK 0x1Fu
#define PWM_Mask_Upper_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_Mask_Upper_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_Mask_Upper_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB06_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "I2CSlave-01"
#define CY_VERSION "PSoC Creator  4.0"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E133069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 0
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
