Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 11 00:56:39 2018
| Host         : DESKTOP-J63E51U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file increment_control_sets_placed.rpt
| Design       : increment
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               5 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              26 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+---------------+------------------------+------------------+----------------+
|    Clock Signal   | Enable Signal |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-------------------+---------------+------------------------+------------------+----------------+
|  sysclk_IBUF_BUFG |               | clk0/count[25]_i_2_n_0 |                1 |              1 |
|  clk0/b_reg[0]    |               | rst_IBUF               |                2 |              4 |
|  sysclk_IBUF_BUFG | inc_IBUF      | clk0/count[25]_i_2_n_0 |                5 |             26 |
+-------------------+---------------+------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


