// Seed: 3436905766
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri1 id_3,
    output tri1 id_4,
    input tri id_5,
    input supply0 id_6,
    input tri0 id_7,
    output supply1 id_8,
    input tri1 id_9,
    input wor id_10,
    output tri id_11,
    input tri1 id_12,
    output supply0 id_13,
    output wand id_14,
    output uwire id_15,
    input supply0 id_16,
    input wire id_17,
    output supply1 id_18,
    input tri1 id_19
);
  always begin
    if (id_7) id_14 = id_19;
  end
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input tri0 id_2,
    output tri1 id_3,
    input wor id_4,
    input tri id_5,
    input wand id_6,
    input tri1 id_7,
    output wand id_8,
    input tri0 id_9
);
  id_11(
      .id_0(id_3 - {id_9{!id_6}}), .id_1(1)
  );
  assign id_0 = 1;
  module_0(
      id_2,
      id_7,
      id_1,
      id_9,
      id_8,
      id_1,
      id_6,
      id_6,
      id_3,
      id_6,
      id_1,
      id_8,
      id_6,
      id_3,
      id_8,
      id_3,
      id_7,
      id_7,
      id_0,
      id_1
  );
  wire id_12;
  wire id_13;
  initial if (1) id_3 = id_1;
endmodule
