<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>plx9060reg.h source code [netbsd/sys/dev/pci/plx9060reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/plx9060reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='plx9060reg.h.html'>plx9060reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: plx9060reg.h,v 1.1 2000/05/17 17:47:00 thorpej Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2000 Zembu Labs, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Author: Jason R. Thorpe &lt;thorpej@zembu.com&gt;</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="10">10</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="11">11</th><td><i> * are met:</i></td></tr>
<tr><th id="12">12</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="14">14</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="16">16</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="17">17</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="18">18</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="19">19</th><td><i> *	This product includes software developed by Zembu Labs, Inc.</i></td></tr>
<tr><th id="20">20</th><td><i> * 4. Neither the name of Zembu Labs nor the names of its employees may</i></td></tr>
<tr><th id="21">21</th><td><i> *    be used to endorse or promote products derived from this software</i></td></tr>
<tr><th id="22">22</th><td><i> *    without specific prior written permission.</i></td></tr>
<tr><th id="23">23</th><td><i> *</i></td></tr>
<tr><th id="24">24</th><td><i> * THIS SOFTWARE IS PROVIDED BY ZEMBU LABS, INC. ``AS IS'' AND ANY EXPRESS</i></td></tr>
<tr><th id="25">25</th><td><i> * OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WAR-</i></td></tr>
<tr><th id="26">26</th><td><i> * RANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DIS-</i></td></tr>
<tr><th id="27">27</th><td><i> * CLAIMED.  IN NO EVENT SHALL ZEMBU LABS BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="28">28</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="29">29</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="30">30</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="31">31</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="32">32</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="33">33</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="34">34</th><td><i> */</i></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/*</i></td></tr>
<tr><th id="37">37</th><td><i> * Register description for the PLX 9060-family of PCI bus</i></td></tr>
<tr><th id="38">38</th><td><i> * controllers.</i></td></tr>
<tr><th id="39">39</th><td><i> *</i></td></tr>
<tr><th id="40">40</th><td><i> * In order for this file to be really useful to you, you'll want to</i></td></tr>
<tr><th id="41">41</th><td><i> * have the PLX 9060 datasheet in front of you.</i></td></tr>
<tr><th id="42">42</th><td><i> */</i></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#<span data-ppcond="44">ifndef</span> <span class="macro" data-ref="_M/_DEV_PCI_PLX9060REG_H_">_DEV_PCI_PLX9060REG_H_</span></u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/_DEV_PCI_PLX9060REG_H_" data-ref="_M/_DEV_PCI_PLX9060REG_H_">_DEV_PCI_PLX9060REG_H_</dfn></u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>/*</i></td></tr>
<tr><th id="48">48</th><td><i> * PLX 9060 PCI configuration space registers.</i></td></tr>
<tr><th id="49">49</th><td><i> */</i></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/PLX_PCI_RUNTIME_MEMADDR" data-ref="_M/PLX_PCI_RUNTIME_MEMADDR">PLX_PCI_RUNTIME_MEMADDR</dfn>	0x10	/* memory mapped 9060 */</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/PLX_PCI_RUNTIME_IOADDR" data-ref="_M/PLX_PCI_RUNTIME_IOADDR">PLX_PCI_RUNTIME_IOADDR</dfn>	0x14	/* i/o mapped 9060 */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/PLX_PCI_LOCAL_ADDR0" data-ref="_M/PLX_PCI_LOCAL_ADDR0">PLX_PCI_LOCAL_ADDR0</dfn>	0x18	/* PCI address of 9060 local bus */</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i>/*</i></td></tr>
<tr><th id="56">56</th><td><i> * PLX 9060 Runtime registers, in PCI space.</i></td></tr>
<tr><th id="57">57</th><td><i> */</i></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><i>/* Local Address Space 0 Range Register */</i></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/PLX_LAS0RR" data-ref="_M/PLX_LAS0RR">PLX_LAS0RR</dfn>		0x00</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/LASRR_IO" data-ref="_M/LASRR_IO">LASRR_IO</dfn>		0x00000001</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/LASRR_MEM_1M" data-ref="_M/LASRR_MEM_1M">LASRR_MEM_1M</dfn>		0x00000002</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/LASRR_MEM_64BIT" data-ref="_M/LASRR_MEM_64BIT">LASRR_MEM_64BIT</dfn>		0x00000004</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/LASRR_MEM_PREFETCH" data-ref="_M/LASRR_MEM_PREFETCH">LASRR_MEM_PREFETCH</dfn>	0x00000008</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/LASRR_MEM_MASK" data-ref="_M/LASRR_MEM_MASK">LASRR_MEM_MASK</dfn>		0xfffffff0</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/LASRR_IO_MASK" data-ref="_M/LASRR_IO_MASK">LASRR_IO_MASK</dfn>		0xfffffffc</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i>/* Local Address Space 0 Local Base Address (remap) Register */</i></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/PLX_LAS0BA" data-ref="_M/PLX_LAS0BA">PLX_LAS0BA</dfn>		0x04</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/LASBA_ENABLE" data-ref="_M/LASBA_ENABLE">LASBA_ENABLE</dfn>		0x00000001</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/LASBA_MEM_MASK" data-ref="_M/LASBA_MEM_MASK">LASBA_MEM_MASK</dfn>		0xfffffff0</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/LASBA_IO_MASK" data-ref="_M/LASBA_IO_MASK">LASBA_IO_MASK</dfn>		0xfffffffc</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><i>/* Local Arbitration Register */</i></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/PLX_LAR" data-ref="_M/PLX_LAR">PLX_LAR</dfn>			0x08</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/LAR_LATTMR" data-ref="_M/LAR_LATTMR">LAR_LATTMR</dfn>		0x000000ff</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/LAR_PAUSETMR" data-ref="_M/LAR_PAUSETMR">LAR_PAUSETMR</dfn>		0x0000ff00</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/LAR_LATTMR_EN" data-ref="_M/LAR_LATTMR_EN">LAR_LATTMR_EN</dfn>		0x00010000</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/LAR_BREQ_EN" data-ref="_M/LAR_BREQ_EN">LAR_BREQ_EN</dfn>		0x00040000</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/LAR_DSGIVEUP" data-ref="_M/LAR_DSGIVEUP">LAR_DSGIVEUP</dfn>		0x00200000</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/LAR_DSLOCK_EN" data-ref="_M/LAR_DSLOCK_EN">LAR_DSLOCK_EN</dfn>		0x00400000</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/LAR_PCI21_MODE" data-ref="_M/LAR_PCI21_MODE">LAR_PCI21_MODE</dfn>		0x01000000</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><i>/* Big/Little Endian Register */</i></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/PLX_ENDIAN" data-ref="_M/PLX_ENDIAN">PLX_ENDIAN</dfn>		0x0c</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/ENDIAN_CRBE" data-ref="_M/ENDIAN_CRBE">ENDIAN_CRBE</dfn>		0x00000001</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/ENDIAN_DMBE" data-ref="_M/ENDIAN_DMBE">ENDIAN_DMBE</dfn>		0x00000002</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/ENDIAN_DSAS0BE" data-ref="_M/ENDIAN_DSAS0BE">ENDIAN_DSAS0BE</dfn>		0x00000004</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/ENDIAN_DSAERBE" data-ref="_M/ENDIAN_DSAERBE">ENDIAN_DSAERBE</dfn>		0x00000008</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/ENDIAN_BEBL" data-ref="_M/ENDIAN_BEBL">ENDIAN_BEBL</dfn>		0x00000010</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><i>/* Expansion ROM Range Register */</i></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/PLX_EROMRR" data-ref="_M/PLX_EROMRR">PLX_EROMRR</dfn>		0x10</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/EROMRR_MASK" data-ref="_M/EROMRR_MASK">EROMRR_MASK</dfn>		0xffffffc0</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><i>/* Expansion ROM Base Address (remap) Register */</i></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/PLX_EROMBA" data-ref="_M/PLX_EROMBA">PLX_EROMBA</dfn>		0x14</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/EROMBA_BREQ_DC" data-ref="_M/EROMBA_BREQ_DC">EROMBA_BREQ_DC</dfn>		0x0000000f</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/EROMBA_BREQ_EN" data-ref="_M/EROMBA_BREQ_EN">EROMBA_BREQ_EN</dfn>		0x00000010</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/EROMBA_MASK" data-ref="_M/EROMBA_MASK">EROMBA_MASK</dfn>		0xffffffc0</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><i>/* Local Bus Region Descriptor for PCI to Local Access Register */</i></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/PLX_LBRD" data-ref="_M/PLX_LBRD">PLX_LBRD</dfn>		0x18</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><i>/* Local Range for Direct Master to PCI */</i></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/PLX_DMRR" data-ref="_M/PLX_DMRR">PLX_DMRR</dfn>		0x1c</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><i>/* Local Bus Base Address for Direct Master to PCI Memory */</i></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/PLX_DMLBAM" data-ref="_M/PLX_DMLBAM">PLX_DMLBAM</dfn>		0x20</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><i>/* Local Bus Base Address for Direct Master to PCI IO/Config */</i></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/PLX_DMLBAI" data-ref="_M/PLX_DMLBAI">PLX_DMLBAI</dfn>		0x24</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><i>/* PCI Base Address (remap) for Direct Master to PCI Memory */</i></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/PLX_DMBPAM" data-ref="_M/PLX_DMBPAM">PLX_DMBPAM</dfn>		0x28</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><i>/* PCI Base Address (remap) for Direct Master to PCI IO/Config */</i></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/PLX_DMPBAI" data-ref="_M/PLX_DMPBAI">PLX_DMPBAI</dfn>		0x2c</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/PLX_MAILBOX0" data-ref="_M/PLX_MAILBOX0">PLX_MAILBOX0</dfn>		0x40	/* Mailbox register 0 */</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/PLX_MAILBOX1" data-ref="_M/PLX_MAILBOX1">PLX_MAILBOX1</dfn>		0x44	/* Mailbox register 1 */</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/PLX_MAILBOX2" data-ref="_M/PLX_MAILBOX2">PLX_MAILBOX2</dfn>		0x48	/* Mailbox register 2 */</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/PLX_MAILBOX3" data-ref="_M/PLX_MAILBOX3">PLX_MAILBOX3</dfn>		0x4c	/* Mailbox register 3 */</u></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/PLX_MAILBOX4" data-ref="_M/PLX_MAILBOX4">PLX_MAILBOX4</dfn>		0x50	/* Mailbox register 4 (not 9060ES) */</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/PLX_MAILBOX5" data-ref="_M/PLX_MAILBOX5">PLX_MAILBOX5</dfn>		0x54	/* Mailbox register 5 (not 9060ES) */</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/PLX_MAILBOX6" data-ref="_M/PLX_MAILBOX6">PLX_MAILBOX6</dfn>		0x58	/* Mailbox register 6 (not 9060ES) */</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/PLX_MAILBOX7" data-ref="_M/PLX_MAILBOX7">PLX_MAILBOX7</dfn>		0x5c	/* Mailbox register 7 (not 9060ES) */</u></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/PLX_PCI_LOCAL_DOORBELL" data-ref="_M/PLX_PCI_LOCAL_DOORBELL">PLX_PCI_LOCAL_DOORBELL</dfn>	0x60	/* PCI -&gt; local doorbell */</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/PLX_LOCAL_PCI_DOORBELL" data-ref="_M/PLX_LOCAL_PCI_DOORBELL">PLX_LOCAL_PCI_DOORBELL</dfn>	0x64	/* local -&gt; PCI doorbell */</u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><i>/* Interrupt Control/Status */</i></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/PLX_INTCSR" data-ref="_M/PLX_INTCSR">PLX_INTCSR</dfn>		0x68</u></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/INTCSR_LSERR_TAMA" data-ref="_M/INTCSR_LSERR_TAMA">INTCSR_LSERR_TAMA</dfn>	0x00000001</u></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/INTCSR_LSERR_PA" data-ref="_M/INTCSR_LSERR_PA">INTCSR_LSERR_PA</dfn>		0x00000002</u></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/INTCSR_SERR" data-ref="_M/INTCSR_SERR">INTCSR_SERR</dfn>		0x00000004</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/INTCSR_PCI_EN" data-ref="_M/INTCSR_PCI_EN">INTCSR_PCI_EN</dfn>		0x00000100</u></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/INTCSR_PCIDB_EN" data-ref="_M/INTCSR_PCIDB_EN">INTCSR_PCIDB_EN</dfn>		0x00000200</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/INTCSR_PCIAB_EN" data-ref="_M/INTCSR_PCIAB_EN">INTCSR_PCIAB_EN</dfn>		0x00000400</u></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/INTCSR_PCILOC_EN" data-ref="_M/INTCSR_PCILOC_EN">INTCSR_PCILOC_EN</dfn>	0x00000800</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/INTCSR_RETRYAB_EN" data-ref="_M/INTCSR_RETRYAB_EN">INTCSR_RETRYAB_EN</dfn>	0x00001000</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/INTCSR_PCIDB_INT" data-ref="_M/INTCSR_PCIDB_INT">INTCSR_PCIDB_INT</dfn>	0x00002000</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/INTCSR_PCIAB_INT" data-ref="_M/INTCSR_PCIAB_INT">INTCSR_PCIAB_INT</dfn>	0x00004000</u></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/INTCSR_PCILOC_INT" data-ref="_M/INTCSR_PCILOC_INT">INTCSR_PCILOC_INT</dfn>	0x00008000</u></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/INTCSR_LOCOE_EN" data-ref="_M/INTCSR_LOCOE_EN">INTCSR_LOCOE_EN</dfn>		0x00010000</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/INTCSR_LOCDB_EN" data-ref="_M/INTCSR_LOCDB_EN">INTCSR_LOCDB_EN</dfn>		0x00020000</u></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/INTCSR_LOCDB_INT" data-ref="_M/INTCSR_LOCDB_INT">INTCSR_LOCDB_INT</dfn>	0x00100000</u></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/INTCSR_BIST_INT" data-ref="_M/INTCSR_BIST_INT">INTCSR_BIST_INT</dfn>		0x00800000</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/INTCSR_DMAB_INT" data-ref="_M/INTCSR_DMAB_INT">INTCSR_DMAB_INT</dfn>		0x01000000</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/INTCSR_RETRYAB_INT" data-ref="_M/INTCSR_RETRYAB_INT">INTCSR_RETRYAB_INT</dfn>	0x08000000</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><i>/* EEPROM Control, PCI Command Codes, User I/O Control, Init Control */</i></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/PLX_CONTROL" data-ref="_M/PLX_CONTROL">PLX_CONTROL</dfn>		0x6c</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/CONTROL_PCIMRC" data-ref="_M/CONTROL_PCIMRC">CONTROL_PCIMRC</dfn>		0x00000f00</u></td></tr>
<tr><th id="170">170</th><td><u>#define	<dfn class="macro" id="_M/CONTROL_PCIMRC_SHIFT" data-ref="_M/CONTROL_PCIMRC_SHIFT">CONTROL_PCIMRC_SHIFT</dfn>	8</u></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/CONTROL_PCIMWC" data-ref="_M/CONTROL_PCIMWC">CONTROL_PCIMWC</dfn>		0x0000f000</u></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/CONTORL_PCIMWC_SHIFT" data-ref="_M/CONTORL_PCIMWC_SHIFT">CONTORL_PCIMWC_SHIFT</dfn>	12</u></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/CONTROL_GPO" data-ref="_M/CONTROL_GPO">CONTROL_GPO</dfn>		0x00010000</u></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/CONTROL_GPI" data-ref="_M/CONTROL_GPI">CONTROL_GPI</dfn>		0x00020000</u></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/CONTROL_EESK" data-ref="_M/CONTROL_EESK">CONTROL_EESK</dfn>		0x01000000</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/CONTROL_EECS" data-ref="_M/CONTROL_EECS">CONTROL_EECS</dfn>		0x02000000</u></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/CONTROL_EEDO" data-ref="_M/CONTROL_EEDO">CONTROL_EEDO</dfn>		0x04000000	/* PLX -&gt; EEPROM */</u></td></tr>
<tr><th id="178">178</th><td><u>#define	<dfn class="macro" id="_M/CONTROL_EEDI" data-ref="_M/CONTROL_EEDI">CONTROL_EEDI</dfn>		0x08000000	/* EEPROM -&gt; PLX */</u></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/CONTROL_EEPRESENT" data-ref="_M/CONTROL_EEPRESENT">CONTROL_EEPRESENT</dfn>	0x10000000</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/CONTROL_RELOADCFG" data-ref="_M/CONTROL_RELOADCFG">CONTROL_RELOADCFG</dfn>	0x20000000</u></td></tr>
<tr><th id="181">181</th><td><u>#define	<dfn class="macro" id="_M/CONTROL_SWR" data-ref="_M/CONTROL_SWR">CONTROL_SWR</dfn>		0x40000000</u></td></tr>
<tr><th id="182">182</th><td><u>#define	<dfn class="macro" id="_M/CONTROL_LOCALINIT" data-ref="_M/CONTROL_LOCALINIT">CONTROL_LOCALINIT</dfn>	0x80000000</u></td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>	<i>/* EEPROM opcodes */</i></td></tr>
<tr><th id="185">185</th><td><u>#define	<dfn class="macro" id="_M/PLX_EEPROM_OPC_READ" data-ref="_M/PLX_EEPROM_OPC_READ">PLX_EEPROM_OPC_READ</dfn>(x)	(0x0080 | ((x) &amp; 0x3f))</u></td></tr>
<tr><th id="186">186</th><td><u>#define	<dfn class="macro" id="_M/PLX_EEPROM_OPC_WRITE" data-ref="_M/PLX_EEPROM_OPC_WRITE">PLX_EEPROM_OPC_WRITE</dfn>(x)	(0x0040 | ((x) &amp; 0x3f))</u></td></tr>
<tr><th id="187">187</th><td><u>#define	<dfn class="macro" id="_M/PLX_EEPROM_OPC_WREN" data-ref="_M/PLX_EEPROM_OPC_WREN">PLX_EEPROM_OPC_WREN</dfn>	0x0030</u></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/PLX_EEPROM_OPC_WRPR" data-ref="_M/PLX_EEPROM_OPC_WRPR">PLX_EEPROM_OPC_WRPR</dfn>	0x0000</u></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/PLX_EEPROM_COMMAND" data-ref="_M/PLX_EEPROM_COMMAND">PLX_EEPROM_COMMAND</dfn>(y)	(((y) &amp; 0xff) | 0x100)</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><i>/* PCI Configuration ID */</i></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/PLX_IDREG" data-ref="_M/PLX_IDREG">PLX_IDREG</dfn>		0x70</u></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><u>#<span data-ppcond="44">endif</span> /* _DEV_PCI_PLX9060REG_H_ */</u></td></tr>
<tr><th id="196">196</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='cz.c.html'>netbsd/sys/dev/pci/cz.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
