{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764158151945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764158151946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 26 18:55:51 2025 " "Processing started: Wed Nov 26 18:55:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764158151946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158151946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off viterbi_decoder -c viterbi_decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off viterbi_decoder -c viterbi_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158151946 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764158152309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764158152310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file viterbi_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 viterbi_decoder " "Found entity 1: viterbi_decoder" {  } { { "viterbi_decoder.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/viterbi_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764158160177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbck_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file tbck_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbck_dec " "Found entity 1: tbck_dec" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764158160178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764158160178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ham_d.v 1 1 " "Found 1 design units, including 1 entities, in source file ham_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 ham_d " "Found entity 1: ham_d" {  } { { "ham_d.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/ham_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764158160179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764158160180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_comp.v 1 1 " "Found 1 design units, including 1 entities, in source file add_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_comp " "Found entity 1: add_comp" {  } { { "add_comp.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/add_comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764158160181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160181 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "viterbi_decoder " "Elaborating entity \"viterbi_decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764158160197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:c1 " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:c1\"" {  } { { "viterbi_decoder.v" "c1" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/viterbi_decoder.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764158160198 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ctrl.v(19) " "Verilog HDL assignment warning at ctrl.v(19): truncated value with size 32 to match size of target (4)" {  } { { "ctrl.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/ctrl.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764158160198 "|viterbi_decoder|ctrl:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ham_d ham_d:br1 " "Elaborating entity \"ham_d\" for hierarchy \"ham_d:br1\"" {  } { { "viterbi_decoder.v" "br1" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/viterbi_decoder.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764158160205 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ham_d.v(31) " "Verilog HDL assignment warning at ham_d.v(31): truncated value with size 32 to match size of target (4)" {  } { { "ham_d.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/ham_d.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764158160206 "|viterbi_decoder|ham_d:br1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count ham_d.v(13) " "Verilog HDL Always Construct warning at ham_d.v(13): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "ham_d.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/ham_d.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764158160206 "|viterbi_decoder|ham_d:br1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] ham_d.v(13) " "Inferred latch for \"count\[0\]\" at ham_d.v(13)" {  } { { "ham_d.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/ham_d.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160206 "|viterbi_decoder|ham_d:br1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_comp add_comp:add1 " "Elaborating entity \"add_comp\" for hierarchy \"add_comp:add1\"" {  } { { "viterbi_decoder.v" "add1" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/viterbi_decoder.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764158160206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 add_comp.v(69) " "Verilog HDL assignment warning at add_comp.v(69): truncated value with size 32 to match size of target (4)" {  } { { "add_comp.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/add_comp.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764158160207 "|viterbi_decoder|add_comp:add1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:mem1 " "Elaborating entity \"mem\" for hierarchy \"mem:mem1\"" {  } { { "viterbi_decoder.v" "mem1" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/viterbi_decoder.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764158160213 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mem.v(32) " "Verilog HDL assignment warning at mem.v(32): truncated value with size 32 to match size of target (4)" {  } { { "mem.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/mem.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764158160214 "|viterbi_decoder|mem:mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mem.v(41) " "Verilog HDL assignment warning at mem.v(41): truncated value with size 32 to match size of target (3)" {  } { { "mem.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/mem.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764158160214 "|viterbi_decoder|mem:mem1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i mem.v(16) " "Verilog HDL Always Construct warning at mem.v(16): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/mem.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764158160214 "|viterbi_decoder|mem:mem1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k mem.v(16) " "Verilog HDL Always Construct warning at mem.v(16): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/mem.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764158160214 "|viterbi_decoder|mem:mem1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "trellis_diagr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"trellis_diagr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1764158160214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tbck_dec tbck_dec:tbck1 " "Elaborating entity \"tbck_dec\" for hierarchy \"tbck_dec:tbck1\"" {  } { { "viterbi_decoder.v" "tbck1" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/viterbi_decoder.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764158160215 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tbck_dec.v(31) " "Verilog HDL assignment warning at tbck_dec.v(31): truncated value with size 32 to match size of target (4)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764158160215 "|viterbi_decoder|tbck_dec:tbck1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out tbck_dec.v(21) " "Verilog HDL Always Construct warning at tbck_dec.v(21): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764158160215 "|viterbi_decoder|tbck_dec:tbck1"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "tbck_dec.v(77) " "Verilog HDL warning at tbck_dec.v(77): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 77 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1764158160215 "|viterbi_decoder|tbck_dec:tbck1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_bit_out tbck_dec.v(41) " "Verilog HDL Always Construct warning at tbck_dec.v(41): inferring latch(es) for variable \"sel_bit_out\", which holds its previous value in one or more paths through the always construct" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764158160216 "|viterbi_decoder|tbck_dec:tbck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_bit_out\[0\] tbck_dec.v(41) " "Inferred latch for \"sel_bit_out\[0\]\" at tbck_dec.v(41)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160216 "|viterbi_decoder|tbck_dec:tbck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_bit_out\[1\] tbck_dec.v(41) " "Inferred latch for \"sel_bit_out\[1\]\" at tbck_dec.v(41)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160216 "|viterbi_decoder|tbck_dec:tbck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_bit_out\[2\] tbck_dec.v(41) " "Inferred latch for \"sel_bit_out\[2\]\" at tbck_dec.v(41)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160216 "|viterbi_decoder|tbck_dec:tbck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_bit_out\[3\] tbck_dec.v(41) " "Inferred latch for \"sel_bit_out\[3\]\" at tbck_dec.v(41)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160216 "|viterbi_decoder|tbck_dec:tbck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_bit_out\[4\] tbck_dec.v(41) " "Inferred latch for \"sel_bit_out\[4\]\" at tbck_dec.v(41)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160217 "|viterbi_decoder|tbck_dec:tbck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_bit_out\[5\] tbck_dec.v(41) " "Inferred latch for \"sel_bit_out\[5\]\" at tbck_dec.v(41)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160217 "|viterbi_decoder|tbck_dec:tbck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_bit_out\[6\] tbck_dec.v(41) " "Inferred latch for \"sel_bit_out\[6\]\" at tbck_dec.v(41)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160217 "|viterbi_decoder|tbck_dec:tbck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_bit_out\[7\] tbck_dec.v(41) " "Inferred latch for \"sel_bit_out\[7\]\" at tbck_dec.v(41)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160217 "|viterbi_decoder|tbck_dec:tbck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] tbck_dec.v(21) " "Inferred latch for \"data_out\[0\]\" at tbck_dec.v(21)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160217 "|viterbi_decoder|tbck_dec:tbck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] tbck_dec.v(21) " "Inferred latch for \"data_out\[1\]\" at tbck_dec.v(21)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160217 "|viterbi_decoder|tbck_dec:tbck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] tbck_dec.v(21) " "Inferred latch for \"data_out\[2\]\" at tbck_dec.v(21)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160217 "|viterbi_decoder|tbck_dec:tbck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] tbck_dec.v(21) " "Inferred latch for \"data_out\[3\]\" at tbck_dec.v(21)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160217 "|viterbi_decoder|tbck_dec:tbck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] tbck_dec.v(21) " "Inferred latch for \"data_out\[4\]\" at tbck_dec.v(21)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160217 "|viterbi_decoder|tbck_dec:tbck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] tbck_dec.v(21) " "Inferred latch for \"data_out\[5\]\" at tbck_dec.v(21)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160217 "|viterbi_decoder|tbck_dec:tbck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] tbck_dec.v(21) " "Inferred latch for \"data_out\[6\]\" at tbck_dec.v(21)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160217 "|viterbi_decoder|tbck_dec:tbck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] tbck_dec.v(21) " "Inferred latch for \"data_out\[7\]\" at tbck_dec.v(21)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160217 "|viterbi_decoder|tbck_dec:tbck1"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[7\] tbck_dec.v(80) " "Can't resolve multiple constant drivers for net \"data_out\[7\]\" at tbck_dec.v(80)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 80 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160218 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "tbck_dec.v(21) " "Constant driver at tbck_dec.v(21)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 21 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[6\] tbck_dec.v(80) " "Can't resolve multiple constant drivers for net \"data_out\[6\]\" at tbck_dec.v(80)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 80 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[5\] tbck_dec.v(80) " "Can't resolve multiple constant drivers for net \"data_out\[5\]\" at tbck_dec.v(80)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 80 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[4\] tbck_dec.v(80) " "Can't resolve multiple constant drivers for net \"data_out\[4\]\" at tbck_dec.v(80)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 80 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[3\] tbck_dec.v(80) " "Can't resolve multiple constant drivers for net \"data_out\[3\]\" at tbck_dec.v(80)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 80 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[2\] tbck_dec.v(80) " "Can't resolve multiple constant drivers for net \"data_out\[2\]\" at tbck_dec.v(80)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 80 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[1\] tbck_dec.v(80) " "Can't resolve multiple constant drivers for net \"data_out\[1\]\" at tbck_dec.v(80)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 80 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[0\] tbck_dec.v(80) " "Can't resolve multiple constant drivers for net \"data_out\[0\]\" at tbck_dec.v(80)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 80 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "done_flag tbck_dec.v(80) " "Can't resolve multiple constant drivers for net \"done_flag\" at tbck_dec.v(80)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 80 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160218 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "tbck_dec.v(29) " "Constant driver at tbck_dec.v(29)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 29 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sel_bit_out\[7\] tbck_dec.v(29) " "Can't resolve multiple constant drivers for net \"sel_bit_out\[7\]\" at tbck_dec.v(29)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 29 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160218 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "tbck_dec.v(41) " "Constant driver at tbck_dec.v(41)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 41 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sel_bit_out\[6\] tbck_dec.v(29) " "Can't resolve multiple constant drivers for net \"sel_bit_out\[6\]\" at tbck_dec.v(29)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 29 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sel_bit_out\[5\] tbck_dec.v(29) " "Can't resolve multiple constant drivers for net \"sel_bit_out\[5\]\" at tbck_dec.v(29)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 29 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sel_bit_out\[4\] tbck_dec.v(29) " "Can't resolve multiple constant drivers for net \"sel_bit_out\[4\]\" at tbck_dec.v(29)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 29 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sel_bit_out\[3\] tbck_dec.v(29) " "Can't resolve multiple constant drivers for net \"sel_bit_out\[3\]\" at tbck_dec.v(29)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 29 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sel_bit_out\[2\] tbck_dec.v(29) " "Can't resolve multiple constant drivers for net \"sel_bit_out\[2\]\" at tbck_dec.v(29)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 29 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sel_bit_out\[1\] tbck_dec.v(29) " "Can't resolve multiple constant drivers for net \"sel_bit_out\[1\]\" at tbck_dec.v(29)" {  } { { "tbck_dec.v" "" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/tbck_dec.v" 29 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160218 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "tbck_dec:tbck1 " "Can't elaborate user hierarchy \"tbck_dec:tbck1\"" {  } { { "viterbi_decoder.v" "tbck1" { Text "D:/backup_later/ET4340/prj/main_prj/main_prj/src/viterbi_decoder.v" 73 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764158160219 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764158160306 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 26 18:56:00 2025 " "Processing ended: Wed Nov 26 18:56:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764158160306 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764158160306 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764158160306 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160306 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 13 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 13 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764158160975 ""}
