

================================================================
== Vivado HLS Report for 'ALU'
================================================================
* Date:           Tue Mar 19 02:55:40 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ALU
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.548|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   469|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|     -|
|Register         |        -|      -|      -|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      0|      0|   469|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      0|      0|     5|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |result_fu_42_p2     |     +    |      0|  0|  39|          32|          32|
    |result_1_fu_48_p2   |     -    |      0|  0|  39|          32|          32|
    |result_2_fu_54_p2   |    and   |      0|  0|  39|          32|          32|
    |sel_tmp2_fu_78_p2   |   icmp   |      0|  0|  18|          32|           2|
    |sel_tmp4_fu_84_p2   |   icmp   |      0|  0|  18|          32|           2|
    |sel_tmp6_fu_90_p2   |   icmp   |      0|  0|  18|          32|           1|
    |sel_tmp8_fu_96_p2   |   icmp   |      0|  0|  18|          32|           1|
    |sel_tmp_fu_72_p2    |   icmp   |      0|  0|  18|          32|           3|
    |or_cond1_fu_124_p2  |    or    |      0|  0|   8|           1|           1|
    |or_cond2_fu_146_p2  |    or    |      0|  0|   8|           1|           1|
    |or_cond_fu_110_p2   |    or    |      0|  0|   8|           1|           1|
    |result_3_fu_60_p2   |    or    |      0|  0|  39|          32|          32|
    |ap_return           |  select  |      0|  0|  32|           1|          32|
    |newSel1_fu_116_p3   |  select  |      0|  0|  32|           1|          32|
    |newSel2_fu_130_p3   |  select  |      0|  0|  32|           1|          32|
    |newSel3_fu_138_p3   |  select  |      0|  0|  32|           1|          32|
    |newSel_fu_102_p3    |  select  |      0|  0|  32|           1|          32|
    |result_4_fu_66_p2   |    xor   |      0|  0|  39|          32|          32|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 469|         328|         332|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_start   |  in |    1| ap_ctrl_hs |      ALU     | return value |
|ap_done    | out |    1| ap_ctrl_hs |      ALU     | return value |
|ap_idle    | out |    1| ap_ctrl_hs |      ALU     | return value |
|ap_ready   | out |    1| ap_ctrl_hs |      ALU     | return value |
|ap_return  | out |   32| ap_ctrl_hs |      ALU     | return value |
|inA        |  in |   32|   ap_none  |      inA     |    scalar    |
|inB        |  in |   32|   ap_none  |      inB     |    scalar    |
|op         |  in |   32|   ap_none  |      op      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

