

================================================================
== Vitis HLS Report for 'float_mask_safe_softmax_Pipeline_mask_softmax_loop_3'
================================================================
* Date:           Sat Sep 27 10:30:51 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1036|     1036|  10.360 us|  10.360 us|  1036|  1036|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mask_softmax_loop_3  |     1034|     1034|        12|          1|          1|  1024|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sum_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_reload"   --->   Operation 49 'read' 'sum_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc43"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%i_3 = load i11 %i" [activation_accelerator.cpp:291]   --->   Operation 52 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.94ns)   --->   "%icmp_ln287 = icmp_eq  i11 %i_3, i11 1024" [activation_accelerator.cpp:287]   --->   Operation 53 'icmp' 'icmp_ln287' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.79ns)   --->   "%add_ln287 = add i11 %i_3, i11 1" [activation_accelerator.cpp:287]   --->   Operation 55 'add' 'add_ln287' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287, void %for.inc43.split, void %for.end45.exitStub" [activation_accelerator.cpp:287]   --->   Operation 56 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i11 %i_3" [activation_accelerator.cpp:287]   --->   Operation 57 'zext' 'zext_ln287' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%exp_x_addr = getelementptr i32 %exp_x, i64 0, i64 %zext_ln287" [activation_accelerator.cpp:289]   --->   Operation 58 'getelementptr' 'exp_x_addr' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (1.23ns)   --->   "%exp_x_load = load i10 %exp_x_addr" [activation_accelerator.cpp:289]   --->   Operation 59 'load' 'exp_x_load' <Predicate = (!icmp_ln287)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %i_3, i32 5, i32 9" [activation_accelerator.cpp:291]   --->   Operation 60 'partselect' 'lshr_ln' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln291 = trunc i11 %i_3" [activation_accelerator.cpp:291]   --->   Operation 61 'trunc' 'trunc_ln291' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.44ns)   --->   "%switch_ln291 = switch i5 %trunc_ln291, void %arrayidx423.case.31, i5 0, void %arrayidx423.case.0, i5 1, void %arrayidx423.case.1, i5 2, void %arrayidx423.case.2, i5 3, void %arrayidx423.case.3, i5 4, void %arrayidx423.case.4, i5 5, void %arrayidx423.case.5, i5 6, void %arrayidx423.case.6, i5 7, void %arrayidx423.case.7, i5 8, void %arrayidx423.case.8, i5 9, void %arrayidx423.case.9, i5 10, void %arrayidx423.case.10, i5 11, void %arrayidx423.case.11, i5 12, void %arrayidx423.case.12, i5 13, void %arrayidx423.case.13, i5 14, void %arrayidx423.case.14, i5 15, void %arrayidx423.case.15, i5 16, void %arrayidx423.case.16, i5 17, void %arrayidx423.case.17, i5 18, void %arrayidx423.case.18, i5 19, void %arrayidx423.case.19, i5 20, void %arrayidx423.case.20, i5 21, void %arrayidx423.case.21, i5 22, void %arrayidx423.case.22, i5 23, void %arrayidx423.case.23, i5 24, void %arrayidx423.case.24, i5 25, void %arrayidx423.case.25, i5 26, void %arrayidx423.case.26, i5 27, void %arrayidx423.case.27, i5 28, void %arrayidx423.case.28, i5 29, void %arrayidx423.case.29, i5 30, void %arrayidx423.case.30" [activation_accelerator.cpp:291]   --->   Operation 62 'switch' 'switch_ln291' <Predicate = (!icmp_ln287)> <Delay = 0.44>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln287 = store i11 %add_ln287, i11 %i" [activation_accelerator.cpp:287]   --->   Operation 63 'store' 'store_ln287' <Predicate = (!icmp_ln287)> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln287 = br void %for.inc43" [activation_accelerator.cpp:287]   --->   Operation 64 'br' 'br_ln287' <Predicate = (!icmp_ln287)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 65 [1/2] (1.23ns)   --->   "%exp_x_load = load i10 %exp_x_addr" [activation_accelerator.cpp:289]   --->   Operation 65 'load' 'exp_x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 7.05>
ST_3 : Operation 66 [9/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_reload_read" [activation_accelerator.cpp:289]   --->   Operation 66 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 67 [8/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_reload_read" [activation_accelerator.cpp:289]   --->   Operation 67 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.05>
ST_5 : Operation 68 [7/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_reload_read" [activation_accelerator.cpp:289]   --->   Operation 68 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 69 [6/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_reload_read" [activation_accelerator.cpp:289]   --->   Operation 69 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 70 [5/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_reload_read" [activation_accelerator.cpp:289]   --->   Operation 70 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 71 [4/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_reload_read" [activation_accelerator.cpp:289]   --->   Operation 71 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 72 [3/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_reload_read" [activation_accelerator.cpp:289]   --->   Operation 72 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 73 [2/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_reload_read" [activation_accelerator.cpp:289]   --->   Operation 73 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 74 [1/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_reload_read" [activation_accelerator.cpp:289]   --->   Operation 74 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln291 = bitcast i32 %y" [activation_accelerator.cpp:291]   --->   Operation 75 'bitcast' 'bitcast_ln291' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln291, i32 16, i32 31"   --->   Operation 76 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 176 'ret' 'ret_ln0' <Predicate = (icmp_ln287)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.23>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln288 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [activation_accelerator.cpp:288]   --->   Operation 77 'specpipeline' 'specpipeline_ln288' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln287 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [activation_accelerator.cpp:287]   --->   Operation 78 'specloopname' 'specloopname_ln287' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln291 = zext i5 %lshr_ln" [activation_accelerator.cpp:291]   --->   Operation 79 'zext' 'zext_ln291' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 80 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 81 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 82 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 83 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 84 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 85 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 86 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 87 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 88 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 89 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 90 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 91 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 92 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 93 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 94 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2 = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 95 'getelementptr' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 96 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 97 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 98 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 99 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 100 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 101 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 102 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 103 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 104 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_46 = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 105 'getelementptr' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 106 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 107 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 108 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 109 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 110 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31, i64 0, i64 %zext_ln291" [activation_accelerator.cpp:291]   --->   Operation 111 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_addr" [activation_accelerator.cpp:291]   --->   Operation 112 'store' 'store_ln291' <Predicate = (trunc_ln291 == 30)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 113 'br' 'br_ln291' <Predicate = (trunc_ln291 == 30)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_addr" [activation_accelerator.cpp:291]   --->   Operation 114 'store' 'store_ln291' <Predicate = (trunc_ln291 == 29)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 115 'br' 'br_ln291' <Predicate = (trunc_ln291 == 29)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_addr" [activation_accelerator.cpp:291]   --->   Operation 116 'store' 'store_ln291' <Predicate = (trunc_ln291 == 28)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 117 'br' 'br_ln291' <Predicate = (trunc_ln291 == 28)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_addr" [activation_accelerator.cpp:291]   --->   Operation 118 'store' 'store_ln291' <Predicate = (trunc_ln291 == 27)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 119 'br' 'br_ln291' <Predicate = (trunc_ln291 == 27)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_addr" [activation_accelerator.cpp:291]   --->   Operation 120 'store' 'store_ln291' <Predicate = (trunc_ln291 == 26)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 121 'br' 'br_ln291' <Predicate = (trunc_ln291 == 26)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_46" [activation_accelerator.cpp:291]   --->   Operation 122 'store' 'store_ln291' <Predicate = (trunc_ln291 == 25)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 123 'br' 'br_ln291' <Predicate = (trunc_ln291 == 25)> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_addr" [activation_accelerator.cpp:291]   --->   Operation 124 'store' 'store_ln291' <Predicate = (trunc_ln291 == 24)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 125 'br' 'br_ln291' <Predicate = (trunc_ln291 == 24)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_addr" [activation_accelerator.cpp:291]   --->   Operation 126 'store' 'store_ln291' <Predicate = (trunc_ln291 == 23)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 127 'br' 'br_ln291' <Predicate = (trunc_ln291 == 23)> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_addr" [activation_accelerator.cpp:291]   --->   Operation 128 'store' 'store_ln291' <Predicate = (trunc_ln291 == 22)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 129 'br' 'br_ln291' <Predicate = (trunc_ln291 == 22)> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_addr" [activation_accelerator.cpp:291]   --->   Operation 130 'store' 'store_ln291' <Predicate = (trunc_ln291 == 21)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 131 'br' 'br_ln291' <Predicate = (trunc_ln291 == 21)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_addr" [activation_accelerator.cpp:291]   --->   Operation 132 'store' 'store_ln291' <Predicate = (trunc_ln291 == 20)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 133 'br' 'br_ln291' <Predicate = (trunc_ln291 == 20)> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_addr" [activation_accelerator.cpp:291]   --->   Operation 134 'store' 'store_ln291' <Predicate = (trunc_ln291 == 19)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 135 'br' 'br_ln291' <Predicate = (trunc_ln291 == 19)> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_addr" [activation_accelerator.cpp:291]   --->   Operation 136 'store' 'store_ln291' <Predicate = (trunc_ln291 == 18)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 137 'br' 'br_ln291' <Predicate = (trunc_ln291 == 18)> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_addr" [activation_accelerator.cpp:291]   --->   Operation 138 'store' 'store_ln291' <Predicate = (trunc_ln291 == 17)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 139 'br' 'br_ln291' <Predicate = (trunc_ln291 == 17)> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_addr" [activation_accelerator.cpp:291]   --->   Operation 140 'store' 'store_ln291' <Predicate = (trunc_ln291 == 16)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 141 'br' 'br_ln291' <Predicate = (trunc_ln291 == 16)> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2" [activation_accelerator.cpp:291]   --->   Operation 142 'store' 'store_ln291' <Predicate = (trunc_ln291 == 15)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 143 'br' 'br_ln291' <Predicate = (trunc_ln291 == 15)> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_addr" [activation_accelerator.cpp:291]   --->   Operation 144 'store' 'store_ln291' <Predicate = (trunc_ln291 == 14)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 145 'br' 'br_ln291' <Predicate = (trunc_ln291 == 14)> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_addr" [activation_accelerator.cpp:291]   --->   Operation 146 'store' 'store_ln291' <Predicate = (trunc_ln291 == 13)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 147 'br' 'br_ln291' <Predicate = (trunc_ln291 == 13)> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_addr" [activation_accelerator.cpp:291]   --->   Operation 148 'store' 'store_ln291' <Predicate = (trunc_ln291 == 12)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 149 'br' 'br_ln291' <Predicate = (trunc_ln291 == 12)> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_addr" [activation_accelerator.cpp:291]   --->   Operation 150 'store' 'store_ln291' <Predicate = (trunc_ln291 == 11)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 151 'br' 'br_ln291' <Predicate = (trunc_ln291 == 11)> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_addr" [activation_accelerator.cpp:291]   --->   Operation 152 'store' 'store_ln291' <Predicate = (trunc_ln291 == 10)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 153 'br' 'br_ln291' <Predicate = (trunc_ln291 == 10)> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_addr" [activation_accelerator.cpp:291]   --->   Operation 154 'store' 'store_ln291' <Predicate = (trunc_ln291 == 9)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 155 'br' 'br_ln291' <Predicate = (trunc_ln291 == 9)> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_addr" [activation_accelerator.cpp:291]   --->   Operation 156 'store' 'store_ln291' <Predicate = (trunc_ln291 == 8)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 157 'br' 'br_ln291' <Predicate = (trunc_ln291 == 8)> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_addr" [activation_accelerator.cpp:291]   --->   Operation 158 'store' 'store_ln291' <Predicate = (trunc_ln291 == 7)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 159 'br' 'br_ln291' <Predicate = (trunc_ln291 == 7)> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_addr" [activation_accelerator.cpp:291]   --->   Operation 160 'store' 'store_ln291' <Predicate = (trunc_ln291 == 6)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 161 'br' 'br_ln291' <Predicate = (trunc_ln291 == 6)> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_addr" [activation_accelerator.cpp:291]   --->   Operation 162 'store' 'store_ln291' <Predicate = (trunc_ln291 == 5)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 163 'br' 'br_ln291' <Predicate = (trunc_ln291 == 5)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_addr" [activation_accelerator.cpp:291]   --->   Operation 164 'store' 'store_ln291' <Predicate = (trunc_ln291 == 4)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 165 'br' 'br_ln291' <Predicate = (trunc_ln291 == 4)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_addr" [activation_accelerator.cpp:291]   --->   Operation 166 'store' 'store_ln291' <Predicate = (trunc_ln291 == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 167 'br' 'br_ln291' <Predicate = (trunc_ln291 == 3)> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_addr" [activation_accelerator.cpp:291]   --->   Operation 168 'store' 'store_ln291' <Predicate = (trunc_ln291 == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 169 'br' 'br_ln291' <Predicate = (trunc_ln291 == 2)> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_addr" [activation_accelerator.cpp:291]   --->   Operation 170 'store' 'store_ln291' <Predicate = (trunc_ln291 == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 171 'br' 'br_ln291' <Predicate = (trunc_ln291 == 1)> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_addr" [activation_accelerator.cpp:291]   --->   Operation 172 'store' 'store_ln291' <Predicate = (trunc_ln291 == 0)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 173 'br' 'br_ln291' <Predicate = (trunc_ln291 == 0)> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (1.23ns)   --->   "%store_ln291 = store i16 %trunc_ln4, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_addr" [activation_accelerator.cpp:291]   --->   Operation 174 'store' 'store_ln291' <Predicate = (trunc_ln291 == 31)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx423.exit" [activation_accelerator.cpp:291]   --->   Operation 175 'br' 'br_ln291' <Predicate = (trunc_ln291 == 31)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('i') [35]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:291) on local variable 'i' [73]  (0 ns)
	'getelementptr' operation ('exp_x_addr', activation_accelerator.cpp:289) [82]  (0 ns)
	'load' operation ('exp_x_load', activation_accelerator.cpp:289) on array 'exp_x' [83]  (1.24 ns)
	blocking operation 0.134 ns on control path)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('exp_x_load', activation_accelerator.cpp:289) on array 'exp_x' [83]  (1.24 ns)

 <State 3>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:289) [84]  (7.06 ns)

 <State 4>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:289) [84]  (7.06 ns)

 <State 5>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:289) [84]  (7.06 ns)

 <State 6>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:289) [84]  (7.06 ns)

 <State 7>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:289) [84]  (7.06 ns)

 <State 8>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:289) [84]  (7.06 ns)

 <State 9>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:289) [84]  (7.06 ns)

 <State 10>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:289) [84]  (7.06 ns)

 <State 11>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:289) [84]  (7.06 ns)

 <State 12>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_addr', activation_accelerator.cpp:291) [118]  (0 ns)
	'store' operation ('store_ln291', activation_accelerator.cpp:291) of variable 'trunc_ln4' on array 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29' [127]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
