Running: /home/jebediah/Desktop/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/jebediah/My_Stuff/Programs/assignments/cs318/lab_2/ISA_Processor/DataRAM_tb_isim_beh.exe -prj /home/jebediah/My_Stuff/Programs/assignments/cs318/lab_2/ISA_Processor/DataRAM_tb_beh.prj work.DataRAM_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/jebediah/My_Stuff/Programs/assignments/cs318/lab_2/ISA_Processor/../DataRAM.v" into library work
Analyzing Verilog file "/home/jebediah/My_Stuff/Programs/assignments/cs318/lab_2/ISA_Processor/DataRAM_tb.v" into library work
Analyzing Verilog file "/home/jebediah/Desktop/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94652 KB
Fuse CPU Usage: 1150 ms
Compiling module DataRAM
Compiling module DataRAM_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/jebediah/My_Stuff/Programs/assignments/cs318/lab_2/ISA_Processor/DataRAM_tb_isim_beh.exe
Fuse Memory Usage: 654828 KB
Fuse CPU Usage: 1180 ms
GCC CPU Usage: 320 ms
