{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668032154447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668032154447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 09 17:15:54 2022 " "Processing started: Wed Nov 09 17:15:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668032154447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668032154447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c ECE2300 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c ECE2300" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668032154447 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668032154906 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668032154906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical.v 1 1 " "Found 1 design units, including 1 entities, in source file logical.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical " "Found entity 1: logical" {  } { { "logical.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/logical.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668032162746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668032162746 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "eight_to_one_mux.v " "Can't analyze file -- file eight_to_one_mux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1668032162752 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "four_to_one_mux.v " "Can't analyze file -- file four_to_one_mux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1668032162752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a alu.v(2) " "Verilog HDL Declaration information at alu.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "alu.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/alu.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668032162752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b alu.v(3) " "Verilog HDL Declaration information at alu.v(3): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "alu.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/alu.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668032162752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c alu.v(7) " "Verilog HDL Declaration information at alu.v(7): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "alu.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/alu.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668032162752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668032162752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668032162752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3iram1a.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3iram1a.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3iram1A " "Found entity 1: lab3iram1A" {  } { { "lab3iram1A.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3iram1A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668032162752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668032162752 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "alu_test.v " "Can't analyze file -- file alu_test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1668032162752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c adder.v(10) " "Verilog HDL Declaration information at adder.v(10): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "adder.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/adder.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668032162752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668032162752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668032162752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3iramhrm.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3iramhrm.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3iramHRM " "Found entity 1: lab3iramHRM" {  } { { "lab3iramHRM.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3iramHRM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668032162768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668032162768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3dram.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3dram " "Found entity 1: lab3dram" {  } { { "lab3dram.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3dram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668032162768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668032162768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_seven_seg " "Found entity 1: hex_to_seven_seg" {  } { { "hex_to_seven_seg.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/hex_to_seven_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668032162768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668032162768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668032162768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668032162768 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "two_to_one_mux.v " "Can't analyze file -- file two_to_one_mux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1668032162783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk.v 2 2 " "Found 2 design units, including 2 entities, in source file var_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk " "Found entity 1: var_clk" {  } { { "var_clk.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/var_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668032162783 ""} { "Info" "ISGN_ENTITY_NAME" "2 pclock " "Found entity 2: pclock" {  } { { "var_clk.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/var_clk.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668032162783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668032162783 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "muxCI.v " "Can't analyze file -- file muxCI.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1668032162783 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "signExtend.v " "Can't analyze file -- file signExtend.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1668032162783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668032162783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668032162783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3iram1b.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3iram1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3iram1B " "Found entity 1: lab3iram1B" {  } { { "lab3iram1B.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3iram1B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668032162800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668032162800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668032162800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668032162800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668032162800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668032162800 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "halt_logic.v " "Can't analyze file -- file halt_logic.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1668032162800 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "one_bit_adder.v " "Can't analyze file -- file one_bit_adder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1668032162800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3iram.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3iram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3iram " "Found entity 1: lab3iram" {  } { { "lab3iram.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3iram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668032162815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668032162815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_test.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_test " "Found entity 1: lab3_test" {  } { { "lab3_test.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3_test.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668032162815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668032162815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H h cpu.v(20) " "Verilog HDL Declaration information at cpu.v(20): object \"H\" differs only in case from object \"h\" in the same scope" {  } { { "cpu.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/cpu.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668032162815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668032162815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668032162815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "registerFile.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668032162831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668032162831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_top.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_top " "Found entity 1: lab3_top" {  } { { "lab3_top.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668032162831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668032162831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_reg_in.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_reg_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_reg_in " "Found entity 1: dual_reg_in" {  } { { "dual_reg_in.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/dual_reg_in.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668032162831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668032162831 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "continue HaltLogic.v(14) " "Verilog HDL Declaration warning at HaltLogic.v(14): \"continue\" is SystemVerilog-2005 keyword" {  } { { "HaltLogic.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/HaltLogic.v" 14 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1668032162846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "haltlogic.v 1 1 " "Found 1 design units, including 1 entities, in source file haltlogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 HaltLogic " "Found entity 1: HaltLogic" {  } { { "HaltLogic.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/HaltLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668032162846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668032162846 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab3_test.v(753) " "Verilog HDL or VHDL warning at lab3_test.v(753): conditional expression evaluates to a constant" {  } { { "lab3_test.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3_test.v" 753 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1668032162846 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab3_test.v(769) " "Verilog HDL or VHDL warning at lab3_test.v(769): conditional expression evaluates to a constant" {  } { { "lab3_test.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3_test.v" 769 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1668032162846 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab3_test.v(733) " "Verilog HDL or VHDL warning at lab3_test.v(733): conditional expression evaluates to a constant" {  } { { "lab3_test.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3_test.v" 733 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1668032162846 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_top " "Elaborating entity \"lab3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668032162878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3 lab3:daCore " "Elaborating entity \"lab3\" for hierarchy \"lab3:daCore\"" {  } { { "lab3_top.v" "daCore" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3_top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668032162894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu lab3:daCore\|cpu:proc " "Elaborating entity \"cpu\" for hierarchy \"lab3:daCore\|cpu:proc\"" {  } { { "lab3.v" "proc" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668032162894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder lab3:daCore\|cpu:proc\|decoder:d " "Elaborating entity \"decoder\" for hierarchy \"lab3:daCore\|cpu:proc\|decoder:d\"" {  } { { "cpu.v" "d" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/cpu.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668032162894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile lab3:daCore\|cpu:proc\|RegisterFile:f " "Elaborating entity \"RegisterFile\" for hierarchy \"lab3:daCore\|cpu:proc\|RegisterFile:f\"" {  } { { "cpu.v" "f" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/cpu.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668032162894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu lab3:daCore\|cpu:proc\|alu:a " "Elaborating entity \"alu\" for hierarchy \"lab3:daCore\|cpu:proc\|alu:a\"" {  } { { "cpu.v" "a" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/cpu.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668032162910 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(74) " "Verilog HDL assignment warning at alu.v(74): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/alu.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668032162910 "|lab3_top|lab3:daCore|cpu:proc|alu:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(77) " "Verilog HDL assignment warning at alu.v(77): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/alu.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668032162910 "|lab3_top|lab3:daCore|cpu:proc|alu:a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder lab3:daCore\|cpu:proc\|alu:a\|adder:a " "Elaborating entity \"adder\" for hierarchy \"lab3:daCore\|cpu:proc\|alu:a\|adder:a\"" {  } { { "alu.v" "a" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/alu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668032162910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter lab3:daCore\|cpu:proc\|alu:a\|shifter:b " "Elaborating entity \"shifter\" for hierarchy \"lab3:daCore\|cpu:proc\|alu:a\|shifter:b\"" {  } { { "alu.v" "b" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/alu.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668032162910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical lab3:daCore\|cpu:proc\|alu:a\|logical:c " "Elaborating entity \"logical\" for hierarchy \"lab3:daCore\|cpu:proc\|alu:a\|logical:c\"" {  } { { "alu.v" "c" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/alu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668032162910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control lab3:daCore\|cpu:proc\|alu:a\|control:d " "Elaborating entity \"control\" for hierarchy \"lab3:daCore\|cpu:proc\|alu:a\|control:d\"" {  } { { "alu.v" "d" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/alu.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668032162910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HaltLogic lab3:daCore\|cpu:proc\|HaltLogic:h " "Elaborating entity \"HaltLogic\" for hierarchy \"lab3:daCore\|cpu:proc\|HaltLogic:h\"" {  } { { "cpu.v" "h" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/cpu.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668032162910 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab3iram1g.v 1 1 " "Using design file lab3iram1g.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab3iram1G " "Found entity 1: lab3iram1G" {  } { { "lab3iram1g.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3iram1g.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668032162927 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1668032162927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3iram1G lab3:daCore\|lab3iram1G:program2run " "Elaborating entity \"lab3iram1G\" for hierarchy \"lab3:daCore\|lab3iram1G:program2run\"" {  } { { "lab3.v" "program2run" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668032162927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3dram lab3:daCore\|lab3dram:memory " "Elaborating entity \"lab3dram\" for hierarchy \"lab3:daCore\|lab3dram:memory\"" {  } { { "lab3.v" "memory" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668032162947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "var_clk var_clk:clockGenerator " "Elaborating entity \"var_clk\" for hierarchy \"var_clk:clockGenerator\"" {  } { { "lab3_top.v" "clockGenerator" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3_top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668032162959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pclock var_clk:clockGenerator\|pclock:counter_10MHz " "Elaborating entity \"pclock\" for hierarchy \"var_clk:clockGenerator\|pclock:counter_10MHz\"" {  } { { "var_clk.v" "counter_10MHz" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/var_clk.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668032162959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pclock var_clk:clockGenerator\|pclock:counter_1MHz " "Elaborating entity \"pclock\" for hierarchy \"var_clk:clockGenerator\|pclock:counter_1MHz\"" {  } { { "var_clk.v" "counter_1MHz" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/var_clk.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668032162959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_reg_in dual_reg_in:inputs " "Elaborating entity \"dual_reg_in\" for hierarchy \"dual_reg_in:inputs\"" {  } { { "lab3_top.v" "inputs" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3_top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668032162959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_seven_seg hex_to_seven_seg:upperIOG " "Elaborating entity \"hex_to_seven_seg\" for hierarchy \"hex_to_seven_seg:upperIOG\"" {  } { { "lab3_top.v" "upperIOG" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3_top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668032162975 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "24 " "Ignored 24 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "24 " "Ignored 24 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1668032165041 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1668032165041 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1668032167998 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668032169424 "|lab3_top|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668032169424 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668032169558 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/ECE2300.map.smsg " "Generated suppressed messages file C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/ECE2300.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668032171199 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668032171342 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668032171342 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3457 " "Implemented 3457 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668032171566 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668032171566 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3389 " "Implemented 3389 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668032171566 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668032171566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668032171592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 09 17:16:11 2022 " "Processing ended: Wed Nov 09 17:16:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668032171592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668032171592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668032171592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668032171592 ""}
