#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001a34d32c7d0 .scope module, "TB_datapath" "TB_datapath" 2 6;
 .timescale -9 -12;
L_000001a34d3a29d0 .functor BUFZ 32, L_000001a34d3902b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a34d3a2b20 .functor BUFZ 32, L_000001a34d391d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a34d390cb0_0 .var "ALUControl", 2 0;
v000001a34d390df0_0 .net "Overflow", 0 0, L_000001a34d3a2ce0;  1 drivers
v000001a34d390b70_0 .net "Result", 31 0, v000001a34d3289e0_0;  1 drivers
v000001a34d391ed0_0 .net "Zero", 0 0, L_000001a34d392150;  1 drivers
v000001a34d391f70_0 .net *"_ivl_0", 31 0, L_000001a34d3902b0;  1 drivers
v000001a34d3914d0_0 .net *"_ivl_10", 3 0, L_000001a34d391e30;  1 drivers
L_000001a34d3b0430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a34d3907b0_0 .net *"_ivl_13", 1 0, L_000001a34d3b0430;  1 drivers
v000001a34d390c10_0 .net *"_ivl_2", 3 0, L_000001a34d391cf0;  1 drivers
L_000001a34d3b03e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a34d390d50_0 .net *"_ivl_5", 1 0, L_000001a34d3b03e8;  1 drivers
v000001a34d391570_0 .net *"_ivl_8", 31 0, L_000001a34d391d90;  1 drivers
v000001a34d390ad0_0 .var "addr1", 1 0;
v000001a34d392010_0 .var "addr2", 1 0;
v000001a34d390f30_0 .var "addr3", 1 0;
v000001a34d391a70_0 .var "clk", 0 0;
v000001a34d390530_0 .var "rst", 0 0;
v000001a34d3908f0_0 .net "valA", 31 0, L_000001a34d3a29d0;  1 drivers
v000001a34d391610_0 .net "valB", 31 0, L_000001a34d3a2b20;  1 drivers
v000001a34d390fd0_0 .var "wr", 0 0;
L_000001a34d3902b0 .array/port v000001a34d329a20, L_000001a34d391cf0;
L_000001a34d391cf0 .concat [ 2 2 0 0], v000001a34d390ad0_0, L_000001a34d3b03e8;
L_000001a34d391d90 .array/port v000001a34d329a20, L_000001a34d391e30;
L_000001a34d391e30 .concat [ 2 2 0 0], v000001a34d392010_0, L_000001a34d3b0430;
S_000001a34d06d910 .scope module, "uut" "datapath" 2 14, 3 1 0, S_000001a34d32c7d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 3 "ALUControl";
    .port_info 4 /INPUT 2 "addr1";
    .port_info 5 /INPUT 2 "addr2";
    .port_info 6 /INPUT 2 "addr3";
    .port_info 7 /OUTPUT 32 "Result";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 1 "Overflow";
v000001a34d386160_0 .net "ALUControl", 2 0, v000001a34d390cb0_0;  1 drivers
v000001a34d385a80_0 .net "Overflow", 0 0, L_000001a34d3a2ce0;  alias, 1 drivers
v000001a34d3874c0_0 .net "Result", 31 0, v000001a34d3289e0_0;  alias, 1 drivers
v000001a34d387560_0 .net "Zero", 0 0, L_000001a34d392150;  alias, 1 drivers
v000001a34d385b20_0 .net "addr1", 1 0, v000001a34d390ad0_0;  1 drivers
v000001a34d387920_0 .net "addr2", 1 0, v000001a34d392010_0;  1 drivers
v000001a34d385da0_0 .net "addr3", 1 0, v000001a34d390f30_0;  1 drivers
v000001a34d386020_0 .net "clk", 0 0, v000001a34d391a70_0;  1 drivers
v000001a34d386200_0 .net "data1", 31 0, L_000001a34d2f0560;  1 drivers
v000001a34d386480_0 .net "data2", 31 0, L_000001a34d2f0fe0;  1 drivers
v000001a34d390710_0 .net "rst", 0 0, v000001a34d390530_0;  1 drivers
v000001a34d3919d0_0 .net "wr", 0 0, v000001a34d390fd0_0;  1 drivers
S_000001a34d06daa0 .scope module, "RF" "regfile" 3 15, 4 4 0, S_000001a34d06d910;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "addr1";
    .port_info 1 /INPUT 2 "addr2";
    .port_info 2 /INPUT 2 "addr3";
    .port_info 3 /OUTPUT 32 "data1";
    .port_info 4 /OUTPUT 32 "data2";
    .port_info 5 /INPUT 32 "data3";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "wr";
    .port_info 8 /INPUT 1 "rst";
L_000001a34d2f0560 .functor BUFZ 32, L_000001a34d391bb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a34d2f0fe0 .functor BUFZ 32, L_000001a34d390e90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a34d328bc0_0 .net *"_ivl_0", 31 0, L_000001a34d391bb0;  1 drivers
v000001a34d329980_0 .net *"_ivl_10", 3 0, L_000001a34d3920b0;  1 drivers
L_000001a34d3b00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a34d329fc0_0 .net *"_ivl_13", 1 0, L_000001a34d3b00d0;  1 drivers
v000001a34d328c60_0 .net *"_ivl_2", 3 0, L_000001a34d390990;  1 drivers
L_000001a34d3b0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a34d3295c0_0 .net *"_ivl_5", 1 0, L_000001a34d3b0088;  1 drivers
v000001a34d329e80_0 .net *"_ivl_8", 31 0, L_000001a34d390e90;  1 drivers
v000001a34d3290c0_0 .net "addr1", 1 0, v000001a34d390ad0_0;  alias, 1 drivers
v000001a34d329660_0 .net "addr2", 1 0, v000001a34d392010_0;  alias, 1 drivers
v000001a34d3298e0_0 .net "addr3", 1 0, v000001a34d390f30_0;  alias, 1 drivers
v000001a34d328ee0_0 .net "clk", 0 0, v000001a34d391a70_0;  alias, 1 drivers
v000001a34d3297a0_0 .net "data1", 31 0, L_000001a34d2f0560;  alias, 1 drivers
v000001a34d329f20_0 .net "data2", 31 0, L_000001a34d2f0fe0;  alias, 1 drivers
v000001a34d32a380_0 .net "data3", 31 0, v000001a34d3289e0_0;  alias, 1 drivers
v000001a34d329a20 .array "register", 0 3, 31 0;
v000001a34d329b60_0 .net "rst", 0 0, v000001a34d390530_0;  alias, 1 drivers
v000001a34d32a060_0 .net "wr", 0 0, v000001a34d390fd0_0;  alias, 1 drivers
E_000001a34d331d60 .event posedge, v000001a34d328ee0_0;
L_000001a34d391bb0 .array/port v000001a34d329a20, L_000001a34d390990;
L_000001a34d390990 .concat [ 2 2 0 0], v000001a34d390ad0_0, L_000001a34d3b0088;
L_000001a34d390e90 .array/port v000001a34d329a20, L_000001a34d3920b0;
L_000001a34d3920b0 .concat [ 2 2 0 0], v000001a34d392010_0, L_000001a34d3b00d0;
S_000001a34d314250 .scope module, "alu" "ALU32" 3 28, 5 11 0, S_000001a34d06d910;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
    .port_info 5 /OUTPUT 1 "Overflow";
v000001a34d385bc0_0 .net "A", 31 0, L_000001a34d2f0560;  alias, 1 drivers
v000001a34d385d00_0 .net "ALUControl", 2 0, v000001a34d390cb0_0;  alias, 1 drivers
v000001a34d386f20_0 .net "B", 31 0, L_000001a34d2f0fe0;  alias, 1 drivers
v000001a34d3865c0_0 .net "B_mux", 31 0, L_000001a34d391070;  1 drivers
v000001a34d386660_0 .net "Bnot", 31 0, L_000001a34d2f0aa0;  1 drivers
v000001a34d386fc0_0 .net "Cout", 0 0, L_000001a34d3905d0;  1 drivers
v000001a34d386e80_0 .net "LT", 31 0, L_000001a34d391c50;  1 drivers
v000001a34d3868e0_0 .net "LT_1", 0 0, L_000001a34d3a2b90;  1 drivers
v000001a34d387100_0 .net "Overflow", 0 0, L_000001a34d3a2ce0;  alias, 1 drivers
v000001a34d386840_0 .net "Result", 31 0, v000001a34d3289e0_0;  alias, 1 drivers
v000001a34d3862a0_0 .net "Sum", 31 0, L_000001a34d3911b0;  1 drivers
v000001a34d386700_0 .net "Zero", 0 0, L_000001a34d392150;  alias, 1 drivers
L_000001a34d3b0310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a34d387880_0 .net/2u *"_ivl_16", 31 0, L_000001a34d3b0310;  1 drivers
v000001a34d3871a0_0 .net *"_ivl_18", 0 0, L_000001a34d3903f0;  1 drivers
L_000001a34d3b0358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001a34d3872e0_0 .net/2u *"_ivl_20", 0 0, L_000001a34d3b0358;  1 drivers
L_000001a34d3b03a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a34d387380_0 .net/2u *"_ivl_22", 0 0, L_000001a34d3b03a0;  1 drivers
v000001a34d3867a0_0 .net "and_Result", 31 0, L_000001a34d2f0e20;  1 drivers
v000001a34d387420_0 .net "or_Result", 31 0, L_000001a34d2f05d0;  1 drivers
L_000001a34d391110 .part v000001a34d390cb0_0, 0, 1;
L_000001a34d391890 .part v000001a34d390cb0_0, 0, 1;
L_000001a34d391750 .part L_000001a34d2f0560, 31, 1;
L_000001a34d391b10 .part L_000001a34d2f0fe0, 31, 1;
L_000001a34d3917f0 .part L_000001a34d3911b0, 31, 1;
L_000001a34d3903f0 .cmp/eq 32, v000001a34d3289e0_0, L_000001a34d3b0310;
L_000001a34d392150 .functor MUXZ 1, L_000001a34d3b03a0, L_000001a34d3b0358, L_000001a34d3903f0, C4<>;
S_000001a34d3143e0 .scope module, "adder" "Adder" 5 43, 6 1 0, S_000001a34d314250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v000001a34d328d00_0 .net "A", 31 0, L_000001a34d2f0560;  alias, 1 drivers
v000001a34d32a100_0 .net "B", 31 0, L_000001a34d391070;  alias, 1 drivers
v000001a34d329020_0 .net "Cin", 0 0, L_000001a34d391890;  1 drivers
v000001a34d329160_0 .net "Cout", 0 0, L_000001a34d3905d0;  alias, 1 drivers
v000001a34d329200_0 .net "Sum", 31 0, L_000001a34d3911b0;  alias, 1 drivers
L_000001a34d3b0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a34d3292a0_0 .net *"_ivl_10", 0 0, L_000001a34d3b0160;  1 drivers
v000001a34d328940_0 .net *"_ivl_11", 32 0, L_000001a34d391930;  1 drivers
v000001a34d32a600_0 .net *"_ivl_13", 32 0, L_000001a34d3912f0;  1 drivers
L_000001a34d3b01a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a34d32a420_0 .net *"_ivl_16", 31 0, L_000001a34d3b01a8;  1 drivers
v000001a34d328800_0 .net *"_ivl_17", 32 0, L_000001a34d391390;  1 drivers
v000001a34d329520_0 .net *"_ivl_3", 32 0, L_000001a34d391250;  1 drivers
L_000001a34d3b0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a34d329340_0 .net *"_ivl_6", 0 0, L_000001a34d3b0118;  1 drivers
v000001a34d329ca0_0 .net *"_ivl_7", 32 0, L_000001a34d390670;  1 drivers
L_000001a34d3905d0 .part L_000001a34d391390, 32, 1;
L_000001a34d3911b0 .part L_000001a34d391390, 0, 32;
L_000001a34d391250 .concat [ 32 1 0 0], L_000001a34d2f0560, L_000001a34d3b0118;
L_000001a34d390670 .concat [ 32 1 0 0], L_000001a34d391070, L_000001a34d3b0160;
L_000001a34d391930 .arith/sum 33, L_000001a34d391250, L_000001a34d390670;
L_000001a34d3912f0 .concat [ 1 32 0 0], L_000001a34d391890, L_000001a34d3b01a8;
L_000001a34d391390 .arith/sum 33, L_000001a34d391930, L_000001a34d3912f0;
S_000001a34d308e60 .scope module, "and_gate" "AND_gate" 5 51, 7 1 0, S_000001a34d314250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Result";
L_000001a34d2f0e20 .functor AND 32, L_000001a34d2f0560, L_000001a34d2f0fe0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a34d32a1a0_0 .net "A", 31 0, L_000001a34d2f0560;  alias, 1 drivers
v000001a34d32a4c0_0 .net "B", 31 0, L_000001a34d2f0fe0;  alias, 1 drivers
v000001a34d32a240_0 .net "Result", 31 0, L_000001a34d2f0e20;  alias, 1 drivers
S_000001a34d308ff0 .scope module, "mux" "Mux_3_8" 5 78, 8 1 0, S_000001a34d314250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /INPUT 32 "in4";
    .port_info 5 /INPUT 32 "in5";
    .port_info 6 /INPUT 32 "in6";
    .port_info 7 /INPUT 32 "in7";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
v000001a34d329700_0 .net "in0", 31 0, L_000001a34d3911b0;  alias, 1 drivers
v000001a34d329d40_0 .net "in1", 31 0, L_000001a34d3911b0;  alias, 1 drivers
v000001a34d32a2e0_0 .net "in2", 31 0, L_000001a34d2f0e20;  alias, 1 drivers
v000001a34d329c00_0 .net "in3", 31 0, L_000001a34d2f05d0;  alias, 1 drivers
L_000001a34d3b0238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a34d32a560_0 .net "in4", 31 0, L_000001a34d3b0238;  1 drivers
v000001a34d32a6a0_0 .net "in5", 31 0, L_000001a34d391c50;  alias, 1 drivers
L_000001a34d3b0280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a34d328e40_0 .net "in6", 31 0, L_000001a34d3b0280;  1 drivers
L_000001a34d3b02c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a34d329ac0_0 .net "in7", 31 0, L_000001a34d3b02c8;  1 drivers
v000001a34d3289e0_0 .var "out", 31 0;
v000001a34d328a80_0 .net "sel", 2 0, v000001a34d390cb0_0;  alias, 1 drivers
E_000001a34d331560/0 .event anyedge, v000001a34d328a80_0, v000001a34d329200_0, v000001a34d329200_0, v000001a34d32a240_0;
E_000001a34d331560/1 .event anyedge, v000001a34d329c00_0, v000001a34d32a560_0, v000001a34d32a6a0_0, v000001a34d328e40_0;
E_000001a34d331560/2 .event anyedge, v000001a34d329ac0_0;
E_000001a34d331560 .event/or E_000001a34d331560/0, E_000001a34d331560/1, E_000001a34d331560/2;
S_000001a34d2fe2e0 .scope module, "mux_1_2" "Mux_1_2" 5 36, 9 1 0, S_000001a34d314250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
v000001a34d328b20_0 .net "a", 31 0, L_000001a34d2f0fe0;  alias, 1 drivers
v000001a34d328da0_0 .net "b", 31 0, L_000001a34d2f0aa0;  alias, 1 drivers
v000001a34d329480_0 .net "sel", 0 0, L_000001a34d391110;  1 drivers
v000001a34d329840_0 .net "y", 31 0, L_000001a34d391070;  alias, 1 drivers
L_000001a34d391070 .functor MUXZ 32, L_000001a34d2f0fe0, L_000001a34d2f0aa0, L_000001a34d391110, C4<>;
S_000001a34d2fe470 .scope module, "not_gate" "NOT_gate" 5 31, 10 1 0, S_000001a34d314250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "Result";
L_000001a34d2f0aa0 .functor NOT 32, L_000001a34d2f0fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a34d386340_0 .net "A", 31 0, L_000001a34d2f0fe0;  alias, 1 drivers
v000001a34d386520_0 .net "Result", 31 0, L_000001a34d2f0aa0;  alias, 1 drivers
S_000001a34d300110 .scope module, "or_gate" "OR_gate" 5 57, 11 1 0, S_000001a34d314250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Result";
L_000001a34d2f05d0 .functor OR 32, L_000001a34d2f0560, L_000001a34d2f0fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a34d386a20_0 .net "A", 31 0, L_000001a34d2f0560;  alias, 1 drivers
v000001a34d387240_0 .net "B", 31 0, L_000001a34d2f0fe0;  alias, 1 drivers
v000001a34d385ee0_0 .net "Result", 31 0, L_000001a34d2f05d0;  alias, 1 drivers
S_000001a34d3002a0 .scope module, "slt" "SLT" 5 64, 12 1 0, S_000001a34d314250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /INPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "LT";
    .port_info 5 /OUTPUT 1 "Overflow";
L_000001a34d2f0100 .functor XOR 1, L_000001a34d391430, L_000001a34d391b10, C4<0>, C4<0>;
L_000001a34d2f02c0 .functor XOR 1, L_000001a34d2f0100, L_000001a34d391750, C4<0>, C4<0>;
L_000001a34d2f0c60 .functor NOT 1, L_000001a34d2f02c0, C4<0>, C4<0>, C4<0>;
L_000001a34d2f0870 .functor XOR 1, L_000001a34d3917f0, L_000001a34d391750, C4<0>, C4<0>;
L_000001a34d2f0950 .functor NOT 1, L_000001a34d3916b0, C4<0>, C4<0>, C4<0>;
L_000001a34d2f0b80 .functor AND 1, L_000001a34d2f0c60, L_000001a34d2f0870, C4<1>, C4<1>;
L_000001a34d3a2ce0 .functor AND 1, L_000001a34d2f0b80, L_000001a34d2f0950, C4<1>, C4<1>;
L_000001a34d3a2b90 .functor XOR 1, L_000001a34d3917f0, L_000001a34d3a2ce0, C4<0>, C4<0>;
v000001a34d3860c0_0 .net "A", 0 0, L_000001a34d391750;  1 drivers
v000001a34d387740_0 .net "ALUControl", 2 0, v000001a34d390cb0_0;  alias, 1 drivers
v000001a34d385e40_0 .net "B", 0 0, L_000001a34d391b10;  1 drivers
v000001a34d385f80_0 .net "LT", 0 0, L_000001a34d3a2b90;  alias, 1 drivers
v000001a34d385c60_0 .net "Overflow", 0 0, L_000001a34d3a2ce0;  alias, 1 drivers
v000001a34d3876a0_0 .net "Sum", 0 0, L_000001a34d3917f0;  1 drivers
v000001a34d387600_0 .net *"_ivl_1", 0 0, L_000001a34d391430;  1 drivers
v000001a34d386b60_0 .net *"_ivl_11", 0 0, L_000001a34d3916b0;  1 drivers
v000001a34d386de0_0 .net *"_ivl_14", 0 0, L_000001a34d2f0b80;  1 drivers
v000001a34d387060_0 .net *"_ivl_2", 0 0, L_000001a34d2f0100;  1 drivers
v000001a34d386980_0 .net *"_ivl_4", 0 0, L_000001a34d2f02c0;  1 drivers
v000001a34d386c00_0 .net "gate1", 0 0, L_000001a34d2f0c60;  1 drivers
v000001a34d3877e0_0 .net "gate2", 0 0, L_000001a34d2f0870;  1 drivers
v000001a34d386ac0_0 .net "gate3", 0 0, L_000001a34d2f0950;  1 drivers
L_000001a34d391430 .part v000001a34d390cb0_0, 0, 1;
L_000001a34d3916b0 .part v000001a34d390cb0_0, 1, 1;
S_000001a34d303660 .scope module, "zero_extender" "ZeroExtender" 5 73, 13 1 0, S_000001a34d314250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 32 "out";
L_000001a34d3b01f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a34d386ca0_0 .net/2u *"_ivl_0", 30 0, L_000001a34d3b01f0;  1 drivers
v000001a34d386d40_0 .net "in", 0 0, L_000001a34d3a2b90;  alias, 1 drivers
v000001a34d3863e0_0 .net "out", 31 0, L_000001a34d391c50;  alias, 1 drivers
L_000001a34d391c50 .concat [ 1 31 0 0], L_000001a34d3a2b90, L_000001a34d3b01f0;
    .scope S_000001a34d06daa0;
T_0 ;
    %pushi/vec4 305419896, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a34d329a20, 4, 0;
    %end;
    .thread T_0;
    .scope S_000001a34d06daa0;
T_1 ;
    %pushi/vec4 2596069104, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a34d329a20, 4, 0;
    %end;
    .thread T_1;
    .scope S_000001a34d06daa0;
T_2 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a34d329a20, 4, 0;
    %end;
    .thread T_2;
    .scope S_000001a34d06daa0;
T_3 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a34d329a20, 4, 0;
    %end;
    .thread T_3;
    .scope S_000001a34d06daa0;
T_4 ;
    %wait E_000001a34d331d60;
    %load/vec4 v000001a34d329b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a34d329a20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a34d329a20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a34d329a20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a34d329a20, 0, 4;
T_4.0 ;
    %load/vec4 v000001a34d32a060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001a34d32a380_0;
    %load/vec4 v000001a34d3298e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a34d329a20, 0, 4;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a34d308ff0;
T_5 ;
    %wait E_000001a34d331560;
    %load/vec4 v000001a34d328a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a34d3289e0_0, 0, 32;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v000001a34d329700_0;
    %store/vec4 v000001a34d3289e0_0, 0, 32;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v000001a34d329d40_0;
    %store/vec4 v000001a34d3289e0_0, 0, 32;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v000001a34d32a2e0_0;
    %store/vec4 v000001a34d3289e0_0, 0, 32;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v000001a34d329c00_0;
    %store/vec4 v000001a34d3289e0_0, 0, 32;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v000001a34d32a560_0;
    %store/vec4 v000001a34d3289e0_0, 0, 32;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v000001a34d32a6a0_0;
    %store/vec4 v000001a34d3289e0_0, 0, 32;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v000001a34d328e40_0;
    %store/vec4 v000001a34d3289e0_0, 0, 32;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v000001a34d329ac0_0;
    %store/vec4 v000001a34d3289e0_0, 0, 32;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001a34d32c7d0;
T_6 ;
    %vpi_call 2 32 "$dumpfile", "datapath.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a34d32c7d0 {0 0 0};
    %vpi_call 2 36 "$display", "Time\011ALUControl\011addr1\011addr2\011addr3\011data1\011\011data2\011\011data3\011\011Zero\011Overflow" {0 0 0};
    %vpi_call 2 37 "$monitor", "%4dns\011%03b\011\011%0d\011%0d\011%0d\011%h\011%h\011%h\011%b\011%b", $time, v000001a34d390cb0_0, v000001a34d390ad0_0, v000001a34d392010_0, v000001a34d390f30_0, v000001a34d3908f0_0, v000001a34d391610_0, v000001a34d390b70_0, v000001a34d391ed0_0, v000001a34d390df0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a34d391a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a34d390530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a34d390fd0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a34d391a70_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a34d391a70_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a34d390cb0_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001a34d390ad0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001a34d392010_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001a34d390f30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a34d390fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a34d391a70_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a34d391a70_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a34d391a70_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a34d390fd0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001a34d390cb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a34d390fd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a34d390ad0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a34d392010_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a34d390f30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a34d391a70_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a34d391a70_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001a34d390cb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a34d390fd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a34d390ad0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001a34d392010_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a34d390f30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a34d391a70_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a34d391a70_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001a34d390cb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a34d390fd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a34d390ad0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001a34d392010_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001a34d390f30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a34d391a70_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a34d391a70_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a34d390cb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a34d390fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a34d390ad0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001a34d392010_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001a34d390f30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a34d391a70_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a34d391a70_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "reg_test_B.v";
    "./datapath.v";
    "./regfile.v";
    "./ALU32.v";
    "./Adder.v";
    "./AND_gate.v";
    "./Mux_3_8.v";
    "./Mux_1_2.v";
    "./NOT_gate.v";
    "./OR_gate.v";
    "./SLT.v";
    "./ZeroExtender.v";
