# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:18:47 on Oct 28,2020
# vlog -reportprogress 300 hw/triangle_gen/triangle_gen.v hw/triangle_gen/triangle_gen_tb.v 
# -- Compiling module triangle_gen
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:18:47 on Oct 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 18:18:47 on Oct 28,2020
# Loading work.testbench
# Loading work.triangle_gen
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'VGA_R'. The port definition is at: hw/triangle_gen/triangle_gen.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_inst File: hw/triangle_gen/triangle_gen_tb.v Line: 10
# ** Note: $finish    : hw/triangle_gen/triangle_gen_tb.v(27)
#    Time: 2000020 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at hw/triangle_gen/triangle_gen_tb.v line 27
# 0 ps
# 2100021 ns
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:33 on Oct 28,2020
# vlog -reportprogress 300 hw/triangle_gen/triangle_gen.v hw/triangle_gen/triangle_gen_tb.v 
# -- Compiling module triangle_gen
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:19:33 on Oct 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:19:35 on Oct 28,2020, Elapsed time: 0:00:48
# Errors: 0, Warnings: 2
# vsim work.testbench 
# Start time: 18:19:35 on Oct 28,2020
# Loading work.testbench
# Loading work.triangle_gen
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'VGA_R'. The port definition is at: hw/triangle_gen/triangle_gen.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_inst File: hw/triangle_gen/triangle_gen_tb.v Line: 10
# ** Note: $finish    : hw/triangle_gen/triangle_gen_tb.v(27)
#    Time: 2000020 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at hw/triangle_gen/triangle_gen_tb.v line 27
# 0 ps
# 2100021 ns
quit -sim
# End time: 18:19:54 on Oct 28,2020, Elapsed time: 0:00:19
# Errors: 0, Warnings: 2
# Compile of nco.v was successful.
# Compile of nco_tb.v was successful.
# Compile of counter.v was successful.
# Compile of counter_tb.v was successful.
# Compile of sin_gen.v was successful.
# Compile of sin_gen_tb.v was successful.
# Compile of triangle_gen.v was successful.
# Compile of triangle_gen_tb.v was successful.
# 8 compiles, 0 failed with no errors.
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:07 on Oct 28,2020
# vlog -reportprogress 300 hw/triangle_gen/triangle_gen.v hw/triangle_gen/triangle_gen_tb.v 
# -- Compiling module triangle_gen
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:21:07 on Oct 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 18:21:07 on Oct 28,2020
# Loading work.testbench
# Loading work.triangle_gen
# ** Note: $finish    : hw/triangle_gen/triangle_gen_tb.v(27)
#    Time: 2000020 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at hw/triangle_gen/triangle_gen_tb.v line 27
# 0 ps
# 2100021 ns
quit -sim
# End time: 18:21:22 on Oct 28,2020, Elapsed time: 0:00:15
# Errors: 0, Warnings: 2
# Compile of nco.v was successful.
# Compile of nco_tb.v was successful.
# Compile of counter.v was successful.
# Compile of counter_tb.v was successful.
# Compile of sin_gen.v was successful.
# Compile of sin_gen_tb.v was successful.
# Compile of triangle_gen.v was successful.
# Compile of triangle_gen_tb.v was successful.
# 8 compiles, 0 failed with no errors.
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:44 on Oct 28,2020
# vlog -reportprogress 300 hw/triangle_gen/triangle_gen.v hw/triangle_gen/triangle_gen_tb.v 
# -- Compiling module triangle_gen
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:21:44 on Oct 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 18:21:44 on Oct 28,2020
# Loading work.testbench
# Loading work.triangle_gen
# ** Note: $finish    : hw/triangle_gen/triangle_gen_tb.v(27)
#    Time: 200000020 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at hw/triangle_gen/triangle_gen_tb.v line 27
# 0 ps
# 210000021 ns
quit -sim
# End time: 18:22:20 on Oct 28,2020, Elapsed time: 0:00:36
# Errors: 0, Warnings: 2
# Compile of nco.v was successful.
# Compile of nco_tb.v was successful.
# Compile of counter.v was successful.
# Compile of counter_tb.v was successful.
# Compile of sin_gen.v was successful.
# Compile of sin_gen_tb.v was successful.
# Compile of triangle_gen.v was successful.
# Compile of triangle_gen_tb.v was successful.
# 8 compiles, 0 failed with no errors.
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:31 on Oct 28,2020
# vlog -reportprogress 300 hw/triangle_gen/triangle_gen.v hw/triangle_gen/triangle_gen_tb.v 
# -- Compiling module triangle_gen
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:22:31 on Oct 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 18:22:31 on Oct 28,2020
# Loading work.testbench
# Loading work.triangle_gen
# ** Note: $finish    : hw/triangle_gen/triangle_gen_tb.v(27)
#    Time: 20000020 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at hw/triangle_gen/triangle_gen_tb.v line 27
# 0 ps
# 21000021 ns
quit -sim
# End time: 18:23:14 on Oct 28,2020, Elapsed time: 0:00:43
# Errors: 0, Warnings: 2
# Compile of nco.v was successful.
# Compile of nco_tb.v was successful.
# Compile of counter.v was successful.
# Compile of counter_tb.v was successful.
# Compile of sin_gen.v was successful.
# Compile of sin_gen_tb.v was successful.
# Compile of triangle_gen.v was successful.
# Compile of triangle_gen_tb.v was successful.
# 8 compiles, 0 failed with no errors.
# Compile of nco.v was successful.
# Compile of nco_tb.v was successful.
# Compile of counter.v was successful.
# Compile of counter_tb.v was successful.
# Compile of sin_gen.v was successful.
# Compile of sin_gen_tb.v was successful.
# Compile of triangle_gen.v was successful.
# Compile of triangle_gen_tb.v was successful.
# 8 compiles, 0 failed with no errors.
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:25:25 on Oct 28,2020
# vlog -reportprogress 300 hw/nco/nco.v hw/nco/nco_tb.v 
# -- Compiling module nco
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:25:25 on Oct 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 18:25:25 on Oct 28,2020
# Loading work.testbench
# Loading work.nco
# ** Warning: (vsim-PLI-3406) Too many digits (2) in data on line 1 of file "hw/nco/sin_table_8bit.hex". (Max is 1.)    : hw/nco/nco.v(18)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/nco_inst
# ** Note: $finish    : hw/nco/nco_tb.v(33)
#    Time: 150000020 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at hw/nco/nco_tb.v line 33
# 0 ps
# 157500021 ns
quit -sim
# End time: 18:26:01 on Oct 28,2020, Elapsed time: 0:00:36
# Errors: 0, Warnings: 4
# Compile of nco.v was successful.
# Compile of nco_tb.v was successful.
# Compile of counter.v was successful.
# Compile of counter_tb.v was successful.
# Compile of sin_gen.v was successful.
# Compile of sin_gen_tb.v was successful.
# Compile of triangle_gen.v was successful.
# Compile of triangle_gen_tb.v was successful.
# 8 compiles, 0 failed with no errors.
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:27:24 on Oct 28,2020
# vlog -reportprogress 300 hw/nco/nco.v hw/nco/nco_tb.v 
# -- Compiling module nco
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:27:24 on Oct 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 18:27:24 on Oct 28,2020
# Loading work.testbench
# Loading work.nco
# ** Note: $finish    : hw/nco/nco_tb.v(33)
#    Time: 150000020 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at hw/nco/nco_tb.v line 33
# 0 ps
# 157500021 ns
quit -sim
# End time: 18:28:22 on Oct 28,2020, Elapsed time: 0:00:58
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:49 on Oct 28,2020
# vlog -reportprogress 300 hw/nco/nco.v hw/nco/nco_tb.v 
# -- Compiling module nco
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:28:49 on Oct 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 18:28:49 on Oct 28,2020
# Loading work.testbench
# Loading work.nco
# ** Note: $finish    : hw/nco/nco_tb.v(33)
#    Time: 150000020 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at hw/nco/nco_tb.v line 33
# 0 ps
# 157500021 ns
quit -sim
# End time: 18:29:36 on Oct 28,2020, Elapsed time: 0:00:47
# Errors: 0, Warnings: 1
# Compile of nco.v was successful.
# Compile of nco_tb.v was successful.
# Compile of counter.v was successful.
# Compile of counter_tb.v was successful.
# Compile of sin_gen.v was successful.
# Compile of sin_gen_tb.v was successful.
# Compile of triangle_gen.v was successful.
# Compile of triangle_gen_tb.v was successful.
# 8 compiles, 0 failed with no errors.
