// Seed: 358995698
module module_0 (
    output wire  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output tri1  id_3
);
  wire id_5;
  assign module_1.type_23 = 0;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    input wand id_2,
    input tri0 id_3,
    output logic id_4,
    output wire id_5,
    input wand id_6,
    input wand id_7,
    input wire id_8,
    output wor id_9,
    output supply1 id_10,
    input tri0 id_11,
    input tri0 id_12,
    input uwire id_13,
    input wire id_14
);
  wand id_16 = 1 - id_1 + 1;
  assign id_16 = 1'b0 == ~id_2;
  module_0 modCall_1 (
      id_9,
      id_12,
      id_14,
      id_5
  );
  wire id_17;
  always id_4 <= 1;
endmodule
