{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 07 05:19:42 2025 " "Info: Processing started: Wed May 07 05:19:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prog_cnt -c prog_cnt " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off prog_cnt -c prog_cnt" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_cnt.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file prog_cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_cnt-arch " "Info: Found design unit 1: prog_cnt-arch" {  } { { "prog_cnt.vhd" "" { Text "C:/Users/gabri/Downloads/tp1Reconfiguraveis/reconfiguraveis/prog_cnt/prog_cnt.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 prog_cnt " "Info: Found entity 1: prog_cnt" {  } { { "prog_cnt.vhd" "" { Text "C:/Users/gabri/Downloads/tp1Reconfiguraveis/reconfiguraveis/prog_cnt/prog_cnt.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "prog_cnt " "Info: Elaborating entity \"prog_cnt\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seq_out prog_cnt.vhd(21) " "Warning (10492): VHDL Process Statement warning at prog_cnt.vhd(21): signal \"seq_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prog_cnt.vhd" "" { Text "C:/Users/gabri/Downloads/tp1Reconfiguraveis/reconfiguraveis/prog_cnt/prog_cnt.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_pc_in prog_cnt.vhd(22) " "Warning (10492): VHDL Process Statement warning at prog_cnt.vhd(22): signal \"new_pc_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prog_cnt.vhd" "" { Text "C:/Users/gabri/Downloads/tp1Reconfiguraveis/reconfiguraveis/prog_cnt/prog_cnt.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "from_stack prog_cnt.vhd(23) " "Warning (10492): VHDL Process Statement warning at prog_cnt.vhd(23): signal \"from_stack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prog_cnt.vhd" "" { Text "C:/Users/gabri/Downloads/tp1Reconfiguraveis/reconfiguraveis/prog_cnt/prog_cnt.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seq_out prog_cnt.vhd(24) " "Warning (10492): VHDL Process Statement warning at prog_cnt.vhd(24): signal \"seq_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prog_cnt.vhd" "" { Text "C:/Users/gabri/Downloads/tp1Reconfiguraveis/reconfiguraveis/prog_cnt/prog_cnt.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Info: Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Info: Implemented 22 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Info: Implemented 44 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 07 05:19:43 2025 " "Info: Processing ended: Wed May 07 05:19:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
