INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/lab4/lab4.srcs/sources_1/new/ALU_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/lab4/lab4.srcs/sim_1/new/TestALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestALU
