WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000002 cycles: 1253023 cumulative IPC: 3.99 (Simulation time: 00 hr 00 min 20 sec)
Warmup complete CPU 0 instructions: 5000002 cycles: 1253023 cumulative IPC: 3.99 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 4832792 heartbeat IPC: 2.069 cumulative IPC: 1.397 (Simulation time: 00 hr 00 min 50 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 3579771 cumulative IPC: 1.397 (Simulation time: 00 hr 00 min 50 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 3579771 cumulative IPC: 1.397 (Simulation time: 00 hr 00 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/bzip2_183B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.397 instructions: 5000002 cycles: 3579771
CPU 0 Branch Prediction Accuracy: 90.08% MPKI: 17.34 Average ROB Occupancy at Mispredict: 38.22
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.043
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 17.3
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      57151 HIT:      45401 MISS:      11750
LLC LOAD         ACCESS:      24598 HIT:      18516 MISS:       6082
LLC RFO          ACCESS:      15612 HIT:       9955 MISS:       5657
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      16896 HIT:      16896 MISS:          0
LLC TRANSLATION  ACCESS:         45 HIT:         34 MISS:         11
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 616.4 cycles
cpu0_DTLB TOTAL        ACCESS:    1226477 HIT:    1198639 MISS:      27838
cpu0_DTLB LOAD         ACCESS:    1226477 HIT:    1198639 MISS:      27838
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.667 cycles
cpu0_ITLB TOTAL        ACCESS:         46 HIT:         46 MISS:          0
cpu0_ITLB LOAD         ACCESS:         46 HIT:         46 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1612735 HIT:    1498800 MISS:     113935
cpu0_L1D LOAD         ACCESS:    1257655 HIT:    1172159 MISS:      85496
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     355032 HIT:     326640 MISS:      28392
cpu0_L1D TRANSLATION  ACCESS:         48 HIT:          1 MISS:         47
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 73.89 cycles
cpu0_L1I TOTAL        ACCESS:         46 HIT:         46 MISS:          0
cpu0_L1I LOAD         ACCESS:         46 HIT:         46 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:      89010 HIT:      48738 MISS:      40272
cpu0_L2C LOAD         ACCESS:      49699 HIT:      25101 MISS:      24598
cpu0_L2C RFO          ACCESS:      18054 HIT:       2442 MISS:      15612
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      21210 HIT:      21193 MISS:         17
cpu0_L2C TRANSLATION  ACCESS:         47 HIT:          2 MISS:         45
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 200.2 cycles
cpu0_STLB TOTAL        ACCESS:      18633 HIT:      18585 MISS:         48
cpu0_STLB LOAD         ACCESS:      18633 HIT:      18585 MISS:         48
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 316.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2204
  ROW_BUFFER_MISS:       9530
 AVG DBUS CONGESTED CYCLE: 3.905
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        126
  FULL:        642
