
---------- Begin Simulation Statistics ----------
host_inst_rate                                 201669                       # Simulator instruction rate (inst/s)
host_mem_usage                                 323144                       # Number of bytes of host memory used
host_seconds                                    99.17                       # Real time elapsed on the host
host_tick_rate                              342080033                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.033925                       # Number of seconds simulated
sim_ticks                                 33925040500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5514580                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 34957.967764                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30314.218365                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5066876                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    15650822000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.081186                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               447704                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            121049                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9902291000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.059235                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          326655                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 62693.925018                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 62000.248478                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1256713                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13636242161                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.147539                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              217505                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            78704                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8605696489                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094152                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         138801                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 46191.896038                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.724014                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           16304                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    753112673                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6988798                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 44026.860973                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 39763.130111                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6323589                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     29287064161                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.095182                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                665209                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             199753                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  18507987489                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066600                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           465456                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996660                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.003108                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.580187                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -3.182814                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6988798                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 44026.860973                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 39763.130111                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6323589                       # number of overall hits
system.cpu.dcache.overall_miss_latency    29287064161                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.095182                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               665209                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            199753                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  18507987489                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066600                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          465456                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384535                       # number of replacements
system.cpu.dcache.sampled_refs                 385559                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1018.998560                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6448094                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501856320000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145162                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13305011                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14367.287600                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11415.128326                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13263568                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      595423500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003115                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41443                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1193                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    459447500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40249                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 329.529640                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13305011                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14367.287600                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11415.128326                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13263568                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       595423500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003115                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41443                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1193                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    459447500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40249                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435710                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.083525                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13305011                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14367.287600                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11415.128326                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13263568                       # number of overall hits
system.cpu.icache.overall_miss_latency      595423500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003115                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41443                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1193                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    459447500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40249                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40019                       # number of replacements
system.cpu.icache.sampled_refs                  40250                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.083525                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13263568                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 54815.010844                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       793611727                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 14478                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    62929                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     59531.545463                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 43878.764083                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          527                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3714887500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.991625                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      62402                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                       3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      2737991000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.991578                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 62399                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     362880                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       59178.639734                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  43436.487677                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         240007                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7271457000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.338605                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       122873                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       258                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5325921500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.337891                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  122614                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   82615                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    59261.568722                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 43571.457968                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          4895894500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     82615                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3599656000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                82615                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145162                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145162                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.249672                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425809                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        59297.501012                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   43585.653441                       # average overall mshr miss latency
system.l2.demand_hits                          240534                       # number of demand (read+write) hits
system.l2.demand_miss_latency             10986344500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.435113                       # miss rate for demand accesses
system.l2.demand_misses                        185275                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        261                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8063912500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.434498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   185013                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.358835                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.282118                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5879.154456                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4622.213624                       # Average occupied blocks per context
system.l2.overall_accesses                     425809                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       59297.501012                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  44400.620715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         240534                       # number of overall hits
system.l2.overall_miss_latency            10986344500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.435113                       # miss rate for overall accesses
system.l2.overall_misses                       185275                       # number of overall misses
system.l2.overall_mshr_hits                       261                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        8857524227                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.468499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  199491                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.374914                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          5428                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         7050                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        22632                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            14929                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          653                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         144819                       # number of replacements
system.l2.sampled_refs                         155616                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10501.368080                       # Cycle average of tags in use
system.l2.total_refs                           350085                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            63393                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44651750                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2489346                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3305466                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       298790                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3300976                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3888675                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         170261                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       323638                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17206944                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.618412                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.514228                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12943579     75.22%     75.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2104780     12.23%     87.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       803492      4.67%     92.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       422937      2.46%     94.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       255849      1.49%     96.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       145863      0.85%     96.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       129045      0.75%     97.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        77761      0.45%     98.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       323638      1.88%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17206944                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       298597                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13339264                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.319833                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.319833                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4585362                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          198                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       406596                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28342870                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7297448                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5226749                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2011125                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          594                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        97384                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4756518                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4601016                       # DTB hits
system.switch_cpus_1.dtb.data_misses           155502                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3848468                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3697377                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           151091                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        908050                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            903639                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4411                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3888675                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3252407                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8823414                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        78430                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29864651                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        548160                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.167627                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3252407                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2659607                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.287362                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19218069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.553988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.759876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13647126     71.01%     71.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         480971      2.50%     73.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         293466      1.53%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         470109      2.45%     77.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1358973      7.07%     84.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         261040      1.36%     85.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         256965      1.34%     87.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         491813      2.56%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1957606     10.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19218069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               3980261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2077760                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1557623                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.665175                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4757505                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           908050                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12856151                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14765100                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.734795                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9446632                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.636473                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14984088                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       346992                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2788275                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5773789                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       405824                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1849030                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24734445                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3849455                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       418172                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15430944                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       122559                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         5706                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2011125                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       159837                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       286455                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       111594                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          253                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        19503                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3414552                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1087696                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        19503                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        62530                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       284462                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.431066                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.431066                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10365257     65.40%     65.40% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        45466      0.29%     65.69% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.69% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       230524      1.45%     67.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7170      0.05%     67.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       204013      1.29%     68.47% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19622      0.12%     68.60% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64811      0.41%     69.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3985904     25.15%     94.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       926350      5.84%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15849117                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       150793                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009514                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        23634     15.67%     15.67% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     15.67% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     15.67% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           79      0.05%     15.73% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     15.73% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt           17      0.01%     15.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            1      0.00%     15.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        74208     49.21%     64.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     64.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        49699     32.96%     97.91% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         3155      2.09%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19218069                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.824699                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.360159                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12091937     62.92%     62.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2951845     15.36%     78.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1709255      8.89%     87.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1142571      5.95%     93.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       794635      4.13%     97.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       326213      1.70%     98.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       175976      0.92%     99.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        19508      0.10%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         6129      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19218069                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.683201                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23176822                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15849117                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     12897708                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        29957                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11396202                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3252471                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3252407                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2450013                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       867719                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5773789                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1849030                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23198330                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3813514                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       329237                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7611929                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       407999                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        16427                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35167409                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27377352                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20271475                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      5008378                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2011125                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       773122                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12266868                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1917263                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 93032                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
