 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  num_global_nets	  num_routed_nets	 
 timing/k6_N10_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_ideal_--route_chan_width_60	  0.28	  vpr	  56.10 MiB	  	  -1	  -1	  0.05	  20076	  1	  0.00	  -1	  -1	  32876	  -1	  -1	  1	  2	  -1	  -1	  success	  v8.0.0-6989-g4a9293e1e-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T01:37:29	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  57444	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  17.5 MiB	  0.00	  4	  56.1 MiB	  0.00	  0.00	  0.571526	  -0.946421	  -0.571526	  0.571526	  0.00	  7.472e-06	  4.444e-06	  5.2255e-05	  3.5357e-05	  -1	  2	  2	  53894	  53894	  12370.0	  1374.45	  0.00	  0.000150639	  0.000101445	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  1	  2	 
 timing/k6_N10_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_route_--route_chan_width_60	  0.26	  vpr	  56.07 MiB	  	  -1	  -1	  0.05	  20348	  1	  0.00	  -1	  -1	  33116	  -1	  -1	  1	  2	  -1	  -1	  success	  v8.0.0-6989-g4a9293e1e-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T01:37:29	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  57412	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  17.5 MiB	  0.00	  6	  56.1 MiB	  0.00	  0.00	  0.526189	  -0.94819	  -0.526189	  0.526189	  0.00	  7.373e-06	  4.228e-06	  5.4128e-05	  3.6541e-05	  -1	  8	  3	  53894	  53894	  14028.3	  1558.70	  0.00	  0.000159415	  0.000108151	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0	  3	 
 timing/k6_N10_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_ideal_--route_chan_width_60	  20.62	  yosys	  204.34 MiB	  	  -1	  -1	  16.70	  209240	  2	  1.15	  -1	  -1	  59832	  -1	  -1	  155	  5	  -1	  -1	  success	  v8.0.0-6989-g4a9293e1e-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T01:37:29	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  59280	  5	  156	  191	  347	  1	  163	  316	  15	  15	  225	  clb	  auto	  19.6 MiB	  0.02	  22	  57.9 MiB	  0.07	  0.00	  1.10153	  -11.3996	  -1.10153	  1.10153	  0.01	  0.000146864	  0.000131212	  0.011265	  0.0101019	  -1	  38	  5	  9.10809e+06	  8.35357e+06	  828754.	  3683.35	  0.00	  0.0144781	  0.0131086	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  154	  9	 
 timing/k6_N10_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_route_--route_chan_width_60	  20.82	  yosys	  204.26 MiB	  	  -1	  -1	  16.55	  209160	  2	  1.15	  -1	  -1	  59996	  -1	  -1	  155	  5	  -1	  -1	  success	  v8.0.0-6989-g4a9293e1e-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T01:37:29	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  59440	  5	  156	  191	  347	  1	  163	  316	  15	  15	  225	  clb	  auto	  19.8 MiB	  0.02	  25	  58.0 MiB	  0.08	  0.00	  1.12309	  -11.8205	  -1.12309	  1.12309	  0.01	  0.000159954	  0.000141912	  0.0122901	  0.011012	  -1	  48	  4	  9.10809e+06	  8.35357e+06	  858153.	  3814.01	  0.00	  0.0153796	  0.0139115	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  153	  10	 
 timing/k6_N10_mem32K_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_ideal_--route_chan_width_60	  0.34	  vpr	  60.93 MiB	  	  -1	  -1	  0.06	  20324	  1	  0.00	  -1	  -1	  33212	  -1	  -1	  1	  2	  0	  0	  success	  v8.0.0-6989-g4a9293e1e-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T01:37:29	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  62388	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  22.2 MiB	  0.00	  4	  60.9 MiB	  0.01	  0.00	  0.571526	  -0.946421	  -0.571526	  0.571526	  0.00	  2.0228e-05	  1.4173e-05	  7.1706e-05	  4.9857e-05	  -1	  2	  2	  53894	  53894	  12370.0	  1374.45	  0.00	  0.000190797	  0.00013594	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  1	  2	 
 timing/k6_N10_mem32K_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_route_--route_chan_width_60	  0.27	  vpr	  61.09 MiB	  	  -1	  -1	  0.06	  20372	  1	  0.01	  -1	  -1	  33044	  -1	  -1	  1	  2	  0	  0	  success	  v8.0.0-6989-g4a9293e1e-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T01:37:29	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  62556	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  22.4 MiB	  0.00	  6	  61.1 MiB	  0.00	  0.00	  0.526189	  -0.94819	  -0.526189	  0.526189	  0.00	  7.855e-06	  4.642e-06	  5.7063e-05	  3.8267e-05	  -1	  8	  3	  53894	  53894	  14028.3	  1558.70	  0.00	  0.000173245	  0.000119981	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0	  3	 
 timing/k6_N10_mem32K_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_ideal_--route_chan_width_60	  5.31	  vpr	  69.03 MiB	  	  -1	  -1	  0.84	  29148	  2	  0.11	  -1	  -1	  37560	  -1	  -1	  32	  311	  15	  0	  success	  v8.0.0-6989-g4a9293e1e-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T01:37:29	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  70688	  311	  156	  972	  1128	  1	  953	  514	  28	  28	  784	  memory	  auto	  30.9 MiB	  0.40	  8912	  69.0 MiB	  0.82	  0.02	  4.4435	  -4133.58	  -4.4435	  4.4435	  0.14	  0.00289443	  0.00248922	  0.296854	  0.253031	  -1	  13294	  11	  4.25198e+07	  9.94461e+06	  2.96205e+06	  3778.13	  1.02	  0.4114	  0.359724	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  15	  938	 
 timing/k6_N10_mem32K_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_route_--route_chan_width_60	  5.65	  vpr	  69.32 MiB	  	  -1	  -1	  0.83	  29208	  2	  0.10	  -1	  -1	  37556	  -1	  -1	  32	  311	  15	  0	  success	  v8.0.0-6989-g4a9293e1e-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T01:37:29	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  70980	  311	  156	  972	  1128	  1	  953	  514	  28	  28	  784	  memory	  auto	  31.2 MiB	  0.39	  9335	  69.3 MiB	  0.87	  0.03	  4.01406	  -3152.9	  -4.01406	  4.01406	  0.18	  0.00283395	  0.00242386	  0.302074	  0.260062	  -1	  14070	  16	  4.25198e+07	  9.94461e+06	  3.02951e+06	  3864.17	  1.19	  0.45079	  0.397878	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  14	  939	 
