Project Information        c:\univer\circuits\pma_schemlab5\pma_schem5\mux.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 12/02/2009 02:29:48

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

mux       EPF6010ATC100-1  26       24       0       24          2  %

User Pins:                 26       24       0  



Project Information        c:\univer\circuits\pma_schemlab5\pma_schem5\mux.rpt

** PROJECT COMPILATION MESSAGES **

Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"
Warning: No superset bus at connection -- "DD[00..23]"


Project Information        c:\univer\circuits\pma_schemlab5\pma_schem5\mux.rpt

** FILE HIERARCHY **



|muxi:1|
|muxi:31|
|muxi:30|
|muxi:29|
|muxi:28|
|muxi:27|
|muxi:23|
|muxi:15|
|muxi:14|
|muxi:13|
|muxi:12|
|muxi:11|
|muxi:22|
|muxi:21|
|muxi:20|
|muxi:19|
|muxi:18|
|muxi:17|
|muxi:26|
|muxi:25|
|muxi:24|
|muxi:16|
|muxi:4|
|muxi:10|


Device-Specific Information:c:\univer\circuits\pma_schemlab5\pma_schem5\mux.rpt
mux

***** Logic for device 'mux' compiled without errors.




Device: EPF6010ATC100-1

FLEX 6000 Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    Enable JTAG Support                        = OFF

                                                                   
                                                                   
                R R       R R R R R R               R R R R R   R  
                E E       E E E E E E               E E E E E   E  
                S S       S S S S S S       ^       S S S S S   S  
                E E       E E E E E E ^     D       E E E E E   E  
                R R D D D R R R R R R D     A D D D R R R R R D R  
                V V D D D V V V V V V C V G T D D D V V V V V D V  
                E E 0 0 1 E E E E E E L C N A 1 1 1 E E E E E 2 E  
                D D 2 1 4 D D D D D D K C D 0 1 2 3 D D D D D 3 D  
              ----------------------------------------------------_ 
             / 100  98  96  94  92  90  88  86  84  82  80  78  76   |_ 
            /     99  97  95  93  91  89  87  85  83  81  79  77    | 
  RESERVED |  1                                                    75 | RESERVED 
  RESERVED |  2                                                    74 | RESERVED 
      N.C. |  3                                                    73 | D23 
      ^nCE |  4                                                    72 | ^CONF_DONE 
       GND |  5                                                    71 | VCC 
       VCC |  6                                                    70 | GND 
      N.C. |  7                                                    69 | RESERVED 
      DD22 |  8                                                    68 | N.C. 
      DD21 |  9                                                    67 | D22 
     &DD20 | 10                                                    66 | D21 
      DD19 | 11                                                    65 | D20 
      DD08 | 12                                                    64 | D19 
      DD03 | 13                  EPF6010ATC100-1                   63 | per 
      DD18 | 14                                                    62 | DI 
      DD17 | 15                                                    61 | D18 
      DD16 | 16                                                    60 | D17 
      DD15 | 17                                                    59 | D16 
  RESERVED | 18                                                    58 | D15 
      N.C. | 19                                                    57 | D14 
       GND | 20                                                    56 | N.C. 
       VCC | 21                                                    55 | N.C. 
     ^MSEL | 22                                                    54 | VCC 
  RESERVED | 23                                                    53 | GND 
      DD09 | 24                                                    52 | N.C. 
      DD07 | 25                                                    51 | &D13 
           |      27  29  31  33  35  37  39  41  43  45  47  49  _| 
            \   26  28  30  32  34  36  38  40  42  44  46  48  50   | 
             \----------------------------------------------------- 
                D D D D D R R R D D ^ G V ^ D D D D D D D D D D D  
                D D D D D E E E 0 0 n N C n 0 0 0 0 0 0 0 0 1 1 1  
                0 0 0 0 1 S S S 0 1 C D C S 2 3 4 5 6 7 8 9 0 1 2  
                6 5 4 0 0 E E E     O     T                        
                          R R R     N     A                        
                          V V V     F     T                        
                          E E E     I     U                        
                          D D D     G     S                        
                                                                   
                                                                   


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:c:\univer\circuits\pma_schemlab5\pma_schem5\mux.rpt
mux

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect                  Sync.   Sync.   Left External  Right External  Borrowed LC1
Block   Logic Cells  Driven       Driven       Clocks  Clears   Clear   Load    Interconnect   Interconnect    Inputs
A22      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4
B22      4/10( 40%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      3/22( 13%)    2/22(  9%)      0/4
C12      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      1/22(  4%)    1/22(  4%)      0/4
C22      4/10( 40%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      3/22( 13%)    2/22(  9%)      0/4
D1       2/10( 20%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
D12      6/10( 60%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      6/22( 27%)    1/22(  4%)      0/4
D14      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4
D16      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4
D22      4/10( 40%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      3/22( 13%)    2/22(  9%)      0/4


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            46/67     ( 68%)
Total logic cells used:                         24/880    (  2%)
Average fan-in:                                 2.00/4    ( 50%)
Total fan-in:                                  48/3520    (  1%)

Total input pins required:                      26
Total output pins required:                     24
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                     24
Total flipflops required:                        0
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0

Synthesized logic cells:                         0/ 880   (  0%)

Logic Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  Total
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   1      1
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   4      4
 C:      0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   4      5
 D:      2   0   0   0   0   0   0   0   0   0   0   6   0   1   0   1   0   0   0   0   0   4     14

Total:   2   0   0   0   0   0   0   0   0   0   0   7   0   1   0   1   0   0   0   0   0  13     24



Device-Specific Information:c:\univer\circuits\pma_schemlab5\pma_schem5\mux.rpt
mux

** INPUTS **

                                               Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  29      -    -    02      INPUT               0    0    0    1  DD00
  97      -    -    02      INPUT               0    0    0    1  DD01
  98      -    -    01      INPUT               0    0    0    1  DD02
  13      -    -    --      INPUT               0    0    0    1  DD03
  28      -    D    --      INPUT               0    0    0    1  DD04
  27      -    D    --      INPUT               0    0    0    1  DD05
  26      -    D    --      INPUT               0    0    0    1  DD06
  25      -    D    --      INPUT               0    0    0    1  DD07
  12      -    -    --      INPUT               0    0    0    1  DD08
  24      -    D    --      INPUT               0    0    0    1  DD09
  30      -    -    03      INPUT               0    0    0    1  DD10
  85      -    -    13      INPUT               0    0    0    1  DD11
  84      -    -    14      INPUT               0    0    0    1  DD12
  83      -    -    16      INPUT               0    0    0    1  DD13
  96      -    -    04      INPUT               0    0    0    1  DD14
  17      -    C    --      INPUT               0    0    0    1  DD15
  16      -    C    --      INPUT               0    0    0    1  DD16
  15      -    C    --      INPUT               0    0    0    1  DD17
  14      -    C    --      INPUT               0    0    0    1  DD18
  11      -    B    --      INPUT               0    0    0    1  DD19
  10      -    B    --      INPUT               0    0    0    1  DD20
   9      -    B    --      INPUT               0    0    0    1  DD21
   8      -    B    --      INPUT               0    0    0    1  DD22
  77      -    A    --      INPUT               0    0    0    1  DD23
  62      -    -    --      INPUT               0    0    0   24  DI
  63      -    -    --      INPUT               0    0    0    0  per


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell


Device-Specific Information:c:\univer\circuits\pma_schemlab5\pma_schem5\mux.rpt
mux

** OUTPUTS **

       Fed By                                  Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  34      -    -    09        TRI               0    1    0    0  D00
  35      -    -    10        TRI               0    1    0    0  D01
  40      -    -    12        TRI           $   0    1    0    0  D02
  41      -    -    13        TRI               0    1    0    0  D03
  42      -    -    15        TRI               0    1    0    0  D04
  43      -    -    16        TRI               0    1    0    0  D05
  44      -    -    17        TRI               0    1    0    0  D06
  45      -    -    18        TRI               0    1    0    0  D07
  46      -    -    19        TRI               0    1    0    0  D08
  47      -    -    21        TRI               0    1    0    0  D09
  48      -    -    22        TRI               0    1    0    0  D10
  49      -    D    --        TRI               0    1    0    0  D11
  50      -    D    --        TRI           $   0    1    0    0  D12
  51      -    D    --        TRI               0    1    0    0  D13
  57      -    C    --        TRI               0    1    0    0  D14
  58      -    C    --        TRI           $   0    1    0    0  D15
  59      -    C    --        TRI           $   0    1    0    0  D16
  60      -    C    --        TRI           $   0    1    0    0  D17
  61      -    C    --        TRI           $   0    1    0    0  D18
  64      -    B    --        TRI           $   0    1    0    0  D19
  65      -    B    --        TRI           $   0    1    0    0  D20
  66      -    B    --        TRI           $   0    1    0    0  D21
  67      -    B    --        TRI           $   0    1    0    0  D22
  73      -    A    --        TRI           $   0    1    0    0  D23


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell


Device-Specific Information:c:\univer\circuits\pma_schemlab5\pma_schem5\mux.rpt
mux

** BURIED LOGIC **

                                               Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      2    D    01       AND2              2    0    1    0  |muxi:1|:8
   -      1    D    01       AND2              2    0    1    0  |muxi:4|:8
   -      6    D    12       AND2              2    0    1    0  |muxi:10|:8
   -      5    D    12       AND2              2    0    1    0  |muxi:11|:8
   -      3    D    22       AND2              2    0    1    0  |muxi:12|:8
   -      4    D    12       AND2              2    0    1    0  |muxi:13|:8
   -      2    D    22       AND2              2    0    1    0  |muxi:14|:8
   -      3    D    12       AND2              2    0    1    0  |muxi:15|:8
   -      1    D    22       AND2              2    0    1    0  |muxi:16|:8
   -      2    D    12       AND2              2    0    1    0  |muxi:17|:8
   -      1    D    12       AND2              2    0    1    0  |muxi:18|:8
   -      2    D    14       AND2              2    0    1    0  |muxi:19|:8
   -      4    D    22       AND2              2    0    1    0  |muxi:20|:8
   -      2    D    16       AND2              2    0    1    0  |muxi:21|:8
   -      2    C    12       AND2              2    0    1    0  |muxi:22|:8
   -      4    C    22       AND2              2    0    1    0  |muxi:23|:8
   -      3    C    22       AND2              2    0    1    0  |muxi:24|:8
   -      2    C    22       AND2              2    0    1    0  |muxi:25|:8
   -      1    C    22       AND2              2    0    1    0  |muxi:26|:8
   -      4    B    22       AND2              2    0    1    0  |muxi:27|:8
   -      3    B    22       AND2              2    0    1    0  |muxi:28|:8
   -      2    B    22       AND2              2    0    1    0  |muxi:29|:8
   -      1    B    22       AND2              2    0    1    0  |muxi:30|:8
   -      1    A    22       AND2              2    0    1    0  |muxi:31|:8


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
p = Packed register


Device-Specific Information:c:\univer\circuits\pma_schemlab5\pma_schem5\mux.rpt
mux

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       0/ 96(  0%)     0/ 48(  0%)     1/ 48(  2%)    1/20(  5%)      1/20(  5%)     0/20(  0%)
B:       4/ 96(  4%)     0/ 48(  0%)     0/ 48(  0%)    4/20( 20%)      4/20( 20%)     0/20(  0%)
C:       5/ 96(  5%)     1/ 48(  2%)     0/ 48(  0%)    4/20( 20%)      5/20( 25%)     0/20(  0%)
D:       4/ 96(  4%)     9/ 48( 18%)    11/ 48( 22%)    5/20( 25%)      3/20( 15%)     0/20(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      1/20(  5%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
02:      2/20( 10%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
03:      1/20(  5%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
04:      1/20(  5%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
05:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
10:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
11:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
13:      1/20(  5%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
14:      1/20(  5%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
15:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
16:      1/20(  5%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
17:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
18:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
19:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
20:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
22:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)


Device-Specific Information:c:\univer\circuits\pma_schemlab5\pma_schem5\mux.rpt
mux

** EQUATIONS **

DD00     : INPUT;
DD01     : INPUT;
DD02     : INPUT;
DD03     : INPUT;
DD04     : INPUT;
DD05     : INPUT;
DD06     : INPUT;
DD07     : INPUT;
DD08     : INPUT;
DD09     : INPUT;
DD10     : INPUT;
DD11     : INPUT;
DD12     : INPUT;
DD13     : INPUT;
DD14     : INPUT;
DD15     : INPUT;
DD16     : INPUT;
DD17     : INPUT;
DD18     : INPUT;
DD19     : INPUT;
DD20     : INPUT;
DD21     : INPUT;
DD22     : INPUT;
DD23     : INPUT;
DI       : INPUT;
per      : INPUT;

-- Node name is 'D00' 
-- Equation name is 'D00', type is output 
D00      = TRI(_LC2_D1,  per);

-- Node name is 'D01' 
-- Equation name is 'D01', type is output 
D01      = TRI(_LC1_D1,  per);

-- Node name is 'D02' 
-- Equation name is 'D02', type is output 
D02      = TRI(_LC6_D12,  per);

-- Node name is 'D03' 
-- Equation name is 'D03', type is output 
D03      = TRI(_LC5_D12,  per);

-- Node name is 'D04' 
-- Equation name is 'D04', type is output 
D04      = TRI(_LC3_D22,  per);

-- Node name is 'D05' 
-- Equation name is 'D05', type is output 
D05      = TRI(_LC4_D12,  per);

-- Node name is 'D06' 
-- Equation name is 'D06', type is output 
D06      = TRI(_LC2_D22,  per);

-- Node name is 'D07' 
-- Equation name is 'D07', type is output 
D07      = TRI(_LC3_D12,  per);

-- Node name is 'D08' 
-- Equation name is 'D08', type is output 
D08      = TRI(_LC1_D22,  per);

-- Node name is 'D09' 
-- Equation name is 'D09', type is output 
D09      = TRI(_LC2_D12,  per);

-- Node name is 'D10' 
-- Equation name is 'D10', type is output 
D10      = TRI(_LC1_D12,  per);

-- Node name is 'D11' 
-- Equation name is 'D11', type is output 
D11      = TRI(_LC2_D14,  per);

-- Node name is 'D12' 
-- Equation name is 'D12', type is output 
D12      = TRI(_LC4_D22,  per);

-- Node name is 'D13' 
-- Equation name is 'D13', type is output 
D13      = TRI(_LC2_D16,  per);

-- Node name is 'D14' 
-- Equation name is 'D14', type is output 
D14      = TRI(_LC2_C12,  per);

-- Node name is 'D15' 
-- Equation name is 'D15', type is output 
D15      = TRI(_LC4_C22,  per);

-- Node name is 'D16' 
-- Equation name is 'D16', type is output 
D16      = TRI(_LC3_C22,  per);

-- Node name is 'D17' 
-- Equation name is 'D17', type is output 
D17      = TRI(_LC2_C22,  per);

-- Node name is 'D18' 
-- Equation name is 'D18', type is output 
D18      = TRI(_LC1_C22,  per);

-- Node name is 'D19' 
-- Equation name is 'D19', type is output 
D19      = TRI(_LC4_B22,  per);

-- Node name is 'D20' 
-- Equation name is 'D20', type is output 
D20      = TRI(_LC3_B22,  per);

-- Node name is 'D21' 
-- Equation name is 'D21', type is output 
D21      = TRI(_LC2_B22,  per);

-- Node name is 'D22' 
-- Equation name is 'D22', type is output 
D22      = TRI(_LC1_B22,  per);

-- Node name is 'D23' 
-- Equation name is 'D23', type is output 
D23      = TRI(_LC1_A22,  per);

-- Node name is '|muxi:1|:8' 
-- Equation name is '_LC2_D1', type is buried 
_LC2_D1  = LCELL( _EQ001);
  _EQ001 =  DD00 &  DI;

-- Node name is '|muxi:4|:8' 
-- Equation name is '_LC1_D1', type is buried 
_LC1_D1  = LCELL( _EQ002);
  _EQ002 =  DD01 &  DI;

-- Node name is '|muxi:10|:8' 
-- Equation name is '_LC6_D12', type is buried 
_LC6_D12 = LCELL( _EQ003);
  _EQ003 =  DD02 &  DI;

-- Node name is '|muxi:11|:8' 
-- Equation name is '_LC5_D12', type is buried 
_LC5_D12 = LCELL( _EQ004);
  _EQ004 =  DD03 &  DI;

-- Node name is '|muxi:12|:8' 
-- Equation name is '_LC3_D22', type is buried 
_LC3_D22 = LCELL( _EQ005);
  _EQ005 =  DD04 &  DI;

-- Node name is '|muxi:13|:8' 
-- Equation name is '_LC4_D12', type is buried 
_LC4_D12 = LCELL( _EQ006);
  _EQ006 =  DD05 &  DI;

-- Node name is '|muxi:14|:8' 
-- Equation name is '_LC2_D22', type is buried 
_LC2_D22 = LCELL( _EQ007);
  _EQ007 =  DD06 &  DI;

-- Node name is '|muxi:15|:8' 
-- Equation name is '_LC3_D12', type is buried 
_LC3_D12 = LCELL( _EQ008);
  _EQ008 =  DD07 &  DI;

-- Node name is '|muxi:16|:8' 
-- Equation name is '_LC1_D22', type is buried 
_LC1_D22 = LCELL( _EQ009);
  _EQ009 =  DD08 &  DI;

-- Node name is '|muxi:17|:8' 
-- Equation name is '_LC2_D12', type is buried 
_LC2_D12 = LCELL( _EQ010);
  _EQ010 =  DD09 &  DI;

-- Node name is '|muxi:18|:8' 
-- Equation name is '_LC1_D12', type is buried 
_LC1_D12 = LCELL( _EQ011);
  _EQ011 =  DD10 &  DI;

-- Node name is '|muxi:19|:8' 
-- Equation name is '_LC2_D14', type is buried 
_LC2_D14 = LCELL( _EQ012);
  _EQ012 =  DD11 &  DI;

-- Node name is '|muxi:20|:8' 
-- Equation name is '_LC4_D22', type is buried 
_LC4_D22 = LCELL( _EQ013);
  _EQ013 =  DD12 &  DI;

-- Node name is '|muxi:21|:8' 
-- Equation name is '_LC2_D16', type is buried 
_LC2_D16 = LCELL( _EQ014);
  _EQ014 =  DD13 &  DI;

-- Node name is '|muxi:22|:8' 
-- Equation name is '_LC2_C12', type is buried 
_LC2_C12 = LCELL( _EQ015);
  _EQ015 =  DD14 &  DI;

-- Node name is '|muxi:23|:8' 
-- Equation name is '_LC4_C22', type is buried 
_LC4_C22 = LCELL( _EQ016);
  _EQ016 =  DD15 &  DI;

-- Node name is '|muxi:24|:8' 
-- Equation name is '_LC3_C22', type is buried 
_LC3_C22 = LCELL( _EQ017);
  _EQ017 =  DD16 &  DI;

-- Node name is '|muxi:25|:8' 
-- Equation name is '_LC2_C22', type is buried 
_LC2_C22 = LCELL( _EQ018);
  _EQ018 =  DD17 &  DI;

-- Node name is '|muxi:26|:8' 
-- Equation name is '_LC1_C22', type is buried 
_LC1_C22 = LCELL( _EQ019);
  _EQ019 =  DD18 &  DI;

-- Node name is '|muxi:27|:8' 
-- Equation name is '_LC4_B22', type is buried 
_LC4_B22 = LCELL( _EQ020);
  _EQ020 =  DD19 &  DI;

-- Node name is '|muxi:28|:8' 
-- Equation name is '_LC3_B22', type is buried 
_LC3_B22 = LCELL( _EQ021);
  _EQ021 =  DD20 &  DI;

-- Node name is '|muxi:29|:8' 
-- Equation name is '_LC2_B22', type is buried 
_LC2_B22 = LCELL( _EQ022);
  _EQ022 =  DD21 &  DI;

-- Node name is '|muxi:30|:8' 
-- Equation name is '_LC1_B22', type is buried 
_LC1_B22 = LCELL( _EQ023);
  _EQ023 =  DD22 &  DI;

-- Node name is '|muxi:31|:8' 
-- Equation name is '_LC1_A22', type is buried 
_LC1_A22 = LCELL( _EQ024);
  _EQ024 =  DD23 &  DI;



Project Information        c:\univer\circuits\pma_schemlab5\pma_schem5\mux.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX6000' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 15,707K
