Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Feb 13 13:14:57 2025
| Host         : dell running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu19eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  2113 |
|    Minimum number of control sets                        |  2113 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2354 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  2113 |
| >= 0 to < 4        |   513 |
| >= 4 to < 6        |   294 |
| >= 6 to < 8        |   258 |
| >= 8 to < 10       |   339 |
| >= 10 to < 12      |    26 |
| >= 12 to < 14      |    37 |
| >= 14 to < 16      |    10 |
| >= 16              |   636 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           21686 |         3998 |
| No           | No                    | Yes                    |             373 |          123 |
| No           | Yes                   | No                     |            7717 |         2300 |
| Yes          | No                    | No                     |           20418 |         3422 |
| Yes          | No                    | Yes                    |            5911 |          929 |
| Yes          | Yes                   | No                     |           12961 |         2432 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                          Clock Signal                         |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                               | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/state                                                                                                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/E[0]                                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/E[0]                                                                                                                                                                                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[5]                                                                                                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdcs10[27]                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdcs10[27]                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdcs10[27]                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[1]_0[0]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/state                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state                                                                                                                                                                             | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                             | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/state                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/state                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[resp][1]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/b_push                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/state                                                                                                                                                                               | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/state                                                                                                                                                                               | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winRead_reg_1[0]                                                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/b_reg/state                                                                                                                                                                               | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/state                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/state                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/state                                                                                                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                    | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                    | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                     | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]                                                                                                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/b_reg/state                                                                                                                                                                               | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                               | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_0                                                                                                                                                                            | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                             | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/user_fsm[4]_i_1_n_0                                                                                                                                                                        | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                             | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[1][0][1][3][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][3][2][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][2][3][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/state                                                                                                                                                                               | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/state                                                                                                                                                                               | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_addr_strobe_lvl_riuclk_reg0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                               | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Addr_Strobe                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[271]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdcs10[27]                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                     | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_1[0]                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_1[0]                                                                                     | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_aw_chan/i_axi_burst_splitter_counters/i_idq/gen_data_ffs[1].linked_data_q[1][free]_i_1_n_0              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/s_ready_i_reg[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_div_sync_r[1]                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/E[0]                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_0[0]                                                                                     | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_aw_chan/i_axi_burst_splitter_counters/i_idq/gen_ht_ffs[1].head_tail_q[1][id][0]_i_1__0_n_0              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_aw_chan/i_axi_burst_splitter_counters/i_idq/head_tail_d                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_aw_chan/i_axi_burst_splitter_counters/i_idq/E[0]                                                        | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_aw_chan/i_axi_burst_splitter_counters/i_idq/linked_data_d                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cs_mask_int[1]_i_1_n_0                                                                                                                                                                   | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cs_mask_int                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/axi_mst_rsp_r_valid_2[0]             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                         | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[2]_i_1_n_0                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/state_reg[1][0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_1[0]                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                     | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdcs10[27]                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/gen_one_d.i_stream_fifo_jobs_oned/fifo_i/mem_q[7][opt][beo][decouple_rw]_i_1_n_0                                                                                                    | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                     | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[1][0]                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_1[0]                                                                                      | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/mem_q_reg[0][id][0]                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/E[0]                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/i_r_dp_req/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q0                                                                                                             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push134_out                                                                                                                      | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/E[0]                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0[0]                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_err_slv/i_w_fifo/status_cnt_q[1]_i_1__0_n_0                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_err_slv/i_b_fifo/status_cnt_n                                                                                              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[63]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_b_mux/E[0]                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/fifoaddr                                                                                                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/fifoaddr                                                                                                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_b_mux/axi_slv_req_aw_id[0][0]                                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_b_mux/status_cnt_q_reg[1][0]                                                    | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_split/E[0]                                                                                                                                                         | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0                     | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/i_ar_fall_through_register/i_fifo/i_fifo_v3/status_cnt_q[1]_i_1__11_n_0                                                                                              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                                                   | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/reset                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/i_r_dp_req/gen_fifo.i_stream_fifo/fifo_i/axi_mst_rsp_r_valid[0]                                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_r_aw_coupler.i_idma_channel_coupler/i_fall_through_register_decouple_aw_valid/i_fifo/i_fifo_v3/aw_to_send_q_reg[0][0]                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                         | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[2]_i_1_n_0                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[2]_i_1_n_0                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_cdc_v_0/inst/i_axi_cdc_sv/i_axi_cdc/i_axi_cdc_src/i_cdc_fifo_gray_src_ar/gen_sync[1].i_sync/E[0]                                                                                                                                          | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/axi_mst_rsp_r_valid_4[0]             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_err_slv/i_r_fifo/status_cnt_n                                                                                              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_bg[1]_i_1_n_0                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_r_aw_coupler.i_idma_channel_coupler/i_aw_store/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q0                                                                     | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winWrite_reg_7                                                                                                                                                                           | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/axi_mst_rsp_r_valid_5[0]             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/head_tail_d                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[4]                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_wsplitter.accum_bresp                                                                                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/areset_reg[0]                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[1]                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdcs10[27]                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdcs10[27]                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/linked_data_d                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.rgen_thread_loop[0].r_active_cnt[0][1]_i_1_n_0                                                                                                                                  | design_1_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdcs10[27]                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/zq_rank[1]_i_1_n_0                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg[0]                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdcs10[27]                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/axi_mst_rsp_r_valid_6[0]             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdcs10[27]                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/gen_cnt[1].i_cnt/i_counter/axi_slv_req_ar_id[0]_0[0]              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_cdc_v_0/inst/i_axi_cdc_sv/i_axi_cdc/i_axi_cdc_src/i_cdc_fifo_gray_src_w/gen_sync[1].i_sync/E[0]                                                                                                                                           | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/gen_cnt[1].i_cnt/i_counter/state_q_reg_1[0]                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rdcs10[27]                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_cdc_v_0/inst/i_axi_cdc_sv/i_axi_cdc/i_axi_cdc_src/i_cdc_fifo_gray_dst_b/i_spill_register/spill_register_flushable_i/E[0]                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdcs10[27]                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[2]_i_1_n_0                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[1]_0[0]                                                                                     | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[1]_1[0]                                                                                     | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_1[0]                                                                                      | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg                                                                                                            |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/wrCAS                                                                                                                                                                                    | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_r_aw_coupler.i_idma_channel_coupler/i_fall_through_register_decouple_aw_valid/i_fifo/i_fifo_v3/status_cnt_q[1]_i_1__7_n_0                                        | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[2]_i_1_n_0                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[2]_i_1_n_0                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/system_ila_1/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.wgen_thread_loop[0].w_active_cnt[0][1]_i_1_n_0                                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_atop_filter/r_resp_cmd/axi_slv_req_r_ready_0[0]                                                                                             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_lite_to_reg/i_fifo_write_req/status_cnt_n                                                                                                                     | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/system_ila_1/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.rgen_thread_loop[0].r_active_cnt[0][1]_i_1_n_0                                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_lite_to_reg/i_stream_arbiter/i_arb/gen_rr_arb.i_arbiter/status_cnt_q_reg[0]_1[0]                                                                              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_lite_to_reg/i_fifo_read_resp/status_cnt_q_reg[1]_0[0]                                                                                                         | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/E[0]                                                                                          |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/state_reg[s_ready_i][0]                                                                                               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/system_ila_1/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.wgen_thread_loop[1].w_active_cnt[1][1]_i_2_n_0                                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/gen_data_ffs[1].linked_data_q[1][free]_i_1__0_n_0           | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/gen_ht_ffs[1].head_tail_q[1][id][0]_i_1_n_0                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/axi_mst_rsp_r_valid_3[0]             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                               |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[68]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_1[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                     | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[2][0]                                                                                      | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                                           |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/areset_reg                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                                                                     | design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[2][0]                                                                                      | design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/areset_reg                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_5                                                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdcs10[27]                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdcs10[27]                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdcs10[27]                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                           |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg                                                                           |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/rtw[2]_i_2_n_0                                                                                                                                                                           | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/rst_r1_reg[0]                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/int_sreCkeDis[1]_i_1_n_0                                                                                                                                                                   | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/um_sreCkeDis[1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[1][0][3][1][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[1][0][3][1][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[1][0][3][0][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[1][0][3][0][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.rgen_thread_loop[1].r_active_cnt[1][1]_i_1_n_0                                                                                                                                  | design_1_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/axi_cdc_v_0/inst/i_axi_cdc_sv/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_src_b/gen_sync[1].i_sync/E[0]                                                                                                                                           | design_1_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/axi_cdc_v_0/inst/i_axi_cdc_sv/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_src_r/gen_sync[1].i_sync/E[0]                                                                                                                                           | design_1_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.wgen_thread_loop[1].w_active_cnt[1][1]_i_2_n_0                                                                                                                                  | design_1_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.wgen_thread_loop[0].w_active_cnt[0][1]_i_1_n_0                                                                                                                                  | design_1_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]                        |                                                                                                                                                                                                                                                          | design_1_i/rst_ddr4_0_333M/U0/bus_struct_reset[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1                                                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdcs10[27]                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdcs10[27]                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdcs10[27]                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_2                                                                                                                                                                        | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_w_dp_fifo.i_w_dp_req/gen_fifo.i_stream_fifo/fifo_i/axi_mst_rsp_w_ready_4[0]                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy5                                                                                                                                                                    | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/gen_one_d.i_stream_fifo_jobs_oned/fifo_i/mem_q15_out                                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/gen_one_d.i_stream_fifo_jobs_oned/fifo_i/mem_q13_out                                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/gen_one_d.i_stream_fifo_jobs_oned/fifo_i/mem_q11_out                                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_w_dp_fifo.i_w_dp_req/gen_fifo.i_stream_fifo/fifo_i/axi_mst_rsp_w_ready_7[0]                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_w_dp_fifo.i_w_dp_req/gen_fifo.i_stream_fifo/fifo_i/axi_mst_rsp_w_ready_6[0]                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_w_dp_fifo.i_w_dp_req/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q0                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_w_dp_fifo.i_w_dp_req/gen_fifo.i_stream_fifo/fifo_i/axi_mst_rsp_w_ready_5[0]                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_read_keep                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_cdc_v_0/inst/i_axi_cdc_sv/i_axi_cdc/i_axi_cdc_src/i_cdc_fifo_gray_src_aw/gen_sync[1].i_sync/E[0]                                                                                                                                          | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_w_dp_fifo.i_w_dp_req/gen_fifo.i_stream_fifo/fifo_i/axi_mst_rsp_w_ready_3[0]                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_w_dp_fifo.i_w_dp_req/gen_fifo.i_stream_fifo/fifo_i/axi_mst_rsp_w_ready_2[0]                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                                        | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_1[0]                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_riu_sync_r[1]                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_mb_sync_r[1]                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_w_dp_fifo.i_w_dp_req/gen_fifo.i_stream_fifo/fifo_i/axi_mst_rsp_w_ready_15[0]                                                                                     | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_w_dp_fifo.i_w_dp_req/gen_fifo.i_stream_fifo/fifo_i/axi_mst_rsp_w_ready_0[0]                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                     | design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/E[0]                                                                                                                                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff80_in[14]                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr_rd_valid0                                                                                                                                               | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr[2]_i_1_n_0                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/E[0]                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy1                                                                                                                                                                    | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/r_push                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/system_ila_1/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.rgen_thread_loop[1].r_active_cnt[1][1]_i_1_n_0                                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/gen_one_d.i_stream_fifo_jobs_oned/fifo_i/mem_q3_out                                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/gen_one_d.i_stream_fifo_jobs_oned/fifo_i/mem_q9_out                                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/gen_one_d.i_stream_fifo_jobs_oned/fifo_i/mem_q7_out                                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg0                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/gen_one_d.i_stream_fifo_jobs_oned/fifo_i/mem_q5_out                                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][3][2][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][2][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.state                                                                                                     | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                          | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][1][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][0][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0_n_0                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][2][3][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                          | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[1][0][1][1][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[1][0][1][2][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/i_r_dp_req/gen_fifo.i_stream_fifo/fifo_i/status_cnt_n                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[1][0][1][3][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_lite_to_reg/i_fifo_read/conf_decouple_we                                                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][2][0][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][3][1][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][3][2][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[1][0][3][1][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][3][3][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][3][0][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][2][3][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_r_aw_coupler.i_idma_channel_coupler/i_fall_through_register_decouple_aw_valid/i_fifo/i_fifo_v3/E[0]                                                              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][2][2][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[1][0][0][0][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][2][1][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[1][0][1][0][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][3][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][2][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][1][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][0][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_last_flag_fifo.i_w_last/gen_fifo.i_stream_fifo/fifo_i/status_cnt_q_reg[0]_0                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][3][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[1][0][0][1][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_atop_filter/r_resp_cmd/E[0]                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[1][0][0][2][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[1][0][0][3][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |              3 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__1_n_0                                                                                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[1][0][3][3][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |              3 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[1][0][3][2][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/state_reg[m_valid_i]_0[0]                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1][0]                                                                                     |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[1][0][1][3][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/state                                                                                                              | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[0][0]                                                                                     | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.state                                                                                         | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[m_valid_i]_1[0]                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[0][0]                                                                                     | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state                                                                                                              | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                                                               |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.state                                                                                         | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state                                                   | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__1_n_0                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[1][0][2][3][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_1_n_0                                                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[1][0][2][0][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[1][0][2][1][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[1][0][2][2][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/gen_one_d.i_stream_fifo_jobs_oned/fifo_i/write_pointer_q0                                                                                                                           | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__2_n_0                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]                        |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]                                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                           | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__2_n_0                                                                                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[1][0][3][0][2]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |              3 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_2[0]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                               | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                         | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_repeat[2]_i_1_n_0                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                         |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                  | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state                                                                                                                                                                        | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_areset_r_reg[0]                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                         |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                   | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                              | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                              | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1_n_0                                                                                                                                                    | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1_n_0                                                                                                                                            | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                        | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_0[0]                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                   | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                  | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.state                                                                                               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_ADR_cmd[2]_i_1_n_0                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_row[2]_i_1_n_0                                                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.state                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_w_dp_fifo.i_w_dp_req/gen_fifo.i_stream_fifo/fifo_i/axi_mst_rsp_w_ready_8[0]                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                          | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.state                                                                                                     | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.state                                                                                                     | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_w_dp_fifo.i_w_dp_req/gen_fifo.i_stream_fifo/fifo_i/E[0]                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_w_dp_fifo.i_w_dp_req/gen_fifo.i_stream_fifo/fifo_i/status_cnt_n                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                          | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_w_dp_fifo.i_w_dp_req/gen_fifo.i_stream_fifo/fifo_i/axi_mst_rsp_w_ready_10[0]                                                                                     | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_w_dp_fifo.i_w_dp_req/gen_fifo.i_stream_fifo/fifo_i/axi_mst_rsp_w_ready_13[0]                                                                                     | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_w_dp_fifo.i_w_dp_req/gen_fifo.i_stream_fifo/fifo_i/axi_mst_rsp_w_ready_11[0]                                                                                     | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                                                                     | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_w_dp_fifo.i_w_dp_req/gen_fifo.i_stream_fifo/fifo_i/axi_mst_rsp_w_ready_12[0]                                                                                     | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_w_dp_fifo.i_w_dp_req/gen_fifo.i_stream_fifo/fifo_i/axi_mst_rsp_w_ready_14[0]                                                                                     | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_3[0]                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                                                        | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_w_dp_fifo.i_w_dp_req/gen_fifo.i_stream_fifo/fifo_i/axi_mst_rsp_w_ready_9[0]                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                   | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_pipelined.state_reg[1]_2[0]                                                                                           | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_pipelined.state_reg[1]_1[0]                                                                                           | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_pipelined.state_reg[1]_0[0]                                                                                           | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_pipelined.state_reg[1][0]                                                                                             | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                   | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                          | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[303]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[1]_0                                                                                                                                                                        | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.state                                                                                                                                           | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                               | design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                           | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_aw_chan/i_axi_burst_splitter_counters/i_idq/axi_slv_req_aw_len_4_sn_1                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.state                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/set_act_req                                                                                                                                                                       | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                3 |              3 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__0_n_0                                                                                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/p_0_in2_out[1]                                                                                        | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/p_0_in2_out[0]                                                                                        | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/gen_cnt[1].i_cnt/i_counter/axi_slv_req_ar_len_4_sn_1              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/areset_reg                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                   | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state                                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state                                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_last_cycle                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                             | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/areset_reg                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                             | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push85_out                                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                                     |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                   | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                        |                4 |              4 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                        |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/areset_reg                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]                        |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                4 |              4 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__11_n_0                                                                                                                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |              4 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_d3                                                                                                                                   |                4 |              4 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][3][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][0][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][1][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][2][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][3][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][2][0][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][2][1][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][2][2][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][2][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][3][0][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][3][1][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][3][3][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[1][0][0][0][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[1][0][0][1][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[1][0][0][2][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                         | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_repeat[3]_i_1_n_0                                                                                       |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_infrastructure/Reset                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[279]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[279]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[1][0][0][3][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                      | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][0][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][1][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[1].u_ddr_mc_wtr/wtrl[3]_i_1__2_n_0                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[1].u_ddr_mc_wtr/wtrs[3]_i_1__2_n_0                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/refSt[3]_i_1_n_0                                                                                                                                                                           | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/refs[3]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/retSt[3]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/user_fsm[4]_i_1_n_0                                                                                                                                                                        | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/wtrs[3]_i_1__1_n_0                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/wr_accepted                                                                                                                                                                                | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[1][0][1][0][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[1][0][1][1][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[1][0][1][2][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[1][0][2][0][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[1][0][2][1][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[1][0][2][2][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[1][0][2][3][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[1][0][3][2][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[1][0][3][3][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_inject_state[3]_i_1_n_0                                                                                                                                                | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_periodic_state[3]_i_1_n_0                                                                                                                                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/sel                                                                                                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                                                       | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/areset_reg_0[0]                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/fifoaddr[3]_i_1__1_n_0                                                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_si_handler/arb_stall_r_reg_0                                                                                                                                                               | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                         | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_areset_r_reg[0]                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                         |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                  | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                                                   | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1]_0[0]                                                                                   |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                           | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                                                                         | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/SR[0]                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                                                       | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/areset_reg_1[0]                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/fifoaddr[3]_i_1__0_n_0                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                                                       | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/areset_reg[0]                                                                              |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                                                        | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                                                        |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.state_reg[2]_0[1]                                                                             | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                                      |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/last_grant                                                                                                                | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                              |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[1][0]                                                                                     |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                                                                         | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                                                       | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                                                       | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                                                                     | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                        |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                                                                     |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                                                       | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__10_n_0                                                                                      | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__8_n_0                                                                                                  | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                                                                         | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                               |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                                                       | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                           | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                     | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                   | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/calDone_reg                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                         | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                                                                  | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                       | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__6_n_0                                                                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                       | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                       | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/gen_one_d.i_stream_fifo_jobs_oned/fifo_i/status_cnt_n                                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_hw_legalizer.i_idma_legalizer/status_cnt_n                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.mesg_reg                                                                                           |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                   | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |              4 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                     | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[0][0]_0[0]                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_acceptance_reg[0][0]                                                                                                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                4 |              4 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                                                                  | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                                                                         |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                       | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |              4 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[68]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                  | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                       | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[63]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                     | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__14_n_0                                               | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                              |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/Q[1]                                                                                                        | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                   | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5][0]                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_seq_state[3]_i_1_n_0                                                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_cplx_state[3]_i_1_n_0                                                                                                                | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/ub_initDone_reg_1[0]                                                                                                                                               | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[0][0]                                                                                                                                                    | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                     | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/addr_q                                                                                                                                            | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/addr_q                                                                                                                                              | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmdBankP[1]_i_1_n_0                                                                                                                                                               | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cmdBankP[1]_i_1__0_n_0                                                                                                                                                            | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[303]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                4 |              5 |         1.25 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit[4]_i_1_n_0                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cmr_cnt[4]_i_2_n_0                                                                                                                                                                       | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cs_mask_int                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_1__1_n_0                                                                                                                                                            | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_infrastructure/pll_gate_cnt[4]_i_1_n_0                                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_infrastructure/SR[0]                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmdBankP[1]_i_1__2_n_0                                                                                                                                                            | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                                                                              | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/rd_accepted                                                                                                                                                                                | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                              | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                                                                              | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                2 |              5 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_riu_rst[6]_i_1_n_0                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_mb_rst[6]_i_1_n_0                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/lpf_int                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                5 |              5 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_1[0]                                                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_wait_limit[4]_i_1_n_0                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                                                                              | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_3[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_div_rst[6]_i_1_n_0                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/rst_ddr4_0_333M/U0/EXT_LPF/lpf_int                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/E[0]                                                                                                                                                                                                   | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/FSM_onehot_state[2]_i_1_n_0                                                                                                                                        | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/reset                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                 | design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                                                            | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                                        | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                4 |              6 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/E[0]                                                                                                                                                                                       | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/gen_cnt[1].i_cnt/i_counter/ax_q_reg[burst][1][0]                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push134_out                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/gen_one_d.i_stream_fifo_jobs_oned/fifo_i/E[0]                                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                        | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_aw_chan/i_axi_burst_splitter_counters/i_idq/ax_q_reg[burst][1][0]                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/rst_ps8_0_96M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | design_1_i/rst_ps8_0_96M/U0/SEQ/seq_clr                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/write_pointer_q_reg[0][0]                                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/write_pointer_q_reg[0]_0[0]                                                                     | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                 | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                                                            | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/any_trans_reg_0[0]                                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/E[0]                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                            | design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[61]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[51]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[52]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[53]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[54]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[55]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[56]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[57]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[58]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[59]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[60]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[50]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_14[1]                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_2[1]                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[32]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[38]_1                                                                                                                                                        |                4 |              6 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[2]_1                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[26]_1                                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[62]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[20]_1                                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[14]_1                                                                                                                                                        |                4 |              6 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[47]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[40]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[2]_1                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[26]_1                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[41]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[42]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[43]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[20]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[44]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[45]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[46]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_state_issue_act                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[48]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy3                                                                                                                                                                    | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                5 |              6 |         1.20 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[14]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[8]_1                                                                                                                                                         |                4 |              6 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[49]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_7[1]                                                                                                                                                |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_12[1]                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_13[1]                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[44]_1                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[32]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[0]                                                                                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[2]                                                                                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[1]                                                                                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[3]                                                                                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/rst_ddr4_0_333M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                             | design_1_i/rst_ddr4_0_333M/U0/SEQ/seq_clr                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[8]_1                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[44]_1                                                                                                                                                        |                4 |              6 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_3[1]                                                                                                                                                |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[38]_1                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_4[1]                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[85]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[2]_1                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[26]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[20]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[14]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_5[1]                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_2[0]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_cnt_en                                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_clr                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_2[0]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_6[1]                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[75]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[64]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[65]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[66]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[67]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[69]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[70]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[71]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[72]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[73]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[74]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_0[1]                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[76]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[77]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[78]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[79]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[80]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[81]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[82]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[83]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[84]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[6]                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[3]                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[0]                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[2]                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[1]                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_10[1]                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[44]_1                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                           | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[4]                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[5]                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[38]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[9]                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[7]                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[8]                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[8]_1                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_11[1]                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[14]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[20]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[26]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[2]_1                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[8]_1                                                                                                                                                         |                4 |              6 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff[1]                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[14]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_9[1]                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[20]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[26]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[2]_1                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[32]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[38]_1                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[44]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[38]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[14]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[20]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_8[1]                                                                                                                                                |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[26]_1                                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_1[1]                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[2]_1                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/pend_ref[0]                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[32]_1                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/rd_buf_index_cpy[0].rd_buf_indx_r[0][5]_i_1_n_0                                                                                                                                        | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[29]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[21]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[44]_1                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[22]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[23]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[24]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[25]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[26]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[27]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[28]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[39]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[32]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[30]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[31]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[32]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[37]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[38]_1                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[32]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[33]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[34]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[35]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[36]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[20]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[38]_1                                                                                                                                                        |                4 |              6 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[44]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[8]_1                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[10]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[11]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[12]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[13]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[14]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[16]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[15]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[17]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[18]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[8]_1                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[19]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_3[5]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_3[6]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_3[7]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[5][6]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[6][6]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[1]_0[0]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[7][6]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[8][6]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[9][6]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_hw_legalizer.i_idma_legalizer/write_pointer_q0                                                                                                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                1 |              7 |         7.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_3[4]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_3[3]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              7 |         7.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_3[2]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_3[1]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_3[0]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]_i_1_n_0                                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                  |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[1][6]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[10][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[11][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[12][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[13][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[14][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[15][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[16][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[17][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[18][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[19][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[3][6]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[20][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[21][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[22][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |              7 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[271]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[23][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[1]_0                                                                                                                                                                        | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[29][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[24][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[25][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[26][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[27][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[28][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[4][6]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[2][6]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[30][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[31][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg                                                                                            |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[0][6]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                  | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[511]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                       | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                                        | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                                                        | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                                                        | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                                                        | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q[0][7]_i_1__6_n_0               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[495]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[487]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                                         | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q[1][7]_i_1__3_n_0               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[151]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q[0][7]_i_1__3_n_0               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[159]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                                        | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[167]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[503]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[479]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                                        | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q[1][7]_i_1__5_n_0               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q[0][7]_i_1__5_n_0               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q[1][7]_i_1__6_n_0               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_w_dp_fifo.i_w_dp_req/gen_fifo.i_stream_fifo/fifo_i/mem_q_reg[1][is_single]_7[0]                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01__6                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_data_addr_le                                                                                                                                                                        | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly[7]_i_1_n_0                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/bus_struct_reset[0]                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                                                                                  | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/E[0]                                                                                                                  | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[439]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[399]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q[0][7]_i_1__4_n_0               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q[1][7]_i_1__4_n_0               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[407]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_aw_chan/i_axi_burst_splitter_counters/i_idq/ax_q_reg[len][7][0]                                         | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[415]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[423]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/gen_cnt[1].i_cnt/i_counter/state_q_reg_3[0]                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[431]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[391]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf_we_r1                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[367]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[447]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[359]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[351]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[343]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[335]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_err_slv/i_r_fifo/status_cnt_q_reg[0]_0[0]                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[7].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[7].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q[0][7]_i_1_n_0                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[7].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q[1][7]_i_1_n_0                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_err_slv/i_r_fifo/E[0]                                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[455]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[463]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[471]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[375]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[383]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[175]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[199]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[6].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q[1][7]_i_1__0_n_0               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[6].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q[0][7]_i_1__0_n_0               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[6].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[4].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q[1][7]_i_1__2_n_0               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[4].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q[0][7]_i_1__2_n_0               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[4].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[5].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q[1][7]_i_1__1_n_0               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[191]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[183]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[5].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q[0][7]_i_1__1_n_0               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                                                                       | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                                                                       | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_axi_transport_layer.i_idma_axi_transport_layer/i_idma_buffer/gen_fifo_buffer[5].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_atop_filter/r_resp_cmd/axi_slv_req_r_ready_1[0]                                                                                             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[135]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[319]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                6 |              8 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[1]                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[255]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[263]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                6 |              8 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/E[0]                                                                                                                  | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[2]                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[287]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[295]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[311]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[143]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                                        | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[247]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[327]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                                        | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[239]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[231]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[223]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                6 |              8 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[215]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[207]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_1_n_0                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[16]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[17]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[18]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[21]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[20]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[19]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[22]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[23]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[15]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[24]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[76]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[74]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[77]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[78]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[80]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[81]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[82]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[79]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[4]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_1[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rst_r1_reg[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[75]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[73]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[2]                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[1]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[2]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[3]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[25]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[5]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[8]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[9]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[7]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[10]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[11]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[13]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[14]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[12]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[60]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[49]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[50]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[51]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[52]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[53]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[54]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[55]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[56]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[57]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[58]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[59]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[48]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[61]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[62]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[63]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[64]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[65]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[66]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[67]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[68]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[69]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[71]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[70]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[37]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[26]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[27]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[28]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[29]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[30]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[31]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[32]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[33]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[34]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[35]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[36]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[72]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[38]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[39]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[40]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[41]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[42]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[43]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[44]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[45]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[46]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[47]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                       | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[1]                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_0[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[85]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[84]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[83]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_rd_cnt[7]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[3]                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_1[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[4]                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[5]                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[6]                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_packing_boundary_reg[0]_0[0]                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                       |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/E[0]                                                                                                                                                                                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/i_r_dp_req/gen_fifo.i_stream_fifo/fifo_i/mem_q[1][offset][2]_i_1_n_0                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                            |                6 |              9 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/i_r_dp_req/gen_fifo.i_stream_fifo/fifo_i/mem_q[0][offset][2]_i_1_n_0                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                   | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                              |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_aw_chan/i_axi_burst_splitter_counters/i_idq/gen_ht_ffs[0].head_tail_q_reg[0][free]_2[0]                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                              |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              9 |         2.25 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/bramB_rdy                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/i_r_dp_req/gen_fifo.i_stream_fifo/fifo_i/mem_q                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                                                                      | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[2]                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                6 |              9 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[1]                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg_0                                                                                                      |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                       |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[8].srl_nx1/shift_qual                                                                                               |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                5 |              9 |         1.80 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_581_in                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                6 |              9 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                6 |              9 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                                                   | design_1_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_1_n_0                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              9 |         4.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                                              | design_1_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit1                                                                                                                                                            |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/gen_data_ffs[0].linked_data_q_reg[0][data][0]_0[0]          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/E[0]                                                        | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                            | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                      | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                             | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                6 |              9 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rst_r1_reg_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                6 |              9 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                             | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                             | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                             | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_aw_chan/i_axi_burst_splitter_counters/gen_cnt[0].i_cnt/i_counter/E[0]                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/cntr[9]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                  | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                            |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/E[0]                                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                         | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |             10 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                      |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                         | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                         | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_wptr                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                         | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[6]_i_1_n_0                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/gen_one_d.i_stream_fifo_jobs_oned/fifo_i/read_pointer_q0                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |             11 |         2.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/reset                                                                                                                                                    |                7 |             11 |         1.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                          |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                       |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/gen_pipelined.state_reg[1]                                                                                  |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                              |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                              |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                       |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                       | design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                       |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                            | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                              |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                       | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                       |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                     | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                  | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[2]_2                                                                                                         | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                  | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                     | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                              |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                               | design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                              | design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                               | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                              | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                            | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                6 |             13 |         2.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                            | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                8 |             13 |         1.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                            | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                8 |             13 |         1.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                   |                8 |             13 |         1.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                            | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                5 |             13 |         2.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_15_in                                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                7 |             13 |         1.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                      | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                3 |             13 |         4.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wvalid_0                                                                                                                            | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                              |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                7 |             14 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                       |                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_w_dp_fifo.i_w_dp_req/gen_fifo.i_stream_fifo/fifo_i/mem_q[0][offset][2]_i_1__0_n_0                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                6 |             15 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                6 |             15 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/p_0_in1_in[111]                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_w_dp_fifo.i_w_dp_req/gen_fifo.i_stream_fifo/fifo_i/mem_q[1][offset][2]_i_1__0_n_0                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_w_dp_fifo.i_w_dp_req/gen_fifo.i_stream_fifo/fifo_i/mem_q[2][offset][2]_i_1__0_n_0                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push85_out                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             15 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                                                                  | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                               | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/SS[0]                                                                                                                              |                8 |             16 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |             16 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                5 |             16 |         3.20 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/zq_intvl_count[15]_i_1_n_0                                                                                                                                                |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/pointer_we                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_0[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_0[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                            |               15 |             16 |         1.07 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/occ_cnt[15]_i_1_n_0                                                                                                                                                                    | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                                                                      |                                                                                                                                                                                                                                         |               10 |             17 |         1.70 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                  |                6 |             17 |         2.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                 | design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                5 |             17 |         3.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                 | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                5 |             17 |         3.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                                                                      |                                                                                                                                                                                                                                         |               11 |             17 |         1.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                5 |             17 |         3.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                                                                      |                                                                                                                                                                                                                                         |               10 |             17 |         1.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_target                                                                                                      |                                                                                                                                                                                                                                         |               11 |             17 |         1.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg_reg[3]_0                                                                             |                                                                                                                                                                                                                                         |                9 |             17 |         1.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/active_target                                                                                               |                                                                                                                                                                                                                                         |               10 |             17 |         1.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg_reg[2]_0                                                                             |                                                                                                                                                                                                                                         |               10 |             17 |         1.70 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg_reg[1]_0                                                                             |                                                                                                                                                                                                                                         |               10 |             17 |         1.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                 | design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                 | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                5 |             17 |         3.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][1][17]_i_1__0_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             18 |         1.64 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[1][0][1][17]_i_1__1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             18 |         2.25 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[2][0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             18 |         3.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[1][0][1][17]_i_1__2_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             18 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[1][0][3][17]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             18 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             18 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[18].srl_nx1/shift_qual                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[1][0][2][17]_i_1__2_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             18 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[1][0][3][17]_i_1__2_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             18 |         2.25 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[1][0][2][17]_i_1__1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             18 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][0][17]_i_1__0_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             18 |         1.80 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[1][0][3][17]_i_1__1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             18 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][2][17]_i_1__1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             18 |         1.80 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[1][0][1][17]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             18 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[1][0][2][17]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             18 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[1][0][0][17]_i_1__1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             18 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][3][17]_i_1__1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             18 |         2.25 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][0][17]_i_1__2_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             18 |         1.80 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][0][17]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             18 |         1.80 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][2][17]_i_1__0_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             18 |         2.25 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][1][17]_i_1__1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             18 |         1.80 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][0][17]_i_1__1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             18 |         1.64 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[1][0][0][17]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             18 |         2.25 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][3][17]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             18 |         1.80 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][1][17]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             18 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][3][17]_i_1__0_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             18 |         1.80 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[1][0][0][17]_i_1__0_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             18 |         1.80 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][1][17]_i_1__2_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             18 |         1.80 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[1][0][3][17]_i_1__0_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             18 |         1.80 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[1][0][1][17]_i_1__0_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             18 |         1.64 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[1][0][2][17]_i_1__0_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             18 |         1.64 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][2][17]_i_1__2_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             18 |         2.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                6 |             18 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                  |                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[21].srl_nx1/shift_qual                                                                                         |                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][3][17]_i_1__2_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             18 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][2][17]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[1][0][0][17]_i_1__2_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             18 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[18].srl_nx1/shift_qual                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[18].srl_nx1/shift_qual                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_0[5]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                           |               10 |             19 |         1.90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[64]_2                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             19 |         1.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[64]_0                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             19 |         1.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |               13 |             19 |         1.46 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_0[1]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                           |               12 |             20 |         1.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/axi_cdc_v_0/inst/i_axi_cdc_sv/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/dst_rst_ni_0                                                                                         |                5 |             20 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/axi_cdc_v_0/inst/i_axi_cdc_sv/i_axi_cdc/i_axi_cdc_src/i_cdc_fifo_gray_dst_r/i_spill_register/spill_register_flushable_i/src_rst_ni_0                                                                                         |                5 |             20 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                  |                                                                                                                                                                                                                                         |               10 |             21 |         2.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                  |                                                                                                                                                                                                                                         |                9 |             21 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                         |                                                                                                                                                                                                                                         |                3 |             21 |         7.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_0[6]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                           |               12 |             21 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                  |                                                                                                                                                                                                                                         |                9 |             21 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                         |                                                                                                                                                                                                                                         |                3 |             21 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                         |                                                                                                                                                                                                                                         |                4 |             21 |         5.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                  |                                                                                                                                                                                                                                         |                8 |             21 |         2.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                         |                                                                                                                                                                                                                                         |                4 |             21 |         5.25 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_0[2]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                           |               12 |             21 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |               11 |             21 |         1.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             22 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                5 |             22 |         4.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_0[3]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                           |               10 |             22 |         2.20 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_0[7]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                           |               12 |             22 |         1.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                  | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                6 |             22 |         3.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_0[4]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                           |               12 |             22 |         1.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             22 |         5.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_0[0]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                           |               14 |             22 |         1.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                  | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                6 |             22 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             23 |         4.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             23 |         4.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             24 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                5 |             24 |         4.80 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/SR[0]                                                                                                          |                7 |             24 |         3.43 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_4[0]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                5 |             24 |         4.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                      | design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                6 |             24 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                      | design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                8 |             24 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             25 |         2.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld50_out                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             25 |        12.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/set_act_req                                                                                                                                                                       | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |               23 |             25 |         1.09 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             25 |        12.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             25 |         8.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_0[0]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |               16 |             26 |         1.62 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_fclk                                                                                                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                7 |             26 |         3.71 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_0[4]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |               17 |             26 |         1.53 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_0[7]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |               18 |             26 |         1.44 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_0[3]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |               18 |             26 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                  | design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                7 |             27 |         3.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             27 |         5.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                  | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                6 |             27 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                6 |             27 |         4.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_0[2]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |               21 |             27 |         1.29 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_0[6]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |               18 |             27 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy4                                                                                                                                                                    | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |               19 |             28 |         1.47 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_0                                                                                                                                                                            | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |               11 |             28 |         2.55 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/app_rdy_r_reg_0[0]                                                                                                                                                                           | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                 |               18 |             28 |         1.56 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_1                                                                                                                                                           |                8 |             28 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy5                                                                                                                                                                    | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |               17 |             28 |         1.65 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_0[1]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |               17 |             28 |         1.65 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_0[5]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |               21 |             29 |         1.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                9 |             29 |         3.22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                7 |             29 |         4.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                8 |             29 |         3.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                8 |             29 |         3.62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                5 |             31 |         6.20 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_0[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data[31]_i_1_n_0                                                                                                                 |               11 |             32 |         2.91 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[18].sync_reg_reg[1]_1                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[18].sync_reg_reg[1]_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_1                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                           |               15 |             32 |         2.13 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_1                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                          |               16 |             32 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_timer0                                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                4 |             32 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_2[0]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_3[0]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_1[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               27 |             32 |         1.19 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_0[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               27 |             32 |         1.19 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1                                                                                                                                                                         |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_2                                                                                                                                                                         |                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_3                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_2                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                            | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                            |                7 |             32 |         4.57 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_cnt[31]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][40][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_cmp_en_reg_0                                                                                                                                                | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk6[0].mcal_DQ0In_lrdimm_or_r_reg0                                                                                                            |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][36][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][12][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][20][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][28][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][24][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][56][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                    | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/interval_counter_high                                                                                                                                                |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                     |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_0[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               28 |             32 |         1.14 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                           |               21 |             32 |         1.52 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][52][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_4[0]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][44][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                           | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                |                7 |             32 |         4.57 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_ready                                                                                                                                                           |                                                                                                                                                                                                                                         |               24 |             33 |         1.38 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[1].I_Part_Of_Zero_Detect/SR[0]                                              |                5 |             33 |         6.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |               18 |             33 |         1.83 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |               19 |             33 |         1.74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                6 |             34 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                      | design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                9 |             34 |         3.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |               12 |             34 |         2.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                9 |             34 |         3.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |               10 |             34 |         3.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |               11 |             34 |         3.09 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             35 |         2.92 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                5 |             36 |         7.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][52][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                         |               10 |             36 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                9 |             36 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][44][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                5 |             36 |         7.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][40][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                7 |             36 |         5.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][36][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                7 |             36 |         5.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                9 |             36 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][24][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                7 |             36 |         5.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][20][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                               |                                                                                                                                                                                                                                         |               23 |             36 |         1.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][12][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                7 |             36 |         5.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[41].srl_nx1/push                                                                                             |                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[41].srl_nx1/push                                                                                             |                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                         |                9 |             36 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[41].srl_nx1/push                                                                                             |                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum117_out                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             36 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             36 |         5.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                         |               10 |             36 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_burst_continue_reg[3]_inv_n_0                                                                                                    |                                                                                                                                                                                                                                         |               23 |             36 |         1.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[41].srl_nx1/push                                                                                             |                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                          |               24 |             36 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk_rst_r1                                                                                                                                                              |                9 |             36 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i_2                                                                                                               |                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i_0                                                                                                               |                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                       |               12 |             36 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i_1                                                                                                               |                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_burst_continue_reg[2]_inv_n_0                                                                                                    |                                                                                                                                                                                                                                         |               24 |             36 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_burst_continue_reg[1]_inv_n_0                                                                                                    |                                                                                                                                                                                                                                         |               29 |             36 |         1.24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][56][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                8 |             36 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                  | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                6 |             37 |         6.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |               37 |             37 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                         |               19 |             37 |         1.95 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg                                                                                                               |                                                                                                                                                                                                                                         |               27 |             37 |         1.37 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             37 |         2.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             37 |         7.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               15 |             37 |         2.47 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             37 |         2.64 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               15 |             37 |         2.47 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1__1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |               17 |             37 |         2.18 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1__1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |               17 |             37 |         2.18 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1__1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |               20 |             37 |         1.85 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1__1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |               17 |             37 |         2.18 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1__0_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |               16 |             37 |         2.31 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1__0_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |               17 |             37 |         2.18 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1__0_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |               15 |             37 |         2.47 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1__0_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |               15 |             37 |         2.47 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |               15 |             37 |         2.47 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |               22 |             37 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             37 |         7.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                 |               25 |             38 |         1.52 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[2]_112                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             38 |         2.92 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[0]_113                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             38 |         2.92 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[1]_83                                                                                                                                                       |                                                                                                                                                                                                                                         |               15 |             38 |         2.53 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[3]_114                                                                                                                                                      |                                                                                                                                                                                                                                         |               15 |             38 |         2.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                               |                                                                                                                                                                                                                                         |                5 |             38 |         7.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/S_AXI_RREADY_I                                                                                                                                                           | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                9 |             39 |         4.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/valid_Write                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             39 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                  |                                                                                                                                                                                                                                         |                6 |             39 |         6.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/M_READY_I                                                                                                                                           | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                7 |             40 |         5.71 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/valid_Write                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/M_READY_I                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |                6 |             41 |         6.83 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                                          |                                                                                                                                                                                                                                         |               15 |             41 |         2.73 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             41 |         2.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                8 |             41 |         5.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |               36 |             45 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                  | design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                7 |             47 |         6.71 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |               46 |             47 |         1.02 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                9 |             49 |         5.44 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             50 |         4.55 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                            |               32 |             50 |         1.56 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             50 |         4.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             51 |         3.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |             51 |         3.19 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                    |               27 |             54 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                 |               10 |             56 |         5.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy7                                                                                                                                                                    |                                                                                                                                                                                                                                         |               26 |             58 |         2.23 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Addr_Strobe00_in                                                                                                                                                        | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                            |               15 |             60 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             62 |         6.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             62 |         6.89 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                      |               19 |             63 |         3.32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             63 |         3.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][24][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |               18 |             64 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |               20 |             64 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             64 |         5.82 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[63]_i_1_n_0                                                                                                                           |               30 |             64 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                         |               11 |             64 |         5.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |               14 |             64 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][40][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |               15 |             64 |         4.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_lite_to_reg/i_fifo_read/q[0]_i_5_0[0]                                                                                                                         | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               28 |             64 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                         |                4 |             64 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_lite_to_reg/i_fifo_read/q[0]_i_5_1[0]                                                                                                                         | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               30 |             64 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/gen_one_d.i_stream_fifo_jobs_oned/fifo_i/status_cnt_q_reg[2]_0[0]                                                                                                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               14 |             64 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_lite_to_reg/i_fifo_read/E[0]                                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               32 |             64 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/gen_one_d.i_dma_frontend/i_idma_transfer_id_gen/completed_d                                                                                                                         | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               15 |             64 |         4.27 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             65 |         7.22 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             65 |         9.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_lite_to_reg/i_stream_arbiter/i_arb/gen_rr_arb.i_arbiter/E[0]                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               32 |             65 |         2.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_lite_to_reg/i_stream_arbiter/i_arb/gen_rr_arb.i_arbiter/write_pointer_q_reg[0]_1[0]                                                                           | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               33 |             65 |         1.97 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                               |                                                                                                                                                                                                                                         |               22 |             66 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             66 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[75].srl_nx1/push                                                                                             |                                                                                                                                                                                                                                         |                9 |             66 |         7.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                                                              |                                                                                                                                                                                                                                         |                9 |             66 |         7.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             66 |         5.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               27 |             67 |         2.48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                         |               23 |             67 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               23 |             67 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                         |               26 |             68 |         2.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1122]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               26 |             68 |         2.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                                                       |               11 |             68 |         6.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                                                       |               15 |             68 |         4.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                         |               33 |             69 |         2.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |               39 |             69 |         1.77 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |               17 |             70 |         4.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                                                         |               17 |             70 |         4.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             70 |         4.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                                                         |               17 |             70 |         4.12 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_error_accum                                                                                                                   |               26 |             71 |         2.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_r_aw_coupler.i_idma_channel_coupler/i_aw_store/gen_fifo.i_stream_fifo/fifo_i/mem_q[0][aw][addr][63]_i_1_n_0                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               26 |             71 |         2.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_r_aw_coupler.i_idma_channel_coupler/i_aw_store/gen_fifo.i_stream_fifo/fifo_i/mem_q[1][aw][addr][63]_i_1_n_0                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               26 |             71 |         2.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_r_aw_coupler.i_idma_channel_coupler/i_aw_store/gen_fifo.i_stream_fifo/fifo_i/mem_q[2][aw][addr][63]_i_1_n_0                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               26 |             71 |         2.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                9 |             72 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             72 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             72 |         6.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             72 |         6.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             72 |         6.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                         |               21 |             72 |         3.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                         |                                                                                                                                                                                                                                         |               16 |             72 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum101_out                                                                                                                  |                                                                                                                                                                                                                                         |               19 |             72 |         3.79 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |               23 |             72 |         3.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |               20 |             72 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][40][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |               24 |             72 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |               18 |             72 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                         |               21 |             72 |         3.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_hw_legalizer.i_idma_legalizer/write_pointer_n06_out                                                                                                              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               20 |             73 |         3.65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             73 |         6.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             73 |         6.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             74 |         5.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             74 |         5.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state_reg[1]_1[0]                                                                                              |                                                                                                                                                                                                                                         |               11 |             74 |         6.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             74 |         5.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             74 |         5.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_lite_to_reg/i_fifo_write_req/mem_q                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               21 |             74 |         3.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i__n_0                                                                                                                                   |                                                                                                                                                                                                                                         |               18 |             74 |         4.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                               |                                                                                                                                                                                                                                         |               18 |             74 |         4.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___0_n_0                                                                                                                                |                                                                                                                                                                                                                                         |               18 |             74 |         4.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                               |                                                                                                                                                                                                                                         |               18 |             74 |         4.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/push                                                                                                               |                                                                                                                                                                                                                                         |               11 |             74 |         6.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_axi_translate/i_axi_lite_to_reg/i_fifo_write_req/mem_q[0][data][63]_i_1__0_n_0                                                                                                    | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               21 |             74 |         3.52 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/if_missed_fetch_reg                                          |                                                                                                                                                                                                                                         |                5 |             75 |        15.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                8 |             77 |         9.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                8 |             77 |         9.62 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy1                                                                                                                                                                    |                                                                                                                                                                                                                                         |               30 |             78 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                         |                5 |             80 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clb2phy_fifo_rden_reg[103]_0[0]                                                                                                                   |               42 |             80 |         1.90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                         |                5 |             80 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             81 |         7.36 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             81 |         9.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |               15 |             81 |         5.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             81 |         7.36 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             81 |         5.79 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |               12 |             81 |         6.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             81 |         8.10 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             81 |        10.12 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             81 |         6.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             81 |         6.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             81 |         5.06 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             81 |         6.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             82 |         5.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                         |               15 |             82 |         5.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               15 |             82 |         5.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                         |               16 |             82 |         5.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |                6 |             84 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |                6 |             84 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[s_ready_i]_0[0]                                                                                          |                                                                                                                                                                                                                                         |               37 |             86 |         2.32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___0_n_0                                                                                                          |                                                                                                                                                                                                                                         |               22 |             86 |         3.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                                                                         |                                                                                                                                                                                                                                         |               21 |             86 |         4.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/s_aready                                                                                                           |                                                                                                                                                                                                                                         |               37 |             86 |         2.32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                                                                         |                                                                                                                                                                                                                                         |               25 |             86 |         3.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___0_n_0                                                                                                          |                                                                                                                                                                                                                                         |               25 |             86 |         3.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             87 |         6.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                             |                                                                                                                                                                                                                                         |               16 |             87 |         5.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___0_n_0                                                                                              |                                                                                                                                                                                                                                         |               16 |             87 |         5.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                             |                                                                                                                                                                                                                                         |               15 |             87 |         5.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___0_n_0                                                                                              |                                                                                                                                                                                                                                         |               16 |             87 |         5.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             87 |         6.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             87 |         5.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                         |               15 |             87 |         5.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_cdc_v_0/inst/i_axi_cdc_sv/i_axi_cdc/i_axi_cdc_src/i_cdc_fifo_gray_src_ar/gen_sync[0].i_sync/E[0]                                                                                                                                          |                                                                                                                                                                                                                                         |               27 |             88 |         3.26 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/axi_cdc_v_0/inst/i_axi_cdc_sv/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_aw/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                 | design_1_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               26 |             88 |         3.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_cdc_v_0/inst/i_axi_cdc_sv/i_axi_cdc/i_axi_cdc_src/i_cdc_fifo_gray_src_ar/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                                                                             |                                                                                                                                                                                                                                         |               28 |             88 |         3.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_cdc_v_0/inst/i_axi_cdc_sv/i_axi_cdc/i_axi_cdc_src/i_cdc_fifo_gray_src_aw/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                                                                             |                                                                                                                                                                                                                                         |               27 |             88 |         3.26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_cdc_v_0/inst/i_axi_cdc_sv/i_axi_cdc/i_axi_cdc_src/i_cdc_fifo_gray_src_aw/gen_sync[0].i_sync/E[0]                                                                                                                                          |                                                                                                                                                                                                                                         |               27 |             88 |         3.26 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/axi_cdc_v_0/inst/i_axi_cdc_sv/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                 | design_1_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               27 |             88 |         3.26 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/axi_cdc_v_0/inst/i_axi_cdc_sv/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/i_spill_register/spill_register_flushable_i/E[0]                                                                                                                 | design_1_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               25 |             90 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/i___0_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |               23 |             90 |         3.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                                         |               23 |             90 |         3.91 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/axi_cdc_v_0/inst/i_axi_cdc_sv/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_aw/i_spill_register/spill_register_flushable_i/E[0]                                                                                                                 | design_1_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               28 |             90 |         3.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                                         |               24 |             90 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/i___0_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |               26 |             90 |         3.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___0_n_0                                                                                                                                |                                                                                                                                                                                                                                         |               20 |             91 |         4.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                               |                                                                                                                                                                                                                                         |               21 |             91 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___0_n_0                                                                                                                                |                                                                                                                                                                                                                                         |               17 |             91 |         5.35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                               |                                                                                                                                                                                                                                         |               17 |             91 |         5.35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                   | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               12 |             93 |         7.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                   | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               11 |             93 |         8.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |                6 |             96 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               54 |             99 |         1.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                              |               34 |            102 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                |                                                                                                                                                                                                                                         |               25 |            103 |         4.12 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                |                                                                                                                                                                                                                                         |               23 |            103 |         4.48 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy4                                                                                                                                                                    |                                                                                                                                                                                                                                         |               43 |            106 |         2.47 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                            |               45 |            107 |         2.38 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |               31 |            108 |         3.48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |               31 |            108 |         3.48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                  | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               13 |            110 |         8.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                  | design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               12 |            117 |         9.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy5                                                                                                                                                                    |                                                                                                                                                                                                                                         |               55 |            125 |         2.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_valid_reg_0                                                                                                               |                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_hw_legalizer.i_idma_legalizer/r_tf_q[addr][63]_i_1_n_0                                                                                                           | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               46 |            128 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/i_idma_backend/gen_hw_legalizer.i_idma_legalizer/w_tf_q[length][63]_i_1_n_0                                                                                                         | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               50 |            128 |         2.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               13 |            135 |        10.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               13 |            135 |        10.38 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |               48 |            142 |         2.96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                         |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                         |                9 |            144 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy3                                                                                                                                                                    |                                                                                                                                                                                                                                         |               62 |            152 |         2.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                         |               10 |            160 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                         |               10 |            160 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly[1][7]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |               46 |            177 |         3.85 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy6                                                                                                                                                                    |                                                                                                                                                                                                                                         |               67 |            177 |         2.64 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                            |               66 |            188 |         2.85 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2                                                                                                                                                                    |                                                                                                                                                                                                                                         |               78 |            188 |         2.41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/gen_one_d.i_stream_fifo_jobs_oned/fifo_i/mem_q[5][length][63]_i_1_n_0                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               87 |            193 |         2.22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/gen_one_d.i_stream_fifo_jobs_oned/fifo_i/mem_q[4][length][63]_i_1_n_0                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               87 |            193 |         2.22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/gen_one_d.i_stream_fifo_jobs_oned/fifo_i/mem_q[1][length][63]_i_1_n_0                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               85 |            193 |         2.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/gen_one_d.i_stream_fifo_jobs_oned/fifo_i/mem_q[0][length][63]_i_1_n_0                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               91 |            193 |         2.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/gen_one_d.i_stream_fifo_jobs_oned/fifo_i/mem_q[6][length][63]_i_1_n_0                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               86 |            193 |         2.24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/gen_one_d.i_stream_fifo_jobs_oned/fifo_i/mem_q                                                                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               83 |            193 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/gen_one_d.i_stream_fifo_jobs_oned/fifo_i/mem_q[3][length][63]_i_1_n_0                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               92 |            193 |         2.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/dma_core_wrap_v_1/inst/i_dma_core_wrap_sv/i_dma_core_wrap/gen_one_d.i_stream_fifo_jobs_oned/fifo_i/mem_q[2][length][63]_i_1_n_0                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               93 |            193 |         2.08 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r                                                                                                                                                                          |                                                                                                                                                                                                                                         |               89 |            204 |         2.29 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal                                                                                                                                              |               58 |            218 |         3.76 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                           |               71 |            247 |         3.48 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_cpy_r                                                                                                                                                |                                                                                                                                                                                                                                         |               40 |            253 |         6.32 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/app_rd_data_valid                                                                                                                                                                      |                                                                                                                                                                                                                                         |               35 |            259 |         7.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |              107 |            327 |         3.06 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |               94 |            334 |         3.55 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/wren                                                                                                                                              |              102 |            358 |         3.51 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |              108 |            365 |         3.38 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                           |              106 |            376 |         3.55 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/S_AXI_RREADY_I                                                                                                                                                           | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/reset                                                                                                                                                    |               72 |            476 |         6.61 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |              153 |            500 |         3.27 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                |              108 |            510 |         4.72 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                         |               77 |            513 |         6.66 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/axi_cdc_v_0/inst/i_axi_cdc_sv/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_src_r/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                         |              148 |            513 |         3.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1570]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |               77 |            513 |         6.66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_cdc_v_0/inst/i_axi_cdc_sv/i_axi_cdc/i_axi_cdc_src/i_cdc_fifo_gray_dst_r/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q[id][0]_i_1__2_n_0                                                                              | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                            |              143 |            513 |         3.59 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/axi_cdc_v_0/inst/i_axi_cdc_sv/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_src_r/gen_sync[0].i_sync/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |              148 |            513 |         3.47 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |               91 |            514 |         5.65 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                                            |                                                                                                                                                                                                                                         |               91 |            514 |         5.65 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal                                                                                                                           |              116 |            522 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_cdc_v_0/inst/i_axi_cdc_sv/i_axi_cdc/i_axi_cdc_src/i_cdc_fifo_gray_dst_r/i_spill_register/spill_register_flushable_i/E[0]                                                                                                                  | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                            |              150 |            523 |         3.49 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               40 |            529 |        13.23 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               39 |            529 |        13.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/rd_addrb_incr                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               46 |            537 |        11.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/rd_addrb_incr_1                                                                 | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               45 |            540 |        12.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/rd_addrb_incr                                                                   | design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               45 |            542 |        12.04 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               46 |            544 |        11.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/rd_addrb_incr                                                                   | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               45 |            544 |        12.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               48 |            572 |        11.92 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              140 |            572 |         4.09 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r0                                                                                                                                                  |                                                                                                                                                                                                                                         |              124 |            576 |         4.65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                         |               96 |            577 |         6.01 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/axi_cdc_v_0/inst/i_axi_cdc_sv/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q[data][511]_i_1_n_0                                                                             | design_1_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |              175 |            577 |         3.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2112]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |               95 |            577 |         6.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_cdc_v_0/inst/i_axi_cdc_sv/i_axi_cdc/i_axi_cdc_src/i_cdc_fifo_gray_src_w/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                         |              171 |            577 |         3.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/axi_cdc_v_0/inst/i_axi_cdc_sv/i_axi_cdc/i_axi_cdc_src/i_cdc_fifo_gray_src_w/gen_sync[0].i_sync/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |              171 |            577 |         3.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_recv[0]                                                                         |              117 |            584 |         4.99 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/axi_cdc_v_0/inst/i_axi_cdc_sv/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/E[0]                                                                                                                  | design_1_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |              173 |            587 |         3.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_rd_addrb/rd_addrb_incr                                                                   | design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               48 |            598 |        12.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/rd_addrb_incr                                                                   | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               52 |            602 |        11.58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/rd_addrb_incr                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               49 |            604 |        12.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_rd_addrb/rd_addrb_incr_1                                                                 | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               49 |            606 |        12.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |               40 |            624 |        15.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |               40 |            624 |        15.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |               39 |            624 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |               39 |            624 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |               39 |            624 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |               42 |            672 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |               45 |            684 |        15.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |               45 |            684 |        15.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |               43 |            688 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |               43 |            688 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wdf_rdy_ns                                                                                                                                                                             |                                                                                                                                                                                                                                         |               48 |            768 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              905 |           4850 |         5.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              929 |           5834 |         6.28 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             2157 |          12356 |         5.73 |
+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


