Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,680
design__instance__area,12223.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0003871153458021581
power__switching__total,0.00006880626460770145
power__leakage__total,0.000001173211558125331
power__total,0.00045709480764344335
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25545813409918
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2569173557728657
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09902506872558273
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.06704270661723
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.099025
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.663511
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2610381706899115
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26030392467180974
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5878444564175833
timing__setup__ws__corner:nom_slow_1p08V_125C,10.203752798178435
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.587844
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.155468
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2574734942572047
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2581772646524186
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28087716281165764
timing__setup__ws__corner:nom_typ_1p20V_25C,10.754260009132695
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.280877
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.126303
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25545813409918
clock__skew__worst_setup,0.2569173557728657
timing__hold__ws,0.09902506872558273
timing__setup__ws,10.203752798178435
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.099025
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.155468
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,680
design__instance__area__stdcell,12223.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.422356
design__instance__utilization__stdcell,0.422356
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,4
design__instance__area__class:buffer,29.0304
design__instance__count__class:inverter,56
design__instance__area__class:inverter,379.21
design__instance__count__class:sequential_cell,110
design__instance__area__class:sequential_cell,5189.18
design__instance__count__class:multi_input_combinational_cell,276
design__instance__area__class:multi_input_combinational_cell,3120.77
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,215
design__instance__area__class:timing_repair_buffer,3340.31
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,13605.6
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,179
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,807
route__net__special,2
route__drc_errors__iter:0,242
route__wirelength__iter:0,14303
route__drc_errors__iter:1,71
route__wirelength__iter:1,14230
route__drc_errors__iter:2,66
route__wirelength__iter:2,14210
route__drc_errors__iter:3,11
route__wirelength__iter:3,14139
route__drc_errors__iter:4,0
route__wirelength__iter:4,14138
route__drc_errors,0
route__wirelength,14138
route__vias,3701
route__vias__singlecut,3701
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,371.125
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,124
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,124
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,124
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,124
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000182571
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000175568
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000481122
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000175568
design_powergrid__voltage__worst,0.0000175568
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000182571
design_powergrid__drop__worst__net:VPWR,0.0000182571
design_powergrid__voltage__worst__net:VGND,0.0000175568
design_powergrid__drop__worst__net:VGND,0.0000175568
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000055099999999999997612500080013120395960868336260318756103515625
ir__drop__worst,0.00001830000000000000097183545932910675446692039258778095245361328125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
