 
****************************************
Report : qor
Design : gcd
Version: O-2018.06-SP3
Date   : Wed Nov  7 21:24:58 2018
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              33.00
  Critical Path Length:          0.51
  Critical Path Slack:          -0.03
  Critical Path Clk Period:      0.50
  Total Negative Slack:         -0.79
  No. of Violating Paths:       32.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               9634
  Buf/Inv Cell Count:            1995
  Buf Cell Count:                 126
  Inv Cell Count:                1869
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      9468
  Sequential Cell Count:          166
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2883.944463
  Noncombinational Area:   207.986691
  Buf/Inv Area:            311.915518
  Total Buffer Area:            41.35
  Total Inverter Area:         270.56
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              3091.931154
  Design Area:            3091.931154


  Design Rules
  -----------------------------------
  Total Number of Nets:          9748
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhas209

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.89
  Logic Optimization:                113.77
  Mapping Optimization:             1088.11
  -----------------------------------------
  Overall Compile Time:             1300.46
  Overall Compile Wall Clock Time:   256.89

  --------------------------------------------------------------------

  Design  WNS: 0.03  TNS: 0.79  Number of Violating Paths: 32


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
