Analysis & Elaboration report for DE1_SoC
Mon Nov 27 15:49:10 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Failed - Mon Nov 27 15:49:10 2017           ;
; Quartus Prime Version         ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                 ; DE1_SoC                                     ;
; Top-level Entity Name         ; processor                                   ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; processor          ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Nov 27 15:49:00 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file processor.sv
    Info (12023): Found entity 1: processor File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/processor.sv Line: 1
    Info (12023): Found entity 2: processor_testbench File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/processor.sv Line: 139
Info (12021): Found 1 design units, including 1 entities, in source file se_26.sv
    Info (12023): Found entity 1: SE_26 File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/SE_26.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file se_19.sv
    Info (12023): Found entity 1: SE_19 File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/SE_19.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file decoder4_16.sv
    Info (12023): Found entity 1: decoder4_16 File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/decoder4_16.sv Line: 1
    Info (12023): Found entity 2: decoder4_16_testbench File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/decoder4_16.sv Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file decoder2_4.sv
    Info (12023): Found entity 1: decoder2_4 File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/decoder2_4.sv Line: 1
    Info (12023): Found entity 2: decoder2_4_testbench File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/decoder2_4.sv Line: 13
Info (12021): Found 2 design units, including 2 entities, in source file decoder1_2.sv
    Info (12023): Found entity 1: decoder1_2 File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/decoder1_2.sv Line: 1
    Info (12023): Found entity 2: decoder1_2_testbench File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/decoder1_2.sv Line: 12
Info (12021): Found 2 design units, including 2 entities, in source file and_or.sv
    Info (12023): Found entity 1: AND_OR File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/AND_OR.sv Line: 1
    Info (12023): Found entity 2: NAND_NOR File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/AND_OR.sv Line: 8
Info (12021): Found 0 design units, including 0 entities, in source file decoder5_32.v
Info (12021): Found 2 design units, including 2 entities, in source file decoder5_32.sv
    Info (12023): Found entity 1: decoder5_32 File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/decoder5_32.sv Line: 1
    Info (12023): Found entity 2: decoder5_32_testbench File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/decoder5_32.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1_multibits.sv
    Info (12023): Found entity 1: mux2_1_multibits File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux2_1_multibits.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file single_data_pass.sv
    Info (12023): Found entity 1: single_data_pass File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/single_data_pass.sv Line: 1
    Info (12023): Found entity 2: single_data_pass_testbench File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/single_data_pass.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file regstim.sv
    Info (12023): Found entity 1: regstim File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/regstim.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/regfile.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file mux32_1.sv
    Info (12023): Found entity 1: mux32_1 File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux32_1.sv Line: 1
    Info (12023): Found entity 2: mux32_1_testbench File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux32_1.sv Line: 13
Info (12021): Found 2 design units, including 2 entities, in source file mux16_1.sv
    Info (12023): Found entity 1: mux16_1 File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux16_1.sv Line: 1
    Info (12023): Found entity 2: mux16_1_testbench File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux16_1.sv Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file multiple_data_pass.sv
    Info (12023): Found entity 1: multiple_data_pass File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/multiple_data_pass.sv Line: 1
    Info (12023): Found entity 2: multiple_data_pass_testbench File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/multiple_data_pass.sv Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file multiplexor.sv
    Info (12023): Found entity 1: multiplexor File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/multiplexor.sv Line: 1
    Info (12023): Found entity 2: multiplexor_testbench File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/multiplexor.sv Line: 26
Info (12021): Found 4 design units, including 4 entities, in source file math.sv
    Info (12023): Found entity 1: mult File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/math.sv Line: 3
    Info (12023): Found entity 2: shifter File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/math.sv Line: 33
    Info (12023): Found entity 3: shifter_testbench File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/math.sv Line: 48
    Info (12023): Found entity 4: mult_testbench File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/math.sv Line: 68
Info (12021): Found 2 design units, including 2 entities, in source file instructmem.sv
    Info (12023): Found entity 1: instructmem File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/instructmem.sv Line: 24
    Info (12023): Found entity 2: instructmem_testbench File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/instructmem.sv Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file d_ff.sv
    Info (12023): Found entity 1: D_FF File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/D_FF.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file datamem.sv
    Info (12023): Found entity 1: datamem File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/datamem.sv Line: 12
    Info (12023): Found entity 2: datamem_testbench File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/datamem.sv Line: 70
Info (12021): Found 2 design units, including 2 entities, in source file clk_to_enable.sv
    Info (12023): Found entity 1: clk_to_enable File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/clk_to_enable.sv Line: 1
    Info (12023): Found entity 2: clk_to_enable_testbench File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/clk_to_enable.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file alustim.sv
    Info (12023): Found entity 1: alustim File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/alustim.sv Line: 20
Info (12021): Found 2 design units, including 2 entities, in source file mux2_1.sv
    Info (12023): Found entity 1: mux2_1 File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux2_1.sv Line: 1
    Info (12023): Found entity 2: mux2_1_testbench File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux2_1.sv Line: 8
Info (12021): Found 2 design units, including 2 entities, in source file mux4_1.sv
    Info (12023): Found entity 1: mux4_1 File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux4_1.sv Line: 1
    Info (12023): Found entity 2: mux4_1_testbench File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux4_1.sv Line: 12
Info (12021): Found 2 design units, including 2 entities, in source file add_subtr_unit.sv
    Info (12023): Found entity 1: add_subtr_unit File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/add_subtr_unit.sv Line: 1
    Info (12023): Found entity 2: add_subtr_unit_testbench File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/add_subtr_unit.sv Line: 15
Info (12021): Found 2 design units, including 2 entities, in source file mux8_1.sv
    Info (12023): Found entity 1: mux8_1 File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux8_1.sv Line: 1
    Info (12023): Found entity 2: mux8_1_testbench File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux8_1.sv Line: 12
Info (12021): Found 2 design units, including 2 entities, in source file single_alu.sv
    Info (12023): Found entity 1: single_alu File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/single_alu.sv Line: 1
    Info (12023): Found entity 2: single_alu_testbench File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/single_alu.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: pc File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/pc.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file shifter_left_2.sv
    Info (12023): Found entity 1: shifter_left_2 File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/shifter_left_2.sv Line: 1
    Info (12023): Found entity 2: shifter_left_2_testbench File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/shifter_left_2.sv Line: 14
Info (12021): Found 2 design units, including 2 entities, in source file se_to_shifter.sv
    Info (12023): Found entity 1: SE_to_shifter File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/SE_to_shifter.sv Line: 1
    Info (12023): Found entity 2: SE_to_shifter_testbench File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/SE_to_shifter.sv Line: 15
Info (12021): Found 2 design units, including 2 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/adder.sv Line: 1
    Info (12023): Found entity 2: adder_testbench File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/adder.sv Line: 9
Info (12021): Found 2 design units, including 2 entities, in source file pc_intromem_system.sv
    Info (12023): Found entity 1: PC_intromem_system File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/PC_intromem_system.sv Line: 1
    Info (12023): Found entity 2: PC_intromem_system_testbench File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/PC_intromem_system.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file countercontrolsystem.sv
    Info (12023): Found entity 1: flagStoredSystem File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/counterControlSystem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file se.sv
    Info (12023): Found entity 1: SE File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/SE.sv Line: 1
Warning (10229): Verilog HDL Expression warning at registerAluControlSystem.sv(168): truncated literal to match 5 bits File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv Line: 168
Info (12021): Found 1 design units, including 1 entities, in source file registeralucontrolsystem.sv
    Info (12023): Found entity 1: registerAluControlSystem File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file unsigned_se.sv
    Info (12023): Found entity 1: Unsigned_SE File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/Unsigned_SE.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ifid.sv
    Info (12023): Found entity 1: IFID File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/IFID.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mult_d_ff.sv
    Info (12023): Found entity 1: Mult_D_FF File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/Mult_D_FF.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ifex.sv
    Info (12023): Found entity 1: IFEX File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/IFEX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file exmem.sv
    Info (12023): Found entity 1: EXMEM File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/EXMEM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memwr.sv
    Info (12023): Found entity 1: MemWR File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/MemWR.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file forwardingunit.sv
    Info (12023): Found entity 1: forwardingUnit File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/forwardingUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4_1_multibits.sv
    Info (12023): Found entity 1: mux4_1_multibits File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux4_1_multibits.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flipclkcontrol.sv
    Info (12023): Found entity 1: flipClkControl File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/flipClkControl.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file branchzero.sv
    Info (12023): Found entity 1: branchZero File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/branchZero.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file branchcontrol.sv
    Info (12023): Found entity 1: branchControl File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/branchControl.sv Line: 1
Info (12127): Elaborating entity "processor" for the top level hierarchy
Info (12128): Elaborating entity "PC_intromem_system" for hierarchy "PC_intromem_system:instr_sources" File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/processor.sv Line: 52
Info (12128): Elaborating entity "pc" for hierarchy "PC_intromem_system:instr_sources|pc:program_counter" File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/PC_intromem_system.sv Line: 9
Info (12128): Elaborating entity "D_FF" for hierarchy "PC_intromem_system:instr_sources|pc:program_counter|D_FF:eapc[0].FF" File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/pc.sv Line: 9
Info (12128): Elaborating entity "mux2_1_multibits" for hierarchy "PC_intromem_system:instr_sources|mux2_1_multibits:pcinput" File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/PC_intromem_system.sv Line: 11
Info (12128): Elaborating entity "mux2_1" for hierarchy "PC_intromem_system:instr_sources|mux2_1_multibits:pcinput|mux2_1:eamux[0].multi_mux" File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux2_1_multibits.sv Line: 11
Info (12128): Elaborating entity "adder" for hierarchy "PC_intromem_system:instr_sources|adder:regular_add" File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/PC_intromem_system.sv Line: 13
Info (12128): Elaborating entity "alu" for hierarchy "PC_intromem_system:instr_sources|adder:regular_add|alu:add" File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/adder.sv Line: 5
Info (12128): Elaborating entity "single_alu" for hierarchy "PC_intromem_system:instr_sources|adder:regular_add|alu:add|single_alu:zero_bit" File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/alu.sv Line: 13
Info (12128): Elaborating entity "add_subtr_unit" for hierarchy "PC_intromem_system:instr_sources|adder:regular_add|alu:add|single_alu:zero_bit|add_subtr_unit:ad_sub_unit" File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/single_alu.sv Line: 9
Info (12128): Elaborating entity "mux8_1" for hierarchy "PC_intromem_system:instr_sources|adder:regular_add|alu:add|single_alu:zero_bit|mux8_1:alu_connect" File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/single_alu.sv Line: 17
Info (12128): Elaborating entity "mux4_1" for hierarchy "PC_intromem_system:instr_sources|adder:regular_add|alu:add|single_alu:zero_bit|mux8_1:alu_connect|mux4_1:m1" File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux8_1.sv Line: 7
Info (12128): Elaborating entity "instructmem" for hierarchy "PC_intromem_system:instr_sources|instructmem:to_instructmem" File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/PC_intromem_system.sv Line: 15
Warning (10175): Verilog HDL warning at instructmem.sv(31): ignoring unsupported system task File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/instructmem.sv Line: 31
Error (10170): Verilog HDL syntax error at test12_ToUpper.arm(105) near text: _. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/benchmarks/test12_ToUpper.arm Line: 105
Info (10648): Verilog HDL Display System Task info at instructmem.sv(50): Running benchmark:  File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/instructmem.sv Line: 50
Error (12152): Can't elaborate user hierarchy "PC_intromem_system:instr_sources|instructmem:to_instructmem" File: F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/PC_intromem_system.sv Line: 15
Info (144001): Generated suppressed messages file F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/output_files/DE1_SoC.map.smsg
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 2 warnings
    Error: Peak virtual memory: 673 megabytes
    Error: Processing ended: Mon Nov 27 15:49:10 2017
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:25


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/output_files/DE1_SoC.map.smsg.


