// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sw_pe_array_receive_match (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        matchs_0_V_dout,
        matchs_0_V_empty_n,
        matchs_0_V_read,
        matchs_1_V_dout,
        matchs_1_V_empty_n,
        matchs_1_V_read,
        matchs_2_V_dout,
        matchs_2_V_empty_n,
        matchs_2_V_read,
        matchs_3_V_dout,
        matchs_3_V_empty_n,
        matchs_3_V_read,
        matchs_4_V_dout,
        matchs_4_V_empty_n,
        matchs_4_V_read,
        matchs_5_V_dout,
        matchs_5_V_empty_n,
        matchs_5_V_read,
        matchs_6_V_dout,
        matchs_6_V_empty_n,
        matchs_6_V_read,
        matchs_7_V_dout,
        matchs_7_V_empty_n,
        matchs_7_V_read,
        matchs_8_V_dout,
        matchs_8_V_empty_n,
        matchs_8_V_read,
        matchs_9_V_dout,
        matchs_9_V_empty_n,
        matchs_9_V_read,
        peArr_blockMatchs_V_din,
        peArr_blockMatchs_V_full_n,
        peArr_blockMatchs_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 7'b1;
parameter    ap_ST_st2_fsm_1 = 7'b10;
parameter    ap_ST_st3_fsm_2 = 7'b100;
parameter    ap_ST_st4_fsm_3 = 7'b1000;
parameter    ap_ST_st5_fsm_4 = 7'b10000;
parameter    ap_ST_st6_fsm_5 = 7'b100000;
parameter    ap_ST_st7_fsm_6 = 7'b1000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv4_7 = 4'b111;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv8_9 = 8'b1001;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] matchs_0_V_dout;
input   matchs_0_V_empty_n;
output   matchs_0_V_read;
input  [31:0] matchs_1_V_dout;
input   matchs_1_V_empty_n;
output   matchs_1_V_read;
input  [31:0] matchs_2_V_dout;
input   matchs_2_V_empty_n;
output   matchs_2_V_read;
input  [31:0] matchs_3_V_dout;
input   matchs_3_V_empty_n;
output   matchs_3_V_read;
input  [31:0] matchs_4_V_dout;
input   matchs_4_V_empty_n;
output   matchs_4_V_read;
input  [31:0] matchs_5_V_dout;
input   matchs_5_V_empty_n;
output   matchs_5_V_read;
input  [31:0] matchs_6_V_dout;
input   matchs_6_V_empty_n;
output   matchs_6_V_read;
input  [31:0] matchs_7_V_dout;
input   matchs_7_V_empty_n;
output   matchs_7_V_read;
input  [31:0] matchs_8_V_dout;
input   matchs_8_V_empty_n;
output   matchs_8_V_read;
input  [31:0] matchs_9_V_dout;
input   matchs_9_V_empty_n;
output   matchs_9_V_read;
output  [31:0] peArr_blockMatchs_V_din;
input   peArr_blockMatchs_V_full_n;
output   peArr_blockMatchs_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg matchs_0_V_read;
reg matchs_1_V_read;
reg matchs_2_V_read;
reg matchs_3_V_read;
reg matchs_4_V_read;
reg matchs_5_V_read;
reg matchs_6_V_read;
reg matchs_7_V_read;
reg matchs_8_V_read;
reg matchs_9_V_read;
reg[31:0] peArr_blockMatchs_V_din;
reg peArr_blockMatchs_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm = 7'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_26;
wire   [2:0] matchBuf_addr_gep_fu_294_p3;
reg   [2:0] matchBuf_addr_reg_573;
reg    ap_sig_bdd_82;
reg   [7:0] j_load_reg_578;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_92;
wire   [3:0] tmp_42_fu_463_p1;
reg   [0:0] tmp_phi_fu_323_p20;
reg    ap_sig_bdd_173;
reg   [3:0] tmp_42_reg_584;
wire   [0:0] tmp_s_fu_467_p2;
reg   [0:0] tmp_s_reg_638;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_214;
wire   [2:0] i_fu_479_p2;
reg   [2:0] i_reg_645;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_223;
reg   [0:0] tmp_reg_320;
wire   [0:0] exitcond_i_fu_473_p2;
reg    ap_sig_bdd_306;
reg   [2:0] matchBuf_addr_1_reg_650;
wire   [0:0] tmp_36_fu_490_p2;
reg   [0:0] tmp_36_reg_705;
wire   [0:0] tmp_38_fu_496_p2;
reg   [0:0] tmp_38_reg_709;
wire   [2:0] l_1_fu_542_p2;
reg   [2:0] l_1_reg_716;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_358;
wire   [0:0] tmp_41_fu_553_p2;
wire   [0:0] exitcond_fu_536_p2;
reg    ap_sig_bdd_376;
reg   [2:0] matchBuf_address0;
reg    matchBuf_ce0;
reg    matchBuf_we0;
reg   [31:0] matchBuf_d0;
wire   [31:0] matchBuf_q0;
wire   [0:0] tmp_26_nbreadreq_fu_210_p3;
wire   [0:0] tmp_27_nbreadreq_fu_202_p3;
wire   [0:0] tmp_28_nbreadreq_fu_194_p3;
wire   [0:0] tmp_29_nbreadreq_fu_186_p3;
wire   [0:0] tmp_30_nbreadreq_fu_178_p3;
wire   [0:0] tmp_31_nbreadreq_fu_170_p3;
wire   [0:0] tmp_32_nbreadreq_fu_162_p3;
wire   [0:0] tmp_33_nbreadreq_fu_154_p3;
wire   [0:0] tmp_34_nbreadreq_fu_146_p3;
wire   [0:0] tmp_25_nbreadreq_fu_218_p3;
reg   [31:0] tmp_7_reg_356;
reg   [2:0] i_0_i_reg_382;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_434;
reg   [1:0] getPeMatchFlag_phi_fu_398_p6;
reg   [1:0] getPeMatchFlag_reg_393;
reg   [31:0] tmp_8_reg_409;
reg   [2:0] l_reg_435;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_460;
wire   [63:0] tmp_35_fu_485_p1;
wire   [63:0] tmp_39_fu_548_p1;
reg   [7:0] peOver_cnt_fu_134;
wire   [7:0] peOver_cnt_1_fu_502_p2;
reg   [7:0] j_fu_138;
wire   [7:0] j_1_fu_523_p3;
wire   [0:0] tmp_37_fu_513_p2;
wire   [7:0] j_2_fu_518_p2;
reg   [6:0] ap_NS_fsm;
reg    ap_sig_bdd_162;
reg    ap_sig_bdd_629;
reg    ap_sig_bdd_293;
reg    ap_sig_bdd_315;
reg    ap_sig_bdd_176;


sw_pe_array_proc_element_matchsBuf #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
matchBuf_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( matchBuf_address0 ),
    .ce0( matchBuf_ce0 ),
    .we0( matchBuf_we0 ),
    .d0( matchBuf_d0 ),
    .q0( matchBuf_q0 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ((~(ap_const_lv1_0 == tmp_36_reg_705) & ~(ap_const_lv1_0 == tmp_41_fu_553_p2)) | (~(ap_const_lv1_0 == tmp_41_fu_553_p2) & (ap_const_lv1_0 == tmp_38_reg_709)) | (~(ap_const_lv1_0 == tmp_41_fu_553_p2) & ~(ap_const_lv1_0 == exitcond_fu_536_p2))) & ~ap_sig_bdd_376)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & ~ap_sig_bdd_306 & ~(ap_const_lv1_0 == exitcond_i_fu_473_p2))) begin
        getPeMatchFlag_reg_393 <= ap_const_lv2_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == tmp_s_fu_467_p2))) begin
        getPeMatchFlag_reg_393 <= ap_const_lv2_2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_phi_fu_323_p20 == ap_const_lv1_0) & ~ap_sig_bdd_173)) begin
        getPeMatchFlag_reg_393 <= ap_const_lv2_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_s_fu_467_p2))) begin
        i_0_i_reg_382 <= ap_const_lv3_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        i_0_i_reg_382 <= i_reg_645;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~ap_sig_bdd_306 & (((ap_const_lv1_0 == tmp_reg_320) & ~(ap_const_lv1_0 == tmp_36_fu_490_p2)) | (~(ap_const_lv1_0 == tmp_s_reg_638) & ~(ap_const_lv1_0 == tmp_36_fu_490_p2)) | (~(ap_const_lv1_0 == exitcond_i_fu_473_p2) & ~(ap_const_lv1_0 == tmp_36_fu_490_p2))))) begin
        j_fu_138 <= j_1_fu_523_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_82)) begin
        j_fu_138 <= ap_const_lv8_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~ap_sig_bdd_306 & (((ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_36_fu_490_p2) & ~(ap_const_lv1_0 == tmp_38_fu_496_p2)) | (~(ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == tmp_36_fu_490_p2) & ~(ap_const_lv1_0 == tmp_38_fu_496_p2)) | (~(ap_const_lv1_0 == exitcond_i_fu_473_p2) & (ap_const_lv1_0 == tmp_36_fu_490_p2) & ~(ap_const_lv1_0 == tmp_38_fu_496_p2))))) begin
        l_reg_435 <= ap_const_lv3_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(peArr_blockMatchs_V_full_n == ap_const_logic_0))) begin
        l_reg_435 <= l_1_reg_716;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~ap_sig_bdd_306 & (((ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_36_fu_490_p2) & (ap_const_lv1_0 == tmp_38_fu_496_p2)) | (~(ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == tmp_36_fu_490_p2) & (ap_const_lv1_0 == tmp_38_fu_496_p2)) | (~(ap_const_lv1_0 == exitcond_i_fu_473_p2) & (ap_const_lv1_0 == tmp_36_fu_490_p2) & (ap_const_lv1_0 == tmp_38_fu_496_p2))))) begin
        peOver_cnt_fu_134 <= peOver_cnt_1_fu_502_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_82)) begin
        peOver_cnt_fu_134 <= ap_const_lv8_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_629) begin
        if ((tmp_42_fu_463_p1 == ap_const_lv4_0)) begin
            tmp_7_reg_356 <= matchs_0_V_dout;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_1)) begin
            tmp_7_reg_356 <= matchs_1_V_dout;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_2)) begin
            tmp_7_reg_356 <= matchs_2_V_dout;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_3)) begin
            tmp_7_reg_356 <= matchs_3_V_dout;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_4)) begin
            tmp_7_reg_356 <= matchs_4_V_dout;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_5)) begin
            tmp_7_reg_356 <= matchs_5_V_dout;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_6)) begin
            tmp_7_reg_356 <= matchs_6_V_dout;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_7)) begin
            tmp_7_reg_356 <= matchs_7_V_dout;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_8)) begin
            tmp_7_reg_356 <= matchs_8_V_dout;
        end else if (ap_sig_bdd_162) begin
            tmp_7_reg_356 <= matchs_9_V_dout;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_315) begin
        if ((ap_const_lv4_0 == tmp_42_reg_584)) begin
            tmp_8_reg_409 <= matchs_0_V_dout;
        end else if ((ap_const_lv4_1 == tmp_42_reg_584)) begin
            tmp_8_reg_409 <= matchs_1_V_dout;
        end else if ((ap_const_lv4_2 == tmp_42_reg_584)) begin
            tmp_8_reg_409 <= matchs_2_V_dout;
        end else if ((ap_const_lv4_3 == tmp_42_reg_584)) begin
            tmp_8_reg_409 <= matchs_3_V_dout;
        end else if ((ap_const_lv4_4 == tmp_42_reg_584)) begin
            tmp_8_reg_409 <= matchs_4_V_dout;
        end else if ((ap_const_lv4_5 == tmp_42_reg_584)) begin
            tmp_8_reg_409 <= matchs_5_V_dout;
        end else if ((ap_const_lv4_6 == tmp_42_reg_584)) begin
            tmp_8_reg_409 <= matchs_6_V_dout;
        end else if ((ap_const_lv4_7 == tmp_42_reg_584)) begin
            tmp_8_reg_409 <= matchs_7_V_dout;
        end else if ((ap_const_lv4_8 == tmp_42_reg_584)) begin
            tmp_8_reg_409 <= matchs_8_V_dout;
        end else if (ap_sig_bdd_293) begin
            tmp_8_reg_409 <= matchs_9_V_dout;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_176) begin
        if (ap_sig_bdd_162) begin
            tmp_reg_320 <= tmp_25_nbreadreq_fu_218_p3;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_8)) begin
            tmp_reg_320 <= tmp_34_nbreadreq_fu_146_p3;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_7)) begin
            tmp_reg_320 <= tmp_33_nbreadreq_fu_154_p3;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_6)) begin
            tmp_reg_320 <= tmp_32_nbreadreq_fu_162_p3;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_5)) begin
            tmp_reg_320 <= tmp_31_nbreadreq_fu_170_p3;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_4)) begin
            tmp_reg_320 <= tmp_30_nbreadreq_fu_178_p3;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_3)) begin
            tmp_reg_320 <= tmp_29_nbreadreq_fu_186_p3;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_2)) begin
            tmp_reg_320 <= tmp_28_nbreadreq_fu_194_p3;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_1)) begin
            tmp_reg_320 <= tmp_27_nbreadreq_fu_202_p3;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_0)) begin
            tmp_reg_320 <= tmp_26_nbreadreq_fu_210_p3;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & ~ap_sig_bdd_306)) begin
        i_reg_645 <= i_fu_479_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_bdd_173)) begin
        j_load_reg_578 <= j_fu_138;
        tmp_42_reg_584 <= tmp_42_fu_463_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_lv1_0 == tmp_36_reg_705) & ~ap_sig_bdd_376 & ~(ap_const_lv1_0 == tmp_38_reg_709))) begin
        l_1_reg_716 <= l_1_fu_542_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == exitcond_i_fu_473_p2) & ~ap_sig_bdd_306)) begin
        matchBuf_addr_1_reg_650 <= tmp_35_fu_485_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~ap_sig_bdd_306 & ((ap_const_lv1_0 == tmp_reg_320) | ~(ap_const_lv1_0 == tmp_s_reg_638) | ~(ap_const_lv1_0 == exitcond_i_fu_473_p2)))) begin
        tmp_36_reg_705 <= tmp_36_fu_490_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~ap_sig_bdd_306 & (((ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_36_fu_490_p2)) | (~(ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == tmp_36_fu_490_p2)) | (~(ap_const_lv1_0 == exitcond_i_fu_473_p2) & (ap_const_lv1_0 == tmp_36_fu_490_p2))))) begin
        tmp_38_reg_709 <= tmp_38_fu_496_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        tmp_s_reg_638 <= tmp_s_fu_467_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or tmp_36_reg_705 or tmp_38_reg_709 or ap_sig_cseq_ST_st6_fsm_5 or tmp_41_fu_553_p2 or exitcond_fu_536_p2 or ap_sig_bdd_376)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ((~(ap_const_lv1_0 == tmp_36_reg_705) & ~(ap_const_lv1_0 == tmp_41_fu_553_p2)) | (~(ap_const_lv1_0 == tmp_41_fu_553_p2) & (ap_const_lv1_0 == tmp_38_reg_709)) | (~(ap_const_lv1_0 == tmp_41_fu_553_p2) & ~(ap_const_lv1_0 == exitcond_fu_536_p2))) & ~ap_sig_bdd_376))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (tmp_36_reg_705 or tmp_38_reg_709 or ap_sig_cseq_ST_st6_fsm_5 or tmp_41_fu_553_p2 or exitcond_fu_536_p2 or ap_sig_bdd_376)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ((~(ap_const_lv1_0 == tmp_36_reg_705) & ~(ap_const_lv1_0 == tmp_41_fu_553_p2)) | (~(ap_const_lv1_0 == tmp_41_fu_553_p2) & (ap_const_lv1_0 == tmp_38_reg_709)) | (~(ap_const_lv1_0 == tmp_41_fu_553_p2) & ~(ap_const_lv1_0 == exitcond_fu_536_p2))) & ~ap_sig_bdd_376)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_26)
begin
    if (ap_sig_bdd_26) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_92)
begin
    if (ap_sig_bdd_92) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_214)
begin
    if (ap_sig_bdd_214) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_223)
begin
    if (ap_sig_bdd_223) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_434)
begin
    if (ap_sig_bdd_434) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_358)
begin
    if (ap_sig_bdd_358) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st7_fsm_6 assign process. ///
always @ (ap_sig_bdd_460)
begin
    if (ap_sig_bdd_460) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

/// getPeMatchFlag_phi_fu_398_p6 assign process. ///
always @ (tmp_s_reg_638 or ap_sig_cseq_ST_st4_fsm_3 or tmp_reg_320 or exitcond_i_fu_473_p2 or getPeMatchFlag_reg_393)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & ~(ap_const_lv1_0 == exitcond_i_fu_473_p2))) begin
        getPeMatchFlag_phi_fu_398_p6 = ap_const_lv2_1;
    end else begin
        getPeMatchFlag_phi_fu_398_p6 = getPeMatchFlag_reg_393;
    end
end

/// matchBuf_address0 assign process. ///
always @ (matchBuf_addr_reg_573 or ap_sig_cseq_ST_st3_fsm_2 or matchBuf_addr_1_reg_650 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st5_fsm_4 or tmp_39_fu_548_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        matchBuf_address0 = matchBuf_addr_1_reg_650;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        matchBuf_address0 = matchBuf_addr_reg_573;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        matchBuf_address0 = tmp_39_fu_548_p1;
    end else begin
        matchBuf_address0 = 'bx;
    end
end

/// matchBuf_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_bdd_376 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~ap_sig_bdd_376) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4))) begin
        matchBuf_ce0 = ap_const_logic_1;
    end else begin
        matchBuf_ce0 = ap_const_logic_0;
    end
end

/// matchBuf_d0 assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2 or tmp_7_reg_356 or ap_sig_cseq_ST_st5_fsm_4 or tmp_8_reg_409)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        matchBuf_d0 = tmp_8_reg_409;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        matchBuf_d0 = tmp_7_reg_356;
    end else begin
        matchBuf_d0 = 'bx;
    end
end

/// matchBuf_we0 assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4))) begin
        matchBuf_we0 = ap_const_logic_1;
    end else begin
        matchBuf_we0 = ap_const_logic_0;
    end
end

/// matchs_0_V_read assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_42_fu_463_p1 or tmp_phi_fu_323_p20 or ap_sig_bdd_173 or tmp_42_reg_584 or tmp_s_reg_638 or ap_sig_cseq_ST_st4_fsm_3 or tmp_reg_320 or exitcond_i_fu_473_p2 or ap_sig_bdd_306)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_323_p20 == ap_const_lv1_0) & (tmp_42_fu_463_p1 == ap_const_lv4_0) & ~ap_sig_bdd_173) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == exitcond_i_fu_473_p2) & (ap_const_lv4_0 == tmp_42_reg_584) & ~ap_sig_bdd_306))) begin
        matchs_0_V_read = ap_const_logic_1;
    end else begin
        matchs_0_V_read = ap_const_logic_0;
    end
end

/// matchs_1_V_read assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_42_fu_463_p1 or tmp_phi_fu_323_p20 or ap_sig_bdd_173 or tmp_42_reg_584 or tmp_s_reg_638 or ap_sig_cseq_ST_st4_fsm_3 or tmp_reg_320 or exitcond_i_fu_473_p2 or ap_sig_bdd_306)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_323_p20 == ap_const_lv1_0) & (tmp_42_fu_463_p1 == ap_const_lv4_1) & ~ap_sig_bdd_173) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == exitcond_i_fu_473_p2) & (ap_const_lv4_1 == tmp_42_reg_584) & ~ap_sig_bdd_306))) begin
        matchs_1_V_read = ap_const_logic_1;
    end else begin
        matchs_1_V_read = ap_const_logic_0;
    end
end

/// matchs_2_V_read assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_42_fu_463_p1 or tmp_phi_fu_323_p20 or ap_sig_bdd_173 or tmp_42_reg_584 or tmp_s_reg_638 or ap_sig_cseq_ST_st4_fsm_3 or tmp_reg_320 or exitcond_i_fu_473_p2 or ap_sig_bdd_306)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_323_p20 == ap_const_lv1_0) & (tmp_42_fu_463_p1 == ap_const_lv4_2) & ~ap_sig_bdd_173) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == exitcond_i_fu_473_p2) & (ap_const_lv4_2 == tmp_42_reg_584) & ~ap_sig_bdd_306))) begin
        matchs_2_V_read = ap_const_logic_1;
    end else begin
        matchs_2_V_read = ap_const_logic_0;
    end
end

/// matchs_3_V_read assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_42_fu_463_p1 or tmp_phi_fu_323_p20 or ap_sig_bdd_173 or tmp_42_reg_584 or tmp_s_reg_638 or ap_sig_cseq_ST_st4_fsm_3 or tmp_reg_320 or exitcond_i_fu_473_p2 or ap_sig_bdd_306)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_323_p20 == ap_const_lv1_0) & (tmp_42_fu_463_p1 == ap_const_lv4_3) & ~ap_sig_bdd_173) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == exitcond_i_fu_473_p2) & (ap_const_lv4_3 == tmp_42_reg_584) & ~ap_sig_bdd_306))) begin
        matchs_3_V_read = ap_const_logic_1;
    end else begin
        matchs_3_V_read = ap_const_logic_0;
    end
end

/// matchs_4_V_read assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_42_fu_463_p1 or tmp_phi_fu_323_p20 or ap_sig_bdd_173 or tmp_42_reg_584 or tmp_s_reg_638 or ap_sig_cseq_ST_st4_fsm_3 or tmp_reg_320 or exitcond_i_fu_473_p2 or ap_sig_bdd_306)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_323_p20 == ap_const_lv1_0) & (tmp_42_fu_463_p1 == ap_const_lv4_4) & ~ap_sig_bdd_173) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == exitcond_i_fu_473_p2) & (ap_const_lv4_4 == tmp_42_reg_584) & ~ap_sig_bdd_306))) begin
        matchs_4_V_read = ap_const_logic_1;
    end else begin
        matchs_4_V_read = ap_const_logic_0;
    end
end

/// matchs_5_V_read assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_42_fu_463_p1 or tmp_phi_fu_323_p20 or ap_sig_bdd_173 or tmp_42_reg_584 or tmp_s_reg_638 or ap_sig_cseq_ST_st4_fsm_3 or tmp_reg_320 or exitcond_i_fu_473_p2 or ap_sig_bdd_306)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_323_p20 == ap_const_lv1_0) & (tmp_42_fu_463_p1 == ap_const_lv4_5) & ~ap_sig_bdd_173) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == exitcond_i_fu_473_p2) & (ap_const_lv4_5 == tmp_42_reg_584) & ~ap_sig_bdd_306))) begin
        matchs_5_V_read = ap_const_logic_1;
    end else begin
        matchs_5_V_read = ap_const_logic_0;
    end
end

/// matchs_6_V_read assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_42_fu_463_p1 or tmp_phi_fu_323_p20 or ap_sig_bdd_173 or tmp_42_reg_584 or tmp_s_reg_638 or ap_sig_cseq_ST_st4_fsm_3 or tmp_reg_320 or exitcond_i_fu_473_p2 or ap_sig_bdd_306)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_323_p20 == ap_const_lv1_0) & (tmp_42_fu_463_p1 == ap_const_lv4_6) & ~ap_sig_bdd_173) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == exitcond_i_fu_473_p2) & (ap_const_lv4_6 == tmp_42_reg_584) & ~ap_sig_bdd_306))) begin
        matchs_6_V_read = ap_const_logic_1;
    end else begin
        matchs_6_V_read = ap_const_logic_0;
    end
end

/// matchs_7_V_read assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_42_fu_463_p1 or tmp_phi_fu_323_p20 or ap_sig_bdd_173 or tmp_42_reg_584 or tmp_s_reg_638 or ap_sig_cseq_ST_st4_fsm_3 or tmp_reg_320 or exitcond_i_fu_473_p2 or ap_sig_bdd_306)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_323_p20 == ap_const_lv1_0) & (tmp_42_fu_463_p1 == ap_const_lv4_7) & ~ap_sig_bdd_173) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == exitcond_i_fu_473_p2) & (ap_const_lv4_7 == tmp_42_reg_584) & ~ap_sig_bdd_306))) begin
        matchs_7_V_read = ap_const_logic_1;
    end else begin
        matchs_7_V_read = ap_const_logic_0;
    end
end

/// matchs_8_V_read assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_42_fu_463_p1 or tmp_phi_fu_323_p20 or ap_sig_bdd_173 or tmp_42_reg_584 or tmp_s_reg_638 or ap_sig_cseq_ST_st4_fsm_3 or tmp_reg_320 or exitcond_i_fu_473_p2 or ap_sig_bdd_306)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_42_fu_463_p1 == ap_const_lv4_8) & ~(tmp_phi_fu_323_p20 == ap_const_lv1_0) & ~ap_sig_bdd_173) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_lv4_8 == tmp_42_reg_584) & ~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == exitcond_i_fu_473_p2) & ~ap_sig_bdd_306))) begin
        matchs_8_V_read = ap_const_logic_1;
    end else begin
        matchs_8_V_read = ap_const_logic_0;
    end
end

/// matchs_9_V_read assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_42_fu_463_p1 or tmp_phi_fu_323_p20 or ap_sig_bdd_173 or tmp_42_reg_584 or tmp_s_reg_638 or ap_sig_cseq_ST_st4_fsm_3 or tmp_reg_320 or exitcond_i_fu_473_p2 or ap_sig_bdd_306)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_323_p20 == ap_const_lv1_0) & ~(tmp_42_fu_463_p1 == ap_const_lv4_8) & ~(tmp_42_fu_463_p1 == ap_const_lv4_7) & ~(tmp_42_fu_463_p1 == ap_const_lv4_6) & ~(tmp_42_fu_463_p1 == ap_const_lv4_5) & ~(tmp_42_fu_463_p1 == ap_const_lv4_4) & ~(tmp_42_fu_463_p1 == ap_const_lv4_3) & ~(tmp_42_fu_463_p1 == ap_const_lv4_2) & ~(tmp_42_fu_463_p1 == ap_const_lv4_1) & ~(tmp_42_fu_463_p1 == ap_const_lv4_0) & ~ap_sig_bdd_173) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == exitcond_i_fu_473_p2) & ~(ap_const_lv4_8 == tmp_42_reg_584) & ~(ap_const_lv4_7 == tmp_42_reg_584) & ~(ap_const_lv4_6 == tmp_42_reg_584) & ~(ap_const_lv4_5 == tmp_42_reg_584) & ~(ap_const_lv4_4 == tmp_42_reg_584) & ~(ap_const_lv4_3 == tmp_42_reg_584) & ~(ap_const_lv4_2 == tmp_42_reg_584) & ~(ap_const_lv4_1 == tmp_42_reg_584) & ~(ap_const_lv4_0 == tmp_42_reg_584) & ~ap_sig_bdd_306))) begin
        matchs_9_V_read = ap_const_logic_1;
    end else begin
        matchs_9_V_read = ap_const_logic_0;
    end
end

/// peArr_blockMatchs_V_din assign process. ///
always @ (peArr_blockMatchs_V_full_n or tmp_36_reg_705 or tmp_38_reg_709 or ap_sig_cseq_ST_st6_fsm_5 or tmp_41_fu_553_p2 or exitcond_fu_536_p2 or ap_sig_bdd_376 or matchBuf_q0 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(peArr_blockMatchs_V_full_n == ap_const_logic_0))) begin
        peArr_blockMatchs_V_din = matchBuf_q0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ((~(ap_const_lv1_0 == tmp_36_reg_705) & ~(ap_const_lv1_0 == tmp_41_fu_553_p2)) | (~(ap_const_lv1_0 == tmp_41_fu_553_p2) & (ap_const_lv1_0 == tmp_38_reg_709)) | (~(ap_const_lv1_0 == tmp_41_fu_553_p2) & ~(ap_const_lv1_0 == exitcond_fu_536_p2))) & ~ap_sig_bdd_376)) begin
        peArr_blockMatchs_V_din = ap_const_lv32_FFFFFFFF;
    end else begin
        peArr_blockMatchs_V_din = 'bx;
    end
end

/// peArr_blockMatchs_V_write assign process. ///
always @ (peArr_blockMatchs_V_full_n or tmp_36_reg_705 or tmp_38_reg_709 or ap_sig_cseq_ST_st6_fsm_5 or tmp_41_fu_553_p2 or exitcond_fu_536_p2 or ap_sig_bdd_376 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(peArr_blockMatchs_V_full_n == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ((~(ap_const_lv1_0 == tmp_36_reg_705) & ~(ap_const_lv1_0 == tmp_41_fu_553_p2)) | (~(ap_const_lv1_0 == tmp_41_fu_553_p2) & (ap_const_lv1_0 == tmp_38_reg_709)) | (~(ap_const_lv1_0 == tmp_41_fu_553_p2) & ~(ap_const_lv1_0 == exitcond_fu_536_p2))) & ~ap_sig_bdd_376))) begin
        peArr_blockMatchs_V_write = ap_const_logic_1;
    end else begin
        peArr_blockMatchs_V_write = ap_const_logic_0;
    end
end

/// tmp_phi_fu_323_p20 assign process. ///
always @ (matchs_0_V_empty_n or matchs_1_V_empty_n or matchs_2_V_empty_n or matchs_3_V_empty_n or matchs_4_V_empty_n or matchs_5_V_empty_n or matchs_6_V_empty_n or matchs_7_V_empty_n or matchs_8_V_empty_n or matchs_9_V_empty_n or ap_sig_cseq_ST_st2_fsm_1 or tmp_42_fu_463_p1 or ap_sig_bdd_162)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        if (ap_sig_bdd_162) begin
            tmp_phi_fu_323_p20 = matchs_9_V_empty_n;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_8)) begin
            tmp_phi_fu_323_p20 = matchs_8_V_empty_n;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_7)) begin
            tmp_phi_fu_323_p20 = matchs_7_V_empty_n;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_6)) begin
            tmp_phi_fu_323_p20 = matchs_6_V_empty_n;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_5)) begin
            tmp_phi_fu_323_p20 = matchs_5_V_empty_n;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_4)) begin
            tmp_phi_fu_323_p20 = matchs_4_V_empty_n;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_3)) begin
            tmp_phi_fu_323_p20 = matchs_3_V_empty_n;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_2)) begin
            tmp_phi_fu_323_p20 = matchs_2_V_empty_n;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_1)) begin
            tmp_phi_fu_323_p20 = matchs_1_V_empty_n;
        end else if ((tmp_42_fu_463_p1 == ap_const_lv4_0)) begin
            tmp_phi_fu_323_p20 = matchs_0_V_empty_n;
        end else begin
            tmp_phi_fu_323_p20 = 'bx;
        end
    end else begin
        tmp_phi_fu_323_p20 = 'bx;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or peArr_blockMatchs_V_full_n or ap_sig_bdd_82 or tmp_phi_fu_323_p20 or ap_sig_bdd_173 or tmp_s_reg_638 or tmp_reg_320 or exitcond_i_fu_473_p2 or ap_sig_bdd_306 or tmp_36_reg_705 or tmp_38_reg_709 or tmp_41_fu_553_p2 or exitcond_fu_536_p2 or ap_sig_bdd_376)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_82) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if ((~(tmp_phi_fu_323_p20 == ap_const_lv1_0) & ~ap_sig_bdd_173)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else if (((tmp_phi_fu_323_p20 == ap_const_lv1_0) & ~ap_sig_bdd_173)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            if ((~ap_sig_bdd_306 & ((ap_const_lv1_0 == tmp_reg_320) | ~(ap_const_lv1_0 == tmp_s_reg_638) | ~(ap_const_lv1_0 == exitcond_i_fu_473_p2)))) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else if ((~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == exitcond_i_fu_473_p2) & ~ap_sig_bdd_306)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st6_fsm_5 : 
        begin
            if ((((~(ap_const_lv1_0 == tmp_36_reg_705) & ~(ap_const_lv1_0 == tmp_41_fu_553_p2)) | (~(ap_const_lv1_0 == tmp_41_fu_553_p2) & (ap_const_lv1_0 == tmp_38_reg_709)) | (~(ap_const_lv1_0 == tmp_41_fu_553_p2) & ~(ap_const_lv1_0 == exitcond_fu_536_p2))) & ~ap_sig_bdd_376)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else if ((~ap_sig_bdd_376 & ((~(ap_const_lv1_0 == tmp_36_reg_705) & (ap_const_lv1_0 == tmp_41_fu_553_p2)) | ((ap_const_lv1_0 == tmp_41_fu_553_p2) & (ap_const_lv1_0 == tmp_38_reg_709)) | ((ap_const_lv1_0 == tmp_41_fu_553_p2) & ~(ap_const_lv1_0 == exitcond_fu_536_p2))))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else if (((ap_const_lv1_0 == tmp_36_reg_705) & (ap_const_lv1_0 == exitcond_fu_536_p2) & ~ap_sig_bdd_376 & ~(ap_const_lv1_0 == tmp_38_reg_709))) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st7_fsm_6 : 
        begin
            if (~(peArr_blockMatchs_V_full_n == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


/// ap_sig_bdd_162 assign process. ///
always @ (tmp_42_fu_463_p1)
begin
    ap_sig_bdd_162 = (~(tmp_42_fu_463_p1 == ap_const_lv4_8) & ~(tmp_42_fu_463_p1 == ap_const_lv4_7) & ~(tmp_42_fu_463_p1 == ap_const_lv4_6) & ~(tmp_42_fu_463_p1 == ap_const_lv4_5) & ~(tmp_42_fu_463_p1 == ap_const_lv4_4) & ~(tmp_42_fu_463_p1 == ap_const_lv4_3) & ~(tmp_42_fu_463_p1 == ap_const_lv4_2) & ~(tmp_42_fu_463_p1 == ap_const_lv4_1) & ~(tmp_42_fu_463_p1 == ap_const_lv4_0));
end

/// ap_sig_bdd_173 assign process. ///
always @ (matchs_0_V_empty_n or matchs_1_V_empty_n or matchs_2_V_empty_n or matchs_3_V_empty_n or matchs_4_V_empty_n or matchs_5_V_empty_n or matchs_6_V_empty_n or matchs_7_V_empty_n or matchs_8_V_empty_n or matchs_9_V_empty_n or tmp_42_fu_463_p1 or tmp_phi_fu_323_p20)
begin
    ap_sig_bdd_173 = (((matchs_8_V_empty_n == ap_const_logic_0) & (tmp_42_fu_463_p1 == ap_const_lv4_8) & ~(tmp_phi_fu_323_p20 == ap_const_lv1_0)) | (~(tmp_phi_fu_323_p20 == ap_const_lv1_0) & (matchs_7_V_empty_n == ap_const_logic_0) & (tmp_42_fu_463_p1 == ap_const_lv4_7)) | (~(tmp_phi_fu_323_p20 == ap_const_lv1_0) & (matchs_6_V_empty_n == ap_const_logic_0) & (tmp_42_fu_463_p1 == ap_const_lv4_6)) | (~(tmp_phi_fu_323_p20 == ap_const_lv1_0) & (matchs_5_V_empty_n == ap_const_logic_0) & (tmp_42_fu_463_p1 == ap_const_lv4_5)) | (~(tmp_phi_fu_323_p20 == ap_const_lv1_0) & (matchs_4_V_empty_n == ap_const_logic_0) & (tmp_42_fu_463_p1 == ap_const_lv4_4)) | (~(tmp_phi_fu_323_p20 == ap_const_lv1_0) & (matchs_3_V_empty_n == ap_const_logic_0) & (tmp_42_fu_463_p1 == ap_const_lv4_3)) | (~(tmp_phi_fu_323_p20 == ap_const_lv1_0) & (matchs_2_V_empty_n == ap_const_logic_0) & (tmp_42_fu_463_p1 == ap_const_lv4_2)) | (~(tmp_phi_fu_323_p20 == ap_const_lv1_0) & (matchs_1_V_empty_n == ap_const_logic_0) & (tmp_42_fu_463_p1 == ap_const_lv4_1)) | (~(tmp_phi_fu_323_p20 == ap_const_lv1_0) & (matchs_0_V_empty_n == ap_const_logic_0) & (tmp_42_fu_463_p1 == ap_const_lv4_0)) | (~(tmp_phi_fu_323_p20 == ap_const_lv1_0) & (matchs_9_V_empty_n == ap_const_logic_0) & ~(tmp_42_fu_463_p1 == ap_const_lv4_8) & ~(tmp_42_fu_463_p1 == ap_const_lv4_7) & ~(tmp_42_fu_463_p1 == ap_const_lv4_6) & ~(tmp_42_fu_463_p1 == ap_const_lv4_5) & ~(tmp_42_fu_463_p1 == ap_const_lv4_4) & ~(tmp_42_fu_463_p1 == ap_const_lv4_3) & ~(tmp_42_fu_463_p1 == ap_const_lv4_2) & ~(tmp_42_fu_463_p1 == ap_const_lv4_1) & ~(tmp_42_fu_463_p1 == ap_const_lv4_0)));
end

/// ap_sig_bdd_176 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_sig_bdd_173)
begin
    ap_sig_bdd_176 = ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_bdd_173);
end

/// ap_sig_bdd_214 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_214 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_223 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_223 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_26 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_26 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_293 assign process. ///
always @ (tmp_42_reg_584)
begin
    ap_sig_bdd_293 = (~(ap_const_lv4_8 == tmp_42_reg_584) & ~(ap_const_lv4_7 == tmp_42_reg_584) & ~(ap_const_lv4_6 == tmp_42_reg_584) & ~(ap_const_lv4_5 == tmp_42_reg_584) & ~(ap_const_lv4_4 == tmp_42_reg_584) & ~(ap_const_lv4_3 == tmp_42_reg_584) & ~(ap_const_lv4_2 == tmp_42_reg_584) & ~(ap_const_lv4_1 == tmp_42_reg_584) & ~(ap_const_lv4_0 == tmp_42_reg_584));
end

/// ap_sig_bdd_306 assign process. ///
always @ (matchs_0_V_empty_n or matchs_1_V_empty_n or matchs_2_V_empty_n or matchs_3_V_empty_n or matchs_4_V_empty_n or matchs_5_V_empty_n or matchs_6_V_empty_n or matchs_7_V_empty_n or matchs_8_V_empty_n or matchs_9_V_empty_n or tmp_42_reg_584 or tmp_s_reg_638 or tmp_reg_320 or exitcond_i_fu_473_p2)
begin
    ap_sig_bdd_306 = (((matchs_8_V_empty_n == ap_const_logic_0) & (ap_const_lv4_8 == tmp_42_reg_584) & ~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == exitcond_i_fu_473_p2)) | ((matchs_7_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == exitcond_i_fu_473_p2) & (ap_const_lv4_7 == tmp_42_reg_584)) | ((matchs_6_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == exitcond_i_fu_473_p2) & (ap_const_lv4_6 == tmp_42_reg_584)) | ((matchs_5_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == exitcond_i_fu_473_p2) & (ap_const_lv4_5 == tmp_42_reg_584)) | ((matchs_4_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == exitcond_i_fu_473_p2) & (ap_const_lv4_4 == tmp_42_reg_584)) | ((matchs_3_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == exitcond_i_fu_473_p2) & (ap_const_lv4_3 == tmp_42_reg_584)) | ((matchs_2_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == exitcond_i_fu_473_p2) & (ap_const_lv4_2 == tmp_42_reg_584)) | ((matchs_1_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == exitcond_i_fu_473_p2) & (ap_const_lv4_1 == tmp_42_reg_584)) | ((matchs_0_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == exitcond_i_fu_473_p2) & (ap_const_lv4_0 == tmp_42_reg_584)) | ((matchs_9_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == exitcond_i_fu_473_p2) & ~(ap_const_lv4_8 == tmp_42_reg_584) & ~(ap_const_lv4_7 == tmp_42_reg_584) & ~(ap_const_lv4_6 == tmp_42_reg_584) & ~(ap_const_lv4_5 == tmp_42_reg_584) & ~(ap_const_lv4_4 == tmp_42_reg_584) & ~(ap_const_lv4_3 == tmp_42_reg_584) & ~(ap_const_lv4_2 == tmp_42_reg_584) & ~(ap_const_lv4_1 == tmp_42_reg_584) & ~(ap_const_lv4_0 == tmp_42_reg_584)));
end

/// ap_sig_bdd_315 assign process. ///
always @ (tmp_s_reg_638 or ap_sig_cseq_ST_st4_fsm_3 or tmp_reg_320 or exitcond_i_fu_473_p2 or ap_sig_bdd_306)
begin
    ap_sig_bdd_315 = ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_reg_320) & (ap_const_lv1_0 == tmp_s_reg_638) & (ap_const_lv1_0 == exitcond_i_fu_473_p2) & ~ap_sig_bdd_306);
end

/// ap_sig_bdd_358 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_358 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_376 assign process. ///
always @ (peArr_blockMatchs_V_full_n or tmp_36_reg_705 or tmp_38_reg_709 or tmp_41_fu_553_p2 or exitcond_fu_536_p2)
begin
    ap_sig_bdd_376 = ((peArr_blockMatchs_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == tmp_36_reg_705) & ~(ap_const_lv1_0 == tmp_41_fu_553_p2)) | (~(ap_const_lv1_0 == tmp_41_fu_553_p2) & (ap_const_lv1_0 == tmp_38_reg_709)) | (~(ap_const_lv1_0 == tmp_41_fu_553_p2) & ~(ap_const_lv1_0 == exitcond_fu_536_p2))));
end

/// ap_sig_bdd_434 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_434 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_460 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_460 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_629 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_phi_fu_323_p20 or ap_sig_bdd_173)
begin
    ap_sig_bdd_629 = ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_323_p20 == ap_const_lv1_0) & ~ap_sig_bdd_173);
end

/// ap_sig_bdd_82 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_82 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_92 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_92 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end
assign exitcond_fu_536_p2 = (l_reg_435 == ap_const_lv3_5? 1'b1: 1'b0);
assign exitcond_i_fu_473_p2 = (i_0_i_reg_382 == ap_const_lv3_4? 1'b1: 1'b0);
assign i_fu_479_p2 = (i_0_i_reg_382 + ap_const_lv3_1);
assign j_1_fu_523_p3 = ((tmp_37_fu_513_p2)? ap_const_lv8_0: j_2_fu_518_p2);
assign j_2_fu_518_p2 = (j_load_reg_578 + ap_const_lv8_1);
assign l_1_fu_542_p2 = (l_reg_435 + ap_const_lv3_1);
assign matchBuf_addr_gep_fu_294_p3 = ap_const_lv64_0;
assign peOver_cnt_1_fu_502_p2 = (peOver_cnt_fu_134 + ap_const_lv8_1);
assign tmp_25_nbreadreq_fu_218_p3 = matchs_9_V_empty_n;
assign tmp_26_nbreadreq_fu_210_p3 = matchs_0_V_empty_n;
assign tmp_27_nbreadreq_fu_202_p3 = matchs_1_V_empty_n;
assign tmp_28_nbreadreq_fu_194_p3 = matchs_2_V_empty_n;
assign tmp_29_nbreadreq_fu_186_p3 = matchs_3_V_empty_n;
assign tmp_30_nbreadreq_fu_178_p3 = matchs_4_V_empty_n;
assign tmp_31_nbreadreq_fu_170_p3 = matchs_5_V_empty_n;
assign tmp_32_nbreadreq_fu_162_p3 = matchs_6_V_empty_n;
assign tmp_33_nbreadreq_fu_154_p3 = matchs_7_V_empty_n;
assign tmp_34_nbreadreq_fu_146_p3 = matchs_8_V_empty_n;
assign tmp_35_fu_485_p1 = i_fu_479_p2;
assign tmp_36_fu_490_p2 = (getPeMatchFlag_phi_fu_398_p6 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_37_fu_513_p2 = ($signed(j_load_reg_578) > $signed(8'b1001)? 1'b1: 1'b0);
assign tmp_38_fu_496_p2 = (getPeMatchFlag_phi_fu_398_p6 == ap_const_lv2_1? 1'b1: 1'b0);
assign tmp_39_fu_548_p1 = l_reg_435;
assign tmp_41_fu_553_p2 = ($signed(peOver_cnt_fu_134) > $signed(8'b1001)? 1'b1: 1'b0);
assign tmp_42_fu_463_p1 = j_fu_138[3:0];
assign tmp_s_fu_467_p2 = (tmp_7_reg_356 == ap_const_lv32_FFFFFFFF? 1'b1: 1'b0);
always @ (posedge ap_clk)
begin
    matchBuf_addr_reg_573[2:0] <= 3'b000;
end



endmodule //sw_pe_array_receive_match

