git clone --depth 1 --no-tags https://github.com/UT0903/CA_hw4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322973496
git clone --depth 1 --no-tags https://github.com/vmazashvili/performance-optimisation-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323686809
git clone --depth 1 --no-tags https://github.com/alirezasalamat/neural_network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323414523
git clone --depth 1 --no-tags https://github.com/ucasdong/huake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323634652
git clone --depth 1 --no-tags https://github.com/Erfank96/fulladder-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324258290
git clone --depth 1 --no-tags https://github.com/ltf0501/Computer-Architecture-2020-Project-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323516841
git clone --depth 1 --no-tags https://github.com/Saiprem98/ECE154A_Lab_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322970401
git clone --depth 1 --no-tags https://github.com/SophoWang/verilog-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323053153
git clone --depth 1 --no-tags https://github.com/omar-sabry/8-bit_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322608230
git clone --depth 1 --no-tags https://github.com/lxu28973/riscv--verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322756376
git clone --depth 1 --no-tags https://github.com/priyakatt/FPGA_L-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323478404
git clone --depth 1 --no-tags https://github.com/shixingsun/cpciip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325245324
git clone --depth 1 --no-tags https://github.com/pgimenes/F1_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325255919
git clone --depth 1 --no-tags https://github.com/acarideo/Sprite-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322160414
git clone --depth 1 --no-tags https://github.com/ArijitS94/Digital_ASIC_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321850283
git clone --depth 1 --no-tags https://github.com/NakamuraShinou/Floating-point-arithmetic-unit-old-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326920972
git clone --depth 1 --no-tags https://github.com/NakamuraShinou/RISC-V-5-stage-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326930370
git clone --depth 1 --no-tags https://github.com/Na-moe/Mips-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328342884
git clone --depth 1 --no-tags https://github.com/BarrinXu/RISC-V_CPU-Computer_System-2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326098748
git clone --depth 1 --no-tags https://github.com/kunalvarshney04/comparch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326346149
git clone --depth 1 --no-tags https://github.com/Heezzul/Study_VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326336470
git clone --depth 1 --no-tags https://github.com/AGC-stuff/agc_simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326498172
git clone --depth 1 --no-tags https://github.com/marymarkart/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329148345
git clone --depth 1 --no-tags https://github.com/kuoyaoming93/picorv32_galois_field.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329248104
git clone --depth 1 --no-tags https://github.com/Tatev2919/BIST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328678390
git clone --depth 1 --no-tags https://github.com/HakimBadawy/RISCV-32bit-simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328757487
git clone --depth 1 --no-tags https://github.com/jimpaolin/logic-design-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329670066
git clone --depth 1 --no-tags https://github.com/endowp/Calculator-Basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329498766
git clone --depth 1 --no-tags https://github.com/MrBean2806/Proyecto-Final-TD1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331082485
git clone --depth 1 --no-tags https://github.com/yih108321040/FPGA_17_finalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329814255
git clone --depth 1 --no-tags https://github.com/ptenkale123/FPGA-Intent-Classification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329874965
git clone --depth 1 --no-tags https://github.com/iamkarthikbk/vtr-quickstart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326735521
git clone --depth 1 --no-tags https://github.com/snsd0805/FPGA_FINAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328060792
git clone --depth 1 --no-tags https://github.com/rahmant3/polymath-iot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326521284
git clone --depth 1 --no-tags https://github.com/dhruvdhawan97/Traffic-Light-System---FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326554107
git clone --depth 1 --no-tags https://github.com/LinasEin/FIR_HLS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327325929
git clone --depth 1 --no-tags https://github.com/JonasVannieuwenhuijsen/RiscV_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326227283
git clone --depth 1 --no-tags https://github.com/chengyanwu/SLAB_Mousecam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326841405
git clone --depth 1 --no-tags https://github.com/takaNS/HAEC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325832508
git clone --depth 1 --no-tags https://github.com/braingram/icestick_ili9341_tft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325693570
git clone --depth 1 --no-tags https://github.com/alvn530/MotionEstimator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325417621
git clone --depth 1 --no-tags https://github.com/NithinTM29/verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329828238
git clone --depth 1 --no-tags https://github.com/serhaterdogan77/FBU-CPU-RTL-TASARIM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329712357
git clone --depth 1 --no-tags https://github.com/phaneeshwar/N-Channel-8-bit-Servo-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329945476
git clone --depth 1 --no-tags https://github.com/mshahshah/dnn_hardware_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328712074
git clone --depth 1 --no-tags https://github.com/107321054/project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328944370
git clone --depth 1 --no-tags https://github.com/hust-gaoyujing/simv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328941184
git clone --depth 1 --no-tags https://github.com/tada-tadaima/Final-project-demo-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329010873
git clone --depth 1 --no-tags https://github.com/fz11/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328265352
git clone --depth 1 --no-tags https://github.com/fz11/Square-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328273019
git clone --depth 1 --no-tags https://github.com/JimZeyuYang/Echo-Synthesizer-with-Variable-Delay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330273289
git clone --depth 1 --no-tags https://github.com/simon-staal/Information_Processing_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330739719
git clone --depth 1 --no-tags https://github.com/lourensjvr/EPR400-FinalYearProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324577592
git clone --depth 1 --no-tags https://github.com/laulin/apio-icefun-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324988298
git clone --depth 1 --no-tags https://github.com/md1284/single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323861211
git clone --depth 1 --no-tags https://github.com/ETCHKILI/vendingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323278548
git clone --depth 1 --no-tags https://github.com/swaroopj10/Verilog-Programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322765420
git clone --depth 1 --no-tags https://github.com/RecursiveG/de0nano_skeleton.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326500655
git clone --depth 1 --no-tags https://github.com/ov37/ECE5760_FINAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323130051
git clone --depth 1 --no-tags https://github.com/mabubbakar365/ADC_LTC232016HUKG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323142706
git clone --depth 1 --no-tags https://github.com/GerardoVielma/8BitUpDownCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323169821
git clone --depth 1 --no-tags https://github.com/ATSP5/EngineerSoftCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322813292
git clone --depth 1 --no-tags https://github.com/karan18205/VerilogGettingStarted.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323069517
git clone --depth 1 --no-tags https://github.com/kingyaaa/MD5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322772512
git clone --depth 1 --no-tags https://github.com/viki22052/Verilog_Exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322344162
git clone --depth 1 --no-tags https://github.com/danielalvar11/open-fpga-verilog-tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322351657
git clone --depth 1 --no-tags https://github.com/dakshinamurthy13/LD_tutorial_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322500360
git clone --depth 1 --no-tags https://github.com/hdubey-debug/Gaming-console-using-DE-10-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322136900
git clone --depth 1 --no-tags https://github.com/yenmeng/IC_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330659655
git clone --depth 1 --no-tags https://github.com/DaniyaalAhmed/ALUproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329497432
git clone --depth 1 --no-tags https://github.com/sahuvinay339/Router-1-3-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328438561
git clone --depth 1 --no-tags https://github.com/Nimausfi/Arithmetic_Logic_Unit_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324598362
git clone --depth 1 --no-tags https://github.com/Bruhath10/MIPS-processor-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323840376
git clone --depth 1 --no-tags https://github.com/jerry20091103/Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325224519
git clone --depth 1 --no-tags https://github.com/Yu62229/Logic_Design_Lab_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327251249
git clone --depth 1 --no-tags https://github.com/HanweiLi-cqu/HardWareDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327582369
git clone --depth 1 --no-tags https://github.com/MrThanlon/project_chess_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325193897
git clone --depth 1 --no-tags https://github.com/atomsi7/Arch_Lab_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325212238
git clone --depth 1 --no-tags https://github.com/llx-08/hardwareSynthesisDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324985165
git clone --depth 1 --no-tags https://github.com/VasilyMarkov/Test_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323599796
git clone --depth 1 --no-tags https://github.com/wa1575/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324279926
git clone --depth 1 --no-tags https://github.com/moeinsh78/MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324416168
git clone --depth 1 --no-tags https://github.com/TienYaoHsu/LED_Blink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323542406
git clone --depth 1 --no-tags https://github.com/hshmatsahak/ECE253.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323819537
git clone --depth 1 --no-tags https://github.com/eyvazemil/Verilog_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324620433
git clone --depth 1 --no-tags https://github.com/jlhsmall/hw_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324765146
git clone --depth 1 --no-tags https://github.com/bbshangs/CA_project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324919695
git clone --depth 1 --no-tags https://github.com/MistyMountain1024/HardWareProject_2020-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326131852
git clone --depth 1 --no-tags https://github.com/adam-shanta/SignalSynthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326537674
git clone --depth 1 --no-tags https://github.com/hi7/TinyFPGA-BX-SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326511291
git clone --depth 1 --no-tags https://github.com/aroshanineshat/Icebreaker_buzzer_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325500959
git clone --depth 1 --no-tags https://github.com/littleExamTeam/CodeOnly.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325962554
git clone --depth 1 --no-tags https://github.com/AmalPrabhashwara/Binary-guessing-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322220248
git clone --depth 1 --no-tags https://github.com/LYRbbding/taximeter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321953010
git clone --depth 1 --no-tags https://github.com/blair3sat/limesdr-pcie_xillybus_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323168064
git clone --depth 1 --no-tags https://github.com/zizimumu/fpga_lcd_resize.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323186409
git clone --depth 1 --no-tags https://github.com/18520424/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323270960
git clone --depth 1 --no-tags https://github.com/keh034/Basic-Processor-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322997217
