// Seed: 1814914107
module module_0 (
    input tri1 id_0,
    input wand id_1,
    input tri0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output uwire id_5,
    input tri1 id_6,
    input tri id_7,
    output uwire id_8
);
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    output uwire id_2,
    input supply0 id_3,
    output tri1 id_4
);
  wire id_6;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output logic [7:0] id_1;
  assign id_1[1'b0] = -1;
endmodule
module module_3 #(
    parameter id_5 = 32'd95
) (
    output wire  id_0,
    output uwire id_1
);
  logic id_3, id_4, _id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  wire id_12;
  module_2 modCall_1 (
      id_11,
      id_12
  );
  assign id_4 = id_7[id_5];
  always @(-1) if (1) id_10[1] <= id_3;
endmodule
