{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680984418714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680984418714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 13:06:58 2023 " "Processing started: Sat Apr 08 13:06:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680984418714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984418714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ELEX7660-TermProject -c ELEX7660-TermProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off ELEX7660-TermProject -c ELEX7660-TermProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984418714 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680984419565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680984419565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elex7660_termproject.sv 1 1 " "Found 1 design units, including 1 entities, in source file elex7660_termproject.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ELEX7660_TermProject " "Found entity 1: ELEX7660_TermProject" {  } { { "ELEX7660_TermProject.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984429685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984429685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo.sv 1 1 " "Found 1 design units, including 1 entities, in source file servo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 servo " "Found entity 1: servo" {  } { { "servo.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/servo.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984429700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984429700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt_int.sv 1 1 " "Found 1 design units, including 1 entities, in source file sqrt_int.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt_int " "Found entity 1: sqrt_int" {  } { { "sqrt_int.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/sqrt_int.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984429700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984429700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_interface " "Found entity 1: fft_interface" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984429700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984429700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adcinterface " "Found entity 1: adcinterface" {  } { { "adcinterface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/adcinterface.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984429715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984429715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/fft.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft " "Found entity 1: fft" {  } { { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984429715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984429715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fft/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984429715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984429715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fft/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984429715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984429715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (fft) " "Found design unit 1: auk_dspip_text_pkg (fft)" {  } { { "fft/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "fft/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984430107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (fft) " "Found design unit 1: auk_dspip_math_pkg (fft)" {  } { { "fft/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "fft/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984430107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (fft) " "Found design unit 1: auk_dspip_lib_pkg (fft)" {  } { { "fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984430123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430201 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984430201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430295 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984430295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "fft/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430311 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "fft/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984430311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_can-rtl " "Found design unit 1: apn_fft_mult_can-rtl" {  } { { "fft/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/apn_fft_mult_can.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430389 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_can " "Found entity 1: apn_fft_mult_can" {  } { { "fft/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/apn_fft_mult_can.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984430389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx_1825.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" { { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx_1825 " "Found entity 1: apn_fft_mult_cpx_1825" {  } { { "fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984430452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_cpx-rtl " "Found design unit 1: apn_fft_mult_cpx-rtl" {  } { { "fft/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/apn_fft_mult_cpx.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430515 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx " "Found entity 1: apn_fft_mult_cpx" {  } { { "fft/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/apn_fft_mult_cpx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984430515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/hyper_opt_off_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/hyper_opt_off_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hyper_opt_pkg (fft) " "Found design unit 1: hyper_opt_pkg (fft)" {  } { { "fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984430578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_ram-rtl " "Found design unit 1: altera_fft_dual_port_ram-rtl" {  } { { "fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430641 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_ram " "Found entity 1: altera_fft_dual_port_ram" {  } { { "fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984430641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_rom-rtl " "Found design unit 1: altera_fft_dual_port_rom-rtl" {  } { { "fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430704 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_rom " "Found entity 1: altera_fft_dual_port_rom" {  } { { "fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984430704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_mult_add.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fft/synthesis/submodules/altera_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_mult_add-rtl " "Found design unit 1: altera_fft_mult_add-rtl" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430798 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_fft_mult_add_new-rtl " "Found design unit 2: altera_fft_mult_add_new-rtl" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd" 159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430798 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_fft_mult_add_old-rtl " "Found design unit 3: altera_fft_mult_add_old-rtl" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd" 415 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430798 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_mult_add " "Found entity 1: altera_fft_mult_add" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430798 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_fft_mult_add_new " "Found entity 2: altera_fft_mult_add_new" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430798 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_fft_mult_add_old " "Found entity 3: altera_fft_mult_add_old" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984430798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_single_port_rom-rtl " "Found design unit 1: altera_fft_single_port_rom-rtl" {  } { { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430860 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_single_port_rom " "Found entity 1: altera_fft_single_port_rom" {  } { { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984430860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_fft_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_fft_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_fft_pkg (fft) " "Found design unit 1: auk_fft_pkg (fft)" {  } { { "fft/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_fft_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430923 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_fft_pkg-body " "Found design unit 2: auk_fft_pkg-body" {  } { { "fft/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_fft_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984430923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "fft/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984430987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984430987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "fft/synthesis/submodules/counter_module.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984431049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984431049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_lib_pkg (fft) " "Found design unit 1: auk_dspip_r22sdf_lib_pkg (fft)" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984431159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984431159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_addr_control-rtl " "Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984431222 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_addr_control " "Found entity 1: auk_dspip_bit_reverse_addr_control" {  } { { "fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984431222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984431222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_core-rtl " "Found design unit 1: auk_dspip_bit_reverse_core-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984431288 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_core " "Found entity 1: auk_dspip_bit_reverse_core" {  } { { "fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984431288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984431288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder-rtl " "Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984431347 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder " "Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder" {  } { { "fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984431347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984431347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984431426 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_adder_fp " "Found entity 1: auk_dspip_r22sdf_adder_fp" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984431426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984431426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_addsub-rtl " "Found design unit 1: auk_dspip_r22sdf_addsub-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984431488 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_addsub " "Found entity 1: auk_dspip_r22sdf_addsub" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984431488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984431488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfi-rtl2 " "Found design unit 1: auk_dspip_r22sdf_bfi-rtl2" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984431588 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfi " "Found entity 1: auk_dspip_r22sdf_bfi" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984431588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984431588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfii-rtl " "Found design unit 1: auk_dspip_r22sdf_bfii-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984431661 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfii " "Found entity 1: auk_dspip_r22sdf_bfii" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984431661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984431661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bf_control-rtl " "Found design unit 1: auk_dspip_r22sdf_bf_control-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984431739 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bf_control " "Found entity 1: auk_dspip_r22sdf_bf_control" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984431739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984431739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma-rtl " "Found design unit 1: auk_dspip_r22sdf_cma-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984431928 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma " "Found entity 1: auk_dspip_r22sdf_cma" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984431928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984431928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984432022 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_adder_fp " "Found entity 1: auk_dspip_r22sdf_cma_adder_fp" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984432022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984432022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984432116 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp " "Found entity 1: auk_dspip_r22sdf_cma_bfi_fp" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984432116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984432116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_fp-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984432195 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_fp " "Found entity 1: auk_dspip_r22sdf_cma_fp" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984432195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984432195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_core-rtl " "Found design unit 1: auk_dspip_r22sdf_core-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984432289 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_core " "Found entity 1: auk_dspip_r22sdf_core" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984432289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984432289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_counter-rtl " "Found design unit 1: auk_dspip_r22sdf_counter-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984432352 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_counter " "Found entity 1: auk_dspip_r22sdf_counter" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984432352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984432352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_delay-rtl " "Found design unit 1: auk_dspip_r22sdf_delay-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984432430 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_delay " "Found entity 1: auk_dspip_r22sdf_delay" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984432430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984432430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_enable_control-rtl " "Found design unit 1: auk_dspip_r22sdf_enable_control-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984432493 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_enable_control " "Found entity 1: auk_dspip_r22sdf_enable_control" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984432493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984432493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stage-rtl " "Found design unit 1: auk_dspip_r22sdf_stage-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984432603 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stage " "Found entity 1: auk_dspip_r22sdf_stage" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984432603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984432603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_out_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984432666 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_out_pipe " "Found entity 1: auk_dspip_r22sdf_stg_out_pipe" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984432666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984432666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984432729 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_pipe " "Found entity 1: auk_dspip_r22sdf_stg_pipe" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984432729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984432729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_top-str " "Found design unit 1: auk_dspip_r22sdf_top-str" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 174 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984432823 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_top " "Found entity 1: auk_dspip_r22sdf_top" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984432823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984432823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_twrom-rtl " "Found design unit 1: auk_dspip_r22sdf_twrom-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984432901 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_twrom " "Found entity 1: auk_dspip_r22sdf_twrom" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984432901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984432901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/fft_fft_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/fft_fft_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_fft_ii_0 " "Found entity 1: fft_fft_ii_0" {  } { { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984432901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984432901 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ELEX7660_TermProject " "Elaborating entity \"ELEX7660_TermProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680984433168 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "servo_pulse\[4..2\] ELEX7660_TermProject.sv(6) " "Output port \"servo_pulse\[4..2\]\" at ELEX7660_TermProject.sv(6) has no driver" {  } { { "ELEX7660_TermProject.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680984433168 "|ELEX7660_TermProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_interface fft_interface:fft_0 " "Elaborating entity \"fft_interface\" for hierarchy \"fft_interface:fft_0\"" {  } { { "ELEX7660_TermProject.sv" "fft_0" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984433184 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fft_interface.sv(161) " "Verilog HDL assignment warning at fft_interface.sv(161): truncated value with size 32 to match size of target (4)" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680984433191 "|ELEX7660_TermProject|fft_interface:fft_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fft_interface.sv(171) " "Verilog HDL assignment warning at fft_interface.sv(171): truncated value with size 32 to match size of target (4)" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680984433191 "|ELEX7660_TermProject|fft_interface:fft_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sink_data fft_interface.sv(136) " "Verilog HDL Always Construct warning at fft_interface.sv(136): inferring latch(es) for variable \"sink_data\", which holds its previous value in one or more paths through the always construct" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680984433191 "|ELEX7660_TermProject|fft_interface:fft_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fft_interface.sv(203) " "Verilog HDL assignment warning at fft_interface.sv(203): truncated value with size 32 to match size of target (3)" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680984433191 "|ELEX7660_TermProject|fft_interface:fft_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fft_interface.sv(244) " "Verilog HDL assignment warning at fft_interface.sv(244): truncated value with size 32 to match size of target (3)" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680984433200 "|ELEX7660_TermProject|fft_interface:fft_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sink_data\[5\] fft_interface.sv(136) " "Inferred latch for \"sink_data\[5\]\" at fft_interface.sv(136)" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984433215 "|ELEX7660_TermProject|fft_interface:fft_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sink_data\[6\] fft_interface.sv(136) " "Inferred latch for \"sink_data\[6\]\" at fft_interface.sv(136)" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984433215 "|ELEX7660_TermProject|fft_interface:fft_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sink_data\[7\] fft_interface.sv(136) " "Inferred latch for \"sink_data\[7\]\" at fft_interface.sv(136)" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984433215 "|ELEX7660_TermProject|fft_interface:fft_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sink_data\[8\] fft_interface.sv(136) " "Inferred latch for \"sink_data\[8\]\" at fft_interface.sv(136)" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984433215 "|ELEX7660_TermProject|fft_interface:fft_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sink_data\[9\] fft_interface.sv(136) " "Inferred latch for \"sink_data\[9\]\" at fft_interface.sv(136)" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984433215 "|ELEX7660_TermProject|fft_interface:fft_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sink_data\[10\] fft_interface.sv(136) " "Inferred latch for \"sink_data\[10\]\" at fft_interface.sv(136)" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984433215 "|ELEX7660_TermProject|fft_interface:fft_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sink_data\[11\] fft_interface.sv(136) " "Inferred latch for \"sink_data\[11\]\" at fft_interface.sv(136)" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984433215 "|ELEX7660_TermProject|fft_interface:fft_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sink_data\[12\] fft_interface.sv(136) " "Inferred latch for \"sink_data\[12\]\" at fft_interface.sv(136)" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984433215 "|ELEX7660_TermProject|fft_interface:fft_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sink_data\[13\] fft_interface.sv(136) " "Inferred latch for \"sink_data\[13\]\" at fft_interface.sv(136)" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984433215 "|ELEX7660_TermProject|fft_interface:fft_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sink_data\[14\] fft_interface.sv(136) " "Inferred latch for \"sink_data\[14\]\" at fft_interface.sv(136)" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984433215 "|ELEX7660_TermProject|fft_interface:fft_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sink_data\[15\] fft_interface.sv(136) " "Inferred latch for \"sink_data\[15\]\" at fft_interface.sv(136)" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984433215 "|ELEX7660_TermProject|fft_interface:fft_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sink_data\[16\] fft_interface.sv(136) " "Inferred latch for \"sink_data\[16\]\" at fft_interface.sv(136)" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984433215 "|ELEX7660_TermProject|fft_interface:fft_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sink_data\[17\] fft_interface.sv(136) " "Inferred latch for \"sink_data\[17\]\" at fft_interface.sv(136)" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984433215 "|ELEX7660_TermProject|fft_interface:fft_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sink_data\[18\] fft_interface.sv(136) " "Inferred latch for \"sink_data\[18\]\" at fft_interface.sv(136)" {  } { { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984433215 "|ELEX7660_TermProject|fft_interface:fft_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcinterface fft_interface:fft_0\|adcinterface:adcinterface_0 " "Elaborating entity \"adcinterface\" for hierarchy \"fft_interface:fft_0\|adcinterface:adcinterface_0\"" {  } { { "fft_interface.sv" "adcinterface_0" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984433262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adcinterface.sv(31) " "Verilog HDL assignment warning at adcinterface.sv(31): truncated value with size 32 to match size of target (4)" {  } { { "adcinterface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/adcinterface.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680984433278 "|ELEX7660_TermProject|fft_interface:fft_0|adcinterface:adcinterface_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft fft_interface:fft_0\|fft:fft_0 " "Elaborating entity \"fft\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\"" {  } { { "fft_interface.sv" "fft_0" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984433291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_fft_ii_0 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0 " "Elaborating entity \"fft_fft_ii_0\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\"" {  } { { "fft/synthesis/fft.v" "fft_ii_0" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984433294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_top fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst " "Elaborating entity \"auk_dspip_r22sdf_top\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\"" {  } { { "fft/synthesis/submodules/fft_fft_ii_0.sv" "auk_dspip_r22sdf_top_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984433341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_block_sink fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst " "Elaborating entity \"auk_dspip_avalon_streaming_block_sink\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "sink_ctrl_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984433498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\"" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "sink_FIFO" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984433843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2md1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2md1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2md1 " "Found entity 1: scfifo_2md1" {  } { { "db/scfifo_2md1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_2md1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984433922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984433922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2md1 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_2md1:auto_generated " "Elaborating entity \"scfifo_2md1\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_2md1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984433922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fv51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fv51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fv51 " "Found entity 1: a_dpfifo_fv51" {  } { { "db/a_dpfifo_fv51.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_fv51.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984433953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984433953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fv51 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_2md1:auto_generated\|a_dpfifo_fv51:dpfifo " "Elaborating entity \"a_dpfifo_fv51\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_2md1:auto_generated\|a_dpfifo_fv51:dpfifo\"" {  } { { "db/scfifo_2md1.tdf" "dpfifo" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_2md1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984433969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ben1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ben1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ben1 " "Found entity 1: altsyncram_ben1" {  } { { "db/altsyncram_ben1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_ben1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984434032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984434032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ben1 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_2md1:auto_generated\|a_dpfifo_fv51:dpfifo\|altsyncram_ben1:FIFOram " "Elaborating entity \"altsyncram_ben1\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_2md1:auto_generated\|a_dpfifo_fv51:dpfifo\|altsyncram_ben1:FIFOram\"" {  } { { "db/a_dpfifo_fv51.tdf" "FIFOram" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_fv51.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984434047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2l8 " "Found entity 1: cmpr_2l8" {  } { { "db/cmpr_2l8.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cmpr_2l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984434126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984434126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_2md1:auto_generated\|a_dpfifo_fv51:dpfifo\|cmpr_2l8:almost_full_comparer " "Elaborating entity \"cmpr_2l8\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_2md1:auto_generated\|a_dpfifo_fv51:dpfifo\|cmpr_2l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_fv51.tdf" "almost_full_comparer" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_fv51.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984434126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_2md1:auto_generated\|a_dpfifo_fv51:dpfifo\|cmpr_2l8:two_comparison " "Elaborating entity \"cmpr_2l8\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_2md1:auto_generated\|a_dpfifo_fv51:dpfifo\|cmpr_2l8:two_comparison\"" {  } { { "db/a_dpfifo_fv51.tdf" "two_comparison" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_fv51.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984434141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d2b " "Found entity 1: cntr_d2b" {  } { { "db/cntr_d2b.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cntr_d2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984434204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984434204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d2b fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_2md1:auto_generated\|a_dpfifo_fv51:dpfifo\|cntr_d2b:rd_ptr_msb " "Elaborating entity \"cntr_d2b\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_2md1:auto_generated\|a_dpfifo_fv51:dpfifo\|cntr_d2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_fv51.tdf" "rd_ptr_msb" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_fv51.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984434220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q27 " "Found entity 1: cntr_q27" {  } { { "db/cntr_q27.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cntr_q27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984434282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984434282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q27 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_2md1:auto_generated\|a_dpfifo_fv51:dpfifo\|cntr_q27:usedw_counter " "Elaborating entity \"cntr_q27\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_2md1:auto_generated\|a_dpfifo_fv51:dpfifo\|cntr_q27:usedw_counter\"" {  } { { "db/a_dpfifo_fv51.tdf" "usedw_counter" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_fv51.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984434293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e2b " "Found entity 1: cntr_e2b" {  } { { "db/cntr_e2b.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cntr_e2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984434361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984434361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e2b fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_2md1:auto_generated\|a_dpfifo_fv51:dpfifo\|cntr_e2b:wr_ptr " "Elaborating entity \"cntr_e2b\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_2md1:auto_generated\|a_dpfifo_fv51:dpfifo\|cntr_e2b:wr_ptr\"" {  } { { "db/a_dpfifo_fv51.tdf" "wr_ptr" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_fv51.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984434361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_core fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst " "Elaborating entity \"auk_dspip_r22sdf_core\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "r22sdf_core_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984434424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_enable_control fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_enable_control:ena_ctrl " "Elaborating entity \"auk_dspip_r22sdf_enable_control\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_enable_control:ena_ctrl\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "ena_ctrl" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984434518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stage fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage " "Elaborating entity \"auk_dspip_r22sdf_stage\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:0:r22_stage" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984434597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfi fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst " "Elaborating entity \"auk_dspip_r22sdf_bfi\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984434694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "del_in_real_comp_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984434816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_fixed:lpm_add_sub_component\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984434941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_17j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_17j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_17j " "Found entity 1: add_sub_17j" {  } { { "db/add_sub_17j.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/add_sub_17j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984435020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984435020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_17j fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_fixed:lpm_add_sub_component\|add_sub_17j:auto_generated " "Elaborating entity \"add_sub_17j\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_fixed:lpm_add_sub_component\|add_sub_17j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984435035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "bf_control_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984435286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_counter fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\|auk_dspip_r22sdf_counter:bf_counter_inst " "Elaborating entity \"auk_dspip_r22sdf_counter\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\|auk_dspip_r22sdf_counter:bf_counter_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "bf_counter_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984435365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_delblk_real" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984435459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfii fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst " "Elaborating entity \"auk_dspip_r22sdf_bfii\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984435538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "del_in_real_comp_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984435632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_fixed:lpm_add_sub_component\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984435663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_27j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_27j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_27j " "Found entity 1: add_sub_27j" {  } { { "db/add_sub_27j.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/add_sub_27j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984435742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984435742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_27j fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_fixed:lpm_add_sub_component\|add_sub_27j:auto_generated " "Elaborating entity \"add_sub_27j\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_fixed:lpm_add_sub_component\|add_sub_27j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984435742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "bf_control_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984435997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_delblk_real" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984436071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stg_pipe fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stg_pipe:\\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect " "Elaborating entity \"auk_dspip_r22sdf_stg_pipe\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stg_pipe:\\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984436134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stage fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage " "Elaborating entity \"auk_dspip_r22sdf_stage\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:1:r22_stage" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984436213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_cma fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst " "Elaborating entity \"auk_dspip_r22sdf_cma\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_cma:cma_fixedpt:cma_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984436275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real " "Elaborating entity \"altera_fft_mult_add\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984436432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add_new fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst " "Elaborating entity \"altera_fft_mult_add_new\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\"" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "\\use_new_mult_add_gen:mult_add_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984436497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "mult_add_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984436605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_fmts.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_fmts.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_fmts " "Found entity 1: altera_mult_add_fmts" {  } { { "db/altera_mult_add_fmts.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altera_mult_add_fmts.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984436683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984436683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_fmts fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated " "Elaborating entity \"altera_mult_add_fmts\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984436683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_fmts.v" "altera_mult_add_rtl1" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altera_mult_add_fmts.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984436798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984436872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984436919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984436935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_2 " "Elaborating entity \"ama_register_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_2\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_2" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984436981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_latency_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_latency_function:data0_pipeline_reg_block " "Elaborating entity \"ama_latency_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_latency_function:data0_pipeline_reg_block\"" {  } { { "altera_mult_add_rtl.v" "data0_pipeline_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984437029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984437076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984437264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984437299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984437358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984437421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984437468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984437484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984437562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984438033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_a_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984438064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984438174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984438252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984438284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984438346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_fmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984438409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag " "Elaborating entity \"altera_fft_mult_add\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984438472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add_new fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst " "Elaborating entity \"altera_fft_mult_add_new\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\"" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "\\use_new_mult_add_gen:mult_add_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984438519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "mult_add_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984438613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_gmts.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_gmts.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_gmts " "Found entity 1: altera_mult_add_gmts" {  } { { "db/altera_mult_add_gmts.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altera_mult_add_gmts.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984438701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984438701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_gmts fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_gmts:auto_generated " "Elaborating entity \"altera_mult_add_gmts\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_gmts:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984438708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_gmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_gmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_gmts.v" "altera_mult_add_rtl1" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altera_mult_add_gmts.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984438739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_gmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_gmts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984439931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real " "Elaborating entity \"auk_dspip_roundsat\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_small_mult:round_real" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984440088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfi fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst " "Elaborating entity \"auk_dspip_r22sdf_bfi\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984440135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "bf_control_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984440449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_delblk_real" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984440543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_twrom fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2 " "Elaborating entity \"auk_dspip_r22sdf_twrom\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984440604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984440700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984440778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984440825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984440872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:single_port_rom_component_real" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984440905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984441061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4i34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4i34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4i34 " "Found entity 1: altsyncram_4i34" {  } { { "db/altsyncram_4i34.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_4i34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984441139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984441139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4i34 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4i34:auto_generated " "Elaborating entity \"altsyncram_4i34\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4i34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984441155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_block_source fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst " "Elaborating entity \"auk_dspip_avalon_streaming_block_source\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\"" {  } { { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "source_control_inst" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984441390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\"" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "source_FIFO" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984441610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_lnd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_lnd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_lnd1 " "Found entity 1: scfifo_lnd1" {  } { { "db/scfifo_lnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_lnd1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984441688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984441688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_lnd1 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_lnd1:auto_generated " "Elaborating entity \"scfifo_lnd1\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_lnd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984441688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_t061.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_t061.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_t061 " "Found entity 1: a_dpfifo_t061" {  } { { "db/a_dpfifo_t061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_t061.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984441719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984441719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_t061 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_lnd1:auto_generated\|a_dpfifo_t061:dpfifo " "Elaborating entity \"a_dpfifo_t061\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_lnd1:auto_generated\|a_dpfifo_t061:dpfifo\"" {  } { { "db/scfifo_lnd1.tdf" "dpfifo" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_lnd1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984441719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5hn1 " "Found entity 1: altsyncram_5hn1" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_5hn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984441798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984441798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5hn1 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_lnd1:auto_generated\|a_dpfifo_t061:dpfifo\|altsyncram_5hn1:FIFOram " "Elaborating entity \"altsyncram_5hn1\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_lnd1:auto_generated\|a_dpfifo_t061:dpfifo\|altsyncram_5hn1:FIFOram\"" {  } { { "db/a_dpfifo_t061.tdf" "FIFOram" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_t061.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984441807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4l8 " "Found entity 1: cmpr_4l8" {  } { { "db/cmpr_4l8.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cmpr_4l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984441892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984441892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_lnd1:auto_generated\|a_dpfifo_t061:dpfifo\|cmpr_4l8:almost_full_comparer " "Elaborating entity \"cmpr_4l8\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_lnd1:auto_generated\|a_dpfifo_t061:dpfifo\|cmpr_4l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_t061.tdf" "almost_full_comparer" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_t061.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984441892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_lnd1:auto_generated\|a_dpfifo_t061:dpfifo\|cmpr_4l8:two_comparison " "Elaborating entity \"cmpr_4l8\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_lnd1:auto_generated\|a_dpfifo_t061:dpfifo\|cmpr_4l8:two_comparison\"" {  } { { "db/a_dpfifo_t061.tdf" "two_comparison" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_t061.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984441923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f2b " "Found entity 1: cntr_f2b" {  } { { "db/cntr_f2b.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cntr_f2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984441986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984441986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f2b fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_lnd1:auto_generated\|a_dpfifo_t061:dpfifo\|cntr_f2b:rd_ptr_msb " "Elaborating entity \"cntr_f2b\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_lnd1:auto_generated\|a_dpfifo_t061:dpfifo\|cntr_f2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_t061.tdf" "rd_ptr_msb" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_t061.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984441986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s27 " "Found entity 1: cntr_s27" {  } { { "db/cntr_s27.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cntr_s27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984442064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984442064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s27 fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_lnd1:auto_generated\|a_dpfifo_t061:dpfifo\|cntr_s27:usedw_counter " "Elaborating entity \"cntr_s27\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_lnd1:auto_generated\|a_dpfifo_t061:dpfifo\|cntr_s27:usedw_counter\"" {  } { { "db/a_dpfifo_t061.tdf" "usedw_counter" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_t061.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984442080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g2b " "Found entity 1: cntr_g2b" {  } { { "db/cntr_g2b.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cntr_g2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984442143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984442143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g2b fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_lnd1:auto_generated\|a_dpfifo_t061:dpfifo\|cntr_g2b:wr_ptr " "Elaborating entity \"cntr_g2b\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_lnd1:auto_generated\|a_dpfifo_t061:dpfifo\|cntr_g2b:wr_ptr\"" {  } { { "db/a_dpfifo_t061.tdf" "wr_ptr" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_t061.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984442159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fft_interface:fft_0\|fft:fft_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|altera_reset_controller:rst_controller\"" {  } { { "fft/synthesis/fft.v" "rst_controller" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984442222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fft_interface:fft_0\|fft:fft_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "fft/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984442237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fft_interface:fft_0\|fft:fft_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fft_interface:fft_0\|fft:fft_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "fft/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984442237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_int fft_interface:fft_0\|sqrt_int:sqrt_0 " "Elaborating entity \"sqrt_int\" for hierarchy \"fft_interface:fft_0\|sqrt_int:sqrt_0\"" {  } { { "fft_interface.sv" "sqrt_0" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984442253 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sqrt_int.sv(51) " "Verilog HDL assignment warning at sqrt_int.sv(51): truncated value with size 32 to match size of target (4)" {  } { { "sqrt_int.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/sqrt_int.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680984442253 "|ELEX7660_TermProject|fft_interface:fft_0|sqrt_int:sqrt_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servo servo:servo_0 " "Elaborating entity \"servo\" for hierarchy \"servo:servo_0\"" {  } { { "ELEX7660_TermProject.sv" "servo_0" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984442284 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1680984443309 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.08.13:07:27 Progress: Loading sldf3528b4f/alt_sld_fab_wrapper_hw.tcl " "2023.04.08.13:07:27 Progress: Loading sldf3528b4f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984447527 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984451230 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984451387 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984457049 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984457144 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984457253 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984457364 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984457364 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984457364 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1680984458070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3528b4f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf3528b4f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf3528b4f/alt_sld_fab.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984458305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984458305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984458399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984458399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984458415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984458415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984458478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984458478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984458556 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984458556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984458556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680984458619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984458619 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_lnd1:auto_generated\|a_dpfifo_t061:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[14\] " "Synthesized away node \"fft_interface:fft_0\|fft:fft_0\|fft_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_lnd1:auto_generated\|a_dpfifo_t061:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_5hn1.tdf" 487 2 0 } } { "db/a_dpfifo_t061.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_t061.tdf" 44 2 0 } } { "db/scfifo_lnd1.tdf" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_lnd1.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv" 73 0 0 } } { "fft/synthesis/fft.v" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v" 48 0 0 } } { "fft_interface.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv" 70 0 0 } } { "ELEX7660_TermProject.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sv" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680984460126 "|ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated|a_dpfifo_t061:dpfifo|altsyncram_5hn1:FIFOram|ram_block1a14"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1680984460126 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1680984460126 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "FFT/IFFT " "\"FFT/IFFT\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1680984462848 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1680984462848 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "altera_fft_ii " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature altera_fft_ii" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals source_real, source_imag  will go low when the evaluation time expires " "The output signals source_real, source_imag  will go low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1680984462873 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1680984462873 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1680984462873 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1680984462873 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1680984462873 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1680984462888 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "servo_pulse\[2\] GND " "Pin \"servo_pulse\[2\]\" is stuck at GND" {  } { { "ELEX7660_TermProject.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680984463689 "|ELEX7660_TermProject|servo_pulse[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "servo_pulse\[3\] GND " "Pin \"servo_pulse\[3\]\" is stuck at GND" {  } { { "ELEX7660_TermProject.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680984463689 "|ELEX7660_TermProject|servo_pulse[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "servo_pulse\[4\] GND " "Pin \"servo_pulse\[4\]\" is stuck at GND" {  } { { "ELEX7660_TermProject.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680984463689 "|ELEX7660_TermProject|servo_pulse[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_pin2 VCC " "Pin \"test_pin2\" is stuck at VCC" {  } { { "ELEX7660_TermProject.sv" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680984463689 "|ELEX7660_TermProject|test_pin2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680984463689 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984463909 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680984464427 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984464631 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984464929 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680984467881 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680984467881 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3101 " "Implemented 3101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680984468320 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680984468320 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2981 " "Implemented 2981 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680984468320 ""} { "Info" "ICUT_CUT_TM_RAMS" "94 " "Implemented 94 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1680984468320 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1680984468320 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680984468320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4974 " "Peak virtual memory: 4974 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680984468368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 08 13:07:48 2023 " "Processing ended: Sat Apr 08 13:07:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680984468368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680984468368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680984468368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680984468368 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1680984469874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680984469889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 13:07:49 2023 " "Processing started: Sat Apr 08 13:07:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680984469889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1680984469889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ELEX7660-TermProject -c ELEX7660-TermProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ELEX7660-TermProject -c ELEX7660-TermProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1680984469889 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1680984470078 ""}
{ "Info" "0" "" "Project  = ELEX7660-TermProject" {  } {  } 0 0 "Project  = ELEX7660-TermProject" 0 0 "Fitter" 0 0 1680984470078 ""}
{ "Info" "0" "" "Revision = ELEX7660-TermProject" {  } {  } 0 0 "Revision = ELEX7660-TermProject" 0 0 "Fitter" 0 0 1680984470078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1680984470364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1680984470364 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ELEX7660-TermProject 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"ELEX7660-TermProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1680984470407 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1680984470470 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1680984470470 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1680984470909 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1680984470940 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1680984471270 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1680984471348 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 13 " "No exact pin location assignment(s) for 3 pins of 13 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1680984471568 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1680984476952 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 2276 global CLKCTRL_G6 " "FPGA_CLK1_50~inputCLKENA0 with 2276 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1680984477078 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset_n~inputCLKENA0 444 global CLKCTRL_G9 " "reset_n~inputCLKENA0 with 444 fanout uses global clock CLKCTRL_G9" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1680984477078 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1680984477078 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1680984477078 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver reset_n~inputCLKENA0 CLKCTRL_G9 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver reset_n~inputCLKENA0, placed at CLKCTRL_G9" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad reset_n PIN_AH17 " "Refclk input I/O pad reset_n is placed onto PIN_AH17" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1680984477078 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1680984477078 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1680984477078 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680984477078 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1680984477109 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1680984477109 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1680984477125 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1680984477125 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984478019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984478019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984478019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984478019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984478019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984478019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984478019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984478019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984478019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984478019 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1680984478019 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984478019 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1680984478019 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984478019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984478019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984478019 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1680984478019 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1680984478019 ""}
{ "Info" "ISTA_SDC_FOUND" "ELEX7660_TermProject.sdc " "Reading SDC File: 'ELEX7660_TermProject.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1680984478051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ELEX7660_TermProject.sdc 3 rgb_clk port " "Ignored filter at ELEX7660_TermProject.sdc(3): rgb_clk could not be matched with a port" {  } { { "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1680984478051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ELEX7660_TermProject.sdc 3 rgb_cs port " "Ignored filter at ELEX7660_TermProject.sdc(3): rgb_cs could not be matched with a port" {  } { { "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1680984478051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ELEX7660_TermProject.sdc 3 rgb_dc port " "Ignored filter at ELEX7660_TermProject.sdc(3): rgb_dc could not be matched with a port" {  } { { "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1680984478051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ELEX7660_TermProject.sdc 3 rgb_din port " "Ignored filter at ELEX7660_TermProject.sdc(3): rgb_din could not be matched with a port" {  } { { "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1680984478051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew ELEX7660_TermProject.sdc 3 Argument -to with value \[get_ports \{rgb_clk rgb_cs rgb_dc rgb_din\}\] contains zero elements " "Ignored set_max_skew at ELEX7660_TermProject.sdc(3): Argument -to with value \[get_ports \{rgb_clk rgb_cs rgb_dc rgb_din\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -to \[get_ports \{rgb_clk rgb_cs rgb_dc rgb_din\}\] 10 " "set_max_skew -to \[get_ports \{rgb_clk rgb_cs rgb_dc rgb_din\}\] 10" {  } { { "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680984478051 ""}  } { { "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1680984478051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ELEX7660_TermProject.sdc 5 LED\[*\] port " "Ignored filter at ELEX7660_TermProject.sdc(5): LED\[*\] could not be matched with a port" {  } { { "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1680984478051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ELEX7660_TermProject.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at ELEX7660_TermProject.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports LED\[*\]\] " "set_false_path -from * -to \[get_ports LED\[*\]\]" {  } { { "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680984478051 ""}  } { { "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1680984478051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ELEX7660_TermProject.sdc 6 rgb_res port " "Ignored filter at ELEX7660_TermProject.sdc(6): rgb_res could not be matched with a port" {  } { { "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1680984478051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ELEX7660_TermProject.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at ELEX7660_TermProject.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports rgb_res\] " "set_false_path -from * -to \[get_ports rgb_res\]" {  } { { "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680984478051 ""}  } { { "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1680984478051 ""}
{ "Info" "ISTA_SDC_FOUND" "fft/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fft/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1680984478051 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "servo:servo_0\|clk500 " "Node: servo:servo_0\|clk500 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register servo:servo_0\|pulseOut servo:servo_0\|clk500 " "Register servo:servo_0\|pulseOut is being clocked by servo:servo_0\|clk500" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680984478077 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1680984478077 "|ELEX7660_TermProject|servo:servo_0|clk500"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fft_interface:fft_0\|adcinterface:adcinterface_0\|convst_count\[1\] " "Node: fft_interface:fft_0\|adcinterface:adcinterface_0\|convst_count\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fft_interface:fft_0\|adcinterface:adcinterface_0\|result\[0\] fft_interface:fft_0\|adcinterface:adcinterface_0\|convst_count\[1\] " "Register fft_interface:fft_0\|adcinterface:adcinterface_0\|result\[0\] is being clocked by fft_interface:fft_0\|adcinterface:adcinterface_0\|convst_count\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680984478077 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1680984478077 "|ELEX7660_TermProject|fft_interface:fft_0|adcinterface:adcinterface_0|convst_count[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "servo:servo_1\|clk500 " "Node: servo:servo_1\|clk500 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register servo:servo_1\|pulseOut servo:servo_1\|clk500 " "Register servo:servo_1\|pulseOut is being clocked by servo:servo_1\|clk500" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680984478077 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1680984478077 "|ELEX7660_TermProject|servo:servo_1|clk500"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1680984478098 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1680984478098 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1680984478098 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1680984478098 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1680984478098 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1680984478098 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1680984478098 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1680984478098 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1680984478161 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1680984478176 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1680984478491 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "194 DSP block " "Packed 194 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1680984478506 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "56 " "Created 56 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1680984478506 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1680984478506 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK2_50 " "Node \"FPGA_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK3_50 " "Node \"FPGA_CLK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[7\] " "Node \"LED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ct\[0\] " "Node \"ct\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ct\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ct\[1\] " "Node \"ct\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ct\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ct\[2\] " "Node \"ct\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ct\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ct\[3\] " "Node \"ct\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ct\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "kpc\[0\] " "Node \"kpc\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "kpc\[1\] " "Node \"kpc\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "kpc\[2\] " "Node \"kpc\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "kpc\[3\] " "Node \"kpc\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "kpr\[0\] " "Node \"kpr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpr\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "kpr\[1\] " "Node \"kpr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpr\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "kpr\[2\] " "Node \"kpr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpr\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "kpr\[3\] " "Node \"kpr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpr\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leds\[0\] " "Node \"leds\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leds\[1\] " "Node \"leds\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leds\[2\] " "Node \"leds\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leds\[3\] " "Node \"leds\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leds\[4\] " "Node \"leds\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leds\[5\] " "Node \"leds\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leds\[6\] " "Node \"leds\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leds\[7\] " "Node \"leds\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "point " "Node \"point\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "point" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb_clk " "Node \"rgb_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rgb_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb_cs " "Node \"rgb_cs\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rgb_cs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb_dc " "Node \"rgb_dc\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rgb_dc" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb_din " "Node \"rgb_din\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rgb_din" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb_res " "Node \"rgb_res\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rgb_res" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "spkr " "Node \"spkr\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spkr" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680984478632 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1680984478632 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680984478632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1680984481644 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1680984482147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680984489457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1680984496955 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1680984500438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680984500438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1680984501788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1680984505791 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1680984505791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1680984508349 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1680984508349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680984508349 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.34 " "Total time spent on timing analysis during the Fitter is 6.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1680984511976 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1680984512043 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1680984513200 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1680984513216 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1680984514308 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680984518908 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1680984519175 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/output_files/ELEX7660-TermProject.fit.smsg " "Generated suppressed messages file C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/output_files/ELEX7660-TermProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1680984519426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 153 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 153 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6454 " "Peak virtual memory: 6454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680984520791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 08 13:08:40 2023 " "Processing ended: Sat Apr 08 13:08:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680984520791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680984520791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680984520791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1680984520791 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1680984521984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680984521999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 13:08:41 2023 " "Processing started: Sat Apr 08 13:08:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680984521999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1680984521999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ELEX7660-TermProject -c ELEX7660-TermProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ELEX7660-TermProject -c ELEX7660-TermProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1680984521999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1680984523083 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1680984527540 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1680984527587 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1680984527823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680984527901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 08 13:08:47 2023 " "Processing ended: Sat Apr 08 13:08:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680984527901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680984527901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680984527901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1680984527901 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1680984528671 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1680984529282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680984529282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 13:08:48 2023 " "Processing started: Sat Apr 08 13:08:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680984529282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1680984529282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ELEX7660-TermProject -c ELEX7660-TermProject " "Command: quartus_sta ELEX7660-TermProject -c ELEX7660-TermProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1680984529282 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1680984529455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1680984530710 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1680984530710 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680984530774 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680984530774 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984531369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984531369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984531369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984531369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984531369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984531369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984531369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984531369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984531369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984531369 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1680984531369 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984531369 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1680984531369 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984531369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984531369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680984531369 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1680984531369 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1680984531369 ""}
{ "Info" "ISTA_SDC_FOUND" "ELEX7660_TermProject.sdc " "Reading SDC File: 'ELEX7660_TermProject.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1680984531416 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ELEX7660_TermProject.sdc 3 rgb_clk port " "Ignored filter at ELEX7660_TermProject.sdc(3): rgb_clk could not be matched with a port" {  } { { "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1680984531416 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ELEX7660_TermProject.sdc 3 rgb_cs port " "Ignored filter at ELEX7660_TermProject.sdc(3): rgb_cs could not be matched with a port" {  } { { "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1680984531416 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ELEX7660_TermProject.sdc 3 rgb_dc port " "Ignored filter at ELEX7660_TermProject.sdc(3): rgb_dc could not be matched with a port" {  } { { "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1680984531416 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ELEX7660_TermProject.sdc 3 rgb_din port " "Ignored filter at ELEX7660_TermProject.sdc(3): rgb_din could not be matched with a port" {  } { { "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1680984531416 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew ELEX7660_TermProject.sdc 3 Argument -to with value \[get_ports \{rgb_clk rgb_cs rgb_dc rgb_din\}\] contains zero elements " "Ignored set_max_skew at ELEX7660_TermProject.sdc(3): Argument -to with value \[get_ports \{rgb_clk rgb_cs rgb_dc rgb_din\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -to \[get_ports \{rgb_clk rgb_cs rgb_dc rgb_din\}\] 10 " "set_max_skew -to \[get_ports \{rgb_clk rgb_cs rgb_dc rgb_din\}\] 10" {  } { { "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680984531416 ""}  } { { "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1680984531416 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ELEX7660_TermProject.sdc 5 LED\[*\] port " "Ignored filter at ELEX7660_TermProject.sdc(5): LED\[*\] could not be matched with a port" {  } { { "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1680984531416 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ELEX7660_TermProject.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at ELEX7660_TermProject.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports LED\[*\]\] " "set_false_path -from * -to \[get_ports LED\[*\]\]" {  } { { "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680984531416 ""}  } { { "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1680984531416 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ELEX7660_TermProject.sdc 6 rgb_res port " "Ignored filter at ELEX7660_TermProject.sdc(6): rgb_res could not be matched with a port" {  } { { "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1680984531416 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ELEX7660_TermProject.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at ELEX7660_TermProject.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports rgb_res\] " "set_false_path -from * -to \[get_ports rgb_res\]" {  } { { "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680984531416 ""}  } { { "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" "" { Text "C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1680984531416 ""}
{ "Info" "ISTA_SDC_FOUND" "fft/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fft/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1680984531432 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "servo:servo_0\|clk500 " "Node: servo:servo_0\|clk500 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register servo:servo_0\|pulseOut servo:servo_0\|clk500 " "Register servo:servo_0\|pulseOut is being clocked by servo:servo_0\|clk500" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680984531447 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1680984531447 "|ELEX7660_TermProject|servo:servo_0|clk500"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fft_interface:fft_0\|adcinterface:adcinterface_0\|convst_count\[1\] " "Node: fft_interface:fft_0\|adcinterface:adcinterface_0\|convst_count\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fft_interface:fft_0\|adcinterface:adcinterface_0\|result\[0\] fft_interface:fft_0\|adcinterface:adcinterface_0\|convst_count\[1\] " "Register fft_interface:fft_0\|adcinterface:adcinterface_0\|result\[0\] is being clocked by fft_interface:fft_0\|adcinterface:adcinterface_0\|convst_count\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680984531447 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1680984531447 "|ELEX7660_TermProject|fft_interface:fft_0|adcinterface:adcinterface_0|convst_count[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "servo:servo_1\|clk500 " "Node: servo:servo_1\|clk500 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register servo:servo_1\|pulseOut servo:servo_1\|clk500 " "Register servo:servo_1\|pulseOut is being clocked by servo:servo_1\|clk500" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680984531447 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1680984531447 "|ELEX7660_TermProject|servo:servo_1|clk500"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1680984531463 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680984531510 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1680984531510 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1680984531526 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1680984531605 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1680984531605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.782 " "Worst-case setup slack is -2.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984531620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984531620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.782             -41.645 FPGA_CLK1_50  " "   -2.782             -41.645 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984531620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.242               0.000 altera_reserved_tck  " "   12.242               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984531620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680984531620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984531636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984531636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 FPGA_CLK1_50  " "    0.215               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984531636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656               0.000 altera_reserved_tck  " "    0.656               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984531636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680984531636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.943 " "Worst-case recovery slack is 14.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984531636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984531636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.943               0.000 FPGA_CLK1_50  " "   14.943               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984531636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.914               0.000 altera_reserved_tck  " "   29.914               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984531636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680984531636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.868 " "Worst-case removal slack is 0.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984531651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984531651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.868               0.000 altera_reserved_tck  " "    0.868               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984531651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.052               0.000 FPGA_CLK1_50  " "    1.052               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984531651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680984531651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.864 " "Worst-case minimum pulse width slack is 8.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984531651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984531651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.864               0.000 FPGA_CLK1_50  " "    8.864               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984531651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.830               0.000 altera_reserved_tck  " "   15.830               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984531651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680984531651 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680984531683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680984531683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680984531683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680984531683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 51.078 ns " "Worst Case Available Settling Time: 51.078 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680984531683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680984531683 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680984531683 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1680984531683 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1680984531730 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1680984533615 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "servo:servo_0\|clk500 " "Node: servo:servo_0\|clk500 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register servo:servo_0\|pulseOut servo:servo_0\|clk500 " "Register servo:servo_0\|pulseOut is being clocked by servo:servo_0\|clk500" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680984533803 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1680984533803 "|ELEX7660_TermProject|servo:servo_0|clk500"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fft_interface:fft_0\|adcinterface:adcinterface_0\|convst_count\[1\] " "Node: fft_interface:fft_0\|adcinterface:adcinterface_0\|convst_count\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fft_interface:fft_0\|adcinterface:adcinterface_0\|result\[0\] fft_interface:fft_0\|adcinterface:adcinterface_0\|convst_count\[1\] " "Register fft_interface:fft_0\|adcinterface:adcinterface_0\|result\[0\] is being clocked by fft_interface:fft_0\|adcinterface:adcinterface_0\|convst_count\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680984533803 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1680984533803 "|ELEX7660_TermProject|fft_interface:fft_0|adcinterface:adcinterface_0|convst_count[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "servo:servo_1\|clk500 " "Node: servo:servo_1\|clk500 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register servo:servo_1\|pulseOut servo:servo_1\|clk500 " "Register servo:servo_1\|pulseOut is being clocked by servo:servo_1\|clk500" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680984533803 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1680984533803 "|ELEX7660_TermProject|servo:servo_1|clk500"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680984533850 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1680984533897 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1680984533897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.800 " "Worst-case setup slack is -2.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984533897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984533897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.800             -42.724 FPGA_CLK1_50  " "   -2.800             -42.724 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984533897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.367               0.000 altera_reserved_tck  " "   12.367               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984533897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680984533897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.189 " "Worst-case hold slack is 0.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984533913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984533913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 FPGA_CLK1_50  " "    0.189               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984533913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.627               0.000 altera_reserved_tck  " "    0.627               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984533913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680984533913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.168 " "Worst-case recovery slack is 15.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984533928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984533928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.168               0.000 FPGA_CLK1_50  " "   15.168               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984533928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.027               0.000 altera_reserved_tck  " "   30.027               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984533928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680984533928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.801 " "Worst-case removal slack is 0.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984533928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984533928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 altera_reserved_tck  " "    0.801               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984533928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.994               0.000 FPGA_CLK1_50  " "    0.994               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984533928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680984533928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.798 " "Worst-case minimum pulse width slack is 8.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984533944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984533944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.798               0.000 FPGA_CLK1_50  " "    8.798               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984533944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.840               0.000 altera_reserved_tck  " "   15.840               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984533944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680984533944 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680984533975 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680984533975 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680984533975 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680984533975 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 51.391 ns " "Worst Case Available Settling Time: 51.391 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680984533975 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680984533975 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680984533975 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1680984533980 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1680984534180 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1680984535891 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "servo:servo_0\|clk500 " "Node: servo:servo_0\|clk500 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register servo:servo_0\|pulseOut servo:servo_0\|clk500 " "Register servo:servo_0\|pulseOut is being clocked by servo:servo_0\|clk500" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680984536095 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1680984536095 "|ELEX7660_TermProject|servo:servo_0|clk500"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fft_interface:fft_0\|adcinterface:adcinterface_0\|convst_count\[1\] " "Node: fft_interface:fft_0\|adcinterface:adcinterface_0\|convst_count\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fft_interface:fft_0\|adcinterface:adcinterface_0\|result\[0\] fft_interface:fft_0\|adcinterface:adcinterface_0\|convst_count\[1\] " "Register fft_interface:fft_0\|adcinterface:adcinterface_0\|result\[0\] is being clocked by fft_interface:fft_0\|adcinterface:adcinterface_0\|convst_count\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680984536095 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1680984536095 "|ELEX7660_TermProject|fft_interface:fft_0|adcinterface:adcinterface_0|convst_count[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "servo:servo_1\|clk500 " "Node: servo:servo_1\|clk500 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register servo:servo_1\|pulseOut servo:servo_1\|clk500 " "Register servo:servo_1\|pulseOut is being clocked by servo:servo_1\|clk500" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680984536095 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1680984536095 "|ELEX7660_TermProject|servo:servo_1|clk500"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680984536142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.306 " "Worst-case setup slack is 2.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.306               0.000 FPGA_CLK1_50  " "    2.306               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.172               0.000 altera_reserved_tck  " "   14.172               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680984536157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 FPGA_CLK1_50  " "    0.139               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 altera_reserved_tck  " "    0.315               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680984536184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.358 " "Worst-case recovery slack is 16.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.358               0.000 FPGA_CLK1_50  " "   16.358               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.081               0.000 altera_reserved_tck  " "   31.081               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680984536189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.435 " "Worst-case removal slack is 0.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 altera_reserved_tck  " "    0.435               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576               0.000 FPGA_CLK1_50  " "    0.576               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680984536205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.763 " "Worst-case minimum pulse width slack is 8.763" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.763               0.000 FPGA_CLK1_50  " "    8.763               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.816               0.000 altera_reserved_tck  " "   15.816               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680984536205 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680984536236 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680984536236 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680984536236 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680984536236 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 53.710 ns " "Worst Case Available Settling Time: 53.710 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680984536236 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680984536236 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680984536236 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1680984536236 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "servo:servo_0\|clk500 " "Node: servo:servo_0\|clk500 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register servo:servo_0\|pulseOut servo:servo_0\|clk500 " "Register servo:servo_0\|pulseOut is being clocked by servo:servo_0\|clk500" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680984536487 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1680984536487 "|ELEX7660_TermProject|servo:servo_0|clk500"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fft_interface:fft_0\|adcinterface:adcinterface_0\|convst_count\[1\] " "Node: fft_interface:fft_0\|adcinterface:adcinterface_0\|convst_count\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fft_interface:fft_0\|adcinterface:adcinterface_0\|result\[0\] fft_interface:fft_0\|adcinterface:adcinterface_0\|convst_count\[1\] " "Register fft_interface:fft_0\|adcinterface:adcinterface_0\|result\[0\] is being clocked by fft_interface:fft_0\|adcinterface:adcinterface_0\|convst_count\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680984536487 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1680984536487 "|ELEX7660_TermProject|fft_interface:fft_0|adcinterface:adcinterface_0|convst_count[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "servo:servo_1\|clk500 " "Node: servo:servo_1\|clk500 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register servo:servo_1\|pulseOut servo:servo_1\|clk500 " "Register servo:servo_1\|pulseOut is being clocked by servo:servo_1\|clk500" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680984536487 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1680984536487 "|ELEX7660_TermProject|servo:servo_1|clk500"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680984536518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.811 " "Worst-case setup slack is 2.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.811               0.000 FPGA_CLK1_50  " "    2.811               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.439               0.000 altera_reserved_tck  " "   14.439               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680984536534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.117 " "Worst-case hold slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 FPGA_CLK1_50  " "    0.117               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 altera_reserved_tck  " "    0.270               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680984536565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.810 " "Worst-case recovery slack is 16.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.810               0.000 FPGA_CLK1_50  " "   16.810               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.288               0.000 altera_reserved_tck  " "   31.288               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680984536565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.378 " "Worst-case removal slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 altera_reserved_tck  " "    0.378               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525               0.000 FPGA_CLK1_50  " "    0.525               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680984536581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.758 " "Worst-case minimum pulse width slack is 8.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.758               0.000 FPGA_CLK1_50  " "    8.758               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.831               0.000 altera_reserved_tck  " "   15.831               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680984536585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680984536585 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680984536613 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680984536613 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680984536613 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680984536613 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 54.384 ns " "Worst Case Available Settling Time: 54.384 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680984536613 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680984536613 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680984536613 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1680984537946 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1680984537946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 24 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5157 " "Peak virtual memory: 5157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680984538041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 08 13:08:58 2023 " "Processing ended: Sat Apr 08 13:08:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680984538041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680984538041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680984538041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1680984538041 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 203 s " "Quartus Prime Full Compilation was successful. 0 errors, 203 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1680984538777 ""}
