{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734325170489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734325170490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 16 11:59:30 2024 " "Processing started: Mon Dec 16 11:59:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734325170490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734325170490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734325170490 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734325170754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file wb_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB_stage " "Found entity 1: WB_stage" {  } { { "WB_stage.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/WB_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734325170798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734325170798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file wb_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wb_mux " "Found entity 1: wb_mux" {  } { { "wb_mux.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/wb_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734325170800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734325170800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734325170801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734325170801 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pipeline.sv(149) " "Verilog HDL Module Instantiation warning at pipeline.sv(149): ignored dangling comma in List of Port Connections" {  } { { "pipeline.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/pipeline.sv" 149 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1734325170803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/pipeline.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734325170804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734325170804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_mux " "Found entity 1: pc_mux" {  } { { "pc_mux.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/pc_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734325170805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734325170805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734325170807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734325170807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/MEM_WB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734325170809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734325170809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_stage " "Found entity 1: MEM_stage" {  } { { "MEM_stage.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/MEM_stage.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734325170810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734325170810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "lsu.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/lsu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734325170812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734325170812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insn_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file insn_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 insn_mem " "Found entity 1: insn_mem" {  } { { "insn_mem.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/insn_mem.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734325170814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734325170814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Immgen " "Found entity 1: Immgen" {  } { { "ImmGen.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ImmGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734325170815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734325170815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file if_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_stage " "Found entity 1: IF_stage" {  } { { "IF_stage.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/IF_stage.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734325170816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734325170816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/IF_ID.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734325170818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734325170818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file id_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_stage " "Found entity 1: ID_stage" {  } { { "ID_stage.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_stage.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734325170819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734325170819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734325170821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734325170821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "hazard_unit.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/hazard_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734325170822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734325170822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_stage " "Found entity 1: EX_stage" {  } { { "EX_stage.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_stage.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734325170824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734325170824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734325170825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734325170825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734325170827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734325170827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brc.sv 1 1 " "Found 1 design units, including 1 entities, in source file brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BRC " "Found entity 1: BRC" {  } { { "BRC.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/BRC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734325170828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734325170828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_sel " "Found entity 1: branch_sel" {  } { { "branch_sel.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/branch_sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734325170830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734325170830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file b_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 b_mux " "Found entity 1: b_mux" {  } { { "b_mux.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/b_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734325170831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734325170831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734325170832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734325170832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file a_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 a_mux " "Found entity 1: a_mux" {  } { { "a_mux.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/a_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734325170834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734325170834 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "insn_vld_d pipeline.sv(33) " "Verilog HDL Implicit Net warning at pipeline.sv(33): created implicit net for \"insn_vld_d\"" {  } { { "pipeline.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/pipeline.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170834 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FlushD pipeline.sv(52) " "Verilog HDL Implicit Net warning at pipeline.sv(52): created implicit net for \"FlushD\"" {  } { { "pipeline.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/pipeline.sv" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170834 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_rst MEM_stage.sv(25) " "Verilog HDL Implicit Net warning at MEM_stage.sv(25): created implicit net for \"i_rst\"" {  } { { "MEM_stage.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/MEM_stage.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170834 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "pc_d ID_EX.sv(19) " "Verilog HDL error at ID_EX.sv(19): value cannot be assigned to input \"pc_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 19 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170837 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "instrD ID_EX.sv(20) " "Verilog HDL error at ID_EX.sv(20): value cannot be assigned to input \"instrD\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 20 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170837 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "br_un_d ID_EX.sv(21) " "Verilog HDL error at ID_EX.sv(21): value cannot be assigned to input \"br_un_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 21 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170837 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "opa_sel_d ID_EX.sv(22) " "Verilog HDL error at ID_EX.sv(22): value cannot be assigned to input \"opa_sel_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 22 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170837 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "opb_sel_d ID_EX.sv(23) " "Verilog HDL error at ID_EX.sv(23): value cannot be assigned to input \"opb_sel_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 23 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170837 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "mem_wren_d ID_EX.sv(24) " "Verilog HDL error at ID_EX.sv(24): value cannot be assigned to input \"mem_wren_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 24 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170837 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "rd_wren_d ID_EX.sv(25) " "Verilog HDL error at ID_EX.sv(25): value cannot be assigned to input \"rd_wren_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 25 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170837 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "wb_sel_d ID_EX.sv(26) " "Verilog HDL error at ID_EX.sv(26): value cannot be assigned to input \"wb_sel_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 26 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170837 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "rs1_data_d ID_EX.sv(27) " "Verilog HDL error at ID_EX.sv(27): value cannot be assigned to input \"rs1_data_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 27 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170837 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "rs2_data_d ID_EX.sv(28) " "Verilog HDL error at ID_EX.sv(28): value cannot be assigned to input \"rs2_data_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 28 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170837 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "imm_out_d ID_EX.sv(29) " "Verilog HDL error at ID_EX.sv(29): value cannot be assigned to input \"imm_out_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 29 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170837 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "alu_op_d ID_EX.sv(30) " "Verilog HDL error at ID_EX.sv(30): value cannot be assigned to input \"alu_op_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 30 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170837 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "pc_d ID_EX.sv(33) " "Verilog HDL error at ID_EX.sv(33): value cannot be assigned to input \"pc_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 33 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170837 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "instrD ID_EX.sv(34) " "Verilog HDL error at ID_EX.sv(34): value cannot be assigned to input \"instrD\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 34 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170837 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "br_un_d ID_EX.sv(35) " "Verilog HDL error at ID_EX.sv(35): value cannot be assigned to input \"br_un_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 35 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170837 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "opa_sel_d ID_EX.sv(36) " "Verilog HDL error at ID_EX.sv(36): value cannot be assigned to input \"opa_sel_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 36 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170837 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "opb_sel_d ID_EX.sv(37) " "Verilog HDL error at ID_EX.sv(37): value cannot be assigned to input \"opb_sel_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 37 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170837 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "mem_wren_d ID_EX.sv(38) " "Verilog HDL error at ID_EX.sv(38): value cannot be assigned to input \"mem_wren_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 38 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170837 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "rd_wren_d ID_EX.sv(39) " "Verilog HDL error at ID_EX.sv(39): value cannot be assigned to input \"rd_wren_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 39 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170837 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "wb_sel_d ID_EX.sv(40) " "Verilog HDL error at ID_EX.sv(40): value cannot be assigned to input \"wb_sel_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 40 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170837 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "rs1_data_d ID_EX.sv(41) " "Verilog HDL error at ID_EX.sv(41): value cannot be assigned to input \"rs1_data_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 41 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170837 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "rs2_data_d ID_EX.sv(42) " "Verilog HDL error at ID_EX.sv(42): value cannot be assigned to input \"rs2_data_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 42 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170837 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "imm_out_d ID_EX.sv(43) " "Verilog HDL error at ID_EX.sv(43): value cannot be assigned to input \"imm_out_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 43 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "alu_op_d ID_EX.sv(44) " "Verilog HDL error at ID_EX.sv(44): value cannot be assigned to input \"alu_op_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 44 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "pc_d ID_EX.sv(47) " "Verilog HDL error at ID_EX.sv(47): value cannot be assigned to input \"pc_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 47 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "instrD ID_EX.sv(48) " "Verilog HDL error at ID_EX.sv(48): value cannot be assigned to input \"instrD\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 48 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "br_un_d ID_EX.sv(49) " "Verilog HDL error at ID_EX.sv(49): value cannot be assigned to input \"br_un_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 49 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "opa_sel_d ID_EX.sv(50) " "Verilog HDL error at ID_EX.sv(50): value cannot be assigned to input \"opa_sel_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 50 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "opb_sel_d ID_EX.sv(51) " "Verilog HDL error at ID_EX.sv(51): value cannot be assigned to input \"opb_sel_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 51 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "mem_wren_d ID_EX.sv(52) " "Verilog HDL error at ID_EX.sv(52): value cannot be assigned to input \"mem_wren_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 52 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "rd_wren_d ID_EX.sv(53) " "Verilog HDL error at ID_EX.sv(53): value cannot be assigned to input \"rd_wren_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 53 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "wb_sel_d ID_EX.sv(54) " "Verilog HDL error at ID_EX.sv(54): value cannot be assigned to input \"wb_sel_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 54 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "rs1_data_d ID_EX.sv(55) " "Verilog HDL error at ID_EX.sv(55): value cannot be assigned to input \"rs1_data_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 55 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "rs2_data_d ID_EX.sv(56) " "Verilog HDL error at ID_EX.sv(56): value cannot be assigned to input \"rs2_data_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 56 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "imm_out_d ID_EX.sv(57) " "Verilog HDL error at ID_EX.sv(57): value cannot be assigned to input \"imm_out_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 57 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "alu_op_d ID_EX.sv(58) " "Verilog HDL error at ID_EX.sv(58): value cannot be assigned to input \"alu_op_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 58 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "pc_d ID_EX.sv(61) " "Verilog HDL error at ID_EX.sv(61): value cannot be assigned to input \"pc_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 61 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pc_sel_d ID_EX.sv(62) " "Verilog HDL error at ID_EX.sv(62): object \"pc_sel_d\" is not declared" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 62 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pc_sel_e ID_EX.sv(62) " "Verilog HDL error at ID_EX.sv(62): object \"pc_sel_e\" is not declared" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 62 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "br_un_d ID_EX.sv(63) " "Verilog HDL error at ID_EX.sv(63): value cannot be assigned to input \"br_un_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 63 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "opa_sel_d ID_EX.sv(64) " "Verilog HDL error at ID_EX.sv(64): value cannot be assigned to input \"opa_sel_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 64 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "opb_sel_d ID_EX.sv(65) " "Verilog HDL error at ID_EX.sv(65): value cannot be assigned to input \"opb_sel_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 65 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "mem_wren_d ID_EX.sv(66) " "Verilog HDL error at ID_EX.sv(66): value cannot be assigned to input \"mem_wren_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 66 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "rd_wren_d ID_EX.sv(67) " "Verilog HDL error at ID_EX.sv(67): value cannot be assigned to input \"rd_wren_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 67 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "wb_sel_d ID_EX.sv(68) " "Verilog HDL error at ID_EX.sv(68): value cannot be assigned to input \"wb_sel_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 68 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "rs1_data_d ID_EX.sv(69) " "Verilog HDL error at ID_EX.sv(69): value cannot be assigned to input \"rs1_data_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 69 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "rs2_data_d ID_EX.sv(70) " "Verilog HDL error at ID_EX.sv(70): value cannot be assigned to input \"rs2_data_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 70 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "imm_out_d ID_EX.sv(71) " "Verilog HDL error at ID_EX.sv(71): value cannot be assigned to input \"imm_out_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 71 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "alu_op_d ID_EX.sv(72) " "Verilog HDL error at ID_EX.sv(72): value cannot be assigned to input \"alu_op_d\"" {  } { { "ID_EX.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/ID_EX.sv" 72 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170838 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "alu_data_e EX_MEM.sv(17) " "Verilog HDL error at EX_MEM.sv(17): value cannot be assigned to input \"alu_data_e\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 17 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170840 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "rs2_data_e EX_MEM.sv(18) " "Verilog HDL error at EX_MEM.sv(18): value cannot be assigned to input \"rs2_data_e\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 18 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170840 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "instrE EX_MEM.sv(19) " "Verilog HDL error at EX_MEM.sv(19): value cannot be assigned to input \"instrE\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 19 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170840 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "pc_e EX_MEM.sv(20) " "Verilog HDL error at EX_MEM.sv(20): value cannot be assigned to input \"pc_e\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 20 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170840 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "wb_sel_e EX_MEM.sv(21) " "Verilog HDL error at EX_MEM.sv(21): value cannot be assigned to input \"wb_sel_e\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 21 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170840 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "rd_wren_e EX_MEM.sv(22) " "Verilog HDL error at EX_MEM.sv(22): value cannot be assigned to input \"rd_wren_e\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 22 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170840 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "mem_wren_e EX_MEM.sv(23) " "Verilog HDL error at EX_MEM.sv(23): value cannot be assigned to input \"mem_wren_e\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 23 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170841 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "alu_data_e EX_MEM.sv(26) " "Verilog HDL error at EX_MEM.sv(26): value cannot be assigned to input \"alu_data_e\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 26 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170841 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "rs2_data_e EX_MEM.sv(27) " "Verilog HDL error at EX_MEM.sv(27): value cannot be assigned to input \"rs2_data_e\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 27 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170841 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "instrE EX_MEM.sv(28) " "Verilog HDL error at EX_MEM.sv(28): value cannot be assigned to input \"instrE\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 28 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170841 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "pc_e EX_MEM.sv(29) " "Verilog HDL error at EX_MEM.sv(29): value cannot be assigned to input \"pc_e\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 29 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170841 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "wb_sel_e EX_MEM.sv(30) " "Verilog HDL error at EX_MEM.sv(30): value cannot be assigned to input \"wb_sel_e\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 30 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170841 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "rd_wren_e EX_MEM.sv(31) " "Verilog HDL error at EX_MEM.sv(31): value cannot be assigned to input \"rd_wren_e\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 31 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170841 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "mem_wren_e EX_MEM.sv(32) " "Verilog HDL error at EX_MEM.sv(32): value cannot be assigned to input \"mem_wren_e\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 32 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170841 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "alu_data_e EX_MEM.sv(35) " "Verilog HDL error at EX_MEM.sv(35): value cannot be assigned to input \"alu_data_e\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 35 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170841 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "rs2_data_e EX_MEM.sv(36) " "Verilog HDL error at EX_MEM.sv(36): value cannot be assigned to input \"rs2_data_e\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 36 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170841 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "instrE EX_MEM.sv(37) " "Verilog HDL error at EX_MEM.sv(37): value cannot be assigned to input \"instrE\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 37 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170841 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "pc_e EX_MEM.sv(38) " "Verilog HDL error at EX_MEM.sv(38): value cannot be assigned to input \"pc_e\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 38 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170841 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "wb_sel_e EX_MEM.sv(39) " "Verilog HDL error at EX_MEM.sv(39): value cannot be assigned to input \"wb_sel_e\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 39 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170841 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "rd_wren_e EX_MEM.sv(40) " "Verilog HDL error at EX_MEM.sv(40): value cannot be assigned to input \"rd_wren_e\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 40 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170841 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "mem_wren_e EX_MEM.sv(41) " "Verilog HDL error at EX_MEM.sv(41): value cannot be assigned to input \"mem_wren_e\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 41 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170841 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "alu_data_e EX_MEM.sv(44) " "Verilog HDL error at EX_MEM.sv(44): value cannot be assigned to input \"alu_data_e\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 44 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170841 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "rs2_data_e EX_MEM.sv(45) " "Verilog HDL error at EX_MEM.sv(45): value cannot be assigned to input \"rs2_data_e\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 45 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170841 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "instrE EX_MEM.sv(46) " "Verilog HDL error at EX_MEM.sv(46): value cannot be assigned to input \"instrE\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 46 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170841 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "pc_e EX_MEM.sv(47) " "Verilog HDL error at EX_MEM.sv(47): value cannot be assigned to input \"pc_e\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 47 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170841 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "wb_sel_e EX_MEM.sv(48) " "Verilog HDL error at EX_MEM.sv(48): value cannot be assigned to input \"wb_sel_e\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 48 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170841 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "rd_wren_e EX_MEM.sv(49) " "Verilog HDL error at EX_MEM.sv(49): value cannot be assigned to input \"rd_wren_e\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 49 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170841 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "mem_wren_e EX_MEM.sv(50) " "Verilog HDL error at EX_MEM.sv(50): value cannot be assigned to input \"mem_wren_e\"" {  } { { "EX_MEM.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/EX_MEM.sv" 50 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170841 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "instrM MEM_WB.sv(17) " "Verilog HDL error at MEM_WB.sv(17): value cannot be assigned to input \"instrM\"" {  } { { "MEM_WB.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/MEM_WB.sv" 17 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170842 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "alu_data_m MEM_WB.sv(18) " "Verilog HDL error at MEM_WB.sv(18): value cannot be assigned to input \"alu_data_m\"" {  } { { "MEM_WB.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/MEM_WB.sv" 18 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170842 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "ld_data_m MEM_WB.sv(19) " "Verilog HDL error at MEM_WB.sv(19): value cannot be assigned to input \"ld_data_m\"" {  } { { "MEM_WB.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/MEM_WB.sv" 19 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170842 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "pc_m MEM_WB.sv(20) " "Verilog HDL error at MEM_WB.sv(20): value cannot be assigned to input \"pc_m\"" {  } { { "MEM_WB.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/MEM_WB.sv" 20 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170842 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "rd_wren_m MEM_WB.sv(21) " "Verilog HDL error at MEM_WB.sv(21): value cannot be assigned to input \"rd_wren_m\"" {  } { { "MEM_WB.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/MEM_WB.sv" 21 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170842 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "wb_sel_m MEM_WB.sv(22) " "Verilog HDL error at MEM_WB.sv(22): value cannot be assigned to input \"wb_sel_m\"" {  } { { "MEM_WB.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/MEM_WB.sv" 22 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170842 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "instrM MEM_WB.sv(25) " "Verilog HDL error at MEM_WB.sv(25): value cannot be assigned to input \"instrM\"" {  } { { "MEM_WB.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/MEM_WB.sv" 25 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170842 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "alu_data_m MEM_WB.sv(26) " "Verilog HDL error at MEM_WB.sv(26): value cannot be assigned to input \"alu_data_m\"" {  } { { "MEM_WB.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/MEM_WB.sv" 26 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170842 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "ld_data_m MEM_WB.sv(27) " "Verilog HDL error at MEM_WB.sv(27): value cannot be assigned to input \"ld_data_m\"" {  } { { "MEM_WB.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/MEM_WB.sv" 27 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170842 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "pc_m MEM_WB.sv(28) " "Verilog HDL error at MEM_WB.sv(28): value cannot be assigned to input \"pc_m\"" {  } { { "MEM_WB.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/MEM_WB.sv" 28 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170842 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "rd_wren_m MEM_WB.sv(29) " "Verilog HDL error at MEM_WB.sv(29): value cannot be assigned to input \"rd_wren_m\"" {  } { { "MEM_WB.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/MEM_WB.sv" 29 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170842 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "wb_sel_m MEM_WB.sv(30) " "Verilog HDL error at MEM_WB.sv(30): value cannot be assigned to input \"wb_sel_m\"" {  } { { "MEM_WB.sv" "" { Text "C:/Users/Dell/Documents/cpu risc-v/non-forward/MEM_WB.sv" 30 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734325170842 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 89 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 89 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "378 " "Peak virtual memory: 378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734325170913 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 16 11:59:30 2024 " "Processing ended: Mon Dec 16 11:59:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734325170913 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734325170913 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734325170913 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734325170913 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 91 s 5 s " "Quartus II Full Compilation was unsuccessful. 91 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734325171494 ""}
