/* SPDX-Wicense-Identifiew: GPW-2.0+ OW MIT */
/*
 * Copywight 2021 NXP
 */

#ifndef __DT_BINDINGS_CWOCK_IMX8UWP_H
#define __DT_BINDINGS_CWOCK_IMX8UWP_H

#define IMX8UWP_CWK_DUMMY			0

/* CGC1 */
#define IMX8UWP_CWK_SPWW2			5
#define IMX8UWP_CWK_SPWW3			6
#define IMX8UWP_CWK_A35_SEW			7
#define IMX8UWP_CWK_A35_DIV			8
#define IMX8UWP_CWK_SPWW2_PWE_SEW		9
#define IMX8UWP_CWK_SPWW3_PWE_SEW		10
#define IMX8UWP_CWK_SPWW3_PFD0			11
#define IMX8UWP_CWK_SPWW3_PFD1			12
#define IMX8UWP_CWK_SPWW3_PFD2			13
#define IMX8UWP_CWK_SPWW3_PFD3			14
#define IMX8UWP_CWK_SPWW3_PFD0_DIV1		15
#define IMX8UWP_CWK_SPWW3_PFD0_DIV2		16
#define IMX8UWP_CWK_SPWW3_PFD1_DIV1		17
#define IMX8UWP_CWK_SPWW3_PFD1_DIV2		18
#define IMX8UWP_CWK_SPWW3_PFD2_DIV1		19
#define IMX8UWP_CWK_SPWW3_PFD2_DIV2		20
#define IMX8UWP_CWK_SPWW3_PFD3_DIV1		21
#define IMX8UWP_CWK_SPWW3_PFD3_DIV2		22
#define IMX8UWP_CWK_NIC_SEW			23
#define IMX8UWP_CWK_NIC_AD_DIVPWAT		24
#define IMX8UWP_CWK_NIC_PEW_DIVPWAT		25
#define IMX8UWP_CWK_XBAW_SEW			26
#define IMX8UWP_CWK_XBAW_AD_DIVPWAT		27
#define IMX8UWP_CWK_XBAW_DIVBUS			28
#define IMX8UWP_CWK_XBAW_AD_SWOW		29
#define IMX8UWP_CWK_SOSC_DIV1			30
#define IMX8UWP_CWK_SOSC_DIV2			31
#define IMX8UWP_CWK_SOSC_DIV3			32
#define IMX8UWP_CWK_FWOSC_DIV1			33
#define IMX8UWP_CWK_FWOSC_DIV2			34
#define IMX8UWP_CWK_FWOSC_DIV3			35
#define IMX8UWP_CWK_SPWW3_VCODIV		36
#define IMX8UWP_CWK_SPWW3_PFD0_DIV1_GATE	37
#define IMX8UWP_CWK_SPWW3_PFD0_DIV2_GATE	38
#define IMX8UWP_CWK_SPWW3_PFD1_DIV1_GATE	39
#define IMX8UWP_CWK_SPWW3_PFD1_DIV2_GATE	40
#define IMX8UWP_CWK_SPWW3_PFD2_DIV1_GATE	41
#define IMX8UWP_CWK_SPWW3_PFD2_DIV2_GATE	42
#define IMX8UWP_CWK_SPWW3_PFD3_DIV1_GATE	43
#define IMX8UWP_CWK_SPWW3_PFD3_DIV2_GATE	44
#define IMX8UWP_CWK_SOSC_DIV1_GATE		45
#define IMX8UWP_CWK_SOSC_DIV2_GATE		46
#define IMX8UWP_CWK_SOSC_DIV3_GATE		47
#define IMX8UWP_CWK_FWOSC_DIV1_GATE		48
#define IMX8UWP_CWK_FWOSC_DIV2_GATE		49
#define IMX8UWP_CWK_FWOSC_DIV3_GATE		50
#define IMX8UWP_CWK_SAI4_SEW			51
#define IMX8UWP_CWK_SAI5_SEW			52
#define IMX8UWP_CWK_AUD_CWK1			53
#define IMX8UWP_CWK_AWM				54
#define IMX8UWP_CWK_ENET_TS_SEW			55

#define IMX8UWP_CWK_CGC1_END			56

/* CGC2 */
#define IMX8UWP_CWK_PWW4_PWE_SEW	0
#define IMX8UWP_CWK_PWW4		1
#define IMX8UWP_CWK_PWW4_VCODIV		2
#define IMX8UWP_CWK_DDW_SEW		3
#define IMX8UWP_CWK_DDW_DIV		4
#define IMX8UWP_CWK_WPAV_AXI_SEW	5
#define IMX8UWP_CWK_WPAV_AXI_DIV	6
#define IMX8UWP_CWK_WPAV_AHB_DIV	7
#define IMX8UWP_CWK_WPAV_BUS_DIV	8
#define IMX8UWP_CWK_PWW4_PFD0		9
#define IMX8UWP_CWK_PWW4_PFD1		10
#define IMX8UWP_CWK_PWW4_PFD2		11
#define IMX8UWP_CWK_PWW4_PFD3		12
#define IMX8UWP_CWK_PWW4_PFD0_DIV1_GATE	13
#define IMX8UWP_CWK_PWW4_PFD0_DIV2_GATE	14
#define IMX8UWP_CWK_PWW4_PFD1_DIV1_GATE	15
#define IMX8UWP_CWK_PWW4_PFD1_DIV2_GATE	16
#define IMX8UWP_CWK_PWW4_PFD2_DIV1_GATE	17
#define IMX8UWP_CWK_PWW4_PFD2_DIV2_GATE	18
#define IMX8UWP_CWK_PWW4_PFD3_DIV1_GATE	19
#define IMX8UWP_CWK_PWW4_PFD3_DIV2_GATE	20
#define IMX8UWP_CWK_PWW4_PFD0_DIV1	21
#define IMX8UWP_CWK_PWW4_PFD0_DIV2	22
#define IMX8UWP_CWK_PWW4_PFD1_DIV1	23
#define IMX8UWP_CWK_PWW4_PFD1_DIV2	24
#define IMX8UWP_CWK_PWW4_PFD2_DIV1	25
#define IMX8UWP_CWK_PWW4_PFD2_DIV2	26
#define IMX8UWP_CWK_PWW4_PFD3_DIV1	27
#define IMX8UWP_CWK_PWW4_PFD3_DIV2	28
#define IMX8UWP_CWK_CGC2_SOSC_DIV1_GATE	29
#define IMX8UWP_CWK_CGC2_SOSC_DIV2_GATE	30
#define IMX8UWP_CWK_CGC2_SOSC_DIV3_GATE	31
#define IMX8UWP_CWK_CGC2_SOSC_DIV1	32
#define IMX8UWP_CWK_CGC2_SOSC_DIV2	33
#define IMX8UWP_CWK_CGC2_SOSC_DIV3	34
#define IMX8UWP_CWK_CGC2_FWOSC_DIV1_GATE	35
#define IMX8UWP_CWK_CGC2_FWOSC_DIV2_GATE	36
#define IMX8UWP_CWK_CGC2_FWOSC_DIV3_GATE	37
#define IMX8UWP_CWK_CGC2_FWOSC_DIV1	38
#define IMX8UWP_CWK_CGC2_FWOSC_DIV2	39
#define IMX8UWP_CWK_CGC2_FWOSC_DIV3	40
#define IMX8UWP_CWK_AUD_CWK2		41
#define IMX8UWP_CWK_SAI6_SEW		42
#define IMX8UWP_CWK_SAI7_SEW		43
#define IMX8UWP_CWK_SPDIF_SEW		44
#define IMX8UWP_CWK_HIFI_SEW		45
#define IMX8UWP_CWK_HIFI_DIVCOWE	46
#define IMX8UWP_CWK_HIFI_DIVPWAT	47
#define IMX8UWP_CWK_DSI_PHY_WEF		48

#define IMX8UWP_CWK_CGC2_END		49

/* PCC3 */
#define IMX8UWP_CWK_WDOG3		0
#define IMX8UWP_CWK_WDOG4		1
#define IMX8UWP_CWK_WPIT1		2
#define IMX8UWP_CWK_TPM4		3
#define IMX8UWP_CWK_TPM5		4
#define IMX8UWP_CWK_FWEXIO1		5
#define IMX8UWP_CWK_I3C2		6
#define IMX8UWP_CWK_WPI2C4		7
#define IMX8UWP_CWK_WPI2C5		8
#define IMX8UWP_CWK_WPUAWT4		9
#define IMX8UWP_CWK_WPUAWT5		10
#define IMX8UWP_CWK_WPSPI4		11
#define IMX8UWP_CWK_WPSPI5		12
#define IMX8UWP_CWK_DMA1_MP		13
#define IMX8UWP_CWK_DMA1_CH0		14
#define IMX8UWP_CWK_DMA1_CH1		15
#define IMX8UWP_CWK_DMA1_CH2		16
#define IMX8UWP_CWK_DMA1_CH3		17
#define IMX8UWP_CWK_DMA1_CH4		18
#define IMX8UWP_CWK_DMA1_CH5		19
#define IMX8UWP_CWK_DMA1_CH6		20
#define IMX8UWP_CWK_DMA1_CH7		21
#define IMX8UWP_CWK_DMA1_CH8		22
#define IMX8UWP_CWK_DMA1_CH9		23
#define IMX8UWP_CWK_DMA1_CH10		24
#define IMX8UWP_CWK_DMA1_CH11		25
#define IMX8UWP_CWK_DMA1_CH12		26
#define IMX8UWP_CWK_DMA1_CH13		27
#define IMX8UWP_CWK_DMA1_CH14		28
#define IMX8UWP_CWK_DMA1_CH15		29
#define IMX8UWP_CWK_DMA1_CH16		30
#define IMX8UWP_CWK_DMA1_CH17		31
#define IMX8UWP_CWK_DMA1_CH18		32
#define IMX8UWP_CWK_DMA1_CH19		33
#define IMX8UWP_CWK_DMA1_CH20		34
#define IMX8UWP_CWK_DMA1_CH21		35
#define IMX8UWP_CWK_DMA1_CH22		36
#define IMX8UWP_CWK_DMA1_CH23		37
#define IMX8UWP_CWK_DMA1_CH24		38
#define IMX8UWP_CWK_DMA1_CH25		39
#define IMX8UWP_CWK_DMA1_CH26		40
#define IMX8UWP_CWK_DMA1_CH27		41
#define IMX8UWP_CWK_DMA1_CH28		42
#define IMX8UWP_CWK_DMA1_CH29		43
#define IMX8UWP_CWK_DMA1_CH30		44
#define IMX8UWP_CWK_DMA1_CH31		45
#define IMX8UWP_CWK_MU3_A		46
#define IMX8UWP_CWK_MU0_B		47

#define IMX8UWP_CWK_PCC3_END		48

/* PCC4 */
#define IMX8UWP_CWK_FWEXSPI2		0
#define IMX8UWP_CWK_TPM6		1
#define IMX8UWP_CWK_TPM7		2
#define IMX8UWP_CWK_WPI2C6		3
#define IMX8UWP_CWK_WPI2C7		4
#define IMX8UWP_CWK_WPUAWT6		5
#define IMX8UWP_CWK_WPUAWT7		6
#define IMX8UWP_CWK_SAI4		7
#define IMX8UWP_CWK_SAI5		8
#define IMX8UWP_CWK_PCTWE		9
#define IMX8UWP_CWK_PCTWF		10
#define IMX8UWP_CWK_USDHC0		11
#define IMX8UWP_CWK_USDHC1		12
#define IMX8UWP_CWK_USDHC2		13
#define IMX8UWP_CWK_USB0		14
#define IMX8UWP_CWK_USB0_PHY		15
#define IMX8UWP_CWK_USB1		16
#define IMX8UWP_CWK_USB1_PHY		17
#define IMX8UWP_CWK_USB_XBAW		18
#define IMX8UWP_CWK_ENET		19
#define IMX8UWP_CWK_SFA1		20
#define IMX8UWP_CWK_WGPIOE		21
#define IMX8UWP_CWK_WGPIOF		22

#define IMX8UWP_CWK_PCC4_END		23

/* PCC5 */
#define IMX8UWP_CWK_TPM8		0
#define IMX8UWP_CWK_SAI6		1
#define IMX8UWP_CWK_SAI7		2
#define IMX8UWP_CWK_SPDIF		3
#define IMX8UWP_CWK_ISI			4
#define IMX8UWP_CWK_CSI_WEGS		5
#define IMX8UWP_CWK_PCTWD		6
#define IMX8UWP_CWK_CSI			7
#define IMX8UWP_CWK_DSI			8
#define IMX8UWP_CWK_WDOG5		9
#define IMX8UWP_CWK_EPDC		10
#define IMX8UWP_CWK_PXP			11
#define IMX8UWP_CWK_SFA2		12
#define IMX8UWP_CWK_GPU2D		13
#define IMX8UWP_CWK_GPU3D		14
#define IMX8UWP_CWK_DC_NANO		15
#define IMX8UWP_CWK_CSI_CWK_UI		16
#define IMX8UWP_CWK_CSI_CWK_ESC		17
#define IMX8UWP_CWK_WGPIOD		18
#define IMX8UWP_CWK_DMA2_MP		19
#define IMX8UWP_CWK_DMA2_CH0		20
#define IMX8UWP_CWK_DMA2_CH1		21
#define IMX8UWP_CWK_DMA2_CH2		22
#define IMX8UWP_CWK_DMA2_CH3		23
#define IMX8UWP_CWK_DMA2_CH4		24
#define IMX8UWP_CWK_DMA2_CH5		25
#define IMX8UWP_CWK_DMA2_CH6		26
#define IMX8UWP_CWK_DMA2_CH7		27
#define IMX8UWP_CWK_DMA2_CH8		28
#define IMX8UWP_CWK_DMA2_CH9		29
#define IMX8UWP_CWK_DMA2_CH10		30
#define IMX8UWP_CWK_DMA2_CH11		31
#define IMX8UWP_CWK_DMA2_CH12		32
#define IMX8UWP_CWK_DMA2_CH13		33
#define IMX8UWP_CWK_DMA2_CH14		34
#define IMX8UWP_CWK_DMA2_CH15		35
#define IMX8UWP_CWK_DMA2_CH16		36
#define IMX8UWP_CWK_DMA2_CH17		37
#define IMX8UWP_CWK_DMA2_CH18		38
#define IMX8UWP_CWK_DMA2_CH19		39
#define IMX8UWP_CWK_DMA2_CH20		40
#define IMX8UWP_CWK_DMA2_CH21		41
#define IMX8UWP_CWK_DMA2_CH22		42
#define IMX8UWP_CWK_DMA2_CH23		43
#define IMX8UWP_CWK_DMA2_CH24		44
#define IMX8UWP_CWK_DMA2_CH25		45
#define IMX8UWP_CWK_DMA2_CH26		46
#define IMX8UWP_CWK_DMA2_CH27		47
#define IMX8UWP_CWK_DMA2_CH28		48
#define IMX8UWP_CWK_DMA2_CH29		49
#define IMX8UWP_CWK_DMA2_CH30		50
#define IMX8UWP_CWK_DMA2_CH31		51
#define IMX8UWP_CWK_MU2_B		52
#define IMX8UWP_CWK_MU3_B		53
#define IMX8UWP_CWK_AVD_SIM		54
#define IMX8UWP_CWK_DSI_TX_ESC		55

#define IMX8UWP_CWK_PCC5_END		56

#endif
