vendor_name = ModelSim
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/tristate.sv
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SysPLL.qip
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SysPLL.v
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAMCLK.qip
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAMCLK.v
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.qip
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_cjf1.tdf
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/a_graycounter_nn6.tdf
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/a_graycounter_j5c.tdf
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_mb41.tdf
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/alt_synch_pipe_ip7.tdf
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dffpipe_tu8.tdf
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/alt_synch_pipe_3u7.tdf
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/cmpr_966.tdf
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/cmpr_866.tdf
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mux_j28.tdf
design_name = Typhoon
instance = comp, \SRAM_DQ[0]~output , SRAM_DQ[0]~output, Typhoon, 1
instance = comp, \SRAM_DQ[1]~output , SRAM_DQ[1]~output, Typhoon, 1
instance = comp, \SRAM_DQ[2]~output , SRAM_DQ[2]~output, Typhoon, 1
instance = comp, \SRAM_DQ[3]~output , SRAM_DQ[3]~output, Typhoon, 1
instance = comp, \SRAM_DQ[4]~output , SRAM_DQ[4]~output, Typhoon, 1
instance = comp, \SRAM_DQ[5]~output , SRAM_DQ[5]~output, Typhoon, 1
instance = comp, \SRAM_DQ[6]~output , SRAM_DQ[6]~output, Typhoon, 1
instance = comp, \SRAM_DQ[7]~output , SRAM_DQ[7]~output, Typhoon, 1
instance = comp, \SRAM_DQ[8]~output , SRAM_DQ[8]~output, Typhoon, 1
instance = comp, \SRAM_DQ[9]~output , SRAM_DQ[9]~output, Typhoon, 1
instance = comp, \SRAM_DQ[10]~output , SRAM_DQ[10]~output, Typhoon, 1
instance = comp, \SRAM_DQ[11]~output , SRAM_DQ[11]~output, Typhoon, 1
instance = comp, \SRAM_DQ[12]~output , SRAM_DQ[12]~output, Typhoon, 1
instance = comp, \SRAM_DQ[13]~output , SRAM_DQ[13]~output, Typhoon, 1
instance = comp, \SRAM_DQ[14]~output , SRAM_DQ[14]~output, Typhoon, 1
instance = comp, \SRAM_DQ[15]~output , SRAM_DQ[15]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[0]~output , SRAM_ADDR[0]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[1]~output , SRAM_ADDR[1]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[2]~output , SRAM_ADDR[2]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[3]~output , SRAM_ADDR[3]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[4]~output , SRAM_ADDR[4]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[5]~output , SRAM_ADDR[5]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[6]~output , SRAM_ADDR[6]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[7]~output , SRAM_ADDR[7]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[8]~output , SRAM_ADDR[8]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[9]~output , SRAM_ADDR[9]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[10]~output , SRAM_ADDR[10]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[11]~output , SRAM_ADDR[11]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[12]~output , SRAM_ADDR[12]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[13]~output , SRAM_ADDR[13]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[14]~output , SRAM_ADDR[14]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[15]~output , SRAM_ADDR[15]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[16]~output , SRAM_ADDR[16]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[17]~output , SRAM_ADDR[17]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[18]~output , SRAM_ADDR[18]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[19]~output , SRAM_ADDR[19]~output, Typhoon, 1
instance = comp, \SRAM_UB_N~output , SRAM_UB_N~output, Typhoon, 1
instance = comp, \SRAM_LB_N~output , SRAM_LB_N~output, Typhoon, 1
instance = comp, \SRAM_CE_N~output , SRAM_CE_N~output, Typhoon, 1
instance = comp, \SRAM_OE_N~output , SRAM_OE_N~output, Typhoon, 1
instance = comp, \SRAM_WE_N~output , SRAM_WE_N~output, Typhoon, 1
instance = comp, \SRAM_CLK~input , SRAM_CLK~input, Typhoon, 1
instance = comp, \SRAM_CLK~inputclkctrl , SRAM_CLK~inputclkctrl, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb, Typhoon, 1
instance = comp, \SRAM|lastRoundRobin[0] , SRAM|lastRoundRobin[0], Typhoon, 1
instance = comp, \SRAM|lastRoundRobin[1] , SRAM|lastRoundRobin[1], Typhoon, 1
instance = comp, \SRAM|FIFOread~1 , SRAM|FIFOread~1, Typhoon, 1
instance = comp, \SRAM|FIFOread~12 , SRAM|FIFOread~12, Typhoon, 1
instance = comp, \SRAM|FIFOread~11 , SRAM|FIFOread~11, Typhoon, 1
instance = comp, \SRAM|FIFOread~13 , SRAM|FIFOread~13, Typhoon, 1
instance = comp, \SRAM|FIFOread[3] , SRAM|FIFOread[3], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0, Typhoon, 1
instance = comp, \BOARD_CLK~input , BOARD_CLK~input, Typhoon, 1
instance = comp, \BOARD_CLK~inputclkctrl , BOARD_CLK~inputclkctrl, Typhoon, 1
instance = comp, \~GND , ~GND, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 , SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0, Typhoon, 1
instance = comp, \SRAM|FIFOread~2 , SRAM|FIFOread~2, Typhoon, 1
instance = comp, \SRAM|FIFOread~0 , SRAM|FIFOread~0, Typhoon, 1
instance = comp, \SRAM|FIFOread~3 , SRAM|FIFOread~3, Typhoon, 1
instance = comp, \SRAM|FIFOread[2] , SRAM|FIFOread[2], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 , SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb, Typhoon, 1
instance = comp, \SRAM|FIFOread~9 , SRAM|FIFOread~9, Typhoon, 1
instance = comp, \SRAM|FIFOread~8 , SRAM|FIFOread~8, Typhoon, 1
instance = comp, \SRAM|FIFOread~10 , SRAM|FIFOread~10, Typhoon, 1
instance = comp, \SRAM|FIFOread[0] , SRAM|FIFOread[0], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 , SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0 , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell, Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3], Typhoon, 1
instance = comp, \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 , SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0, Typhoon, 1
instance = comp, \SRAM|Mux20~0 , SRAM|Mux20~0, Typhoon, 1
instance = comp, \SRAM|Mux20~1 , SRAM|Mux20~1, Typhoon, 1
instance = comp, \SRAM|SRAM_WE_N , SRAM|SRAM_WE_N, Typhoon, 1
instance = comp, \SRAM|FIFOread~5 , SRAM|FIFOread~5, Typhoon, 1
instance = comp, \SRAM|FIFOread~6 , SRAM|FIFOread~6, Typhoon, 1
instance = comp, \SRAM|FIFOread~4 , SRAM|FIFOread~4, Typhoon, 1
instance = comp, \SRAM|FIFOread~7 , SRAM|FIFOread~7, Typhoon, 1
instance = comp, \SRAM|FIFOread[1] , SRAM|FIFOread[1], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|int_rdempty , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|int_rdempty, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|int_rdempty , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|int_rdempty, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb, Typhoon, 1
instance = comp, \SRAM|Mux54~11 , SRAM|Mux54~11, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb, Typhoon, 1
instance = comp, \SRAM|Mux54~12 , SRAM|Mux54~12, Typhoon, 1
instance = comp, \SRAM|Mux54~8 , SRAM|Mux54~8, Typhoon, 1
instance = comp, \SRAM|Mux54~9 , SRAM|Mux54~9, Typhoon, 1
instance = comp, \SRAM|Mux55~0 , SRAM|Mux55~0, Typhoon, 1
instance = comp, \SRAM|Mux53~0 , SRAM|Mux53~0, Typhoon, 1
instance = comp, \SRAM|roundRobin[0]~2 , SRAM|roundRobin[0]~2, Typhoon, 1
instance = comp, \SRAM|roundRobin[0] , SRAM|roundRobin[0], Typhoon, 1
instance = comp, \SRAM|Mux54~10 , SRAM|Mux54~10, Typhoon, 1
instance = comp, \SRAM|controllerIdle~0 , SRAM|controllerIdle~0, Typhoon, 1
instance = comp, \SRAM|roundRobin[1]~0 , SRAM|roundRobin[1]~0, Typhoon, 1
instance = comp, \SRAM|roundRobin[1]~1 , SRAM|roundRobin[1]~1, Typhoon, 1
instance = comp, \SRAM|roundRobin[1] , SRAM|roundRobin[1], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 , SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 , SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 , SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell, Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3], Typhoon, 1
instance = comp, \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 , SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0, Typhoon, 1
instance = comp, \SRAM|Mux36~0 , SRAM|Mux36~0, Typhoon, 1
instance = comp, \SRAM|Mux36~1 , SRAM|Mux36~1, Typhoon, 1
instance = comp, \SRAM|DQ_buffer[0]~0 , SRAM|DQ_buffer[0]~0, Typhoon, 1
instance = comp, \SRAM|DQ_buffer[0] , SRAM|DQ_buffer[0], Typhoon, 1
instance = comp, \SRAM|Mux35~0 , SRAM|Mux35~0, Typhoon, 1
instance = comp, \SRAM|Mux35~1 , SRAM|Mux35~1, Typhoon, 1
instance = comp, \SRAM|DQ_buffer[1] , SRAM|DQ_buffer[1], Typhoon, 1
instance = comp, \SRAM|Mux34~0 , SRAM|Mux34~0, Typhoon, 1
instance = comp, \SRAM|Mux34~1 , SRAM|Mux34~1, Typhoon, 1
instance = comp, \SRAM|DQ_buffer[2] , SRAM|DQ_buffer[2], Typhoon, 1
instance = comp, \SRAM|Mux33~0 , SRAM|Mux33~0, Typhoon, 1
instance = comp, \SRAM|Mux33~1 , SRAM|Mux33~1, Typhoon, 1
instance = comp, \SRAM|DQ_buffer[3] , SRAM|DQ_buffer[3], Typhoon, 1
instance = comp, \SRAM|Mux32~0 , SRAM|Mux32~0, Typhoon, 1
instance = comp, \SRAM|Mux32~1 , SRAM|Mux32~1, Typhoon, 1
instance = comp, \SRAM|DQ_buffer[4] , SRAM|DQ_buffer[4], Typhoon, 1
instance = comp, \SRAM|Mux31~0 , SRAM|Mux31~0, Typhoon, 1
instance = comp, \SRAM|Mux31~1 , SRAM|Mux31~1, Typhoon, 1
instance = comp, \SRAM|DQ_buffer[5] , SRAM|DQ_buffer[5], Typhoon, 1
instance = comp, \SRAM|Mux30~0 , SRAM|Mux30~0, Typhoon, 1
instance = comp, \SRAM|Mux30~1 , SRAM|Mux30~1, Typhoon, 1
instance = comp, \SRAM|DQ_buffer[6] , SRAM|DQ_buffer[6], Typhoon, 1
instance = comp, \SRAM|Mux29~0 , SRAM|Mux29~0, Typhoon, 1
instance = comp, \SRAM|Mux29~1 , SRAM|Mux29~1, Typhoon, 1
instance = comp, \SRAM|DQ_buffer[7] , SRAM|DQ_buffer[7], Typhoon, 1
instance = comp, \SRAM|Mux28~0 , SRAM|Mux28~0, Typhoon, 1
instance = comp, \SRAM|Mux28~1 , SRAM|Mux28~1, Typhoon, 1
instance = comp, \SRAM|DQ_buffer[8] , SRAM|DQ_buffer[8], Typhoon, 1
instance = comp, \SRAM|Mux27~0 , SRAM|Mux27~0, Typhoon, 1
instance = comp, \SRAM|Mux27~1 , SRAM|Mux27~1, Typhoon, 1
instance = comp, \SRAM|DQ_buffer[9] , SRAM|DQ_buffer[9], Typhoon, 1
instance = comp, \SRAM|Mux26~0 , SRAM|Mux26~0, Typhoon, 1
instance = comp, \SRAM|Mux26~1 , SRAM|Mux26~1, Typhoon, 1
instance = comp, \SRAM|DQ_buffer[10] , SRAM|DQ_buffer[10], Typhoon, 1
instance = comp, \SRAM|Mux25~0 , SRAM|Mux25~0, Typhoon, 1
instance = comp, \SRAM|Mux25~1 , SRAM|Mux25~1, Typhoon, 1
instance = comp, \SRAM|DQ_buffer[11] , SRAM|DQ_buffer[11], Typhoon, 1
instance = comp, \SRAM|Mux24~0 , SRAM|Mux24~0, Typhoon, 1
instance = comp, \SRAM|Mux24~1 , SRAM|Mux24~1, Typhoon, 1
instance = comp, \SRAM|DQ_buffer[12] , SRAM|DQ_buffer[12], Typhoon, 1
instance = comp, \SRAM|Mux23~0 , SRAM|Mux23~0, Typhoon, 1
instance = comp, \SRAM|Mux23~1 , SRAM|Mux23~1, Typhoon, 1
instance = comp, \SRAM|DQ_buffer[13] , SRAM|DQ_buffer[13], Typhoon, 1
instance = comp, \SRAM|Mux22~0 , SRAM|Mux22~0, Typhoon, 1
instance = comp, \SRAM|Mux22~1 , SRAM|Mux22~1, Typhoon, 1
instance = comp, \SRAM|DQ_buffer[14] , SRAM|DQ_buffer[14], Typhoon, 1
instance = comp, \SRAM|Mux21~0 , SRAM|Mux21~0, Typhoon, 1
instance = comp, \SRAM|Mux21~1 , SRAM|Mux21~1, Typhoon, 1
instance = comp, \SRAM|DQ_buffer[15] , SRAM|DQ_buffer[15], Typhoon, 1
instance = comp, \SRAM|Mux19~0 , SRAM|Mux19~0, Typhoon, 1
instance = comp, \SRAM|Mux19~1 , SRAM|Mux19~1, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[0] , SRAM|SRAM_ADDR[0], Typhoon, 1
instance = comp, \SRAM|Mux18~0 , SRAM|Mux18~0, Typhoon, 1
instance = comp, \SRAM|Mux18~1 , SRAM|Mux18~1, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[1] , SRAM|SRAM_ADDR[1], Typhoon, 1
instance = comp, \SRAM|Mux17~0 , SRAM|Mux17~0, Typhoon, 1
instance = comp, \SRAM|Mux17~1 , SRAM|Mux17~1, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[2] , SRAM|SRAM_ADDR[2], Typhoon, 1
instance = comp, \SRAM|Mux16~0 , SRAM|Mux16~0, Typhoon, 1
instance = comp, \SRAM|Mux16~1 , SRAM|Mux16~1, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[3] , SRAM|SRAM_ADDR[3], Typhoon, 1
instance = comp, \SRAM|Mux15~0 , SRAM|Mux15~0, Typhoon, 1
instance = comp, \SRAM|Mux15~1 , SRAM|Mux15~1, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[4] , SRAM|SRAM_ADDR[4], Typhoon, 1
instance = comp, \SRAM|Mux14~0 , SRAM|Mux14~0, Typhoon, 1
instance = comp, \SRAM|Mux14~1 , SRAM|Mux14~1, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[5] , SRAM|SRAM_ADDR[5], Typhoon, 1
instance = comp, \SRAM|Mux13~0 , SRAM|Mux13~0, Typhoon, 1
instance = comp, \SRAM|Mux13~1 , SRAM|Mux13~1, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[6] , SRAM|SRAM_ADDR[6], Typhoon, 1
instance = comp, \SRAM|Mux12~0 , SRAM|Mux12~0, Typhoon, 1
instance = comp, \SRAM|Mux12~1 , SRAM|Mux12~1, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[7] , SRAM|SRAM_ADDR[7], Typhoon, 1
instance = comp, \SRAM|Mux11~0 , SRAM|Mux11~0, Typhoon, 1
instance = comp, \SRAM|Mux11~1 , SRAM|Mux11~1, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[8] , SRAM|SRAM_ADDR[8], Typhoon, 1
instance = comp, \SRAM|Mux10~0 , SRAM|Mux10~0, Typhoon, 1
instance = comp, \SRAM|Mux10~1 , SRAM|Mux10~1, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[9] , SRAM|SRAM_ADDR[9], Typhoon, 1
instance = comp, \SRAM|Mux9~0 , SRAM|Mux9~0, Typhoon, 1
instance = comp, \SRAM|Mux9~1 , SRAM|Mux9~1, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[10] , SRAM|SRAM_ADDR[10], Typhoon, 1
instance = comp, \SRAM|Mux8~0 , SRAM|Mux8~0, Typhoon, 1
instance = comp, \SRAM|Mux8~1 , SRAM|Mux8~1, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[11] , SRAM|SRAM_ADDR[11], Typhoon, 1
instance = comp, \SRAM|Mux7~0 , SRAM|Mux7~0, Typhoon, 1
instance = comp, \SRAM|Mux7~1 , SRAM|Mux7~1, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[12] , SRAM|SRAM_ADDR[12], Typhoon, 1
instance = comp, \SRAM|Mux6~0 , SRAM|Mux6~0, Typhoon, 1
instance = comp, \SRAM|Mux6~1 , SRAM|Mux6~1, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[13] , SRAM|SRAM_ADDR[13], Typhoon, 1
instance = comp, \SRAM|Mux5~0 , SRAM|Mux5~0, Typhoon, 1
instance = comp, \SRAM|Mux5~1 , SRAM|Mux5~1, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[14] , SRAM|SRAM_ADDR[14], Typhoon, 1
instance = comp, \SRAM|Mux4~0 , SRAM|Mux4~0, Typhoon, 1
instance = comp, \SRAM|Mux4~1 , SRAM|Mux4~1, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[15] , SRAM|SRAM_ADDR[15], Typhoon, 1
instance = comp, \SRAM|Mux3~0 , SRAM|Mux3~0, Typhoon, 1
instance = comp, \SRAM|Mux3~1 , SRAM|Mux3~1, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[16] , SRAM|SRAM_ADDR[16], Typhoon, 1
instance = comp, \SRAM|Mux2~0 , SRAM|Mux2~0, Typhoon, 1
instance = comp, \SRAM|Mux2~1 , SRAM|Mux2~1, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[17] , SRAM|SRAM_ADDR[17], Typhoon, 1
instance = comp, \SRAM|Mux1~0 , SRAM|Mux1~0, Typhoon, 1
instance = comp, \SRAM|Mux1~1 , SRAM|Mux1~1, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[18] , SRAM|SRAM_ADDR[18], Typhoon, 1
instance = comp, \SRAM|Mux0~0 , SRAM|Mux0~0, Typhoon, 1
instance = comp, \SRAM|Mux0~1 , SRAM|Mux0~1, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[19] , SRAM|SRAM_ADDR[19], Typhoon, 1
instance = comp, \SRAM|SRAM_OE_N~0 , SRAM|SRAM_OE_N~0, Typhoon, 1
instance = comp, \SRAM|SRAM_OE_N , SRAM|SRAM_OE_N, Typhoon, 1
instance = comp, \SRAM_DQ[0]~input , SRAM_DQ[0]~input, Typhoon, 1
instance = comp, \SRAM_DQ[1]~input , SRAM_DQ[1]~input, Typhoon, 1
instance = comp, \SRAM_DQ[2]~input , SRAM_DQ[2]~input, Typhoon, 1
instance = comp, \SRAM_DQ[3]~input , SRAM_DQ[3]~input, Typhoon, 1
instance = comp, \SRAM_DQ[4]~input , SRAM_DQ[4]~input, Typhoon, 1
instance = comp, \SRAM_DQ[5]~input , SRAM_DQ[5]~input, Typhoon, 1
instance = comp, \SRAM_DQ[6]~input , SRAM_DQ[6]~input, Typhoon, 1
instance = comp, \SRAM_DQ[7]~input , SRAM_DQ[7]~input, Typhoon, 1
instance = comp, \SRAM_DQ[8]~input , SRAM_DQ[8]~input, Typhoon, 1
instance = comp, \SRAM_DQ[9]~input , SRAM_DQ[9]~input, Typhoon, 1
instance = comp, \SRAM_DQ[10]~input , SRAM_DQ[10]~input, Typhoon, 1
instance = comp, \SRAM_DQ[11]~input , SRAM_DQ[11]~input, Typhoon, 1
instance = comp, \SRAM_DQ[12]~input , SRAM_DQ[12]~input, Typhoon, 1
instance = comp, \SRAM_DQ[13]~input , SRAM_DQ[13]~input, Typhoon, 1
instance = comp, \SRAM_DQ[14]~input , SRAM_DQ[14]~input, Typhoon, 1
instance = comp, \SRAM_DQ[15]~input , SRAM_DQ[15]~input, Typhoon, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
