# //  Questa Sim-64
# //  Version 2024.1 win64 Feb  1 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do rda.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 13:50:59 on May 16,2025
# vlog -reportprogress 300 -sv RTL/restoringDividerFinal.sv RTL/restoringDividerFinal_tb.sv 
# -- Compiling module restoringDividerFinal
# -- Compiling module sevenSegController
# -- Compiling module restoringDividerFinal_tb
# 
# Top level modules:
# 	restoringDividerFinal_tb
# End time: 13:50:59 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.restoringDividerFinal_tb 
# Start time: 13:50:59 on May 16,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/Dell/OneDrive/Desktop/Semester 4/DSD L+T/Lab/Restoring Divison Algo/work/@_opt2/_data".
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/Dell/OneDrive/Desktop/Semester 4/DSD L+T/Lab/Restoring Divison Algo/work/@_opt2".
# Access is denied. (GetLastError() = 5)
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.restoringDividerFinal_tb(fast)
# Loading work.restoringDividerFinal(fast)
# Loading work.sevenSegController(fast)
# Test: 25 / 3
# Expected Quotient = 8, Remainder = 1
# Actual   Quotient = 8, Remainder = 1
# Result: PASS
# 
# Test: 100 / 10
# Expected Quotient = 10, Remainder = 0
# Actual   Quotient = 10, Remainder = 0
# Result: PASS
# 
# Test: 50 / 7
# Expected Quotient = 7, Remainder = 1
# Actual   Quotient = 7, Remainder = 1
# Result: PASS
# 
# Test: 12345 / 123
# Expected Quotient = 100, Remainder = 45
# Actual   Quotient = 100, Remainder = 45
# Result: PASS
# 
# Test: 65535 / 1
# Expected Quotient = 65535, Remainder = 0
# Actual   Quotient = 65535, Remainder = 0
# Result: PASS
# 
# Test: 1234 / 0
# Expected Quotient = 0, Remainder = 1234
# Actual   Quotient = 0, Remainder = 1234
# Result: PASS
# 
# All tests completed.
# ** Note: $finish    : RTL/restoringDividerFinal_tb.sv(102)
#    Time: 1605 ns  Iteration: 0  Instance: /restoringDividerFinal_tb
# 1
# Break in Module restoringDividerFinal_tb at RTL/restoringDividerFinal_tb.sv line 102
# End time: 13:54:13 on May 16,2025, Elapsed time: 0:03:14
# Errors: 0, Warnings: 3
