<stg><name>infer</name>


<trans_list>

<trans id="705" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="2" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="7" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="9" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="21" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4715" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="23" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4715" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4614" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="26" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4614" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4513" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="29" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4513" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4412" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="32" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4412" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4311" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="35" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4311" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4210" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="38" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4210" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond419" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="41" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond419" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond408" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="44" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond408" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond397" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="47" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond397" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond386" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="50" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond386" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="70" to="150">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="149" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="151" to="154">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="151" to="152">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="153" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %infer_input_V, void @empty_9, i32 1, i32 1, void @empty_10, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %infer_input_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %infer_output_V, void @empty_9, i32 1, i32 1, void @empty_10, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %infer_output_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_12, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
:6 %image_input = alloca i64 1

]]></Node>
<StgValue><ssdm name="image_input"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
:7 %layer_2_output = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer_2_output"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
:8 %layer_3_output = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer_3_output"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
:9 %layer_4_output = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer_4_output"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
:10 %layer_5_output = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer_5_output"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
:11 %layer_6_output = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer_6_output"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
:12 %layer_7_output = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer_7_output"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
:13 %layer_9_output = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer_9_output"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
:14 %layer_10_output = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer_10_output"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
:15 %layer_11_output = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer_11_output"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
:16 %br_ln200 = br void

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0 %i = phi i12 %add_ln200, void %.split20, i12 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1 %add_ln200 = add i12 %i, i12 1

]]></Node>
<StgValue><ssdm name="add_ln200"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3 %icmp_ln200 = icmp_eq  i12 %i, i12 3600

]]></Node>
<StgValue><ssdm name="icmp_ln200"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3600, i64 3600, i64 3600

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln200 = br i1 %icmp_ln200, void %.split20, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split20:2 %single_pixel = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %infer_input_V

]]></Node>
<StgValue><ssdm name="single_pixel"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="179" st_id="3" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
.split20:3 %conv = sitofp i32 %single_pixel

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="180" st_id="4" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
.split20:3 %conv = sitofp i32 %single_pixel

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="181" st_id="5" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
.split20:3 %conv = sitofp i32 %single_pixel

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="182" st_id="6" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
.split20:3 %conv = sitofp i32 %single_pixel

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="12">
<![CDATA[
.split20:0 %i_cast = zext i12 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:4 %image_input_addr = getelementptr i32 %image_input, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="image_input_addr"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split20:5 %store_ln203 = store i32 %conv, i12 %image_input_addr

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.split20:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln31 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten = phi i12 %add_ln31, void %.preheader, i12 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %i_1 = phi i6 %select_ln31_2, void %.preheader, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %ii = phi i6 %add_ln33, void %.preheader, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:3 %add_ln31 = add i12 %indvar_flatten, i12 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:4 %p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %i_1, i6 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader.preheader:5 %p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:6 %p_shl1_cast = zext i8 %p_shl1

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:7 %empty_40 = sub i12 %p_shl, i12 %p_shl1_cast

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:9 %icmp_ln31 = icmp_eq  i12 %indvar_flatten, i12 3600

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:10 %br_ln31 = br i1 %icmp_ln31, void %.preheader, void %memset.loop29.preheader

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:2 %icmp_ln33 = icmp_eq  i6 %ii, i6 60

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:3 %select_ln31 = select i1 %icmp_ln33, i6 0, i6 %ii

]]></Node>
<StgValue><ssdm name="select_ln31"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:4 %add_ln31_1 = add i6 %i_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:5 %p_shl_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln31_1, i6 0

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader:6 %p_shl1_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln31_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl1_mid1"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="8">
<![CDATA[
.preheader:7 %p_shl1_cast_mid1 = zext i8 %p_shl1_mid1

]]></Node>
<StgValue><ssdm name="p_shl1_cast_mid1"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:8 %p_mid1 = sub i12 %p_shl_mid1, i12 %p_shl1_cast_mid1

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader:9 %select_ln31_1 = select i1 %icmp_ln33, i12 %p_mid1, i12 %empty_40

]]></Node>
<StgValue><ssdm name="select_ln31_1"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:11 %select_ln31_2 = select i1 %icmp_ln33, i6 %add_ln31_1, i6 %i_1

]]></Node>
<StgValue><ssdm name="select_ln31_2"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="6">
<![CDATA[
.preheader:12 %ii_cast = zext i6 %select_ln31

]]></Node>
<StgValue><ssdm name="ii_cast"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:14 %empty_42 = add i12 %ii_cast, i12 %select_ln31_1

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="12">
<![CDATA[
.preheader:15 %zext_ln37 = zext i12 %empty_42

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:16 %image_input_addr_1 = getelementptr i32 %image_input, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="image_input_addr_1"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="12">
<![CDATA[
.preheader:17 %image_input_load = load i12 %image_input_addr_1

]]></Node>
<StgValue><ssdm name="image_input_load"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:20 %add_ln33 = add i6 %select_ln31, i6 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="215" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="12">
<![CDATA[
.preheader:17 %image_input_load = load i12 %image_input_addr_1

]]></Node>
<StgValue><ssdm name="image_input_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="216" st_id="11" stage="10" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:18 %conv12_i = fdiv i32 %image_input_load, i32 255

]]></Node>
<StgValue><ssdm name="conv12_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="217" st_id="12" stage="9" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:18 %conv12_i = fdiv i32 %image_input_load, i32 255

]]></Node>
<StgValue><ssdm name="conv12_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="218" st_id="13" stage="8" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:18 %conv12_i = fdiv i32 %image_input_load, i32 255

]]></Node>
<StgValue><ssdm name="conv12_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="219" st_id="14" stage="7" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:18 %conv12_i = fdiv i32 %image_input_load, i32 255

]]></Node>
<StgValue><ssdm name="conv12_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="220" st_id="15" stage="6" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:18 %conv12_i = fdiv i32 %image_input_load, i32 255

]]></Node>
<StgValue><ssdm name="conv12_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="221" st_id="16" stage="5" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:18 %conv12_i = fdiv i32 %image_input_load, i32 255

]]></Node>
<StgValue><ssdm name="conv12_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="222" st_id="17" stage="4" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:18 %conv12_i = fdiv i32 %image_input_load, i32 255

]]></Node>
<StgValue><ssdm name="conv12_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="223" st_id="18" stage="3" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:18 %conv12_i = fdiv i32 %image_input_load, i32 255

]]></Node>
<StgValue><ssdm name="conv12_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="224" st_id="19" stage="2" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:18 %conv12_i = fdiv i32 %image_input_load, i32 255

]]></Node>
<StgValue><ssdm name="conv12_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="225" st_id="20" stage="1" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:18 %conv12_i = fdiv i32 %image_input_load, i32 255

]]></Node>
<StgValue><ssdm name="conv12_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="226" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @rescale1_rescale1_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="227" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:1 %empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3600, i64 3600, i64 3600

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="228" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="229" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:13 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:19 %store_ln37 = store i32 %conv12_i, i12 %image_input_addr_1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
.preheader:21 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="232" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
memset.loop29.preheader:0 %br_ln0 = br void %memset.loop29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="233" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
memset.loop29:0 %empty_43 = phi i17 %empty_44, void %memset.loop29.split, i17 0, void %memset.loop29.preheader

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="234" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
memset.loop29:1 %empty_44 = add i17 %empty_43, i17 1

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="235" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop29:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="236" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
memset.loop29:3 %exitcond4715 = icmp_eq  i17 %empty_43, i17 107648

]]></Node>
<StgValue><ssdm name="exitcond4715"/></StgValue>
</operation>

<operation id="237" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop29:4 %empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 107648, i64 107648, i64 107648

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="238" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop29:5 %br_ln0 = br i1 %exitcond4715, void %memset.loop29.split, void %split28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="239" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4715" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="17">
<![CDATA[
memset.loop29.split:0 %p_cast = zext i17 %empty_43

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="240" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4715" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop29.split:1 %layer_2_output_addr = getelementptr i32 %layer_2_output, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="layer_2_output_addr"/></StgValue>
</operation>

<operation id="241" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4715" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
memset.loop29.split:2 %store_ln0 = store i32 0, i17 %layer_2_output_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="242" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4715" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
memset.loop29.split:3 %br_ln0 = br void %memset.loop29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="243" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
split28:0 %call_ln214 = call void @conv2d.2, i32 %image_input, i32 %layer_2_output, i32 %layer_2_weights, i32 %layer_2_bias

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="244" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
split28:0 %call_ln214 = call void @conv2d.2, i32 %image_input, i32 %layer_2_output, i32 %layer_2_weights, i32 %layer_2_bias

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="245" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
split28:1 %br_ln221 = br void %memset.loop27

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="246" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
memset.loop27:0 %empty_46 = phi i15 0, void %split28, i15 %empty_47, void %memset.loop27.split

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="247" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
memset.loop27:1 %empty_47 = add i15 %empty_46, i15 1

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="248" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop27:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="249" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
memset.loop27:3 %exitcond4614 = icmp_eq  i15 %empty_46, i15 26912

]]></Node>
<StgValue><ssdm name="exitcond4614"/></StgValue>
</operation>

<operation id="250" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop27:4 %empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 26912, i64 26912, i64 26912

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="251" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop27:5 %br_ln0 = br i1 %exitcond4614, void %memset.loop27.split, void %split26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="252" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="15">
<![CDATA[
memset.loop27.split:0 %p_cast5 = zext i15 %empty_46

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="253" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop27.split:1 %layer_3_output_addr = getelementptr i32 %layer_3_output, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="layer_3_output_addr"/></StgValue>
</operation>

<operation id="254" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
memset.loop27.split:2 %store_ln0 = store i32 0, i15 %layer_3_output_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="255" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
memset.loop27.split:3 %br_ln0 = br void %memset.loop27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="256" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
split26:0 %call_ln223 = call void @max_pooling2d.2, i32 %layer_2_output, i32 %layer_3_output

]]></Node>
<StgValue><ssdm name="call_ln223"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="257" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
split26:0 %call_ln223 = call void @max_pooling2d.2, i32 %layer_2_output, i32 %layer_3_output

]]></Node>
<StgValue><ssdm name="call_ln223"/></StgValue>
</operation>

<operation id="258" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
split26:1 %br_ln228 = br void %memset.loop25

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="259" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
memset.loop25:0 %empty_49 = phi i15 0, void %split26, i15 %empty_50, void %memset.loop25.split

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="260" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
memset.loop25:1 %empty_50 = add i15 %empty_49, i15 1

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="261" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop25:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="262" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
memset.loop25:3 %exitcond4513 = icmp_eq  i15 %empty_49, i15 23328

]]></Node>
<StgValue><ssdm name="exitcond4513"/></StgValue>
</operation>

<operation id="263" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop25:4 %empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 23328, i64 23328, i64 23328

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="264" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop25:5 %br_ln0 = br i1 %exitcond4513, void %memset.loop25.split, void %split24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="265" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="15">
<![CDATA[
memset.loop25.split:0 %p_cast7 = zext i15 %empty_49

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="266" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25.split:1 %layer_4_output_addr = getelementptr i32 %layer_4_output, i64 0, i64 %p_cast7

]]></Node>
<StgValue><ssdm name="layer_4_output_addr"/></StgValue>
</operation>

<operation id="267" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
memset.loop25.split:2 %store_ln0 = store i32 0, i15 %layer_4_output_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="268" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
memset.loop25.split:3 %br_ln0 = br void %memset.loop25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="269" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
split24:0 %call_ln230 = call void @conv2d.1, i32 %layer_3_output, i32 %layer_4_output, i32 %layer_4_weights, i32 %layer_4_bias

]]></Node>
<StgValue><ssdm name="call_ln230"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="270" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
split24:0 %call_ln230 = call void @conv2d.1, i32 %layer_3_output, i32 %layer_4_output, i32 %layer_4_weights, i32 %layer_4_bias

]]></Node>
<StgValue><ssdm name="call_ln230"/></StgValue>
</operation>

<operation id="271" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
split24:1 %br_ln237 = br void %memset.loop23

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="272" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
memset.loop23:0 %empty_52 = phi i13 0, void %split24, i13 %empty_53, void %memset.loop23.split

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="273" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
memset.loop23:1 %empty_53 = add i13 %empty_52, i13 1

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="274" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop23:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="275" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
memset.loop23:3 %exitcond4412 = icmp_eq  i13 %empty_52, i13 5408

]]></Node>
<StgValue><ssdm name="exitcond4412"/></StgValue>
</operation>

<operation id="276" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop23:4 %empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5408, i64 5408, i64 5408

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="277" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop23:5 %br_ln0 = br i1 %exitcond4412, void %memset.loop23.split, void %split22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="278" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="13">
<![CDATA[
memset.loop23.split:0 %p_cast8 = zext i13 %empty_52

]]></Node>
<StgValue><ssdm name="p_cast8"/></StgValue>
</operation>

<operation id="279" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop23.split:1 %layer_5_output_addr = getelementptr i32 %layer_5_output, i64 0, i64 %p_cast8

]]></Node>
<StgValue><ssdm name="layer_5_output_addr"/></StgValue>
</operation>

<operation id="280" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
memset.loop23.split:2 %store_ln0 = store i32 0, i13 %layer_5_output_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="281" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
memset.loop23.split:3 %br_ln0 = br void %memset.loop23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="282" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
split22:0 %call_ln239 = call void @max_pooling2d.1, i32 %layer_4_output, i32 %layer_5_output

]]></Node>
<StgValue><ssdm name="call_ln239"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="283" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
split22:0 %call_ln239 = call void @max_pooling2d.1, i32 %layer_4_output, i32 %layer_5_output

]]></Node>
<StgValue><ssdm name="call_ln239"/></StgValue>
</operation>

<operation id="284" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
split22:1 %br_ln244 = br void %memset.loop21

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="285" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
memset.loop21:0 %empty_55 = phi i12 0, void %split22, i12 %empty_56, void %memset.loop21.split

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="286" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
memset.loop21:1 %empty_56 = add i12 %empty_55, i12 1

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="287" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop21:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="288" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
memset.loop21:3 %exitcond4311 = icmp_eq  i12 %empty_55, i12 3872

]]></Node>
<StgValue><ssdm name="exitcond4311"/></StgValue>
</operation>

<operation id="289" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop21:4 %empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3872, i64 3872, i64 3872

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="290" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop21:5 %br_ln0 = br i1 %exitcond4311, void %memset.loop21.split, void %split20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="291" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="12">
<![CDATA[
memset.loop21.split:0 %p_cast9 = zext i12 %empty_55

]]></Node>
<StgValue><ssdm name="p_cast9"/></StgValue>
</operation>

<operation id="292" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop21.split:1 %layer_6_output_addr = getelementptr i32 %layer_6_output, i64 0, i64 %p_cast9

]]></Node>
<StgValue><ssdm name="layer_6_output_addr"/></StgValue>
</operation>

<operation id="293" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
memset.loop21.split:2 %store_ln0 = store i32 0, i12 %layer_6_output_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="294" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
memset.loop21.split:3 %br_ln0 = br void %memset.loop21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="295" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
split20:0 %call_ln246 = call void @conv2d, i32 %layer_5_output, i32 %layer_6_output, i32 %layer_6_weights, i32 %layer_6_bias

]]></Node>
<StgValue><ssdm name="call_ln246"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="296" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
split20:0 %call_ln246 = call void @conv2d, i32 %layer_5_output, i32 %layer_6_output, i32 %layer_6_weights, i32 %layer_6_bias

]]></Node>
<StgValue><ssdm name="call_ln246"/></StgValue>
</operation>

<operation id="297" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
split20:1 %br_ln253 = br void %memset.loop19

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="298" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
memset.loop19:0 %empty_58 = phi i10 0, void %split20, i10 %empty_59, void %memset.loop19.split

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="299" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
memset.loop19:1 %empty_59 = add i10 %empty_58, i10 1

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="300" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop19:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="301" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
memset.loop19:3 %exitcond4210 = icmp_eq  i10 %empty_58, i10 800

]]></Node>
<StgValue><ssdm name="exitcond4210"/></StgValue>
</operation>

<operation id="302" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop19:4 %empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="303" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop19:5 %br_ln0 = br i1 %exitcond4210, void %memset.loop19.split, void %split18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="304" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="10">
<![CDATA[
memset.loop19.split:0 %p_cast10 = zext i10 %empty_58

]]></Node>
<StgValue><ssdm name="p_cast10"/></StgValue>
</operation>

<operation id="305" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop19.split:1 %layer_7_output_addr = getelementptr i32 %layer_7_output, i64 0, i64 %p_cast10

]]></Node>
<StgValue><ssdm name="layer_7_output_addr"/></StgValue>
</operation>

<operation id="306" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
memset.loop19.split:2 %store_ln0 = store i32 0, i10 %layer_7_output_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="307" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
memset.loop19.split:3 %br_ln0 = br void %memset.loop19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="308" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
split18:0 %call_ln255 = call void @max_pooling2d, i32 %layer_6_output, i32 %layer_7_output

]]></Node>
<StgValue><ssdm name="call_ln255"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="309" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
split18:0 %call_ln255 = call void @max_pooling2d, i32 %layer_6_output, i32 %layer_7_output

]]></Node>
<StgValue><ssdm name="call_ln255"/></StgValue>
</operation>

<operation id="310" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
split18:1 %br_ln263 = br void %memset.loop17

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="311" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
memset.loop17:0 %empty_61 = phi i7 0, void %split18, i7 %empty_62, void %memset.loop17.split

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="312" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
memset.loop17:1 %empty_62 = add i7 %empty_61, i7 1

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="313" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop17:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="314" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
memset.loop17:3 %exitcond419 = icmp_eq  i7 %empty_61, i7 64

]]></Node>
<StgValue><ssdm name="exitcond419"/></StgValue>
</operation>

<operation id="315" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop17:4 %empty_63 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="316" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop17:5 %br_ln0 = br i1 %exitcond419, void %memset.loop17.split, void %split16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="317" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="7">
<![CDATA[
memset.loop17.split:0 %p_cast11 = zext i7 %empty_61

]]></Node>
<StgValue><ssdm name="p_cast11"/></StgValue>
</operation>

<operation id="318" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop17.split:1 %layer_9_output_addr = getelementptr i32 %layer_9_output, i64 0, i64 %p_cast11

]]></Node>
<StgValue><ssdm name="layer_9_output_addr"/></StgValue>
</operation>

<operation id="319" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
memset.loop17.split:2 %store_ln0 = store i32 0, i6 %layer_9_output_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="320" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
memset.loop17.split:3 %br_ln0 = br void %memset.loop17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="321" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
split16:0 %call_ln265 = call void @dense_relu.2, i32 %layer_7_output, i32 %layer_9_output, i32 %layer_9_weights, i32 %layer_9_bias

]]></Node>
<StgValue><ssdm name="call_ln265"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="322" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
split16:0 %call_ln265 = call void @dense_relu.2, i32 %layer_7_output, i32 %layer_9_output, i32 %layer_9_weights, i32 %layer_9_bias

]]></Node>
<StgValue><ssdm name="call_ln265"/></StgValue>
</operation>

<operation id="323" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
split16:1 %br_ln271 = br void %memset.loop15

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="324" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
memset.loop15:0 %empty_64 = phi i6 0, void %split16, i6 %empty_65, void %memset.loop15.split

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="325" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop15:1 %empty_65 = add i6 %empty_64, i6 1

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="326" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop15:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="327" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop15:3 %exitcond408 = icmp_eq  i6 %empty_64, i6 32

]]></Node>
<StgValue><ssdm name="exitcond408"/></StgValue>
</operation>

<operation id="328" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop15:4 %empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="329" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop15:5 %br_ln0 = br i1 %exitcond408, void %memset.loop15.split, void %split14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="330" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="6">
<![CDATA[
memset.loop15.split:0 %p_cast12 = zext i6 %empty_64

]]></Node>
<StgValue><ssdm name="p_cast12"/></StgValue>
</operation>

<operation id="331" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop15.split:1 %layer_10_output_addr = getelementptr i32 %layer_10_output, i64 0, i64 %p_cast12

]]></Node>
<StgValue><ssdm name="layer_10_output_addr"/></StgValue>
</operation>

<operation id="332" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
memset.loop15.split:2 %store_ln0 = store i32 0, i5 %layer_10_output_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="333" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
memset.loop15.split:3 %br_ln0 = br void %memset.loop15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="334" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
split14:0 %call_ln273 = call void @dense_relu.1, i32 %layer_9_output, i32 %layer_10_output, i32 %layer_10_weights, i32 %layer_10_bias

]]></Node>
<StgValue><ssdm name="call_ln273"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="335" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
split14:0 %call_ln273 = call void @dense_relu.1, i32 %layer_9_output, i32 %layer_10_output, i32 %layer_10_weights, i32 %layer_10_bias

]]></Node>
<StgValue><ssdm name="call_ln273"/></StgValue>
</operation>

<operation id="336" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
split14:1 %br_ln280 = br void %memset.loop13

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="337" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
memset.loop13:0 %empty_67 = phi i5 0, void %split14, i5 %empty_68, void %memset.loop13.split

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="338" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop13:1 %empty_68 = add i5 %empty_67, i5 1

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="339" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop13:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="340" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop13:3 %exitcond397 = icmp_eq  i5 %empty_67, i5 16

]]></Node>
<StgValue><ssdm name="exitcond397"/></StgValue>
</operation>

<operation id="341" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop13:4 %empty_69 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="342" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop13:5 %br_ln0 = br i1 %exitcond397, void %memset.loop13.split, void %split12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="343" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="5">
<![CDATA[
memset.loop13.split:0 %p_cast13 = zext i5 %empty_67

]]></Node>
<StgValue><ssdm name="p_cast13"/></StgValue>
</operation>

<operation id="344" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop13.split:1 %layer_11_output_addr = getelementptr i32 %layer_11_output, i64 0, i64 %p_cast13

]]></Node>
<StgValue><ssdm name="layer_11_output_addr"/></StgValue>
</operation>

<operation id="345" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
memset.loop13.split:2 %store_ln0 = store i32 0, i4 %layer_11_output_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="346" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
memset.loop13.split:3 %br_ln0 = br void %memset.loop13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="347" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
split12:0 %layer_12_output_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer_12_output_0_0"/></StgValue>
</operation>

<operation id="348" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
split12:1 %layer_12_output_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer_12_output_1_0"/></StgValue>
</operation>

<operation id="349" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32">
<![CDATA[
split12:2 %layer_12_output_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer_12_output_2_0"/></StgValue>
</operation>

<operation id="350" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
split12:3 %layer_12_output_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer_12_output_3_0"/></StgValue>
</operation>

<operation id="351" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
split12:4 %call_ln282 = call void @dense_relu, i32 %layer_10_output, i32 %layer_11_output, i32 %layer_11_weights, i32 %layer_11_bias

]]></Node>
<StgValue><ssdm name="call_ln282"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="352" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
split12:4 %call_ln282 = call void @dense_relu, i32 %layer_10_output, i32 %layer_11_output, i32 %layer_11_weights, i32 %layer_11_bias

]]></Node>
<StgValue><ssdm name="call_ln282"/></StgValue>
</operation>

<operation id="353" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
split12:5 %br_ln289 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="354" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty_70 = phi i3 0, void %split12, i3 %empty_71, void %memset.loop.split29

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="355" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
memset.loop:1 %empty_71 = add i3 %empty_70, i3 1

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="356" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
memset.loop:2 %layer_12_output_0_0_load = load i32 %layer_12_output_0_0

]]></Node>
<StgValue><ssdm name="layer_12_output_0_0_load"/></StgValue>
</operation>

<operation id="357" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
memset.loop:3 %layer_12_output_1_0_load = load i32 %layer_12_output_1_0

]]></Node>
<StgValue><ssdm name="layer_12_output_1_0_load"/></StgValue>
</operation>

<operation id="358" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
memset.loop:4 %layer_12_output_2_0_load = load i32 %layer_12_output_2_0

]]></Node>
<StgValue><ssdm name="layer_12_output_2_0_load"/></StgValue>
</operation>

<operation id="359" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
memset.loop:5 %layer_12_output_3_0_load = load i32 %layer_12_output_3_0

]]></Node>
<StgValue><ssdm name="layer_12_output_3_0_load"/></StgValue>
</operation>

<operation id="360" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="361" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
memset.loop:7 %exitcond386 = icmp_eq  i3 %empty_70, i3 4

]]></Node>
<StgValue><ssdm name="exitcond386"/></StgValue>
</operation>

<operation id="362" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:8 %empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="363" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:9 %br_ln0 = br i1 %exitcond386, void %memset.loop.split, void %split.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="364" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="2" op_0_bw="3">
<![CDATA[
memset.loop.split:0 %empty_73 = trunc i3 %empty_70

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="365" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
memset.loop.split:1 %switch_ln0 = switch i2 %empty_73, void %branch7, i2 0, void %memset.loop.split.memset.loop.split29_crit_edge, i2 1, void %branch5, i2 2, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="366" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond386" val="0"/>
<literal name="empty_73" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch6:0 %store_ln0 = store i32 0, i32 %layer_12_output_2_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="367" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond386" val="0"/>
<literal name="empty_73" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln0 = br void %memset.loop.split29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="368" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond386" val="0"/>
<literal name="empty_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch5:0 %store_ln0 = store i32 0, i32 %layer_12_output_1_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="369" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond386" val="0"/>
<literal name="empty_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln0 = br void %memset.loop.split29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="370" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond386" val="0"/>
<literal name="empty_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
memset.loop.split.memset.loop.split29_crit_edge:0 %store_ln0 = store i32 0, i32 %layer_12_output_0_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="371" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond386" val="0"/>
<literal name="empty_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split.memset.loop.split29_crit_edge:1 %br_ln0 = br void %memset.loop.split29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="372" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond386" val="0"/>
<literal name="empty_73" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch7:0 %store_ln0 = store i32 0, i32 %layer_12_output_3_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="373" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond386" val="0"/>
<literal name="empty_73" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln0 = br void %memset.loop.split29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="374" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split29:0 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="375" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32">
<![CDATA[
split.preheader:0 %layer_12_output_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer_12_output_3"/></StgValue>
</operation>

<operation id="376" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32">
<![CDATA[
split.preheader:1 %layer_12_output_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer_12_output_3_1"/></StgValue>
</operation>

<operation id="377" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32">
<![CDATA[
split.preheader:2 %layer_12_output_3_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer_12_output_3_3"/></StgValue>
</operation>

<operation id="378" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32">
<![CDATA[
split.preheader:3 %layer_12_output_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer_12_output_3_2"/></StgValue>
</operation>

<operation id="379" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:4 %layer_11_output_addr_1 = getelementptr i32 %layer_11_output, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="layer_11_output_addr_1"/></StgValue>
</operation>

<operation id="380" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:5 %layer_11_output_load = load i4 %layer_11_output_addr_1

]]></Node>
<StgValue><ssdm name="layer_11_output_load"/></StgValue>
</operation>

<operation id="381" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:6 %layer_11_output_addr_2 = getelementptr i32 %layer_11_output, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="layer_11_output_addr_2"/></StgValue>
</operation>

<operation id="382" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:7 %layer_11_output_load_1 = load i4 %layer_11_output_addr_2

]]></Node>
<StgValue><ssdm name="layer_11_output_load_1"/></StgValue>
</operation>

<operation id="383" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
split.preheader:36 %store_ln0 = store i32 %layer_12_output_3_0_load, i32 %layer_12_output_3_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="384" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
split.preheader:37 %store_ln0 = store i32 %layer_12_output_2_0_load, i32 %layer_12_output_3_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="385" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
split.preheader:38 %store_ln0 = store i32 %layer_12_output_1_0_load, i32 %layer_12_output_3_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="386" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
split.preheader:39 %store_ln0 = store i32 %layer_12_output_0_0_load, i32 %layer_12_output_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="387" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:5 %layer_11_output_load = load i4 %layer_11_output_addr_1

]]></Node>
<StgValue><ssdm name="layer_11_output_load"/></StgValue>
</operation>

<operation id="388" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:7 %layer_11_output_load_1 = load i4 %layer_11_output_addr_2

]]></Node>
<StgValue><ssdm name="layer_11_output_load_1"/></StgValue>
</operation>

<operation id="389" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:8 %layer_11_output_addr_3 = getelementptr i32 %layer_11_output, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="layer_11_output_addr_3"/></StgValue>
</operation>

<operation id="390" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:9 %layer_11_output_load_2 = load i4 %layer_11_output_addr_3

]]></Node>
<StgValue><ssdm name="layer_11_output_load_2"/></StgValue>
</operation>

<operation id="391" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:10 %layer_11_output_addr_4 = getelementptr i32 %layer_11_output, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="layer_11_output_addr_4"/></StgValue>
</operation>

<operation id="392" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:11 %layer_11_output_load_3 = load i4 %layer_11_output_addr_4

]]></Node>
<StgValue><ssdm name="layer_11_output_load_3"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="393" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:9 %layer_11_output_load_2 = load i4 %layer_11_output_addr_3

]]></Node>
<StgValue><ssdm name="layer_11_output_load_2"/></StgValue>
</operation>

<operation id="394" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:11 %layer_11_output_load_3 = load i4 %layer_11_output_addr_4

]]></Node>
<StgValue><ssdm name="layer_11_output_load_3"/></StgValue>
</operation>

<operation id="395" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:12 %layer_11_output_addr_5 = getelementptr i32 %layer_11_output, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="layer_11_output_addr_5"/></StgValue>
</operation>

<operation id="396" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:13 %layer_11_output_load_4 = load i4 %layer_11_output_addr_5

]]></Node>
<StgValue><ssdm name="layer_11_output_load_4"/></StgValue>
</operation>

<operation id="397" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:14 %layer_11_output_addr_6 = getelementptr i32 %layer_11_output, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="layer_11_output_addr_6"/></StgValue>
</operation>

<operation id="398" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:15 %layer_11_output_load_5 = load i4 %layer_11_output_addr_6

]]></Node>
<StgValue><ssdm name="layer_11_output_load_5"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="399" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:13 %layer_11_output_load_4 = load i4 %layer_11_output_addr_5

]]></Node>
<StgValue><ssdm name="layer_11_output_load_4"/></StgValue>
</operation>

<operation id="400" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:15 %layer_11_output_load_5 = load i4 %layer_11_output_addr_6

]]></Node>
<StgValue><ssdm name="layer_11_output_load_5"/></StgValue>
</operation>

<operation id="401" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:16 %layer_11_output_addr_7 = getelementptr i32 %layer_11_output, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="layer_11_output_addr_7"/></StgValue>
</operation>

<operation id="402" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:17 %layer_11_output_load_6 = load i4 %layer_11_output_addr_7

]]></Node>
<StgValue><ssdm name="layer_11_output_load_6"/></StgValue>
</operation>

<operation id="403" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:18 %layer_11_output_addr_8 = getelementptr i32 %layer_11_output, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="layer_11_output_addr_8"/></StgValue>
</operation>

<operation id="404" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:19 %layer_11_output_load_7 = load i4 %layer_11_output_addr_8

]]></Node>
<StgValue><ssdm name="layer_11_output_load_7"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="405" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:17 %layer_11_output_load_6 = load i4 %layer_11_output_addr_7

]]></Node>
<StgValue><ssdm name="layer_11_output_load_6"/></StgValue>
</operation>

<operation id="406" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:19 %layer_11_output_load_7 = load i4 %layer_11_output_addr_8

]]></Node>
<StgValue><ssdm name="layer_11_output_load_7"/></StgValue>
</operation>

<operation id="407" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:20 %layer_11_output_addr_9 = getelementptr i32 %layer_11_output, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="layer_11_output_addr_9"/></StgValue>
</operation>

<operation id="408" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:21 %layer_11_output_load_8 = load i4 %layer_11_output_addr_9

]]></Node>
<StgValue><ssdm name="layer_11_output_load_8"/></StgValue>
</operation>

<operation id="409" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:22 %layer_11_output_addr_10 = getelementptr i32 %layer_11_output, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="layer_11_output_addr_10"/></StgValue>
</operation>

<operation id="410" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:23 %layer_11_output_load_9 = load i4 %layer_11_output_addr_10

]]></Node>
<StgValue><ssdm name="layer_11_output_load_9"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="411" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:21 %layer_11_output_load_8 = load i4 %layer_11_output_addr_9

]]></Node>
<StgValue><ssdm name="layer_11_output_load_8"/></StgValue>
</operation>

<operation id="412" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:23 %layer_11_output_load_9 = load i4 %layer_11_output_addr_10

]]></Node>
<StgValue><ssdm name="layer_11_output_load_9"/></StgValue>
</operation>

<operation id="413" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:24 %layer_11_output_addr_11 = getelementptr i32 %layer_11_output, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="layer_11_output_addr_11"/></StgValue>
</operation>

<operation id="414" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:25 %layer_11_output_load_10 = load i4 %layer_11_output_addr_11

]]></Node>
<StgValue><ssdm name="layer_11_output_load_10"/></StgValue>
</operation>

<operation id="415" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:26 %layer_11_output_addr_12 = getelementptr i32 %layer_11_output, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="layer_11_output_addr_12"/></StgValue>
</operation>

<operation id="416" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:27 %layer_11_output_load_11 = load i4 %layer_11_output_addr_12

]]></Node>
<StgValue><ssdm name="layer_11_output_load_11"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="417" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:25 %layer_11_output_load_10 = load i4 %layer_11_output_addr_11

]]></Node>
<StgValue><ssdm name="layer_11_output_load_10"/></StgValue>
</operation>

<operation id="418" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:27 %layer_11_output_load_11 = load i4 %layer_11_output_addr_12

]]></Node>
<StgValue><ssdm name="layer_11_output_load_11"/></StgValue>
</operation>

<operation id="419" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:28 %layer_11_output_addr_13 = getelementptr i32 %layer_11_output, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="layer_11_output_addr_13"/></StgValue>
</operation>

<operation id="420" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:29 %layer_11_output_load_12 = load i4 %layer_11_output_addr_13

]]></Node>
<StgValue><ssdm name="layer_11_output_load_12"/></StgValue>
</operation>

<operation id="421" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:30 %layer_11_output_addr_14 = getelementptr i32 %layer_11_output, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="layer_11_output_addr_14"/></StgValue>
</operation>

<operation id="422" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:31 %layer_11_output_load_13 = load i4 %layer_11_output_addr_14

]]></Node>
<StgValue><ssdm name="layer_11_output_load_13"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="423" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:29 %layer_11_output_load_12 = load i4 %layer_11_output_addr_13

]]></Node>
<StgValue><ssdm name="layer_11_output_load_12"/></StgValue>
</operation>

<operation id="424" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:31 %layer_11_output_load_13 = load i4 %layer_11_output_addr_14

]]></Node>
<StgValue><ssdm name="layer_11_output_load_13"/></StgValue>
</operation>

<operation id="425" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:32 %layer_11_output_addr_15 = getelementptr i32 %layer_11_output, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="layer_11_output_addr_15"/></StgValue>
</operation>

<operation id="426" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:33 %layer_11_output_load_14 = load i4 %layer_11_output_addr_15

]]></Node>
<StgValue><ssdm name="layer_11_output_load_14"/></StgValue>
</operation>

<operation id="427" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:34 %layer_11_output_addr_16 = getelementptr i32 %layer_11_output, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="layer_11_output_addr_16"/></StgValue>
</operation>

<operation id="428" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:35 %layer_11_output_load_15 = load i4 %layer_11_output_addr_16

]]></Node>
<StgValue><ssdm name="layer_11_output_load_15"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="429" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:33 %layer_11_output_load_14 = load i4 %layer_11_output_addr_15

]]></Node>
<StgValue><ssdm name="layer_11_output_load_14"/></StgValue>
</operation>

<operation id="430" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="4">
<![CDATA[
split.preheader:35 %layer_11_output_load_15 = load i4 %layer_11_output_addr_16

]]></Node>
<StgValue><ssdm name="layer_11_output_load_15"/></StgValue>
</operation>

<operation id="431" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
split.preheader:40 %br_ln0 = br void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="432" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
split:0 %i_2 = phi i3 0, void %split.preheader, i3 %add_ln176, void %.split424

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="433" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
split:3 %icmp_ln176 = icmp_eq  i3 %i_2, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="434" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
split:5 %br_ln176 = br i1 %icmp_ln176, void %.split4, void %_Z5densePfPKiPKfS3_S_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="435" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="3">
<![CDATA[
.split4:4 %i_2_cast14 = zext i3 %i_2

]]></Node>
<StgValue><ssdm name="i_2_cast14"/></StgValue>
</operation>

<operation id="436" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:10 %layer_12_weights_addr = getelementptr i32 %layer_12_weights, i64 0, i64 %i_2_cast14

]]></Node>
<StgValue><ssdm name="layer_12_weights_addr"/></StgValue>
</operation>

<operation id="437" st_id="60" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="6">
<![CDATA[
.split4:11 %layer_12_weights_load = load i6 %layer_12_weights_addr

]]></Node>
<StgValue><ssdm name="layer_12_weights_load"/></StgValue>
</operation>

<operation id="438" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
.split424:0 %br_ln0 = br void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="439" st_id="61" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="6">
<![CDATA[
.split4:11 %layer_12_weights_load = load i6 %layer_12_weights_addr

]]></Node>
<StgValue><ssdm name="layer_12_weights_load"/></StgValue>
</operation>

<operation id="440" st_id="61" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:12 %mul7_i = fmul i32 %layer_11_output_load, i32 %layer_12_weights_load

]]></Node>
<StgValue><ssdm name="mul7_i"/></StgValue>
</operation>

<operation id="441" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split4:14 %xor_ln180 = xor i3 %i_2, i3 4

]]></Node>
<StgValue><ssdm name="xor_ln180"/></StgValue>
</operation>

<operation id="442" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="3">
<![CDATA[
.split4:15 %zext_ln180 = zext i3 %xor_ln180

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="443" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:16 %layer_12_weights_addr_1 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="layer_12_weights_addr_1"/></StgValue>
</operation>

<operation id="444" st_id="61" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="6">
<![CDATA[
.split4:17 %layer_12_weights_load_1 = load i6 %layer_12_weights_addr_1

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="445" st_id="62" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:12 %mul7_i = fmul i32 %layer_11_output_load, i32 %layer_12_weights_load

]]></Node>
<StgValue><ssdm name="mul7_i"/></StgValue>
</operation>

<operation id="446" st_id="62" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="6">
<![CDATA[
.split4:17 %layer_12_weights_load_1 = load i6 %layer_12_weights_addr_1

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_1"/></StgValue>
</operation>

<operation id="447" st_id="62" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:18 %mul7_i_1 = fmul i32 %layer_11_output_load_1, i32 %layer_12_weights_load_1

]]></Node>
<StgValue><ssdm name="mul7_i_1"/></StgValue>
</operation>

<operation id="448" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.split4:20 %or_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %i_2

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="449" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="4">
<![CDATA[
.split4:21 %zext_ln180_1 = zext i4 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln180_1"/></StgValue>
</operation>

<operation id="450" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:22 %layer_12_weights_addr_2 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_1

]]></Node>
<StgValue><ssdm name="layer_12_weights_addr_2"/></StgValue>
</operation>

<operation id="451" st_id="62" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="6">
<![CDATA[
.split4:23 %layer_12_weights_load_2 = load i6 %layer_12_weights_addr_2

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="452" st_id="63" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:12 %mul7_i = fmul i32 %layer_11_output_load, i32 %layer_12_weights_load

]]></Node>
<StgValue><ssdm name="mul7_i"/></StgValue>
</operation>

<operation id="453" st_id="63" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:18 %mul7_i_1 = fmul i32 %layer_11_output_load_1, i32 %layer_12_weights_load_1

]]></Node>
<StgValue><ssdm name="mul7_i_1"/></StgValue>
</operation>

<operation id="454" st_id="63" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="6">
<![CDATA[
.split4:23 %layer_12_weights_load_2 = load i6 %layer_12_weights_addr_2

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_2"/></StgValue>
</operation>

<operation id="455" st_id="63" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:24 %mul7_i_2 = fmul i32 %layer_11_output_load_2, i32 %layer_12_weights_load_2

]]></Node>
<StgValue><ssdm name="mul7_i_2"/></StgValue>
</operation>

<operation id="456" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="4" op_0_bw="3">
<![CDATA[
.split4:26 %sext_ln180 = sext i3 %xor_ln180

]]></Node>
<StgValue><ssdm name="sext_ln180"/></StgValue>
</operation>

<operation id="457" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="4">
<![CDATA[
.split4:27 %zext_ln180_2 = zext i4 %sext_ln180

]]></Node>
<StgValue><ssdm name="zext_ln180_2"/></StgValue>
</operation>

<operation id="458" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:28 %layer_12_weights_addr_3 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_2

]]></Node>
<StgValue><ssdm name="layer_12_weights_addr_3"/></StgValue>
</operation>

<operation id="459" st_id="63" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="6">
<![CDATA[
.split4:29 %layer_12_weights_load_3 = load i6 %layer_12_weights_addr_3

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_3"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="460" st_id="64" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:12 %mul7_i = fmul i32 %layer_11_output_load, i32 %layer_12_weights_load

]]></Node>
<StgValue><ssdm name="mul7_i"/></StgValue>
</operation>

<operation id="461" st_id="64" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:18 %mul7_i_1 = fmul i32 %layer_11_output_load_1, i32 %layer_12_weights_load_1

]]></Node>
<StgValue><ssdm name="mul7_i_1"/></StgValue>
</operation>

<operation id="462" st_id="64" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:24 %mul7_i_2 = fmul i32 %layer_11_output_load_2, i32 %layer_12_weights_load_2

]]></Node>
<StgValue><ssdm name="mul7_i_2"/></StgValue>
</operation>

<operation id="463" st_id="64" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="6">
<![CDATA[
.split4:29 %layer_12_weights_load_3 = load i6 %layer_12_weights_addr_3

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_3"/></StgValue>
</operation>

<operation id="464" st_id="64" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:30 %mul7_i_3 = fmul i32 %layer_11_output_load_3, i32 %layer_12_weights_load_3

]]></Node>
<StgValue><ssdm name="mul7_i_3"/></StgValue>
</operation>

<operation id="465" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.split4:32 %or_ln180_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 2, i3 %i_2

]]></Node>
<StgValue><ssdm name="or_ln180_1"/></StgValue>
</operation>

<operation id="466" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="5">
<![CDATA[
.split4:33 %zext_ln180_3 = zext i5 %or_ln180_1

]]></Node>
<StgValue><ssdm name="zext_ln180_3"/></StgValue>
</operation>

<operation id="467" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:34 %layer_12_weights_addr_4 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_3

]]></Node>
<StgValue><ssdm name="layer_12_weights_addr_4"/></StgValue>
</operation>

<operation id="468" st_id="64" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="6">
<![CDATA[
.split4:35 %layer_12_weights_load_4 = load i6 %layer_12_weights_addr_4

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_4"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="469" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:0 %layer_12_output_3_load = load i32 %layer_12_output_3

]]></Node>
<StgValue><ssdm name="layer_12_output_3_load"/></StgValue>
</operation>

<operation id="470" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:1 %layer_12_output_3_1_load = load i32 %layer_12_output_3_1

]]></Node>
<StgValue><ssdm name="layer_12_output_3_1_load"/></StgValue>
</operation>

<operation id="471" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:2 %layer_12_output_3_3_load = load i32 %layer_12_output_3_3

]]></Node>
<StgValue><ssdm name="layer_12_output_3_3_load"/></StgValue>
</operation>

<operation id="472" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:3 %layer_12_output_3_2_load_1 = load i32 %layer_12_output_3_2

]]></Node>
<StgValue><ssdm name="layer_12_output_3_2_load_1"/></StgValue>
</operation>

<operation id="473" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="5" op_0_bw="3">
<![CDATA[
.split4:6 %i_2_cast21 = zext i3 %i_2

]]></Node>
<StgValue><ssdm name="i_2_cast21"/></StgValue>
</operation>

<operation id="474" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="2" op_0_bw="3">
<![CDATA[
.split4:8 %empty_75 = trunc i3 %i_2

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="475" st_id="65" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split4:9 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %layer_12_output_3_load, i32 %layer_12_output_3_1_load, i32 %layer_12_output_3_3_load, i32 %layer_12_output_3_2_load_1, i2 %empty_75

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="476" st_id="65" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:13 %add10_i = fadd i32 %tmp, i32 %mul7_i

]]></Node>
<StgValue><ssdm name="add10_i"/></StgValue>
</operation>

<operation id="477" st_id="65" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:18 %mul7_i_1 = fmul i32 %layer_11_output_load_1, i32 %layer_12_weights_load_1

]]></Node>
<StgValue><ssdm name="mul7_i_1"/></StgValue>
</operation>

<operation id="478" st_id="65" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:24 %mul7_i_2 = fmul i32 %layer_11_output_load_2, i32 %layer_12_weights_load_2

]]></Node>
<StgValue><ssdm name="mul7_i_2"/></StgValue>
</operation>

<operation id="479" st_id="65" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:30 %mul7_i_3 = fmul i32 %layer_11_output_load_3, i32 %layer_12_weights_load_3

]]></Node>
<StgValue><ssdm name="mul7_i_3"/></StgValue>
</operation>

<operation id="480" st_id="65" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="6">
<![CDATA[
.split4:35 %layer_12_weights_load_4 = load i6 %layer_12_weights_addr_4

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_4"/></StgValue>
</operation>

<operation id="481" st_id="65" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:36 %mul7_i_4 = fmul i32 %layer_11_output_load_4, i32 %layer_12_weights_load_4

]]></Node>
<StgValue><ssdm name="mul7_i_4"/></StgValue>
</operation>

<operation id="482" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split4:38 %add_ln180 = add i5 %i_2_cast21, i5 20

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="483" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="5">
<![CDATA[
.split4:39 %zext_ln180_4 = zext i5 %add_ln180

]]></Node>
<StgValue><ssdm name="zext_ln180_4"/></StgValue>
</operation>

<operation id="484" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:40 %layer_12_weights_addr_5 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_4

]]></Node>
<StgValue><ssdm name="layer_12_weights_addr_5"/></StgValue>
</operation>

<operation id="485" st_id="65" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="6">
<![CDATA[
.split4:41 %layer_12_weights_load_5 = load i6 %layer_12_weights_addr_5

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_5"/></StgValue>
</operation>

<operation id="486" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split4:106 %switch_ln183 = switch i2 %empty_75, void %branch3, i2 0, void %.split4..split424_crit_edge, i2 1, void %branch1, i2 2, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln183"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="487" st_id="66" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:13 %add10_i = fadd i32 %tmp, i32 %mul7_i

]]></Node>
<StgValue><ssdm name="add10_i"/></StgValue>
</operation>

<operation id="488" st_id="66" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:24 %mul7_i_2 = fmul i32 %layer_11_output_load_2, i32 %layer_12_weights_load_2

]]></Node>
<StgValue><ssdm name="mul7_i_2"/></StgValue>
</operation>

<operation id="489" st_id="66" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:30 %mul7_i_3 = fmul i32 %layer_11_output_load_3, i32 %layer_12_weights_load_3

]]></Node>
<StgValue><ssdm name="mul7_i_3"/></StgValue>
</operation>

<operation id="490" st_id="66" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:36 %mul7_i_4 = fmul i32 %layer_11_output_load_4, i32 %layer_12_weights_load_4

]]></Node>
<StgValue><ssdm name="mul7_i_4"/></StgValue>
</operation>

<operation id="491" st_id="66" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="6">
<![CDATA[
.split4:41 %layer_12_weights_load_5 = load i6 %layer_12_weights_addr_5

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_5"/></StgValue>
</operation>

<operation id="492" st_id="66" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:42 %mul7_i_5 = fmul i32 %layer_11_output_load_5, i32 %layer_12_weights_load_5

]]></Node>
<StgValue><ssdm name="mul7_i_5"/></StgValue>
</operation>

<operation id="493" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="5" op_0_bw="4">
<![CDATA[
.split4:44 %sext_ln180_1 = sext i4 %or_ln

]]></Node>
<StgValue><ssdm name="sext_ln180_1"/></StgValue>
</operation>

<operation id="494" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="5">
<![CDATA[
.split4:45 %zext_ln180_5 = zext i5 %sext_ln180_1

]]></Node>
<StgValue><ssdm name="zext_ln180_5"/></StgValue>
</operation>

<operation id="495" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:46 %layer_12_weights_addr_6 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_5

]]></Node>
<StgValue><ssdm name="layer_12_weights_addr_6"/></StgValue>
</operation>

<operation id="496" st_id="66" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="6">
<![CDATA[
.split4:47 %layer_12_weights_load_6 = load i6 %layer_12_weights_addr_6

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_6"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="497" st_id="67" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:13 %add10_i = fadd i32 %tmp, i32 %mul7_i

]]></Node>
<StgValue><ssdm name="add10_i"/></StgValue>
</operation>

<operation id="498" st_id="67" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:30 %mul7_i_3 = fmul i32 %layer_11_output_load_3, i32 %layer_12_weights_load_3

]]></Node>
<StgValue><ssdm name="mul7_i_3"/></StgValue>
</operation>

<operation id="499" st_id="67" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:36 %mul7_i_4 = fmul i32 %layer_11_output_load_4, i32 %layer_12_weights_load_4

]]></Node>
<StgValue><ssdm name="mul7_i_4"/></StgValue>
</operation>

<operation id="500" st_id="67" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:42 %mul7_i_5 = fmul i32 %layer_11_output_load_5, i32 %layer_12_weights_load_5

]]></Node>
<StgValue><ssdm name="mul7_i_5"/></StgValue>
</operation>

<operation id="501" st_id="67" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="6">
<![CDATA[
.split4:47 %layer_12_weights_load_6 = load i6 %layer_12_weights_addr_6

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_6"/></StgValue>
</operation>

<operation id="502" st_id="67" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:48 %mul7_i_6 = fmul i32 %layer_11_output_load_6, i32 %layer_12_weights_load_6

]]></Node>
<StgValue><ssdm name="mul7_i_6"/></StgValue>
</operation>

<operation id="503" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="5" op_0_bw="3">
<![CDATA[
.split4:50 %sext_ln180_2 = sext i3 %xor_ln180

]]></Node>
<StgValue><ssdm name="sext_ln180_2"/></StgValue>
</operation>

<operation id="504" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="5">
<![CDATA[
.split4:51 %zext_ln180_6 = zext i5 %sext_ln180_2

]]></Node>
<StgValue><ssdm name="zext_ln180_6"/></StgValue>
</operation>

<operation id="505" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:52 %layer_12_weights_addr_7 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_6

]]></Node>
<StgValue><ssdm name="layer_12_weights_addr_7"/></StgValue>
</operation>

<operation id="506" st_id="67" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="6">
<![CDATA[
.split4:53 %layer_12_weights_load_7 = load i6 %layer_12_weights_addr_7

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_7"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="507" st_id="68" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:13 %add10_i = fadd i32 %tmp, i32 %mul7_i

]]></Node>
<StgValue><ssdm name="add10_i"/></StgValue>
</operation>

<operation id="508" st_id="68" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:36 %mul7_i_4 = fmul i32 %layer_11_output_load_4, i32 %layer_12_weights_load_4

]]></Node>
<StgValue><ssdm name="mul7_i_4"/></StgValue>
</operation>

<operation id="509" st_id="68" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:42 %mul7_i_5 = fmul i32 %layer_11_output_load_5, i32 %layer_12_weights_load_5

]]></Node>
<StgValue><ssdm name="mul7_i_5"/></StgValue>
</operation>

<operation id="510" st_id="68" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:48 %mul7_i_6 = fmul i32 %layer_11_output_load_6, i32 %layer_12_weights_load_6

]]></Node>
<StgValue><ssdm name="mul7_i_6"/></StgValue>
</operation>

<operation id="511" st_id="68" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="6">
<![CDATA[
.split4:53 %layer_12_weights_load_7 = load i6 %layer_12_weights_addr_7

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_7"/></StgValue>
</operation>

<operation id="512" st_id="68" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:54 %mul7_i_7 = fmul i32 %layer_11_output_load_7, i32 %layer_12_weights_load_7

]]></Node>
<StgValue><ssdm name="mul7_i_7"/></StgValue>
</operation>

<operation id="513" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split4:56 %or_ln180_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 4, i3 %i_2

]]></Node>
<StgValue><ssdm name="or_ln180_3"/></StgValue>
</operation>

<operation id="514" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="6">
<![CDATA[
.split4:57 %zext_ln180_7 = zext i6 %or_ln180_3

]]></Node>
<StgValue><ssdm name="zext_ln180_7"/></StgValue>
</operation>

<operation id="515" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:58 %layer_12_weights_addr_8 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_7

]]></Node>
<StgValue><ssdm name="layer_12_weights_addr_8"/></StgValue>
</operation>

<operation id="516" st_id="68" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="6">
<![CDATA[
.split4:59 %layer_12_weights_load_8 = load i6 %layer_12_weights_addr_8

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_8"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="517" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="3">
<![CDATA[
.split4:5 %i_2_cast4 = zext i3 %i_2

]]></Node>
<StgValue><ssdm name="i_2_cast4"/></StgValue>
</operation>

<operation id="518" st_id="69" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:13 %add10_i = fadd i32 %tmp, i32 %mul7_i

]]></Node>
<StgValue><ssdm name="add10_i"/></StgValue>
</operation>

<operation id="519" st_id="69" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:42 %mul7_i_5 = fmul i32 %layer_11_output_load_5, i32 %layer_12_weights_load_5

]]></Node>
<StgValue><ssdm name="mul7_i_5"/></StgValue>
</operation>

<operation id="520" st_id="69" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:48 %mul7_i_6 = fmul i32 %layer_11_output_load_6, i32 %layer_12_weights_load_6

]]></Node>
<StgValue><ssdm name="mul7_i_6"/></StgValue>
</operation>

<operation id="521" st_id="69" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:54 %mul7_i_7 = fmul i32 %layer_11_output_load_7, i32 %layer_12_weights_load_7

]]></Node>
<StgValue><ssdm name="mul7_i_7"/></StgValue>
</operation>

<operation id="522" st_id="69" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="6">
<![CDATA[
.split4:59 %layer_12_weights_load_8 = load i6 %layer_12_weights_addr_8

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_8"/></StgValue>
</operation>

<operation id="523" st_id="69" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:60 %mul7_i_8 = fmul i32 %layer_11_output_load_8, i32 %layer_12_weights_load_8

]]></Node>
<StgValue><ssdm name="mul7_i_8"/></StgValue>
</operation>

<operation id="524" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split4:62 %add_ln180_1 = add i6 %i_2_cast4, i6 36

]]></Node>
<StgValue><ssdm name="add_ln180_1"/></StgValue>
</operation>

<operation id="525" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="6">
<![CDATA[
.split4:63 %zext_ln180_8 = zext i6 %add_ln180_1

]]></Node>
<StgValue><ssdm name="zext_ln180_8"/></StgValue>
</operation>

<operation id="526" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:64 %layer_12_weights_addr_9 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_8

]]></Node>
<StgValue><ssdm name="layer_12_weights_addr_9"/></StgValue>
</operation>

<operation id="527" st_id="69" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="6">
<![CDATA[
.split4:65 %layer_12_weights_load_9 = load i6 %layer_12_weights_addr_9

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_9"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="528" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
split:1 %add_ln176 = add i3 %i_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln176"/></StgValue>
</operation>

<operation id="529" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
split:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="530" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
split:4 %empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="531" st_id="70" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:19 %add10_i_1 = fadd i32 %add10_i, i32 %mul7_i_1

]]></Node>
<StgValue><ssdm name="add10_i_1"/></StgValue>
</operation>

<operation id="532" st_id="70" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:48 %mul7_i_6 = fmul i32 %layer_11_output_load_6, i32 %layer_12_weights_load_6

]]></Node>
<StgValue><ssdm name="mul7_i_6"/></StgValue>
</operation>

<operation id="533" st_id="70" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:54 %mul7_i_7 = fmul i32 %layer_11_output_load_7, i32 %layer_12_weights_load_7

]]></Node>
<StgValue><ssdm name="mul7_i_7"/></StgValue>
</operation>

<operation id="534" st_id="70" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:60 %mul7_i_8 = fmul i32 %layer_11_output_load_8, i32 %layer_12_weights_load_8

]]></Node>
<StgValue><ssdm name="mul7_i_8"/></StgValue>
</operation>

<operation id="535" st_id="70" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="6">
<![CDATA[
.split4:65 %layer_12_weights_load_9 = load i6 %layer_12_weights_addr_9

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_9"/></StgValue>
</operation>

<operation id="536" st_id="70" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:66 %mul7_i_9 = fmul i32 %layer_11_output_load_9, i32 %layer_12_weights_load_9

]]></Node>
<StgValue><ssdm name="mul7_i_9"/></StgValue>
</operation>

<operation id="537" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split4:68 %or_ln180_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 5, i3 %i_2

]]></Node>
<StgValue><ssdm name="or_ln180_4"/></StgValue>
</operation>

<operation id="538" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="6">
<![CDATA[
.split4:69 %zext_ln180_9 = zext i6 %or_ln180_4

]]></Node>
<StgValue><ssdm name="zext_ln180_9"/></StgValue>
</operation>

<operation id="539" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:70 %layer_12_weights_addr_10 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_9

]]></Node>
<StgValue><ssdm name="layer_12_weights_addr_10"/></StgValue>
</operation>

<operation id="540" st_id="70" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="6">
<![CDATA[
.split4:71 %layer_12_weights_load_10 = load i6 %layer_12_weights_addr_10

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_10"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="541" st_id="71" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:19 %add10_i_1 = fadd i32 %add10_i, i32 %mul7_i_1

]]></Node>
<StgValue><ssdm name="add10_i_1"/></StgValue>
</operation>

<operation id="542" st_id="71" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:54 %mul7_i_7 = fmul i32 %layer_11_output_load_7, i32 %layer_12_weights_load_7

]]></Node>
<StgValue><ssdm name="mul7_i_7"/></StgValue>
</operation>

<operation id="543" st_id="71" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:60 %mul7_i_8 = fmul i32 %layer_11_output_load_8, i32 %layer_12_weights_load_8

]]></Node>
<StgValue><ssdm name="mul7_i_8"/></StgValue>
</operation>

<operation id="544" st_id="71" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:66 %mul7_i_9 = fmul i32 %layer_11_output_load_9, i32 %layer_12_weights_load_9

]]></Node>
<StgValue><ssdm name="mul7_i_9"/></StgValue>
</operation>

<operation id="545" st_id="71" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="6">
<![CDATA[
.split4:71 %layer_12_weights_load_10 = load i6 %layer_12_weights_addr_10

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_10"/></StgValue>
</operation>

<operation id="546" st_id="71" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:72 %mul7_i_s = fmul i32 %layer_11_output_load_10, i32 %layer_12_weights_load_10

]]></Node>
<StgValue><ssdm name="mul7_i_s"/></StgValue>
</operation>

<operation id="547" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split4:74 %add_ln180_2 = add i6 %i_2_cast4, i6 44

]]></Node>
<StgValue><ssdm name="add_ln180_2"/></StgValue>
</operation>

<operation id="548" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="6">
<![CDATA[
.split4:75 %zext_ln180_10 = zext i6 %add_ln180_2

]]></Node>
<StgValue><ssdm name="zext_ln180_10"/></StgValue>
</operation>

<operation id="549" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:76 %layer_12_weights_addr_11 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_10

]]></Node>
<StgValue><ssdm name="layer_12_weights_addr_11"/></StgValue>
</operation>

<operation id="550" st_id="71" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="6">
<![CDATA[
.split4:77 %layer_12_weights_load_11 = load i6 %layer_12_weights_addr_11

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_11"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="551" st_id="72" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:19 %add10_i_1 = fadd i32 %add10_i, i32 %mul7_i_1

]]></Node>
<StgValue><ssdm name="add10_i_1"/></StgValue>
</operation>

<operation id="552" st_id="72" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:60 %mul7_i_8 = fmul i32 %layer_11_output_load_8, i32 %layer_12_weights_load_8

]]></Node>
<StgValue><ssdm name="mul7_i_8"/></StgValue>
</operation>

<operation id="553" st_id="72" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:66 %mul7_i_9 = fmul i32 %layer_11_output_load_9, i32 %layer_12_weights_load_9

]]></Node>
<StgValue><ssdm name="mul7_i_9"/></StgValue>
</operation>

<operation id="554" st_id="72" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:72 %mul7_i_s = fmul i32 %layer_11_output_load_10, i32 %layer_12_weights_load_10

]]></Node>
<StgValue><ssdm name="mul7_i_s"/></StgValue>
</operation>

<operation id="555" st_id="72" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="6">
<![CDATA[
.split4:77 %layer_12_weights_load_11 = load i6 %layer_12_weights_addr_11

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_11"/></StgValue>
</operation>

<operation id="556" st_id="72" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:78 %mul7_i_10 = fmul i32 %layer_11_output_load_11, i32 %layer_12_weights_load_11

]]></Node>
<StgValue><ssdm name="mul7_i_10"/></StgValue>
</operation>

<operation id="557" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="6" op_0_bw="5">
<![CDATA[
.split4:80 %sext_ln180_3 = sext i5 %or_ln180_1

]]></Node>
<StgValue><ssdm name="sext_ln180_3"/></StgValue>
</operation>

<operation id="558" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="6">
<![CDATA[
.split4:81 %zext_ln180_11 = zext i6 %sext_ln180_3

]]></Node>
<StgValue><ssdm name="zext_ln180_11"/></StgValue>
</operation>

<operation id="559" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:82 %layer_12_weights_addr_12 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_11

]]></Node>
<StgValue><ssdm name="layer_12_weights_addr_12"/></StgValue>
</operation>

<operation id="560" st_id="72" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="6">
<![CDATA[
.split4:83 %layer_12_weights_load_12 = load i6 %layer_12_weights_addr_12

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_12"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="561" st_id="73" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:19 %add10_i_1 = fadd i32 %add10_i, i32 %mul7_i_1

]]></Node>
<StgValue><ssdm name="add10_i_1"/></StgValue>
</operation>

<operation id="562" st_id="73" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:66 %mul7_i_9 = fmul i32 %layer_11_output_load_9, i32 %layer_12_weights_load_9

]]></Node>
<StgValue><ssdm name="mul7_i_9"/></StgValue>
</operation>

<operation id="563" st_id="73" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:72 %mul7_i_s = fmul i32 %layer_11_output_load_10, i32 %layer_12_weights_load_10

]]></Node>
<StgValue><ssdm name="mul7_i_s"/></StgValue>
</operation>

<operation id="564" st_id="73" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:78 %mul7_i_10 = fmul i32 %layer_11_output_load_11, i32 %layer_12_weights_load_11

]]></Node>
<StgValue><ssdm name="mul7_i_10"/></StgValue>
</operation>

<operation id="565" st_id="73" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="6">
<![CDATA[
.split4:83 %layer_12_weights_load_12 = load i6 %layer_12_weights_addr_12

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_12"/></StgValue>
</operation>

<operation id="566" st_id="73" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:84 %mul7_i_11 = fmul i32 %layer_11_output_load_12, i32 %layer_12_weights_load_12

]]></Node>
<StgValue><ssdm name="mul7_i_11"/></StgValue>
</operation>

<operation id="567" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="6" op_0_bw="5">
<![CDATA[
.split4:86 %sext_ln180_4 = sext i5 %add_ln180

]]></Node>
<StgValue><ssdm name="sext_ln180_4"/></StgValue>
</operation>

<operation id="568" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="6">
<![CDATA[
.split4:87 %zext_ln180_12 = zext i6 %sext_ln180_4

]]></Node>
<StgValue><ssdm name="zext_ln180_12"/></StgValue>
</operation>

<operation id="569" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:88 %layer_12_weights_addr_13 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_12

]]></Node>
<StgValue><ssdm name="layer_12_weights_addr_13"/></StgValue>
</operation>

<operation id="570" st_id="73" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="6">
<![CDATA[
.split4:89 %layer_12_weights_load_13 = load i6 %layer_12_weights_addr_13

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_13"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="571" st_id="74" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:19 %add10_i_1 = fadd i32 %add10_i, i32 %mul7_i_1

]]></Node>
<StgValue><ssdm name="add10_i_1"/></StgValue>
</operation>

<operation id="572" st_id="74" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:72 %mul7_i_s = fmul i32 %layer_11_output_load_10, i32 %layer_12_weights_load_10

]]></Node>
<StgValue><ssdm name="mul7_i_s"/></StgValue>
</operation>

<operation id="573" st_id="74" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:78 %mul7_i_10 = fmul i32 %layer_11_output_load_11, i32 %layer_12_weights_load_11

]]></Node>
<StgValue><ssdm name="mul7_i_10"/></StgValue>
</operation>

<operation id="574" st_id="74" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:84 %mul7_i_11 = fmul i32 %layer_11_output_load_12, i32 %layer_12_weights_load_12

]]></Node>
<StgValue><ssdm name="mul7_i_11"/></StgValue>
</operation>

<operation id="575" st_id="74" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="6">
<![CDATA[
.split4:89 %layer_12_weights_load_13 = load i6 %layer_12_weights_addr_13

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_13"/></StgValue>
</operation>

<operation id="576" st_id="74" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:90 %mul7_i_12 = fmul i32 %layer_11_output_load_13, i32 %layer_12_weights_load_13

]]></Node>
<StgValue><ssdm name="mul7_i_12"/></StgValue>
</operation>

<operation id="577" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="6" op_0_bw="4">
<![CDATA[
.split4:92 %sext_ln180_5 = sext i4 %or_ln

]]></Node>
<StgValue><ssdm name="sext_ln180_5"/></StgValue>
</operation>

<operation id="578" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="6">
<![CDATA[
.split4:93 %zext_ln180_13 = zext i6 %sext_ln180_5

]]></Node>
<StgValue><ssdm name="zext_ln180_13"/></StgValue>
</operation>

<operation id="579" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:94 %layer_12_weights_addr_14 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_13

]]></Node>
<StgValue><ssdm name="layer_12_weights_addr_14"/></StgValue>
</operation>

<operation id="580" st_id="74" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="6">
<![CDATA[
.split4:95 %layer_12_weights_load_14 = load i6 %layer_12_weights_addr_14

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_14"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="581" st_id="75" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:25 %add10_i_2 = fadd i32 %add10_i_1, i32 %mul7_i_2

]]></Node>
<StgValue><ssdm name="add10_i_2"/></StgValue>
</operation>

<operation id="582" st_id="75" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:78 %mul7_i_10 = fmul i32 %layer_11_output_load_11, i32 %layer_12_weights_load_11

]]></Node>
<StgValue><ssdm name="mul7_i_10"/></StgValue>
</operation>

<operation id="583" st_id="75" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:84 %mul7_i_11 = fmul i32 %layer_11_output_load_12, i32 %layer_12_weights_load_12

]]></Node>
<StgValue><ssdm name="mul7_i_11"/></StgValue>
</operation>

<operation id="584" st_id="75" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:90 %mul7_i_12 = fmul i32 %layer_11_output_load_13, i32 %layer_12_weights_load_13

]]></Node>
<StgValue><ssdm name="mul7_i_12"/></StgValue>
</operation>

<operation id="585" st_id="75" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="6">
<![CDATA[
.split4:95 %layer_12_weights_load_14 = load i6 %layer_12_weights_addr_14

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_14"/></StgValue>
</operation>

<operation id="586" st_id="75" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:96 %mul7_i_13 = fmul i32 %layer_11_output_load_14, i32 %layer_12_weights_load_14

]]></Node>
<StgValue><ssdm name="mul7_i_13"/></StgValue>
</operation>

<operation id="587" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="6" op_0_bw="3">
<![CDATA[
.split4:98 %sext_ln180_6 = sext i3 %xor_ln180

]]></Node>
<StgValue><ssdm name="sext_ln180_6"/></StgValue>
</operation>

<operation id="588" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="6">
<![CDATA[
.split4:99 %zext_ln180_14 = zext i6 %sext_ln180_6

]]></Node>
<StgValue><ssdm name="zext_ln180_14"/></StgValue>
</operation>

<operation id="589" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:100 %layer_12_weights_addr_15 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="layer_12_weights_addr_15"/></StgValue>
</operation>

<operation id="590" st_id="75" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="6">
<![CDATA[
.split4:101 %layer_12_weights_load_15 = load i6 %layer_12_weights_addr_15

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_15"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="591" st_id="76" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:25 %add10_i_2 = fadd i32 %add10_i_1, i32 %mul7_i_2

]]></Node>
<StgValue><ssdm name="add10_i_2"/></StgValue>
</operation>

<operation id="592" st_id="76" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:84 %mul7_i_11 = fmul i32 %layer_11_output_load_12, i32 %layer_12_weights_load_12

]]></Node>
<StgValue><ssdm name="mul7_i_11"/></StgValue>
</operation>

<operation id="593" st_id="76" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:90 %mul7_i_12 = fmul i32 %layer_11_output_load_13, i32 %layer_12_weights_load_13

]]></Node>
<StgValue><ssdm name="mul7_i_12"/></StgValue>
</operation>

<operation id="594" st_id="76" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:96 %mul7_i_13 = fmul i32 %layer_11_output_load_14, i32 %layer_12_weights_load_14

]]></Node>
<StgValue><ssdm name="mul7_i_13"/></StgValue>
</operation>

<operation id="595" st_id="76" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="6">
<![CDATA[
.split4:101 %layer_12_weights_load_15 = load i6 %layer_12_weights_addr_15

]]></Node>
<StgValue><ssdm name="layer_12_weights_load_15"/></StgValue>
</operation>

<operation id="596" st_id="76" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:102 %mul7_i_14 = fmul i32 %layer_11_output_load_15, i32 %layer_12_weights_load_15

]]></Node>
<StgValue><ssdm name="mul7_i_14"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="597" st_id="77" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:25 %add10_i_2 = fadd i32 %add10_i_1, i32 %mul7_i_2

]]></Node>
<StgValue><ssdm name="add10_i_2"/></StgValue>
</operation>

<operation id="598" st_id="77" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:90 %mul7_i_12 = fmul i32 %layer_11_output_load_13, i32 %layer_12_weights_load_13

]]></Node>
<StgValue><ssdm name="mul7_i_12"/></StgValue>
</operation>

<operation id="599" st_id="77" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:96 %mul7_i_13 = fmul i32 %layer_11_output_load_14, i32 %layer_12_weights_load_14

]]></Node>
<StgValue><ssdm name="mul7_i_13"/></StgValue>
</operation>

<operation id="600" st_id="77" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:102 %mul7_i_14 = fmul i32 %layer_11_output_load_15, i32 %layer_12_weights_load_15

]]></Node>
<StgValue><ssdm name="mul7_i_14"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="601" st_id="78" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:25 %add10_i_2 = fadd i32 %add10_i_1, i32 %mul7_i_2

]]></Node>
<StgValue><ssdm name="add10_i_2"/></StgValue>
</operation>

<operation id="602" st_id="78" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:96 %mul7_i_13 = fmul i32 %layer_11_output_load_14, i32 %layer_12_weights_load_14

]]></Node>
<StgValue><ssdm name="mul7_i_13"/></StgValue>
</operation>

<operation id="603" st_id="78" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:102 %mul7_i_14 = fmul i32 %layer_11_output_load_15, i32 %layer_12_weights_load_15

]]></Node>
<StgValue><ssdm name="mul7_i_14"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="604" st_id="79" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:25 %add10_i_2 = fadd i32 %add10_i_1, i32 %mul7_i_2

]]></Node>
<StgValue><ssdm name="add10_i_2"/></StgValue>
</operation>

<operation id="605" st_id="79" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:102 %mul7_i_14 = fmul i32 %layer_11_output_load_15, i32 %layer_12_weights_load_15

]]></Node>
<StgValue><ssdm name="mul7_i_14"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="606" st_id="80" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:31 %add10_i_3 = fadd i32 %add10_i_2, i32 %mul7_i_3

]]></Node>
<StgValue><ssdm name="add10_i_3"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="607" st_id="81" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:31 %add10_i_3 = fadd i32 %add10_i_2, i32 %mul7_i_3

]]></Node>
<StgValue><ssdm name="add10_i_3"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="608" st_id="82" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:31 %add10_i_3 = fadd i32 %add10_i_2, i32 %mul7_i_3

]]></Node>
<StgValue><ssdm name="add10_i_3"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="609" st_id="83" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:31 %add10_i_3 = fadd i32 %add10_i_2, i32 %mul7_i_3

]]></Node>
<StgValue><ssdm name="add10_i_3"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="610" st_id="84" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:31 %add10_i_3 = fadd i32 %add10_i_2, i32 %mul7_i_3

]]></Node>
<StgValue><ssdm name="add10_i_3"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="611" st_id="85" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:37 %add10_i_4 = fadd i32 %add10_i_3, i32 %mul7_i_4

]]></Node>
<StgValue><ssdm name="add10_i_4"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="612" st_id="86" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:37 %add10_i_4 = fadd i32 %add10_i_3, i32 %mul7_i_4

]]></Node>
<StgValue><ssdm name="add10_i_4"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="613" st_id="87" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:37 %add10_i_4 = fadd i32 %add10_i_3, i32 %mul7_i_4

]]></Node>
<StgValue><ssdm name="add10_i_4"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="614" st_id="88" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:37 %add10_i_4 = fadd i32 %add10_i_3, i32 %mul7_i_4

]]></Node>
<StgValue><ssdm name="add10_i_4"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="615" st_id="89" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:37 %add10_i_4 = fadd i32 %add10_i_3, i32 %mul7_i_4

]]></Node>
<StgValue><ssdm name="add10_i_4"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="616" st_id="90" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:43 %add10_i_5 = fadd i32 %add10_i_4, i32 %mul7_i_5

]]></Node>
<StgValue><ssdm name="add10_i_5"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="617" st_id="91" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:43 %add10_i_5 = fadd i32 %add10_i_4, i32 %mul7_i_5

]]></Node>
<StgValue><ssdm name="add10_i_5"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="618" st_id="92" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:43 %add10_i_5 = fadd i32 %add10_i_4, i32 %mul7_i_5

]]></Node>
<StgValue><ssdm name="add10_i_5"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="619" st_id="93" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:43 %add10_i_5 = fadd i32 %add10_i_4, i32 %mul7_i_5

]]></Node>
<StgValue><ssdm name="add10_i_5"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="620" st_id="94" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:43 %add10_i_5 = fadd i32 %add10_i_4, i32 %mul7_i_5

]]></Node>
<StgValue><ssdm name="add10_i_5"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="621" st_id="95" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:49 %add10_i_6 = fadd i32 %add10_i_5, i32 %mul7_i_6

]]></Node>
<StgValue><ssdm name="add10_i_6"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="622" st_id="96" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:49 %add10_i_6 = fadd i32 %add10_i_5, i32 %mul7_i_6

]]></Node>
<StgValue><ssdm name="add10_i_6"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="623" st_id="97" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:49 %add10_i_6 = fadd i32 %add10_i_5, i32 %mul7_i_6

]]></Node>
<StgValue><ssdm name="add10_i_6"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="624" st_id="98" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:49 %add10_i_6 = fadd i32 %add10_i_5, i32 %mul7_i_6

]]></Node>
<StgValue><ssdm name="add10_i_6"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="625" st_id="99" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:49 %add10_i_6 = fadd i32 %add10_i_5, i32 %mul7_i_6

]]></Node>
<StgValue><ssdm name="add10_i_6"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="626" st_id="100" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:55 %add10_i_7 = fadd i32 %add10_i_6, i32 %mul7_i_7

]]></Node>
<StgValue><ssdm name="add10_i_7"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="627" st_id="101" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:55 %add10_i_7 = fadd i32 %add10_i_6, i32 %mul7_i_7

]]></Node>
<StgValue><ssdm name="add10_i_7"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="628" st_id="102" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:55 %add10_i_7 = fadd i32 %add10_i_6, i32 %mul7_i_7

]]></Node>
<StgValue><ssdm name="add10_i_7"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="629" st_id="103" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:55 %add10_i_7 = fadd i32 %add10_i_6, i32 %mul7_i_7

]]></Node>
<StgValue><ssdm name="add10_i_7"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="630" st_id="104" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:55 %add10_i_7 = fadd i32 %add10_i_6, i32 %mul7_i_7

]]></Node>
<StgValue><ssdm name="add10_i_7"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="631" st_id="105" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:61 %add10_i_8 = fadd i32 %add10_i_7, i32 %mul7_i_8

]]></Node>
<StgValue><ssdm name="add10_i_8"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="632" st_id="106" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:61 %add10_i_8 = fadd i32 %add10_i_7, i32 %mul7_i_8

]]></Node>
<StgValue><ssdm name="add10_i_8"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="633" st_id="107" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:61 %add10_i_8 = fadd i32 %add10_i_7, i32 %mul7_i_8

]]></Node>
<StgValue><ssdm name="add10_i_8"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="634" st_id="108" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:61 %add10_i_8 = fadd i32 %add10_i_7, i32 %mul7_i_8

]]></Node>
<StgValue><ssdm name="add10_i_8"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="635" st_id="109" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:61 %add10_i_8 = fadd i32 %add10_i_7, i32 %mul7_i_8

]]></Node>
<StgValue><ssdm name="add10_i_8"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="636" st_id="110" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:67 %add10_i_9 = fadd i32 %add10_i_8, i32 %mul7_i_9

]]></Node>
<StgValue><ssdm name="add10_i_9"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="637" st_id="111" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:67 %add10_i_9 = fadd i32 %add10_i_8, i32 %mul7_i_9

]]></Node>
<StgValue><ssdm name="add10_i_9"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="638" st_id="112" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:67 %add10_i_9 = fadd i32 %add10_i_8, i32 %mul7_i_9

]]></Node>
<StgValue><ssdm name="add10_i_9"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="639" st_id="113" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:67 %add10_i_9 = fadd i32 %add10_i_8, i32 %mul7_i_9

]]></Node>
<StgValue><ssdm name="add10_i_9"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="640" st_id="114" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:67 %add10_i_9 = fadd i32 %add10_i_8, i32 %mul7_i_9

]]></Node>
<StgValue><ssdm name="add10_i_9"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="641" st_id="115" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:73 %add10_i_s = fadd i32 %add10_i_9, i32 %mul7_i_s

]]></Node>
<StgValue><ssdm name="add10_i_s"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="642" st_id="116" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:73 %add10_i_s = fadd i32 %add10_i_9, i32 %mul7_i_s

]]></Node>
<StgValue><ssdm name="add10_i_s"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="643" st_id="117" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:73 %add10_i_s = fadd i32 %add10_i_9, i32 %mul7_i_s

]]></Node>
<StgValue><ssdm name="add10_i_s"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="644" st_id="118" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:73 %add10_i_s = fadd i32 %add10_i_9, i32 %mul7_i_s

]]></Node>
<StgValue><ssdm name="add10_i_s"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="645" st_id="119" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:73 %add10_i_s = fadd i32 %add10_i_9, i32 %mul7_i_s

]]></Node>
<StgValue><ssdm name="add10_i_s"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="646" st_id="120" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:79 %add10_i_10 = fadd i32 %add10_i_s, i32 %mul7_i_10

]]></Node>
<StgValue><ssdm name="add10_i_10"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="647" st_id="121" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:79 %add10_i_10 = fadd i32 %add10_i_s, i32 %mul7_i_10

]]></Node>
<StgValue><ssdm name="add10_i_10"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="648" st_id="122" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:79 %add10_i_10 = fadd i32 %add10_i_s, i32 %mul7_i_10

]]></Node>
<StgValue><ssdm name="add10_i_10"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="649" st_id="123" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:79 %add10_i_10 = fadd i32 %add10_i_s, i32 %mul7_i_10

]]></Node>
<StgValue><ssdm name="add10_i_10"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="650" st_id="124" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:79 %add10_i_10 = fadd i32 %add10_i_s, i32 %mul7_i_10

]]></Node>
<StgValue><ssdm name="add10_i_10"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="651" st_id="125" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:85 %add10_i_11 = fadd i32 %add10_i_10, i32 %mul7_i_11

]]></Node>
<StgValue><ssdm name="add10_i_11"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="652" st_id="126" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:85 %add10_i_11 = fadd i32 %add10_i_10, i32 %mul7_i_11

]]></Node>
<StgValue><ssdm name="add10_i_11"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="653" st_id="127" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:85 %add10_i_11 = fadd i32 %add10_i_10, i32 %mul7_i_11

]]></Node>
<StgValue><ssdm name="add10_i_11"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="654" st_id="128" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:85 %add10_i_11 = fadd i32 %add10_i_10, i32 %mul7_i_11

]]></Node>
<StgValue><ssdm name="add10_i_11"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="655" st_id="129" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:85 %add10_i_11 = fadd i32 %add10_i_10, i32 %mul7_i_11

]]></Node>
<StgValue><ssdm name="add10_i_11"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="656" st_id="130" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:91 %add10_i_12 = fadd i32 %add10_i_11, i32 %mul7_i_12

]]></Node>
<StgValue><ssdm name="add10_i_12"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="657" st_id="131" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:91 %add10_i_12 = fadd i32 %add10_i_11, i32 %mul7_i_12

]]></Node>
<StgValue><ssdm name="add10_i_12"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="658" st_id="132" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:91 %add10_i_12 = fadd i32 %add10_i_11, i32 %mul7_i_12

]]></Node>
<StgValue><ssdm name="add10_i_12"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="659" st_id="133" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:91 %add10_i_12 = fadd i32 %add10_i_11, i32 %mul7_i_12

]]></Node>
<StgValue><ssdm name="add10_i_12"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="660" st_id="134" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:91 %add10_i_12 = fadd i32 %add10_i_11, i32 %mul7_i_12

]]></Node>
<StgValue><ssdm name="add10_i_12"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="661" st_id="135" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:97 %add10_i_13 = fadd i32 %add10_i_12, i32 %mul7_i_13

]]></Node>
<StgValue><ssdm name="add10_i_13"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="662" st_id="136" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:97 %add10_i_13 = fadd i32 %add10_i_12, i32 %mul7_i_13

]]></Node>
<StgValue><ssdm name="add10_i_13"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="663" st_id="137" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:97 %add10_i_13 = fadd i32 %add10_i_12, i32 %mul7_i_13

]]></Node>
<StgValue><ssdm name="add10_i_13"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="664" st_id="138" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:97 %add10_i_13 = fadd i32 %add10_i_12, i32 %mul7_i_13

]]></Node>
<StgValue><ssdm name="add10_i_13"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="665" st_id="139" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:97 %add10_i_13 = fadd i32 %add10_i_12, i32 %mul7_i_13

]]></Node>
<StgValue><ssdm name="add10_i_13"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="666" st_id="140" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:103 %add10_i_14 = fadd i32 %add10_i_13, i32 %mul7_i_14

]]></Node>
<StgValue><ssdm name="add10_i_14"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="667" st_id="141" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:103 %add10_i_14 = fadd i32 %add10_i_13, i32 %mul7_i_14

]]></Node>
<StgValue><ssdm name="add10_i_14"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="668" st_id="142" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:103 %add10_i_14 = fadd i32 %add10_i_13, i32 %mul7_i_14

]]></Node>
<StgValue><ssdm name="add10_i_14"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="669" st_id="143" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:103 %add10_i_14 = fadd i32 %add10_i_13, i32 %mul7_i_14

]]></Node>
<StgValue><ssdm name="add10_i_14"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="670" st_id="144" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:103 %add10_i_14 = fadd i32 %add10_i_13, i32 %mul7_i_14

]]></Node>
<StgValue><ssdm name="add10_i_14"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="671" st_id="145" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split4:104 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0151929, i32 0.00234322, i32 -0.0215879, i32 0.0331804, i2 %empty_75

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="672" st_id="145" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:105 %layer_12_output_0 = fadd i32 %add10_i_14, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="layer_12_output_0"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="673" st_id="146" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:105 %layer_12_output_0 = fadd i32 %add10_i_14, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="layer_12_output_0"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="674" st_id="147" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:105 %layer_12_output_0 = fadd i32 %add10_i_14, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="layer_12_output_0"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="675" st_id="148" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:105 %layer_12_output_0 = fadd i32 %add10_i_14, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="layer_12_output_0"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="676" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:7 %specloopname_ln176 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln176"/></StgValue>
</operation>

<operation id="677" st_id="149" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:105 %layer_12_output_0 = fadd i32 %add10_i_14, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="layer_12_output_0"/></StgValue>
</operation>

<operation id="678" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_75" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2:0 %store_ln183 = store i32 %layer_12_output_0, i32 %layer_12_output_3_3

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="679" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_75" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln183 = br void %.split424

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="680" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1:0 %store_ln183 = store i32 %layer_12_output_0, i32 %layer_12_output_3_1

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="681" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln183 = br void %.split424

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="682" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4..split424_crit_edge:0 %store_ln183 = store i32 %layer_12_output_0, i32 %layer_12_output_3

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="683" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
.split4..split424_crit_edge:1 %br_ln183 = br void %.split424

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="684" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_75" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3:0 %store_ln183 = store i32 %layer_12_output_0, i32 %layer_12_output_3_2

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="685" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_75" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln183 = br void %.split424

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="686" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
_Z5densePfPKiPKfS3_S_.exit.preheader:0 %br_ln0 = br void %_Z5densePfPKiPKfS3_S_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="687" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_Z5densePfPKiPKfS3_S_.exit:0 %i_3 = phi i3 %add_ln299, void %.split, i3 0, void %_Z5densePfPKiPKfS3_S_.exit.preheader

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="688" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z5densePfPKiPKfS3_S_.exit:1 %add_ln299 = add i3 %i_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln299"/></StgValue>
</operation>

<operation id="689" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z5densePfPKiPKfS3_S_.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="690" st_id="151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z5densePfPKiPKfS3_S_.exit:3 %icmp_ln299 = icmp_eq  i3 %i_3, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln299"/></StgValue>
</operation>

<operation id="691" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z5densePfPKiPKfS3_S_.exit:4 %empty_76 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="692" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z5densePfPKiPKfS3_S_.exit:5 %br_ln299 = br i1 %icmp_ln299, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>

<operation id="693" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="2" op_0_bw="3">
<![CDATA[
.split:5 %trunc_ln301 = trunc i3 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln301"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="694" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split:0 %layer_12_output_3_load_1 = load i32 %layer_12_output_3

]]></Node>
<StgValue><ssdm name="layer_12_output_3_load_1"/></StgValue>
</operation>

<operation id="695" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split:1 %layer_12_output_3_1_load_1 = load i32 %layer_12_output_3_1

]]></Node>
<StgValue><ssdm name="layer_12_output_3_1_load_1"/></StgValue>
</operation>

<operation id="696" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split:2 %layer_12_output_3_3_load_1 = load i32 %layer_12_output_3_3

]]></Node>
<StgValue><ssdm name="layer_12_output_3_3_load_1"/></StgValue>
</operation>

<operation id="697" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split:3 %layer_12_output_3_2_load = load i32 %layer_12_output_3_2

]]></Node>
<StgValue><ssdm name="layer_12_output_3_2_load"/></StgValue>
</operation>

<operation id="698" st_id="152" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split:6 %tmp_33 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %layer_12_output_3_load_1, i32 %layer_12_output_3_1_load_1, i32 %layer_12_output_3_3_load_1, i32 %layer_12_output_3_2_load, i2 %trunc_ln301

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="699" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32">
<![CDATA[
.split:7 %bitcast_ln174 = bitcast i32 %tmp_33

]]></Node>
<StgValue><ssdm name="bitcast_ln174"/></StgValue>
</operation>

<operation id="700" st_id="152" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:8 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %infer_output_V, i32 %bitcast_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="701" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:4 %specloopname_ln299 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln299"/></StgValue>
</operation>

<operation id="702" st_id="153" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:8 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %infer_output_V, i32 %bitcast_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="703" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
.split:9 %br_ln0 = br void %_Z5densePfPKiPKfS3_S_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="704" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0">
<![CDATA[
:0 %ret_ln304 = ret

]]></Node>
<StgValue><ssdm name="ret_ln304"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
