#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000011871f0 .scope module, "CPUTester1" "CPUTester1" 2 6;
 .timescale 0 0;
v000000000290e400_0 .var "clk", 0 0;
v000000000290e7c0_0 .var/i "f", 31 0;
v000000000290d460_0 .var/i "index", 31 0;
v000000000290dc80_0 .var "reset", 0 0;
S_000000000129c8a0 .scope module, "CPU_Test1" "mipsCPUData1" 2 12, 3 1 0, S_00000000011871f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0000000002909760_0 .net "MOC", 0 0, v00000000029070a0_0;  1 drivers
v0000000002909b20_0 .net *"_s11", 3 0, L_0000000002912210;  1 drivers
v0000000002909c60_0 .net "aluA", 31 0, v00000000029096c0_0;  1 drivers
v0000000002909d00_0 .net "aluB", 31 0, v000000000118b490_0;  1 drivers
v0000000002909e40_0 .net "aluCode", 5 0, v000000000118b7b0_0;  1 drivers
v0000000002909f80_0 .net "aluOut", 31 0, v000000000290a340_0;  1 drivers
v000000000290a020_0 .net "aluSource", 1 0, v0000000001189af0_0;  1 drivers
v000000000290d320_0 .net "andOut", 0 0, v0000000002909080_0;  1 drivers
v000000000290e4a0_0 .net "branch", 0 0, v0000000001189ff0_0;  1 drivers
v000000000290df00_0 .net "branchAddOut", 31 0, v0000000002909120_0;  1 drivers
v000000000290ec20_0 .net "branchSelect", 31 0, v000000000118a270_0;  1 drivers
v000000000290d6e0_0 .net "clk", 0 0, v000000000290e400_0;  1 drivers
v000000000290d960_0 .net "func", 5 0, v0000000002909800_0;  1 drivers
v000000000290d820_0 .net "immediate", 0 0, v0000000001189a50_0;  1 drivers
v000000000290ee00_0 .net "instruction", 31 0, v0000000002906ce0_0;  1 drivers
v000000000290e0e0_0 .net "irLoad", 0 0, v0000000001189b90_0;  1 drivers
v000000000290eb80_0 .net "jump", 0 0, v000000000118a090_0;  1 drivers
v000000000290e2c0_0 .net "jumpMuxOut", 31 0, v0000000002906420_0;  1 drivers
v000000000290d5a0_0 .net "marLoad", 0 0, v0000000001170fe0_0;  1 drivers
v000000000290d500_0 .net "mdrData", 31 0, v00000000029067e0_0;  1 drivers
v000000000290e5e0_0 .net "mdrIn", 31 0, v000000000290a700_0;  1 drivers
v000000000290da00_0 .net "mdrLoad", 0 0, v0000000002906e20_0;  1 drivers
v000000000290eea0_0 .net "mdrSource", 0 0, v0000000002906380_0;  1 drivers
v000000000290ea40_0 .net "memAdress", 31 0, v0000000002907be0_0;  1 drivers
v000000000290ef40_0 .net "memData", 31 0, v0000000002907d20_0;  1 drivers
v000000000290e900_0 .net "memEnable", 0 0, v0000000002906ec0_0;  1 drivers
o00000000028b20c8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000290daa0_0 .net "mem_to_reg", 0 0, o00000000028b20c8;  0 drivers
v000000000290dfa0_0 .net "next", 31 0, v00000000029076e0_0;  1 drivers
v000000000290d640_0 .net "npcLoad", 0 0, v00000000029066a0_0;  1 drivers
v000000000290e860_0 .net "pcAdd4", 31 0, L_00000000029128f0;  1 drivers
v000000000290d8c0_0 .net "pcLoad", 0 0, v0000000002907aa0_0;  1 drivers
v000000000290d140_0 .net "pcOut", 31 0, v00000000029073c0_0;  1 drivers
v000000000290e680_0 .net "pcSelect", 0 0, v0000000002907780_0;  1 drivers
v000000000290d3c0_0 .net "regMuxOut", 4 0, v0000000002907000_0;  1 drivers
v000000000290d280_0 .net "regOutA", 31 0, v0000000002907140_0;  1 drivers
v000000000290d780_0 .net "regOutB", 31 0, v0000000002906880_0;  1 drivers
v000000000290ecc0_0 .net "regWrite", 0 0, v00000000029078c0_0;  1 drivers
v000000000290e360_0 .net "reset", 0 0, v000000000290dc80_0;  1 drivers
v000000000290db40_0 .net "rfSource", 0 0, v0000000002907960_0;  1 drivers
v000000000290dd20_0 .net "rw", 0 0, v000000000118a950_0;  1 drivers
v000000000290e040_0 .net "shftLeft28Out", 27 0, v000000000290aa20_0;  1 drivers
v000000000290dbe0_0 .net "shftLeftOut", 31 0, v000000000290ad40_0;  1 drivers
v000000000290ed60_0 .net "signExtOut", 31 0, v000000000290a840_0;  1 drivers
o00000000028b2428 .functor BUFZ 1, C4<z>; HiZ drive
v000000000290e540_0 .net "unSign", 0 0, o00000000028b2428;  0 drivers
v000000000290e9a0_0 .net "zFlag", 0 0, v000000000290a480_0;  1 drivers
L_0000000002912350 .part v0000000002906ce0_0, 26, 6;
L_0000000002913610 .part v0000000002906ce0_0, 0, 6;
L_0000000002912490 .part v0000000002906ce0_0, 16, 5;
L_00000000029120d0 .part v0000000002906ce0_0, 11, 5;
L_0000000002912210 .part L_00000000029128f0, 28, 4;
L_00000000029131b0 .concat [ 28 4 0 0], v000000000290aa20_0, L_0000000002912210;
L_0000000002912530 .part v0000000002906ce0_0, 21, 5;
L_00000000029123f0 .part v0000000002906ce0_0, 16, 5;
L_00000000029125d0 .part v0000000002906ce0_0, 0, 16;
L_0000000002913c50 .part v0000000002906ce0_0, 0, 26;
S_000000000129ca20 .scope module, "ALU_Mux" "mux4inputs" 3 92, 4 47 0, S_000000000129c8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
    .port_info 4 /INPUT 32 "two"
    .port_info 5 /INPUT 32 "three"
v000000000118b350_0 .net "one", 31 0, v000000000290a840_0;  alias, 1 drivers
v000000000118b490_0 .var "result", 31 0;
v000000000118abd0_0 .net "s", 1 0, v0000000001189af0_0;  alias, 1 drivers
L_0000000002914098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000118a310_0 .net "three", 31 0, L_0000000002914098;  1 drivers
v000000000118b530_0 .net "two", 31 0, v00000000029067e0_0;  alias, 1 drivers
v000000000118b5d0_0 .net "zero", 31 0, v0000000002906880_0;  alias, 1 drivers
E_000000000117dd40/0 .event edge, v000000000118abd0_0, v000000000118b5d0_0, v000000000118b350_0, v000000000118b530_0;
E_000000000117dd40/1 .event edge, v000000000118a310_0;
E_000000000117dd40 .event/or E_000000000117dd40/0, E_000000000117dd40/1;
S_000000000112a540 .scope module, "Branch_Mux" "mux32" 3 94, 4 33 0, S_000000000129c8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000118ad10_0 .net "one", 31 0, v0000000002909120_0;  alias, 1 drivers
v000000000118a270_0 .var "result", 31 0;
v000000000118b710_0 .net "s", 0 0, v0000000002909080_0;  alias, 1 drivers
v000000000118a8b0_0 .net "zero", 31 0, L_00000000029128f0;  alias, 1 drivers
E_000000000117d800 .event edge, v000000000118b710_0, v000000000118a8b0_0, v000000000118ad10_0;
S_000000000112a6c0 .scope module, "Control_Unit" "control" 3 83, 5 1 0, S_000000000129c8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 6 "opCode"
    .port_info 4 /OUTPUT 1 "memEnable"
    .port_info 5 /OUTPUT 1 "irLoad"
    .port_info 6 /OUTPUT 1 "pcLoad"
    .port_info 7 /OUTPUT 1 "npcLoad"
    .port_info 8 /OUTPUT 1 "rfSource"
    .port_info 9 /OUTPUT 1 "regWrite"
    .port_info 10 /OUTPUT 1 "jump"
    .port_info 11 /OUTPUT 1 "branch"
    .port_info 12 /OUTPUT 1 "immediate"
    .port_info 13 /OUTPUT 1 "RW"
    .port_info 14 /OUTPUT 1 "marLoad"
    .port_info 15 /OUTPUT 1 "mdrLoad"
    .port_info 16 /OUTPUT 1 "mdrSource"
    .port_info 17 /OUTPUT 1 "pcSelect"
    .port_info 18 /OUTPUT 2 "aluSrc"
    .port_info 19 /OUTPUT 6 "aluCode"
v0000000001189eb0_0 .net "MOC", 0 0, v00000000029070a0_0;  alias, 1 drivers
v000000000118a950_0 .var "RW", 0 0;
v000000000118b7b0_0 .var "aluCode", 5 0;
v0000000001189af0_0 .var "aluSrc", 1 0;
v0000000001189ff0_0 .var "branch", 0 0;
v000000000118a3b0_0 .net "clk", 0 0, v000000000290e400_0;  alias, 1 drivers
v0000000001189a50_0 .var "immediate", 0 0;
v0000000001189b90_0 .var "irLoad", 0 0;
v000000000118a090_0 .var "jump", 0 0;
v0000000001170fe0_0 .var "marLoad", 0 0;
v0000000002906e20_0 .var "mdrLoad", 0 0;
v0000000002906380_0 .var "mdrSource", 0 0;
v0000000002906ec0_0 .var "memEnable", 0 0;
v00000000029066a0_0 .var "npcLoad", 0 0;
v0000000002906560_0 .net "opCode", 5 0, L_0000000002912350;  1 drivers
v0000000002907aa0_0 .var "pcLoad", 0 0;
v0000000002907780_0 .var "pcSelect", 0 0;
v00000000029078c0_0 .var "regWrite", 0 0;
v0000000002906b00_0 .net "reset", 0 0, v000000000290dc80_0;  alias, 1 drivers
v0000000002907960_0 .var "rfSource", 0 0;
v0000000002907500_0 .var "state", 4 0;
E_000000000117d1c0 .event posedge, v000000000118a3b0_0;
S_00000000011272e0 .scope module, "IR" "register" 3 77, 6 50 0, S_000000000129c8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
v0000000002906740_0 .net "in", 31 0, v0000000002907d20_0;  alias, 1 drivers
v00000000029064c0_0 .net "load", 0 0, v0000000001189b90_0;  alias, 1 drivers
v0000000002906ce0_0 .var "result", 31 0;
E_000000000117dd00 .event posedge, v0000000001189b90_0;
S_0000000001105b80 .scope module, "Jump_Mux" "mux32" 3 95, 4 33 0, S_000000000129c8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029075a0_0 .net "one", 31 0, L_00000000029131b0;  1 drivers
v0000000002906420_0 .var "result", 31 0;
v00000000029062e0_0 .net "s", 0 0, v000000000118a090_0;  alias, 1 drivers
v0000000002906240_0 .net "zero", 31 0, v000000000118a270_0;  alias, 1 drivers
E_000000000117dec0 .event edge, v000000000118a090_0, v000000000118a270_0, v00000000029075a0_0;
S_0000000001105d00 .scope module, "MAR" "register" 3 74, 6 50 0, S_000000000129c8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
v0000000002906d80_0 .net "in", 31 0, v000000000290a340_0;  alias, 1 drivers
v0000000002906100_0 .net "load", 0 0, v0000000001170fe0_0;  alias, 1 drivers
v0000000002907be0_0 .var "result", 31 0;
E_000000000117df80 .event posedge, v0000000001170fe0_0;
S_0000000001136060 .scope module, "MDR" "register" 3 75, 6 50 0, S_000000000129c8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
v0000000002907820_0 .net "in", 31 0, v000000000290a700_0;  alias, 1 drivers
v0000000002907c80_0 .net "load", 0 0, v0000000002906e20_0;  alias, 1 drivers
v00000000029067e0_0 .var "result", 31 0;
E_000000000117d100 .event posedge, v0000000002906e20_0;
S_00000000011361e0 .scope module, "Memory" "MemoryTest1" 3 105, 7 1 0, S_000000000129c8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /OUTPUT 1 "MOC"
    .port_info 5 /INPUT 1 "memEnable"
v00000000029070a0_0 .var "MOC", 0 0;
v0000000002906ba0 .array "Mem", 511 0, 7 0;
v0000000002907640_0 .net "address", 31 0, v000000000290a340_0;  alias, 1 drivers
v0000000002907e60_0 .net "dataIn", 31 0, v00000000029067e0_0;  alias, 1 drivers
v0000000002906f60_0 .net "memEnable", 0 0, v0000000002906ec0_0;  alias, 1 drivers
v0000000002907d20_0 .var "output_destination", 31 0;
v0000000002906920_0 .net "rw", 0 0, v000000000118a950_0;  alias, 1 drivers
E_000000000117dfc0 .event posedge, v0000000002906ec0_0;
S_0000000001136c70 .scope module, "NPC" "register" 3 76, 6 50 0, S_000000000129c8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
v0000000002907f00_0 .net "in", 31 0, v0000000002906420_0;  alias, 1 drivers
v0000000002906060_0 .net "load", 0 0, v00000000029066a0_0;  alias, 1 drivers
v00000000029076e0_0 .var "result", 31 0;
E_000000000117e000 .event posedge, v00000000029066a0_0;
S_0000000001136df0 .scope module, "Program_Counter" "ProgramCounter" 3 80, 5 307 0, S_000000000129c8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Load"
v0000000002907a00_0 .net "Clk", 0 0, v000000000290e400_0;  alias, 1 drivers
v0000000002907b40_0 .net "Load", 0 0, v0000000002907aa0_0;  alias, 1 drivers
v0000000002907320_0 .net "PCNext", 31 0, v00000000029076e0_0;  alias, 1 drivers
v00000000029073c0_0 .var "PCResult", 31 0;
v0000000002907dc0_0 .net "Reset", 0 0, v000000000290dc80_0;  alias, 1 drivers
E_000000000117d900 .event posedge, v0000000002907aa0_0;
S_000000000112fa00 .scope module, "Register_File" "RegisterFile" 3 99, 8 1 0, S_000000000129c8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v00000000029061a0_0 .net "A_Address", 4 0, L_0000000002912530;  1 drivers
v0000000002907140_0 .var "A_Data", 31 0;
v0000000002906600_0 .net "B_Address", 4 0, L_00000000029123f0;  1 drivers
v0000000002906880_0 .var "B_Data", 31 0;
v0000000002906c40_0 .net "C_Address", 4 0, v0000000002907000_0;  alias, 1 drivers
v00000000029069c0_0 .net "C_Data", 31 0, v000000000290a700_0;  alias, 1 drivers
v0000000002907460_0 .net "Clk", 0 0, v000000000290e400_0;  alias, 1 drivers
v0000000002906a60 .array "Registers", 31 0, 31 0;
v0000000002907280_0 .net "Write", 0 0, v0000000002906380_0;  alias, 1 drivers
v0000000002906a60_0 .array/port v0000000002906a60, 0;
v0000000002906a60_1 .array/port v0000000002906a60, 1;
v0000000002906a60_2 .array/port v0000000002906a60, 2;
E_000000000117d680/0 .event edge, v00000000029061a0_0, v0000000002906a60_0, v0000000002906a60_1, v0000000002906a60_2;
v0000000002906a60_3 .array/port v0000000002906a60, 3;
v0000000002906a60_4 .array/port v0000000002906a60, 4;
v0000000002906a60_5 .array/port v0000000002906a60, 5;
v0000000002906a60_6 .array/port v0000000002906a60, 6;
E_000000000117d680/1 .event edge, v0000000002906a60_3, v0000000002906a60_4, v0000000002906a60_5, v0000000002906a60_6;
v0000000002906a60_7 .array/port v0000000002906a60, 7;
v0000000002906a60_8 .array/port v0000000002906a60, 8;
v0000000002906a60_9 .array/port v0000000002906a60, 9;
v0000000002906a60_10 .array/port v0000000002906a60, 10;
E_000000000117d680/2 .event edge, v0000000002906a60_7, v0000000002906a60_8, v0000000002906a60_9, v0000000002906a60_10;
v0000000002906a60_11 .array/port v0000000002906a60, 11;
v0000000002906a60_12 .array/port v0000000002906a60, 12;
v0000000002906a60_13 .array/port v0000000002906a60, 13;
v0000000002906a60_14 .array/port v0000000002906a60, 14;
E_000000000117d680/3 .event edge, v0000000002906a60_11, v0000000002906a60_12, v0000000002906a60_13, v0000000002906a60_14;
v0000000002906a60_15 .array/port v0000000002906a60, 15;
v0000000002906a60_16 .array/port v0000000002906a60, 16;
v0000000002906a60_17 .array/port v0000000002906a60, 17;
v0000000002906a60_18 .array/port v0000000002906a60, 18;
E_000000000117d680/4 .event edge, v0000000002906a60_15, v0000000002906a60_16, v0000000002906a60_17, v0000000002906a60_18;
v0000000002906a60_19 .array/port v0000000002906a60, 19;
v0000000002906a60_20 .array/port v0000000002906a60, 20;
v0000000002906a60_21 .array/port v0000000002906a60, 21;
v0000000002906a60_22 .array/port v0000000002906a60, 22;
E_000000000117d680/5 .event edge, v0000000002906a60_19, v0000000002906a60_20, v0000000002906a60_21, v0000000002906a60_22;
v0000000002906a60_23 .array/port v0000000002906a60, 23;
v0000000002906a60_24 .array/port v0000000002906a60, 24;
v0000000002906a60_25 .array/port v0000000002906a60, 25;
v0000000002906a60_26 .array/port v0000000002906a60, 26;
E_000000000117d680/6 .event edge, v0000000002906a60_23, v0000000002906a60_24, v0000000002906a60_25, v0000000002906a60_26;
v0000000002906a60_27 .array/port v0000000002906a60, 27;
v0000000002906a60_28 .array/port v0000000002906a60, 28;
v0000000002906a60_29 .array/port v0000000002906a60, 29;
v0000000002906a60_30 .array/port v0000000002906a60, 30;
E_000000000117d680/7 .event edge, v0000000002906a60_27, v0000000002906a60_28, v0000000002906a60_29, v0000000002906a60_30;
v0000000002906a60_31 .array/port v0000000002906a60, 31;
E_000000000117d680/8 .event edge, v0000000002906a60_31, v0000000002906600_0;
E_000000000117d680 .event/or E_000000000117d680/0, E_000000000117d680/1, E_000000000117d680/2, E_000000000117d680/3, E_000000000117d680/4, E_000000000117d680/5, E_000000000117d680/6, E_000000000117d680/7, E_000000000117d680/8;
S_0000000002908670 .scope module, "Register_Mux" "mux4" 3 90, 4 13 0, S_000000000129c8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v00000000029071e0_0 .net "one", 4 0, L_00000000029120d0;  1 drivers
v0000000002907000_0 .var "result", 4 0;
v000000000290aac0_0 .net "s", 0 0, v0000000002907960_0;  alias, 1 drivers
v000000000290a0c0_0 .net "zero", 4 0, L_0000000002912490;  1 drivers
E_000000000117e040 .event edge, v0000000002907960_0, v000000000290a0c0_0, v00000000029071e0_0;
S_0000000002908c70 .scope module, "addFour" "addplus4" 3 112, 6 3 0, S_000000000129c8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_00000000029140e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000290a980_0 .net/2u *"_s0", 31 0, L_00000000029140e0;  1 drivers
v000000000290aca0_0 .net "pc", 31 0, v00000000029073c0_0;  alias, 1 drivers
v0000000002909bc0_0 .net "result", 31 0, L_00000000029128f0;  alias, 1 drivers
L_00000000029128f0 .arith/sum 32, v00000000029073c0_0, L_00000000029140e0;
S_00000000029087f0 .scope module, "adder" "adder" 3 113, 6 8 0, S_000000000129c8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v000000000290a520_0 .net "entry0", 31 0, v000000000290ad40_0;  alias, 1 drivers
v0000000002909da0_0 .net "entry1", 31 0, L_00000000029128f0;  alias, 1 drivers
v0000000002909120_0 .var "result", 31 0;
E_000000000117d380 .event edge, v000000000290a520_0, v000000000118a8b0_0;
S_0000000002908970 .scope module, "alu" "ALU" 3 102, 9 1 0, S_000000000129c8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
v000000000290a340_0 .var "Result", 31 0;
v00000000029099e0_0 .net "a", 31 0, v00000000029096c0_0;  alias, 1 drivers
v000000000290a2a0_0 .net "b", 31 0, v000000000118b490_0;  alias, 1 drivers
v000000000290a160_0 .var "carryFlag", 0 0;
v0000000002909260_0 .var/i "counter", 31 0;
v000000000290a200_0 .var "negativeFlag", 0 0;
v000000000290ab60_0 .net "operation", 5 0, v0000000002909800_0;  alias, 1 drivers
v000000000290a3e0_0 .var "overFlowFlag", 0 0;
v0000000002909580_0 .var "tempVar", 31 0;
v000000000290a5c0_0 .var/i "var", 31 0;
v000000000290a480_0 .var "zeroFlag", 0 0;
E_000000000117d080 .event edge, v000000000290ab60_0, v000000000118b490_0, v00000000029099e0_0;
S_0000000002908af0 .scope module, "funcMux" "mux6" 3 89, 4 23 0, S_000000000129c8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 6 "zero"
    .port_info 3 /INPUT 6 "one"
v0000000002909620_0 .net "one", 5 0, v000000000118b7b0_0;  alias, 1 drivers
v0000000002909800_0 .var "result", 5 0;
v000000000290a660_0 .net "s", 0 0, v0000000001189a50_0;  alias, 1 drivers
v000000000290ae80_0 .net "zero", 5 0, L_0000000002913610;  1 drivers
E_000000000117d880 .event edge, v0000000001189a50_0, v000000000290ae80_0, v000000000118b7b0_0;
S_0000000002908df0 .scope module, "mdrMux" "mux32" 3 93, 4 33 0, S_000000000129c8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002909940_0 .net "one", 31 0, v000000000290a340_0;  alias, 1 drivers
v000000000290a700_0 .var "result", 31 0;
v000000000290ac00_0 .net "s", 0 0, o00000000028b20c8;  alias, 0 drivers
v000000000290af20_0 .net "zero", 31 0, v0000000002907d20_0;  alias, 1 drivers
E_000000000117d600 .event edge, v000000000290ac00_0, v0000000002906740_0, v0000000002906d80_0;
S_0000000002908070 .scope module, "pcMux" "mux32" 3 88, 4 33 0, S_000000000129c8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002909ee0_0 .net "one", 31 0, v00000000029073c0_0;  alias, 1 drivers
v00000000029096c0_0 .var "result", 31 0;
v00000000029098a0_0 .net "s", 0 0, v0000000002907780_0;  alias, 1 drivers
v000000000290a8e0_0 .net "zero", 31 0, v0000000002907140_0;  alias, 1 drivers
E_000000000117d180 .event edge, v0000000002907780_0, v0000000002907140_0, v00000000029073c0_0;
S_00000000029081f0 .scope module, "shftJump" "shftLeft28" 3 110, 6 20 0, S_000000000129c8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v0000000002909300_0 .net "in", 25 0, L_0000000002913c50;  1 drivers
v000000000290aa20_0 .var "result", 27 0;
E_000000000117d3c0 .event edge, v0000000002909300_0;
S_0000000002908370 .scope module, "shftLeft" "shftLeft" 3 111, 6 42 0, S_000000000129c8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v00000000029093a0_0 .net "in", 31 0, v000000000290a840_0;  alias, 1 drivers
v000000000290ad40_0 .var "result", 31 0;
E_000000000117d440 .event edge, v000000000118b350_0;
S_00000000029084f0 .scope module, "signExt" "signExtender" 3 109, 6 27 0, S_000000000129c8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v000000000290a7a0_0 .net "ins", 15 0, L_00000000029125d0;  1 drivers
v000000000290a840_0 .var "result", 31 0;
v0000000002909440_0 .var "tempOnes", 15 0;
v00000000029091c0_0 .var "tempZero", 15 0;
v000000000290ade0_0 .net "unSign", 0 0, o00000000028b2428;  alias, 0 drivers
E_000000000117d4c0 .event edge, v000000000290a7a0_0;
S_000000000290b090 .scope module, "simpleAND" "AND" 3 114, 6 14 0, S_000000000129c8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v0000000002909a80_0 .net "Z_flag", 0 0, v000000000290a480_0;  alias, 1 drivers
v00000000029094e0_0 .net "branch", 0 0, v0000000001189ff0_0;  alias, 1 drivers
v0000000002909080_0 .var "result", 0 0;
E_000000000117d6c0 .event edge, v000000000290a480_0, v0000000001189ff0_0;
S_00000000011167b0 .scope module, "instructMemTest1" "instructMemTest1" 7 47;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
o00000000028b2668 .functor BUFZ 1, C4<z>; HiZ drive
v000000000290ddc0_0 .net "Enable", 0 0, o00000000028b2668;  0 drivers
v000000000290de60_0 .net "Instruction", 31 0, L_0000000002913750;  1 drivers
v000000000290e180 .array "Mem", 511 0, 7 0;
o00000000028b26c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000000000290e220_0 .net "PC", 31 0, o00000000028b26c8;  0 drivers
v000000000290e720_0 .net *"_s0", 7 0, L_0000000002912670;  1 drivers
v000000000290eae0_0 .net *"_s10", 32 0, L_0000000002913570;  1 drivers
v000000000290d0a0_0 .net *"_s12", 7 0, L_0000000002912170;  1 drivers
v000000000290d1e0_0 .net *"_s14", 32 0, L_0000000002912fd0;  1 drivers
L_00000000029141b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000290f830_0 .net *"_s17", 0 0, L_00000000029141b8;  1 drivers
L_0000000002914200 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000000000290f0b0_0 .net/2u *"_s18", 32 0, L_0000000002914200;  1 drivers
v000000000290ff10_0 .net *"_s2", 7 0, L_0000000002913250;  1 drivers
v0000000002910c30_0 .net *"_s20", 32 0, L_00000000029136b0;  1 drivers
v00000000029105f0_0 .net *"_s22", 7 0, L_0000000002913930;  1 drivers
v000000000290f970_0 .net *"_s24", 32 0, L_0000000002912990;  1 drivers
L_0000000002914248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000290fbf0_0 .net *"_s27", 0 0, L_0000000002914248;  1 drivers
L_0000000002914290 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000000000290fdd0_0 .net/2u *"_s28", 32 0, L_0000000002914290;  1 drivers
v0000000002910910_0 .net *"_s30", 32 0, L_0000000002913b10;  1 drivers
v0000000002910b90_0 .net *"_s4", 32 0, L_0000000002913390;  1 drivers
L_0000000002914128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002910410_0 .net *"_s7", 0 0, L_0000000002914128;  1 drivers
L_0000000002914170 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002910cd0_0 .net/2u *"_s8", 32 0, L_0000000002914170;  1 drivers
L_0000000002912670 .array/port v000000000290e180, o00000000028b26c8;
L_0000000002913250 .array/port v000000000290e180, L_0000000002913570;
L_0000000002913390 .concat [ 32 1 0 0], o00000000028b26c8, L_0000000002914128;
L_0000000002913570 .arith/sum 33, L_0000000002913390, L_0000000002914170;
L_0000000002912170 .array/port v000000000290e180, L_00000000029136b0;
L_0000000002912fd0 .concat [ 32 1 0 0], o00000000028b26c8, L_00000000029141b8;
L_00000000029136b0 .arith/sum 33, L_0000000002912fd0, L_0000000002914200;
L_0000000002913930 .array/port v000000000290e180, L_0000000002913b10;
L_0000000002912990 .concat [ 32 1 0 0], o00000000028b26c8, L_0000000002914248;
L_0000000002913b10 .arith/sum 33, L_0000000002912990, L_0000000002914290;
L_0000000002913750 .concat [ 8 8 8 8], L_0000000002913930, L_0000000002912170, L_0000000002913250, L_0000000002912670;
S_0000000001116930 .scope module, "instructMemTest2" "instructMemTest2" 7 57;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
o00000000028b2a88 .functor BUFZ 1, C4<z>; HiZ drive
v000000000290f510_0 .net "Enable", 0 0, o00000000028b2a88;  0 drivers
v0000000002910870_0 .net "Instruction", 31 0, L_0000000002912c10;  1 drivers
v00000000029100f0 .array "Mem", 511 0, 7 0;
o00000000028b2ae8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000000000290f650_0 .net "PC", 31 0, o00000000028b2ae8;  0 drivers
v0000000002910d70_0 .net *"_s0", 7 0, L_0000000002913cf0;  1 drivers
v00000000029109b0_0 .net *"_s10", 32 0, L_00000000029137f0;  1 drivers
v000000000290fa10_0 .net *"_s12", 7 0, L_0000000002912710;  1 drivers
v0000000002910690_0 .net *"_s14", 32 0, L_0000000002912ad0;  1 drivers
L_0000000002914368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000290fab0_0 .net *"_s17", 0 0, L_0000000002914368;  1 drivers
L_00000000029143b0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000000000290f330_0 .net/2u *"_s18", 32 0, L_00000000029143b0;  1 drivers
v0000000002910190_0 .net *"_s2", 7 0, L_0000000002912a30;  1 drivers
v000000000290f5b0_0 .net *"_s20", 32 0, L_0000000002912e90;  1 drivers
v000000000290f290_0 .net *"_s22", 7 0, L_0000000002912d50;  1 drivers
v00000000029104b0_0 .net *"_s24", 32 0, L_0000000002912b70;  1 drivers
L_00000000029143f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002910e10_0 .net *"_s27", 0 0, L_00000000029143f8;  1 drivers
L_0000000002914440 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000002910730_0 .net/2u *"_s28", 32 0, L_0000000002914440;  1 drivers
v000000000290fb50_0 .net *"_s30", 32 0, L_0000000002913430;  1 drivers
v000000000290fc90_0 .net *"_s4", 32 0, L_0000000002913d90;  1 drivers
L_00000000029142d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000290fe70_0 .net *"_s7", 0 0, L_00000000029142d8;  1 drivers
L_0000000002914320 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002910a50_0 .net/2u *"_s8", 32 0, L_0000000002914320;  1 drivers
L_0000000002913cf0 .array/port v00000000029100f0, o00000000028b2ae8;
L_0000000002912a30 .array/port v00000000029100f0, L_00000000029137f0;
L_0000000002913d90 .concat [ 32 1 0 0], o00000000028b2ae8, L_00000000029142d8;
L_00000000029137f0 .arith/sum 33, L_0000000002913d90, L_0000000002914320;
L_0000000002912710 .array/port v00000000029100f0, L_0000000002912e90;
L_0000000002912ad0 .concat [ 32 1 0 0], o00000000028b2ae8, L_0000000002914368;
L_0000000002912e90 .arith/sum 33, L_0000000002912ad0, L_00000000029143b0;
L_0000000002912d50 .array/port v00000000029100f0, L_0000000002913430;
L_0000000002912b70 .concat [ 32 1 0 0], o00000000028b2ae8, L_00000000029143f8;
L_0000000002913430 .arith/sum 33, L_0000000002912b70, L_0000000002914440;
L_0000000002912c10 .concat [ 8 8 8 8], L_0000000002912d50, L_0000000002912710, L_0000000002912a30, L_0000000002913cf0;
S_000000000111cc00 .scope module, "instructMemTest3" "instructMemTest3" 7 67;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
o00000000028b2ea8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000290f1f0_0 .net "Enable", 0 0, o00000000028b2ea8;  0 drivers
v0000000002910af0_0 .net "Instruction", 31 0, L_000000000296d640;  1 drivers
v000000000290f6f0 .array "Mem", 511 0, 7 0;
o00000000028b2f08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002910230_0 .net "PC", 31 0, o00000000028b2f08;  0 drivers
v0000000002910eb0_0 .net *"_s0", 7 0, L_0000000002913890;  1 drivers
v000000000290f790_0 .net *"_s10", 32 0, L_0000000002912df0;  1 drivers
v0000000002910050_0 .net *"_s12", 7 0, L_00000000029134d0;  1 drivers
v000000000290f8d0_0 .net *"_s14", 32 0, L_0000000002912f30;  1 drivers
L_0000000002914518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000290fd30_0 .net *"_s17", 0 0, L_0000000002914518;  1 drivers
L_0000000002914560 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000002910f50_0 .net/2u *"_s18", 32 0, L_0000000002914560;  1 drivers
v0000000002910550_0 .net *"_s2", 7 0, L_0000000002912cb0;  1 drivers
v000000000290f150_0 .net *"_s20", 32 0, L_0000000002913070;  1 drivers
v000000000290f3d0_0 .net *"_s22", 7 0, L_0000000002913e30;  1 drivers
v000000000290f470_0 .net *"_s24", 32 0, L_0000000002913ed0;  1 drivers
L_00000000029145a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029102d0_0 .net *"_s27", 0 0, L_00000000029145a8;  1 drivers
L_00000000029145f0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000000000290ffb0_0 .net/2u *"_s28", 32 0, L_00000000029145f0;  1 drivers
v0000000002910370_0 .net *"_s30", 32 0, L_0000000002913f70;  1 drivers
v00000000029107d0_0 .net *"_s4", 32 0, L_00000000029132f0;  1 drivers
L_0000000002914488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029122b0_0 .net *"_s7", 0 0, L_0000000002914488;  1 drivers
L_00000000029144d0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000029127b0_0 .net/2u *"_s8", 32 0, L_00000000029144d0;  1 drivers
L_0000000002913890 .array/port v000000000290f6f0, o00000000028b2f08;
L_0000000002912cb0 .array/port v000000000290f6f0, L_0000000002912df0;
L_00000000029132f0 .concat [ 32 1 0 0], o00000000028b2f08, L_0000000002914488;
L_0000000002912df0 .arith/sum 33, L_00000000029132f0, L_00000000029144d0;
L_00000000029134d0 .array/port v000000000290f6f0, L_0000000002913070;
L_0000000002912f30 .concat [ 32 1 0 0], o00000000028b2f08, L_0000000002914518;
L_0000000002913070 .arith/sum 33, L_0000000002912f30, L_0000000002914560;
L_0000000002913e30 .array/port v000000000290f6f0, L_0000000002913f70;
L_0000000002913ed0 .concat [ 32 1 0 0], o00000000028b2f08, L_00000000029145a8;
L_0000000002913f70 .arith/sum 33, L_0000000002913ed0, L_00000000029145f0;
L_000000000296d640 .concat [ 8 8 8 8], L_0000000002913e30, L_00000000029134d0, L_0000000002912cb0, L_0000000002913890;
S_000000000111cd80 .scope module, "muxA" "muxA" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
    .port_info 4 /INPUT 5 "two"
o00000000028b32c8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002913110_0 .net "one", 4 0, o00000000028b32c8;  0 drivers
v0000000002912850_0 .var "result", 4 0;
o00000000028b3328 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000002913bb0_0 .net "s", 1 0, o00000000028b3328;  0 drivers
o00000000028b3358 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000029139d0_0 .net "two", 4 0, o00000000028b3358;  0 drivers
o00000000028b3388 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002913a70_0 .net "zero", 4 0, o00000000028b3388;  0 drivers
E_000000000117d700 .event edge, v0000000002913bb0_0, v0000000002913a70_0, v0000000002913110_0, v00000000029139d0_0;
    .scope S_0000000001105d00;
T_0 ;
    %wait E_000000000117df80;
    %load/vec4 v0000000002906d80_0;
    %assign/vec4 v0000000002907be0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001136060;
T_1 ;
    %wait E_000000000117d100;
    %load/vec4 v0000000002907820_0;
    %assign/vec4 v00000000029067e0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000001136c70;
T_2 ;
    %wait E_000000000117e000;
    %load/vec4 v0000000002907f00_0;
    %assign/vec4 v00000000029076e0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000011272e0;
T_3 ;
    %wait E_000000000117dd00;
    %load/vec4 v0000000002906740_0;
    %assign/vec4 v0000000002906ce0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000001136df0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000029073c0_0, 0;
    %end;
    .thread T_4;
    .scope S_0000000001136df0;
T_5 ;
    %wait E_000000000117d900;
    %load/vec4 v0000000002907dc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029073c0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000000002907320_0;
    %cassign/vec4 v00000000029073c0_0;
    %cassign/link v00000000029073c0_0, v0000000002907320_0;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000112a6c0;
T_6 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002907500_0, 0;
    %end;
    .thread T_6;
    .scope S_000000000112a6c0;
T_7 ;
    %wait E_000000000117d1c0;
    %load/vec4 v0000000002907500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029066a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907780_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002907500_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000001189af0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000000000118b7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029066a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029078c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000118a090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000118a950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001170fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906380_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002907500_0, 0;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002907780_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000000001189af0_0, 0;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v000000000118b7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001189a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001170fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029066a0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0000000002907500_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001170fe0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000000000118b7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002906ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000118a950_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0000000002907500_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0000000001189eb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000000002907500_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001189b90_0, 0, 1;
T_7.6 ;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001170fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000118a950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001189af0_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000000000118b7b0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0000000002907500_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029066a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002907aa0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002907500_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000002908070;
T_8 ;
    %wait E_000000000117d180;
    %load/vec4 v00000000029098a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v000000000290a8e0_0;
    %store/vec4 v00000000029096c0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000002909ee0_0;
    %store/vec4 v00000000029096c0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000002908af0;
T_9 ;
    %wait E_000000000117d880;
    %load/vec4 v000000000290a660_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v000000000290ae80_0;
    %store/vec4 v0000000002909800_0, 0, 6;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000002909620_0;
    %store/vec4 v0000000002909800_0, 0, 6;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000002908670;
T_10 ;
    %wait E_000000000117e040;
    %load/vec4 v000000000290aac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v000000000290a0c0_0;
    %store/vec4 v0000000002907000_0, 0, 5;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000000029071e0_0;
    %store/vec4 v0000000002907000_0, 0, 5;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000000000129ca20;
T_11 ;
    %wait E_000000000117dd40;
    %load/vec4 v000000000118abd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %load/vec4 v000000000118b5d0_0;
    %store/vec4 v000000000118b490_0, 0, 32;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v000000000118b5d0_0;
    %store/vec4 v000000000118b490_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v000000000118b350_0;
    %store/vec4 v000000000118b490_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v000000000118b530_0;
    %store/vec4 v000000000118b490_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v000000000118a310_0;
    %store/vec4 v000000000118b490_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000002908df0;
T_12 ;
    %wait E_000000000117d600;
    %load/vec4 v000000000290ac00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v000000000290af20_0;
    %store/vec4 v000000000290a700_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000000002909940_0;
    %store/vec4 v000000000290a700_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000000000112a540;
T_13 ;
    %wait E_000000000117d800;
    %load/vec4 v000000000118b710_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v000000000118a8b0_0;
    %store/vec4 v000000000118a270_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000000000118ad10_0;
    %store/vec4 v000000000118a270_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000001105b80;
T_14 ;
    %wait E_000000000117dec0;
    %load/vec4 v00000000029062e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0000000002906240_0;
    %store/vec4 v0000000002906420_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000000029075a0_0;
    %store/vec4 v0000000002906420_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000000000112fa00;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
    %end;
    .thread T_15;
    .scope S_000000000112fa00;
T_16 ;
    %wait E_000000000117d1c0;
    %load/vec4 v0000000002907280_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002906c40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v00000000029069c0_0;
    %load/vec4 v0000000002906c40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002906a60, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000000000112fa00;
T_17 ;
    %wait E_000000000117d680;
    %load/vec4 v00000000029061a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002906a60, 4;
    %assign/vec4 v0000000002907140_0, 0;
    %load/vec4 v0000000002906600_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002906a60, 4;
    %assign/vec4 v0000000002906880_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000002908970;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002909260_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0000000002908970;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000290a5c0_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0000000002908970;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000290a480_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0000000002908970;
T_21 ;
    %wait E_000000000117d080;
    %load/vec4 v000000000290ab60_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %jmp T_21.18;
T_21.0 ;
    %load/vec4 v000000000290a2a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_21.19, 4;
    %load/vec4 v00000000029099e0_0;
    %store/vec4 v000000000290a340_0, 0, 32;
T_21.19 ;
    %jmp T_21.18;
T_21.1 ;
    %load/vec4 v000000000290a2a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.21, 4;
    %load/vec4 v00000000029099e0_0;
    %store/vec4 v000000000290a340_0, 0, 32;
T_21.21 ;
    %jmp T_21.18;
T_21.2 ;
    %load/vec4 v00000000029099e0_0;
    %load/vec4 v000000000290a2a0_0;
    %and;
    %store/vec4 v000000000290a340_0, 0, 32;
    %jmp T_21.18;
T_21.3 ;
    %load/vec4 v00000000029099e0_0;
    %load/vec4 v000000000290a2a0_0;
    %or;
    %store/vec4 v000000000290a340_0, 0, 32;
    %jmp T_21.18;
T_21.4 ;
    %load/vec4 v00000000029099e0_0;
    %load/vec4 v000000000290a2a0_0;
    %xor;
    %store/vec4 v000000000290a340_0, 0, 32;
    %jmp T_21.18;
T_21.5 ;
    %load/vec4 v00000000029099e0_0;
    %load/vec4 v000000000290a2a0_0;
    %or;
    %inv;
    %store/vec4 v000000000290a340_0, 0, 32;
    %jmp T_21.18;
T_21.6 ;
    %load/vec4 v00000000029099e0_0;
    %pad/u 33;
    %load/vec4 v000000000290a2a0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v000000000290a340_0, 0, 32;
    %store/vec4 v000000000290a160_0, 0, 1;
    %load/vec4 v00000000029099e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000290a2a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.23, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.24, 8;
T_21.23 ; End of true expr.
    %load/vec4 v000000000290a2a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000290a340_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.25, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.26, 9;
T_21.25 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.26, 9;
 ; End of false expr.
    %blend;
T_21.26;
    %jmp/0 T_21.24, 8;
 ; End of false expr.
    %blend;
T_21.24;
    %pad/s 1;
    %store/vec4 v000000000290a3e0_0, 0, 1;
    %jmp T_21.18;
T_21.7 ;
    %load/vec4 v00000000029099e0_0;
    %pad/u 33;
    %load/vec4 v000000000290a2a0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v000000000290a340_0, 0, 32;
    %store/vec4 v000000000290a160_0, 0, 1;
    %load/vec4 v00000000029099e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000290a2a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.27, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.28, 8;
T_21.27 ; End of true expr.
    %load/vec4 v000000000290a2a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000290a340_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.29, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.30, 9;
T_21.29 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.30, 9;
 ; End of false expr.
    %blend;
T_21.30;
    %jmp/0 T_21.28, 8;
 ; End of false expr.
    %blend;
T_21.28;
    %pad/s 1;
    %store/vec4 v000000000290a3e0_0, 0, 1;
    %jmp T_21.18;
T_21.8 ;
    %load/vec4 v00000000029099e0_0;
    %load/vec4 v000000000290a2a0_0;
    %add;
    %store/vec4 v000000000290a340_0, 0, 32;
    %load/vec4 v00000000029099e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000290a2a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.31, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.32, 8;
T_21.31 ; End of true expr.
    %load/vec4 v000000000290a2a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000290a340_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.33, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.34, 9;
T_21.33 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.34, 9;
 ; End of false expr.
    %blend;
T_21.34;
    %jmp/0 T_21.32, 8;
 ; End of false expr.
    %blend;
T_21.32;
    %pad/s 1;
    %store/vec4 v000000000290a3e0_0, 0, 1;
    %load/vec4 v000000000290a340_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.35, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.36, 8;
T_21.35 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.36, 8;
 ; End of false expr.
    %blend;
T_21.36;
    %pad/s 1;
    %store/vec4 v000000000290a200_0, 0, 1;
    %load/vec4 v000000000290a340_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.37, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.38, 8;
T_21.37 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.38, 8;
 ; End of false expr.
    %blend;
T_21.38;
    %store/vec4 v000000000290a480_0, 0, 1;
    %jmp T_21.18;
T_21.9 ;
    %load/vec4 v000000000290a2a0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000002909580_0, 0, 32;
    %load/vec4 v00000000029099e0_0;
    %load/vec4 v0000000002909580_0;
    %add;
    %store/vec4 v000000000290a340_0, 0, 32;
    %load/vec4 v00000000029099e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002909580_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.39, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.40, 8;
T_21.39 ; End of true expr.
    %load/vec4 v0000000002909580_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000290a340_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.41, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.42, 9;
T_21.41 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.42, 9;
 ; End of false expr.
    %blend;
T_21.42;
    %jmp/0 T_21.40, 8;
 ; End of false expr.
    %blend;
T_21.40;
    %pad/s 1;
    %store/vec4 v000000000290a3e0_0, 0, 1;
    %load/vec4 v000000000290a340_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.43, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.44, 8;
T_21.43 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.44, 8;
 ; End of false expr.
    %blend;
T_21.44;
    %pad/s 1;
    %store/vec4 v000000000290a200_0, 0, 1;
    %load/vec4 v000000000290a340_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.45, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.46, 8;
T_21.45 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.46, 8;
 ; End of false expr.
    %blend;
T_21.46;
    %store/vec4 v000000000290a480_0, 0, 1;
    %jmp T_21.18;
T_21.10 ;
    %load/vec4 v000000000290a2a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000290a340_0, 0, 32;
    %jmp T_21.18;
T_21.11 ;
    %load/vec4 v000000000290a2a0_0;
    %ix/getv 4, v00000000029099e0_0;
    %shiftl 4;
    %store/vec4 v000000000290a340_0, 0, 32;
    %jmp T_21.18;
T_21.12 ;
    %load/vec4 v000000000290a2a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000290a340_0, 0, 32;
    %jmp T_21.18;
T_21.13 ;
    %load/vec4 v000000000290a2a0_0;
    %ix/getv 4, v00000000029099e0_0;
    %shiftr 4;
    %store/vec4 v000000000290a340_0, 0, 32;
    %jmp T_21.18;
T_21.14 ;
    %load/vec4 v00000000029099e0_0;
    %load/vec4 v000000000290a2a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.47, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000290a340_0, 0, 32;
    %jmp T_21.48;
T_21.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000290a340_0, 0, 32;
T_21.48 ;
    %jmp T_21.18;
T_21.15 ;
    %load/vec4 v00000000029099e0_0;
    %load/vec4 v000000000290a2a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.49, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000290a340_0, 0, 32;
    %jmp T_21.50;
T_21.49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000290a340_0, 0, 32;
T_21.50 ;
    %jmp T_21.18;
T_21.16 ;
    %load/vec4 v00000000029099e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000290a340_0, 0, 32;
    %jmp T_21.18;
T_21.17 ;
    %load/vec4 v00000000029099e0_0;
    %ix/getv 4, v000000000290a2a0_0;
    %shiftr 4;
    %store/vec4 v000000000290a340_0, 0, 32;
    %jmp T_21.18;
T_21.18 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000000011361e0;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029070a0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000000011361e0;
T_23 ;
    %vpi_call 7 15 "$readmemb", "Input/testcode_mips1.txt", v0000000002906ba0 {0 0 0};
    %vpi_call 7 16 "$display", "verify memory at 2: %b%b%b%b", &A<v0000000002906ba0, 0>, &A<v0000000002906ba0, 1>, &A<v0000000002906ba0, 2>, &A<v0000000002906ba0, 3> {0 0 0};
    %end;
    .thread T_23;
    .scope S_00000000011361e0;
T_24 ;
    %wait E_000000000117dfc0;
    %vpi_call 7 23 "$display", "We got In guys.... rw: %d", v0000000002906920_0 {0 0 0};
    %load/vec4 v0000000002906920_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029070a0_0;
    %load/vec4 v0000000002907640_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002906ba0, 4;
    %load/vec4 v0000000002907640_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002906ba0, 4;
    %load/vec4 v0000000002907640_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002906ba0, 4;
    %vpi_call 7 26 "$display", "verify memory : %b%b%b%b", &A<v0000000002906ba0, v0000000002907640_0 >, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {3 0 0};
    %load/vec4 v0000000002907640_0;
    %pad/u 33;
    %addi 5, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002906ba0, 4;
    %load/vec4 v0000000002907640_0;
    %pad/u 33;
    %addi 6, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002906ba0, 4;
    %load/vec4 v0000000002907640_0;
    %pad/u 33;
    %addi 7, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002906ba0, 4;
    %load/vec4 v0000000002907640_0;
    %pad/u 33;
    %addi 8, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002906ba0, 4;
    %vpi_call 7 27 "$display", "verify next memory : %b%b%b%b", S<3,vec4,u8>, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {4 0 0};
    %ix/getv 4, v0000000002907640_0;
    %load/vec4a v0000000002906ba0, 4;
    %load/vec4 v0000000002907640_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002906ba0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002907640_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002906ba0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002907640_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002906ba0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002907d20_0, 0, 32;
    %vpi_call 7 30 "$display", "Output: %b", v0000000002907d20_0 {0 0 0};
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029070a0_0;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029070a0_0;
    %load/vec4 v0000000002907e60_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002907640_0;
    %store/vec4a v0000000002906ba0, 4, 0;
    %load/vec4 v0000000002907e60_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002907640_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002906ba0, 4, 0;
    %load/vec4 v0000000002907e60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002907640_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002906ba0, 4, 0;
    %load/vec4 v0000000002907e60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002907640_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002906ba0, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029070a0_0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_00000000029084f0;
T_25 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000002909440_0, 0, 16;
    %end;
    .thread T_25;
    .scope S_00000000029084f0;
T_26 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000029091c0_0, 0, 16;
    %end;
    .thread T_26;
    .scope S_00000000029084f0;
T_27 ;
    %wait E_000000000117d4c0;
    %load/vec4 v000000000290a7a0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000000000290ade0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v00000000029091c0_0;
    %load/vec4 v000000000290a7a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000290a840_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000002909440_0;
    %load/vec4 v000000000290a7a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000290a840_0, 0, 32;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_00000000029081f0;
T_28 ;
    %wait E_000000000117d3c0;
    %load/vec4 v0000000002909300_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000290aa20_0, 0, 28;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000000002908370;
T_29 ;
    %wait E_000000000117d440;
    %load/vec4 v00000000029093a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000290ad40_0, 0, 32;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_00000000029087f0;
T_30 ;
    %wait E_000000000117d380;
    %load/vec4 v000000000290a520_0;
    %load/vec4 v0000000002909da0_0;
    %add;
    %store/vec4 v0000000002909120_0, 0, 32;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000000000290b090;
T_31 ;
    %wait E_000000000117d6c0;
    %load/vec4 v00000000029094e0_0;
    %load/vec4 v0000000002909a80_0;
    %and;
    %store/vec4 v0000000002909080_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_00000000011871f0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000290dc80_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_00000000011871f0;
T_33 ;
    %vpi_call 2 16 "$dumpfile", "results/CPUFileTest1.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, v000000000290e400_0, v000000000290dc80_0, S_0000000001136df0, S_00000000011361e0, S_000000000112a6c0, S_0000000002908970, S_000000000112fa00, S_0000000002908c70, S_00000000029087f0, S_00000000029084f0, S_00000000029081f0, S_0000000002908370, S_000000000290b090, S_0000000001105d00, S_0000000001136060, S_0000000001136c70, S_00000000011272e0, S_0000000002908af0, S_0000000002908070, S_0000000001105b80, S_000000000129ca20, S_0000000002908670, S_0000000002908df0, S_000000000112a540 {0 0 0};
    %vpi_func 2 60 "$fopen" 32, "output/output1.txt", "w" {0 0 0};
    %store/vec4 v000000000290e7c0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000290d460_0, 0, 32;
T_33.0 ;
    %load/vec4 v000000000290d460_0;
    %cmpi/s 130, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.1, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000290e400_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000290e400_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v000000000290d460_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000290d460_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %vpi_call 2 81 "$fclose", v000000000290e7c0_0 {0 0 0};
    %end;
    .thread T_33;
    .scope S_00000000011167b0;
T_34 ;
    %vpi_call 7 52 "$readmemb", "Input/testcode_mips1.txt", v000000000290e180 {0 0 0};
    %end;
    .thread T_34;
    .scope S_0000000001116930;
T_35 ;
    %vpi_call 7 62 "$readmemb", "Input/testcode_mips2.txt", v00000000029100f0 {0 0 0};
    %end;
    .thread T_35;
    .scope S_000000000111cc00;
T_36 ;
    %vpi_call 7 72 "$readmemb", "Input/testcode_mips3.txt", v000000000290f6f0 {0 0 0};
    %end;
    .thread T_36;
    .scope S_000000000111cd80;
T_37 ;
    %wait E_000000000117d700;
    %load/vec4 v0000000002913bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %load/vec4 v0000000002913a70_0;
    %store/vec4 v0000000002912850_0, 0, 5;
    %jmp T_37.4;
T_37.0 ;
    %load/vec4 v0000000002913a70_0;
    %store/vec4 v0000000002912850_0, 0, 5;
    %jmp T_37.4;
T_37.1 ;
    %load/vec4 v0000000002913110_0;
    %store/vec4 v0000000002912850_0, 0, 5;
    %jmp T_37.4;
T_37.2 ;
    %load/vec4 v00000000029139d0_0;
    %store/vec4 v0000000002912850_0, 0, 5;
    %jmp T_37.4;
T_37.4 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testers/CPUTest1.v";
    "CPU.v";
    "MuxModules.v";
    "ControlModules.v";
    "UtilModules.v";
    "RamModules.v";
    "RegisterFile.v";
    "ALUModule.v";
