#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x61242d43c6c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x61242d4444d0 .scope module, "tb_alu" "tb_alu" 3 10;
 .timescale 0 0;
v0x61242d46cc10_0 .var "a", 31 0;
v0x61242d46ccf0_0 .var "alu_control", 3 0;
v0x61242d46cd90_0 .var "b", 31 0;
v0x61242d46ce90_0 .var/2s "failed", 31 0;
v0x61242d46cf30_0 .var/2s "passed", 31 0;
v0x61242d46d060_0 .net "result", 31 0, v0x61242d46c250_0;  1 drivers
v0x61242d46d120_0 .var/2s "total", 31 0;
v0x61242d46d1e0_0 .net "zero", 0 0, L_0x61242d47d320;  1 drivers
S_0x61242d444660 .scope module, "dut" "alu" 3 24, 4 12 0, S_0x61242d4444d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x7b224d298018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61242d46bed0_0 .net/2u *"_ivl_0", 31 0, L_0x7b224d298018;  1 drivers
v0x61242d46bfd0_0 .net "a", 31 0, v0x61242d46cc10_0;  1 drivers
v0x61242d46c0b0_0 .net "alu_control", 3 0, v0x61242d46ccf0_0;  1 drivers
v0x61242d46c170_0 .net "b", 31 0, v0x61242d46cd90_0;  1 drivers
v0x61242d46c250_0 .var "result", 31 0;
v0x61242d46c380_0 .net "zero", 0 0, L_0x61242d47d320;  alias, 1 drivers
E_0x61242d407d60 .event anyedge, v0x61242d46bfd0_0, v0x61242d46c170_0, v0x61242d46c0b0_0;
L_0x61242d47d320 .cmp/eq 32, v0x61242d46c250_0, L_0x7b224d298018;
S_0x61242d407490 .scope begin, "$unm_blk_1" "$unm_blk_1" 4 19, 4 19 0, S_0x61242d444660;
 .timescale 0 0;
v0x61242d407670_0 .var/s "s_a", 0 0;
v0x61242d46be10_0 .var/s "s_b", 0 0;
S_0x61242d46c4e0 .scope task, "run_test" "run_test" 3 33, 3 33 0, S_0x61242d4444d0;
 .timescale 0 0;
v0x61242d46c6e0_0 .var "ain", 31 0;
v0x61242d46c7c0_0 .var "bin", 31 0;
v0x61242d46c8a0_0 .var "ctrl", 3 0;
v0x61242d46c960_0 .var/str "desc";
v0x61242d46ca20_0 .var "exp_result", 31 0;
v0x61242d46cb50_0 .var/2u "exp_zero", 0 0;
TD_tb_alu.run_test ;
    %load/vec4 v0x61242d46c6e0_0;
    %store/vec4 v0x61242d46cc10_0, 0, 32;
    %load/vec4 v0x61242d46c7c0_0;
    %store/vec4 v0x61242d46cd90_0, 0, 32;
    %load/vec4 v0x61242d46c8a0_0;
    %store/vec4 v0x61242d46ccf0_0, 0, 4;
    %delay 1, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x61242d46d120_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x61242d46d120_0, 0, 32;
    %load/vec4 v0x61242d46d060_0;
    %load/vec4 v0x61242d46ca20_0;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/0 T_0.2, 6;
    %load/vec4 v0x61242d46d1e0_0;
    %load/vec4 v0x61242d46cb50_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x61242d46cf30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x61242d46cf30_0, 0, 32;
    %vpi_call/w 3 49 "$display", "[PASS] %-30s | result = %h, zero = %b", v0x61242d46c960_0, v0x61242d46d060_0, v0x61242d46d1e0_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x61242d46ce90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x61242d46ce90_0, 0, 32;
    %vpi_call/w 3 52 "$display", "[FAIL] %-30s | result = %h (exp %h), zero = %b (exp %b)", v0x61242d46c960_0, v0x61242d46d060_0, v0x61242d46ca20_0, v0x61242d46d1e0_0, v0x61242d46cb50_0 {0 0 0};
T_0.1 ;
    %end;
    .scope S_0x61242d444660;
T_1 ;
Ewait_0 .event/or E_0x61242d407d60, E_0x0;
    %wait Ewait_0;
    %fork t_1, S_0x61242d407490;
    %jmp t_0;
    .scope S_0x61242d407490;
t_1 ;
    %load/vec4 v0x61242d46bfd0_0;
    %pad/u 1;
    %store/vec4 v0x61242d407670_0, 0, 1;
    %load/vec4 v0x61242d46c170_0;
    %pad/u 1;
    %store/vec4 v0x61242d46be10_0, 0, 1;
    %load/vec4 v0x61242d46c0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61242d46c250_0, 0, 32;
    %jmp T_1.11;
T_1.0 ;
    %load/vec4 v0x61242d46bfd0_0;
    %load/vec4 v0x61242d46c170_0;
    %add;
    %store/vec4 v0x61242d46c250_0, 0, 32;
    %jmp T_1.11;
T_1.1 ;
    %load/vec4 v0x61242d46bfd0_0;
    %load/vec4 v0x61242d46c170_0;
    %sub;
    %store/vec4 v0x61242d46c250_0, 0, 32;
    %jmp T_1.11;
T_1.2 ;
    %load/vec4 v0x61242d46bfd0_0;
    %load/vec4 v0x61242d46c170_0;
    %and;
    %store/vec4 v0x61242d46c250_0, 0, 32;
    %jmp T_1.11;
T_1.3 ;
    %load/vec4 v0x61242d46bfd0_0;
    %load/vec4 v0x61242d46c170_0;
    %or;
    %store/vec4 v0x61242d46c250_0, 0, 32;
    %jmp T_1.11;
T_1.4 ;
    %load/vec4 v0x61242d46bfd0_0;
    %load/vec4 v0x61242d46c170_0;
    %xor;
    %store/vec4 v0x61242d46c250_0, 0, 32;
    %jmp T_1.11;
T_1.5 ;
    %load/vec4 v0x61242d46bfd0_0;
    %ix/getv 4, v0x61242d46c170_0;
    %shiftl 4;
    %store/vec4 v0x61242d46c250_0, 0, 32;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v0x61242d46bfd0_0;
    %ix/getv 4, v0x61242d46c170_0;
    %shiftr 4;
    %store/vec4 v0x61242d46c250_0, 0, 32;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v0x61242d407670_0;
    %pad/s 32;
    %load/vec4 v0x61242d46be10_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x61242d46c250_0, 0, 32;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v0x61242d407670_0;
    %load/vec4 v0x61242d46be10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x61242d46c250_0, 0, 32;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v0x61242d46bfd0_0;
    %load/vec4 v0x61242d46c170_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x61242d46c250_0, 0, 32;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x61242d444660;
t_0 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x61242d4444d0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61242d46d120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61242d46cf30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61242d46ce90_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_0x61242d4444d0;
T_3 ;
    %vpi_call/w 3 60 "$display", "=== ALU Testbench Start ===" {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x61242d46c6e0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x61242d46c7c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61242d46c8a0_0, 0, 4;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x61242d46ca20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61242d46cb50_0, 0, 1;
    %pushi/str "ADD";
    %store/str v0x61242d46c960_0;
    %fork TD_tb_alu.run_test, S_0x61242d46c4e0;
    %join;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x61242d46c6e0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x61242d46c7c0_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x61242d46c8a0_0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x61242d46ca20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61242d46cb50_0, 0, 1;
    %pushi/str "SUB";
    %store/str v0x61242d46c960_0;
    %fork TD_tb_alu.run_test, S_0x61242d46c4e0;
    %join;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v0x61242d46c6e0_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x61242d46c7c0_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x61242d46c8a0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61242d46ca20_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61242d46cb50_0, 0, 1;
    %pushi/str "AND";
    %store/str v0x61242d46c960_0;
    %fork TD_tb_alu.run_test, S_0x61242d46c4e0;
    %join;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v0x61242d46c6e0_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x61242d46c7c0_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x61242d46c8a0_0, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x61242d46ca20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61242d46cb50_0, 0, 1;
    %pushi/str "OR";
    %store/str v0x61242d46c960_0;
    %fork TD_tb_alu.run_test, S_0x61242d46c4e0;
    %join;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v0x61242d46c6e0_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x61242d46c7c0_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x61242d46c8a0_0, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x61242d46ca20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61242d46cb50_0, 0, 1;
    %pushi/str "XOR";
    %store/str v0x61242d46c960_0;
    %fork TD_tb_alu.run_test, S_0x61242d46c4e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61242d46c6e0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x61242d46c7c0_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x61242d46c8a0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x61242d46ca20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61242d46cb50_0, 0, 1;
    %pushi/str "SLL";
    %store/str v0x61242d46c960_0;
    %fork TD_tb_alu.run_test, S_0x61242d46c4e0;
    %join;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x61242d46c6e0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x61242d46c7c0_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x61242d46c8a0_0, 0, 4;
    %pushi/vec4 134217728, 0, 32;
    %store/vec4 v0x61242d46ca20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61242d46cb50_0, 0, 1;
    %pushi/str "SRL";
    %store/str v0x61242d46c960_0;
    %fork TD_tb_alu.run_test, S_0x61242d46c4e0;
    %join;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x61242d46c6e0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x61242d46c7c0_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x61242d46c8a0_0, 0, 4;
    %pushi/vec4 4160749568, 0, 32;
    %store/vec4 v0x61242d46ca20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61242d46cb50_0, 0, 1;
    %pushi/str "SRA";
    %store/str v0x61242d46c960_0;
    %fork TD_tb_alu.run_test, S_0x61242d46c4e0;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x61242d46c6e0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61242d46c7c0_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x61242d46c8a0_0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61242d46ca20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61242d46cb50_0, 0, 1;
    %pushi/str "SLT (signed -1 < 1)";
    %store/str v0x61242d46c960_0;
    %fork TD_tb_alu.run_test, S_0x61242d46c4e0;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x61242d46c6e0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61242d46c7c0_0, 0, 32;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x61242d46c8a0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61242d46ca20_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61242d46cb50_0, 0, 1;
    %pushi/str "SLTU (unsigned)";
    %store/str v0x61242d46c960_0;
    %fork TD_tb_alu.run_test, S_0x61242d46c4e0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61242d46c6e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61242d46c7c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61242d46c8a0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61242d46ca20_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61242d46cb50_0, 0, 1;
    %pushi/str "ADD (zero result)";
    %store/str v0x61242d46c960_0;
    %fork TD_tb_alu.run_test, S_0x61242d46c4e0;
    %join;
    %vpi_call/w 3 76 "$display", "=== ALU Testbench Summary ===" {0 0 0};
    %vpi_call/w 3 77 "$display", "Total tests: %0d", v0x61242d46d120_0 {0 0 0};
    %vpi_call/w 3 78 "$display", "Passed     : %0d", v0x61242d46cf30_0 {0 0 0};
    %vpi_call/w 3 79 "$display", "Failed     : %0d", v0x61242d46ce90_0 {0 0 0};
    %load/vec4 v0x61242d46ce90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call/w 3 82 "$display", "\342\234\205 All ALU tests passed." {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %vpi_call/w 3 84 "$display", "\342\235\214 Some ALU tests failed. Review results above." {0 0 0};
T_3.1 ;
    %vpi_call/w 3 86 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "verif/tb_alu.sv";
    "rtl/alu.sv";
