<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/github.com-1ecc6299db9ec823/cranelift-codegen-0.88.1/src/isa/x64/lower.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>lower.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../../storage.js"></script><script src="../../../../crates.js"></script><script defer src="../../../../main.js"></script><script defer src="../../../../source-script.js"></script><script defer src="../../../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../../cranelift_codegen/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../../../cranelift_codegen/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../../cranelift_codegen/index.html"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></a><nav class="sub"><div class="theme-picker hidden"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img width="22" height="22" alt="Pick another theme!" src="../../../../brush.svg"></button><div id="theme-choices" role="menu"></div></div><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../../wheel.svg"></a></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
<span id="541">541</span>
<span id="542">542</span>
<span id="543">543</span>
<span id="544">544</span>
<span id="545">545</span>
<span id="546">546</span>
<span id="547">547</span>
<span id="548">548</span>
<span id="549">549</span>
<span id="550">550</span>
<span id="551">551</span>
<span id="552">552</span>
<span id="553">553</span>
<span id="554">554</span>
<span id="555">555</span>
<span id="556">556</span>
<span id="557">557</span>
<span id="558">558</span>
<span id="559">559</span>
<span id="560">560</span>
<span id="561">561</span>
<span id="562">562</span>
<span id="563">563</span>
<span id="564">564</span>
<span id="565">565</span>
<span id="566">566</span>
<span id="567">567</span>
<span id="568">568</span>
<span id="569">569</span>
<span id="570">570</span>
<span id="571">571</span>
<span id="572">572</span>
<span id="573">573</span>
<span id="574">574</span>
<span id="575">575</span>
<span id="576">576</span>
<span id="577">577</span>
<span id="578">578</span>
<span id="579">579</span>
<span id="580">580</span>
<span id="581">581</span>
<span id="582">582</span>
<span id="583">583</span>
<span id="584">584</span>
<span id="585">585</span>
<span id="586">586</span>
<span id="587">587</span>
<span id="588">588</span>
<span id="589">589</span>
<span id="590">590</span>
<span id="591">591</span>
<span id="592">592</span>
<span id="593">593</span>
<span id="594">594</span>
<span id="595">595</span>
<span id="596">596</span>
<span id="597">597</span>
<span id="598">598</span>
<span id="599">599</span>
<span id="600">600</span>
<span id="601">601</span>
<span id="602">602</span>
<span id="603">603</span>
<span id="604">604</span>
<span id="605">605</span>
<span id="606">606</span>
<span id="607">607</span>
<span id="608">608</span>
<span id="609">609</span>
<span id="610">610</span>
<span id="611">611</span>
<span id="612">612</span>
<span id="613">613</span>
<span id="614">614</span>
<span id="615">615</span>
<span id="616">616</span>
<span id="617">617</span>
<span id="618">618</span>
<span id="619">619</span>
<span id="620">620</span>
<span id="621">621</span>
<span id="622">622</span>
<span id="623">623</span>
<span id="624">624</span>
<span id="625">625</span>
<span id="626">626</span>
<span id="627">627</span>
<span id="628">628</span>
<span id="629">629</span>
<span id="630">630</span>
<span id="631">631</span>
<span id="632">632</span>
<span id="633">633</span>
<span id="634">634</span>
<span id="635">635</span>
</pre><pre class="rust"><code><span class="doccomment">//! Lowering rules for X64.</span>

<span class="comment">// ISLE integration glue.</span>
<span class="kw">pub</span>(<span class="kw">super</span>) <span class="kw">mod</span> <span class="ident">isle</span>;

<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::ir</span>::{<span class="ident">types</span>, <span class="ident">ExternalName</span>, <span class="ident">Inst</span> <span class="kw">as</span> <span class="ident">IRInst</span>, <span class="ident">LibCall</span>, <span class="ident">Opcode</span>, <span class="ident">Type</span>};
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::isa::x64::abi</span>::<span class="kw-2">*</span>;
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::isa::x64::inst::args</span>::<span class="kw-2">*</span>;
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::isa::x64::inst</span>::<span class="kw-2">*</span>;
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::isa</span>::{<span class="ident">x64::settings</span> <span class="kw">as</span> <span class="ident">x64_settings</span>, <span class="ident">x64::X64Backend</span>, <span class="ident">CallConv</span>};
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::machinst::lower</span>::<span class="kw-2">*</span>;
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::machinst</span>::<span class="kw-2">*</span>;
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::result::CodegenResult</span>;
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::settings::Flags</span>;
<span class="kw">use</span> <span class="ident">smallvec::SmallVec</span>;
<span class="kw">use</span> <span class="ident">target_lexicon::Triple</span>;

<span class="comment">//=============================================================================</span>
<span class="comment">// Helpers for instruction lowering.</span>

<span class="kw">fn</span> <span class="ident">is_int_or_ref_ty</span>(<span class="ident">ty</span>: <span class="ident">Type</span>) -&gt; <span class="ident">bool</span> {
    <span class="kw">match</span> <span class="ident">ty</span> {
        <span class="ident">types::I8</span> <span class="op">|</span> <span class="ident">types::I16</span> <span class="op">|</span> <span class="ident">types::I32</span> <span class="op">|</span> <span class="ident">types::I64</span> <span class="op">|</span> <span class="ident">types::R64</span> =&gt; <span class="bool-val">true</span>,
        <span class="ident">types::B1</span> <span class="op">|</span> <span class="ident">types::B8</span> <span class="op">|</span> <span class="ident">types::B16</span> <span class="op">|</span> <span class="ident">types::B32</span> <span class="op">|</span> <span class="ident">types::B64</span> =&gt; <span class="bool-val">true</span>,
        <span class="ident">types::R32</span> =&gt; <span class="macro">panic!</span>(<span class="string">&quot;shouldn&#39;t have 32-bits refs on x64&quot;</span>),
        <span class="kw">_</span> =&gt; <span class="bool-val">false</span>,
    }
}

<span class="doccomment">/// Returns whether the given specified `input` is a result produced by an instruction with Opcode</span>
<span class="doccomment">/// `op`.</span>
<span class="comment">// TODO investigate failures with checking against the result index.</span>
<span class="kw">fn</span> <span class="ident">matches_input</span>(<span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>, <span class="ident">input</span>: <span class="ident">InsnInput</span>, <span class="ident">op</span>: <span class="ident">Opcode</span>) -&gt; <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">IRInst</span><span class="op">&gt;</span> {
    <span class="kw">let</span> <span class="ident">inputs</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">get_input_as_source_or_const</span>(<span class="ident">input</span>.<span class="ident">insn</span>, <span class="ident">input</span>.<span class="ident">input</span>);
    <span class="ident">inputs</span>.<span class="ident">inst</span>.<span class="ident">as_inst</span>().<span class="ident">and_then</span>(<span class="op">|</span>(<span class="ident">src_inst</span>, <span class="kw">_</span>)<span class="op">|</span> {
        <span class="kw">let</span> <span class="ident">data</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">data</span>(<span class="ident">src_inst</span>);
        <span class="kw">if</span> <span class="ident">data</span>.<span class="ident">opcode</span>() <span class="op">==</span> <span class="ident">op</span> {
            <span class="kw">return</span> <span class="prelude-val">Some</span>(<span class="ident">src_inst</span>);
        }
        <span class="prelude-val">None</span>
    })
}

<span class="doccomment">/// Emits instruction(s) to generate the given 64-bit constant value into a newly-allocated</span>
<span class="doccomment">/// temporary register, returning that register.</span>
<span class="kw">fn</span> <span class="ident">generate_constant</span>(<span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>, <span class="ident">ty</span>: <span class="ident">Type</span>, <span class="ident">c</span>: <span class="ident">u64</span>) -&gt; <span class="ident">ValueRegs</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span> {
    <span class="kw">let</span> <span class="ident">from_bits</span> <span class="op">=</span> <span class="ident">ty_bits</span>(<span class="ident">ty</span>);
    <span class="kw">let</span> <span class="ident">masked</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">from_bits</span> <span class="op">&lt;</span> <span class="number">64</span> {
        <span class="ident">c</span> <span class="op">&amp;</span> ((<span class="number">1u64</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">from_bits</span>) <span class="op">-</span> <span class="number">1</span>)
    } <span class="kw">else</span> {
        <span class="ident">c</span>
    };

    <span class="kw">let</span> <span class="ident">cst_copy</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">alloc_tmp</span>(<span class="ident">ty</span>);
    <span class="kw">for</span> <span class="ident">inst</span> <span class="kw">in</span> <span class="ident">Inst::gen_constant</span>(<span class="ident">cst_copy</span>, <span class="ident">masked</span> <span class="kw">as</span> <span class="ident">u128</span>, <span class="ident">ty</span>, <span class="op">|</span><span class="ident">ty</span><span class="op">|</span> {
        <span class="ident">ctx</span>.<span class="ident">alloc_tmp</span>(<span class="ident">ty</span>).<span class="ident">only_reg</span>().<span class="ident">unwrap</span>()
    })
    .<span class="ident">into_iter</span>()
    {
        <span class="ident">ctx</span>.<span class="ident">emit</span>(<span class="ident">inst</span>);
    }
    <span class="ident">non_writable_value_regs</span>(<span class="ident">cst_copy</span>)
}

<span class="doccomment">/// Put the given input into possibly multiple registers, and mark it as used (side-effect).</span>
<span class="kw">fn</span> <span class="ident">put_input_in_regs</span>(<span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>, <span class="ident">spec</span>: <span class="ident">InsnInput</span>) -&gt; <span class="ident">ValueRegs</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span> {
    <span class="kw">let</span> <span class="ident">ty</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">input_ty</span>(<span class="ident">spec</span>.<span class="ident">insn</span>, <span class="ident">spec</span>.<span class="ident">input</span>);
    <span class="kw">let</span> <span class="ident">input</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">get_input_as_source_or_const</span>(<span class="ident">spec</span>.<span class="ident">insn</span>, <span class="ident">spec</span>.<span class="ident">input</span>);

    <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">c</span>) <span class="op">=</span> <span class="ident">input</span>.<span class="ident">constant</span> {
        <span class="comment">// Generate constants fresh at each use to minimize long-range register pressure.</span>
        <span class="ident">generate_constant</span>(<span class="ident">ctx</span>, <span class="ident">ty</span>, <span class="ident">c</span>)
    } <span class="kw">else</span> {
        <span class="ident">ctx</span>.<span class="ident">put_input_in_regs</span>(<span class="ident">spec</span>.<span class="ident">insn</span>, <span class="ident">spec</span>.<span class="ident">input</span>)
    }
}

<span class="doccomment">/// Put the given input into a register, and mark it as used (side-effect).</span>
<span class="kw">fn</span> <span class="ident">put_input_in_reg</span>(<span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>, <span class="ident">spec</span>: <span class="ident">InsnInput</span>) -&gt; <span class="ident">Reg</span> {
    <span class="ident">put_input_in_regs</span>(<span class="ident">ctx</span>, <span class="ident">spec</span>)
        .<span class="ident">only_reg</span>()
        .<span class="ident">expect</span>(<span class="string">&quot;Multi-register value not expected&quot;</span>)
}

<span class="doccomment">/// Determines whether a load operation (indicated by `src_insn`) can be merged</span>
<span class="doccomment">/// into the current lowering point. If so, returns the address-base source (as</span>
<span class="doccomment">/// an `InsnInput`) and an offset from that address from which to perform the</span>
<span class="doccomment">/// load.</span>
<span class="kw">fn</span> <span class="ident">is_mergeable_load</span>(<span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>, <span class="ident">src_insn</span>: <span class="ident">IRInst</span>) -&gt; <span class="prelude-ty">Option</span><span class="op">&lt;</span>(<span class="ident">InsnInput</span>, <span class="ident">i32</span>)<span class="op">&gt;</span> {
    <span class="kw">let</span> <span class="ident">insn_data</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">data</span>(<span class="ident">src_insn</span>);
    <span class="kw">let</span> <span class="ident">inputs</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">num_inputs</span>(<span class="ident">src_insn</span>);
    <span class="kw">if</span> <span class="ident">inputs</span> <span class="op">!</span><span class="op">=</span> <span class="number">1</span> {
        <span class="kw">return</span> <span class="prelude-val">None</span>;
    }

    <span class="kw">let</span> <span class="ident">load_ty</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">output_ty</span>(<span class="ident">src_insn</span>, <span class="number">0</span>);
    <span class="kw">if</span> <span class="ident">ty_bits</span>(<span class="ident">load_ty</span>) <span class="op">&lt;</span> <span class="number">32</span> {
        <span class="comment">// Narrower values are handled by ALU insts that are at least 32 bits</span>
        <span class="comment">// wide, which is normally OK as we ignore upper buts; but, if we</span>
        <span class="comment">// generate, e.g., a direct-from-memory 32-bit add for a byte value and</span>
        <span class="comment">// the byte is the last byte in a page, the extra data that we load is</span>
        <span class="comment">// incorrectly accessed. So we only allow loads to merge for</span>
        <span class="comment">// 32-bit-and-above widths.</span>
        <span class="kw">return</span> <span class="prelude-val">None</span>;
    }

    <span class="comment">// SIMD instructions can only be load-coalesced when the loaded value comes</span>
    <span class="comment">// from an aligned address.</span>
    <span class="kw">if</span> <span class="ident">load_ty</span>.<span class="ident">is_vector</span>() <span class="op">&amp;&amp;</span> <span class="op">!</span><span class="ident">insn_data</span>.<span class="ident">memflags</span>().<span class="ident">map_or</span>(<span class="bool-val">false</span>, <span class="op">|</span><span class="ident">f</span><span class="op">|</span> <span class="ident">f</span>.<span class="ident">aligned</span>()) {
        <span class="kw">return</span> <span class="prelude-val">None</span>;
    }

    <span class="comment">// Just testing the opcode is enough, because the width will always match if</span>
    <span class="comment">// the type does (and the type should match if the CLIF is properly</span>
    <span class="comment">// constructed).</span>
    <span class="kw">if</span> <span class="ident">insn_data</span>.<span class="ident">opcode</span>() <span class="op">==</span> <span class="ident">Opcode::Load</span> {
        <span class="kw">let</span> <span class="ident">offset</span> <span class="op">=</span> <span class="ident">insn_data</span>
            .<span class="ident">load_store_offset</span>()
            .<span class="ident">expect</span>(<span class="string">&quot;load should have offset&quot;</span>);
        <span class="prelude-val">Some</span>((
            <span class="ident">InsnInput</span> {
                <span class="ident">insn</span>: <span class="ident">src_insn</span>,
                <span class="ident">input</span>: <span class="number">0</span>,
            },
            <span class="ident">offset</span>,
        ))
    } <span class="kw">else</span> {
        <span class="prelude-val">None</span>
    }
}

<span class="kw">fn</span> <span class="ident">input_to_imm</span>(<span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>, <span class="ident">spec</span>: <span class="ident">InsnInput</span>) -&gt; <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">u64</span><span class="op">&gt;</span> {
    <span class="ident">ctx</span>.<span class="ident">get_input_as_source_or_const</span>(<span class="ident">spec</span>.<span class="ident">insn</span>, <span class="ident">spec</span>.<span class="ident">input</span>)
        .<span class="ident">constant</span>
}

<span class="kw">fn</span> <span class="ident">emit_vm_call</span>(
    <span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>,
    <span class="ident">flags</span>: <span class="kw-2">&amp;</span><span class="ident">Flags</span>,
    <span class="ident">triple</span>: <span class="kw-2">&amp;</span><span class="ident">Triple</span>,
    <span class="ident">libcall</span>: <span class="ident">LibCall</span>,
    <span class="ident">inputs</span>: <span class="kw-2">&amp;</span>[<span class="ident">Reg</span>],
    <span class="ident">outputs</span>: <span class="kw-2">&amp;</span>[<span class="ident">Writable</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span>],
) -&gt; <span class="ident">CodegenResult</span><span class="op">&lt;</span>()<span class="op">&gt;</span> {
    <span class="kw">let</span> <span class="ident">extname</span> <span class="op">=</span> <span class="ident">ExternalName::LibCall</span>(<span class="ident">libcall</span>);

    <span class="kw">let</span> <span class="ident">dist</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">flags</span>.<span class="ident">use_colocated_libcalls</span>() {
        <span class="ident">RelocDistance::Near</span>
    } <span class="kw">else</span> {
        <span class="ident">RelocDistance::Far</span>
    };

    <span class="comment">// TODO avoid recreating signatures for every single Libcall function.</span>
    <span class="kw">let</span> <span class="ident">call_conv</span> <span class="op">=</span> <span class="ident">CallConv::for_libcall</span>(<span class="ident">flags</span>, <span class="ident">CallConv::triple_default</span>(<span class="ident">triple</span>));
    <span class="kw">let</span> <span class="ident">sig</span> <span class="op">=</span> <span class="ident">libcall</span>.<span class="ident">signature</span>(<span class="ident">call_conv</span>);
    <span class="kw">let</span> <span class="ident">caller_conv</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">abi</span>().<span class="ident">call_conv</span>(<span class="ident">ctx</span>.<span class="ident">sigs</span>());

    <span class="kw">if</span> <span class="op">!</span><span class="ident">ctx</span>.<span class="ident">sigs</span>().<span class="ident">have_abi_sig_for_signature</span>(<span class="kw-2">&amp;</span><span class="ident">sig</span>) {
        <span class="ident">ctx</span>.<span class="ident">sigs_mut</span>()
            .<span class="ident">make_abi_sig_from_ir_signature</span>::<span class="op">&lt;</span><span class="ident">X64ABIMachineSpec</span><span class="op">&gt;</span>(<span class="ident">sig</span>.<span class="ident">clone</span>(), <span class="ident">flags</span>)<span class="question-mark">?</span>;
    }

    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">abi</span> <span class="op">=</span>
        <span class="ident">X64Caller::from_libcall</span>(<span class="ident">ctx</span>.<span class="ident">sigs</span>(), <span class="kw-2">&amp;</span><span class="ident">sig</span>, <span class="kw-2">&amp;</span><span class="ident">extname</span>, <span class="ident">dist</span>, <span class="ident">caller_conv</span>, <span class="ident">flags</span>.<span class="ident">clone</span>())<span class="question-mark">?</span>;

    <span class="ident">abi</span>.<span class="ident">emit_stack_pre_adjust</span>(<span class="ident">ctx</span>);

    <span class="macro">assert_eq!</span>(<span class="ident">inputs</span>.<span class="ident">len</span>(), <span class="ident">abi</span>.<span class="ident">num_args</span>(<span class="ident">ctx</span>.<span class="ident">sigs</span>()));

    <span class="kw">for</span> (<span class="ident">i</span>, <span class="ident">input</span>) <span class="kw">in</span> <span class="ident">inputs</span>.<span class="ident">iter</span>().<span class="ident">enumerate</span>() {
        <span class="kw">for</span> <span class="ident">inst</span> <span class="kw">in</span> <span class="ident">abi</span>.<span class="ident">gen_copy_regs_to_arg</span>(<span class="ident">ctx</span>, <span class="ident">i</span>, <span class="ident">ValueRegs::one</span>(<span class="kw-2">*</span><span class="ident">input</span>)) {
            <span class="ident">ctx</span>.<span class="ident">emit</span>(<span class="ident">inst</span>);
        }
    }

    <span class="ident">abi</span>.<span class="ident">emit_call</span>(<span class="ident">ctx</span>);
    <span class="kw">for</span> (<span class="ident">i</span>, <span class="ident">output</span>) <span class="kw">in</span> <span class="ident">outputs</span>.<span class="ident">iter</span>().<span class="ident">enumerate</span>() {
        <span class="kw">for</span> <span class="ident">inst</span> <span class="kw">in</span> <span class="ident">abi</span>.<span class="ident">gen_copy_retval_to_regs</span>(<span class="ident">ctx</span>, <span class="ident">i</span>, <span class="ident">ValueRegs::one</span>(<span class="kw-2">*</span><span class="ident">output</span>)) {
            <span class="ident">ctx</span>.<span class="ident">emit</span>(<span class="ident">inst</span>);
        }
    }
    <span class="ident">abi</span>.<span class="ident">emit_stack_post_adjust</span>(<span class="ident">ctx</span>);

    <span class="prelude-val">Ok</span>(())
}

<span class="doccomment">/// Returns whether the given input is a shift by a constant value less or equal than 3.</span>
<span class="doccomment">/// The goal is to embed it within an address mode.</span>
<span class="kw">fn</span> <span class="ident">matches_small_constant_shift</span>(<span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>, <span class="ident">spec</span>: <span class="ident">InsnInput</span>) -&gt; <span class="prelude-ty">Option</span><span class="op">&lt;</span>(<span class="ident">InsnInput</span>, <span class="ident">u8</span>)<span class="op">&gt;</span> {
    <span class="ident">matches_input</span>(<span class="ident">ctx</span>, <span class="ident">spec</span>, <span class="ident">Opcode::Ishl</span>).<span class="ident">and_then</span>(<span class="op">|</span><span class="ident">shift</span><span class="op">|</span> {
        <span class="kw">match</span> <span class="ident">input_to_imm</span>(
            <span class="ident">ctx</span>,
            <span class="ident">InsnInput</span> {
                <span class="ident">insn</span>: <span class="ident">shift</span>,
                <span class="ident">input</span>: <span class="number">1</span>,
            },
        ) {
            <span class="prelude-val">Some</span>(<span class="ident">shift_amt</span>) <span class="kw">if</span> <span class="ident">shift_amt</span> <span class="op">&lt;</span><span class="op">=</span> <span class="number">3</span> =&gt; <span class="prelude-val">Some</span>((
                <span class="ident">InsnInput</span> {
                    <span class="ident">insn</span>: <span class="ident">shift</span>,
                    <span class="ident">input</span>: <span class="number">0</span>,
                },
                <span class="ident">shift_amt</span> <span class="kw">as</span> <span class="ident">u8</span>,
            )),
            <span class="kw">_</span> =&gt; <span class="prelude-val">None</span>,
        }
    })
}

<span class="doccomment">/// Lowers an instruction to one of the x86 addressing modes.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Note: the 32-bit offset in Cranelift has to be sign-extended, which maps x86&#39;s behavior.</span>
<span class="kw">fn</span> <span class="ident">lower_to_amode</span>(<span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>, <span class="ident">spec</span>: <span class="ident">InsnInput</span>, <span class="ident">offset</span>: <span class="ident">i32</span>) -&gt; <span class="ident">Amode</span> {
    <span class="kw">let</span> <span class="ident">flags</span> <span class="op">=</span> <span class="ident">ctx</span>
        .<span class="ident">memflags</span>(<span class="ident">spec</span>.<span class="ident">insn</span>)
        .<span class="ident">expect</span>(<span class="string">&quot;Instruction with amode should have memflags&quot;</span>);

    <span class="comment">// We now either have an add that we must materialize, or some other input; as well as the</span>
    <span class="comment">// final offset.</span>
    <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">add</span>) <span class="op">=</span> <span class="ident">matches_input</span>(<span class="ident">ctx</span>, <span class="ident">spec</span>, <span class="ident">Opcode::Iadd</span>) {
        <span class="macro">debug_assert_eq!</span>(<span class="ident">ctx</span>.<span class="ident">output_ty</span>(<span class="ident">add</span>, <span class="number">0</span>), <span class="ident">types::I64</span>);
        <span class="kw">let</span> <span class="ident">add_inputs</span> <span class="op">=</span> <span class="kw-2">&amp;</span>[
            <span class="ident">InsnInput</span> {
                <span class="ident">insn</span>: <span class="ident">add</span>,
                <span class="ident">input</span>: <span class="number">0</span>,
            },
            <span class="ident">InsnInput</span> {
                <span class="ident">insn</span>: <span class="ident">add</span>,
                <span class="ident">input</span>: <span class="number">1</span>,
            },
        ];

        <span class="comment">// TODO heap_addr legalization generates a uext64 *after* the shift, so these optimizations</span>
        <span class="comment">// aren&#39;t happening in the wasm case. We could do better, given some range analysis.</span>
        <span class="kw">let</span> (<span class="ident">base</span>, <span class="ident">index</span>, <span class="ident">shift</span>) <span class="op">=</span> <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>((<span class="ident">shift_input</span>, <span class="ident">shift_amt</span>)) <span class="op">=</span>
            <span class="ident">matches_small_constant_shift</span>(<span class="ident">ctx</span>, <span class="ident">add_inputs</span>[<span class="number">0</span>])
        {
            (
                <span class="ident">put_input_in_reg</span>(<span class="ident">ctx</span>, <span class="ident">add_inputs</span>[<span class="number">1</span>]),
                <span class="ident">put_input_in_reg</span>(<span class="ident">ctx</span>, <span class="ident">shift_input</span>),
                <span class="ident">shift_amt</span>,
            )
        } <span class="kw">else</span> <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>((<span class="ident">shift_input</span>, <span class="ident">shift_amt</span>)) <span class="op">=</span>
            <span class="ident">matches_small_constant_shift</span>(<span class="ident">ctx</span>, <span class="ident">add_inputs</span>[<span class="number">1</span>])
        {
            (
                <span class="ident">put_input_in_reg</span>(<span class="ident">ctx</span>, <span class="ident">add_inputs</span>[<span class="number">0</span>]),
                <span class="ident">put_input_in_reg</span>(<span class="ident">ctx</span>, <span class="ident">shift_input</span>),
                <span class="ident">shift_amt</span>,
            )
        } <span class="kw">else</span> {
            <span class="kw">for</span> <span class="ident">i</span> <span class="kw">in</span> <span class="number">0</span>..<span class="op">=</span><span class="number">1</span> {
                <span class="comment">// Try to pierce through uextend.</span>
                <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">uextend</span>) <span class="op">=</span> <span class="ident">matches_input</span>(
                    <span class="ident">ctx</span>,
                    <span class="ident">InsnInput</span> {
                        <span class="ident">insn</span>: <span class="ident">add</span>,
                        <span class="ident">input</span>: <span class="ident">i</span>,
                    },
                    <span class="ident">Opcode::Uextend</span>,
                ) {
                    <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">cst</span>) <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">get_input_as_source_or_const</span>(<span class="ident">uextend</span>, <span class="number">0</span>).<span class="ident">constant</span> {
                        <span class="comment">// Zero the upper bits.</span>
                        <span class="kw">let</span> <span class="ident">input_size</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">input_ty</span>(<span class="ident">uextend</span>, <span class="number">0</span>).<span class="ident">bits</span>() <span class="kw">as</span> <span class="ident">u64</span>;
                        <span class="kw">let</span> <span class="ident">shift</span>: <span class="ident">u64</span> <span class="op">=</span> <span class="number">64</span> <span class="op">-</span> <span class="ident">input_size</span>;
                        <span class="kw">let</span> <span class="ident">uext_cst</span>: <span class="ident">u64</span> <span class="op">=</span> (<span class="ident">cst</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">shift</span>) <span class="op">&gt;</span><span class="op">&gt;</span> <span class="ident">shift</span>;

                        <span class="kw">let</span> <span class="ident">final_offset</span> <span class="op">=</span> (<span class="ident">offset</span> <span class="kw">as</span> <span class="ident">i64</span>).<span class="ident">wrapping_add</span>(<span class="ident">uext_cst</span> <span class="kw">as</span> <span class="ident">i64</span>);
                        <span class="kw">if</span> <span class="ident">low32_will_sign_extend_to_64</span>(<span class="ident">final_offset</span> <span class="kw">as</span> <span class="ident">u64</span>) {
                            <span class="kw">let</span> <span class="ident">base</span> <span class="op">=</span> <span class="ident">put_input_in_reg</span>(<span class="ident">ctx</span>, <span class="ident">add_inputs</span>[<span class="number">1</span> <span class="op">-</span> <span class="ident">i</span>]);
                            <span class="kw">return</span> <span class="ident">Amode::imm_reg</span>(<span class="ident">final_offset</span> <span class="kw">as</span> <span class="ident">u32</span>, <span class="ident">base</span>).<span class="ident">with_flags</span>(<span class="ident">flags</span>);
                        }
                    }
                }

                <span class="comment">// If it&#39;s a constant, add it directly!</span>
                <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">cst</span>) <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">get_input_as_source_or_const</span>(<span class="ident">add</span>, <span class="ident">i</span>).<span class="ident">constant</span> {
                    <span class="kw">let</span> <span class="ident">final_offset</span> <span class="op">=</span> (<span class="ident">offset</span> <span class="kw">as</span> <span class="ident">i64</span>).<span class="ident">wrapping_add</span>(<span class="ident">cst</span> <span class="kw">as</span> <span class="ident">i64</span>);
                    <span class="kw">if</span> <span class="ident">low32_will_sign_extend_to_64</span>(<span class="ident">final_offset</span> <span class="kw">as</span> <span class="ident">u64</span>) {
                        <span class="kw">let</span> <span class="ident">base</span> <span class="op">=</span> <span class="ident">put_input_in_reg</span>(<span class="ident">ctx</span>, <span class="ident">add_inputs</span>[<span class="number">1</span> <span class="op">-</span> <span class="ident">i</span>]);
                        <span class="kw">return</span> <span class="ident">Amode::imm_reg</span>(<span class="ident">final_offset</span> <span class="kw">as</span> <span class="ident">u32</span>, <span class="ident">base</span>).<span class="ident">with_flags</span>(<span class="ident">flags</span>);
                    }
                }
            }

            (
                <span class="ident">put_input_in_reg</span>(<span class="ident">ctx</span>, <span class="ident">add_inputs</span>[<span class="number">0</span>]),
                <span class="ident">put_input_in_reg</span>(<span class="ident">ctx</span>, <span class="ident">add_inputs</span>[<span class="number">1</span>]),
                <span class="number">0</span>,
            )
        };

        <span class="kw">return</span> <span class="ident">Amode::imm_reg_reg_shift</span>(
            <span class="ident">offset</span> <span class="kw">as</span> <span class="ident">u32</span>,
            <span class="ident">Gpr::new</span>(<span class="ident">base</span>).<span class="ident">unwrap</span>(),
            <span class="ident">Gpr::new</span>(<span class="ident">index</span>).<span class="ident">unwrap</span>(),
            <span class="ident">shift</span>,
        )
        .<span class="ident">with_flags</span>(<span class="ident">flags</span>);
    }

    <span class="kw">let</span> <span class="ident">input</span> <span class="op">=</span> <span class="ident">put_input_in_reg</span>(<span class="ident">ctx</span>, <span class="ident">spec</span>);
    <span class="ident">Amode::imm_reg</span>(<span class="ident">offset</span> <span class="kw">as</span> <span class="ident">u32</span>, <span class="ident">input</span>).<span class="ident">with_flags</span>(<span class="ident">flags</span>)
}

<span class="comment">//=============================================================================</span>
<span class="comment">// Top-level instruction lowering entry point, for one instruction.</span>

<span class="doccomment">/// Actually codegen an instruction&#39;s results into registers.</span>
<span class="kw">fn</span> <span class="ident">lower_insn_to_regs</span>(
    <span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>,
    <span class="ident">insn</span>: <span class="ident">IRInst</span>,
    <span class="ident">flags</span>: <span class="kw-2">&amp;</span><span class="ident">Flags</span>,
    <span class="ident">isa_flags</span>: <span class="kw-2">&amp;</span><span class="ident">x64_settings::Flags</span>,
    <span class="ident">triple</span>: <span class="kw-2">&amp;</span><span class="ident">Triple</span>,
) -&gt; <span class="ident">CodegenResult</span><span class="op">&lt;</span>()<span class="op">&gt;</span> {
    <span class="kw">let</span> <span class="ident">outputs</span>: <span class="ident">SmallVec</span><span class="op">&lt;</span>[<span class="ident">InsnOutput</span>; <span class="number">2</span>]<span class="op">&gt;</span> <span class="op">=</span> (<span class="number">0</span>..<span class="ident">ctx</span>.<span class="ident">num_outputs</span>(<span class="ident">insn</span>))
        .<span class="ident">map</span>(<span class="op">|</span><span class="ident">i</span><span class="op">|</span> <span class="ident">InsnOutput</span> { <span class="ident">insn</span>, <span class="ident">output</span>: <span class="ident">i</span> })
        .<span class="ident">collect</span>();

    <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Ok</span>(()) <span class="op">=</span> <span class="ident">isle::lower</span>(<span class="ident">ctx</span>, <span class="ident">triple</span>, <span class="ident">flags</span>, <span class="ident">isa_flags</span>, <span class="kw-2">&amp;</span><span class="ident">outputs</span>, <span class="ident">insn</span>) {
        <span class="kw">return</span> <span class="prelude-val">Ok</span>(());
    }

    <span class="kw">let</span> <span class="ident">op</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">data</span>(<span class="ident">insn</span>).<span class="ident">opcode</span>();
    <span class="kw">match</span> <span class="ident">op</span> {
        <span class="ident">Opcode::Iconst</span>
        <span class="op">|</span> <span class="ident">Opcode::Bconst</span>
        <span class="op">|</span> <span class="ident">Opcode::F32const</span>
        <span class="op">|</span> <span class="ident">Opcode::F64const</span>
        <span class="op">|</span> <span class="ident">Opcode::Null</span>
        <span class="op">|</span> <span class="ident">Opcode::Iadd</span>
        <span class="op">|</span> <span class="ident">Opcode::IaddIfcout</span>
        <span class="op">|</span> <span class="ident">Opcode::SaddSat</span>
        <span class="op">|</span> <span class="ident">Opcode::UaddSat</span>
        <span class="op">|</span> <span class="ident">Opcode::Isub</span>
        <span class="op">|</span> <span class="ident">Opcode::SsubSat</span>
        <span class="op">|</span> <span class="ident">Opcode::UsubSat</span>
        <span class="op">|</span> <span class="ident">Opcode::AvgRound</span>
        <span class="op">|</span> <span class="ident">Opcode::Band</span>
        <span class="op">|</span> <span class="ident">Opcode::Bor</span>
        <span class="op">|</span> <span class="ident">Opcode::Bxor</span>
        <span class="op">|</span> <span class="ident">Opcode::Imul</span>
        <span class="op">|</span> <span class="ident">Opcode::BandNot</span>
        <span class="op">|</span> <span class="ident">Opcode::Iabs</span>
        <span class="op">|</span> <span class="ident">Opcode::Imax</span>
        <span class="op">|</span> <span class="ident">Opcode::Umax</span>
        <span class="op">|</span> <span class="ident">Opcode::Imin</span>
        <span class="op">|</span> <span class="ident">Opcode::Umin</span>
        <span class="op">|</span> <span class="ident">Opcode::Bnot</span>
        <span class="op">|</span> <span class="ident">Opcode::Bitselect</span>
        <span class="op">|</span> <span class="ident">Opcode::Vselect</span>
        <span class="op">|</span> <span class="ident">Opcode::Ushr</span>
        <span class="op">|</span> <span class="ident">Opcode::Sshr</span>
        <span class="op">|</span> <span class="ident">Opcode::Ishl</span>
        <span class="op">|</span> <span class="ident">Opcode::Rotl</span>
        <span class="op">|</span> <span class="ident">Opcode::Rotr</span>
        <span class="op">|</span> <span class="ident">Opcode::Ineg</span>
        <span class="op">|</span> <span class="ident">Opcode::Trap</span>
        <span class="op">|</span> <span class="ident">Opcode::ResumableTrap</span>
        <span class="op">|</span> <span class="ident">Opcode::Clz</span>
        <span class="op">|</span> <span class="ident">Opcode::Ctz</span>
        <span class="op">|</span> <span class="ident">Opcode::Popcnt</span>
        <span class="op">|</span> <span class="ident">Opcode::Bitrev</span>
        <span class="op">|</span> <span class="ident">Opcode::IsNull</span>
        <span class="op">|</span> <span class="ident">Opcode::IsInvalid</span>
        <span class="op">|</span> <span class="ident">Opcode::Uextend</span>
        <span class="op">|</span> <span class="ident">Opcode::Sextend</span>
        <span class="op">|</span> <span class="ident">Opcode::Breduce</span>
        <span class="op">|</span> <span class="ident">Opcode::Bextend</span>
        <span class="op">|</span> <span class="ident">Opcode::Ireduce</span>
        <span class="op">|</span> <span class="ident">Opcode::Bint</span>
        <span class="op">|</span> <span class="ident">Opcode::Debugtrap</span>
        <span class="op">|</span> <span class="ident">Opcode::WideningPairwiseDotProductS</span>
        <span class="op">|</span> <span class="ident">Opcode::Fadd</span>
        <span class="op">|</span> <span class="ident">Opcode::Fsub</span>
        <span class="op">|</span> <span class="ident">Opcode::Fmul</span>
        <span class="op">|</span> <span class="ident">Opcode::Fdiv</span>
        <span class="op">|</span> <span class="ident">Opcode::Fmin</span>
        <span class="op">|</span> <span class="ident">Opcode::Fmax</span>
        <span class="op">|</span> <span class="ident">Opcode::FminPseudo</span>
        <span class="op">|</span> <span class="ident">Opcode::FmaxPseudo</span>
        <span class="op">|</span> <span class="ident">Opcode::Sqrt</span>
        <span class="op">|</span> <span class="ident">Opcode::Fpromote</span>
        <span class="op">|</span> <span class="ident">Opcode::FvpromoteLow</span>
        <span class="op">|</span> <span class="ident">Opcode::Fdemote</span>
        <span class="op">|</span> <span class="ident">Opcode::Fvdemote</span>
        <span class="op">|</span> <span class="ident">Opcode::Fma</span>
        <span class="op">|</span> <span class="ident">Opcode::Icmp</span>
        <span class="op">|</span> <span class="ident">Opcode::Fcmp</span>
        <span class="op">|</span> <span class="ident">Opcode::Load</span>
        <span class="op">|</span> <span class="ident">Opcode::Uload8</span>
        <span class="op">|</span> <span class="ident">Opcode::Sload8</span>
        <span class="op">|</span> <span class="ident">Opcode::Uload16</span>
        <span class="op">|</span> <span class="ident">Opcode::Sload16</span>
        <span class="op">|</span> <span class="ident">Opcode::Uload32</span>
        <span class="op">|</span> <span class="ident">Opcode::Sload32</span>
        <span class="op">|</span> <span class="ident">Opcode::Sload8x8</span>
        <span class="op">|</span> <span class="ident">Opcode::Uload8x8</span>
        <span class="op">|</span> <span class="ident">Opcode::Sload16x4</span>
        <span class="op">|</span> <span class="ident">Opcode::Uload16x4</span>
        <span class="op">|</span> <span class="ident">Opcode::Sload32x2</span>
        <span class="op">|</span> <span class="ident">Opcode::Uload32x2</span>
        <span class="op">|</span> <span class="ident">Opcode::Store</span>
        <span class="op">|</span> <span class="ident">Opcode::Istore8</span>
        <span class="op">|</span> <span class="ident">Opcode::Istore16</span>
        <span class="op">|</span> <span class="ident">Opcode::Istore32</span>
        <span class="op">|</span> <span class="ident">Opcode::AtomicRmw</span>
        <span class="op">|</span> <span class="ident">Opcode::AtomicCas</span>
        <span class="op">|</span> <span class="ident">Opcode::AtomicLoad</span>
        <span class="op">|</span> <span class="ident">Opcode::AtomicStore</span>
        <span class="op">|</span> <span class="ident">Opcode::Fence</span>
        <span class="op">|</span> <span class="ident">Opcode::FuncAddr</span>
        <span class="op">|</span> <span class="ident">Opcode::SymbolValue</span>
        <span class="op">|</span> <span class="ident">Opcode::Return</span>
        <span class="op">|</span> <span class="ident">Opcode::Call</span>
        <span class="op">|</span> <span class="ident">Opcode::CallIndirect</span>
        <span class="op">|</span> <span class="ident">Opcode::Trapif</span>
        <span class="op">|</span> <span class="ident">Opcode::Trapff</span>
        <span class="op">|</span> <span class="ident">Opcode::GetFramePointer</span>
        <span class="op">|</span> <span class="ident">Opcode::GetStackPointer</span>
        <span class="op">|</span> <span class="ident">Opcode::GetReturnAddress</span>
        <span class="op">|</span> <span class="ident">Opcode::Select</span>
        <span class="op">|</span> <span class="ident">Opcode::Selectif</span>
        <span class="op">|</span> <span class="ident">Opcode::SelectifSpectreGuard</span>
        <span class="op">|</span> <span class="ident">Opcode::FcvtFromSint</span>
        <span class="op">|</span> <span class="ident">Opcode::FcvtLowFromSint</span>
        <span class="op">|</span> <span class="ident">Opcode::FcvtFromUint</span>
        <span class="op">|</span> <span class="ident">Opcode::FcvtToUint</span>
        <span class="op">|</span> <span class="ident">Opcode::FcvtToSint</span>
        <span class="op">|</span> <span class="ident">Opcode::FcvtToUintSat</span>
        <span class="op">|</span> <span class="ident">Opcode::FcvtToSintSat</span>
        <span class="op">|</span> <span class="ident">Opcode::IaddPairwise</span>
        <span class="op">|</span> <span class="ident">Opcode::UwidenHigh</span>
        <span class="op">|</span> <span class="ident">Opcode::UwidenLow</span>
        <span class="op">|</span> <span class="ident">Opcode::SwidenHigh</span>
        <span class="op">|</span> <span class="ident">Opcode::SwidenLow</span>
        <span class="op">|</span> <span class="ident">Opcode::Snarrow</span>
        <span class="op">|</span> <span class="ident">Opcode::Unarrow</span>
        <span class="op">|</span> <span class="ident">Opcode::Bitcast</span>
        <span class="op">|</span> <span class="ident">Opcode::Fabs</span>
        <span class="op">|</span> <span class="ident">Opcode::Fneg</span>
        <span class="op">|</span> <span class="ident">Opcode::Fcopysign</span>
        <span class="op">|</span> <span class="ident">Opcode::Ceil</span>
        <span class="op">|</span> <span class="ident">Opcode::Floor</span>
        <span class="op">|</span> <span class="ident">Opcode::Nearest</span>
        <span class="op">|</span> <span class="ident">Opcode::Trunc</span>
        <span class="op">|</span> <span class="ident">Opcode::StackAddr</span>
        <span class="op">|</span> <span class="ident">Opcode::Udiv</span>
        <span class="op">|</span> <span class="ident">Opcode::Urem</span>
        <span class="op">|</span> <span class="ident">Opcode::Sdiv</span>
        <span class="op">|</span> <span class="ident">Opcode::Srem</span>
        <span class="op">|</span> <span class="ident">Opcode::Umulhi</span>
        <span class="op">|</span> <span class="ident">Opcode::Smulhi</span>
        <span class="op">|</span> <span class="ident">Opcode::GetPinnedReg</span>
        <span class="op">|</span> <span class="ident">Opcode::SetPinnedReg</span>
        <span class="op">|</span> <span class="ident">Opcode::Vconst</span>
        <span class="op">|</span> <span class="ident">Opcode::RawBitcast</span>
        <span class="op">|</span> <span class="ident">Opcode::Insertlane</span>
        <span class="op">|</span> <span class="ident">Opcode::Shuffle</span>
        <span class="op">|</span> <span class="ident">Opcode::Swizzle</span>
        <span class="op">|</span> <span class="ident">Opcode::Extractlane</span>
        <span class="op">|</span> <span class="ident">Opcode::ScalarToVector</span>
        <span class="op">|</span> <span class="ident">Opcode::Splat</span>
        <span class="op">|</span> <span class="ident">Opcode::VanyTrue</span>
        <span class="op">|</span> <span class="ident">Opcode::VallTrue</span>
        <span class="op">|</span> <span class="ident">Opcode::VhighBits</span>
        <span class="op">|</span> <span class="ident">Opcode::Iconcat</span>
        <span class="op">|</span> <span class="ident">Opcode::Isplit</span>
        <span class="op">|</span> <span class="ident">Opcode::TlsValue</span>
        <span class="op">|</span> <span class="ident">Opcode::SqmulRoundSat</span>
        <span class="op">|</span> <span class="ident">Opcode::Uunarrow</span>
        <span class="op">|</span> <span class="ident">Opcode::Nop</span> =&gt; {
            <span class="kw">let</span> <span class="ident">ty</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">outputs</span>.<span class="ident">len</span>() <span class="op">&gt;</span> <span class="number">0</span> {
                <span class="prelude-val">Some</span>(<span class="ident">ctx</span>.<span class="ident">output_ty</span>(<span class="ident">insn</span>, <span class="number">0</span>))
            } <span class="kw">else</span> {
                <span class="prelude-val">None</span>
            };

            <span class="macro">unreachable!</span>(
                <span class="string">&quot;implemented in ISLE: inst = `{}`, type = `{:?}`&quot;</span>,
                <span class="ident">ctx</span>.<span class="ident">dfg</span>().<span class="ident">display_inst</span>(<span class="ident">insn</span>),
                <span class="ident">ty</span>
            )
        }

        <span class="ident">Opcode::DynamicStackAddr</span> =&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;DynamicStackAddr&quot;</span>),

        <span class="comment">// Unimplemented opcodes below. These are not currently used by Wasm</span>
        <span class="comment">// lowering or other known embeddings, but should be either supported or</span>
        <span class="comment">// removed eventually</span>
        <span class="ident">Opcode::ExtractVector</span> =&gt; {
            <span class="macro">unimplemented!</span>(<span class="string">&quot;ExtractVector not supported&quot;</span>);
        }

        <span class="ident">Opcode::Cls</span> =&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;Cls not supported&quot;</span>),

        <span class="ident">Opcode::BorNot</span> <span class="op">|</span> <span class="ident">Opcode::BxorNot</span> =&gt; {
            <span class="macro">unimplemented!</span>(<span class="string">&quot;or-not / xor-not opcodes not implemented&quot;</span>);
        }

        <span class="ident">Opcode::Bmask</span> =&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;Bmask not implemented&quot;</span>),

        <span class="ident">Opcode::Trueif</span> <span class="op">|</span> <span class="ident">Opcode::Trueff</span> =&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;trueif / trueff not implemented&quot;</span>),

        <span class="ident">Opcode::Vsplit</span> <span class="op">|</span> <span class="ident">Opcode::Vconcat</span> =&gt; {
            <span class="macro">unimplemented!</span>(<span class="string">&quot;Vector split/concat ops not implemented.&quot;</span>);
        }

        <span class="comment">// Opcodes that should be removed by legalization. These should</span>
        <span class="comment">// eventually be removed if/when we replace in-situ legalization with</span>
        <span class="comment">// something better.</span>
        <span class="ident">Opcode::Ifcmp</span> <span class="op">|</span> <span class="ident">Opcode::Ffcmp</span> =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;Should never reach ifcmp/ffcmp as isel root!&quot;</span>);
        }

        <span class="ident">Opcode::IaddImm</span>
        <span class="op">|</span> <span class="ident">Opcode::ImulImm</span>
        <span class="op">|</span> <span class="ident">Opcode::UdivImm</span>
        <span class="op">|</span> <span class="ident">Opcode::SdivImm</span>
        <span class="op">|</span> <span class="ident">Opcode::UremImm</span>
        <span class="op">|</span> <span class="ident">Opcode::SremImm</span>
        <span class="op">|</span> <span class="ident">Opcode::IrsubImm</span>
        <span class="op">|</span> <span class="ident">Opcode::IaddCin</span>
        <span class="op">|</span> <span class="ident">Opcode::IaddIfcin</span>
        <span class="op">|</span> <span class="ident">Opcode::IaddCout</span>
        <span class="op">|</span> <span class="ident">Opcode::IaddCarry</span>
        <span class="op">|</span> <span class="ident">Opcode::IaddIfcarry</span>
        <span class="op">|</span> <span class="ident">Opcode::IsubBin</span>
        <span class="op">|</span> <span class="ident">Opcode::IsubIfbin</span>
        <span class="op">|</span> <span class="ident">Opcode::IsubBout</span>
        <span class="op">|</span> <span class="ident">Opcode::IsubIfbout</span>
        <span class="op">|</span> <span class="ident">Opcode::IsubBorrow</span>
        <span class="op">|</span> <span class="ident">Opcode::IsubIfborrow</span>
        <span class="op">|</span> <span class="ident">Opcode::BandImm</span>
        <span class="op">|</span> <span class="ident">Opcode::BorImm</span>
        <span class="op">|</span> <span class="ident">Opcode::BxorImm</span>
        <span class="op">|</span> <span class="ident">Opcode::RotlImm</span>
        <span class="op">|</span> <span class="ident">Opcode::RotrImm</span>
        <span class="op">|</span> <span class="ident">Opcode::IshlImm</span>
        <span class="op">|</span> <span class="ident">Opcode::UshrImm</span>
        <span class="op">|</span> <span class="ident">Opcode::SshrImm</span>
        <span class="op">|</span> <span class="ident">Opcode::IcmpImm</span>
        <span class="op">|</span> <span class="ident">Opcode::IfcmpImm</span> =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;ALU+imm and ALU+carry ops should not appear here!&quot;</span>);
        }

        <span class="ident">Opcode::StackLoad</span>
        <span class="op">|</span> <span class="ident">Opcode::StackStore</span>
        <span class="op">|</span> <span class="ident">Opcode::DynamicStackStore</span>
        <span class="op">|</span> <span class="ident">Opcode::DynamicStackLoad</span> =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;Direct stack memory access not supported; should have been legalized&quot;</span>);
        }

        <span class="ident">Opcode::GlobalValue</span> =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;global_value should have been removed by legalization!&quot;</span>);
        }

        <span class="ident">Opcode::HeapAddr</span> =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;heap_addr should have been removed by legalization!&quot;</span>);
        }

        <span class="ident">Opcode::TableAddr</span> =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;table_addr should have been removed by legalization!&quot;</span>);
        }

        <span class="ident">Opcode::Copy</span> =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;Unused opcode should not be encountered.&quot;</span>);
        }

        <span class="ident">Opcode::Trapz</span> <span class="op">|</span> <span class="ident">Opcode::Trapnz</span> <span class="op">|</span> <span class="ident">Opcode::ResumableTrapnz</span> =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;trapz / trapnz / resumable_trapnz should have been removed by legalization!&quot;</span>);
        }

        <span class="ident">Opcode::Jump</span>
        <span class="op">|</span> <span class="ident">Opcode::Brz</span>
        <span class="op">|</span> <span class="ident">Opcode::Brnz</span>
        <span class="op">|</span> <span class="ident">Opcode::BrIcmp</span>
        <span class="op">|</span> <span class="ident">Opcode::Brif</span>
        <span class="op">|</span> <span class="ident">Opcode::Brff</span>
        <span class="op">|</span> <span class="ident">Opcode::BrTable</span> =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;Branch opcode reached non-branch lowering logic!&quot;</span>);
        }
    }
}

<span class="comment">//=============================================================================</span>
<span class="comment">// Lowering-backend trait implementation.</span>

<span class="kw">impl</span> <span class="ident">LowerBackend</span> <span class="kw">for</span> <span class="ident">X64Backend</span> {
    <span class="kw">type</span> <span class="ident">MInst</span> <span class="op">=</span> <span class="ident">Inst</span>;

    <span class="kw">fn</span> <span class="ident">lower</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>, <span class="ident">ir_inst</span>: <span class="ident">IRInst</span>) -&gt; <span class="ident">CodegenResult</span><span class="op">&lt;</span>()<span class="op">&gt;</span> {
        <span class="ident">lower_insn_to_regs</span>(<span class="ident">ctx</span>, <span class="ident">ir_inst</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">flags</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">x64_flags</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">triple</span>)
    }

    <span class="kw">fn</span> <span class="ident">lower_branch_group</span>(
        <span class="kw-2">&amp;</span><span class="self">self</span>,
        <span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>,
        <span class="ident">branches</span>: <span class="kw-2">&amp;</span>[<span class="ident">IRInst</span>],
        <span class="ident">targets</span>: <span class="kw-2">&amp;</span>[<span class="ident">MachLabel</span>],
    ) -&gt; <span class="ident">CodegenResult</span><span class="op">&lt;</span>()<span class="op">&gt;</span> {
        <span class="comment">// A block should end with at most two branches. The first may be a</span>
        <span class="comment">// conditional branch; a conditional branch can be followed only by an</span>
        <span class="comment">// unconditional branch or fallthrough. Otherwise, if only one branch,</span>
        <span class="comment">// it may be an unconditional branch, a fallthrough, a return, or a</span>
        <span class="comment">// trap. These conditions are verified by `is_ebb_basic()` during the</span>
        <span class="comment">// verifier pass.</span>
        <span class="macro">assert!</span>(<span class="ident">branches</span>.<span class="ident">len</span>() <span class="op">&lt;</span><span class="op">=</span> <span class="number">2</span>);
        <span class="kw">if</span> <span class="ident">branches</span>.<span class="ident">len</span>() <span class="op">==</span> <span class="number">2</span> {
            <span class="kw">let</span> <span class="ident">op1</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">data</span>(<span class="ident">branches</span>[<span class="number">1</span>]).<span class="ident">opcode</span>();
            <span class="macro">assert!</span>(<span class="ident">op1</span> <span class="op">==</span> <span class="ident">Opcode::Jump</span>);
        }

        <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Ok</span>(()) <span class="op">=</span> <span class="ident">isle::lower_branch</span>(
            <span class="ident">ctx</span>,
            <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">triple</span>,
            <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">flags</span>,
            <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">x64_flags</span>,
            <span class="ident">branches</span>[<span class="number">0</span>],
            <span class="ident">targets</span>,
        ) {
            <span class="kw">return</span> <span class="prelude-val">Ok</span>(());
        }

        <span class="macro">unreachable!</span>(
            <span class="string">&quot;implemented in ISLE: branch = `{}`&quot;</span>,
            <span class="ident">ctx</span>.<span class="ident">dfg</span>().<span class="ident">display_inst</span>(<span class="ident">branches</span>[<span class="number">0</span>]),
        );
    }

    <span class="kw">fn</span> <span class="ident">maybe_pinned_reg</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span> {
        <span class="prelude-val">Some</span>(<span class="ident">regs::pinned_reg</span>())
    }
}
</code></pre></div>
</section><section id="search" class="content hidden"></section></div></main><div id="rustdoc-vars" data-root-path="../../../../" data-current-crate="cranelift_codegen" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.61.0-nightly (285fa7ecd 2022-03-14)" ></div>
</body></html>