\hypertarget{group___u_a_r_t___private___macros}{}\doxysection{UART Private Macros}
\label{group___u_a_r_t___private___macros}\index{UART Private Macros@{UART Private Macros}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___private___macros_ga4fb6c975f14bd141ec282820823a2fff}{IS\+\_\+\+UART\+\_\+\+WORD\+\_\+\+LENGTH}}(LENGTH)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___private___macros_ga12e732e82119829947fb0c97da82bd69}{IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+WORD\+\_\+\+LENGTH}}(LENGTH)~(((LENGTH) == \mbox{\hyperlink{group___u_a_r_t___word___length_gaf394e9abaf17932ee89591f990fe6407}{UART\+\_\+\+WORDLENGTH\+\_\+8B}}))
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___private___macros_ga2c61795ef4affdddf3854c8f59568e41}{IS\+\_\+\+UART\+\_\+\+STOPBITS}}(STOPBITS)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___private___macros_gaf2f542d273738ee3cb4a93d169827744}{IS\+\_\+\+UART\+\_\+\+PARITY}}(PARITY)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___private___macros_ga4da792d3bbb8e04d97dd45b963ac2464}{IS\+\_\+\+UART\+\_\+\+HARDWARE\+\_\+\+FLOW\+\_\+\+CONTROL}}(CONTROL)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___private___macros_ga748d45fbdc96c743bee170b749f961ba}{IS\+\_\+\+UART\+\_\+\+MODE}}(MODE)~((((MODE) \& 0x0000\+FFF3U) == 0x00U) \&\& ((MODE) != 0x00U))
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___private___macros_ga202315393e18f29b20eb49ad9f8934dd}{IS\+\_\+\+UART\+\_\+\+STATE}}(STATE)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___private___macros_ga8486e4a622ab62a11d82389d4aa0305d}{IS\+\_\+\+UART\+\_\+\+OVERSAMPLING}}(SAMPLING)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___private___macros_gacd5577cca731f8ef51badd665f6aa5e6}{IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+OVERSAMPLING}}(SAMPLING)~(((SAMPLING) == \mbox{\hyperlink{group___u_a_r_t___over___sampling_gaa6a320ec65d248d76f21de818db1a2f0}{UART\+\_\+\+OVERSAMPLING\+\_\+16}}))
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___private___macros_ga5f09f62c88629a872d9b6ebf1d068950}{IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+BREAK\+\_\+\+DETECT\+\_\+\+LENGTH}}(LENGTH)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___private___macros_ga6fea268c66482e36fb38844b808cf695}{IS\+\_\+\+UART\+\_\+\+WAKEUPMETHOD}}(WAKEUP)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___private___macros_ga5d657d5c8e47b147a834e0018e9407c2}{IS\+\_\+\+UART\+\_\+\+BAUDRATE}}(BAUDRATE)~((BAUDRATE) $<$= 10500000U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___private___macros_ga2c4dce8c60f202455e6f1481fc441f98}{IS\+\_\+\+UART\+\_\+\+ADDRESS}}(ADDRESS)~((ADDRESS) $<$= 0x0\+FU)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___private___macros_gabd6dd99fff6cd5c0374780fd72a61e6e}{UART\+\_\+\+DIV\+\_\+\+SAMPLING16}}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~((uint32\+\_\+t)((((uint64\+\_\+t)(\+\_\+\+PCLK\+\_\+))$\ast$25U)/(4U$\ast$((uint64\+\_\+t)(\+\_\+\+BAUD\+\_\+)))))
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___private___macros_ga9cd479aff25c454d9d4f3c1c20517c86}{UART\+\_\+\+DIVMANT\+\_\+\+SAMPLING16}}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~(\mbox{\hyperlink{group___u_a_r_t___private___macros_gabd6dd99fff6cd5c0374780fd72a61e6e}{UART\+\_\+\+DIV\+\_\+\+SAMPLING16}}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+))/100U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___private___macros_gade99ebfd7502df11b366c48fac5417d7}{UART\+\_\+\+DIVFRAQ\+\_\+\+SAMPLING16}}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~((((\mbox{\hyperlink{group___u_a_r_t___private___macros_gabd6dd99fff6cd5c0374780fd72a61e6e}{UART\+\_\+\+DIV\+\_\+\+SAMPLING16}}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) -\/ (\mbox{\hyperlink{group___u_a_r_t___private___macros_ga9cd479aff25c454d9d4f3c1c20517c86}{UART\+\_\+\+DIVMANT\+\_\+\+SAMPLING16}}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) $\ast$ 100U)) $\ast$ 16U) + 50U) / 100U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___private___macros_gaed98b14acfc939985cc9909a6fa64d71}{UART\+\_\+\+BRR\+\_\+\+SAMPLING16}}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___private___macros_ga97075bc06a62c182b0b9a00bbf04b170}{UART\+\_\+\+DIV\+\_\+\+SAMPLING8}}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~((uint32\+\_\+t)((((uint64\+\_\+t)(\+\_\+\+PCLK\+\_\+))$\ast$25U)/(2U$\ast$((uint64\+\_\+t)(\+\_\+\+BAUD\+\_\+)))))
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___private___macros_ga3dafeed17fc4cf319b0dd88d7d0fb614}{UART\+\_\+\+DIVMANT\+\_\+\+SAMPLING8}}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~(\mbox{\hyperlink{group___u_a_r_t___private___macros_ga97075bc06a62c182b0b9a00bbf04b170}{UART\+\_\+\+DIV\+\_\+\+SAMPLING8}}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+))/100U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___private___macros_gae0c8a28dbc006a93dd8e90e8ff8a37a0}{UART\+\_\+\+DIVFRAQ\+\_\+\+SAMPLING8}}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~((((\mbox{\hyperlink{group___u_a_r_t___private___macros_ga97075bc06a62c182b0b9a00bbf04b170}{UART\+\_\+\+DIV\+\_\+\+SAMPLING8}}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) -\/ (\mbox{\hyperlink{group___u_a_r_t___private___macros_ga3dafeed17fc4cf319b0dd88d7d0fb614}{UART\+\_\+\+DIVMANT\+\_\+\+SAMPLING8}}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) $\ast$ 100U)) $\ast$ 8U) + 50U) / 100U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___private___macros_gae36ed9e94681494a31a9d8a7bbcc1a2c}{UART\+\_\+\+BRR\+\_\+\+SAMPLING8}}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t___private___macros_ga2c4dce8c60f202455e6f1481fc441f98}\label{group___u_a_r_t___private___macros_ga2c4dce8c60f202455e6f1481fc441f98}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_ADDRESS@{IS\_UART\_ADDRESS}}
\index{IS\_UART\_ADDRESS@{IS\_UART\_ADDRESS}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_ADDRESS}{IS\_UART\_ADDRESS}}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+ADDRESS(\begin{DoxyParamCaption}\item[{}]{ADDRESS }\end{DoxyParamCaption})~((ADDRESS) $<$= 0x0\+FU)}

\mbox{\Hypertarget{group___u_a_r_t___private___macros_ga5d657d5c8e47b147a834e0018e9407c2}\label{group___u_a_r_t___private___macros_ga5d657d5c8e47b147a834e0018e9407c2}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_BAUDRATE@{IS\_UART\_BAUDRATE}}
\index{IS\_UART\_BAUDRATE@{IS\_UART\_BAUDRATE}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_BAUDRATE}{IS\_UART\_BAUDRATE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+BAUDRATE(\begin{DoxyParamCaption}\item[{}]{BAUDRATE }\end{DoxyParamCaption})~((BAUDRATE) $<$= 10500000U)}

\mbox{\Hypertarget{group___u_a_r_t___private___macros_ga4da792d3bbb8e04d97dd45b963ac2464}\label{group___u_a_r_t___private___macros_ga4da792d3bbb8e04d97dd45b963ac2464}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_HARDWARE\_FLOW\_CONTROL@{IS\_UART\_HARDWARE\_FLOW\_CONTROL}}
\index{IS\_UART\_HARDWARE\_FLOW\_CONTROL@{IS\_UART\_HARDWARE\_FLOW\_CONTROL}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_HARDWARE\_FLOW\_CONTROL}{IS\_UART\_HARDWARE\_FLOW\_CONTROL}}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+HARDWARE\+\_\+\+FLOW\+\_\+\+CONTROL(\begin{DoxyParamCaption}\item[{}]{CONTROL }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((CONTROL)\ ==\ \mbox{\hyperlink{group___u_a_r_t___hardware___flow___control_gae0569001c06b7760cd38c481f84116cf}{UART\_HWCONTROL\_NONE}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CONTROL)\ ==\ \mbox{\hyperlink{group___u_a_r_t___hardware___flow___control_ga6d5dad09c6abf30f252084ba0f8c0b7d}{UART\_HWCONTROL\_RTS}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CONTROL)\ ==\ \mbox{\hyperlink{group___u_a_r_t___hardware___flow___control_ga352f517245986e3b86bc75f8472c51ea}{UART\_HWCONTROL\_CTS}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CONTROL)\ ==\ \mbox{\hyperlink{group___u_a_r_t___hardware___flow___control_ga7c91698e8f08ba7ed3f2a0ba9aa27d73}{UART\_HWCONTROL\_RTS\_CTS}}))}

\end{DoxyCode}
\mbox{\Hypertarget{group___u_a_r_t___private___macros_ga5f09f62c88629a872d9b6ebf1d068950}\label{group___u_a_r_t___private___macros_ga5f09f62c88629a872d9b6ebf1d068950}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_LIN\_BREAK\_DETECT\_LENGTH@{IS\_UART\_LIN\_BREAK\_DETECT\_LENGTH}}
\index{IS\_UART\_LIN\_BREAK\_DETECT\_LENGTH@{IS\_UART\_LIN\_BREAK\_DETECT\_LENGTH}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_LIN\_BREAK\_DETECT\_LENGTH}{IS\_UART\_LIN\_BREAK\_DETECT\_LENGTH}}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+BREAK\+\_\+\+DETECT\+\_\+\+LENGTH(\begin{DoxyParamCaption}\item[{}]{LENGTH }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LENGTH)\ ==\ \mbox{\hyperlink{group___u_a_r_t___l_i_n___break___detection___length_ga027616b7a36b36e0e51ffee947533624}{UART\_LINBREAKDETECTLENGTH\_10B}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ \mbox{\hyperlink{group___u_a_r_t___l_i_n___break___detection___length_ga2f66fcd37de7a3ca9e1101305f2e23e6}{UART\_LINBREAKDETECTLENGTH\_11B}}))}

\end{DoxyCode}
\mbox{\Hypertarget{group___u_a_r_t___private___macros_gacd5577cca731f8ef51badd665f6aa5e6}\label{group___u_a_r_t___private___macros_gacd5577cca731f8ef51badd665f6aa5e6}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_LIN\_OVERSAMPLING@{IS\_UART\_LIN\_OVERSAMPLING}}
\index{IS\_UART\_LIN\_OVERSAMPLING@{IS\_UART\_LIN\_OVERSAMPLING}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_LIN\_OVERSAMPLING}{IS\_UART\_LIN\_OVERSAMPLING}}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+OVERSAMPLING(\begin{DoxyParamCaption}\item[{}]{SAMPLING }\end{DoxyParamCaption})~(((SAMPLING) == \mbox{\hyperlink{group___u_a_r_t___over___sampling_gaa6a320ec65d248d76f21de818db1a2f0}{UART\+\_\+\+OVERSAMPLING\+\_\+16}}))}

\mbox{\Hypertarget{group___u_a_r_t___private___macros_ga12e732e82119829947fb0c97da82bd69}\label{group___u_a_r_t___private___macros_ga12e732e82119829947fb0c97da82bd69}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_LIN\_WORD\_LENGTH@{IS\_UART\_LIN\_WORD\_LENGTH}}
\index{IS\_UART\_LIN\_WORD\_LENGTH@{IS\_UART\_LIN\_WORD\_LENGTH}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_LIN\_WORD\_LENGTH}{IS\_UART\_LIN\_WORD\_LENGTH}}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+WORD\+\_\+\+LENGTH(\begin{DoxyParamCaption}\item[{}]{LENGTH }\end{DoxyParamCaption})~(((LENGTH) == \mbox{\hyperlink{group___u_a_r_t___word___length_gaf394e9abaf17932ee89591f990fe6407}{UART\+\_\+\+WORDLENGTH\+\_\+8B}}))}

\mbox{\Hypertarget{group___u_a_r_t___private___macros_ga748d45fbdc96c743bee170b749f961ba}\label{group___u_a_r_t___private___macros_ga748d45fbdc96c743bee170b749f961ba}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_MODE@{IS\_UART\_MODE}}
\index{IS\_UART\_MODE@{IS\_UART\_MODE}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_MODE}{IS\_UART\_MODE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+MODE(\begin{DoxyParamCaption}\item[{}]{MODE }\end{DoxyParamCaption})~((((MODE) \& 0x0000\+FFF3U) == 0x00U) \&\& ((MODE) != 0x00U))}

\mbox{\Hypertarget{group___u_a_r_t___private___macros_ga8486e4a622ab62a11d82389d4aa0305d}\label{group___u_a_r_t___private___macros_ga8486e4a622ab62a11d82389d4aa0305d}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_OVERSAMPLING@{IS\_UART\_OVERSAMPLING}}
\index{IS\_UART\_OVERSAMPLING@{IS\_UART\_OVERSAMPLING}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_OVERSAMPLING}{IS\_UART\_OVERSAMPLING}}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+OVERSAMPLING(\begin{DoxyParamCaption}\item[{}]{SAMPLING }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((SAMPLING)\ ==\ \mbox{\hyperlink{group___u_a_r_t___over___sampling_gaa6a320ec65d248d76f21de818db1a2f0}{UART\_OVERSAMPLING\_16}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SAMPLING)\ ==\ \mbox{\hyperlink{group___u_a_r_t___over___sampling_gaeb13896e8bdc1bb041e01a86a868ee0b}{UART\_OVERSAMPLING\_8}}))}

\end{DoxyCode}
\mbox{\Hypertarget{group___u_a_r_t___private___macros_gaf2f542d273738ee3cb4a93d169827744}\label{group___u_a_r_t___private___macros_gaf2f542d273738ee3cb4a93d169827744}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_PARITY@{IS\_UART\_PARITY}}
\index{IS\_UART\_PARITY@{IS\_UART\_PARITY}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_PARITY}{IS\_UART\_PARITY}}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+PARITY(\begin{DoxyParamCaption}\item[{}]{PARITY }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((PARITY)\ ==\ \mbox{\hyperlink{group___u_a_r_t___parity_ga270dea6e1a92dd83fe58802450bdd60c}{UART\_PARITY\_NONE}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PARITY)\ ==\ \mbox{\hyperlink{group___u_a_r_t___parity_ga063b14ac42ef9e8f4246c17a586b14eb}{UART\_PARITY\_EVEN}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PARITY)\ ==\ \mbox{\hyperlink{group___u_a_r_t___parity_ga229615e64964f68f7a856ea6ffea359e}{UART\_PARITY\_ODD}}))}

\end{DoxyCode}
\mbox{\Hypertarget{group___u_a_r_t___private___macros_ga202315393e18f29b20eb49ad9f8934dd}\label{group___u_a_r_t___private___macros_ga202315393e18f29b20eb49ad9f8934dd}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_STATE@{IS\_UART\_STATE}}
\index{IS\_UART\_STATE@{IS\_UART\_STATE}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_STATE}{IS\_UART\_STATE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+STATE(\begin{DoxyParamCaption}\item[{}]{STATE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((STATE)\ ==\ \mbox{\hyperlink{group___u_a_r_t___state_gaf32492459be708981ebc5615194cdae9}{UART\_STATE\_DISABLE}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ \mbox{\hyperlink{group___u_a_r_t___state_gab6b470dccef2a518a45554b171acff5b}{UART\_STATE\_ENABLE}}))}

\end{DoxyCode}
\mbox{\Hypertarget{group___u_a_r_t___private___macros_ga2c61795ef4affdddf3854c8f59568e41}\label{group___u_a_r_t___private___macros_ga2c61795ef4affdddf3854c8f59568e41}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_STOPBITS@{IS\_UART\_STOPBITS}}
\index{IS\_UART\_STOPBITS@{IS\_UART\_STOPBITS}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_STOPBITS}{IS\_UART\_STOPBITS}}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+STOPBITS(\begin{DoxyParamCaption}\item[{}]{STOPBITS }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((STOPBITS)\ ==\ \mbox{\hyperlink{group___u_a_r_t___stop___bits_ga7cf97e555292d574de8abc596ba0e2ce}{UART\_STOPBITS\_1}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STOPBITS)\ ==\ \mbox{\hyperlink{group___u_a_r_t___stop___bits_ga91616523380f7450aac6cb7e17f0c0f2}{UART\_STOPBITS\_2}}))}

\end{DoxyCode}
\mbox{\Hypertarget{group___u_a_r_t___private___macros_ga6fea268c66482e36fb38844b808cf695}\label{group___u_a_r_t___private___macros_ga6fea268c66482e36fb38844b808cf695}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_WAKEUPMETHOD@{IS\_UART\_WAKEUPMETHOD}}
\index{IS\_UART\_WAKEUPMETHOD@{IS\_UART\_WAKEUPMETHOD}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_WAKEUPMETHOD}{IS\_UART\_WAKEUPMETHOD}}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+WAKEUPMETHOD(\begin{DoxyParamCaption}\item[{}]{WAKEUP }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((WAKEUP)\ ==\ \mbox{\hyperlink{group___u_a_r_t___wake_up__functions_ga2411ed44c5d82db84c5819e1e2b5b8b3}{UART\_WAKEUPMETHOD\_IDLELINE}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((WAKEUP)\ ==\ \mbox{\hyperlink{group___u_a_r_t___wake_up__functions_ga4c6935f26f8f2a9fe70fd6306a9882cb}{UART\_WAKEUPMETHOD\_ADDRESSMARK}}))}

\end{DoxyCode}
\mbox{\Hypertarget{group___u_a_r_t___private___macros_ga4fb6c975f14bd141ec282820823a2fff}\label{group___u_a_r_t___private___macros_ga4fb6c975f14bd141ec282820823a2fff}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_WORD\_LENGTH@{IS\_UART\_WORD\_LENGTH}}
\index{IS\_UART\_WORD\_LENGTH@{IS\_UART\_WORD\_LENGTH}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_WORD\_LENGTH}{IS\_UART\_WORD\_LENGTH}}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+WORD\+\_\+\+LENGTH(\begin{DoxyParamCaption}\item[{}]{LENGTH }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LENGTH)\ ==\ \mbox{\hyperlink{group___u_a_r_t___word___length_gaf394e9abaf17932ee89591f990fe6407}{UART\_WORDLENGTH\_8B}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ \mbox{\hyperlink{group___u_a_r_t___word___length_gaf867be43de35fd3c32fe0b4dd4058f7e}{UART\_WORDLENGTH\_9B}}))}

\end{DoxyCode}
\mbox{\Hypertarget{group___u_a_r_t___private___macros_gaed98b14acfc939985cc9909a6fa64d71}\label{group___u_a_r_t___private___macros_gaed98b14acfc939985cc9909a6fa64d71}} 
\index{UART Private Macros@{UART Private Macros}!UART\_BRR\_SAMPLING16@{UART\_BRR\_SAMPLING16}}
\index{UART\_BRR\_SAMPLING16@{UART\_BRR\_SAMPLING16}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{UART\_BRR\_SAMPLING16}{UART\_BRR\_SAMPLING16}}
{\footnotesize\ttfamily \#define UART\+\_\+\+BRR\+\_\+\+SAMPLING16(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+PCLK\+\_\+,  }\item[{}]{\+\_\+\+BAUD\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{group___u_a_r_t___private___macros_ga9cd479aff25c454d9d4f3c1c20517c86}{UART\_DIVMANT\_SAMPLING16}}((\_PCLK\_),\ (\_BAUD\_))\ <<\ 4U)\ +\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___u_a_r_t___private___macros_gade99ebfd7502df11b366c48fac5417d7}{UART\_DIVFRAQ\_SAMPLING16}}((\_PCLK\_),\ (\_BAUD\_))\ \&\ 0xF0U)\ +\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___u_a_r_t___private___macros_gade99ebfd7502df11b366c48fac5417d7}{UART\_DIVFRAQ\_SAMPLING16}}((\_PCLK\_),\ (\_BAUD\_))\ \&\ 0x0FU))}

\end{DoxyCode}
\mbox{\Hypertarget{group___u_a_r_t___private___macros_gae36ed9e94681494a31a9d8a7bbcc1a2c}\label{group___u_a_r_t___private___macros_gae36ed9e94681494a31a9d8a7bbcc1a2c}} 
\index{UART Private Macros@{UART Private Macros}!UART\_BRR\_SAMPLING8@{UART\_BRR\_SAMPLING8}}
\index{UART\_BRR\_SAMPLING8@{UART\_BRR\_SAMPLING8}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{UART\_BRR\_SAMPLING8}{UART\_BRR\_SAMPLING8}}
{\footnotesize\ttfamily \#define UART\+\_\+\+BRR\+\_\+\+SAMPLING8(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+PCLK\+\_\+,  }\item[{}]{\+\_\+\+BAUD\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{group___u_a_r_t___private___macros_ga3dafeed17fc4cf319b0dd88d7d0fb614}{UART\_DIVMANT\_SAMPLING8}}((\_PCLK\_),\ (\_BAUD\_))\ <<\ 4U)\ +\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{group___u_a_r_t___private___macros_gae0c8a28dbc006a93dd8e90e8ff8a37a0}{UART\_DIVFRAQ\_SAMPLING8}}((\_PCLK\_),\ (\_BAUD\_))\ \&\ 0xF8U)\ <<\ 1U)\ +\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___u_a_r_t___private___macros_gae0c8a28dbc006a93dd8e90e8ff8a37a0}{UART\_DIVFRAQ\_SAMPLING8}}((\_PCLK\_),\ (\_BAUD\_))\ \&\ 0x07U))}

\end{DoxyCode}
\mbox{\Hypertarget{group___u_a_r_t___private___macros_gabd6dd99fff6cd5c0374780fd72a61e6e}\label{group___u_a_r_t___private___macros_gabd6dd99fff6cd5c0374780fd72a61e6e}} 
\index{UART Private Macros@{UART Private Macros}!UART\_DIV\_SAMPLING16@{UART\_DIV\_SAMPLING16}}
\index{UART\_DIV\_SAMPLING16@{UART\_DIV\_SAMPLING16}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{UART\_DIV\_SAMPLING16}{UART\_DIV\_SAMPLING16}}
{\footnotesize\ttfamily \#define UART\+\_\+\+DIV\+\_\+\+SAMPLING16(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+PCLK\+\_\+,  }\item[{}]{\+\_\+\+BAUD\+\_\+ }\end{DoxyParamCaption})~((uint32\+\_\+t)((((uint64\+\_\+t)(\+\_\+\+PCLK\+\_\+))$\ast$25U)/(4U$\ast$((uint64\+\_\+t)(\+\_\+\+BAUD\+\_\+)))))}

\mbox{\Hypertarget{group___u_a_r_t___private___macros_ga97075bc06a62c182b0b9a00bbf04b170}\label{group___u_a_r_t___private___macros_ga97075bc06a62c182b0b9a00bbf04b170}} 
\index{UART Private Macros@{UART Private Macros}!UART\_DIV\_SAMPLING8@{UART\_DIV\_SAMPLING8}}
\index{UART\_DIV\_SAMPLING8@{UART\_DIV\_SAMPLING8}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{UART\_DIV\_SAMPLING8}{UART\_DIV\_SAMPLING8}}
{\footnotesize\ttfamily \#define UART\+\_\+\+DIV\+\_\+\+SAMPLING8(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+PCLK\+\_\+,  }\item[{}]{\+\_\+\+BAUD\+\_\+ }\end{DoxyParamCaption})~((uint32\+\_\+t)((((uint64\+\_\+t)(\+\_\+\+PCLK\+\_\+))$\ast$25U)/(2U$\ast$((uint64\+\_\+t)(\+\_\+\+BAUD\+\_\+)))))}

\mbox{\Hypertarget{group___u_a_r_t___private___macros_gade99ebfd7502df11b366c48fac5417d7}\label{group___u_a_r_t___private___macros_gade99ebfd7502df11b366c48fac5417d7}} 
\index{UART Private Macros@{UART Private Macros}!UART\_DIVFRAQ\_SAMPLING16@{UART\_DIVFRAQ\_SAMPLING16}}
\index{UART\_DIVFRAQ\_SAMPLING16@{UART\_DIVFRAQ\_SAMPLING16}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{UART\_DIVFRAQ\_SAMPLING16}{UART\_DIVFRAQ\_SAMPLING16}}
{\footnotesize\ttfamily \#define UART\+\_\+\+DIVFRAQ\+\_\+\+SAMPLING16(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+PCLK\+\_\+,  }\item[{}]{\+\_\+\+BAUD\+\_\+ }\end{DoxyParamCaption})~((((\mbox{\hyperlink{group___u_a_r_t___private___macros_gabd6dd99fff6cd5c0374780fd72a61e6e}{UART\+\_\+\+DIV\+\_\+\+SAMPLING16}}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) -\/ (\mbox{\hyperlink{group___u_a_r_t___private___macros_ga9cd479aff25c454d9d4f3c1c20517c86}{UART\+\_\+\+DIVMANT\+\_\+\+SAMPLING16}}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) $\ast$ 100U)) $\ast$ 16U) + 50U) / 100U)}

\mbox{\Hypertarget{group___u_a_r_t___private___macros_gae0c8a28dbc006a93dd8e90e8ff8a37a0}\label{group___u_a_r_t___private___macros_gae0c8a28dbc006a93dd8e90e8ff8a37a0}} 
\index{UART Private Macros@{UART Private Macros}!UART\_DIVFRAQ\_SAMPLING8@{UART\_DIVFRAQ\_SAMPLING8}}
\index{UART\_DIVFRAQ\_SAMPLING8@{UART\_DIVFRAQ\_SAMPLING8}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{UART\_DIVFRAQ\_SAMPLING8}{UART\_DIVFRAQ\_SAMPLING8}}
{\footnotesize\ttfamily \#define UART\+\_\+\+DIVFRAQ\+\_\+\+SAMPLING8(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+PCLK\+\_\+,  }\item[{}]{\+\_\+\+BAUD\+\_\+ }\end{DoxyParamCaption})~((((\mbox{\hyperlink{group___u_a_r_t___private___macros_ga97075bc06a62c182b0b9a00bbf04b170}{UART\+\_\+\+DIV\+\_\+\+SAMPLING8}}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) -\/ (\mbox{\hyperlink{group___u_a_r_t___private___macros_ga3dafeed17fc4cf319b0dd88d7d0fb614}{UART\+\_\+\+DIVMANT\+\_\+\+SAMPLING8}}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) $\ast$ 100U)) $\ast$ 8U) + 50U) / 100U)}

\mbox{\Hypertarget{group___u_a_r_t___private___macros_ga9cd479aff25c454d9d4f3c1c20517c86}\label{group___u_a_r_t___private___macros_ga9cd479aff25c454d9d4f3c1c20517c86}} 
\index{UART Private Macros@{UART Private Macros}!UART\_DIVMANT\_SAMPLING16@{UART\_DIVMANT\_SAMPLING16}}
\index{UART\_DIVMANT\_SAMPLING16@{UART\_DIVMANT\_SAMPLING16}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{UART\_DIVMANT\_SAMPLING16}{UART\_DIVMANT\_SAMPLING16}}
{\footnotesize\ttfamily \#define UART\+\_\+\+DIVMANT\+\_\+\+SAMPLING16(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+PCLK\+\_\+,  }\item[{}]{\+\_\+\+BAUD\+\_\+ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___u_a_r_t___private___macros_gabd6dd99fff6cd5c0374780fd72a61e6e}{UART\+\_\+\+DIV\+\_\+\+SAMPLING16}}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+))/100U)}

\mbox{\Hypertarget{group___u_a_r_t___private___macros_ga3dafeed17fc4cf319b0dd88d7d0fb614}\label{group___u_a_r_t___private___macros_ga3dafeed17fc4cf319b0dd88d7d0fb614}} 
\index{UART Private Macros@{UART Private Macros}!UART\_DIVMANT\_SAMPLING8@{UART\_DIVMANT\_SAMPLING8}}
\index{UART\_DIVMANT\_SAMPLING8@{UART\_DIVMANT\_SAMPLING8}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{UART\_DIVMANT\_SAMPLING8}{UART\_DIVMANT\_SAMPLING8}}
{\footnotesize\ttfamily \#define UART\+\_\+\+DIVMANT\+\_\+\+SAMPLING8(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+PCLK\+\_\+,  }\item[{}]{\+\_\+\+BAUD\+\_\+ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___u_a_r_t___private___macros_ga97075bc06a62c182b0b9a00bbf04b170}{UART\+\_\+\+DIV\+\_\+\+SAMPLING8}}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+))/100U)}

