
*** Running vivado
    with args -log SAR_top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SAR_top_module.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source SAR_top_module.tcl -notrace
Command: synth_design -top SAR_top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5280 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 309.348 ; gain = 79.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SAR_top_module' [//uc.ucalgary.ca/dfs/SSE/Users/arden.oh/Documents/453/Lab 5/SAR_DAC_top_module_testing.vhd:18]
	Parameter width bound to: 8 - type: integer 
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'SAR' declared at '//uc.ucalgary.ca/dfs/SSE/Users/arden.oh/Documents/453/Lab 5/SAR.vhd:6' bound to instance 'SAR_1' of component 'SAR' [//uc.ucalgary.ca/dfs/SSE/Users/arden.oh/Documents/453/Lab 5/SAR_DAC_top_module_testing.vhd:46]
INFO: [Synth 8-638] synthesizing module 'SAR' [//uc.ucalgary.ca/dfs/SSE/Users/arden.oh/Documents/453/Lab 5/SAR.vhd:17]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SAR' (1#1) [//uc.ucalgary.ca/dfs/SSE/Users/arden.oh/Documents/453/Lab 5/SAR.vhd:17]
INFO: [Synth 8-3491] module 'PWM_DAC' declared at '//uc.ucalgary.ca/dfs/SSE/Users/arden.oh/Documents/453/Lab 5/PWM_DAC-2.vhd:5' bound to instance 'PWM_DAC_1' of component 'PWM_DAC' [//uc.ucalgary.ca/dfs/SSE/Users/arden.oh/Documents/453/Lab 5/SAR_DAC_top_module_testing.vhd:55]
INFO: [Synth 8-638] synthesizing module 'PWM_DAC' [//uc.ucalgary.ca/dfs/SSE/Users/arden.oh/Documents/453/Lab 5/PWM_DAC-2.vhd:14]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PWM_DAC' (2#1) [//uc.ucalgary.ca/dfs/SSE/Users/arden.oh/Documents/453/Lab 5/PWM_DAC-2.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'SAR_top_module' (3#1) [//uc.ucalgary.ca/dfs/SSE/Users/arden.oh/Documents/453/Lab 5/SAR_DAC_top_module_testing.vhd:18]
WARNING: [Synth 8-3917] design SAR_top_module has port voltage_3_3 driven by constant 1
WARNING: [Synth 8-3917] design SAR_top_module has port voltage_0 driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 348.426 ; gain = 118.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 348.426 ; gain = 118.086
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [//uc.ucalgary.ca/dfs/SSE/Users/arden.oh/Documents/453/Lab 5/SAR_xdc.xdc]
Finished Parsing XDC File [//uc.ucalgary.ca/dfs/SSE/Users/arden.oh/Documents/453/Lab 5/SAR_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [//uc.ucalgary.ca/dfs/SSE/Users/arden.oh/Documents/453/Lab 5/SAR_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SAR_top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SAR_top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 648.148 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 648.148 ; gain = 417.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 648.148 ; gain = 417.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 648.148 ; gain = 417.809
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [//uc.ucalgary.ca/dfs/SSE/Users/arden.oh/Documents/453/Lab 5/PWM_DAC-2.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 648.148 ; gain = 417.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SAR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 6     
Module PWM_DAC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element PWM_DAC_1/counter_reg was removed.  [//uc.ucalgary.ca/dfs/SSE/Users/arden.oh/Documents/453/Lab 5/PWM_DAC-2.vhd:21]
WARNING: [Synth 8-3917] design SAR_top_module has port voltage_3_3 driven by constant 1
WARNING: [Synth 8-3917] design SAR_top_module has port voltage_0 driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SAR_1/done_reg )
WARNING: [Synth 8-3332] Sequential element (SAR_1/done_reg) is unused and will be removed from module SAR_top_module.
WARNING: [Synth 8-3332] Sequential element (SAR_1/done_count_reg[2]) is unused and will be removed from module SAR_top_module.
WARNING: [Synth 8-3332] Sequential element (SAR_1/done_count_reg[1]) is unused and will be removed from module SAR_top_module.
WARNING: [Synth 8-3332] Sequential element (SAR_1/done_count_reg[0]) is unused and will be removed from module SAR_top_module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 648.148 ; gain = 417.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 648.148 ; gain = 417.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 648.148 ; gain = 417.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 648.148 ; gain = 417.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 648.148 ; gain = 417.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 648.148 ; gain = 417.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 648.148 ; gain = 417.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 648.148 ; gain = 417.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 648.148 ; gain = 417.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 648.148 ; gain = 417.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     1|
|3     |LUT1   |     2|
|4     |LUT2   |     3|
|5     |LUT3   |     3|
|6     |LUT4   |    10|
|7     |LUT5   |     8|
|8     |LUT6   |     2|
|9     |FDCE   |    15|
|10    |FDPE   |     4|
|11    |IBUF   |     3|
|12    |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+------------+--------+------+
|      |Instance    |Module  |Cells |
+------+------------+--------+------+
|1     |top         |        |    56|
|2     |  PWM_DAC_1 |PWM_DAC |    18|
|3     |  SAR_1     |SAR     |    30|
+------+------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 648.148 ; gain = 417.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 648.148 ; gain = 118.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 648.148 ; gain = 417.809
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

20 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 648.148 ; gain = 425.574
INFO: [Common 17-1381] The checkpoint 'C:/Users/arden.oh/project_3/project_3.runs/synth_1/SAR_top_module.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 648.148 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 23 19:07:43 2017...
