#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Feb 20 18:53:19 2026
# Process ID: 54446
# Current directory: /u/halle/dwe/home_at/Desktop/RISCV-with-FPGA/vivado-p/Test
# Command line: vivado Test.xpr
# Log file: /u/halle/dwe/home_at/Desktop/RISCV-with-FPGA/vivado-p/Test/vivado.log
# Journal file: /u/halle/dwe/home_at/Desktop/RISCV-with-FPGA/vivado-p/Test/vivado.jou
# Running On: halle.cli.ito.cit.tum.de, OS: Linux, CPU Frequency: 3750.012 MHz, CPU Physical cores: 32, Host memory: 810729 MB
#-----------------------------------------------------------
start_gui
open_project Test.xpr
update_compile_order -fileset sources_1
open_bd_design {/u/halle/dwe/home_at/Desktop/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {2} CONFIG.C_ALL_INPUTS {0}] [get_bd_cells axi_gpio_0]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_nets rst_ps7_0_50M_interconnect_aresetn]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_GPIO2_WIDTH {1} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO2]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO2]
delete_bd_objs [get_bd_intf_ports gpio_rtl_1]
connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_o] [get_bd_pins rv_pl_0/rst_n]
startgroup
endgroup
validate_bd_design
regenerate_bd_layout
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_0/GPIO2]
endgroup
undo
reset_run design_1_axi_gpio_0_1_synth_1
reset_run design_1_axi_smc_2_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 64
wait_on_run synth_1
write_bd_layout -format pdf -orientation portrait -force /u/halle/dwe/home_at/Desktop/RISCV-with-FPGA/vivado-p/Test/design_1.pdf
launch_runs impl_1 -jobs 64
wait_on_run impl_1
open_run impl_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
current_design impl_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
write_schematic -format pdf -orientation portrait -force /u/halle/dwe/home_at/Desktop/RISCV-with-FPGA/vivado-p/Test/schematic.pdf
open_bd_design {/u/halle/dwe/home_at/Desktop/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
current_design synth_1
report_utilization -name utilization_2
