#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1871320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1885e90 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1878500 .functor NOT 1, L_0x18d7aa0, C4<0>, C4<0>, C4<0>;
L_0x18d7880 .functor XOR 2, L_0x18d7740, L_0x18d77e0, C4<00>, C4<00>;
L_0x18d7990 .functor XOR 2, L_0x18d7880, L_0x18d78f0, C4<00>, C4<00>;
v0x18d3090_0 .net *"_ivl_10", 1 0, L_0x18d78f0;  1 drivers
v0x18d3190_0 .net *"_ivl_12", 1 0, L_0x18d7990;  1 drivers
v0x18d3270_0 .net *"_ivl_2", 1 0, L_0x18d76a0;  1 drivers
v0x18d3330_0 .net *"_ivl_4", 1 0, L_0x18d7740;  1 drivers
v0x18d3410_0 .net *"_ivl_6", 1 0, L_0x18d77e0;  1 drivers
v0x18d3540_0 .net *"_ivl_8", 1 0, L_0x18d7880;  1 drivers
v0x18d3620_0 .net "a", 0 0, v0x18cf7e0_0;  1 drivers
v0x18d36c0_0 .net "b", 0 0, v0x18cf880_0;  1 drivers
v0x18d3760_0 .net "c", 0 0, v0x18cf920_0;  1 drivers
v0x18d3800_0 .var "clk", 0 0;
v0x18d38a0_0 .net "d", 0 0, v0x18cfa60_0;  1 drivers
v0x18d3940_0 .net "out_pos_dut", 0 0, L_0x18d7540;  1 drivers
v0x18d39e0_0 .net "out_pos_ref", 0 0, L_0x18d4f10;  1 drivers
v0x18d3a80_0 .net "out_sop_dut", 0 0, L_0x18d58a0;  1 drivers
v0x18d3b20_0 .net "out_sop_ref", 0 0, L_0x18aa210;  1 drivers
v0x18d3bc0_0 .var/2u "stats1", 223 0;
v0x18d3c60_0 .var/2u "strobe", 0 0;
v0x18d3d00_0 .net "tb_match", 0 0, L_0x18d7aa0;  1 drivers
v0x18d3dd0_0 .net "tb_mismatch", 0 0, L_0x1878500;  1 drivers
v0x18d3e70_0 .net "wavedrom_enable", 0 0, v0x18cfd30_0;  1 drivers
v0x18d3f40_0 .net "wavedrom_title", 511 0, v0x18cfdd0_0;  1 drivers
L_0x18d76a0 .concat [ 1 1 0 0], L_0x18d4f10, L_0x18aa210;
L_0x18d7740 .concat [ 1 1 0 0], L_0x18d4f10, L_0x18aa210;
L_0x18d77e0 .concat [ 1 1 0 0], L_0x18d7540, L_0x18d58a0;
L_0x18d78f0 .concat [ 1 1 0 0], L_0x18d4f10, L_0x18aa210;
L_0x18d7aa0 .cmp/eeq 2, L_0x18d76a0, L_0x18d7990;
S_0x1886020 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1885e90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18788e0 .functor AND 1, v0x18cf920_0, v0x18cfa60_0, C4<1>, C4<1>;
L_0x1878cc0 .functor NOT 1, v0x18cf7e0_0, C4<0>, C4<0>, C4<0>;
L_0x18790a0 .functor NOT 1, v0x18cf880_0, C4<0>, C4<0>, C4<0>;
L_0x1879320 .functor AND 1, L_0x1878cc0, L_0x18790a0, C4<1>, C4<1>;
L_0x1890b00 .functor AND 1, L_0x1879320, v0x18cf920_0, C4<1>, C4<1>;
L_0x18aa210 .functor OR 1, L_0x18788e0, L_0x1890b00, C4<0>, C4<0>;
L_0x18d4390 .functor NOT 1, v0x18cf880_0, C4<0>, C4<0>, C4<0>;
L_0x18d4400 .functor OR 1, L_0x18d4390, v0x18cfa60_0, C4<0>, C4<0>;
L_0x18d4510 .functor AND 1, v0x18cf920_0, L_0x18d4400, C4<1>, C4<1>;
L_0x18d45d0 .functor NOT 1, v0x18cf7e0_0, C4<0>, C4<0>, C4<0>;
L_0x18d46a0 .functor OR 1, L_0x18d45d0, v0x18cf880_0, C4<0>, C4<0>;
L_0x18d4710 .functor AND 1, L_0x18d4510, L_0x18d46a0, C4<1>, C4<1>;
L_0x18d4890 .functor NOT 1, v0x18cf880_0, C4<0>, C4<0>, C4<0>;
L_0x18d4900 .functor OR 1, L_0x18d4890, v0x18cfa60_0, C4<0>, C4<0>;
L_0x18d4820 .functor AND 1, v0x18cf920_0, L_0x18d4900, C4<1>, C4<1>;
L_0x18d4a90 .functor NOT 1, v0x18cf7e0_0, C4<0>, C4<0>, C4<0>;
L_0x18d4b90 .functor OR 1, L_0x18d4a90, v0x18cfa60_0, C4<0>, C4<0>;
L_0x18d4c50 .functor AND 1, L_0x18d4820, L_0x18d4b90, C4<1>, C4<1>;
L_0x18d4e00 .functor XNOR 1, L_0x18d4710, L_0x18d4c50, C4<0>, C4<0>;
v0x1877e30_0 .net *"_ivl_0", 0 0, L_0x18788e0;  1 drivers
v0x1878230_0 .net *"_ivl_12", 0 0, L_0x18d4390;  1 drivers
v0x1878610_0 .net *"_ivl_14", 0 0, L_0x18d4400;  1 drivers
v0x18789f0_0 .net *"_ivl_16", 0 0, L_0x18d4510;  1 drivers
v0x1878dd0_0 .net *"_ivl_18", 0 0, L_0x18d45d0;  1 drivers
v0x18791b0_0 .net *"_ivl_2", 0 0, L_0x1878cc0;  1 drivers
v0x1879430_0 .net *"_ivl_20", 0 0, L_0x18d46a0;  1 drivers
v0x18cdd50_0 .net *"_ivl_24", 0 0, L_0x18d4890;  1 drivers
v0x18cde30_0 .net *"_ivl_26", 0 0, L_0x18d4900;  1 drivers
v0x18cdf10_0 .net *"_ivl_28", 0 0, L_0x18d4820;  1 drivers
v0x18cdff0_0 .net *"_ivl_30", 0 0, L_0x18d4a90;  1 drivers
v0x18ce0d0_0 .net *"_ivl_32", 0 0, L_0x18d4b90;  1 drivers
v0x18ce1b0_0 .net *"_ivl_36", 0 0, L_0x18d4e00;  1 drivers
L_0x7f44b9fbe018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x18ce270_0 .net *"_ivl_38", 0 0, L_0x7f44b9fbe018;  1 drivers
v0x18ce350_0 .net *"_ivl_4", 0 0, L_0x18790a0;  1 drivers
v0x18ce430_0 .net *"_ivl_6", 0 0, L_0x1879320;  1 drivers
v0x18ce510_0 .net *"_ivl_8", 0 0, L_0x1890b00;  1 drivers
v0x18ce5f0_0 .net "a", 0 0, v0x18cf7e0_0;  alias, 1 drivers
v0x18ce6b0_0 .net "b", 0 0, v0x18cf880_0;  alias, 1 drivers
v0x18ce770_0 .net "c", 0 0, v0x18cf920_0;  alias, 1 drivers
v0x18ce830_0 .net "d", 0 0, v0x18cfa60_0;  alias, 1 drivers
v0x18ce8f0_0 .net "out_pos", 0 0, L_0x18d4f10;  alias, 1 drivers
v0x18ce9b0_0 .net "out_sop", 0 0, L_0x18aa210;  alias, 1 drivers
v0x18cea70_0 .net "pos0", 0 0, L_0x18d4710;  1 drivers
v0x18ceb30_0 .net "pos1", 0 0, L_0x18d4c50;  1 drivers
L_0x18d4f10 .functor MUXZ 1, L_0x7f44b9fbe018, L_0x18d4710, L_0x18d4e00, C4<>;
S_0x18cecb0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1885e90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x18cf7e0_0 .var "a", 0 0;
v0x18cf880_0 .var "b", 0 0;
v0x18cf920_0 .var "c", 0 0;
v0x18cf9c0_0 .net "clk", 0 0, v0x18d3800_0;  1 drivers
v0x18cfa60_0 .var "d", 0 0;
v0x18cfb50_0 .var/2u "fail", 0 0;
v0x18cfbf0_0 .var/2u "fail1", 0 0;
v0x18cfc90_0 .net "tb_match", 0 0, L_0x18d7aa0;  alias, 1 drivers
v0x18cfd30_0 .var "wavedrom_enable", 0 0;
v0x18cfdd0_0 .var "wavedrom_title", 511 0;
E_0x1884750/0 .event negedge, v0x18cf9c0_0;
E_0x1884750/1 .event posedge, v0x18cf9c0_0;
E_0x1884750 .event/or E_0x1884750/0, E_0x1884750/1;
S_0x18cefe0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x18cecb0;
 .timescale -12 -12;
v0x18cf220_0 .var/2s "i", 31 0;
E_0x18845f0 .event posedge, v0x18cf9c0_0;
S_0x18cf320 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x18cecb0;
 .timescale -12 -12;
v0x18cf520_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18cf600 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x18cecb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18cffb0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1885e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18d56c0 .functor OR 1, L_0x18d5490, L_0x18d55d0, C4<0>, C4<0>;
L_0x18d58a0 .functor OR 1, L_0x18d56c0, L_0x18d57d0, C4<0>, C4<0>;
L_0x18d5b40 .functor NOT 1, L_0x18d5a50, C4<0>, C4<0>, C4<0>;
L_0x18d5d30 .functor NOT 1, L_0x18d5c00, C4<0>, C4<0>, C4<0>;
L_0x18d5e20 .functor AND 1, L_0x18d5b40, L_0x18d5d30, C4<1>, C4<1>;
L_0x18d6020 .functor NOT 1, L_0x18d5f30, C4<0>, C4<0>, C4<0>;
L_0x18d6120 .functor AND 1, L_0x18d5e20, L_0x18d6020, C4<1>, C4<1>;
L_0x18d6480 .functor NOT 1, L_0x18d6230, C4<0>, C4<0>, C4<0>;
L_0x18d6590 .functor AND 1, L_0x18d6120, L_0x18d6480, C4<1>, C4<1>;
L_0x18d6740 .functor NOT 1, L_0x18d66a0, C4<0>, C4<0>, C4<0>;
L_0x18d6860 .functor AND 1, L_0x18d6590, L_0x18d6740, C4<1>, C4<1>;
L_0x18d6a70 .functor NOT 1, L_0x18d6920, C4<0>, C4<0>, C4<0>;
L_0x18d6b50 .functor AND 1, L_0x18d6860, L_0x18d6a70, C4<1>, C4<1>;
L_0x18d6d50 .functor NOT 1, L_0x18d6c60, C4<0>, C4<0>, C4<0>;
L_0x18d6ae0 .functor AND 1, L_0x18d6b50, L_0x18d6d50, C4<1>, C4<1>;
L_0x18d7090 .functor NOT 1, L_0x18d6f30, C4<0>, C4<0>, C4<0>;
L_0x18d71e0 .functor AND 1, L_0x18d6ae0, L_0x18d7090, C4<1>, C4<1>;
L_0x18d73e0 .functor NOT 1, L_0x18d72f0, C4<0>, C4<0>, C4<0>;
L_0x18d7540 .functor AND 1, L_0x18d71e0, L_0x18d73e0, C4<1>, C4<1>;
v0x18d0170_0 .net *"_ivl_10", 0 0, L_0x18d56c0;  1 drivers
L_0x7f44b9fbe0f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x18d0250_0 .net/2u *"_ivl_12", 3 0, L_0x7f44b9fbe0f0;  1 drivers
v0x18d0330_0 .net *"_ivl_14", 0 0, L_0x18d57d0;  1 drivers
L_0x7f44b9fbe138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x18d0400_0 .net/2u *"_ivl_18", 3 0, L_0x7f44b9fbe138;  1 drivers
L_0x7f44b9fbe060 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x18d04e0_0 .net/2u *"_ivl_2", 3 0, L_0x7f44b9fbe060;  1 drivers
v0x18d0610_0 .net *"_ivl_20", 0 0, L_0x18d5a50;  1 drivers
v0x18d06d0_0 .net *"_ivl_22", 0 0, L_0x18d5b40;  1 drivers
L_0x7f44b9fbe180 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x18d07b0_0 .net/2u *"_ivl_24", 3 0, L_0x7f44b9fbe180;  1 drivers
v0x18d0890_0 .net *"_ivl_26", 0 0, L_0x18d5c00;  1 drivers
v0x18d09e0_0 .net *"_ivl_28", 0 0, L_0x18d5d30;  1 drivers
v0x18d0ac0_0 .net *"_ivl_30", 0 0, L_0x18d5e20;  1 drivers
L_0x7f44b9fbe1c8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x18d0ba0_0 .net/2u *"_ivl_32", 3 0, L_0x7f44b9fbe1c8;  1 drivers
v0x18d0c80_0 .net *"_ivl_34", 0 0, L_0x18d5f30;  1 drivers
v0x18d0d40_0 .net *"_ivl_36", 0 0, L_0x18d6020;  1 drivers
v0x18d0e20_0 .net *"_ivl_38", 0 0, L_0x18d6120;  1 drivers
v0x18d0f00_0 .net *"_ivl_4", 0 0, L_0x18d5490;  1 drivers
L_0x7f44b9fbe210 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x18d0fc0_0 .net/2u *"_ivl_40", 3 0, L_0x7f44b9fbe210;  1 drivers
v0x18d11b0_0 .net *"_ivl_42", 0 0, L_0x18d6230;  1 drivers
v0x18d1270_0 .net *"_ivl_44", 0 0, L_0x18d6480;  1 drivers
v0x18d1350_0 .net *"_ivl_46", 0 0, L_0x18d6590;  1 drivers
L_0x7f44b9fbe258 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x18d1430_0 .net/2u *"_ivl_48", 3 0, L_0x7f44b9fbe258;  1 drivers
v0x18d1510_0 .net *"_ivl_50", 0 0, L_0x18d66a0;  1 drivers
v0x18d15d0_0 .net *"_ivl_52", 0 0, L_0x18d6740;  1 drivers
v0x18d16b0_0 .net *"_ivl_54", 0 0, L_0x18d6860;  1 drivers
L_0x7f44b9fbe2a0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x18d1790_0 .net/2u *"_ivl_56", 3 0, L_0x7f44b9fbe2a0;  1 drivers
v0x18d1870_0 .net *"_ivl_58", 0 0, L_0x18d6920;  1 drivers
L_0x7f44b9fbe0a8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x18d1930_0 .net/2u *"_ivl_6", 3 0, L_0x7f44b9fbe0a8;  1 drivers
v0x18d1a10_0 .net *"_ivl_60", 0 0, L_0x18d6a70;  1 drivers
v0x18d1af0_0 .net *"_ivl_62", 0 0, L_0x18d6b50;  1 drivers
L_0x7f44b9fbe2e8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x18d1bd0_0 .net/2u *"_ivl_64", 3 0, L_0x7f44b9fbe2e8;  1 drivers
v0x18d1cb0_0 .net *"_ivl_66", 0 0, L_0x18d6c60;  1 drivers
v0x18d1d70_0 .net *"_ivl_68", 0 0, L_0x18d6d50;  1 drivers
v0x18d1e50_0 .net *"_ivl_70", 0 0, L_0x18d6ae0;  1 drivers
L_0x7f44b9fbe330 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v0x18d2140_0 .net/2u *"_ivl_72", 3 0, L_0x7f44b9fbe330;  1 drivers
v0x18d2220_0 .net *"_ivl_74", 0 0, L_0x18d6f30;  1 drivers
v0x18d22e0_0 .net *"_ivl_76", 0 0, L_0x18d7090;  1 drivers
v0x18d23c0_0 .net *"_ivl_78", 0 0, L_0x18d71e0;  1 drivers
v0x18d24a0_0 .net *"_ivl_8", 0 0, L_0x18d55d0;  1 drivers
L_0x7f44b9fbe378 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x18d2560_0 .net/2u *"_ivl_80", 3 0, L_0x7f44b9fbe378;  1 drivers
v0x18d2640_0 .net *"_ivl_82", 0 0, L_0x18d72f0;  1 drivers
v0x18d2700_0 .net *"_ivl_84", 0 0, L_0x18d73e0;  1 drivers
v0x18d27e0_0 .net "a", 0 0, v0x18cf7e0_0;  alias, 1 drivers
v0x18d2880_0 .net "b", 0 0, v0x18cf880_0;  alias, 1 drivers
v0x18d2970_0 .net "c", 0 0, v0x18cf920_0;  alias, 1 drivers
v0x18d2a60_0 .net "d", 0 0, v0x18cfa60_0;  alias, 1 drivers
v0x18d2b50_0 .net "in", 3 0, L_0x18d50c0;  1 drivers
v0x18d2c30_0 .net "out_pos", 0 0, L_0x18d7540;  alias, 1 drivers
v0x18d2cf0_0 .net "out_sop", 0 0, L_0x18d58a0;  alias, 1 drivers
L_0x18d50c0 .concat [ 1 1 1 1], v0x18cfa60_0, v0x18cf920_0, v0x18cf880_0, v0x18cf7e0_0;
L_0x18d5490 .cmp/eq 4, L_0x18d50c0, L_0x7f44b9fbe060;
L_0x18d55d0 .cmp/eq 4, L_0x18d50c0, L_0x7f44b9fbe0a8;
L_0x18d57d0 .cmp/eq 4, L_0x18d50c0, L_0x7f44b9fbe0f0;
L_0x18d5a50 .cmp/eq 4, L_0x18d50c0, L_0x7f44b9fbe138;
L_0x18d5c00 .cmp/eq 4, L_0x18d50c0, L_0x7f44b9fbe180;
L_0x18d5f30 .cmp/eq 4, L_0x18d50c0, L_0x7f44b9fbe1c8;
L_0x18d6230 .cmp/eq 4, L_0x18d50c0, L_0x7f44b9fbe210;
L_0x18d66a0 .cmp/eq 4, L_0x18d50c0, L_0x7f44b9fbe258;
L_0x18d6920 .cmp/eq 4, L_0x18d50c0, L_0x7f44b9fbe2a0;
L_0x18d6c60 .cmp/eq 4, L_0x18d50c0, L_0x7f44b9fbe2e8;
L_0x18d6f30 .cmp/eq 4, L_0x18d50c0, L_0x7f44b9fbe330;
L_0x18d72f0 .cmp/eq 4, L_0x18d50c0, L_0x7f44b9fbe378;
S_0x18d2e70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1885e90;
 .timescale -12 -12;
E_0x186d9f0 .event anyedge, v0x18d3c60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18d3c60_0;
    %nor/r;
    %assign/vec4 v0x18d3c60_0, 0;
    %wait E_0x186d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18cecb0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18cfb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18cfbf0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x18cecb0;
T_4 ;
    %wait E_0x1884750;
    %load/vec4 v0x18cfc90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18cfb50_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x18cecb0;
T_5 ;
    %wait E_0x18845f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18cfa60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf880_0, 0;
    %assign/vec4 v0x18cf7e0_0, 0;
    %wait E_0x18845f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18cfa60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf880_0, 0;
    %assign/vec4 v0x18cf7e0_0, 0;
    %wait E_0x18845f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18cfa60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf880_0, 0;
    %assign/vec4 v0x18cf7e0_0, 0;
    %wait E_0x18845f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18cfa60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf880_0, 0;
    %assign/vec4 v0x18cf7e0_0, 0;
    %wait E_0x18845f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18cfa60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf880_0, 0;
    %assign/vec4 v0x18cf7e0_0, 0;
    %wait E_0x18845f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18cfa60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf880_0, 0;
    %assign/vec4 v0x18cf7e0_0, 0;
    %wait E_0x18845f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18cfa60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf880_0, 0;
    %assign/vec4 v0x18cf7e0_0, 0;
    %wait E_0x18845f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18cfa60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf880_0, 0;
    %assign/vec4 v0x18cf7e0_0, 0;
    %wait E_0x18845f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18cfa60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf880_0, 0;
    %assign/vec4 v0x18cf7e0_0, 0;
    %wait E_0x18845f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18cfa60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf880_0, 0;
    %assign/vec4 v0x18cf7e0_0, 0;
    %wait E_0x18845f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18cfa60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf880_0, 0;
    %assign/vec4 v0x18cf7e0_0, 0;
    %wait E_0x18845f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18cfa60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf880_0, 0;
    %assign/vec4 v0x18cf7e0_0, 0;
    %wait E_0x18845f0;
    %load/vec4 v0x18cfb50_0;
    %store/vec4 v0x18cfbf0_0, 0, 1;
    %fork t_1, S_0x18cefe0;
    %jmp t_0;
    .scope S_0x18cefe0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18cf220_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x18cf220_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x18845f0;
    %load/vec4 v0x18cf220_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18cfa60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf880_0, 0;
    %assign/vec4 v0x18cf7e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18cf220_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18cf220_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x18cecb0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1884750;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18cfa60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cf880_0, 0;
    %assign/vec4 v0x18cf7e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x18cfb50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x18cfbf0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1885e90;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18d3800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18d3c60_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1885e90;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x18d3800_0;
    %inv;
    %store/vec4 v0x18d3800_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1885e90;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18cf9c0_0, v0x18d3dd0_0, v0x18d3620_0, v0x18d36c0_0, v0x18d3760_0, v0x18d38a0_0, v0x18d3b20_0, v0x18d3a80_0, v0x18d39e0_0, v0x18d3940_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1885e90;
T_9 ;
    %load/vec4 v0x18d3bc0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x18d3bc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18d3bc0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x18d3bc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x18d3bc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18d3bc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x18d3bc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18d3bc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18d3bc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18d3bc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1885e90;
T_10 ;
    %wait E_0x1884750;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18d3bc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d3bc0_0, 4, 32;
    %load/vec4 v0x18d3d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x18d3bc0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d3bc0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18d3bc0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d3bc0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x18d3b20_0;
    %load/vec4 v0x18d3b20_0;
    %load/vec4 v0x18d3a80_0;
    %xor;
    %load/vec4 v0x18d3b20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x18d3bc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d3bc0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x18d3bc0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d3bc0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x18d39e0_0;
    %load/vec4 v0x18d39e0_0;
    %load/vec4 v0x18d3940_0;
    %xor;
    %load/vec4 v0x18d39e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x18d3bc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d3bc0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x18d3bc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d3bc0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/human/ece241_2013_q2/iter0/response1/top_module.sv";
