--------------------------------------------------------------------------------
 Project integration - START (2017-11-30 15:57:37) 
--------------------------------------------------------------------------------
FE snapshot name: DCDV
BE snapshot name: PCB_Layout_Temp
Top level block: (2-1-5)
Parameters: FAConstraints,FEWin,
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
 CES synchronization - START (2017-11-30 15:57:37) 
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------
 TOPOLOGY synchronization - START (2017-11-30 15:57:37) 
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
 TOPOLOGY synchronization - END (2017-11-30 15:57:37) 
--------------------------------------------------------------------------------
[Skipped][Addition] - [FE->BE] [P: CesComp,U2,(4174-1-51)] [O: CesConstraint,PACKAGED_COMP,(4174-1-22)]
[Skipped][Addition] - [FE->BE] [P: CesComp,J7,(4174-2-51)] [O: CesConstraint,PACKAGED_COMP,(4174-2-22)]
[Skipped][Addition] - [FE->BE] [P: CesComp,J11,(4174-3-51)] [O: CesConstraint,PACKAGED_COMP,(4174-3-22)]
--------------------------------------------------------------------------------
 CES synchronization - END (2017-11-30 15:57:37) 
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
 Project integration - END (2017-11-30 15:57:37) 
--------------------------------------------------------------------------------
