# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 15:45:45 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# fail Min =  2
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(77)
#    Time: 19150 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 77
add wave sim:/test_bench/*
run -all
run -all
# Break key hit
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 23
quit -sim
# End time: 15:51:10 on Jun 02,2024, Elapsed time: 0:05:25
# Errors: 0, Warnings: 3
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 15:51:18 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# fail Min =  2
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(77)
#    Time: 19150 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 77
add wave sim:/test_bench/*
run -all
# Break key hit
# Break in Module instr_ROM at C:/Users/y1499/OneDrive/Desktop/cse141l/code/instr_ROM.sv line 12
run -all
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 15:52:16 on Jun 02,2024, Elapsed time: 0:00:58
# Errors: 0, Warnings: 1
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 15:52:29 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave sim:/test_bench/*
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# fail Min =  2
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(77)
#    Time: 19150 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 77
add wave sim:/test_bench/D1/dm/*
run -all
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 15:59:07 on Jun 02,2024, Elapsed time: 0:06:38
# Errors: 0, Warnings: 1
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 15:59:14 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave sim:/test_bench/D1/dm/*
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# fail Min =  2
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(77)
#    Time: 19150 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 77
quit -sim
# End time: 16:12:11 on Jun 02,2024, Elapsed time: 0:12:57
# Errors: 0, Warnings: 1
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 16:12:25 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# fail Min =  2
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14, dm core[65] =  16
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(77)
#    Time: 19150 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 77
quit -sim
# End time: 16:53:40 on Jun 02,2024, Elapsed time: 0:41:15
# Errors: 0, Warnings: 2
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 16:54:01 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# fail Min =  2, dm core[64] =   0
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14, dm core[65] =  16
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(77)
#    Time: 19150 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 77
quit -sim
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
# End time: 16:59:53 on Jun 02,2024, Elapsed time: 0:05:52
# Errors: 0, Warnings: 3
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 17:00:03 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# fail Min =  2, dm core[64] =   0
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14, dm core[65] =  16
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# dm core[66] =  64, dm core[67] =   0, dm core[68], dm core[69], dm core[70]  0  0  0
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(78)
#    Time: 19150 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 78
quit -sim
# End time: 17:01:05 on Jun 02,2024, Elapsed time: 0:01:02
# Errors: 0, Warnings: 1
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 17:01:15 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# fail Min =  2, dm core[64] =   0
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14, dm core[65] =  16
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# dm core[66] =  64, dm core[67] =   0, dm core[68] =   0, dm core[69] =   0, dm core[70] =   0
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(78)
#    Time: 19150 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 78
quit -sim
# End time: 17:05:00 on Jun 02,2024, Elapsed time: 0:03:45
# Errors: 0, Warnings: 2
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 17:05:10 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave sim:/test_bench/D1/pc1/*
add wave sim:/test_bench/D1/pl1/*
add wave sim:/test_bench/D1/np/*
add wave sim:/test_bench/D1/ir1/*
add wave sim:/test_bench/D1/ctl1/*
add wave sim:/test_bench/D1/rf1/*
add wave sim:/test_bench/D1/alu1/*
add wave sim:/test_bench/D1/dm/*
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# fail Min =  2, dm core[64] =   0
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14, dm core[65] =  16
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# dm core[66] =  64, dm core[67] =   0, dm core[68] =   0, dm core[69] =   0, dm core[70] =   0
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(78)
#    Time: 19150 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 78
quit -sim
# End time: 17:28:13 on Jun 02,2024, Elapsed time: 0:23:03
# Errors: 0, Warnings: 1
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 17:48:52 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave sim:/test_bench/D1/*
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# fail Min =  2, dm core[64] =   0
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14, dm core[65] =  16
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# dm core[66] =  64, dm core[67] =   0, dm core[68] =   0, dm core[69] =   0, dm core[70] =   0
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(78)
#    Time: 19150 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 78
quit -sim
# End time: 18:33:41 on Jun 02,2024, Elapsed time: 0:44:49
# Errors: 0, Warnings: 1
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 18:34:14 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave sim:/test_bench/D1/*
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# Break key hit
# Simulation stop requested.
quit -sim
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
# End time: 18:47:56 on Jun 02,2024, Elapsed time: 0:13:42
# Errors: 0, Warnings: 3
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 18:48:02 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
quit -sim
# End time: 18:48:32 on Jun 02,2024, Elapsed time: 0:00:30
# Errors: 0, Warnings: 1
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 18:48:41 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave sim:/test_bench/D1/*
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# Break key hit
# Break in Module top_level at C:/Users/y1499/OneDrive/Desktop/cse141l/code/top_level.sv line 109
quit -sim
# End time: 19:17:08 on Jun 02,2024, Elapsed time: 0:28:27
# Errors: 0, Warnings: 2
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 19:17:25 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave -r sim:/test_bench/D1/*
add wave sim:/test_bench/D1/*
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# Break key hit
# Break in Module top_level at C:/Users/y1499/OneDrive/Desktop/cse141l/code/top_level.sv line 109
quit -sim
# End time: 19:24:08 on Jun 02,2024, Elapsed time: 0:06:43
# Errors: 0, Warnings: 2
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 19:24:19 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 19:24:42 on Jun 02,2024, Elapsed time: 0:00:23
# Errors: 0, Warnings: 2
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 19:24:49 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave sim:/test_bench/D1/*
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 19:31:18 on Jun 02,2024, Elapsed time: 0:06:29
# Errors: 0, Warnings: 1
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 19:31:33 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave sim:/test_bench/*
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# dm core[69] =   x
# Break key hit
# Simulation stop requested.
add wave sim:/test_bench/D1/*
quit -sim
# End time: 19:32:35 on Jun 02,2024, Elapsed time: 0:01:02
# Errors: 0, Warnings: 2
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 19:32:48 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave sim:/test_bench/D1/*
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# dm core[69] =   x
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 19:35:06 on Jun 02,2024, Elapsed time: 0:02:18
# Errors: 0, Warnings: 2
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 19:35:16 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave sim:/test_bench/D1/*
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# dm core[69] =   x
# Break key hit
# Break in Module top_level at C:/Users/y1499/OneDrive/Desktop/cse141l/code/top_level.sv line 36
quit -sim
# End time: 19:36:00 on Jun 02,2024, Elapsed time: 0:00:44
# Errors: 0, Warnings: 2
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 19:37:47 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave sim:/test_bench/D1/*
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# dm core[64] =  64, dm core[65] =   x, dm core[66] =   x, dm core[67] =   x, dm core[68] =   x, dm core[69] =   x
# Break key hit
# Break in Module top_level at C:/Users/y1499/OneDrive/Desktop/cse141l/code/top_level.sv line 109
quit -sim
# End time: 19:41:22 on Jun 02,2024, Elapsed time: 0:03:35
# Errors: 0, Warnings: 2
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 19:41:37 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# dm core[64] =  64, dm core[65] =   x, dm core[66] =   x, dm core[67] =   x, dm core[68] =   x, dm core[69] =   x
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 19:42:35 on Jun 02,2024, Elapsed time: 0:00:58
# Errors: 0, Warnings: 2
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful with warnings.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 19:43:03 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# Break key hit
# Break in Module top_level at C:/Users/y1499/OneDrive/Desktop/cse141l/code/top_level.sv line 72
quit -sim
# End time: 19:43:57 on Jun 02,2024, Elapsed time: 0:00:54
# Errors: 0, Warnings: 2
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 19:44:10 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# dm core[64] =  16, dm core[65] =   1, dm core[66] =   0, dm core[67] =   0, dm core[68] =   0, dm core[69] =   0
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 19:50:52 on Jun 02,2024, Elapsed time: 0:06:42
# Errors: 0, Warnings: 2
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 19:51:07 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# reg core[1] =   8
# dm core[64] =   0, dm core[65] =   6, dm core[66] =   0, dm core[67] =   5, dm core[68] =   0, dm core[69] =   5
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 19:53:36 on Jun 02,2024, Elapsed time: 0:02:29
# Errors: 0, Warnings: 2
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 19:53:47 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# reg core[1] =  64
# dm core[64] =  64, dm core[65] =   x, dm core[66] =   x, dm core[67] =   x, dm core[68] =   x, dm core[69] =   x
# dm core[66] =   x, dm core[67] =   x, dm core[68] =   x, dm core[69] =   x, dm core[70] =   x
# fail Min =  2, dm core[64] =  64
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14, dm core[65] =   x
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(79)
#    Time: 2067150 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 79
quit -sim
# End time: 19:55:10 on Jun 02,2024, Elapsed time: 0:01:23
# Errors: 0, Warnings: 2
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 19:55:22 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# reg core[1] =  64
# dm core[64] =  16, dm core[65] =   0, dm core[66] =  64, dm core[67] =   0, dm core[68] =   0, dm core[69] =   0
# dm core[66] =  64, dm core[67] =   0, dm core[68] =   0, dm core[69] =   0, dm core[70] =   x
# fail Min =  2, dm core[64] =  16
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14, dm core[65] =   0
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(79)
#    Time: 2067150 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 79
quit -sim
# End time: 19:59:45 on Jun 02,2024, Elapsed time: 0:04:23
# Errors: 0, Warnings: 2
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 20:00:26 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# reg core[0] =  16, reg core[1] =  64, reg core[2] =   0, reg core[3] =   0, reg core[4] =   0, reg core[5] = 255, reg core[6] =   1, reg core[7] =  64
# dm core[64] =  16, dm core[65] =   0, dm core[66] =  64, dm core[67] =   0, dm core[68] =   0, dm core[69] =   0, dm core[70] =   x
# fail Min =  2, dm core[64] =  16
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14, dm core[65] =   0
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(79)
#    Time: 2067150 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 79
quit -sim
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
# End time: 20:06:25 on Jun 02,2024, Elapsed time: 0:05:59
# Errors: 0, Warnings: 3
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 20:06:33 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
run -all
# ** Warning: (vsim-PLI-3409) Illegal binary digit 'a' in data on line 22 of file "C:/Users/y1499/OneDrive/Desktop/cse141l/code/mach_code.txt".    : C:/Users/y1499/OneDrive/Desktop/cse141l/code/instr_ROM.sv(10)
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/D1/ir1
# ** Warning: (vsim-PLI-3409) Illegal binary digit 'd' in data on line 22 of file "C:/Users/y1499/OneDrive/Desktop/cse141l/code/mach_code.txt".    : C:/Users/y1499/OneDrive/Desktop/cse141l/code/instr_ROM.sv(10)
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/D1/ir1
# ** Warning: (vsim-PLI-3409) Illegal binary digit 'd' in data on line 22 of file "C:/Users/y1499/OneDrive/Desktop/cse141l/code/mach_code.txt".    : C:/Users/y1499/OneDrive/Desktop/cse141l/code/instr_ROM.sv(10)
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/D1/ir1
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# reg core[0] =  16, reg core[1] =  64, reg core[2] =   0, reg core[3] =   0, reg core[4] =   0, reg core[5] = 255, reg core[6] =   1, reg core[7] =  64
# dm core[64] =  16, dm core[65] =   0, dm core[66] =  64, dm core[67] =   0, dm core[68] =   0, dm core[69] =   0, dm core[70] =   x
# fail Min =  2, dm core[64] =  16
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14, dm core[65] =   0
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(79)
#    Time: 2067150 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 79
quit -sim
# End time: 20:08:22 on Jun 02,2024, Elapsed time: 0:01:49
# Errors: 0, Warnings: 4
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 20:08:32 on Jun 02,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# reg core[0] =   x, reg core[1] =   8, reg core[2] =   0, reg core[3] =   0, reg core[4] =   x, reg core[5] = 255, reg core[6] =   1, reg core[7] =  95
# dm core[64] =   x, dm core[65] =   5, dm core[66] =   x, dm core[67] =   5, dm core[68] =   x, dm core[69] =   6, dm core[70] =   x
# fail Min =  2, dm core[64] =   x
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# MAD  Max = 14, dm core[65] =   8
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv(79)
#    Time: 2853050 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program1/test_bench.sv line 79
quit -sim
# End time: 20:12:15 on Jun 02,2024, Elapsed time: 0:03:43
# Errors: 0, Warnings: 2
