

================================================================
== Vitis HLS Report for 'kernel_2mm'
================================================================
* Date:           Thu Dec 12 15:02:56 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_2mm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.096 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  104307265|  104307265|  0.417 sec|  0.417 sec|  104307266|  104307266|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                          |                              |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                 Instance                 |            Module            |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------------------------------+------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_kernel_2mm_Pipeline_L2_fu_868         |kernel_2mm_Pipeline_L2        |    17103|    17103|  68.412 us|  68.412 us|  17103|  17103|       no|
        |grp_merlin_memcpy_0_1_fu_883              |merlin_memcpy_0_1             |    37889|    37889|   0.152 ms|   0.152 ms|  37889|  37889|       no|
        |grp_kernel_2mm_Pipeline_L22_fu_905        |kernel_2mm_Pipeline_L22       |    19954|    19954|  79.816 us|  79.816 us|  19954|  19954|       no|
        |grp_kernel_2mm_Pipeline_merlinL6_fu_942   |kernel_2mm_Pipeline_merlinL6  |     1481|     1481|   5.924 us|   5.924 us|   1481|   1481|       no|
        |grp_kernel_2mm_Pipeline_L23_fu_996        |kernel_2mm_Pipeline_L23       |     9904|     9904|  39.616 us|  39.616 us|   9904|   9904|       no|
        |grp_kernel_2mm_Pipeline_L24_fu_1007       |kernel_2mm_Pipeline_L24       |    10454|    10454|  41.816 us|  41.816 us|  10454|  10454|       no|
        |grp_kernel_2mm_Pipeline_merlinL2_fu_1054  |kernel_2mm_Pipeline_merlinL2  |     1337|     1337|   5.348 us|   5.348 us|   1337|   1337|       no|
        |grp_kernel_2mm_Pipeline_L3_fu_1111        |kernel_2mm_Pipeline_L3        |     9906|     9906|  39.624 us|  39.624 us|   9906|   9906|       no|
        |grp_kernel_2mm_Pipeline_L35_fu_1122       |kernel_2mm_Pipeline_L35       |    17103|    17103|  68.412 us|  68.412 us|  17103|  17103|       no|
        +------------------------------------------+------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +---------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |                     |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |- merlinL8_merlinL7  |  50821200|  50821200|      1486|          -|          -|  34200|        no|
        |- merlinL4_merlinL3  |  53420400|  53420400|      1349|          -|          -|  39600|        no|
        +---------------------+----------+----------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      303|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       86|     9|    19747|    18114|    0|
|Memory               |      484|     -|        0|        0|   15|
|Multiplexer          |        -|     -|        -|     5990|    -|
|Register             |        -|     -|     1099|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      570|    10|    20846|    24407|   15|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       39|    ~0|        2|        6|    4|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       13|    ~0|       ~0|        2|    1|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                 Instance                 |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                           |control_s_axi                        |        0|   0|   462|   808|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U286       |fadd_32ns_32ns_32_7_full_dsp_1       |        0|   2|   318|   198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U283        |fmul_32ns_32ns_32_4_max_dsp_1        |        0|   3|   143|    78|    0|
    |grp_kernel_2mm_Pipeline_L2_fu_868         |kernel_2mm_Pipeline_L2               |        0|   0|   565|   419|    0|
    |grp_kernel_2mm_Pipeline_L22_fu_905        |kernel_2mm_Pipeline_L22              |        0|   1|   574|   756|    0|
    |grp_kernel_2mm_Pipeline_L23_fu_996        |kernel_2mm_Pipeline_L23              |        0|   1|  1154|   449|    0|
    |grp_kernel_2mm_Pipeline_L24_fu_1007       |kernel_2mm_Pipeline_L24              |        0|   1|   765|   754|    0|
    |grp_kernel_2mm_Pipeline_L3_fu_1111        |kernel_2mm_Pipeline_L3               |        0|   1|   759|   831|    0|
    |grp_kernel_2mm_Pipeline_L35_fu_1122       |kernel_2mm_Pipeline_L35              |        0|   0|   409|   728|    0|
    |grp_kernel_2mm_Pipeline_merlinL2_fu_1054  |kernel_2mm_Pipeline_merlinL2         |        0|   0|  1112|  1673|    0|
    |grp_kernel_2mm_Pipeline_merlinL6_fu_942   |kernel_2mm_Pipeline_merlinL6         |        0|   0|  1543|  1467|    0|
    |merlin_gmem_kernel_2mm_128_0_m_axi_U      |merlin_gmem_kernel_2mm_128_0_m_axi   |       16|   0|  1963|  1644|    0|
    |merlin_gmem_kernel_2mm_128_D_m_axi_U      |merlin_gmem_kernel_2mm_128_D_m_axi   |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_2mm_32_0_m_axi_U       |merlin_gmem_kernel_2mm_32_0_m_axi    |       16|   0|  1963|  1644|    0|
    |merlin_gmem_kernel_2mm_64_0_m_axi_U       |merlin_gmem_kernel_2mm_64_0_m_axi    |        8|   0|  1181|  1117|    0|
    |merlin_gmem_kernel_2mm_64_tmp_m_axi_U     |merlin_gmem_kernel_2mm_64_tmp_m_axi  |       16|   0|  1963|  1644|    0|
    |grp_merlin_memcpy_0_1_fu_883              |merlin_memcpy_0_1                    |        0|   0|  1352|  1189|    0|
    |sparsemux_9_2_32_1_1_U284                 |sparsemux_9_2_32_1_1                 |        0|   0|     0|    20|    0|
    +------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                     |                                     |       86|   9| 19747| 18114|    0|
    +------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_6ns_6ns_14_4_1_U285  |mac_muladd_8ns_6ns_6ns_14_4_1  |  i0 * i1 + i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_8_0_buf_U     |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2520|   32|     1|        80640|
    |A_8_0_buf_1_U   |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2520|   32|     1|        80640|
    |A_8_0_buf_2_U   |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2520|   32|     1|        80640|
    |A_8_0_buf_3_U   |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2520|   32|     1|        80640|
    |A_8_0_buf_4_U   |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2520|   32|     1|        80640|
    |A_8_0_buf_5_U   |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2520|   32|     1|        80640|
    |A_8_0_buf_6_U   |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2520|   32|     1|        80640|
    |A_8_0_buf_7_U   |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2520|   32|     1|        80640|
    |A_8_0_buf_8_U   |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2520|   32|     1|        80640|
    |A_8_0_buf_9_U   |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2520|   32|     1|        80640|
    |A_8_0_buf_10_U  |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2520|   32|     1|        80640|
    |A_8_0_buf_11_U  |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2520|   32|     1|        80640|
    |A_8_0_buf_12_U  |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2520|   32|     1|        80640|
    |A_8_0_buf_13_U  |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2520|   32|     1|        80640|
    |A_8_0_buf_14_U  |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2520|   32|     1|        80640|
    |B_8_0_buf_U     |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_30_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_31_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_32_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_33_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_34_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_35_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_36_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_37_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_38_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_39_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_40_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_41_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_42_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_43_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_44_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_45_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_46_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_47_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_48_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_49_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_50_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_51_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_52_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_53_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_54_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_55_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_56_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_57_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |B_8_0_buf_58_U  |B_8_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1330|   32|     1|        42560|
    |C_9_0_buf_U     |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_40_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_41_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_42_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_43_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_44_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_45_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_46_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_47_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_48_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_49_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_50_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_51_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_52_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_53_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_54_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_55_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_56_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_57_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_58_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_59_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_60_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_61_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_62_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_63_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_64_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_65_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_66_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_67_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_68_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_69_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_70_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_71_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_72_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_73_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_74_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_75_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_76_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_77_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |C_9_0_buf_78_U  |C_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1045|   32|     1|        33440|
    |D_buf_U         |D_buf_RAM_AUTO_1R1W      |       19|  0|   0|    0|  9900|   32|     1|       316800|
    |D_buf_4_U       |D_buf_RAM_AUTO_1R1W      |       19|  0|   0|    0|  9900|   32|     1|       316800|
    |D_buf_5_U       |D_buf_RAM_AUTO_1R1W      |       19|  0|   0|    0|  9900|   32|     1|       316800|
    |D_buf_6_U       |D_buf_RAM_AUTO_1R1W      |       19|  0|   0|    0|  9900|   32|     1|       316800|
    |tmp_buf_U       |tmp_buf_RAM_AUTO_1R1W    |       16|  0|   0|    0|  4320|   32|     1|       138240|
    |tmp_buf_8_U     |tmp_buf_RAM_AUTO_1R1W    |       16|  0|   0|    0|  4320|   32|     1|       138240|
    |tmp_buf_9_U     |tmp_buf_RAM_AUTO_1R1W    |       16|  0|   0|    0|  4320|   32|     1|       138240|
    |tmp_buf_10_U    |tmp_buf_RAM_AUTO_1R1W    |       16|  0|   0|    0|  4320|   32|     1|       138240|
    |tmp_buf_11_U    |tmp_buf_RAM_AUTO_1R1W    |       16|  0|   0|    0|  4320|   32|     1|       138240|
    |tmp_buf_12_U    |tmp_buf_RAM_AUTO_1R1W    |       16|  0|   0|    0|  4320|   32|     1|       138240|
    |tmp_buf_13_U    |tmp_buf_RAM_AUTO_1R1W    |       16|  0|   0|    0|  4320|   32|     1|       138240|
    |tmp_buf_14_U    |tmp_buf_RAM_AUTO_1R1W    |       16|  0|   0|    0|  4320|   32|     1|       138240|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                         |      484|  0|   0|   15|193660| 3104|    97|      6197120|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln133_1_fu_1205_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln133_fu_1217_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln135_fu_1388_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln136_fu_1359_p2               |         +|   0|  0|  17|          13|          13|
    |add_ln168_1_fu_1435_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln168_fu_1447_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln170_fu_1557_p2               |         +|   0|  0|  15|           8|           1|
    |sub_ln136_fu_1350_p2               |         -|   0|  0|  17|          13|          13|
    |sub_ln157_fu_1257_p2               |         -|   0|  0|  19|          12|          12|
    |sub_ln192_fu_1543_p2               |         -|   0|  0|  20|          13|          13|
    |icmp_ln133_fu_1199_p2              |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln135_fu_1223_p2              |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln168_fu_1429_p2              |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln170_fu_1453_p2              |      icmp|   0|  0|  15|           8|           7|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state152_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state165_io               |        or|   0|  0|   2|           1|           1|
    |ap_block_state167_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state235                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |ap_block_state80_io                |        or|   0|  0|   2|           1|           1|
    |select_ln133_1_fu_1229_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln133_fu_1296_p3            |    select|   0|  0|   8|           1|           1|
    |select_ln168_1_fu_1459_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln168_fu_1471_p3            |    select|   0|  0|   8|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 303|         175|         130|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+------+-----------+-----+-----------+
    |                  Name                  |  LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+------+-----------+-----+-----------+
    |A_8_0_buf_10_address0                   |    14|          3|   12|         36|
    |A_8_0_buf_10_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_10_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_11_address0                   |    14|          3|   12|         36|
    |A_8_0_buf_11_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_11_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_12_address0                   |    14|          3|   12|         36|
    |A_8_0_buf_12_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_12_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_13_address0                   |    14|          3|   12|         36|
    |A_8_0_buf_13_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_13_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_14_address0                   |    14|          3|   12|         36|
    |A_8_0_buf_14_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_14_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_1_address0                    |    14|          3|   12|         36|
    |A_8_0_buf_1_ce0                         |    14|          3|    1|          3|
    |A_8_0_buf_1_we0                         |     9|          2|    1|          2|
    |A_8_0_buf_2_address0                    |    14|          3|   12|         36|
    |A_8_0_buf_2_ce0                         |    14|          3|    1|          3|
    |A_8_0_buf_2_we0                         |     9|          2|    1|          2|
    |A_8_0_buf_3_address0                    |    14|          3|   12|         36|
    |A_8_0_buf_3_ce0                         |    14|          3|    1|          3|
    |A_8_0_buf_3_we0                         |     9|          2|    1|          2|
    |A_8_0_buf_4_address0                    |    14|          3|   12|         36|
    |A_8_0_buf_4_ce0                         |    14|          3|    1|          3|
    |A_8_0_buf_4_we0                         |     9|          2|    1|          2|
    |A_8_0_buf_5_address0                    |    14|          3|   12|         36|
    |A_8_0_buf_5_ce0                         |    14|          3|    1|          3|
    |A_8_0_buf_5_we0                         |     9|          2|    1|          2|
    |A_8_0_buf_6_address0                    |    14|          3|   12|         36|
    |A_8_0_buf_6_ce0                         |    14|          3|    1|          3|
    |A_8_0_buf_6_we0                         |     9|          2|    1|          2|
    |A_8_0_buf_7_address0                    |    14|          3|   12|         36|
    |A_8_0_buf_7_ce0                         |    14|          3|    1|          3|
    |A_8_0_buf_7_we0                         |     9|          2|    1|          2|
    |A_8_0_buf_8_address0                    |    14|          3|   12|         36|
    |A_8_0_buf_8_ce0                         |    14|          3|    1|          3|
    |A_8_0_buf_8_we0                         |     9|          2|    1|          2|
    |A_8_0_buf_9_address0                    |    14|          3|   12|         36|
    |A_8_0_buf_9_ce0                         |    14|          3|    1|          3|
    |A_8_0_buf_9_we0                         |     9|          2|    1|          2|
    |A_8_0_buf_address0                      |    14|          3|   12|         36|
    |A_8_0_buf_ce0                           |    14|          3|    1|          3|
    |A_8_0_buf_we0                           |     9|          2|    1|          2|
    |B_8_0_buf_30_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_30_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_30_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_31_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_31_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_31_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_32_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_32_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_32_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_33_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_33_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_33_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_34_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_34_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_34_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_35_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_35_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_35_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_36_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_36_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_36_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_37_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_37_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_37_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_38_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_38_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_38_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_39_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_39_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_39_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_40_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_40_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_40_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_41_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_41_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_41_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_42_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_42_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_42_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_43_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_43_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_43_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_44_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_44_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_44_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_45_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_45_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_45_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_46_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_46_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_46_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_47_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_47_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_47_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_48_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_48_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_48_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_49_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_49_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_49_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_50_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_50_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_50_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_51_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_51_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_51_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_52_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_52_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_52_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_53_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_53_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_53_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_54_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_54_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_54_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_55_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_55_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_55_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_56_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_56_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_56_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_57_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_57_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_57_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_58_address0                   |    14|          3|   11|         33|
    |B_8_0_buf_58_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_58_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_address0                      |    14|          3|   11|         33|
    |B_8_0_buf_ce0                           |    14|          3|    1|          3|
    |B_8_0_buf_we0                           |     9|          2|    1|          2|
    |C_9_0_buf_40_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_40_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_40_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_41_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_41_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_41_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_42_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_42_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_42_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_43_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_43_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_43_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_44_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_44_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_44_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_45_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_45_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_45_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_46_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_46_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_46_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_47_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_47_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_47_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_48_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_48_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_48_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_49_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_49_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_49_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_50_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_50_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_50_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_51_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_51_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_51_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_52_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_52_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_52_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_53_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_53_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_53_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_54_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_54_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_54_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_55_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_55_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_55_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_56_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_56_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_56_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_57_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_57_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_57_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_58_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_58_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_58_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_59_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_59_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_59_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_60_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_60_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_60_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_61_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_61_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_61_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_62_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_62_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_62_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_63_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_63_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_63_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_64_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_64_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_64_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_65_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_65_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_65_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_66_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_66_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_66_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_67_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_67_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_67_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_68_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_68_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_68_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_69_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_69_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_69_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_70_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_70_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_70_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_71_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_71_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_71_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_72_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_72_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_72_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_73_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_73_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_73_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_74_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_74_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_74_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_75_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_75_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_75_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_76_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_76_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_76_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_77_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_77_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_77_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_78_address0                   |    14|          3|   11|         33|
    |C_9_0_buf_78_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_78_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_address0                      |    14|          3|   11|         33|
    |C_9_0_buf_ce0                           |    14|          3|    1|          3|
    |C_9_0_buf_we0                           |     9|          2|    1|          2|
    |D_buf_4_address0                        |    26|          5|   14|         70|
    |D_buf_4_ce0                             |    20|          4|    1|          4|
    |D_buf_4_d0                              |    14|          3|   32|         96|
    |D_buf_4_we0                             |    14|          3|    1|          3|
    |D_buf_5_address0                        |    26|          5|   14|         70|
    |D_buf_5_ce0                             |    20|          4|    1|          4|
    |D_buf_5_d0                              |    14|          3|   32|         96|
    |D_buf_5_we0                             |    14|          3|    1|          3|
    |D_buf_6_address0                        |    26|          5|   14|         70|
    |D_buf_6_ce0                             |    20|          4|    1|          4|
    |D_buf_6_d0                              |    14|          3|   32|         96|
    |D_buf_6_we0                             |    14|          3|    1|          3|
    |D_buf_address0                          |    26|          5|   14|         70|
    |D_buf_ce0                               |    20|          4|    1|          4|
    |D_buf_d0                                |    14|          3|   32|         96|
    |D_buf_we0                               |    14|          3|    1|          3|
    |ap_NS_fsm                               |  1254|        236|    1|        236|
    |ap_done                                 |     9|          2|    1|          2|
    |grp_fu_1137_ce                          |    14|          3|    1|          3|
    |grp_fu_1137_p0                          |    20|          4|   32|        128|
    |grp_fu_1137_p1                          |    20|          4|   32|        128|
    |grp_fu_1845_ce                          |    14|          3|    1|          3|
    |grp_fu_1845_p0                          |    14|          3|   32|         96|
    |grp_fu_1845_p1                          |    14|          3|   32|         96|
    |i_4_fu_234                              |     9|          2|    8|         16|
    |i_9_fu_642                              |     9|          2|    8|         16|
    |indvar_flatten6_fu_646                  |     9|          2|   16|         32|
    |indvar_flatten_fu_238                   |     9|          2|   16|         32|
    |j_1_fu_638                              |     9|          2|    8|         16|
    |j_fu_230                                |     9|          2|    8|         16|
    |merlin_gmem_kernel_2mm_128_0_ARADDR     |    14|          3|   64|        192|
    |merlin_gmem_kernel_2mm_128_0_ARLEN      |    14|          3|   32|         96|
    |merlin_gmem_kernel_2mm_128_0_ARVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_2mm_128_0_RREADY     |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_128_0_blk_n_AR   |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_128_D_ARADDR     |    14|          3|   64|        192|
    |merlin_gmem_kernel_2mm_128_D_ARLEN      |    14|          3|   32|         96|
    |merlin_gmem_kernel_2mm_128_D_ARVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_2mm_128_D_AWADDR     |    14|          3|   64|        192|
    |merlin_gmem_kernel_2mm_128_D_AWLEN      |    14|          3|   32|         96|
    |merlin_gmem_kernel_2mm_128_D_AWVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_2mm_128_D_BREADY     |    14|          3|    1|          3|
    |merlin_gmem_kernel_2mm_128_D_RREADY     |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_128_D_WVALID     |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_128_D_blk_n_AR   |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_128_D_blk_n_AW   |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_128_D_blk_n_B    |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_32_0_ARVALID     |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_32_0_RREADY      |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_0_ARADDR      |    14|          3|   64|        192|
    |merlin_gmem_kernel_2mm_64_0_ARLEN       |    14|          3|   32|         96|
    |merlin_gmem_kernel_2mm_64_0_ARVALID     |    14|          3|    1|          3|
    |merlin_gmem_kernel_2mm_64_0_RREADY      |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_0_blk_n_AR    |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_tmp_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_2mm_64_tmp_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_2mm_64_tmp_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_2mm_64_tmp_AWADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_2mm_64_tmp_AWLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_2mm_64_tmp_AWVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_2mm_64_tmp_BREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_2mm_64_tmp_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_tmp_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_tmp_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_tmp_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_tmp_blk_n_B   |     9|          2|    1|          2|
    |tmp_buf_10_address0                     |    26|          5|   13|         65|
    |tmp_buf_10_ce0                          |    26|          5|    1|          5|
    |tmp_buf_10_ce1                          |     9|          2|    1|          2|
    |tmp_buf_10_d0                           |    14|          3|   32|         96|
    |tmp_buf_10_we0                          |    14|          3|    1|          3|
    |tmp_buf_11_address0                     |    26|          5|   13|         65|
    |tmp_buf_11_ce0                          |    26|          5|    1|          5|
    |tmp_buf_11_ce1                          |     9|          2|    1|          2|
    |tmp_buf_11_d0                           |    14|          3|   32|         96|
    |tmp_buf_11_we0                          |    14|          3|    1|          3|
    |tmp_buf_12_address0                     |    26|          5|   13|         65|
    |tmp_buf_12_ce0                          |    26|          5|    1|          5|
    |tmp_buf_12_ce1                          |     9|          2|    1|          2|
    |tmp_buf_12_d0                           |    14|          3|   32|         96|
    |tmp_buf_12_we0                          |    14|          3|    1|          3|
    |tmp_buf_13_address0                     |    26|          5|   13|         65|
    |tmp_buf_13_ce0                          |    26|          5|    1|          5|
    |tmp_buf_13_ce1                          |     9|          2|    1|          2|
    |tmp_buf_13_d0                           |    14|          3|   32|         96|
    |tmp_buf_13_we0                          |    14|          3|    1|          3|
    |tmp_buf_14_address0                     |    26|          5|   13|         65|
    |tmp_buf_14_ce0                          |    26|          5|    1|          5|
    |tmp_buf_14_ce1                          |     9|          2|    1|          2|
    |tmp_buf_14_d0                           |    14|          3|   32|         96|
    |tmp_buf_14_we0                          |    14|          3|    1|          3|
    |tmp_buf_8_address0                      |    26|          5|   13|         65|
    |tmp_buf_8_ce0                           |    26|          5|    1|          5|
    |tmp_buf_8_ce1                           |     9|          2|    1|          2|
    |tmp_buf_8_d0                            |    14|          3|   32|         96|
    |tmp_buf_8_we0                           |    14|          3|    1|          3|
    |tmp_buf_9_address0                      |    26|          5|   13|         65|
    |tmp_buf_9_ce0                           |    26|          5|    1|          5|
    |tmp_buf_9_ce1                           |     9|          2|    1|          2|
    |tmp_buf_9_d0                            |    14|          3|   32|         96|
    |tmp_buf_9_we0                           |    14|          3|    1|          3|
    |tmp_buf_address0                        |    26|          5|   13|         65|
    |tmp_buf_ce0                             |    26|          5|    1|          5|
    |tmp_buf_ce1                             |     9|          2|    1|          2|
    |tmp_buf_d0                              |    14|          3|   32|         96|
    |tmp_buf_we0                             |    14|          3|    1|          3|
    +----------------------------------------+------+-----------+-----+-----------+
    |Total                                   |  5990|       1246| 2492|       7939|
    +----------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |A_read_reg_1615                                        |   64|   0|   64|          0|
    |C_read_reg_1610                                        |   64|   0|   64|          0|
    |D_read_reg_1605                                        |   64|   0|   64|          0|
    |add_ln133_1_reg_1668                                   |   16|   0|   16|          0|
    |add_ln168_1_reg_1764                                   |   16|   0|   16|          0|
    |ap_CS_fsm                                              |  235|   0|  235|          0|
    |ap_done_reg                                            |    1|   0|    1|          0|
    |ap_rst_n_inv                                           |    1|   0|    1|          0|
    |ap_rst_reg_1                                           |    1|   0|    1|          0|
    |ap_rst_reg_2                                           |    1|   0|    1|          0|
    |c_buf_1_addr_reg_1815                                  |   14|   0|   14|          0|
    |c_buf_2_addr_reg_1820                                  |   14|   0|   14|          0|
    |c_buf_3_addr_reg_1825                                  |   14|   0|   14|          0|
    |c_buf_addr_reg_1810                                    |   14|   0|   14|          0|
    |grp_kernel_2mm_Pipeline_L22_fu_905_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_L23_fu_996_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_L24_fu_1007_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_L2_fu_868_ap_start_reg         |    1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_L35_fu_1122_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_L3_fu_1111_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_merlinL2_fu_1054_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_merlinL6_fu_942_ap_start_reg   |    1|   0|    1|          0|
    |grp_merlin_memcpy_0_1_fu_883_ap_start_reg              |    1|   0|    1|          0|
    |i_4_fu_234                                             |    8|   0|    8|          0|
    |i_9_fu_642                                             |    8|   0|    8|          0|
    |icmp_ln135_reg_1676                                    |    1|   0|    1|          0|
    |icmp_ln170_reg_1772                                    |    1|   0|    1|          0|
    |indvar_flatten6_fu_646                                 |   16|   0|   16|          0|
    |indvar_flatten_fu_238                                  |   16|   0|   16|          0|
    |j_1_fu_638                                             |    8|   0|    8|          0|
    |j_fu_230                                               |    8|   0|    8|          0|
    |lshr_ln102_1_reg_1746                                  |    5|   0|    5|          0|
    |lshr_ln102_2_reg_1800                                  |    6|   0|    6|          0|
    |lshr_ln_reg_1741                                       |    7|   0|    7|          0|
    |merlin_gmem_kernel_2mm_128_D_addr_reg_1751             |   64|   0|   64|          0|
    |merlin_gmem_kernel_2mm_64_tmp_addr_reg_1645            |   64|   0|   64|          0|
    |mul2_reg_1835                                          |   32|   0|   32|          0|
    |select_ln133_1_reg_1681                                |    8|   0|    8|          0|
    |select_ln133_reg_1727                                  |    8|   0|    8|          0|
    |select_ln168_1_reg_1777                                |    8|   0|    8|          0|
    |select_ln168_reg_1789                                  |    8|   0|    8|          0|
    |sub_ln157_reg_1688                                     |   11|   0|   12|          1|
    |sub_ln192_reg_1840                                     |   10|   0|   13|          3|
    |tmp_s_reg_1830                                         |   32|   0|   32|          0|
    |trunc_ln135_1_reg_1736                                 |    1|   0|    1|          0|
    |trunc_ln135_reg_1732                                   |    3|   0|    3|          0|
    |trunc_ln1376_1_reg_1714                                |   58|   0|   58|          0|
    |trunc_ln1705_1_reg_1721                                |   59|   0|   59|          0|
    |trunc_ln170_reg_1794                                   |    2|   0|    2|          0|
    |trunc_ln2_reg_1639                                     |   60|   0|   60|          0|
    |trunc_ln_reg_1632                                      |   59|   0|   59|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  | 1099|   0| 1103|          4|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|    Protocol   |         Source Object         |    C Type    |
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|s_axi_control_AWVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWADDR                          |   in|    7|          s_axi|                        control|        scalar|
|s_axi_control_WVALID                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_WREADY                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_WDATA                           |   in|   32|          s_axi|                        control|        scalar|
|s_axi_control_WSTRB                           |   in|    4|          s_axi|                        control|        scalar|
|s_axi_control_ARVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARADDR                          |   in|    7|          s_axi|                        control|        scalar|
|s_axi_control_RVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_RREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_RDATA                           |  out|   32|          s_axi|                        control|        scalar|
|s_axi_control_RRESP                           |  out|    2|          s_axi|                        control|        scalar|
|s_axi_control_BVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_BREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_BRESP                           |  out|    2|          s_axi|                        control|        scalar|
|ap_clk                                        |   in|    1|  ap_ctrl_chain|                     kernel_2mm|  return value|
|ap_rst_n                                      |   in|    1|  ap_ctrl_chain|                     kernel_2mm|  return value|
|interrupt                                     |  out|    1|  ap_ctrl_chain|                     kernel_2mm|  return value|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WDATA     |  out|  256|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WSTRB     |  out|   32|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RDATA     |   in|  256|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWVALID     |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWREADY     |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWADDR      |  out|   64|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWID        |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWLEN       |  out|    8|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWSIZE      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWBURST     |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWLOCK      |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWCACHE     |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWPROT      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWQOS       |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWREGION    |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWUSER      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_WVALID      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_WREADY      |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_WDATA       |  out|  256|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_WSTRB       |  out|   32|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_WLAST       |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_WID         |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_WUSER       |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARVALID     |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARREADY     |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARADDR      |  out|   64|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARID        |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARLEN       |  out|    8|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARSIZE      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARBURST     |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARLOCK      |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARCACHE     |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARPROT      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARQOS       |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARREGION    |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARUSER      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_RVALID      |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_RREADY      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_RDATA       |   in|  256|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_RLAST       |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_RID         |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_RUSER       |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_RRESP       |   in|    2|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_BVALID      |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_BREADY      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_BRESP       |   in|    2|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_BID         |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_BUSER       |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWVALID     |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWREADY     |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWADDR      |  out|   64|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWID        |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWLEN       |  out|    8|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWSIZE      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWBURST     |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWLOCK      |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWCACHE     |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWPROT      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWQOS       |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWREGION    |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWUSER      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_WVALID      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_WREADY      |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_WDATA       |  out|  128|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_WSTRB       |  out|   16|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_WLAST       |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_WID         |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_WUSER       |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARVALID     |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARREADY     |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARADDR      |  out|   64|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARID        |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARLEN       |  out|    8|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARSIZE      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARBURST     |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARLOCK      |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARCACHE     |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARPROT      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARQOS       |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARREGION    |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARUSER      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_RVALID      |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_RREADY      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_RDATA       |   in|  128|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_RLAST       |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_RID         |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_RUSER       |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_RRESP       |   in|    2|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_BVALID      |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_BREADY      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_BRESP       |   in|    2|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_BID         |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_BUSER       |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_WDATA      |  out|  256|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_WSTRB      |  out|   32|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_RDATA      |   in|  256|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_WDATA      |  out|  512|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_WSTRB      |  out|   64|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_RDATA      |   in|  512|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+

