#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
S_0xaaab0c065d50 .scope module, "addr_bus" "addr_bus" 2 1;
 .timescale -12 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 16 "out";
o0xffffaa1af018 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0xaaab0c04bca0_0 name=_ivl_0
o0xffffaa1af048 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaab0c04ab20_0 .net "enable", 0 0, o0xffffaa1af048;  0 drivers
o0xffffaa1af078 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xaaab0c0499a0_0 .net "in", 15 0, o0xffffaa1af078;  0 drivers
v0xaaab0c0488f0_0 .net "out", 15 0, L_0xaaab0c08f460;  1 drivers
L_0xaaab0c08f460 .functor MUXZ 16, o0xffffaa1af018, o0xffffaa1af078, o0xffffaa1af048, C4<>;
S_0xaaab0c065ee0 .scope module, "bus" "bus" 3 6;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INOUT 8 "data";
o0xffffaa1af168 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0xaaab0c046700_0 name=_ivl_0
v0xaaab0c045ee0_0 .net "data", 7 0, L_0xaaab0c08f5b0;  1 drivers
o0xffffaa1af1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaab0c063380_0 .net "enable", 0 0, o0xffffaa1af1c8;  0 drivers
o0xffffaa1af1f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0xaaab0c0831b0_0 .net "in", 7 0, o0xffffaa1af1f8;  0 drivers
L_0xaaab0c08f5b0 .functor MUXZ 8, o0xffffaa1af168, o0xffffaa1af1f8, o0xffffaa1af1c8, C4<>;
S_0xaaab0c05b150 .scope module, "cpu_test" "cpu_test" 4 403;
 .timescale 0 0;
v0xaaab0c08e990_0 .net "R_W", 0 0, v0xaaab0c08b710_0;  1 drivers
v0xaaab0c08ea50_0 .net "address", 15 0, L_0xaaab0c0a1e10;  1 drivers
v0xaaab0c08eb10_0 .var "clk", 0 0;
v0xaaab0c08ebb0_0 .var "data_in", 7 0;
v0xaaab0c08ec50_0 .net "data_out", 7 0, L_0xaaab0c0a1890;  1 drivers
S_0xaaab0c058f80 .scope module, "c" "cpu" 4 411, 4 100 0, S_0xaaab0c05b150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /OUTPUT 16 "address";
    .port_info 3 /OUTPUT 8 "data_out";
    .port_info 4 /OUTPUT 1 "R_W";
P_0xaaab0c083360 .param/l "DECODE" 0 4 224, C4<01>;
P_0xaaab0c0833a0 .param/l "DECODE_INIT" 0 4 372, C4<0110>;
P_0xaaab0c0833e0 .param/l "EXECUTE" 0 4 224, C4<10>;
P_0xaaab0c083420 .param/l "FETCH" 0 4 224, C4<00>;
P_0xaaab0c083460 .param/l "FETCH_INCR_IR" 0 4 215, C4<0011>;
P_0xaaab0c0834a0 .param/l "FETCH_INIT" 0 4 215, C4<0000>;
P_0xaaab0c0834e0 .param/l "FETCH_LOAD_IR" 0 4 215, C4<0010>;
P_0xaaab0c083520 .param/l "FETCH_OUTP_HIGH_PCBYTE" 0 4 215, C4<0100>;
P_0xaaab0c083560 .param/l "FETCH_OUTP_LOW_PCBYTE" 0 4 215, C4<0101>;
P_0xaaab0c0835a0 .param/l "FETCH_READ" 0 4 215, C4<0001>;
P_0xaaab0c0835e0 .param/l "FETCH_READ_LOW_PCBYTE" 0 4 215, C4<0101>;
P_0xaaab0c083620 .param/l "IS_IMMEDIATE_ADDR_MODE" 0 4 231, C4<00>;
P_0xaaab0c083660 .param/l "IS_IMPLIED_ADDR_MODE" 0 4 231, C4<01>;
P_0xaaab0c0836a0 .param/l "IS_MEMORY_ADDR_MODE" 0 4 231, C4<11>;
P_0xaaab0c0836e0 .param/l "IS_OPERAND" 0 4 373, C4<1>;
P_0xaaab0c083720 .param/l "IS_OPERATION" 0 4 373, C4<0>;
P_0xaaab0c083760 .param/l "IS_REGISTER_ADDR_MODE" 0 4 231, C4<10>;
P_0xaaab0c0837a0 .param/l "NUM_DATA_BUS_SELECTIONS" 0 4 201, +C4<00000000000000000000000000001010>;
P_0xaaab0c0837e0 .param/l "READ" 0 4 217, C4<1>;
P_0xaaab0c083820 .param/l "SELECT_A_DATA_BUS" 0 4 201, C4<0000>;
P_0xaaab0c083860 .param/l "SELECT_CUSTOM_VAL_DATA_BUS" 0 4 201, C4<1000>;
P_0xaaab0c0838a0 .param/l "SELECT_FL_DATA_BUS" 0 4 201, C4<0011>;
P_0xaaab0c0838e0 .param/l "SELECT_IR_DATA_BUS" 0 4 201, C4<0100>;
P_0xaaab0c083920 .param/l "SELECT_MEM_DATA_BUS" 0 4 201, C4<0111>;
P_0xaaab0c083960 .param/l "SELECT_PC_HIGH_DATA_BUS" 0 4 201, C4<0110>;
P_0xaaab0c0839a0 .param/l "SELECT_PC_LOW_DATA_BUS" 0 4 201, C4<0101>;
P_0xaaab0c0839e0 .param/l "SELECT_X_DATA_BUS" 0 4 201, C4<0001>;
P_0xaaab0c083a20 .param/l "SELECT_Y_DATA_BUS" 0 4 201, C4<0010>;
P_0xaaab0c083a60 .param/l "WRITE" 0 4 217, C4<0>;
L_0xffffaa1662a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0xaaab0c063170 .functor XNOR 1, v0xaaab0c08b710_0, L_0xffffaa1662a0, C4<0>, C4<0>;
L_0xffffaa1662e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xaaab0c0a1cb0 .functor XNOR 1, v0xaaab0c08b710_0, L_0xffffaa1662e8, C4<0>, C4<0>;
L_0xaaab0c0a1e10 .functor BUFZ 16, v0xaaab0c08a760_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0xaaab0c089f20_0 .net "ACC_REG_outp", 7 0, L_0xaaab0c08fad0;  1 drivers
v0xaaab0c08a000_0 .var "ADDR_MODE", 1 0;
v0xaaab0c08a0c0_0 .var "A_in_enable", 0 0;
v0xaaab0c08a1c0_0 .var "A_out_enable", 0 0;
v0xaaab0c08a290_0 .var "CUSTOM_VALUE_DATA_BUS", 7 0;
v0xaaab0c08a380_0 .var "DATA_MUX_ENABLE", 0 0;
v0xaaab0c08a420_0 .var "DATA_SELECT_MUX", 9 0;
v0xaaab0c08a500_0 .net "FL_REG_outp", 7 0, L_0xaaab0c08fe90;  1 drivers
v0xaaab0c08a5c0_0 .var "FL_in_enable", 0 0;
v0xaaab0c08a690_0 .var "FL_out_enable", 0 0;
v0xaaab0c08a760_0 .var "FULL_MEM_ADDR", 15 0;
v0xaaab0c08a800_0 .var "FULL_PC_ADDR", 15 0;
v0xaaab0c08a8c0_0 .var "HIGH_LOW_MEM_ADDR_STATE", 1 0;
v0xaaab0c08a9a0_0 .var "HIGH_MEM_ADDR_IMMEDIATE", 7 0;
v0xaaab0c08aa80_0 .var "IMMEDIATE_DATA", 7 0;
v0xaaab0c08ab60_0 .net "INST_REG_outp", 7 0, L_0xaaab0c08f990;  1 drivers
v0xaaab0c08ac50_0 .var "IR_in_enable", 0 0;
v0xaaab0c08ad20_0 .var "IR_out_enable", 0 0;
v0xaaab0c08adf0_0 .var "LOW_MEM_ADDR_IMMEDIATE", 7 0;
v0xaaab0c08ae90_0 .var "MEM_ENABLE", 0 0;
v0xaaab0c08af60_0 .var "OPCODE", 5 0;
v0xaaab0c08b000_0 .var "OP_OR_OPERAND", 0 0;
v0xaaab0c08b0c0_0 .var "PC_high_in_enable", 0 0;
v0xaaab0c08b190_0 .var "PC_high_out_enable", 0 0;
v0xaaab0c08b260_0 .net "PC_high_outp", 7 0, L_0xaaab0c08f710;  1 drivers
v0xaaab0c08b330_0 .var "PC_low_in_enable", 0 0;
v0xaaab0c08b400_0 .var "PC_low_out_enable", 0 0;
v0xaaab0c08b4d0_0 .net "PC_low_outp", 7 0, L_0xaaab0c08f850;  1 drivers
v0xaaab0c08b5a0_0 .var "REG_INDEX", 3 0;
v0xaaab0c08b640_0 .net "R_W", 0 0, v0xaaab0c08b710_0;  alias, 1 drivers
v0xaaab0c08b710_0 .var "R_W_reg", 0 0;
v0xaaab0c08b7b0_0 .net "ST_REG_outp", 7 0, L_0xaaab0c08ffd0;  1 drivers
v0xaaab0c08b880_0 .var "ST_in_enable", 0 0;
v0xaaab0c08bb60_0 .var "ST_out_enable", 0 0;
v0xaaab0c08bc30_0 .net "X_REG_outp", 7 0, L_0xaaab0c08fc10;  1 drivers
v0xaaab0c08bd00_0 .var "X_in_enable", 0 0;
v0xaaab0c08bdd0_0 .var "X_out_enable", 0 0;
v0xaaab0c08bea0_0 .net "Y_REG_outp", 7 0, L_0xaaab0c08fd50;  1 drivers
v0xaaab0c08bf70_0 .var "Y_in_enable", 0 0;
v0xaaab0c08c040_0 .var "Y_out_enable", 0 0;
L_0xffffaa166018 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab0c08c110_0 .net/2u *"_ivl_0", 9 0, L_0xffffaa166018;  1 drivers
v0xaaab0c08c1b0_0 .net *"_ivl_10", 0 0, L_0xaaab0c0a0410;  1 drivers
L_0xffffaa1660f0 .functor BUFT 1, C4<0000000011>, C4<0>, C4<0>, C4<0>;
v0xaaab0c08c250_0 .net/2u *"_ivl_12", 9 0, L_0xffffaa1660f0;  1 drivers
v0xaaab0c08c2f0_0 .net *"_ivl_14", 0 0, L_0xaaab0c0a0530;  1 drivers
L_0xffffaa166138 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0xaaab0c08c390_0 .net/2u *"_ivl_16", 9 0, L_0xffffaa166138;  1 drivers
v0xaaab0c08c430_0 .net *"_ivl_18", 0 0, L_0xaaab0c0a0680;  1 drivers
v0xaaab0c08c4f0_0 .net *"_ivl_2", 0 0, L_0xaaab0c0a0150;  1 drivers
L_0xffffaa166180 .functor BUFT 1, C4<0000000110>, C4<0>, C4<0>, C4<0>;
v0xaaab0c08c5b0_0 .net/2u *"_ivl_20", 9 0, L_0xffffaa166180;  1 drivers
v0xaaab0c08c690_0 .net *"_ivl_22", 0 0, L_0xaaab0c0a0770;  1 drivers
L_0xffffaa1661c8 .functor BUFT 1, C4<0000000101>, C4<0>, C4<0>, C4<0>;
v0xaaab0c08c750_0 .net/2u *"_ivl_24", 9 0, L_0xffffaa1661c8;  1 drivers
v0xaaab0c08c830_0 .net *"_ivl_26", 0 0, L_0xaaab0c0a08d0;  1 drivers
L_0xffffaa166210 .functor BUFT 1, C4<0000000111>, C4<0>, C4<0>, C4<0>;
v0xaaab0c08c8f0_0 .net/2u *"_ivl_28", 9 0, L_0xffffaa166210;  1 drivers
v0xaaab0c08c9d0_0 .net *"_ivl_30", 0 0, L_0xaaab0c0a09c0;  1 drivers
L_0xffffaa166258 .functor BUFT 1, C4<0000001000>, C4<0>, C4<0>, C4<0>;
v0xaaab0c08ca90_0 .net/2u *"_ivl_32", 9 0, L_0xffffaa166258;  1 drivers
v0xaaab0c08cb70_0 .net *"_ivl_34", 0 0, L_0xaaab0c0a0b30;  1 drivers
o0xffffaa1b0998 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0xaaab0c08cc30_0 name=_ivl_36
v0xaaab0c08cd10_0 .net *"_ivl_38", 7 0, L_0xaaab0c0a0c00;  1 drivers
L_0xffffaa166060 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab0c08cdf0_0 .net/2u *"_ivl_4", 9 0, L_0xffffaa166060;  1 drivers
v0xaaab0c08ced0_0 .net *"_ivl_40", 7 0, L_0xaaab0c0a0d30;  1 drivers
v0xaaab0c08cfb0_0 .net *"_ivl_42", 7 0, L_0xaaab0c0a0ef0;  1 drivers
v0xaaab0c08d090_0 .net *"_ivl_44", 7 0, L_0xaaab0c0a10a0;  1 drivers
v0xaaab0c08d170_0 .net *"_ivl_46", 7 0, L_0xaaab0c0a11e0;  1 drivers
v0xaaab0c08d250_0 .net *"_ivl_48", 7 0, L_0xaaab0c0a13a0;  1 drivers
v0xaaab0c08d330_0 .net *"_ivl_50", 7 0, L_0xaaab0c0a14e0;  1 drivers
v0xaaab0c08d410_0 .net *"_ivl_52", 7 0, L_0xaaab0c0a16b0;  1 drivers
v0xaaab0c08d900_0 .net *"_ivl_54", 7 0, L_0xaaab0c0a17f0;  1 drivers
o0xffffaa1b0ba8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0xaaab0c08d9e0_0 name=_ivl_56
v0xaaab0c08dac0_0 .net *"_ivl_6", 0 0, L_0xaaab0c0a02a0;  1 drivers
v0xaaab0c08db80_0 .net/2u *"_ivl_64", 0 0, L_0xffffaa1662a0;  1 drivers
v0xaaab0c08dc60_0 .net *"_ivl_66", 0 0, L_0xaaab0c063170;  1 drivers
o0xffffaa1b0c68 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0xaaab0c08dd20_0 name=_ivl_68
v0xaaab0c08de00_0 .net/2u *"_ivl_72", 0 0, L_0xffffaa1662e8;  1 drivers
v0xaaab0c08dee0_0 .net *"_ivl_74", 0 0, L_0xaaab0c0a1cb0;  1 drivers
o0xffffaa1b0cf8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0xaaab0c08dfa0_0 name=_ivl_76
L_0xffffaa1660a8 .functor BUFT 1, C4<0000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab0c08e080_0 .net/2u *"_ivl_8", 9 0, L_0xffffaa1660a8;  1 drivers
v0xaaab0c08e160_0 .net "addr_bus", 15 0, v0xaaab0c08a760_0;  1 drivers
v0xaaab0c08e250_0 .net "address", 15 0, L_0xaaab0c0a1e10;  alias, 1 drivers
v0xaaab0c08e310_0 .net "clk", 0 0, v0xaaab0c08eb10_0;  1 drivers
v0xaaab0c08e3b0_0 .var "curr_state", 4 0;
v0xaaab0c08e490_0 .net "data_bus", 7 0, L_0xaaab0c0a19d0;  1 drivers
RS_0xffffaa1b0db8 .resolv tri, L_0xaaab0c0a1b10, v0xaaab0c08ebb0_0;
v0xaaab0c08e550_0 .net8 "data_in", 7 0, RS_0xffffaa1b0db8;  2 drivers
v0xaaab0c08e630_0 .net "data_out", 7 0, L_0xaaab0c0a1890;  alias, 1 drivers
v0xaaab0c08e710_0 .var "full_state", 1 0;
v0xaaab0c08e7f0_0 .net "mem_outp", 7 0, v0xaaab0c089c80_0;  1 drivers
E_0xaaab0c03d140 .event posedge, v0xaaab0c084bf0_0;
E_0xaaab0bffdb30/0 .event edge, v0xaaab0c08e710_0, v0xaaab0c086bc0_0, v0xaaab0c08a420_0, v0xaaab0c084da0_0;
E_0xaaab0bffdb30/1 .event edge, v0xaaab0c0875a0_0, v0xaaab0c08e3b0_0, v0xaaab0c08b000_0, v0xaaab0c08a000_0;
E_0xaaab0bffdb30/2 .event edge, v0xaaab0c08a8c0_0;
E_0xaaab0bffdb30 .event/or E_0xaaab0bffdb30/0, E_0xaaab0bffdb30/1, E_0xaaab0bffdb30/2;
L_0xaaab0c0a0150 .cmp/eq 10, v0xaaab0c08a420_0, L_0xffffaa166018;
L_0xaaab0c0a02a0 .cmp/eq 10, v0xaaab0c08a420_0, L_0xffffaa166060;
L_0xaaab0c0a0410 .cmp/eq 10, v0xaaab0c08a420_0, L_0xffffaa1660a8;
L_0xaaab0c0a0530 .cmp/eq 10, v0xaaab0c08a420_0, L_0xffffaa1660f0;
L_0xaaab0c0a0680 .cmp/eq 10, v0xaaab0c08a420_0, L_0xffffaa166138;
L_0xaaab0c0a0770 .cmp/eq 10, v0xaaab0c08a420_0, L_0xffffaa166180;
L_0xaaab0c0a08d0 .cmp/eq 10, v0xaaab0c08a420_0, L_0xffffaa1661c8;
L_0xaaab0c0a09c0 .cmp/eq 10, v0xaaab0c08a420_0, L_0xffffaa166210;
L_0xaaab0c0a0b30 .cmp/eq 10, v0xaaab0c08a420_0, L_0xffffaa166258;
L_0xaaab0c0a0c00 .functor MUXZ 8, o0xffffaa1b0998, v0xaaab0c08a290_0, L_0xaaab0c0a0b30, C4<>;
L_0xaaab0c0a0d30 .functor MUXZ 8, L_0xaaab0c0a0c00, v0xaaab0c089c80_0, L_0xaaab0c0a09c0, C4<>;
L_0xaaab0c0a0ef0 .functor MUXZ 8, L_0xaaab0c0a0d30, L_0xaaab0c08f850, L_0xaaab0c0a08d0, C4<>;
L_0xaaab0c0a10a0 .functor MUXZ 8, L_0xaaab0c0a0ef0, L_0xaaab0c08f710, L_0xaaab0c0a0770, C4<>;
L_0xaaab0c0a11e0 .functor MUXZ 8, L_0xaaab0c0a10a0, L_0xaaab0c08f990, L_0xaaab0c0a0680, C4<>;
L_0xaaab0c0a13a0 .functor MUXZ 8, L_0xaaab0c0a11e0, L_0xaaab0c08fe90, L_0xaaab0c0a0530, C4<>;
L_0xaaab0c0a14e0 .functor MUXZ 8, L_0xaaab0c0a13a0, L_0xaaab0c08fd50, L_0xaaab0c0a0410, C4<>;
L_0xaaab0c0a16b0 .functor MUXZ 8, L_0xaaab0c0a14e0, L_0xaaab0c08fc10, L_0xaaab0c0a02a0, C4<>;
L_0xaaab0c0a17f0 .functor MUXZ 8, L_0xaaab0c0a16b0, L_0xaaab0c08fad0, L_0xaaab0c0a0150, C4<>;
L_0xaaab0c0a19d0 .functor MUXZ 8, o0xffffaa1b0ba8, L_0xaaab0c0a17f0, v0xaaab0c08a380_0, C4<>;
L_0xaaab0c0a1b10 .functor MUXZ 8, o0xffffaa1b0c68, L_0xaaab0c0a19d0, L_0xaaab0c063170, C4<>;
L_0xaaab0c0a1890 .functor MUXZ 8, o0xffffaa1b0cf8, L_0xaaab0c0a19d0, L_0xaaab0c0a1cb0, C4<>;
S_0xaaab0c084800 .scope module, "ACC_REG" "register" 4 186, 5 32 0, S_0xaaab0c058f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "out_enable";
    .port_info 3 /INPUT 1 "in_enable";
    .port_info 4 /OUTPUT 8 "outp";
o0xffffaa1af2b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0xaaab0c084af0_0 name=_ivl_0
v0xaaab0c084bf0_0 .net "clk", 0 0, v0xaaab0c08eb10_0;  alias, 1 drivers
v0xaaab0c084cb0_0 .var "data", 7 0;
v0xaaab0c084da0_0 .net "in", 7 0, L_0xaaab0c0a19d0;  alias, 1 drivers
v0xaaab0c084e80_0 .net "in_enable", 0 0, v0xaaab0c08a0c0_0;  1 drivers
v0xaaab0c084f90_0 .net "out_enable", 0 0, v0xaaab0c08a1c0_0;  1 drivers
v0xaaab0c085050_0 .net "outp", 7 0, L_0xaaab0c08fad0;  alias, 1 drivers
E_0xaaab0c0650e0 .event edge, v0xaaab0c084e80_0, v0xaaab0c084f90_0;
L_0xaaab0c08fad0 .functor MUXZ 8, o0xffffaa1af2b8, v0xaaab0c084cb0_0, v0xaaab0c08a1c0_0, C4<>;
S_0xaaab0c0851d0 .scope module, "FL_REG" "register" 4 189, 5 32 0, S_0xaaab0c058f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "out_enable";
    .port_info 3 /INPUT 1 "in_enable";
    .port_info 4 /OUTPUT 8 "outp";
o0xffffaa1af4f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0xaaab0c085470_0 name=_ivl_0
v0xaaab0c085570_0 .net "clk", 0 0, v0xaaab0c08eb10_0;  alias, 1 drivers
v0xaaab0c085660_0 .var "data", 7 0;
v0xaaab0c085730_0 .net "in", 7 0, L_0xaaab0c0a19d0;  alias, 1 drivers
v0xaaab0c085800_0 .net "in_enable", 0 0, v0xaaab0c08a5c0_0;  1 drivers
v0xaaab0c0858f0_0 .net "out_enable", 0 0, v0xaaab0c08a690_0;  1 drivers
v0xaaab0c0859b0_0 .net "outp", 7 0, L_0xaaab0c08fe90;  alias, 1 drivers
E_0xaaab0c068a50 .event edge, v0xaaab0c085800_0, v0xaaab0c0858f0_0;
L_0xaaab0c08fe90 .functor MUXZ 8, o0xffffaa1af4f8, v0xaaab0c085660_0, v0xaaab0c08a690_0, C4<>;
S_0xaaab0c085b30 .scope module, "INST_REG" "register" 4 185, 5 32 0, S_0xaaab0c058f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "out_enable";
    .port_info 3 /INPUT 1 "in_enable";
    .port_info 4 /OUTPUT 8 "outp";
o0xffffaa1af6d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0xaaab0c085de0_0 name=_ivl_0
v0xaaab0c085ee0_0 .net "clk", 0 0, v0xaaab0c08eb10_0;  alias, 1 drivers
v0xaaab0c085ff0_0 .var "data", 7 0;
v0xaaab0c086090_0 .net "in", 7 0, L_0xaaab0c0a19d0;  alias, 1 drivers
v0xaaab0c0861a0_0 .net "in_enable", 0 0, v0xaaab0c08ac50_0;  1 drivers
v0xaaab0c0862b0_0 .net "out_enable", 0 0, v0xaaab0c08ad20_0;  1 drivers
v0xaaab0c086370_0 .net "outp", 7 0, L_0xaaab0c08f990;  alias, 1 drivers
E_0xaaab0c065120 .event edge, v0xaaab0c0861a0_0, v0xaaab0c0862b0_0;
L_0xaaab0c08f990 .functor MUXZ 8, o0xffffaa1af6d8, v0xaaab0c085ff0_0, v0xaaab0c08ad20_0, C4<>;
S_0xaaab0c0864f0 .scope module, "PC_high" "register" 4 181, 5 32 0, S_0xaaab0c058f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "out_enable";
    .port_info 3 /INPUT 1 "in_enable";
    .port_info 4 /OUTPUT 8 "outp";
o0xffffaa1af8b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0xaaab0c086790_0 name=_ivl_0
v0xaaab0c086890_0 .net "clk", 0 0, v0xaaab0c08eb10_0;  alias, 1 drivers
v0xaaab0c086950_0 .var "data", 7 0;
v0xaaab0c0869f0_0 .net "in", 7 0, L_0xaaab0c0a19d0;  alias, 1 drivers
v0xaaab0c086ab0_0 .net "in_enable", 0 0, v0xaaab0c08b0c0_0;  1 drivers
v0xaaab0c086bc0_0 .net "out_enable", 0 0, v0xaaab0c08b190_0;  1 drivers
v0xaaab0c086c80_0 .net "outp", 7 0, L_0xaaab0c08f710;  alias, 1 drivers
E_0xaaab0c065480 .event edge, v0xaaab0c086ab0_0, v0xaaab0c086bc0_0;
L_0xaaab0c08f710 .functor MUXZ 8, o0xffffaa1af8b8, v0xaaab0c086950_0, v0xaaab0c08b190_0, C4<>;
S_0xaaab0c086e00 .scope module, "PC_low" "register" 4 182, 5 32 0, S_0xaaab0c058f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "out_enable";
    .port_info 3 /INPUT 1 "in_enable";
    .port_info 4 /OUTPUT 8 "outp";
o0xffffaa1afa98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0xaaab0c087130_0 name=_ivl_0
v0xaaab0c087230_0 .net "clk", 0 0, v0xaaab0c08eb10_0;  alias, 1 drivers
v0xaaab0c0872f0_0 .var "data", 7 0;
v0xaaab0c087390_0 .net "in", 7 0, L_0xaaab0c0a19d0;  alias, 1 drivers
v0xaaab0c0874e0_0 .net "in_enable", 0 0, v0xaaab0c08b330_0;  1 drivers
v0xaaab0c0875a0_0 .net "out_enable", 0 0, v0xaaab0c08b400_0;  1 drivers
v0xaaab0c087660_0 .net "outp", 7 0, L_0xaaab0c08f850;  alias, 1 drivers
E_0xaaab0c0870b0 .event edge, v0xaaab0c0874e0_0, v0xaaab0c0875a0_0;
L_0xaaab0c08f850 .functor MUXZ 8, o0xffffaa1afa98, v0xaaab0c0872f0_0, v0xaaab0c08b400_0, C4<>;
S_0xaaab0c0877e0 .scope module, "ST_REG" "register" 4 190, 5 32 0, S_0xaaab0c058f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "out_enable";
    .port_info 3 /INPUT 1 "in_enable";
    .port_info 4 /OUTPUT 8 "outp";
o0xffffaa1afc78 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0xaaab0c087a70_0 name=_ivl_0
v0xaaab0c087b70_0 .net "clk", 0 0, v0xaaab0c08eb10_0;  alias, 1 drivers
v0xaaab0c087c30_0 .var "data", 7 0;
v0xaaab0c087d00_0 .net "in", 7 0, L_0xaaab0c0a19d0;  alias, 1 drivers
v0xaaab0c087dc0_0 .net "in_enable", 0 0, v0xaaab0c08b880_0;  1 drivers
v0xaaab0c087ed0_0 .net "out_enable", 0 0, v0xaaab0c08bb60_0;  1 drivers
v0xaaab0c087f90_0 .net "outp", 7 0, L_0xaaab0c08ffd0;  alias, 1 drivers
E_0xaaab0c0879f0 .event edge, v0xaaab0c087dc0_0, v0xaaab0c087ed0_0;
L_0xaaab0c08ffd0 .functor MUXZ 8, o0xffffaa1afc78, v0xaaab0c087c30_0, v0xaaab0c08bb60_0, C4<>;
S_0xaaab0c088110 .scope module, "X_REG" "register" 4 187, 5 32 0, S_0xaaab0c058f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "out_enable";
    .port_info 3 /INPUT 1 "in_enable";
    .port_info 4 /OUTPUT 8 "outp";
o0xffffaa1afe58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0xaaab0c0883f0_0 name=_ivl_0
v0xaaab0c0884f0_0 .net "clk", 0 0, v0xaaab0c08eb10_0;  alias, 1 drivers
v0xaaab0c0885b0_0 .var "data", 7 0;
v0xaaab0c088680_0 .net "in", 7 0, L_0xaaab0c0a19d0;  alias, 1 drivers
v0xaaab0c088740_0 .net "in_enable", 0 0, v0xaaab0c08bd00_0;  1 drivers
v0xaaab0c088850_0 .net "out_enable", 0 0, v0xaaab0c08bdd0_0;  1 drivers
v0xaaab0c088910_0 .net "outp", 7 0, L_0xaaab0c08fc10;  alias, 1 drivers
E_0xaaab0c088370 .event edge, v0xaaab0c088740_0, v0xaaab0c088850_0;
L_0xaaab0c08fc10 .functor MUXZ 8, o0xffffaa1afe58, v0xaaab0c0885b0_0, v0xaaab0c08bdd0_0, C4<>;
S_0xaaab0c088a90 .scope module, "Y_REG" "register" 4 188, 5 32 0, S_0xaaab0c058f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "out_enable";
    .port_info 3 /INPUT 1 "in_enable";
    .port_info 4 /OUTPUT 8 "outp";
o0xffffaa1b0038 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0xaaab0c088d70_0 name=_ivl_0
v0xaaab0c088e70_0 .net "clk", 0 0, v0xaaab0c08eb10_0;  alias, 1 drivers
v0xaaab0c088f30_0 .var "data", 7 0;
v0xaaab0c089000_0 .net "in", 7 0, L_0xaaab0c0a19d0;  alias, 1 drivers
v0xaaab0c0890c0_0 .net "in_enable", 0 0, v0xaaab0c08bf70_0;  1 drivers
v0xaaab0c0891d0_0 .net "out_enable", 0 0, v0xaaab0c08c040_0;  1 drivers
v0xaaab0c089290_0 .net "outp", 7 0, L_0xaaab0c08fd50;  alias, 1 drivers
E_0xaaab0c088cf0 .event edge, v0xaaab0c0890c0_0, v0xaaab0c0891d0_0;
L_0xaaab0c08fd50 .functor MUXZ 8, o0xffffaa1b0038, v0xaaab0c088f30_0, v0xaaab0c08c040_0, C4<>;
S_0xaaab0c089410 .scope module, "mem" "memory" 4 177, 6 1 0, S_0xaaab0c058f80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "R_W";
    .port_info 2 /INPUT 16 "addr";
    .port_info 3 /INPUT 8 "data";
    .port_info 4 /OUTPUT 8 "outp";
    .port_info 5 /INPUT 1 "enable";
v0xaaab0c0897e0_0 .net "R_W", 0 0, v0xaaab0c08b710_0;  alias, 1 drivers
v0xaaab0c0898c0_0 .net "addr", 15 0, v0xaaab0c08a760_0;  alias, 1 drivers
v0xaaab0c0899a0_0 .net "clk", 0 0, v0xaaab0c08eb10_0;  alias, 1 drivers
v0xaaab0c089a40_0 .net "data", 7 0, L_0xaaab0c0a19d0;  alias, 1 drivers
v0xaaab0c089ae0_0 .net "enable", 0 0, v0xaaab0c08ae90_0;  1 drivers
v0xaaab0c089ba0_0 .var/i "i", 31 0;
v0xaaab0c089c80_0 .var "outp", 7 0;
v0xaaab0c089d60 .array "ram", 65535 0, 7 0;
E_0xaaab0c089760 .event edge, v0xaaab0c0898c0_0, v0xaaab0c089ae0_0, v0xaaab0c0897e0_0;
S_0xaaab0c058bd0 .scope module, "pc_register" "pc_register" 7 1;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "out_enable";
    .port_info 3 /INPUT 1 "in_enable";
    .port_info 4 /OUTPUT 8 "outp";
L_0xaaab0c0a1f90 .functor BUFZ 8, v0xaaab0c08f200_0, C4<00000000>, C4<00000000>, C4<00000000>;
o0xffffaa1b0f68 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaab0c08ed80_0 .net "clk", 0 0, o0xffffaa1b0f68;  0 drivers
v0xaaab0c08ee60_0 .var "data", 7 0;
o0xffffaa1b0fc8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0xaaab0c08ef40_0 .net "in", 7 0, o0xffffaa1b0fc8;  0 drivers
o0xffffaa1b0ff8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaab0c08f030_0 .net "in_enable", 0 0, o0xffffaa1b0ff8;  0 drivers
o0xffffaa1b1028 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaab0c08f0f0_0 .net "out_enable", 0 0, o0xffffaa1b1028;  0 drivers
v0xaaab0c08f200_0 .var "out_temp", 7 0;
v0xaaab0c08f2e0_0 .net "outp", 7 0, L_0xaaab0c0a1f90;  1 drivers
E_0xaaab0c089680 .event posedge, v0xaaab0c08ed80_0;
    .scope S_0xaaab0c089410;
T_0 ;
    %pushi/vec4 241, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab0c089d60, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab0c089d60, 4, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0xaaab0c089ba0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0xaaab0c089ba0_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0xaaab0c089ba0_0;
    %store/vec4a v0xaaab0c089d60, 4, 0;
    %load/vec4 v0xaaab0c089ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaab0c089ba0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0xaaab0c089410;
T_1 ;
    %wait E_0xaaab0c089760;
    %load/vec4 v0xaaab0c089ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0xaaab0c0897e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0xaaab0c0898c0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0xaaab0c089d60, 4;
    %assign/vec4 v0xaaab0c089c80_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0xaaab0c089a40_0;
    %load/vec4 v0xaaab0c0898c0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab0c089d60, 0, 4;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v0xaaab0c089c80_0, 0;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v0xaaab0c089c80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xaaab0c0864f0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xaaab0c086950_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0xaaab0c0864f0;
T_3 ;
    %wait E_0xaaab0c065480;
    %load/vec4 v0xaaab0c086ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0xaaab0c0869f0_0;
    %assign/vec4 v0xaaab0c086950_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xaaab0c086e00;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xaaab0c0872f0_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0xaaab0c086e00;
T_5 ;
    %wait E_0xaaab0c0870b0;
    %load/vec4 v0xaaab0c0874e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0xaaab0c087390_0;
    %assign/vec4 v0xaaab0c0872f0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xaaab0c085b30;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xaaab0c085ff0_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0xaaab0c085b30;
T_7 ;
    %wait E_0xaaab0c065120;
    %load/vec4 v0xaaab0c0861a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xaaab0c086090_0;
    %assign/vec4 v0xaaab0c085ff0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xaaab0c084800;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xaaab0c084cb0_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_0xaaab0c084800;
T_9 ;
    %wait E_0xaaab0c0650e0;
    %load/vec4 v0xaaab0c084e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0xaaab0c084da0_0;
    %assign/vec4 v0xaaab0c084cb0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xaaab0c088110;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xaaab0c0885b0_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0xaaab0c088110;
T_11 ;
    %wait E_0xaaab0c088370;
    %load/vec4 v0xaaab0c088740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xaaab0c088680_0;
    %assign/vec4 v0xaaab0c0885b0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0xaaab0c088a90;
T_12 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xaaab0c088f30_0, 0, 8;
    %end;
    .thread T_12;
    .scope S_0xaaab0c088a90;
T_13 ;
    %wait E_0xaaab0c088cf0;
    %load/vec4 v0xaaab0c0890c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xaaab0c089000_0;
    %assign/vec4 v0xaaab0c088f30_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0xaaab0c0851d0;
T_14 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xaaab0c085660_0, 0, 8;
    %end;
    .thread T_14;
    .scope S_0xaaab0c0851d0;
T_15 ;
    %wait E_0xaaab0c068a50;
    %load/vec4 v0xaaab0c085800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0xaaab0c085730_0;
    %assign/vec4 v0xaaab0c085660_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0xaaab0c0877e0;
T_16 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xaaab0c087c30_0, 0, 8;
    %end;
    .thread T_16;
    .scope S_0xaaab0c0877e0;
T_17 ;
    %wait E_0xaaab0c0879f0;
    %load/vec4 v0xaaab0c087dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0xaaab0c087d00_0;
    %assign/vec4 v0xaaab0c087c30_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0xaaab0c058f80;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0c08b190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0c08b0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0c08b400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0c08b330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0c08ad20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0c08ac50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0c08ad20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0c08a1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0c08a0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0c08bdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0c08bd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0c08c040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0c08bf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0c08a690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0c08a5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0c08bb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0c08b880_0, 0;
    %end;
    .thread T_18;
    .scope S_0xaaab0c058f80;
T_19 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xaaab0c08e3b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaab0c08e710_0, 0;
    %end;
    .thread T_19;
    .scope S_0xaaab0c058f80;
T_20 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaab0c08a8c0_0, 0, 2;
    %end;
    .thread T_20;
    .scope S_0xaaab0c058f80;
T_21 ;
    %wait E_0xaaab0bffdb30;
    %load/vec4 v0xaaab0c08e710_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0xaaab0c08b190_0;
    %load/vec4 v0xaaab0c08a420_0;
    %pushi/vec4 6, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0xaaab0c08e490_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab0c08a800_0, 4, 5;
T_21.2 ;
    %load/vec4 v0xaaab0c08b400_0;
    %load/vec4 v0xaaab0c08a420_0;
    %pushi/vec4 5, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0xaaab0c08e490_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab0c08a800_0, 4, 5;
T_21.4 ;
    %load/vec4 v0xaaab0c08e3b0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %jmp T_21.8;
T_21.6 ;
    %load/vec4 v0xaaab0c08b000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %jmp T_21.11;
T_21.9 ;
    %load/vec4 v0xaaab0c08e490_0;
    %parti/s 6, 2, 3;
    %assign/vec4 v0xaaab0c08af60_0, 0;
    %load/vec4 v0xaaab0c08e490_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0xaaab0c08a000_0, 0;
    %jmp T_21.11;
T_21.10 ;
    %load/vec4 v0xaaab0c08a000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %jmp T_21.16;
T_21.12 ;
    %load/vec4 v0xaaab0c08e490_0;
    %assign/vec4 v0xaaab0c08aa80_0, 0;
    %jmp T_21.16;
T_21.13 ;
    %jmp T_21.16;
T_21.14 ;
    %load/vec4 v0xaaab0c08e490_0;
    %parti/s 3, 0, 2;
    %pad/u 4;
    %assign/vec4 v0xaaab0c08b5a0_0, 0;
    %jmp T_21.16;
T_21.15 ;
    %load/vec4 v0xaaab0c08a8c0_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_21.17, 4;
    %load/vec4 v0xaaab0c08a8c0_0;
    %inv;
    %assign/vec4 v0xaaab0c08a8c0_0, 0;
    %load/vec4 v0xaaab0c08e490_0;
    %assign/vec4 v0xaaab0c08a9a0_0, 0;
    %jmp T_21.18;
T_21.17 ;
    %load/vec4 v0xaaab0c08a8c0_0;
    %inv;
    %assign/vec4 v0xaaab0c08a8c0_0, 0;
    %load/vec4 v0xaaab0c08e490_0;
    %assign/vec4 v0xaaab0c08adf0_0, 0;
T_21.18 ;
    %jmp T_21.16;
T_21.16 ;
    %pop/vec4 1;
    %jmp T_21.11;
T_21.11 ;
    %pop/vec4 1;
    %jmp T_21.8;
T_21.7 ;
    %load/vec4 v0xaaab0c08a000_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.19, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %jmp T_21.23;
T_21.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab0c08b000_0, 0;
    %jmp T_21.23;
T_21.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab0c08b000_0, 0;
    %jmp T_21.23;
T_21.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0c08b000_0, 0;
    %jmp T_21.23;
T_21.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab0c08b000_0, 0;
    %jmp T_21.23;
T_21.23 ;
    %pop/vec4 1;
    %jmp T_21.8;
T_21.8 ;
    %pop/vec4 1;
T_21.0 ;
    %load/vec4 v0xaaab0c08e710_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_21.24, 4;
T_21.24 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0xaaab0c058f80;
T_22 ;
    %wait E_0xaaab0c03d140;
    %load/vec4 v0xaaab0c08e3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %jmp T_22.6;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0c08b0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0c08b330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab0c08a380_0, 0;
    %pushi/vec4 6, 0, 10;
    %assign/vec4 v0xaaab0c08a420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab0c08b190_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0xaaab0c08e3b0_0, 0;
    %jmp T_22.6;
T_22.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab0c08b400_0, 0;
    %pushi/vec4 5, 0, 10;
    %assign/vec4 v0xaaab0c08a420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0c08b190_0, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0xaaab0c08e3b0_0, 0;
    %jmp T_22.6;
T_22.2 ;
    %load/vec4 v0xaaab0c08a800_0;
    %assign/vec4 v0xaaab0c08a760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab0c08ae90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab0c08b710_0, 0;
    %pushi/vec4 7, 0, 10;
    %assign/vec4 v0xaaab0c08a420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0c08b400_0, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0xaaab0c08e3b0_0, 0;
    %jmp T_22.6;
T_22.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab0c08ac50_0, 0;
    %load/vec4 v0xaaab0c08a800_0;
    %addi 1, 0, 16;
    %assign/vec4 v0xaaab0c08a800_0, 0;
    %load/vec4 v0xaaab0c08a800_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0xaaab0c08a290_0, 0;
    %pushi/vec4 8, 0, 10;
    %assign/vec4 v0xaaab0c08a420_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0xaaab0c08e3b0_0, 0;
    %jmp T_22.6;
T_22.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0c08ac50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab0c08b0c0_0, 0;
    %load/vec4 v0xaaab0c08a800_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0xaaab0c08a290_0, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0xaaab0c08e3b0_0, 0;
    %jmp T_22.6;
T_22.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab0c08b330_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xaaab0c08e3b0_0, 0;
    %jmp T_22.6;
T_22.6 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0xaaab0c058f80;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab0c08b000_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0xaaab0c058f80;
T_24 ;
    %wait E_0xaaab0c03d140;
    %load/vec4 v0xaaab0c08e3b0_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0c08ac50_0, 0;
    %jmp T_24.1;
T_24.1 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0xaaab0c05b150;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab0c08eb10_0, 0, 1;
    %vpi_call 4 415 "$monitor", "Clock: %b ADDR_BUS %h, FULL_MEM_ADDR %h FULL_PC_ADDR %h data_bus %h MEM_INST_OUTP %h, MEM_ENABLE: %b MUX ENABLE:%b MEM R/W%b IR_REG%h IR_REG_OUTP %h IR_IN_ENABLE: %b DATA_SELECT_MUX%h\012", v0xaaab0c08eb10_0, v0xaaab0c08e160_0, v0xaaab0c08a760_0, v0xaaab0c08a800_0, v0xaaab0c08e490_0, v0xaaab0c08e7f0_0, v0xaaab0c08ae90_0, v0xaaab0c08a380_0, v0xaaab0c0897e0_0, v0xaaab0c08ab60_0, v0xaaab0c086370_0, v0xaaab0c08ac50_0, v0xaaab0c08a420_0 {0 0 0};
    %end;
    .thread T_25;
    .scope S_0xaaab0c05b150;
T_26 ;
    %delay 3879092224, 8381;
    %vpi_call 4 421 "$finish" {0 0 0};
    %end;
    .thread T_26;
    .scope S_0xaaab0c05b150;
T_27 ;
    %delay 3567587328, 232;
    %load/vec4 v0xaaab0c08eb10_0;
    %inv;
    %store/vec4 v0xaaab0c08eb10_0, 0, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_0xaaab0c05b150;
T_28 ;
    %delay 3567587328, 232;
    %vpi_call 4 424 "$monitor", "Clock: %b ADDR_BUS %h, ADDR_MODE %h FULL_MEM_ADDR %h FULL_PC_ADDR %h data_bus %h MEM_INST_OUTP %h, REG_INDEX: %h OPCODE:%h MEM R/W%b IR_REG%h HIGH_MEM_ADDR_IMM %h LOW_MEM_ADDR_IMM %h IR_IN_ENABLE: %b IMM_DATA%h,HIGH_LOW_MEM_ADDR_STATE%b\012", v0xaaab0c08eb10_0, v0xaaab0c08e160_0, v0xaaab0c08a000_0, v0xaaab0c08a760_0, v0xaaab0c08a800_0, v0xaaab0c08e490_0, v0xaaab0c08e7f0_0, v0xaaab0c08b5a0_0, v0xaaab0c08af60_0, v0xaaab0c0897e0_0, v0xaaab0c085ff0_0, v0xaaab0c08a9a0_0, v0xaaab0c08adf0_0, v0xaaab0c08ac50_0, v0xaaab0c08aa80_0, v0xaaab0c08a8c0_0 {0 0 0};
    %jmp T_28;
    .thread T_28;
    .scope S_0xaaab0c058bd0;
T_29 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xaaab0c08ee60_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0xaaab0c08f200_0, 0, 8;
    %end;
    .thread T_29;
    .scope S_0xaaab0c058bd0;
T_30 ;
    %wait E_0xaaab0c089680;
    %load/vec4 v0xaaab0c08f0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0xaaab0c08ee60_0;
    %assign/vec4 v0xaaab0c08f200_0, 0;
T_30.0 ;
    %load/vec4 v0xaaab0c08f030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0xaaab0c08ef40_0;
    %store/vec4 v0xaaab0c08ee60_0, 0, 8;
T_30.2 ;
    %jmp T_30;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "addr_bus.v";
    "bus.v";
    "cpu.v";
    "reg.v";
    "memory.v";
    "pc_reg.v";
