// Seed: 807829486
module module_0 (
    input tri id_0,
    output uwire id_1
    , id_7,
    input tri0 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input wand id_5
);
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11, id_12, id_13, id_14, id_15;
  assign id_8 = id_8;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    input supply1 id_2,
    output tri0 id_3,
    output uwire id_4,
    output wor id_5
);
  wire id_7;
  assign id_1 = 1;
  module_0(
      id_2, id_5, id_2, id_2, id_5, id_2
  );
  wire id_8, id_9;
endmodule
