 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP2
Date   : Sun Dec  4 23:05:04 2022
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_1.0V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: inp[4] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[4] (in)                             0.000      0.000 r
  U136/Y (AND2X1)                      2207109.000
                                                  2207109.000 r
  U137/Y (INVX1)                       705440.000 2912549.000 f
  U258/Y (NAND2X1)                     918764.500 3831313.500 r
  U221/Y (AND2X1)                      2169657.500
                                                  6000971.000 r
  U222/Y (INVX1)                       721180.500 6722151.500 f
  U213/Y (AND2X1)                      2458083.500
                                                  9180235.000 f
  U214/Y (INVX1)                       -1175010.500
                                                  8005224.500 r
  U126/Y (NAND2X1)                     1057027.500
                                                  9062252.000 f
  U187/Y (XNOR2X1)                     6608820.000
                                                  15671072.000 f
  U188/Y (INVX1)                       -1193426.000
                                                  14477646.000 r
  U177/Y (XNOR2X1)                     5854068.000
                                                  20331714.000 r
  U178/Y (INVX1)                       820204.000 21151918.000 f
  U132/Y (AND2X1)                      2458116.000
                                                  23610034.000 f
  U133/Y (INVX1)                       -1174862.000
                                                  22435172.000 r
  U151/Y (AND2X1)                      1881338.000
                                                  24316510.000 r
  U152/Y (INVX1)                       710272.000 25026782.000 f
  U275/Y (AND2X1)                      2241092.000
                                                  27267874.000 f
  U143/Y (NAND2X1)                     864350.000 28132224.000 r
  U183/Y (AND2X1)                      1818782.000
                                                  29951006.000 r
  U184/Y (INVX1)                       707876.000 30658882.000 f
  U225/Y (AND2X1)                      2463772.000
                                                  33122654.000 f
  U226/Y (INVX1)                       -1178770.000
                                                  31943884.000 r
  U130/Y (AND2X1)                      2198888.000
                                                  34142772.000 r
  U131/Y (INVX1)                       707868.000 34850640.000 f
  U233/Y (AND2X1)                      2037108.000
                                                  36887748.000 f
  U234/Y (INVX1)                       -1177076.000
                                                  35710672.000 r
  U286/Y (NOR2X1)                      548776.000 36259448.000 f
  U169/Y (AND2X1)                      2441928.000
                                                  38701376.000 f
  U170/Y (INVX1)                       -1291628.000
                                                  37409748.000 r
  U171/Y (AND2X1)                      2199104.000
                                                  39608852.000 r
  U172/Y (INVX1)                       707576.000 40316428.000 f
  U140/Y (NAND2X1)                     1285632.000
                                                  41602060.000 r
  U167/Y (AND2X1)                      1818776.000
                                                  43420836.000 r
  U168/Y (INVX1)                       713160.000 44133996.000 f
  U294/Y (AND2X1)                      1864772.000
                                                  45998768.000 f
  U295/Y (NOR2X1)                      1206280.000
                                                  47205048.000 r
  out[0] (out)                            0.000   47205048.000 r
  data arrival time                               47205048.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  -----------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -47205048.000
  -----------------------------------------------------------
  slack (MET)                                     152794944.000


1
