Classic Timing Analyzer report for memory
Tue Dec 13 10:01:56 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                               ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+-------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                    ; To                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+-------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 7.788 ns                         ; registrador:REGZ|out[1] ; outZ[1]                 ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 61.34 MHz ( period = 16.302 ns ) ; Control:UC|Ty[0]        ; registrador:REGY|out[2] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; memory:mem|funcao[2]    ; Control:UC|Tx[1]        ; clk        ; clk      ; 19           ;
; Total number of failed paths ;                                          ;               ;                                  ;                         ;                         ;            ;          ; 19           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+-------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                     ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                    ; To                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 61.34 MHz ( period = 16.302 ns )               ; Control:UC|Ty[0]        ; registrador:REGY|out[0] ; clk        ; clk      ; None                        ; None                      ; 1.462 ns                ;
; N/A   ; 61.34 MHz ( period = 16.302 ns )               ; Control:UC|Ty[0]        ; registrador:REGY|out[1] ; clk        ; clk      ; None                        ; None                      ; 1.462 ns                ;
; N/A   ; 61.34 MHz ( period = 16.302 ns )               ; Control:UC|Ty[0]        ; registrador:REGY|out[2] ; clk        ; clk      ; None                        ; None                      ; 1.462 ns                ;
; N/A   ; 61.39 MHz ( period = 16.290 ns )               ; Control:UC|Tz[0]        ; registrador:REGZ|out[0] ; clk        ; clk      ; None                        ; None                      ; 1.455 ns                ;
; N/A   ; 61.39 MHz ( period = 16.290 ns )               ; Control:UC|Tz[0]        ; registrador:REGZ|out[1] ; clk        ; clk      ; None                        ; None                      ; 1.455 ns                ;
; N/A   ; 61.39 MHz ( period = 16.290 ns )               ; Control:UC|Tz[0]        ; registrador:REGZ|out[2] ; clk        ; clk      ; None                        ; None                      ; 1.455 ns                ;
; N/A   ; 62.88 MHz ( period = 15.904 ns )               ; Control:UC|Tz[1]        ; registrador:REGZ|out[0] ; clk        ; clk      ; None                        ; None                      ; 1.259 ns                ;
; N/A   ; 62.88 MHz ( period = 15.904 ns )               ; Control:UC|Tz[1]        ; registrador:REGZ|out[1] ; clk        ; clk      ; None                        ; None                      ; 1.259 ns                ;
; N/A   ; 62.88 MHz ( period = 15.904 ns )               ; Control:UC|Tz[1]        ; registrador:REGZ|out[2] ; clk        ; clk      ; None                        ; None                      ; 1.259 ns                ;
; N/A   ; 62.92 MHz ( period = 15.894 ns )               ; Control:UC|Ty[1]        ; registrador:REGY|out[0] ; clk        ; clk      ; None                        ; None                      ; 1.254 ns                ;
; N/A   ; 62.92 MHz ( period = 15.894 ns )               ; Control:UC|Ty[1]        ; registrador:REGY|out[1] ; clk        ; clk      ; None                        ; None                      ; 1.254 ns                ;
; N/A   ; 62.92 MHz ( period = 15.894 ns )               ; Control:UC|Ty[1]        ; registrador:REGY|out[2] ; clk        ; clk      ; None                        ; None                      ; 1.254 ns                ;
; N/A   ; 65.38 MHz ( period = 15.296 ns )               ; Control:UC|Tx[1]        ; registrador:REGX|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.978 ns                ;
; N/A   ; 65.54 MHz ( period = 15.258 ns )               ; Control:UC|Tz[0]        ; registrador:REGZ|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.939 ns                ;
; N/A   ; 66.21 MHz ( period = 15.104 ns )               ; Control:UC|Ty[0]        ; registrador:REGY|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.863 ns                ;
; N/A   ; 67.20 MHz ( period = 14.882 ns )               ; Control:UC|Tx[0]        ; registrador:REGX|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; 67.25 MHz ( period = 14.870 ns )               ; Control:UC|Tx[1]        ; registrador:REGX|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.765 ns                ;
; N/A   ; 68.44 MHz ( period = 14.612 ns )               ; Control:UC|Tx[1]        ; registrador:REGX|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.636 ns                ;
; N/A   ; 70.04 MHz ( period = 14.278 ns )               ; Control:UC|Ty[1]        ; registrador:REGY|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.446 ns                ;
; N/A   ; 70.06 MHz ( period = 14.274 ns )               ; Control:UC|Tz[1]        ; registrador:REGZ|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.444 ns                ;
; N/A   ; 70.33 MHz ( period = 14.218 ns )               ; Control:UC|Tx[0]        ; registrador:REGX|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.437 ns                ;
; N/A   ; 70.34 MHz ( period = 14.216 ns )               ; Control:UC|Tx[0]        ; registrador:REGX|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.436 ns                ;
; N/A   ; 211.64 MHz ( period = 4.725 ns )               ; memory:mem|valor[1]     ; registrador:REGX|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.702 ns                ;
; N/A   ; 214.59 MHz ( period = 4.660 ns )               ; memory:mem|valor[2]     ; registrador:REGX|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.640 ns                ;
; N/A   ; 342.47 MHz ( period = 2.920 ns )               ; registrador:REGY|out[0] ; registrador:REGY|out[2] ; clk        ; clk      ; None                        ; None                      ; 2.736 ns                ;
; N/A   ; 343.05 MHz ( period = 2.915 ns )               ; registrador:REGY|out[1] ; registrador:REGY|out[2] ; clk        ; clk      ; None                        ; None                      ; 2.731 ns                ;
; N/A   ; 344.83 MHz ( period = 2.900 ns )               ; registrador:REGY|out[2] ; registrador:REGY|out[2] ; clk        ; clk      ; None                        ; None                      ; 2.716 ns                ;
; N/A   ; 347.58 MHz ( period = 2.877 ns )               ; registrador:REGY|out[0] ; registrador:REGY|out[1] ; clk        ; clk      ; None                        ; None                      ; 2.693 ns                ;
; N/A   ; 350.88 MHz ( period = 2.850 ns )               ; registrador:REGY|out[1] ; registrador:REGY|out[1] ; clk        ; clk      ; None                        ; None                      ; 2.666 ns                ;
; N/A   ; 352.36 MHz ( period = 2.838 ns )               ; registrador:REGY|out[0] ; registrador:REGY|out[0] ; clk        ; clk      ; None                        ; None                      ; 2.654 ns                ;
; N/A   ; 360.88 MHz ( period = 2.771 ns )               ; registrador:REGY|out[2] ; registrador:REGY|out[3] ; clk        ; clk      ; None                        ; None                      ; 2.587 ns                ;
; N/A   ; 362.84 MHz ( period = 2.756 ns )               ; registrador:REGY|out[0] ; registrador:REGY|out[3] ; clk        ; clk      ; None                        ; None                      ; 2.572 ns                ;
; N/A   ; 363.50 MHz ( period = 2.751 ns )               ; registrador:REGY|out[1] ; registrador:REGY|out[3] ; clk        ; clk      ; None                        ; None                      ; 2.567 ns                ;
; N/A   ; 368.87 MHz ( period = 2.711 ns )               ; registrador:REGY|out[3] ; registrador:REGY|out[3] ; clk        ; clk      ; None                        ; None                      ; 2.527 ns                ;
; N/A   ; 389.11 MHz ( period = 2.570 ns )               ; registrador:REGX|out[1] ; registrador:REGY|out[2] ; clk        ; clk      ; None                        ; None                      ; 2.373 ns                ;
; N/A   ; 398.25 MHz ( period = 2.511 ns )               ; registrador:REGX|out[1] ; registrador:REGY|out[1] ; clk        ; clk      ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns )               ; registrador:REGX|out[1] ; registrador:REGY|out[3] ; clk        ; clk      ; None                        ; None                      ; 2.209 ns                ;
; N/A   ; 436.49 MHz ( period = 2.291 ns )               ; registrador:REGX|out[0] ; registrador:REGY|out[2] ; clk        ; clk      ; None                        ; None                      ; 2.094 ns                ;
; N/A   ; 444.84 MHz ( period = 2.248 ns )               ; registrador:REGX|out[0] ; registrador:REGY|out[1] ; clk        ; clk      ; None                        ; None                      ; 2.051 ns                ;
; N/A   ; 453.93 MHz ( period = 2.203 ns )               ; registrador:REGX|out[0] ; registrador:REGY|out[0] ; clk        ; clk      ; None                        ; None                      ; 2.006 ns                ;
; N/A   ; 454.13 MHz ( period = 2.202 ns )               ; registrador:REGX|out[2] ; registrador:REGY|out[2] ; clk        ; clk      ; None                        ; None                      ; 2.005 ns                ;
; N/A   ; 470.15 MHz ( period = 2.127 ns )               ; registrador:REGX|out[0] ; registrador:REGY|out[3] ; clk        ; clk      ; None                        ; None                      ; 1.930 ns                ;
; N/A   ; 484.03 MHz ( period = 2.066 ns )               ; registrador:REGX|out[2] ; registrador:REGY|out[3] ; clk        ; clk      ; None                        ; None                      ; 1.869 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; PC:contador|out[2]      ; PC:contador|out[3]      ; clk        ; clk      ; None                        ; None                      ; 1.595 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; PC:contador|out[1]      ; PC:contador|out[3]      ; clk        ; clk      ; None                        ; None                      ; 1.433 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; PC:contador|out[0]      ; PC:contador|out[3]      ; clk        ; clk      ; None                        ; None                      ; 1.390 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registrador:REGY|out[0] ; registrador:REGZ|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.925 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registrador:REGY|out[2] ; registrador:REGZ|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.870 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; PC:contador|out[0]      ; PC:contador|out[2]      ; clk        ; clk      ; None                        ; None                      ; 0.827 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registrador:REGY|out[1] ; registrador:REGZ|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registrador:REGX|out[1] ; registrador:REGX|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.801 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registrador:REGZ|out[1] ; registrador:REGZ|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.776 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registrador:REGY|out[3] ; registrador:REGZ|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registrador:REGY|out[2] ; registrador:REGY|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.744 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registrador:REGX|out[2] ; registrador:REGX|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.725 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; PC:contador|out[1]      ; PC:contador|out[2]      ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; PC:contador|out[0]      ; PC:contador|out[1]      ; clk        ; clk      ; None                        ; None                      ; 0.659 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registrador:REGY|out[1] ; registrador:REGY|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.655 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registrador:REGZ|out[2] ; registrador:REGZ|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.646 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registrador:REGY|out[3] ; registrador:REGY|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.610 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registrador:REGZ|out[3] ; registrador:REGZ|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.607 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registrador:REGX|out[0] ; registrador:REGX|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registrador:REGX|out[1] ; registrador:REGX|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registrador:REGX|out[2] ; registrador:REGX|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; PC:contador|out[1]      ; PC:contador|out[1]      ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; PC:contador|out[3]      ; PC:contador|out[3]      ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registrador:REGZ|out[3] ; registrador:REGZ|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; PC:contador|out[2]      ; PC:contador|out[2]      ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; PC:contador|out[0]      ; PC:contador|out[0]      ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; PC:contador|out[2]      ; memory:mem|funcao[2]    ; clk        ; clk      ; None                        ; None                      ; 1.067 ns                ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                   ;
+------------------------------------------+----------------------+----------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                 ; To                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------+----------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; memory:mem|funcao[2] ; Control:UC|Tx[1]     ; clk        ; clk      ; None                       ; None                       ; 0.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:mem|funcao[1] ; Control:UC|Tx[0]     ; clk        ; clk      ; None                       ; None                       ; 1.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:mem|funcao[1] ; Control:UC|Ty[1]     ; clk        ; clk      ; None                       ; None                       ; 1.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:mem|funcao[0] ; Control:UC|Tz[1]     ; clk        ; clk      ; None                       ; None                       ; 1.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:mem|funcao[1] ; Control:UC|Tz[0]     ; clk        ; clk      ; None                       ; None                       ; 1.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:mem|funcao[0] ; Control:UC|Ty[0]     ; clk        ; clk      ; None                       ; None                       ; 1.617 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:mem|funcao[1] ; Control:UC|Tz[1]     ; clk        ; clk      ; None                       ; None                       ; 1.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:mem|funcao[1] ; Control:UC|Ty[0]     ; clk        ; clk      ; None                       ; None                       ; 1.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:mem|funcao[0] ; Control:UC|Ty[1]     ; clk        ; clk      ; None                       ; None                       ; 1.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:mem|funcao[2] ; Control:UC|Tz[1]     ; clk        ; clk      ; None                       ; None                       ; 2.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:mem|funcao[0] ; Control:UC|Tz[0]     ; clk        ; clk      ; None                       ; None                       ; 1.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; PC:contador|out[1]   ; memory:mem|valor[1]  ; clk        ; clk      ; None                       ; None                       ; 1.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; PC:contador|out[1]   ; memory:mem|valor[2]  ; clk        ; clk      ; None                       ; None                       ; 1.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; PC:contador|out[0]   ; memory:mem|valor[1]  ; clk        ; clk      ; None                       ; None                       ; 1.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; PC:contador|out[1]   ; memory:mem|funcao[1] ; clk        ; clk      ; None                       ; None                       ; 0.523 ns                 ;
; Not operational: Clock Skew > Data Delay ; PC:contador|out[0]   ; memory:mem|funcao[0] ; clk        ; clk      ; None                       ; None                       ; 0.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; PC:contador|out[0]   ; memory:mem|valor[2]  ; clk        ; clk      ; None                       ; None                       ; 2.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; PC:contador|out[2]   ; memory:mem|valor[2]  ; clk        ; clk      ; None                       ; None                       ; 2.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; PC:contador|out[2]   ; memory:mem|funcao[2] ; clk        ; clk      ; None                       ; None                       ; 1.067 ns                 ;
+------------------------------------------+----------------------+----------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------+
; tco                                                                                ;
+-------+--------------+------------+-------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                    ; To      ; From Clock ;
+-------+--------------+------------+-------------------------+---------+------------+
; N/A   ; None         ; 7.788 ns   ; registrador:REGZ|out[1] ; outZ[1] ; clk        ;
; N/A   ; None         ; 7.013 ns   ; registrador:REGZ|out[0] ; outZ[0] ; clk        ;
; N/A   ; None         ; 6.585 ns   ; registrador:REGZ|out[2] ; outZ[2] ; clk        ;
; N/A   ; None         ; 5.572 ns   ; registrador:REGZ|out[3] ; outZ[3] ; clk        ;
+-------+--------------+------------+-------------------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Dec 13 10:01:55 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off memory -c memory --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Control:UC|Ty[1]" is a latch
    Warning: Node "Control:UC|Ty[0]" is a latch
    Warning: Node "Control:UC|Tx[1]" is a latch
    Warning: Node "Control:UC|Tx[0]" is a latch
    Warning: Node "memory:mem|funcao[2]" is a latch
    Warning: Node "memory:mem|funcao[1]" is a latch
    Warning: Node "memory:mem|funcao[0]" is a latch
    Warning: Node "memory:mem|valor[1]" is a latch
    Warning: Node "memory:mem|valor[2]" is a latch
    Warning: Node "Control:UC|Tz[1]" is a latch
    Warning: Node "Control:UC|Tz[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "memory:mem|funcao[0]" as buffer
    Info: Detected ripple clock "memory:mem|funcao[1]" as buffer
    Info: Detected ripple clock "memory:mem|funcao[2]" as buffer
    Info: Detected ripple clock "PC:contador|out[3]" as buffer
    Info: Detected ripple clock "PC:contador|out[0]" as buffer
    Info: Detected ripple clock "PC:contador|out[1]" as buffer
    Info: Detected ripple clock "PC:contador|out[2]" as buffer
    Info: Detected gated clock "memory:mem|Mux5~0" as buffer
    Info: Detected gated clock "Control:UC|Mux6~0" as buffer
Info: Clock "clk" has Internal fmax of 61.34 MHz between source register "Control:UC|Ty[0]" and destination register "registrador:REGY|out[0]" (period= 16.302 ns)
    Info: + Longest register to register delay is 1.462 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y4_N20; Fanout = 5; REG Node = 'Control:UC|Ty[0]'
        Info: 2: + IC(0.265 ns) + CELL(0.228 ns) = 0.493 ns; Loc. = LCCOMB_X7_Y4_N8; Fanout = 3; COMB Node = 'registrador:REGY|out[0]~0'
        Info: 3: + IC(0.223 ns) + CELL(0.746 ns) = 1.462 ns; Loc. = LCFF_X7_Y4_N17; Fanout = 3; REG Node = 'registrador:REGY|out[0]'
        Info: Total cell delay = 0.974 ns ( 66.62 % )
        Info: Total interconnect delay = 0.488 ns ( 33.38 % )
    Info: - Smallest clock skew is -6.599 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.486 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X7_Y4_N17; Fanout = 3; REG Node = 'registrador:REGY|out[0]'
            Info: Total cell delay = 1.472 ns ( 59.21 % )
            Info: Total interconnect delay = 1.014 ns ( 40.79 % )
        Info: - Longest clock path from clock "clk" to source register is 9.085 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.183 ns) + CELL(0.712 ns) = 2.749 ns; Loc. = LCFF_X11_Y6_N13; Fanout = 8; REG Node = 'PC:contador|out[0]'
            Info: 3: + IC(0.889 ns) + CELL(0.346 ns) = 3.984 ns; Loc. = LCCOMB_X10_Y1_N12; Fanout = 4; COMB Node = 'memory:mem|Mux5~0'
            Info: 4: + IC(0.267 ns) + CELL(0.228 ns) = 4.479 ns; Loc. = LCCOMB_X10_Y1_N0; Fanout = 3; REG Node = 'memory:mem|funcao[2]'
            Info: 5: + IC(0.892 ns) + CELL(0.346 ns) = 5.717 ns; Loc. = LCCOMB_X11_Y6_N20; Fanout = 1; COMB Node = 'Control:UC|Mux6~0'
            Info: 6: + IC(2.411 ns) + CELL(0.000 ns) = 8.128 ns; Loc. = CLKCTRL_G15; Fanout = 6; COMB Node = 'Control:UC|Mux6~0clkctrl'
            Info: 7: + IC(0.904 ns) + CELL(0.053 ns) = 9.085 ns; Loc. = LCCOMB_X7_Y4_N20; Fanout = 5; REG Node = 'Control:UC|Ty[0]'
            Info: Total cell delay = 2.539 ns ( 27.95 % )
            Info: Total interconnect delay = 6.546 ns ( 72.05 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 19 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "memory:mem|funcao[2]" and destination pin or register "Control:UC|Tx[1]" for clock "clk" (Hold time is 4.786 ns)
    Info: + Largest clock skew is 5.319 ns
        Info: + Longest clock path from clock "clk" to destination register is 9.079 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.183 ns) + CELL(0.712 ns) = 2.749 ns; Loc. = LCFF_X11_Y6_N13; Fanout = 8; REG Node = 'PC:contador|out[0]'
            Info: 3: + IC(0.889 ns) + CELL(0.346 ns) = 3.984 ns; Loc. = LCCOMB_X10_Y1_N12; Fanout = 4; COMB Node = 'memory:mem|Mux5~0'
            Info: 4: + IC(0.267 ns) + CELL(0.228 ns) = 4.479 ns; Loc. = LCCOMB_X10_Y1_N0; Fanout = 3; REG Node = 'memory:mem|funcao[2]'
            Info: 5: + IC(0.892 ns) + CELL(0.346 ns) = 5.717 ns; Loc. = LCCOMB_X11_Y6_N20; Fanout = 1; COMB Node = 'Control:UC|Mux6~0'
            Info: 6: + IC(2.411 ns) + CELL(0.000 ns) = 8.128 ns; Loc. = CLKCTRL_G15; Fanout = 6; COMB Node = 'Control:UC|Mux6~0clkctrl'
            Info: 7: + IC(0.898 ns) + CELL(0.053 ns) = 9.079 ns; Loc. = LCCOMB_X10_Y1_N28; Fanout = 3; REG Node = 'Control:UC|Tx[1]'
            Info: Total cell delay = 2.539 ns ( 27.97 % )
            Info: Total interconnect delay = 6.540 ns ( 72.03 % )
        Info: - Shortest clock path from clock "clk" to source register is 3.760 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.428 ns) + CELL(0.712 ns) = 2.994 ns; Loc. = LCFF_X10_Y1_N15; Fanout = 2; REG Node = 'PC:contador|out[3]'
            Info: 3: + IC(0.218 ns) + CELL(0.053 ns) = 3.265 ns; Loc. = LCCOMB_X10_Y1_N12; Fanout = 4; COMB Node = 'memory:mem|Mux5~0'
            Info: 4: + IC(0.267 ns) + CELL(0.228 ns) = 3.760 ns; Loc. = LCCOMB_X10_Y1_N0; Fanout = 3; REG Node = 'memory:mem|funcao[2]'
            Info: Total cell delay = 1.847 ns ( 49.12 % )
            Info: Total interconnect delay = 1.913 ns ( 50.88 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 0.533 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y1_N0; Fanout = 3; REG Node = 'memory:mem|funcao[2]'
        Info: 2: + IC(0.308 ns) + CELL(0.225 ns) = 0.533 ns; Loc. = LCCOMB_X10_Y1_N28; Fanout = 3; REG Node = 'Control:UC|Tx[1]'
        Info: Total cell delay = 0.225 ns ( 42.21 % )
        Info: Total interconnect delay = 0.308 ns ( 57.79 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clk" to destination pin "outZ[1]" through register "registrador:REGZ|out[1]" is 7.788 ns
    Info: + Longest clock path from clock "clk" to source register is 2.486 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X7_Y4_N23; Fanout = 2; REG Node = 'registrador:REGZ|out[1]'
        Info: Total cell delay = 1.472 ns ( 59.21 % )
        Info: Total interconnect delay = 1.014 ns ( 40.79 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.208 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y4_N23; Fanout = 2; REG Node = 'registrador:REGZ|out[1]'
        Info: 2: + IC(3.064 ns) + CELL(2.144 ns) = 5.208 ns; Loc. = PIN_L2; Fanout = 0; PIN Node = 'outZ[1]'
        Info: Total cell delay = 2.144 ns ( 41.17 % )
        Info: Total interconnect delay = 3.064 ns ( 58.83 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 203 megabytes
    Info: Processing ended: Tue Dec 13 10:01:56 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


